Classic Timing Analyzer report for pacman
Wed May 19 18:20:23 2010
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
  7. Clock Setup: 'clk27M'
  8. Clock Hold: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
  9. Clock Hold: 'clk27M'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+
; Type                                                                               ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                               ; To                                                                                                                                                                 ; From Clock                                                          ; To Clock                                                            ; Failed Paths ;
+------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                     ; N/A       ; None                             ; 3.109 ns                         ; reset_button                                                                                                                                                       ; \build_rstn:temp                                                                                                                                                   ; --                                                                  ; clk27M                                                              ; 0            ;
; Worst-case tco                                                                     ; N/A       ; None                             ; 13.835 ns                        ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; red[0]                                                                                                                                                             ; clk27M                                                              ; --                                                                  ; 0            ;
; Worst-case th                                                                      ; N/A       ; None                             ; -2.861 ns                        ; reset_button                                                                                                                                                       ; \build_rstn:temp                                                                                                                                                   ; --                                                                  ; clk27M                                                              ; 0            ;
; Clock Setup: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0' ; 11.407 ns ; 25.20 MHz ( period = 39.682 ns ) ; 35.37 MHz ( period = 28.275 ns ) ; vgacon:vga_controller|v_count[7]                                                                                                                                   ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'clk27M'                                                              ; 29.657 ns ; 27.00 MHz ( period = 37.037 ns ) ; 135.50 MHz ( period = 7.380 ns ) ; counter:conta_linha|cont[0]                                                                                                                                        ; ovl_color[2]                                                                                                                                                       ; clk27M                                                              ; clk27M                                                              ; 0            ;
; Clock Hold: 'clk27M'                                                               ; 0.445 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A                              ; estado.MEMORIA_RD                                                                                                                                                  ; estado.MEMORIA_RD                                                                                                                                                  ; clk27M                                                              ; clk27M                                                              ; 0            ;
; Clock Hold: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'  ; 0.627 ns  ; 25.20 MHz ( period = 39.682 ns ) ; N/A                              ; vgacon:vga_controller|h_count[5]                                                                                                                                   ; vgacon:vga_controller|h_count_d[5]                                                                                                                                 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                                       ;           ;                                  ;                                  ;                                                                                                                                                                    ;                                                                                                                                                                    ;                                                                     ;                                                                     ; 0            ;
+------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                     ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.2 MHz         ; 0.000 ns      ; 0.000 ns     ; clk27M   ; 14                    ; 15                  ; -2.443 ns ;              ;
; clk27M                                                              ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                                                                                                                                                 ; From Clock                                                          ; To Clock                                                            ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 11.407 ns                               ; 35.37 MHz ( period = 28.275 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 28.028 ns               ;
; 11.407 ns                               ; 35.37 MHz ( period = 28.275 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 28.028 ns               ;
; 11.407 ns                               ; 35.37 MHz ( period = 28.275 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 28.028 ns               ;
; 11.407 ns                               ; 35.37 MHz ( period = 28.275 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 28.028 ns               ;
; 11.407 ns                               ; 35.37 MHz ( period = 28.275 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 28.028 ns               ;
; 11.407 ns                               ; 35.37 MHz ( period = 28.275 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 28.028 ns               ;
; 11.407 ns                               ; 35.37 MHz ( period = 28.275 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 28.028 ns               ;
; 11.407 ns                               ; 35.37 MHz ( period = 28.275 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 28.028 ns               ;
; 11.407 ns                               ; 35.37 MHz ( period = 28.275 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 28.028 ns               ;
; 11.407 ns                               ; 35.37 MHz ( period = 28.275 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 28.028 ns               ;
; 11.407 ns                               ; 35.37 MHz ( period = 28.275 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 28.028 ns               ;
; 11.407 ns                               ; 35.37 MHz ( period = 28.275 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 28.028 ns               ;
; 11.432 ns                               ; 35.40 MHz ( period = 28.250 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 28.012 ns               ;
; 11.432 ns                               ; 35.40 MHz ( period = 28.250 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 28.012 ns               ;
; 11.432 ns                               ; 35.40 MHz ( period = 28.250 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 28.012 ns               ;
; 11.432 ns                               ; 35.40 MHz ( period = 28.250 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 28.012 ns               ;
; 11.432 ns                               ; 35.40 MHz ( period = 28.250 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 28.012 ns               ;
; 11.432 ns                               ; 35.40 MHz ( period = 28.250 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 28.012 ns               ;
; 11.432 ns                               ; 35.40 MHz ( period = 28.250 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 28.012 ns               ;
; 11.432 ns                               ; 35.40 MHz ( period = 28.250 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 28.012 ns               ;
; 11.432 ns                               ; 35.40 MHz ( period = 28.250 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 28.012 ns               ;
; 11.432 ns                               ; 35.40 MHz ( period = 28.250 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 28.012 ns               ;
; 11.432 ns                               ; 35.40 MHz ( period = 28.250 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 28.012 ns               ;
; 11.432 ns                               ; 35.40 MHz ( period = 28.250 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 28.012 ns               ;
; 11.463 ns                               ; 35.44 MHz ( period = 28.219 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.979 ns               ;
; 11.463 ns                               ; 35.44 MHz ( period = 28.219 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.979 ns               ;
; 11.463 ns                               ; 35.44 MHz ( period = 28.219 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.979 ns               ;
; 11.463 ns                               ; 35.44 MHz ( period = 28.219 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.979 ns               ;
; 11.463 ns                               ; 35.44 MHz ( period = 28.219 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.979 ns               ;
; 11.463 ns                               ; 35.44 MHz ( period = 28.219 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.979 ns               ;
; 11.463 ns                               ; 35.44 MHz ( period = 28.219 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.979 ns               ;
; 11.463 ns                               ; 35.44 MHz ( period = 28.219 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.979 ns               ;
; 11.463 ns                               ; 35.44 MHz ( period = 28.219 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.979 ns               ;
; 11.463 ns                               ; 35.44 MHz ( period = 28.219 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.979 ns               ;
; 11.463 ns                               ; 35.44 MHz ( period = 28.219 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.979 ns               ;
; 11.463 ns                               ; 35.44 MHz ( period = 28.219 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.979 ns               ;
; 11.752 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.687 ns               ;
; 11.752 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.687 ns               ;
; 11.752 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.687 ns               ;
; 11.752 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.687 ns               ;
; 11.752 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.687 ns               ;
; 11.752 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.687 ns               ;
; 11.752 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.687 ns               ;
; 11.752 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.687 ns               ;
; 11.752 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.687 ns               ;
; 11.752 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.687 ns               ;
; 11.752 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.687 ns               ;
; 11.752 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.687 ns               ;
; 12.024 ns                               ; 36.16 MHz ( period = 27.658 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.411 ns               ;
; 12.024 ns                               ; 36.16 MHz ( period = 27.658 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.411 ns               ;
; 12.024 ns                               ; 36.16 MHz ( period = 27.658 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.411 ns               ;
; 12.024 ns                               ; 36.16 MHz ( period = 27.658 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.411 ns               ;
; 12.024 ns                               ; 36.16 MHz ( period = 27.658 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.411 ns               ;
; 12.024 ns                               ; 36.16 MHz ( period = 27.658 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.411 ns               ;
; 12.024 ns                               ; 36.16 MHz ( period = 27.658 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.411 ns               ;
; 12.024 ns                               ; 36.16 MHz ( period = 27.658 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.411 ns               ;
; 12.024 ns                               ; 36.16 MHz ( period = 27.658 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.411 ns               ;
; 12.024 ns                               ; 36.16 MHz ( period = 27.658 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.411 ns               ;
; 12.024 ns                               ; 36.16 MHz ( period = 27.658 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.411 ns               ;
; 12.024 ns                               ; 36.16 MHz ( period = 27.658 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.411 ns               ;
; 12.049 ns                               ; 36.19 MHz ( period = 27.633 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.395 ns               ;
; 12.049 ns                               ; 36.19 MHz ( period = 27.633 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.395 ns               ;
; 12.049 ns                               ; 36.19 MHz ( period = 27.633 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.395 ns               ;
; 12.049 ns                               ; 36.19 MHz ( period = 27.633 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.395 ns               ;
; 12.049 ns                               ; 36.19 MHz ( period = 27.633 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.395 ns               ;
; 12.049 ns                               ; 36.19 MHz ( period = 27.633 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.395 ns               ;
; 12.049 ns                               ; 36.19 MHz ( period = 27.633 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.395 ns               ;
; 12.049 ns                               ; 36.19 MHz ( period = 27.633 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.395 ns               ;
; 12.049 ns                               ; 36.19 MHz ( period = 27.633 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.395 ns               ;
; 12.049 ns                               ; 36.19 MHz ( period = 27.633 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.395 ns               ;
; 12.049 ns                               ; 36.19 MHz ( period = 27.633 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.395 ns               ;
; 12.049 ns                               ; 36.19 MHz ( period = 27.633 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.395 ns               ;
; 12.080 ns                               ; 36.23 MHz ( period = 27.602 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.362 ns               ;
; 12.080 ns                               ; 36.23 MHz ( period = 27.602 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.362 ns               ;
; 12.080 ns                               ; 36.23 MHz ( period = 27.602 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.362 ns               ;
; 12.080 ns                               ; 36.23 MHz ( period = 27.602 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.362 ns               ;
; 12.080 ns                               ; 36.23 MHz ( period = 27.602 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.362 ns               ;
; 12.080 ns                               ; 36.23 MHz ( period = 27.602 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.362 ns               ;
; 12.080 ns                               ; 36.23 MHz ( period = 27.602 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.362 ns               ;
; 12.080 ns                               ; 36.23 MHz ( period = 27.602 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.362 ns               ;
; 12.080 ns                               ; 36.23 MHz ( period = 27.602 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.362 ns               ;
; 12.080 ns                               ; 36.23 MHz ( period = 27.602 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.362 ns               ;
; 12.080 ns                               ; 36.23 MHz ( period = 27.602 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.362 ns               ;
; 12.080 ns                               ; 36.23 MHz ( period = 27.602 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.362 ns               ;
; 12.111 ns                               ; 36.27 MHz ( period = 27.571 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.324 ns               ;
; 12.111 ns                               ; 36.27 MHz ( period = 27.571 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.324 ns               ;
; 12.111 ns                               ; 36.27 MHz ( period = 27.571 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.324 ns               ;
; 12.111 ns                               ; 36.27 MHz ( period = 27.571 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.324 ns               ;
; 12.111 ns                               ; 36.27 MHz ( period = 27.571 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.324 ns               ;
; 12.111 ns                               ; 36.27 MHz ( period = 27.571 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.324 ns               ;
; 12.111 ns                               ; 36.27 MHz ( period = 27.571 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.324 ns               ;
; 12.111 ns                               ; 36.27 MHz ( period = 27.571 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.324 ns               ;
; 12.111 ns                               ; 36.27 MHz ( period = 27.571 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.324 ns               ;
; 12.111 ns                               ; 36.27 MHz ( period = 27.571 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.324 ns               ;
; 12.111 ns                               ; 36.27 MHz ( period = 27.571 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.324 ns               ;
; 12.111 ns                               ; 36.27 MHz ( period = 27.571 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.324 ns               ;
; 12.136 ns                               ; 36.30 MHz ( period = 27.546 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.308 ns               ;
; 12.136 ns                               ; 36.30 MHz ( period = 27.546 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.308 ns               ;
; 12.136 ns                               ; 36.30 MHz ( period = 27.546 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.308 ns               ;
; 12.136 ns                               ; 36.30 MHz ( period = 27.546 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.308 ns               ;
; 12.136 ns                               ; 36.30 MHz ( period = 27.546 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.308 ns               ;
; 12.136 ns                               ; 36.30 MHz ( period = 27.546 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.308 ns               ;
; 12.136 ns                               ; 36.30 MHz ( period = 27.546 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.308 ns               ;
; 12.136 ns                               ; 36.30 MHz ( period = 27.546 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.308 ns               ;
; 12.136 ns                               ; 36.30 MHz ( period = 27.546 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.308 ns               ;
; 12.136 ns                               ; 36.30 MHz ( period = 27.546 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.308 ns               ;
; 12.136 ns                               ; 36.30 MHz ( period = 27.546 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.308 ns               ;
; 12.136 ns                               ; 36.30 MHz ( period = 27.546 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 27.308 ns               ;
; 12.167 ns                               ; 36.34 MHz ( period = 27.515 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.275 ns               ;
; 12.167 ns                               ; 36.34 MHz ( period = 27.515 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.275 ns               ;
; 12.167 ns                               ; 36.34 MHz ( period = 27.515 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.275 ns               ;
; 12.167 ns                               ; 36.34 MHz ( period = 27.515 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.275 ns               ;
; 12.167 ns                               ; 36.34 MHz ( period = 27.515 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.275 ns               ;
; 12.167 ns                               ; 36.34 MHz ( period = 27.515 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.275 ns               ;
; 12.167 ns                               ; 36.34 MHz ( period = 27.515 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.275 ns               ;
; 12.167 ns                               ; 36.34 MHz ( period = 27.515 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.275 ns               ;
; 12.167 ns                               ; 36.34 MHz ( period = 27.515 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.275 ns               ;
; 12.167 ns                               ; 36.34 MHz ( period = 27.515 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.275 ns               ;
; 12.167 ns                               ; 36.34 MHz ( period = 27.515 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.275 ns               ;
; 12.167 ns                               ; 36.34 MHz ( period = 27.515 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.442 ns                 ; 27.275 ns               ;
; 12.369 ns                               ; 36.61 MHz ( period = 27.313 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.070 ns               ;
; 12.369 ns                               ; 36.61 MHz ( period = 27.313 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.070 ns               ;
; 12.369 ns                               ; 36.61 MHz ( period = 27.313 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.070 ns               ;
; 12.369 ns                               ; 36.61 MHz ( period = 27.313 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.070 ns               ;
; 12.369 ns                               ; 36.61 MHz ( period = 27.313 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.070 ns               ;
; 12.369 ns                               ; 36.61 MHz ( period = 27.313 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.070 ns               ;
; 12.369 ns                               ; 36.61 MHz ( period = 27.313 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.070 ns               ;
; 12.369 ns                               ; 36.61 MHz ( period = 27.313 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.070 ns               ;
; 12.369 ns                               ; 36.61 MHz ( period = 27.313 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.070 ns               ;
; 12.369 ns                               ; 36.61 MHz ( period = 27.313 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.070 ns               ;
; 12.369 ns                               ; 36.61 MHz ( period = 27.313 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.070 ns               ;
; 12.369 ns                               ; 36.61 MHz ( period = 27.313 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 27.070 ns               ;
; 12.456 ns                               ; 36.73 MHz ( period = 27.226 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 26.983 ns               ;
; 12.456 ns                               ; 36.73 MHz ( period = 27.226 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 26.983 ns               ;
; 12.456 ns                               ; 36.73 MHz ( period = 27.226 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 26.983 ns               ;
; 12.456 ns                               ; 36.73 MHz ( period = 27.226 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 26.983 ns               ;
; 12.456 ns                               ; 36.73 MHz ( period = 27.226 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 26.983 ns               ;
; 12.456 ns                               ; 36.73 MHz ( period = 27.226 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 26.983 ns               ;
; 12.456 ns                               ; 36.73 MHz ( period = 27.226 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 26.983 ns               ;
; 12.456 ns                               ; 36.73 MHz ( period = 27.226 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 26.983 ns               ;
; 12.456 ns                               ; 36.73 MHz ( period = 27.226 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 26.983 ns               ;
; 12.456 ns                               ; 36.73 MHz ( period = 27.226 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 26.983 ns               ;
; 12.456 ns                               ; 36.73 MHz ( period = 27.226 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 26.983 ns               ;
; 12.456 ns                               ; 36.73 MHz ( period = 27.226 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 26.983 ns               ;
; 12.584 ns                               ; 36.90 MHz ( period = 27.098 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.851 ns               ;
; 12.584 ns                               ; 36.90 MHz ( period = 27.098 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.851 ns               ;
; 12.584 ns                               ; 36.90 MHz ( period = 27.098 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.851 ns               ;
; 12.584 ns                               ; 36.90 MHz ( period = 27.098 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.851 ns               ;
; 12.584 ns                               ; 36.90 MHz ( period = 27.098 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.851 ns               ;
; 12.584 ns                               ; 36.90 MHz ( period = 27.098 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.851 ns               ;
; 12.584 ns                               ; 36.90 MHz ( period = 27.098 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.851 ns               ;
; 12.584 ns                               ; 36.90 MHz ( period = 27.098 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.851 ns               ;
; 12.584 ns                               ; 36.90 MHz ( period = 27.098 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.851 ns               ;
; 12.584 ns                               ; 36.90 MHz ( period = 27.098 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.851 ns               ;
; 12.584 ns                               ; 36.90 MHz ( period = 27.098 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.851 ns               ;
; 12.584 ns                               ; 36.90 MHz ( period = 27.098 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.851 ns               ;
; 12.599 ns                               ; 36.92 MHz ( period = 27.083 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.445 ns                 ; 26.846 ns               ;
; 12.599 ns                               ; 36.92 MHz ( period = 27.083 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.445 ns                 ; 26.846 ns               ;
; 12.599 ns                               ; 36.92 MHz ( period = 27.083 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.445 ns                 ; 26.846 ns               ;
; 12.599 ns                               ; 36.92 MHz ( period = 27.083 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.445 ns                 ; 26.846 ns               ;
; 12.599 ns                               ; 36.92 MHz ( period = 27.083 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.445 ns                 ; 26.846 ns               ;
; 12.599 ns                               ; 36.92 MHz ( period = 27.083 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.445 ns                 ; 26.846 ns               ;
; 12.599 ns                               ; 36.92 MHz ( period = 27.083 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.445 ns                 ; 26.846 ns               ;
; 12.599 ns                               ; 36.92 MHz ( period = 27.083 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.445 ns                 ; 26.846 ns               ;
; 12.599 ns                               ; 36.92 MHz ( period = 27.083 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.445 ns                 ; 26.846 ns               ;
; 12.599 ns                               ; 36.92 MHz ( period = 27.083 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.445 ns                 ; 26.846 ns               ;
; 12.599 ns                               ; 36.92 MHz ( period = 27.083 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.445 ns                 ; 26.846 ns               ;
; 12.599 ns                               ; 36.92 MHz ( period = 27.083 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.445 ns                 ; 26.846 ns               ;
; 12.605 ns                               ; 36.93 MHz ( period = 27.077 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 26.843 ns               ;
; 12.605 ns                               ; 36.93 MHz ( period = 27.077 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 26.843 ns               ;
; 12.605 ns                               ; 36.93 MHz ( period = 27.077 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 26.843 ns               ;
; 12.605 ns                               ; 36.93 MHz ( period = 27.077 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 26.843 ns               ;
; 12.605 ns                               ; 36.93 MHz ( period = 27.077 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 26.843 ns               ;
; 12.605 ns                               ; 36.93 MHz ( period = 27.077 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 26.843 ns               ;
; 12.605 ns                               ; 36.93 MHz ( period = 27.077 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 26.843 ns               ;
; 12.605 ns                               ; 36.93 MHz ( period = 27.077 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 26.843 ns               ;
; 12.605 ns                               ; 36.93 MHz ( period = 27.077 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 26.843 ns               ;
; 12.605 ns                               ; 36.93 MHz ( period = 27.077 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 26.843 ns               ;
; 12.605 ns                               ; 36.93 MHz ( period = 27.077 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 26.843 ns               ;
; 12.605 ns                               ; 36.93 MHz ( period = 27.077 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 26.843 ns               ;
; 12.628 ns                               ; 36.96 MHz ( period = 27.054 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.450 ns                 ; 26.822 ns               ;
; 12.628 ns                               ; 36.96 MHz ( period = 27.054 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.450 ns                 ; 26.822 ns               ;
; 12.628 ns                               ; 36.96 MHz ( period = 27.054 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.450 ns                 ; 26.822 ns               ;
; 12.628 ns                               ; 36.96 MHz ( period = 27.054 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.450 ns                 ; 26.822 ns               ;
; 12.628 ns                               ; 36.96 MHz ( period = 27.054 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.450 ns                 ; 26.822 ns               ;
; 12.628 ns                               ; 36.96 MHz ( period = 27.054 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.450 ns                 ; 26.822 ns               ;
; 12.628 ns                               ; 36.96 MHz ( period = 27.054 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.450 ns                 ; 26.822 ns               ;
; 12.628 ns                               ; 36.96 MHz ( period = 27.054 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.450 ns                 ; 26.822 ns               ;
; 12.628 ns                               ; 36.96 MHz ( period = 27.054 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.450 ns                 ; 26.822 ns               ;
; 12.628 ns                               ; 36.96 MHz ( period = 27.054 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.450 ns                 ; 26.822 ns               ;
; 12.628 ns                               ; 36.96 MHz ( period = 27.054 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.450 ns                 ; 26.822 ns               ;
; 12.628 ns                               ; 36.96 MHz ( period = 27.054 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.450 ns                 ; 26.822 ns               ;
; 12.972 ns                               ; 37.44 MHz ( period = 26.710 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.441 ns                 ; 26.469 ns               ;
; 12.972 ns                               ; 37.44 MHz ( period = 26.710 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.441 ns                 ; 26.469 ns               ;
; 12.972 ns                               ; 37.44 MHz ( period = 26.710 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.441 ns                 ; 26.469 ns               ;
; 12.972 ns                               ; 37.44 MHz ( period = 26.710 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.441 ns                 ; 26.469 ns               ;
; 12.972 ns                               ; 37.44 MHz ( period = 26.710 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.441 ns                 ; 26.469 ns               ;
; 12.972 ns                               ; 37.44 MHz ( period = 26.710 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.441 ns                 ; 26.469 ns               ;
; 12.972 ns                               ; 37.44 MHz ( period = 26.710 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.441 ns                 ; 26.469 ns               ;
; 12.972 ns                               ; 37.44 MHz ( period = 26.710 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.441 ns                 ; 26.469 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                                                                                                                                                    ;                                                                     ;                                                                     ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk27M'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                         ; To                                                                                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 29.657 ns                               ; 135.50 MHz ( period = 7.380 ns )                    ; counter:conta_linha|cont[0]  ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.805 ns                 ; 7.148 ns                ;
; 30.001 ns                               ; 142.13 MHz ( period = 7.036 ns )                    ; counter:conta_linha|cont[1]  ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.805 ns                 ; 6.804 ns                ;
; 30.019 ns                               ; 142.49 MHz ( period = 7.018 ns )                    ; counter:conta_linha|cont[2]  ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.805 ns                 ; 6.786 ns                ;
; 30.108 ns                               ; 144.32 MHz ( period = 6.929 ns )                    ; counter:conta_linha|cont[3]  ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.805 ns                 ; 6.697 ns                ;
; 30.280 ns                               ; 147.99 MHz ( period = 6.757 ns )                    ; counter:conta_linha|cont[4]  ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.805 ns                 ; 6.525 ns                ;
; 30.440 ns                               ; 151.58 MHz ( period = 6.597 ns )                    ; counter:conta_linha|cont[0]  ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.805 ns                 ; 6.365 ns                ;
; 30.537 ns                               ; 153.85 MHz ( period = 6.500 ns )                    ; counter:conta_coluna|cont[1] ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 6.265 ns                ;
; 30.745 ns                               ; 158.93 MHz ( period = 6.292 ns )                    ; counter:conta_linha|cont[5]  ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 6.057 ns                ;
; 30.784 ns                               ; 159.92 MHz ( period = 6.253 ns )                    ; counter:conta_linha|cont[1]  ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.805 ns                 ; 6.021 ns                ;
; 30.802 ns                               ; 160.38 MHz ( period = 6.235 ns )                    ; counter:conta_linha|cont[2]  ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.805 ns                 ; 6.003 ns                ;
; 30.876 ns                               ; 162.31 MHz ( period = 6.161 ns )                    ; counter:conta_coluna|cont[2] ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.926 ns                ;
; 30.891 ns                               ; 162.71 MHz ( period = 6.146 ns )                    ; counter:conta_linha|cont[3]  ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.805 ns                 ; 5.914 ns                ;
; 30.966 ns                               ; 164.72 MHz ( period = 6.071 ns )                    ; counter:conta_coluna|cont[3] ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.836 ns                ;
; 31.057 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; counter:conta_coluna|cont[4] ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.745 ns                ;
; 31.063 ns                               ; 167.39 MHz ( period = 5.974 ns )                    ; counter:conta_linha|cont[4]  ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.805 ns                 ; 5.742 ns                ;
; 31.206 ns                               ; 171.50 MHz ( period = 5.831 ns )                    ; counter:conta_coluna|cont[5] ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.596 ns                ;
; 31.305 ns                               ; 174.46 MHz ( period = 5.732 ns )                    ; counter:p_contador|cont[20]  ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 5.494 ns                ;
; 31.320 ns                               ; 174.92 MHz ( period = 5.717 ns )                    ; counter:conta_coluna|cont[1] ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.482 ns                ;
; 31.456 ns                               ; 179.18 MHz ( period = 5.581 ns )                    ; counter:conta_linha|cont[6]  ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.346 ns                ;
; 31.528 ns                               ; 181.52 MHz ( period = 5.509 ns )                    ; counter:conta_linha|cont[5]  ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.274 ns                ;
; 31.546 ns                               ; 182.12 MHz ( period = 5.491 ns )                    ; counter:p_contador|cont[18]  ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 5.253 ns                ;
; 31.618 ns                               ; 184.54 MHz ( period = 5.419 ns )                    ; counter:conta_coluna|cont[6] ; ovl_color[2]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.184 ns                ;
; 31.659 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; counter:conta_coluna|cont[2] ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.143 ns                ;
; 31.724 ns                               ; 188.22 MHz ( period = 5.313 ns )                    ; counter:p_contador|cont[14]  ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.078 ns                ;
; 31.727 ns                               ; 188.32 MHz ( period = 5.310 ns )                    ; counter:p_contador|cont[17]  ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 5.072 ns                ;
; 31.749 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; counter:conta_coluna|cont[3] ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.053 ns                ;
; 31.778 ns                               ; 190.15 MHz ( period = 5.259 ns )                    ; counter:conta_linha|cont[5]  ; counter:conta_linha|cont[31]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 5.021 ns                ;
; 31.788 ns                               ; 190.51 MHz ( period = 5.249 ns )                    ; counter:p_contador|cont[7]   ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.014 ns                ;
; 31.798 ns                               ; 190.88 MHz ( period = 5.239 ns )                    ; counter:p_contador|cont[10]  ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 5.004 ns                ;
; 31.840 ns                               ; 192.42 MHz ( period = 5.197 ns )                    ; counter:conta_coluna|cont[4] ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.962 ns                ;
; 31.858 ns                               ; 193.09 MHz ( period = 5.179 ns )                    ; counter:conta_linha|cont[5]  ; counter:conta_linha|cont[30]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.941 ns                ;
; 31.864 ns                               ; 193.31 MHz ( period = 5.173 ns )                    ; counter:p_contador|cont[20]  ; estado.INICIO                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.801 ns                 ; 4.937 ns                ;
; 31.893 ns                               ; 194.40 MHz ( period = 5.144 ns )                    ; counter:p_contador|cont[11]  ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.909 ns                ;
; 31.899 ns                               ; 194.63 MHz ( period = 5.138 ns )                    ; counter:p_contador|cont[20]  ; counter:p_contador|cont[13]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.896 ns                ;
; 31.899 ns                               ; 194.63 MHz ( period = 5.138 ns )                    ; counter:p_contador|cont[20]  ; counter:p_contador|cont[9]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.896 ns                ;
; 31.900 ns                               ; 194.67 MHz ( period = 5.137 ns )                    ; counter:p_contador|cont[20]  ; counter:p_contador|cont[16]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.895 ns                ;
; 31.901 ns                               ; 194.70 MHz ( period = 5.136 ns )                    ; counter:p_contador|cont[20]  ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.894 ns                ;
; 31.905 ns                               ; 194.86 MHz ( period = 5.132 ns )                    ; counter:p_contador|cont[20]  ; counter:p_contador|cont[12]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.890 ns                ;
; 31.907 ns                               ; 194.93 MHz ( period = 5.130 ns )                    ; counter:p_contador|cont[20]  ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.888 ns                ;
; 31.907 ns                               ; 194.93 MHz ( period = 5.130 ns )                    ; counter:p_contador|cont[20]  ; counter:p_contador|cont[7]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.888 ns                ;
; 31.909 ns                               ; 195.01 MHz ( period = 5.128 ns )                    ; counter:p_contador|cont[20]  ; counter:p_contador|cont[6]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.886 ns                ;
; 31.929 ns                               ; 195.77 MHz ( period = 5.108 ns )                    ; counter:p_contador|cont[5]   ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.794 ns                 ; 4.865 ns                ;
; 31.934 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; counter:conta_linha|cont[0]  ; estado.MEMORIA_RD                                                                                                                                                  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.801 ns                 ; 4.867 ns                ;
; 31.938 ns                               ; 196.12 MHz ( period = 5.099 ns )                    ; counter:conta_linha|cont[5]  ; counter:conta_linha|cont[29]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.861 ns                ;
; 31.989 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; counter:conta_coluna|cont[5] ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.813 ns                ;
; 32.018 ns                               ; 199.24 MHz ( period = 5.019 ns )                    ; counter:conta_linha|cont[5]  ; counter:conta_linha|cont[28]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.781 ns                ;
; 32.021 ns                               ; 199.36 MHz ( period = 5.016 ns )                    ; counter:p_contador|cont[12]  ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.781 ns                ;
; 32.048 ns                               ; 200.44 MHz ( period = 4.989 ns )                    ; counter:p_contador|cont[0]   ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.750 ns                ;
; 32.067 ns                               ; 201.21 MHz ( period = 4.970 ns )                    ; counter:p_contador|cont[15]  ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.735 ns                ;
; 32.075 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; counter:p_contador|cont[0]   ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.727 ns                ;
; 32.096 ns                               ; 202.39 MHz ( period = 4.941 ns )                    ; counter:p_contador|cont[5]   ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.794 ns                 ; 4.698 ns                ;
; 32.098 ns                               ; 202.47 MHz ( period = 4.939 ns )                    ; counter:conta_linha|cont[5]  ; counter:conta_linha|cont[27]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.701 ns                ;
; 32.105 ns                               ; 202.76 MHz ( period = 4.932 ns )                    ; counter:p_contador|cont[18]  ; estado.INICIO                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.801 ns                 ; 4.696 ns                ;
; 32.107 ns                               ; 202.84 MHz ( period = 4.930 ns )                    ; counter:p_contador|cont[8]   ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.695 ns                ;
; 32.125 ns                               ; 203.58 MHz ( period = 4.912 ns )                    ; counter:p_contador|cont[1]   ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.673 ns                ;
; 32.133 ns                               ; 203.92 MHz ( period = 4.904 ns )                    ; counter:conta_linha|cont[4]  ; estado.MEMORIA_RD                                                                                                                                                  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.801 ns                 ; 4.668 ns                ;
; 32.140 ns                               ; 204.21 MHz ( period = 4.897 ns )                    ; counter:p_contador|cont[18]  ; counter:p_contador|cont[13]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.655 ns                ;
; 32.140 ns                               ; 204.21 MHz ( period = 4.897 ns )                    ; counter:p_contador|cont[18]  ; counter:p_contador|cont[9]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.655 ns                ;
; 32.140 ns                               ; 204.21 MHz ( period = 4.897 ns )                    ; counter:p_contador|cont[20]  ; estado.CONSTROI_QUADRO                                                                                                                                             ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.659 ns                ;
; 32.141 ns                               ; 204.25 MHz ( period = 4.896 ns )                    ; counter:p_contador|cont[18]  ; counter:p_contador|cont[16]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.654 ns                ;
; 32.142 ns                               ; 204.29 MHz ( period = 4.895 ns )                    ; counter:p_contador|cont[18]  ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.653 ns                ;
; 32.146 ns                               ; 204.46 MHz ( period = 4.891 ns )                    ; counter:p_contador|cont[18]  ; counter:p_contador|cont[12]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.649 ns                ;
; 32.148 ns                               ; 204.54 MHz ( period = 4.889 ns )                    ; counter:p_contador|cont[18]  ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.647 ns                ;
; 32.148 ns                               ; 204.54 MHz ( period = 4.889 ns )                    ; counter:p_contador|cont[18]  ; counter:p_contador|cont[7]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.647 ns                ;
; 32.150 ns                               ; 204.62 MHz ( period = 4.887 ns )                    ; counter:p_contador|cont[18]  ; counter:p_contador|cont[6]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.645 ns                ;
; 32.164 ns                               ; 205.21 MHz ( period = 4.873 ns )                    ; counter:p_contador|cont[21]  ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.638 ns                ;
; 32.178 ns                               ; 205.80 MHz ( period = 4.859 ns )                    ; counter:conta_linha|cont[5]  ; counter:conta_linha|cont[26]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.621 ns                ;
; 32.202 ns                               ; 206.83 MHz ( period = 4.835 ns )                    ; counter:p_contador|cont[9]   ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.600 ns                ;
; 32.203 ns                               ; 206.87 MHz ( period = 4.834 ns )                    ; counter:conta_linha|cont[5]  ; counter:conta_linha|cont[6]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.595 ns                ;
; 32.204 ns                               ; 206.91 MHz ( period = 4.833 ns )                    ; counter:p_contador|cont[2]   ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.594 ns                ;
; 32.210 ns                               ; 207.17 MHz ( period = 4.827 ns )                    ; counter:conta_linha|cont[2]  ; estado.MEMORIA_RD                                                                                                                                                  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.801 ns                 ; 4.591 ns                ;
; 32.215 ns                               ; 207.38 MHz ( period = 4.822 ns )                    ; counter:p_contador|cont[0]   ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.583 ns                ;
; 32.239 ns                               ; 208.42 MHz ( period = 4.798 ns )                    ; counter:conta_linha|cont[6]  ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.563 ns                ;
; 32.248 ns                               ; 208.81 MHz ( period = 4.789 ns )                    ; counter:p_contador|cont[3]   ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.550 ns                ;
; 32.258 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; counter:conta_linha|cont[5]  ; counter:conta_linha|cont[25]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.541 ns                ;
; 32.283 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; counter:p_contador|cont[14]  ; estado.INICIO                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.804 ns                 ; 4.521 ns                ;
; 32.286 ns                               ; 210.48 MHz ( period = 4.751 ns )                    ; counter:p_contador|cont[17]  ; estado.INICIO                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.801 ns                 ; 4.515 ns                ;
; 32.292 ns                               ; 210.75 MHz ( period = 4.745 ns )                    ; counter:p_contador|cont[6]   ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.506 ns                ;
; 32.292 ns                               ; 210.75 MHz ( period = 4.745 ns )                    ; counter:p_contador|cont[1]   ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.506 ns                ;
; 32.303 ns                               ; 211.24 MHz ( period = 4.734 ns )                    ; counter:conta_linha|cont[0]  ; estado.CONSTROI_QUADRO                                                                                                                                             ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.801 ns                 ; 4.498 ns                ;
; 32.307 ns                               ; 211.42 MHz ( period = 4.730 ns )                    ; counter:conta_linha|cont[6]  ; counter:conta_linha|cont[31]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.492 ns                ;
; 32.318 ns                               ; 211.91 MHz ( period = 4.719 ns )                    ; counter:p_contador|cont[14]  ; counter:p_contador|cont[13]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.480 ns                ;
; 32.318 ns                               ; 211.91 MHz ( period = 4.719 ns )                    ; counter:p_contador|cont[14]  ; counter:p_contador|cont[9]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.480 ns                ;
; 32.319 ns                               ; 211.95 MHz ( period = 4.718 ns )                    ; counter:p_contador|cont[14]  ; counter:p_contador|cont[16]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.479 ns                ;
; 32.320 ns                               ; 212.00 MHz ( period = 4.717 ns )                    ; counter:p_contador|cont[14]  ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.478 ns                ;
; 32.321 ns                               ; 212.04 MHz ( period = 4.716 ns )                    ; counter:p_contador|cont[17]  ; counter:p_contador|cont[13]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.474 ns                ;
; 32.321 ns                               ; 212.04 MHz ( period = 4.716 ns )                    ; counter:p_contador|cont[17]  ; counter:p_contador|cont[9]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.474 ns                ;
; 32.322 ns                               ; 212.09 MHz ( period = 4.715 ns )                    ; counter:p_contador|cont[17]  ; counter:p_contador|cont[16]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.473 ns                ;
; 32.323 ns                               ; 212.13 MHz ( period = 4.714 ns )                    ; counter:p_contador|cont[17]  ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.472 ns                ;
; 32.324 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; counter:p_contador|cont[14]  ; counter:p_contador|cont[12]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.474 ns                ;
; 32.326 ns                               ; 212.27 MHz ( period = 4.711 ns )                    ; counter:p_contador|cont[14]  ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.472 ns                ;
; 32.326 ns                               ; 212.27 MHz ( period = 4.711 ns )                    ; counter:p_contador|cont[14]  ; counter:p_contador|cont[7]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.472 ns                ;
; 32.327 ns                               ; 212.31 MHz ( period = 4.710 ns )                    ; counter:p_contador|cont[17]  ; counter:p_contador|cont[12]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.468 ns                ;
; 32.328 ns                               ; 212.36 MHz ( period = 4.709 ns )                    ; counter:p_contador|cont[14]  ; counter:p_contador|cont[6]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.470 ns                ;
; 32.329 ns                               ; 212.40 MHz ( period = 4.708 ns )                    ; counter:p_contador|cont[17]  ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.466 ns                ;
; 32.329 ns                               ; 212.40 MHz ( period = 4.708 ns )                    ; counter:p_contador|cont[17]  ; counter:p_contador|cont[7]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.466 ns                ;
; 32.331 ns                               ; 212.49 MHz ( period = 4.706 ns )                    ; counter:p_contador|cont[17]  ; counter:p_contador|cont[6]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.795 ns                 ; 4.464 ns                ;
; 32.338 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; counter:conta_linha|cont[5]  ; counter:conta_linha|cont[24]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.461 ns                ;
; 32.347 ns                               ; 213.22 MHz ( period = 4.690 ns )                    ; counter:p_contador|cont[7]   ; estado.INICIO                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.804 ns                 ; 4.457 ns                ;
; 32.357 ns                               ; 213.68 MHz ( period = 4.680 ns )                    ; counter:p_contador|cont[10]  ; estado.INICIO                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.804 ns                 ; 4.447 ns                ;
; 32.364 ns                               ; 214.00 MHz ( period = 4.673 ns )                    ; counter:p_contador|cont[4]   ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.434 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; counter:p_contador|cont[7]   ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.371 ns                               ; 214.32 MHz ( period = 4.666 ns )                    ; counter:p_contador|cont[2]   ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.427 ns                ;
; 32.381 ns                               ; 214.78 MHz ( period = 4.656 ns )                    ; counter:p_contador|cont[18]  ; estado.CONSTROI_QUADRO                                                                                                                                             ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.418 ns                ;
; 32.382 ns                               ; 214.82 MHz ( period = 4.655 ns )                    ; counter:p_contador|cont[7]   ; counter:p_contador|cont[13]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.416 ns                ;
; 32.382 ns                               ; 214.82 MHz ( period = 4.655 ns )                    ; counter:p_contador|cont[7]   ; counter:p_contador|cont[9]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.416 ns                ;
; 32.383 ns                               ; 214.87 MHz ( period = 4.654 ns )                    ; counter:p_contador|cont[7]   ; counter:p_contador|cont[16]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.415 ns                ;
; 32.387 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; counter:conta_linha|cont[6]  ; counter:conta_linha|cont[30]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.412 ns                ;
; 32.388 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; counter:p_contador|cont[7]   ; counter:p_contador|cont[12]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.410 ns                ;
; 32.390 ns                               ; 215.19 MHz ( period = 4.647 ns )                    ; counter:p_contador|cont[7]   ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.408 ns                ;
; 32.390 ns                               ; 215.19 MHz ( period = 4.647 ns )                    ; counter:p_contador|cont[7]   ; counter:p_contador|cont[7]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.408 ns                ;
; 32.392 ns                               ; 215.29 MHz ( period = 4.645 ns )                    ; counter:p_contador|cont[10]  ; counter:p_contador|cont[13]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.406 ns                ;
; 32.392 ns                               ; 215.29 MHz ( period = 4.645 ns )                    ; counter:p_contador|cont[10]  ; counter:p_contador|cont[9]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.406 ns                ;
; 32.392 ns                               ; 215.29 MHz ( period = 4.645 ns )                    ; counter:p_contador|cont[7]   ; counter:p_contador|cont[6]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.406 ns                ;
; 32.393 ns                               ; 215.33 MHz ( period = 4.644 ns )                    ; counter:p_contador|cont[10]  ; counter:p_contador|cont[16]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.405 ns                ;
; 32.394 ns                               ; 215.38 MHz ( period = 4.643 ns )                    ; counter:p_contador|cont[10]  ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.404 ns                ;
; 32.395 ns                               ; 215.42 MHz ( period = 4.642 ns )                    ; counter:p_contador|cont[13]  ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.407 ns                ;
; 32.398 ns                               ; 215.56 MHz ( period = 4.639 ns )                    ; counter:p_contador|cont[10]  ; counter:p_contador|cont[12]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.400 ns                ;
; 32.400 ns                               ; 215.66 MHz ( period = 4.637 ns )                    ; counter:p_contador|cont[10]  ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.398 ns                ;
; 32.400 ns                               ; 215.66 MHz ( period = 4.637 ns )                    ; counter:p_contador|cont[10]  ; counter:p_contador|cont[7]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.398 ns                ;
; 32.401 ns                               ; 215.70 MHz ( period = 4.636 ns )                    ; counter:conta_coluna|cont[6] ; overlay                                                                                                                                                            ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.401 ns                ;
; 32.402 ns                               ; 215.75 MHz ( period = 4.635 ns )                    ; counter:p_contador|cont[10]  ; counter:p_contador|cont[6]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.396 ns                ;
; 32.415 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; counter:p_contador|cont[3]   ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.383 ns                ;
; 32.452 ns                               ; 218.10 MHz ( period = 4.585 ns )                    ; counter:p_contador|cont[11]  ; estado.INICIO                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.804 ns                 ; 4.352 ns                ;
; 32.459 ns                               ; 218.44 MHz ( period = 4.578 ns )                    ; counter:p_contador|cont[6]   ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.339 ns                ;
; 32.467 ns                               ; 218.82 MHz ( period = 4.570 ns )                    ; counter:conta_linha|cont[6]  ; counter:conta_linha|cont[29]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.332 ns                ;
; 32.472 ns                               ; 219.06 MHz ( period = 4.565 ns )                    ; counter:conta_linha|cont[5]  ; counter:conta_linha|cont[5]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.326 ns                ;
; 32.473 ns                               ; 219.11 MHz ( period = 4.564 ns )                    ; counter:p_contador|cont[19]  ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.329 ns                ;
; 32.487 ns                               ; 219.78 MHz ( period = 4.550 ns )                    ; counter:p_contador|cont[11]  ; counter:p_contador|cont[13]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.311 ns                ;
; 32.487 ns                               ; 219.78 MHz ( period = 4.550 ns )                    ; counter:p_contador|cont[11]  ; counter:p_contador|cont[9]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.311 ns                ;
; 32.488 ns                               ; 219.83 MHz ( period = 4.549 ns )                    ; counter:p_contador|cont[11]  ; counter:p_contador|cont[16]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.310 ns                ;
; 32.489 ns                               ; 219.88 MHz ( period = 4.548 ns )                    ; counter:p_contador|cont[11]  ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.309 ns                ;
; 32.493 ns                               ; 220.07 MHz ( period = 4.544 ns )                    ; counter:p_contador|cont[11]  ; counter:p_contador|cont[12]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.305 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg11 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg10 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg9  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg8  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg7  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg6  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg5  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg4  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg3  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg2  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg1  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg0  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_datain_reg0   ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.820 ns                 ; 4.326 ns                ;
; 32.494 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_we_reg        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.838 ns                 ; 4.344 ns                ;
; 32.495 ns                               ; 220.17 MHz ( period = 4.542 ns )                    ; counter:p_contador|cont[11]  ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.303 ns                ;
; 32.495 ns                               ; 220.17 MHz ( period = 4.542 ns )                    ; counter:p_contador|cont[11]  ; counter:p_contador|cont[7]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.303 ns                ;
; 32.497 ns                               ; 220.26 MHz ( period = 4.540 ns )                    ; counter:p_contador|cont[11]  ; counter:p_contador|cont[6]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.301 ns                ;
; 32.502 ns                               ; 220.51 MHz ( period = 4.535 ns )                    ; counter:conta_linha|cont[4]  ; estado.CONSTROI_QUADRO                                                                                                                                             ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.801 ns                 ; 4.299 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg11 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg10 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg9  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg8  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg7  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg6  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg5  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg4  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg3  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg2  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg1  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg0  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_datain_reg0   ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.818 ns                 ; 4.309 ns                ;
; 32.509 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_we_reg        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.327 ns                ;
; 32.512 ns                               ; 220.99 MHz ( period = 4.525 ns )                    ; counter:conta_linha|cont[5]  ; counter:conta_linha|cont[23]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.287 ns                ;
; 32.531 ns                               ; 221.93 MHz ( period = 4.506 ns )                    ; counter:p_contador|cont[4]   ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.267 ns                ;
; 32.547 ns                               ; 222.72 MHz ( period = 4.490 ns )                    ; counter:conta_linha|cont[6]  ; counter:conta_linha|cont[28]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.252 ns                ;
; 32.559 ns                               ; 223.31 MHz ( period = 4.478 ns )                    ; counter:p_contador|cont[16]  ; counter:p_contador|cont[5]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.243 ns                ;
; 32.559 ns                               ; 223.31 MHz ( period = 4.478 ns )                    ; counter:p_contador|cont[14]  ; estado.CONSTROI_QUADRO                                                                                                                                             ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.243 ns                ;
; 32.562 ns                               ; 223.46 MHz ( period = 4.475 ns )                    ; counter:p_contador|cont[17]  ; estado.CONSTROI_QUADRO                                                                                                                                             ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.237 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg11 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg10 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg9  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg8  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg7  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg6  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg5  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg4  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg3  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg2  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg1  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg0  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_datain_reg0   ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.817 ns                 ; 4.245 ns                ;
; 32.572 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; counter:conta_linha|cont[6]  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_we_reg        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.835 ns                 ; 4.263 ns                ;
; 32.579 ns                               ; 224.32 MHz ( period = 4.458 ns )                    ; counter:conta_linha|cont[2]  ; estado.CONSTROI_QUADRO                                                                                                                                             ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.801 ns                 ; 4.222 ns                ;
; 32.580 ns                               ; 224.37 MHz ( period = 4.457 ns )                    ; counter:p_contador|cont[12]  ; estado.INICIO                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.804 ns                 ; 4.224 ns                ;
; 32.592 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; counter:p_contador|cont[9]   ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.206 ns                ;
; 32.592 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; counter:conta_linha|cont[5]  ; counter:conta_linha|cont[22]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.799 ns                 ; 4.207 ns                ;
; 32.604 ns                               ; 225.58 MHz ( period = 4.433 ns )                    ; counter:p_contador|cont[5]   ; counter:p_contador|cont[31]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.797 ns                 ; 4.193 ns                ;
; 32.615 ns                               ; 226.14 MHz ( period = 4.422 ns )                    ; counter:p_contador|cont[12]  ; counter:p_contador|cont[13]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.183 ns                ;
; 32.615 ns                               ; 226.14 MHz ( period = 4.422 ns )                    ; counter:p_contador|cont[12]  ; counter:p_contador|cont[9]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.183 ns                ;
; 32.616 ns                               ; 226.19 MHz ( period = 4.421 ns )                    ; counter:p_contador|cont[12]  ; counter:p_contador|cont[16]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.182 ns                ;
; 32.617 ns                               ; 226.24 MHz ( period = 4.420 ns )                    ; counter:p_contador|cont[12]  ; counter:p_contador|cont[19]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.181 ns                ;
; 32.621 ns                               ; 226.45 MHz ( period = 4.416 ns )                    ; counter:p_contador|cont[12]  ; counter:p_contador|cont[12]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.177 ns                ;
; 32.623 ns                               ; 226.55 MHz ( period = 4.414 ns )                    ; counter:p_contador|cont[12]  ; counter:p_contador|cont[21]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.175 ns                ;
; 32.623 ns                               ; 226.55 MHz ( period = 4.414 ns )                    ; counter:p_contador|cont[12]  ; counter:p_contador|cont[7]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.175 ns                ;
; 32.623 ns                               ; 226.55 MHz ( period = 4.414 ns )                    ; counter:p_contador|cont[7]   ; estado.CONSTROI_QUADRO                                                                                                                                             ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.802 ns                 ; 4.179 ns                ;
; 32.625 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; counter:p_contador|cont[12]  ; counter:p_contador|cont[6]                                                                                                                                         ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.173 ns                ;
; 32.626 ns                               ; 226.71 MHz ( period = 4.411 ns )                    ; counter:p_contador|cont[15]  ; estado.INICIO                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.804 ns                 ; 4.178 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;                                                                                                                                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                                                                                                                                                ; From Clock                                                          ; To Clock                                                            ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.627 ns                                ; vgacon:vga_controller|h_count[5]                    ; vgacon:vga_controller|h_count_d[5]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.636 ns                 ;
; 0.627 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|h_count_d[8]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.636 ns                 ;
; 0.774 ns                                ; vgacon:vga_controller|h_count[9]                    ; vgacon:vga_controller|h_count_d[9]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.783 ns                 ;
; 0.862 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count_d[3]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.871 ns                 ;
; 0.959 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count_d[2]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 0.967 ns                 ;
; 0.975 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.992 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[2]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.994 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|h_count_d[7]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.003 ns                 ;
; 1.014 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count_d[1]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.022 ns                 ;
; 1.020 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.029 ns                 ;
; 1.023 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count_d[0]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.032 ns                 ;
; 1.023 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[1]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.032 ns                 ;
; 1.031 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[1]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.040 ns                 ;
; 1.214 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count_d[0]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.217 ns                 ;
; 1.217 ns                                ; vgacon:vga_controller|v_count[8]                    ; vgacon:vga_controller|v_count_d[8]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.225 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.234 ns                 ;
; 1.227 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count_d[3]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.226 ns                 ;
; 1.271 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count_d[4]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.280 ns                 ;
; 1.350 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count_d[1]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.353 ns                 ;
; 1.355 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.364 ns                 ;
; 1.357 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.366 ns                 ;
; 1.359 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.368 ns                 ;
; 1.430 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[1]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.439 ns                 ;
; 1.453 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.462 ns                 ;
; 1.456 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[2]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.465 ns                 ;
; 1.458 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.468 ns                 ;
; 1.510 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count_d[6]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.513 ns                 ;
; 1.525 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.534 ns                 ;
; 1.534 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|h_count_d[6]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.543 ns                 ;
; 1.605 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.614 ns                 ;
; 1.610 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.619 ns                 ;
; 1.630 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|v_count_d[7]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.632 ns                 ;
; 1.630 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.639 ns                 ;
; 1.646 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count_d[4]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.649 ns                 ;
; 1.657 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[1]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.666 ns                 ;
; 1.659 ns                                ; vgacon:vga_controller|v_count[9]                    ; vgacon:vga_controller|v_count_d[9]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.661 ns                 ;
; 1.666 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count_d[2]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.669 ns                 ;
; 1.710 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.719 ns                 ;
; 1.737 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[2]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.746 ns                 ;
; 1.746 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.755 ns                 ;
; 1.748 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.757 ns                 ;
; 1.750 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.760 ns                 ;
; 1.750 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.759 ns                 ;
; 1.806 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count_d[5]                                                                                                                                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.809 ns                 ;
; 1.826 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|h_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.835 ns                 ;
; 1.828 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.837 ns                 ;
; 1.867 ns                                ; vgacon:vga_controller|v_count[9]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.876 ns                 ;
; 1.884 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|h_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.893 ns                 ;
; 1.911 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.920 ns                 ;
; 1.954 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|h_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.963 ns                 ;
; 1.956 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|h_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.965 ns                 ;
; 1.958 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|h_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.967 ns                 ;
; 1.977 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.986 ns                 ;
; 1.991 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.000 ns                 ;
; 2.024 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.033 ns                 ;
; 2.037 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|h_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.046 ns                 ;
; 2.088 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.098 ns                 ;
; 2.121 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.130 ns                 ;
; 2.183 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.192 ns                 ;
; 2.242 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|h_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.251 ns                 ;
; 2.244 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|h_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.253 ns                 ;
; 2.246 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|h_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.255 ns                 ;
; 2.258 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.267 ns                 ;
; 2.269 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.278 ns                 ;
; 2.271 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.281 ns                 ;
; 2.279 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.288 ns                 ;
; 2.285 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.298 ns                 ;
; 2.301 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.310 ns                 ;
; 2.309 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.318 ns                 ;
; 2.316 ns                                ; vgacon:vga_controller|h_count[9]                    ; vgacon:vga_controller|h_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.325 ns                 ;
; 2.323 ns                                ; vgacon:vga_controller|v_count[8]                    ; vgacon:vga_controller|v_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.332 ns                 ;
; 2.324 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.333 ns                 ;
; 2.329 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.339 ns                 ;
; 2.341 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.350 ns                 ;
; 2.346 ns                                ; vgacon:vga_controller|v_count[8]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.355 ns                 ;
; 2.384 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.393 ns                 ;
; 2.408 ns                                ; vgacon:vga_controller|h_count[5]                    ; vgacon:vga_controller|h_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.417 ns                 ;
; 2.410 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.419 ns                 ;
; 2.432 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.442 ns                 ;
; 2.450 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.459 ns                 ;
; 2.456 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.465 ns                 ;
; 2.459 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.468 ns                 ;
; 2.461 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.470 ns                 ;
; 2.461 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.470 ns                 ;
; 2.463 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.472 ns                 ;
; 2.522 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.532 ns                 ;
; 2.549 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.562 ns                 ;
; 2.550 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|h_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.559 ns                 ;
; 2.566 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.575 ns                 ;
; 2.577 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 2.590 ns                 ;
; 2.600 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.610 ns                 ;
; 2.602 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.611 ns                 ;
; 2.607 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.616 ns                 ;
; 2.618 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.627 ns                 ;
; 2.621 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.631 ns                 ;
; 2.647 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|v_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.656 ns                 ;
; 2.668 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.677 ns                 ;
; 2.670 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.679 ns                 ;
; 2.677 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|h_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.686 ns                 ;
; 2.681 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|h_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.690 ns                 ;
; 2.683 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.693 ns                 ;
; 2.686 ns                                ; vgacon:vga_controller|h_count[5]                    ; vgacon:vga_controller|h_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.695 ns                 ;
; 2.686 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.695 ns                 ;
; 2.699 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.709 ns                 ;
; 2.707 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.716 ns                 ;
; 2.727 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.736 ns                 ;
; 2.742 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.751 ns                 ;
; 2.749 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.758 ns                 ;
; 2.750 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.759 ns                 ;
; 2.761 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.771 ns                 ;
; 2.773 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.782 ns                 ;
; 2.779 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[2]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.788 ns                 ;
; 2.827 ns                                ; vgacon:vga_controller|h_count[5]                    ; vgacon:vga_controller|h_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.836 ns                 ;
; 2.847 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.856 ns                 ;
; 2.848 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.857 ns                 ;
; 2.859 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.868 ns                 ;
; 2.897 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.906 ns                 ;
; 2.905 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.914 ns                 ;
; 2.960 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.970 ns                 ;
; 2.972 ns                                ; vgacon:vga_controller|h_count[5]                    ; vgacon:vga_controller|h_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.981 ns                 ;
; 2.974 ns                                ; vgacon:vga_controller|h_count[5]                    ; vgacon:vga_controller|h_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.983 ns                 ;
; 2.988 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.997 ns                 ;
; 2.999 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.030 ns                   ; 3.029 ns                 ;
; 3.002 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 3.007 ns                 ;
; 3.031 ns                                ; vgacon:vga_controller|h_count[9]                    ; vgacon:vga_controller|h_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.040 ns                 ;
; 3.033 ns                                ; vgacon:vga_controller|h_count[9]                    ; vgacon:vga_controller|h_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.042 ns                 ;
; 3.038 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.048 ns                 ;
; 3.069 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.079 ns                 ;
; 3.071 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[2]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.080 ns                 ;
; 3.073 ns                                ; vgacon:vga_controller|v_count[8]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.081 ns                 ;
; 3.078 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.084 ns                 ;
; 3.078 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|v_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.087 ns                 ;
; 3.115 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.125 ns                 ;
; 3.118 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.127 ns                 ;
; 3.122 ns                                ; vgacon:vga_controller|v_count[8]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[1]                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.130 ns                 ;
; 3.147 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.157 ns                 ;
; 3.156 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 3.169 ns                 ;
; 3.193 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.203 ns                 ;
; 3.222 ns                                ; vgacon:vga_controller|v_count[9]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[1]                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.230 ns                 ;
; 3.248 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[1]                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.257 ns                 ;
; 3.319 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 3.324 ns                 ;
; 3.345 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 3.372 ns                 ;
; 3.345 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 3.372 ns                 ;
; 3.345 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 3.372 ns                 ;
; 3.346 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 3.372 ns                 ;
; 3.346 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[1]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 3.372 ns                 ;
; 3.346 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 3.372 ns                 ;
; 3.346 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 3.372 ns                 ;
; 3.346 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 3.372 ns                 ;
; 3.346 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[2]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 3.372 ns                 ;
; 3.381 ns                                ; vgacon:vga_controller|v_count[8]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 3.393 ns                 ;
; 3.390 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.030 ns                   ; 3.420 ns                 ;
; 3.409 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[2]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.418 ns                 ;
; 3.426 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 3.439 ns                 ;
; 3.451 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 3.456 ns                 ;
; 3.506 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.514 ns                 ;
; 3.597 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 3.602 ns                 ;
; 3.650 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[2]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.659 ns                 ;
; 3.661 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.667 ns                 ;
; 3.671 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 3.721 ns                 ;
; 3.730 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[1]                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.738 ns                 ;
; 3.736 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 3.763 ns                 ;
; 3.736 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 3.763 ns                 ;
; 3.736 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 3.763 ns                 ;
; 3.737 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 3.763 ns                 ;
; 3.737 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[1]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 3.763 ns                 ;
; 3.737 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 3.763 ns                 ;
; 3.737 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 3.763 ns                 ;
; 3.737 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 3.763 ns                 ;
; 3.737 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[2]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 3.763 ns                 ;
; 3.739 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 3.745 ns                 ;
; 3.756 ns                                ; vgacon:vga_controller|v_count[9]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.764 ns                 ;
; 3.770 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[0]                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.779 ns                 ;
; 3.789 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 3.839 ns                 ;
; 3.814 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 3.826 ns                 ;
; 3.875 ns                                ; vgacon:vga_controller|v_count[8]                    ; vgacon:vga_controller|v_count[2]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.883 ns                 ;
; 3.888 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[0]                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.897 ns                 ;
; 3.888 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.030 ns                   ; 3.918 ns                 ;
; 3.920 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count[2]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.929 ns                 ;
; 3.944 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[1]                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.953 ns                 ;
; 3.957 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.030 ns                   ; 3.987 ns                 ;
; 4.007 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg7 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 4.051 ns                 ;
; 4.062 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[1]                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 4.071 ns                 ;
; 4.064 ns                                ; vgacon:vga_controller|v_count[9]                    ; vgacon:vga_controller|v_count[3]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 4.076 ns                 ;
; 4.104 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 4.113 ns                 ;
; 4.125 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg7 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 4.169 ns                 ;
; 4.133 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 4.183 ns                 ;
; 4.202 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[0]                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 4.207 ns                 ;
; 4.219 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 4.269 ns                 ;
; 4.234 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[7]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 4.261 ns                 ;
; 4.234 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[9]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 4.261 ns                 ;
; 4.234 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[8]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 4.261 ns                 ;
; 4.235 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[0]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 4.261 ns                 ;
; 4.235 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[1]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 4.261 ns                 ;
; 4.235 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[6]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 4.261 ns                 ;
; 4.235 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[5]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 4.261 ns                 ;
; 4.235 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[4]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 4.261 ns                 ;
; 4.235 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[2]                                                                                                                                  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 4.261 ns                 ;
; 4.251 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 4.301 ns                 ;
; 4.252 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[0]                ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 4.261 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                   ;                                                                     ;                                                                     ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk27M'                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.445 ns                                ; estado.MEMORIA_RD                                   ; estado.MEMORIA_RD            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; estado.INICIO                                       ; estado.INICIO                ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; ovl_color[2]                                        ; ovl_color[2]                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; estado.CONSTROI_QUADRO                              ; estado.CONSTROI_QUADRO       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.612 ns                                ; estado.MEMORIA_WR                                   ; estado.INICIO                ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.621 ns                 ;
; 0.615 ns                                ; \build_rstn:temp                                    ; rstn                         ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.624 ns                 ;
; 0.625 ns                                ; estado.MEMORIA_RD                                   ; estado.ATUALIZA_LOGICA       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.634 ns                 ;
; 0.629 ns                                ; counter:p_contador|cont[31]                         ; counter:p_contador|cont[31]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.629 ns                                ; counter:conta_linha|cont[31]                        ; counter:conta_linha|cont[31] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.648 ns                                ; counter:conta_coluna|cont[6]                        ; counter:conta_coluna|cont[6] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.657 ns                 ;
; 0.848 ns                                ; estado.CONSTROI_QUADRO                              ; estado.MEMORIA_RD            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.857 ns                 ;
; 0.968 ns                                ; counter:p_contador|cont[0]                          ; counter:p_contador|cont[0]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.968 ns                                ; counter:conta_linha|cont[16]                        ; counter:conta_linha|cont[16] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.968 ns                                ; counter:conta_linha|cont[0]                         ; counter:conta_linha|cont[0]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.971 ns                                ; counter:p_contador|cont[1]                          ; counter:p_contador|cont[1]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.980 ns                 ;
; 0.972 ns                                ; counter:p_contador|cont[15]                         ; counter:p_contador|cont[15]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; counter:p_contador|cont[14]                         ; counter:p_contador|cont[14]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; counter:p_contador|cont[11]                         ; counter:p_contador|cont[11]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; counter:p_contador|cont[4]                          ; counter:p_contador|cont[4]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; counter:p_contador|cont[2]                          ; counter:p_contador|cont[2]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.975 ns                                ; counter:p_contador|cont[17]                         ; counter:p_contador|cont[17]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.975 ns                                ; counter:conta_linha|cont[17]                        ; counter:conta_linha|cont[17] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.975 ns                                ; counter:conta_linha|cont[1]                         ; counter:conta_linha|cont[1]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.976 ns                                ; counter:p_contador|cont[25]                         ; counter:p_contador|cont[25]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; counter:p_contador|cont[18]                         ; counter:p_contador|cont[18]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; counter:conta_linha|cont[9]                         ; counter:conta_linha|cont[9]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; counter:conta_linha|cont[18]                        ; counter:conta_linha|cont[18] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; counter:conta_linha|cont[25]                        ; counter:conta_linha|cont[25] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; counter:conta_linha|cont[2]                         ; counter:conta_linha|cont[2]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.977 ns                                ; counter:p_contador|cont[30]                         ; counter:p_contador|cont[30]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:p_contador|cont[29]                         ; counter:p_contador|cont[29]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:p_contador|cont[23]                         ; counter:p_contador|cont[23]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:p_contador|cont[27]                         ; counter:p_contador|cont[27]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:p_contador|cont[20]                         ; counter:p_contador|cont[20]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:conta_linha|cont[15]                        ; counter:conta_linha|cont[15] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:conta_linha|cont[13]                        ; counter:conta_linha|cont[13] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:conta_linha|cont[14]                        ; counter:conta_linha|cont[14] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:conta_linha|cont[11]                        ; counter:conta_linha|cont[11] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:conta_linha|cont[23]                        ; counter:conta_linha|cont[23] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:conta_linha|cont[20]                        ; counter:conta_linha|cont[20] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:conta_linha|cont[27]                        ; counter:conta_linha|cont[27] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:conta_linha|cont[29]                        ; counter:conta_linha|cont[29] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:conta_linha|cont[30]                        ; counter:conta_linha|cont[30] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:conta_linha|cont[7]                         ; counter:conta_linha|cont[7]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; counter:conta_linha|cont[4]                         ; counter:conta_linha|cont[4]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.988 ns                                ; counter:conta_coluna|cont[1]                        ; counter:conta_coluna|cont[1] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.997 ns                 ;
; 0.989 ns                                ; counter:conta_coluna|cont[0]                        ; counter:conta_coluna|cont[0] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.998 ns                 ;
; 1.001 ns                                ; counter:conta_coluna|cont[4]                        ; counter:conta_coluna|cont[4] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.010 ns                 ;
; 1.006 ns                                ; counter:conta_coluna|cont[2]                        ; counter:conta_coluna|cont[2] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.015 ns                 ;
; 1.007 ns                                ; counter:p_contador|cont[22]                         ; counter:p_contador|cont[22]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.016 ns                 ;
; 1.007 ns                                ; counter:p_contador|cont[3]                          ; counter:p_contador|cont[3]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.016 ns                 ;
; 1.007 ns                                ; counter:conta_linha|cont[3]                         ; counter:conta_linha|cont[3]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.016 ns                 ;
; 1.011 ns                                ; counter:p_contador|cont[8]                          ; counter:p_contador|cont[8]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.020 ns                 ;
; 1.011 ns                                ; counter:p_contador|cont[10]                         ; counter:p_contador|cont[10]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.020 ns                 ;
; 1.015 ns                                ; counter:p_contador|cont[24]                         ; counter:p_contador|cont[24]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.024 ns                 ;
; 1.015 ns                                ; counter:conta_linha|cont[8]                         ; counter:conta_linha|cont[8]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.024 ns                 ;
; 1.015 ns                                ; counter:conta_linha|cont[24]                        ; counter:conta_linha|cont[24] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.024 ns                 ;
; 1.016 ns                                ; counter:p_contador|cont[28]                         ; counter:p_contador|cont[28]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; counter:p_contador|cont[26]                         ; counter:p_contador|cont[26]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; counter:conta_linha|cont[12]                        ; counter:conta_linha|cont[12] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; counter:conta_linha|cont[10]                        ; counter:conta_linha|cont[10] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; counter:conta_linha|cont[19]                        ; counter:conta_linha|cont[19] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; counter:conta_linha|cont[21]                        ; counter:conta_linha|cont[21] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; counter:conta_linha|cont[22]                        ; counter:conta_linha|cont[22] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; counter:conta_linha|cont[26]                        ; counter:conta_linha|cont[26] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; counter:conta_linha|cont[28]                        ; counter:conta_linha|cont[28] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.035 ns                                ; counter:conta_coluna|cont[5]                        ; counter:conta_coluna|cont[5] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.044 ns                 ;
; 1.037 ns                                ; counter:conta_coluna|cont[3]                        ; counter:conta_coluna|cont[3] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.046 ns                 ;
; 1.110 ns                                ; estado.ATUALIZA_LOGICA                              ; estado.MEMORIA_WR            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.011 ns                   ; 1.121 ns                 ;
; 1.400 ns                                ; counter:conta_linha|cont[16]                        ; counter:conta_linha|cont[17] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.409 ns                 ;
; 1.400 ns                                ; counter:p_contador|cont[0]                          ; counter:p_contador|cont[1]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.409 ns                 ;
; 1.400 ns                                ; counter:conta_linha|cont[0]                         ; counter:conta_linha|cont[1]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.409 ns                 ;
; 1.403 ns                                ; counter:p_contador|cont[1]                          ; counter:p_contador|cont[2]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.412 ns                 ;
; 1.404 ns                                ; counter:p_contador|cont[14]                         ; counter:p_contador|cont[15]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.413 ns                 ;
; 1.404 ns                                ; counter:p_contador|cont[2]                          ; counter:p_contador|cont[3]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.413 ns                 ;
; 1.407 ns                                ; counter:p_contador|cont[17]                         ; counter:p_contador|cont[18]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.416 ns                 ;
; 1.407 ns                                ; counter:conta_linha|cont[17]                        ; counter:conta_linha|cont[18] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.416 ns                 ;
; 1.407 ns                                ; counter:conta_linha|cont[1]                         ; counter:conta_linha|cont[2]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.416 ns                 ;
; 1.408 ns                                ; counter:p_contador|cont[25]                         ; counter:p_contador|cont[26]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.408 ns                                ; counter:conta_linha|cont[9]                         ; counter:conta_linha|cont[10] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.408 ns                                ; counter:conta_linha|cont[18]                        ; counter:conta_linha|cont[19] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.408 ns                                ; counter:conta_linha|cont[25]                        ; counter:conta_linha|cont[26] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.408 ns                                ; counter:conta_linha|cont[2]                         ; counter:conta_linha|cont[3]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.409 ns                                ; counter:p_contador|cont[27]                         ; counter:p_contador|cont[28]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; counter:p_contador|cont[30]                         ; counter:p_contador|cont[31]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; counter:p_contador|cont[29]                         ; counter:p_contador|cont[30]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; counter:conta_linha|cont[14]                        ; counter:conta_linha|cont[15] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; counter:conta_linha|cont[13]                        ; counter:conta_linha|cont[14] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; counter:conta_linha|cont[11]                        ; counter:conta_linha|cont[12] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; counter:conta_linha|cont[20]                        ; counter:conta_linha|cont[21] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; counter:conta_linha|cont[29]                        ; counter:conta_linha|cont[30] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; counter:conta_linha|cont[27]                        ; counter:conta_linha|cont[28] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; counter:conta_linha|cont[30]                        ; counter:conta_linha|cont[31] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.420 ns                                ; counter:conta_coluna|cont[1]                        ; counter:conta_coluna|cont[2] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.429 ns                 ;
; 1.421 ns                                ; counter:conta_coluna|cont[0]                        ; counter:conta_coluna|cont[1] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.430 ns                 ;
; 1.433 ns                                ; counter:conta_coluna|cont[4]                        ; counter:conta_coluna|cont[5] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.442 ns                 ;
; 1.438 ns                                ; counter:conta_coluna|cont[2]                        ; counter:conta_coluna|cont[3] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.447 ns                 ;
; 1.440 ns                                ; counter:p_contador|cont[22]                         ; counter:p_contador|cont[23]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.449 ns                 ;
; 1.440 ns                                ; counter:p_contador|cont[3]                          ; counter:p_contador|cont[4]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.449 ns                 ;
; 1.440 ns                                ; counter:conta_linha|cont[3]                         ; counter:conta_linha|cont[4]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.449 ns                 ;
; 1.444 ns                                ; counter:p_contador|cont[10]                         ; counter:p_contador|cont[11]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.453 ns                 ;
; 1.448 ns                                ; counter:p_contador|cont[24]                         ; counter:p_contador|cont[25]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.457 ns                 ;
; 1.448 ns                                ; counter:conta_linha|cont[8]                         ; counter:conta_linha|cont[9]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.457 ns                 ;
; 1.448 ns                                ; counter:conta_linha|cont[24]                        ; counter:conta_linha|cont[25] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.457 ns                 ;
; 1.449 ns                                ; counter:p_contador|cont[28]                         ; counter:p_contador|cont[29]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; counter:p_contador|cont[26]                         ; counter:p_contador|cont[27]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; counter:conta_linha|cont[12]                        ; counter:conta_linha|cont[13] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; counter:conta_linha|cont[10]                        ; counter:conta_linha|cont[11] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; counter:conta_linha|cont[22]                        ; counter:conta_linha|cont[23] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; counter:conta_linha|cont[19]                        ; counter:conta_linha|cont[20] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; counter:conta_linha|cont[21]                        ; counter:conta_linha|cont[22] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; counter:conta_linha|cont[26]                        ; counter:conta_linha|cont[27] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; counter:conta_linha|cont[28]                        ; counter:conta_linha|cont[29] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.468 ns                                ; counter:conta_coluna|cont[5]                        ; counter:conta_coluna|cont[6] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.477 ns                 ;
; 1.470 ns                                ; counter:conta_coluna|cont[3]                        ; counter:conta_coluna|cont[4] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.479 ns                 ;
; 1.480 ns                                ; counter:conta_linha|cont[16]                        ; counter:conta_linha|cont[18] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.489 ns                 ;
; 1.480 ns                                ; counter:p_contador|cont[0]                          ; counter:p_contador|cont[2]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.489 ns                 ;
; 1.480 ns                                ; counter:conta_linha|cont[0]                         ; counter:conta_linha|cont[2]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.489 ns                 ;
; 1.483 ns                                ; counter:p_contador|cont[1]                          ; counter:p_contador|cont[3]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.492 ns                 ;
; 1.484 ns                                ; counter:p_contador|cont[2]                          ; counter:p_contador|cont[4]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.493 ns                 ;
; 1.487 ns                                ; counter:conta_linha|cont[17]                        ; counter:conta_linha|cont[19] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.496 ns                 ;
; 1.487 ns                                ; counter:conta_linha|cont[1]                         ; counter:conta_linha|cont[3]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.496 ns                 ;
; 1.488 ns                                ; counter:p_contador|cont[25]                         ; counter:p_contador|cont[27]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.488 ns                                ; counter:p_contador|cont[18]                         ; counter:p_contador|cont[20]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.488 ns                                ; counter:conta_linha|cont[9]                         ; counter:conta_linha|cont[11] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.488 ns                                ; counter:conta_linha|cont[18]                        ; counter:conta_linha|cont[20] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.488 ns                                ; counter:conta_linha|cont[25]                        ; counter:conta_linha|cont[27] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.488 ns                                ; counter:conta_linha|cont[2]                         ; counter:conta_linha|cont[4]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.497 ns                 ;
; 1.489 ns                                ; counter:p_contador|cont[29]                         ; counter:p_contador|cont[31]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.489 ns                                ; counter:p_contador|cont[27]                         ; counter:p_contador|cont[29]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.489 ns                                ; counter:p_contador|cont[20]                         ; counter:p_contador|cont[22]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.489 ns                                ; counter:conta_linha|cont[13]                        ; counter:conta_linha|cont[15] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.489 ns                                ; counter:conta_linha|cont[11]                        ; counter:conta_linha|cont[13] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.489 ns                                ; counter:conta_linha|cont[20]                        ; counter:conta_linha|cont[22] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.489 ns                                ; counter:conta_linha|cont[27]                        ; counter:conta_linha|cont[29] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.489 ns                                ; counter:conta_linha|cont[29]                        ; counter:conta_linha|cont[31] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.500 ns                                ; counter:conta_coluna|cont[1]                        ; counter:conta_coluna|cont[3] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.509 ns                 ;
; 1.501 ns                                ; counter:conta_coluna|cont[0]                        ; counter:conta_coluna|cont[2] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.510 ns                 ;
; 1.505 ns                                ; counter:conta_linha|cont[15]                        ; counter:conta_linha|cont[16] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.013 ns                   ; 1.518 ns                 ;
; 1.505 ns                                ; counter:conta_coluna|cont[3]                        ; overlay                      ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.013 ns                   ; 1.518 ns                 ;
; 1.510 ns                                ; counter:p_contador|cont[23]                         ; counter:p_contador|cont[24]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.519 ns                 ;
; 1.510 ns                                ; counter:conta_linha|cont[7]                         ; counter:conta_linha|cont[8]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.519 ns                 ;
; 1.510 ns                                ; counter:conta_linha|cont[23]                        ; counter:conta_linha|cont[24] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.519 ns                 ;
; 1.513 ns                                ; counter:conta_coluna|cont[4]                        ; counter:conta_coluna|cont[6] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.522 ns                 ;
; 1.515 ns                                ; estado.INICIO                                       ; estado.CONSTROI_QUADRO       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.007 ns                   ; 1.522 ns                 ;
; 1.518 ns                                ; counter:conta_coluna|cont[2]                        ; counter:conta_coluna|cont[4] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.527 ns                 ;
; 1.524 ns                                ; counter:p_contador|cont[8]                          ; counter:p_contador|cont[10]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.533 ns                 ;
; 1.528 ns                                ; counter:p_contador|cont[24]                         ; counter:p_contador|cont[26]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.537 ns                 ;
; 1.528 ns                                ; counter:conta_linha|cont[8]                         ; counter:conta_linha|cont[10] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.537 ns                 ;
; 1.528 ns                                ; counter:conta_linha|cont[24]                        ; counter:conta_linha|cont[26] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.537 ns                 ;
; 1.529 ns                                ; counter:p_contador|cont[26]                         ; counter:p_contador|cont[28]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; counter:p_contador|cont[28]                         ; counter:p_contador|cont[30]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; counter:conta_linha|cont[12]                        ; counter:conta_linha|cont[14] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; counter:conta_linha|cont[10]                        ; counter:conta_linha|cont[12] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; counter:conta_linha|cont[21]                        ; counter:conta_linha|cont[23] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; counter:conta_linha|cont[19]                        ; counter:conta_linha|cont[21] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; counter:conta_linha|cont[28]                        ; counter:conta_linha|cont[30] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; counter:conta_linha|cont[26]                        ; counter:conta_linha|cont[28] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.550 ns                                ; counter:conta_coluna|cont[3]                        ; counter:conta_coluna|cont[5] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.559 ns                 ;
; 1.560 ns                                ; counter:p_contador|cont[0]                          ; counter:p_contador|cont[3]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.569 ns                 ;
; 1.560 ns                                ; counter:conta_linha|cont[16]                        ; counter:conta_linha|cont[19] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.569 ns                 ;
; 1.560 ns                                ; counter:conta_linha|cont[0]                         ; counter:conta_linha|cont[3]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.569 ns                 ;
; 1.563 ns                                ; counter:p_contador|cont[1]                          ; counter:p_contador|cont[4]   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.572 ns                 ;
; 1.564 ns                                ; counter:p_contador|cont[11]                         ; counter:p_contador|cont[14]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.573 ns                 ;
; 1.566 ns                                ; counter:conta_linha|cont[14]                        ; counter:conta_linha|cont[16] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.013 ns                   ; 1.579 ns                 ;
; 1.567 ns                                ; counter:p_contador|cont[17]                         ; counter:p_contador|cont[20]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.576 ns                 ;
; 1.567 ns                                ; counter:conta_linha|cont[17]                        ; counter:conta_linha|cont[20] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.576 ns                 ;
; 1.567 ns                                ; counter:conta_linha|cont[1]                         ; counter:conta_linha|cont[4]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.576 ns                 ;
; 1.568 ns                                ; counter:p_contador|cont[25]                         ; counter:p_contador|cont[28]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.577 ns                 ;
; 1.568 ns                                ; counter:conta_linha|cont[9]                         ; counter:conta_linha|cont[12] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.577 ns                 ;
; 1.568 ns                                ; counter:conta_linha|cont[18]                        ; counter:conta_linha|cont[21] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.577 ns                 ;
; 1.568 ns                                ; counter:conta_linha|cont[25]                        ; counter:conta_linha|cont[28] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.577 ns                 ;
; 1.569 ns                                ; counter:p_contador|cont[27]                         ; counter:p_contador|cont[30]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.578 ns                 ;
; 1.569 ns                                ; counter:p_contador|cont[20]                         ; counter:p_contador|cont[23]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.578 ns                 ;
; 1.569 ns                                ; counter:conta_linha|cont[11]                        ; counter:conta_linha|cont[14] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.578 ns                 ;
; 1.569 ns                                ; counter:conta_linha|cont[20]                        ; counter:conta_linha|cont[23] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.578 ns                 ;
; 1.569 ns                                ; counter:conta_linha|cont[27]                        ; counter:conta_linha|cont[30] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.578 ns                 ;
; 1.569 ns                                ; counter:conta_linha|cont[4]                         ; counter:conta_linha|cont[7]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.578 ns                 ;
; 1.580 ns                                ; counter:conta_coluna|cont[1]                        ; counter:conta_coluna|cont[4] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.589 ns                 ;
; 1.581 ns                                ; counter:p_contador|cont[15]                         ; counter:p_contador|cont[17]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.012 ns                   ; 1.593 ns                 ;
; 1.581 ns                                ; counter:conta_coluna|cont[0]                        ; counter:conta_coluna|cont[3] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.590 ns                 ;
; 1.585 ns                                ; counter:conta_linha|cont[15]                        ; counter:conta_linha|cont[17] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.013 ns                   ; 1.598 ns                 ;
; 1.590 ns                                ; counter:p_contador|cont[23]                         ; counter:p_contador|cont[25]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.599 ns                 ;
; 1.590 ns                                ; counter:conta_linha|cont[7]                         ; counter:conta_linha|cont[9]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.599 ns                 ;
; 1.590 ns                                ; counter:conta_linha|cont[23]                        ; counter:conta_linha|cont[25] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.599 ns                 ;
; 1.598 ns                                ; counter:conta_coluna|cont[2]                        ; counter:conta_coluna|cont[5] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.607 ns                 ;
; 1.604 ns                                ; counter:p_contador|cont[8]                          ; counter:p_contador|cont[11]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.613 ns                 ;
; 1.608 ns                                ; counter:p_contador|cont[24]                         ; counter:p_contador|cont[27]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.617 ns                 ;
; 1.608 ns                                ; counter:conta_linha|cont[8]                         ; counter:conta_linha|cont[11] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.617 ns                 ;
; 1.608 ns                                ; counter:conta_linha|cont[24]                        ; counter:conta_linha|cont[27] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.617 ns                 ;
; 1.609 ns                                ; counter:p_contador|cont[28]                         ; counter:p_contador|cont[31]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.609 ns                                ; counter:p_contador|cont[26]                         ; counter:p_contador|cont[29]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.609 ns                                ; counter:conta_linha|cont[12]                        ; counter:conta_linha|cont[15] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.609 ns                                ; counter:conta_linha|cont[10]                        ; counter:conta_linha|cont[13] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.609 ns                                ; counter:conta_linha|cont[19]                        ; counter:conta_linha|cont[22] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.609 ns                                ; counter:conta_linha|cont[26]                        ; counter:conta_linha|cont[29] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.609 ns                                ; counter:conta_linha|cont[28]                        ; counter:conta_linha|cont[31] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.614 ns                                ; counter:p_contador|cont[22]                         ; counter:p_contador|cont[24]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.623 ns                 ;
; 1.623 ns                                ; counter:conta_linha|cont[22]                        ; counter:conta_linha|cont[24] ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.632 ns                 ;
; 1.628 ns                                ; counter:p_contador|cont[13]                         ; counter:p_contador|cont[14]  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.637 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+--------------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To               ; To Clock ;
+-------+--------------+------------+--------------+------------------+----------+
; N/A   ; None         ; 3.109 ns   ; reset_button ; \build_rstn:temp ; clk27M   ;
+-------+--------------+------------+--------------+------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                               ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 13.835 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.835 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.835 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.835 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.835 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.835 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.835 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.835 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.835 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.835 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.835 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.835 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.806 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.806 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.806 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.806 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.806 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.806 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.806 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.806 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.806 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.806 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.806 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.806 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.791 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.791 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.791 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.791 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.791 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.791 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.791 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.791 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.791 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.791 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.791 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.791 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.776 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.776 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.776 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.776 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.776 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.776 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.776 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.776 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.776 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.776 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.776 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.776 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.487 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.487 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.487 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.487 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.487 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.487 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.487 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.487 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.487 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.487 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.487 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.487 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.458 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.458 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.458 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.458 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.458 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.458 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.458 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.458 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.458 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.458 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.458 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.458 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.443 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.443 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.443 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.443 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.443 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.443 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.443 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.443 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.443 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.443 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.443 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.443 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.428 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.428 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.428 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.428 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.428 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.428 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.428 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.428 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.428 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.428 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.428 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 13.428 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.905 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.903 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.903 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.903 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.903 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.903 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.903 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.903 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.903 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.903 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.903 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.903 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.903 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.894 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 12.894 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 12.894 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 12.894 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 12.894 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 12.894 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 12.894 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 12.894 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 12.894 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 12.894 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 12.894 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 12.894 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 12.890 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.890 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.890 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.890 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.890 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.890 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.890 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.890 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.890 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.890 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.890 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.890 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.869 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 12.869 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 12.869 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 12.869 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 12.869 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 12.869 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 12.869 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 12.869 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 12.869 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 12.869 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 12.869 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 12.869 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 12.861 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.861 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.861 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.861 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.861 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.861 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.861 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.861 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.861 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.861 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.861 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.861 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.850 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.850 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.850 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.850 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.850 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.850 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.850 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.850 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.850 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.850 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.850 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.850 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 11.965 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg0  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 11.965 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg1  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 11.965 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg2  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 11.965 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg3  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 11.965 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 11.965 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 11.965 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 11.965 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ; red[0]   ; clk27M     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                    ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+--------------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To               ; To Clock ;
+---------------+-------------+-----------+--------------+------------------+----------+
; N/A           ; None        ; -2.861 ns ; reset_button ; \build_rstn:temp ; clk27M   ;
+---------------+-------------+-----------+--------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 19 18:20:22 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pacman -c pacman --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 11.407 ns for clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" between source register "vgacon:vga_controller|v_count[7]" and destination memory "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11"
    Info: Fmax is 35.37 MHz (period= 28.275 ns)
    Info: + Largest register to memory requirement is 39.435 ns
        Info: + Setup relationship between source and destination is 39.682 ns
            Info: + Latch edge is 37.239 ns
                Info: Clock period of Destination clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.443 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.443 ns
                Info: Clock period of Source clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.443 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.070 ns
            Info: + Shortest clock path from clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to destination memory is 2.575 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.747 ns) = 2.575 ns; Loc. = M4K_X17_Y18; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11'
                Info: Total cell delay = 0.747 ns ( 29.01 % )
                Info: Total interconnect delay = 1.828 ns ( 70.99 % )
            Info: - Longest clock path from clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to source register is 2.505 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.505 ns; Loc. = LCFF_X44_Y18_N31; Fanout = 8; REG Node = 'vgacon:vga_controller|v_count[7]'
                Info: Total cell delay = 0.602 ns ( 24.03 % )
                Info: Total interconnect delay = 1.903 ns ( 75.97 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is 0.040 ns
    Info: - Longest register to memory delay is 28.028 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y18_N31; Fanout = 8; REG Node = 'vgacon:vga_controller|v_count[7]'
        Info: 2: + IC(0.916 ns) + CELL(0.495 ns) = 1.411 ns; Loc. = LCCOMB_X44_Y18_N0; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.491 ns; Loc. = LCCOMB_X44_Y18_N2; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.571 ns; Loc. = LCCOMB_X44_Y18_N4; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~5'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 2.029 ns; Loc. = LCCOMB_X44_Y18_N6; Fanout = 8; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~6'
        Info: 6: + IC(0.358 ns) + CELL(0.449 ns) = 2.836 ns; Loc. = LCCOMB_X44_Y18_N22; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[8]~71'
        Info: 7: + IC(1.088 ns) + CELL(0.495 ns) = 4.419 ns; Loc. = LCCOMB_X44_Y18_N12; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~3'
        Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 4.593 ns; Loc. = LCCOMB_X44_Y18_N14; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~5'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.673 ns; Loc. = LCCOMB_X44_Y18_N16; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~7'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 5.131 ns; Loc. = LCCOMB_X44_Y18_N18; Fanout = 9; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~8'
        Info: 11: + IC(0.861 ns) + CELL(0.541 ns) = 6.533 ns; Loc. = LCCOMB_X40_Y18_N18; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[14]~101'
        Info: 12: + IC(1.177 ns) + CELL(0.517 ns) = 8.227 ns; Loc. = LCCOMB_X44_Y17_N18; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_3~7'
        Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 8.685 ns; Loc. = LCCOMB_X44_Y17_N20; Fanout = 10; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_3~8'
        Info: 14: + IC(0.367 ns) + CELL(0.457 ns) = 9.509 ns; Loc. = LCCOMB_X44_Y17_N2; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[17]~77'
        Info: 15: + IC(0.542 ns) + CELL(0.517 ns) = 10.568 ns; Loc. = LCCOMB_X43_Y17_N4; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~5'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 10.648 ns; Loc. = LCCOMB_X43_Y17_N6; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~7'
        Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 11.106 ns; Loc. = LCCOMB_X43_Y17_N8; Fanout = 10; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~8'
        Info: 18: + IC(0.335 ns) + CELL(0.521 ns) = 11.962 ns; Loc. = LCCOMB_X43_Y17_N30; Fanout = 3; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[21]~104'
        Info: 19: + IC(0.493 ns) + CELL(0.517 ns) = 12.972 ns; Loc. = LCCOMB_X43_Y17_N18; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~5'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 13.052 ns; Loc. = LCCOMB_X43_Y17_N20; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~7'
        Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 13.510 ns; Loc. = LCCOMB_X43_Y17_N22; Fanout = 10; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~8'
        Info: 22: + IC(0.939 ns) + CELL(0.544 ns) = 14.993 ns; Loc. = LCCOMB_X42_Y19_N18; Fanout = 3; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[25]~105'
        Info: 23: + IC(0.528 ns) + CELL(0.495 ns) = 16.016 ns; Loc. = LCCOMB_X43_Y19_N4; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~5'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 16.096 ns; Loc. = LCCOMB_X43_Y19_N6; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~7'
        Info: 25: + IC(0.000 ns) + CELL(0.458 ns) = 16.554 ns; Loc. = LCCOMB_X43_Y19_N8; Fanout = 10; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~8'
        Info: 26: + IC(0.881 ns) + CELL(0.322 ns) = 17.757 ns; Loc. = LCCOMB_X42_Y19_N20; Fanout = 3; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[29]~106'
        Info: 27: + IC(0.544 ns) + CELL(0.517 ns) = 18.818 ns; Loc. = LCCOMB_X43_Y19_N24; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~5'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 18.898 ns; Loc. = LCCOMB_X43_Y19_N26; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~7'
        Info: 29: + IC(0.000 ns) + CELL(0.458 ns) = 19.356 ns; Loc. = LCCOMB_X43_Y19_N28; Fanout = 8; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~8'
        Info: 30: + IC(0.882 ns) + CELL(0.513 ns) = 20.751 ns; Loc. = LCCOMB_X43_Y18_N4; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[32]~94'
        Info: 31: + IC(0.544 ns) + CELL(0.517 ns) = 21.812 ns; Loc. = LCCOMB_X42_Y18_N20; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~3'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 21.892 ns; Loc. = LCCOMB_X42_Y18_N22; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~5'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 21.972 ns; Loc. = LCCOMB_X42_Y18_N24; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~7'
        Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 22.430 ns; Loc. = LCCOMB_X42_Y18_N26; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~8'
        Info: 35: + IC(0.291 ns) + CELL(0.495 ns) = 23.216 ns; Loc. = LCCOMB_X42_Y18_N4; Fanout = 2; COMB Node = 'vgacon:vga_controller|Add2~1'
        Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 23.296 ns; Loc. = LCCOMB_X42_Y18_N6; Fanout = 2; COMB Node = 'vgacon:vga_controller|Add2~3'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 23.376 ns; Loc. = LCCOMB_X42_Y18_N8; Fanout = 2; COMB Node = 'vgacon:vga_controller|Add2~5'
        Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 23.456 ns; Loc. = LCCOMB_X42_Y18_N10; Fanout = 2; COMB Node = 'vgacon:vga_controller|Add2~7'
        Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 23.536 ns; Loc. = LCCOMB_X42_Y18_N12; Fanout = 2; COMB Node = 'vgacon:vga_controller|Add2~9'
        Info: 40: + IC(0.000 ns) + CELL(0.458 ns) = 23.994 ns; Loc. = LCCOMB_X42_Y18_N14; Fanout = 4; COMB Node = 'vgacon:vga_controller|Add2~10'
        Info: 41: + IC(0.306 ns) + CELL(0.521 ns) = 24.821 ns; Loc. = LCCOMB_X42_Y18_N28; Fanout = 36; COMB Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|decode_3oa:decode_a|w_anode160w[2]'
        Info: 42: + IC(2.500 ns) + CELL(0.707 ns) = 28.028 ns; Loc. = M4K_X17_Y18; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11'
        Info: Total cell delay = 14.476 ns ( 51.65 % )
        Info: Total interconnect delay = 13.552 ns ( 48.35 % )
Info: Slack time is 29.657 ns for clock "clk27M" between source register "counter:conta_linha|cont[0]" and destination register "ovl_color[2]"
    Info: Fmax is 135.5 MHz (period= 7.38 ns)
    Info: + Largest register to register requirement is 36.805 ns
        Info: + Setup relationship between source and destination is 37.037 ns
            Info: + Latch edge is 37.037 ns
                Info: Clock period of Destination clock "clk27M" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk27M" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.007 ns
            Info: + Shortest clock path from clock "clk27M" to destination register is 2.825 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk27M'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G8; Fanout = 215; COMB Node = 'clk27M~clkctrl'
                Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.825 ns; Loc. = LCFF_X30_Y16_N17; Fanout = 2; REG Node = 'ovl_color[2]'
                Info: Total cell delay = 1.608 ns ( 56.92 % )
                Info: Total interconnect delay = 1.217 ns ( 43.08 % )
            Info: - Longest clock path from clock "clk27M" to source register is 2.818 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk27M'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G8; Fanout = 215; COMB Node = 'clk27M~clkctrl'
                Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.818 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 15; REG Node = 'counter:conta_linha|cont[0]'
                Info: Total cell delay = 1.608 ns ( 57.06 % )
                Info: Total interconnect delay = 1.210 ns ( 42.94 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 7.148 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 15; REG Node = 'counter:conta_linha|cont[0]'
        Info: 2: + IC(1.550 ns) + CELL(0.517 ns) = 2.067 ns; Loc. = LCCOMB_X29_Y16_N0; Fanout = 2; COMB Node = 'Add4~1'
        Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 2.525 ns; Loc. = LCCOMB_X29_Y16_N2; Fanout = 2; COMB Node = 'Add4~2'
        Info: 4: + IC(0.298 ns) + CELL(0.495 ns) = 3.318 ns; Loc. = LCCOMB_X29_Y16_N16; Fanout = 2; COMB Node = 'Add5~1'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 3.776 ns; Loc. = LCCOMB_X29_Y16_N18; Fanout = 1; COMB Node = 'Add5~2'
        Info: 6: + IC(1.135 ns) + CELL(0.507 ns) = 5.418 ns; Loc. = LCCOMB_X30_Y17_N16; Fanout = 1; COMB Node = 'des_overlay~0'
        Info: 7: + IC(0.529 ns) + CELL(0.322 ns) = 6.269 ns; Loc. = LCCOMB_X30_Y16_N0; Fanout = 2; COMB Node = 'des_overlay~4'
        Info: 8: + IC(0.292 ns) + CELL(0.491 ns) = 7.052 ns; Loc. = LCCOMB_X30_Y16_N16; Fanout = 1; COMB Node = 'ovl_color[2]~2'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.148 ns; Loc. = LCFF_X30_Y16_N17; Fanout = 2; REG Node = 'ovl_color[2]'
        Info: Total cell delay = 3.344 ns ( 46.78 % )
        Info: Total interconnect delay = 3.804 ns ( 53.22 % )
Info: Minimum slack time is 627 ps for clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" between source register "vgacon:vga_controller|h_count[5]" and destination register "vgacon:vga_controller|h_count_d[5]"
    Info: + Shortest register to register delay is 0.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y20_N11; Fanout = 9; REG Node = 'vgacon:vga_controller|h_count[5]'
        Info: 2: + IC(0.362 ns) + CELL(0.178 ns) = 0.540 ns; Loc. = LCCOMB_X34_Y20_N24; Fanout = 1; COMB Node = 'vgacon:vga_controller|h_count_d[5]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.636 ns; Loc. = LCFF_X34_Y20_N25; Fanout = 2; REG Node = 'vgacon:vga_controller|h_count_d[5]'
        Info: Total cell delay = 0.274 ns ( 43.08 % )
        Info: Total interconnect delay = 0.362 ns ( 56.92 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.443 ns
                Info: Clock period of Destination clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.443 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.443 ns
                Info: Clock period of Source clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.443 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to destination register is 2.487 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.967 ns) + CELL(0.602 ns) = 2.487 ns; Loc. = LCFF_X34_Y20_N25; Fanout = 2; REG Node = 'vgacon:vga_controller|h_count_d[5]'
                Info: Total cell delay = 0.602 ns ( 24.21 % )
                Info: Total interconnect delay = 1.885 ns ( 75.79 % )
            Info: - Shortest clock path from clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to source register is 2.487 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.967 ns) + CELL(0.602 ns) = 2.487 ns; Loc. = LCFF_X34_Y20_N11; Fanout = 9; REG Node = 'vgacon:vga_controller|h_count[5]'
                Info: Total cell delay = 0.602 ns ( 24.21 % )
                Info: Total interconnect delay = 1.885 ns ( 75.79 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: Minimum slack time is 445 ps for clock "clk27M" between source register "estado.MEMORIA_RD" and destination register "estado.MEMORIA_RD"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y17_N27; Fanout = 4; REG Node = 'estado.MEMORIA_RD'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X29_Y17_N26; Fanout = 1; COMB Node = 'Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X29_Y17_N27; Fanout = 4; REG Node = 'estado.MEMORIA_RD'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk27M" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk27M" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clk27M" to destination register is 2.821 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk27M'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G8; Fanout = 215; COMB Node = 'clk27M~clkctrl'
                Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.821 ns; Loc. = LCFF_X29_Y17_N27; Fanout = 4; REG Node = 'estado.MEMORIA_RD'
                Info: Total cell delay = 1.608 ns ( 57.00 % )
                Info: Total interconnect delay = 1.213 ns ( 43.00 % )
            Info: - Shortest clock path from clock "clk27M" to source register is 2.821 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk27M'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G8; Fanout = 215; COMB Node = 'clk27M~clkctrl'
                Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.821 ns; Loc. = LCFF_X29_Y17_N27; Fanout = 4; REG Node = 'estado.MEMORIA_RD'
                Info: Total cell delay = 1.608 ns ( 57.00 % )
                Info: Total interconnect delay = 1.213 ns ( 43.00 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "\build_rstn:temp" (data pin = "reset_button", clock pin = "clk27M") is 3.109 ns
    Info: + Longest pin to register delay is 5.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; PIN Node = 'reset_button'
        Info: 2: + IC(4.839 ns) + CELL(0.178 ns) = 5.881 ns; Loc. = LCCOMB_X49_Y10_N2; Fanout = 1; COMB Node = '\build_rstn:temp~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 5.977 ns; Loc. = LCFF_X49_Y10_N3; Fanout = 1; REG Node = '\build_rstn:temp'
        Info: Total cell delay = 1.138 ns ( 19.04 % )
        Info: Total interconnect delay = 4.839 ns ( 80.96 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk27M" to destination register is 2.830 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk27M'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G8; Fanout = 215; COMB Node = 'clk27M~clkctrl'
        Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.830 ns; Loc. = LCFF_X49_Y10_N3; Fanout = 1; REG Node = '\build_rstn:temp'
        Info: Total cell delay = 1.608 ns ( 56.82 % )
        Info: Total interconnect delay = 1.222 ns ( 43.18 % )
Info: tco from clock "clk27M" to destination pin "red[0]" through memory "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0" is 13.835 ns
    Info: + Offset between input clock "clk27M" and output clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is -2.443 ns
    Info: + Longest clock path from clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to source memory is 2.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.914 ns) + CELL(0.747 ns) = 2.579 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0'
        Info: Total cell delay = 0.747 ns ( 28.96 % )
        Info: Total interconnect delay = 1.832 ns ( 71.04 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 13.465 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8'
        Info: 3: + IC(2.785 ns) + CELL(0.319 ns) = 6.481 ns; Loc. = LCCOMB_X40_Y18_N8; Fanout = 1; COMB Node = 'vgacon:vga_controller|red[0]~0'
        Info: 4: + IC(0.295 ns) + CELL(0.322 ns) = 7.098 ns; Loc. = LCCOMB_X40_Y18_N20; Fanout = 4; COMB Node = 'vgacon:vga_controller|red[0]~2'
        Info: 5: + IC(3.381 ns) + CELL(2.986 ns) = 13.465 ns; Loc. = PIN_D9; Fanout = 0; PIN Node = 'red[0]'
        Info: Total cell delay = 7.004 ns ( 52.02 % )
        Info: Total interconnect delay = 6.461 ns ( 47.98 % )
Info: th for register "\build_rstn:temp" (data pin = "reset_button", clock pin = "clk27M") is -2.861 ns
    Info: + Longest clock path from clock "clk27M" to destination register is 2.830 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk27M'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G8; Fanout = 215; COMB Node = 'clk27M~clkctrl'
        Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.830 ns; Loc. = LCFF_X49_Y10_N3; Fanout = 1; REG Node = '\build_rstn:temp'
        Info: Total cell delay = 1.608 ns ( 56.82 % )
        Info: Total interconnect delay = 1.222 ns ( 43.18 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 5.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; PIN Node = 'reset_button'
        Info: 2: + IC(4.839 ns) + CELL(0.178 ns) = 5.881 ns; Loc. = LCCOMB_X49_Y10_N2; Fanout = 1; COMB Node = '\build_rstn:temp~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 5.977 ns; Loc. = LCFF_X49_Y10_N3; Fanout = 1; REG Node = '\build_rstn:temp'
        Info: Total cell delay = 1.138 ns ( 19.04 % )
        Info: Total interconnect delay = 4.839 ns ( 80.96 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 138 megabytes
    Info: Processing ended: Wed May 19 18:20:23 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


