#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-fgp' '-full64' '-sverilog' '/home/AS20233757/AS501_assignment/sim/tb/core_tb_10.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/core_package.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/d_flip_flop.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/mux2to1.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/mux3to1.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/mux4to1.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/mux5to1.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/counter.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/memory/memory_top.sv' '/technology/SAED32/lib/sram/verilog/saed32sram.v' '/home/AS20233757/AS501_assignment/sim/../rtl/cache/submodule/cache_sram.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/cache/instr_cache.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/scalar_core/alu.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/scalar_core/csr.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/scalar_core/decoder.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/scalar_core/regfile.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/scalar_core/scalar_core.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/cpu_top.sv' '-timescale=1ns/1ps' '+incdir+/tools/Synopsys/dc/V-2023.12-SP1/dw/sim_ver' '+define+SIM' '-debug_access+all' '-kdb' '-l' 'vcs.log'  -static_dbgen_only -daidir=$1 2>&1
