/*
 * hello.c
 *
 *  Created on: 7 mai 2012
 *      Author: mpbraend
 */

#include "stdio.h"
#include "system.h"
#include "math.h"
#ifndef NULL
#define NULL   ((void *) 0)
#endif

#include <string.h> //da segare???
#include "altera_avalon_pio_regs.h"
#include <unistd.h>
#include "altera_avalon_performance_counter.h"
#include "altera_avalon_dma.h"
#include "fx2.h" // da segare
#include <sys/alt_dma.h>
#define ACK 0xAA55
#define FLUSH_COMM 0x0101
#define CLASS_CMD 0xA1A1
void recv_short(alt_u16* buffer, alt_u16 len)
{
	alt_u16 i = 0;
	while(IORD_16DIRECT(USBFIFOCTRL_0_BASE,0x0002)& 0x0001);
	IOWR_16DIRECT(USBFIFOCTRL_0_BASE,0x0006,0x0002);
	for (i = 0; i<len;i++)
	{
		IOWR_16DIRECT(USBFIFOCTRL_0_BASE,0x0004,(unsigned int) 0x0002);
		while(IORD_16DIRECT(USBFIFOCTRL_0_BASE,0x0002)& 0x0001);
		buffer[i] = IORD_16DIRECT(USBFIFOCTRL_0_BASE,0x0000);
	}
}
void send_short(alt_u16* buffer, alt_u16 len)
{
	alt_u16 i = 0;
	for(i = 0; i < len-1; i++)
	{
		IOWR_16DIRECT(USBFIFOCTRL_0_BASE,0x0006,0x0003);
		while(IORD_16DIRECT(USBFIFOCTRL_0_BASE,0x0002)& 0x0001);
		IOWR_16DIRECT(USBFIFOCTRL_0_BASE,0x0000,(unsigned int) buffer[i]);
		IOWR_16DIRECT(USBFIFOCTRL_0_BASE,0x0004,(unsigned int) 0x0001);
	}
	IOWR_16DIRECT(USBFIFOCTRL_0_BASE,0x0006,0x0003);
	while(IORD_16DIRECT(USBFIFOCTRL_0_BASE,0x0002)& 0x0001);
	IOWR_16DIRECT(USBFIFOCTRL_0_BASE,0x0000,(unsigned int) buffer[len-1]);
	IOWR_16DIRECT(USBFIFOCTRL_0_BASE,0x0004,(unsigned int) 0x0005);
	return;
}

static volatile int txrx_done = 0;
static void txrxDone(void * handle, void * data)
{
    txrx_done = 1;
}
int main()
{
	alt_u16 command[256];
	alt_u16 ack_cmd[2];
	alt_u32 tr_size;
	alt_u8 q_size;
	alt_u32 n_packet;
	alt_u32 tr_val;
	alt_u64 addr = 0; //verificare dimensione
	alt_u64 q_addr = 0x0090; //0xccc49
	alt_u32 q_val;
	alt_u32 i = 0;
	alt_u8 k_val;
	alt_u16 n_dim;
	alt_u64 count = 0;
	alt_dma_txchan txchan;
    alt_dma_rxchan rxchan;
    alt_u32 memloctr = 0;
    int empty0 = 0;
	int empty1 = 0;
	int endmem0 = 0;
	int endmem1 = 0;
	unsigned char ledvalue = 1;
    void* tx_data; /* pointer to data to send */
    void* rx_buffer; /* pointer to rx buffer */
	while(1)
	{
		command[0] = 0;
		recv_short(command, 5);
		//send back the ACK
		ack_cmd[0] = ACK;
		ack_cmd[1] = ACK;
		send_short(ack_cmd, 2);
		if(command[0] == FLUSH_COMM)
		{
			tr_size = 0;
			tr_size = command[1];
			tr_size = tr_size<<16;
			tr_size = tr_size | command[2];
			n_packet = 0;
			n_packet = command[3];
			n_packet = n_packet<<16;
			n_packet = n_packet | command[4];
			for(i = 0; i < n_packet;i++)
			{
				recv_short(command, 256);
				send_short(command, 256);
			}
			addr = 0;
			for(i = 0;i < tr_size; i++)
			{
				 tr_val = 0;
				 tr_val = command[2+2*i];
				 tr_val = tr_val<<16;
				 tr_val = tr_val | command[3+2*i];
				 IOWR_32DIRECT(SDRAM_CONTROLLER_BASE,addr,tr_val);
				 addr = addr + 0x04;
			}
		}
		else if(command[0] == CLASS_CMD)
		{
			q_size = 0;
			q_size = command[1];
			q_size = q_size<<16;
			q_size = q_size | command[2];
			n_dim = 0;
			n_dim = command[3];
			k_val = command[4];
			for(i = 0; i < 1;i++)
			{
				recv_short(command, 256);
				send_short(command, 256);
			}
			q_addr = 0x0090;
			for(i = 0;i < q_size; i++)
			{
				q_val = 0;
				q_val = command[2*i];
				q_val = q_val<<16;
				q_val = q_val | command[1+2*i];
				IOWR_32DIRECT(SDRAM_CONTROLLER_BASE, q_addr, q_val);
				q_addr = q_addr + 0x04;
			}
		//}
	//}

    // set the number of dimension MAX = 256 in that case 5

	IOWR_32DIRECT(BASEQADDR_0_BASE,0x00,0x00000200);

    IOWR_32DIRECT(NDIMREG_BASE,0x00,n_dim);
    // number of training val in each mem
    IOWR_32DIRECT(NTRREG_0_BASE,0x00,3);
    IOWR_32DIRECT(NTRREG_1_BASE,0x00,3);
    // k val
    IOWR_32DIRECT(KVALREG_BASE,0x00,k_val);
	IOWR_32DIRECT(ENDTSETREG_0_BASE,0x00,0);
	IOWR_32DIRECT(ENDTSETREG_1_BASE,0x00,0);


    IOWR_32DIRECT(FULLREG_0_BASE,0x00,0x00000000);
    IOWR_32DIRECT(FULLREG_1_BASE,0x00,0x00000000);

    IOWR_32DIRECT(STARTCLREG_BASE, 0x00,0x00000000);

    PERF_RESET(PERFORMANCE_COUNTER_0_BASE);
    PERF_START_MEASURING(PERFORMANCE_COUNTER_0_BASE);
    PERF_BEGIN(PERFORMANCE_COUNTER_0_BASE,1);
	IOWR_32DIRECT(STARTCLREG_BASE, 0x00,0x00000001);



	//printf("Hello\n");
	//int k = 0;
	//initialize the SDRAM


	txchan = alt_dma_txchan_open("/dev/dma");
	rxchan = alt_dma_rxchan_open("/dev/dma");
	alt_dma_txchan_ioctl(txchan, ALT_DMA_SET_MODE_32, NULL);
	alt_dma_rxchan_ioctl(rxchan, ALT_DMA_SET_MODE_32, NULL);
	txrx_done = 0;
	tx_data = (void*)(SDRAM_CONTROLLER_BASE+0x0090); /* pointer to data to send */
	rx_buffer = (void*)(DMA_WRITE_MASTER_CACHE_0_BASE+0x0200);//CUSTOM_RAM_0_BASE
	//printf("Write Q0\n");
	alt_dma_txchan_send (txchan,tx_data,0x0008,NULL,NULL);
	alt_dma_rxchan_prepare (rxchan,rx_buffer,0x0008, txrxDone,NULL);
	while (txrx_done==0);
	alt_dma_txchan_close(txchan);
	alt_dma_rxchan_close(rxchan);


	txchan = alt_dma_txchan_open("/dev/dma");
	rxchan = alt_dma_rxchan_open("/dev/dma");
	alt_dma_txchan_ioctl(txchan, ALT_DMA_SET_MODE_32, NULL);
	alt_dma_rxchan_ioctl(rxchan, ALT_DMA_SET_MODE_32, NULL);
	txrx_done = 0;
	tx_data = (void*)(SDRAM_CONTROLLER_BASE+0x0090); /* pointer to data to send */
	rx_buffer = (void*)(DMA_WRITE_MASTER_CACHE_1_BASE+0x0200);//CUSTOM_RAM_0_BASE
	//printf("Write Q1\n");
	alt_dma_txchan_send (txchan,tx_data,0x0008,NULL,NULL);
	alt_dma_rxchan_prepare (rxchan,rx_buffer,0x0008, txrxDone,NULL);
	while (!txrx_done);
	alt_dma_txchan_close(txchan);
	alt_dma_rxchan_close(rxchan);



	IOWR_ALTERA_AVALON_PIO_DATA(PIO_0_BASE, ledvalue);
	ledvalue++;

			 endmem0 = 0;
			 endmem1 = 0;
		IOWR_32DIRECT(STARTCLREG_BASE,0x00,1); //modificato qui
		usleep(200); //da provare a togliere
	   	//fill cache 0
		empty0 = IORD_32DIRECT(EMPTYREG_0_BASE,0x00);
		empty1 = IORD_32DIRECT(EMPTYREG_1_BASE,0x00);
		if(empty0) // && !endmem0
		{
			IOWR_32DIRECT(FULLREG_0_BASE,0x00,0x00000000);
			IOWR_32DIRECT(NTRREG_0_BASE, 0x00,0x00000003);
			IOWR_32DIRECT(ENDTSETREG_0_BASE,0x00,0); //era 1
			txchan = alt_dma_txchan_open("/dev/dma");
			rxchan = alt_dma_rxchan_open("/dev/dma");
			alt_dma_txchan_ioctl(txchan, ALT_DMA_SET_MODE_32, NULL);
			alt_dma_rxchan_ioctl(rxchan, ALT_DMA_SET_MODE_32, NULL);
			txrx_done = 0;
			tx_data = (void*)(SDRAM_CONTROLLER_BASE); /* pointer to data to send */
			rx_buffer = (void*)(DMA_WRITE_MASTER_CACHE_0_BASE);//CUSTOM_RAM_0_BASE
			alt_dma_txchan_send (txchan,tx_data,0x0024,NULL,NULL);
			alt_dma_rxchan_prepare (rxchan,rx_buffer,0x0024, txrxDone,NULL);
			while (!txrx_done);
			alt_dma_txchan_close(txchan);
			alt_dma_rxchan_close(rxchan);
			IOWR_32DIRECT(FULLREG_0_BASE,0x00,0x00000001);
		}
		empty0 = IORD_32DIRECT(EMPTYREG_0_BASE,0x00);
		empty1 = IORD_32DIRECT(EMPTYREG_1_BASE,0x00);
		if(empty1) // && !endmem0
		{
			//fill cache 1
			IOWR_32DIRECT(FULLREG_1_BASE,0x00,0x00000000);
			IOWR_32DIRECT(NTRREG_1_BASE, 0x00,0x00000003);
			IOWR_32DIRECT(ENDTSETREG_1_BASE,0x00,0);//provare a metterli vicino al full
			txchan = alt_dma_txchan_open("/dev/dma");
			rxchan = alt_dma_rxchan_open("/dev/dma");
			alt_dma_txchan_ioctl(txchan, ALT_DMA_SET_MODE_32, NULL);
			alt_dma_rxchan_ioctl(rxchan, ALT_DMA_SET_MODE_32, NULL);
			txrx_done = 0;
			tx_data = (void*)(SDRAM_CONTROLLER_BASE+0x0024); /* pointer to data to send */
			rx_buffer = (void*)(DMA_WRITE_MASTER_CACHE_1_BASE);//CUSTOM_RAM_0_BASE
			alt_dma_txchan_send (txchan,tx_data,0x0024,NULL,NULL);
			alt_dma_rxchan_prepare (rxchan,rx_buffer,0x0024, txrxDone,NULL);
			// stop the flag
			while (!txrx_done);
			alt_dma_txchan_close(txchan);
			alt_dma_rxchan_close(rxchan);
			IOWR_32DIRECT(FULLREG_1_BASE,0x00,0x00000001);
		}
		empty0 = 0;
		empty1 = 0;
		while((endmem0==0 || endmem1==0))
		{
			if((empty0!=0 && endmem0==0)) //
			{

				endmem0 = 1;
				IOWR_32DIRECT(NTRREG_0_BASE, 0x00,0x00000003);
				IOWR_32DIRECT(ENDTSETREG_0_BASE,0x00,1);
				txchan = alt_dma_txchan_open("/dev/dma");
				rxchan = alt_dma_rxchan_open("/dev/dma");
				alt_dma_txchan_ioctl(txchan, ALT_DMA_SET_MODE_32, NULL);
				alt_dma_rxchan_ioctl(rxchan, ALT_DMA_SET_MODE_32, NULL);
				txrx_done = 0;
				tx_data = (void*)(SDRAM_CONTROLLER_BASE+0x0048); /* pointer to data to send */
				rx_buffer = (void*)(DMA_WRITE_MASTER_CACHE_0_BASE);//CUSTOM_RAM_0_BASE
				alt_dma_txchan_send (txchan,tx_data,0x0024,NULL,NULL);
				alt_dma_rxchan_prepare (rxchan,rx_buffer,0x0024, txrxDone,NULL);
				IOWR_32DIRECT(FULLREG_0_BASE,0x00,0x00000000);
				while (!txrx_done);
				alt_dma_txchan_close(txchan);
				alt_dma_rxchan_close(rxchan);
				IOWR_32DIRECT(FULLREG_0_BASE,0x00,1);
			}

			if((empty1!=0 && endmem1==0)) // && 0
			{
				endmem1 = 1;
				IOWR_32DIRECT(FULLREG_1_BASE,0x00,0x00000000);
				IOWR_32DIRECT(NTRREG_1_BASE, 0x00,0x00000003);
				IOWR_32DIRECT(ENDTSETREG_1_BASE,0x00,1);//provare a metterli vicino al full
				txchan = alt_dma_txchan_open("/dev/dma");
				rxchan = alt_dma_rxchan_open("/dev/dma");
				alt_dma_txchan_ioctl(txchan, ALT_DMA_SET_MODE_32, NULL);
				alt_dma_rxchan_ioctl(rxchan, ALT_DMA_SET_MODE_32, NULL);
				txrx_done = 0;
				tx_data = (void*)(SDRAM_CONTROLLER_BASE+0x006C); /* pointer to data to send */
				rx_buffer = (void*)(DMA_WRITE_MASTER_CACHE_1_BASE);//CUSTOM_RAM_0_BASE
				alt_dma_txchan_send (txchan,tx_data,0x0024,NULL,NULL);
				alt_dma_rxchan_prepare (rxchan,rx_buffer,0x0024, txrxDone,NULL);
				while (!txrx_done);
				alt_dma_txchan_close(txchan);
				alt_dma_rxchan_close(rxchan);
				IOWR_32DIRECT(FULLREG_1_BASE,0x00,1);

			}
			empty0 = IORD_32DIRECT(EMPTYREG_0_BASE,0x00);
			empty1 = IORD_32DIRECT(EMPTYREG_1_BASE,0x00);
		}
		int end_class = 0;
		while (!end_class)
		{
			end_class = IORD_32DIRECT(ENDCLASSREG_0_BASE,0x00);
			IOWR_32DIRECT(FULLREG_1_BASE,0x00,0x00000001);
			IOWR_32DIRECT(FULLREG_0_BASE,0x00,1);
		}
		PERF_END(PERFORMANCE_COUNTER_0_BASE,1);
		int class =  IORD_32DIRECT(CLOUTREG_0_BASE,0x00);
		int vote =  IORD_32DIRECT(NVOTREG_0_BASE,0x00);
		count = perf_get_section_time(PERFORMANCE_COUNTER_0_BASE,1);
		command[0] = class;
		command[1] = vote;
		command[2] = count;
		count = count>>16;
		command[3] = count;
		count = count>>16;
		command[4] = count;
		count = count>>16;
		command[5] = count;
		command[6] = ceil(3/2);
		send_short(command, 7);

	}
}
	return 0;
}
