
---------- Begin Simulation Statistics ----------
final_tick                                84609571250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     74                       # Simulator instruction rate (inst/s)
host_mem_usage                               10181012                       # Number of bytes of host memory used
host_op_rate                                       77                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22933.38                       # Real time elapsed on the host
host_tick_rate                                3568561                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1701132                       # Number of instructions simulated
sim_ops                                       1771384                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081839                       # Number of seconds simulated
sim_ticks                                 81839146875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.206420                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   30209                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                41837                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                461                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4725                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             38433                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5054                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6647                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1593                       # Number of indirect misses.
system.cpu.branchPred.lookups                   71298                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12078                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1329                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      368765                       # Number of instructions committed
system.cpu.committedOps                        411555                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.028181                       # CPI: cycles per instruction
system.cpu.discardedOps                         13196                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             229948                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             95966                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            44268                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          948945                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.248251                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      440                       # number of quiesce instructions executed
system.cpu.numCycles                          1485452                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       440                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  247398     60.11%     60.11% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1196      0.29%     60.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                  98458     23.92%     84.33% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 64503     15.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   411555                       # Class of committed instruction
system.cpu.quiesceCycles                    129457183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          536507                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4414                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               71742                       # Transaction distribution
system.membus.trans_dist::ReadResp              73824                       # Transaction distribution
system.membus.trans_dist::WriteReq             101243                       # Transaction distribution
system.membus.trans_dist::WriteResp            101243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          371                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1751                       # Transaction distribution
system.membus.trans_dist::ReadExReq               198                       # Transaction distribution
system.membus.trans_dist::ReadExResp              198                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           524                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         4532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       335422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       335422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 352660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       100224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       100224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        67904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12062                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        86322                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10730668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10730668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10917214                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            176224                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000675                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025977                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  176105     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     119      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              176224                       # Request fanout histogram
system.membus.reqLayer6.occupancy           584238520                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10616500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4446234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2101875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9927370                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          504060155                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            7908000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4003952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1000988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5004940                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1000988                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4003952                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5004940                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5004940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5004940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10009880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       454656                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       454656                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       408200                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       408198                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2646                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8386                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       344496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       516528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       266240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       749580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1052684                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1725710                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1914                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12062                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5510256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8262768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11993112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16842776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       157732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       157732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     27487178                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2338631750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1966599                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1081                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2067028314                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1779078000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12011855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7207113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5405335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7207113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31831417                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7207113                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5405335                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12612448                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12011855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7207113                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12612448                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12612448                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44443865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       157732                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       600100                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4937                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447305                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5405335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12612448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18017783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5405335                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1927342                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7332677                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5405335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18017783                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1927342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25350460                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        71203                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        71195                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        96512                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        96512                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        86232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       223244                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4954                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       335422                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2757744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7143448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       157732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10730668                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       231145                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       231145    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       231145                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    643233895                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    452382000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    165205896                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      4259840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    171038600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3868176                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3937392                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7805568                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     41301474                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       133120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     41483746                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       967044                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       123096                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1090140                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2018665911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19218969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     52051373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2089936253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47265595                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48111352                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95376947                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2065931507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67330321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     52051373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2185313201                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9502744                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     15532056                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5701632                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8060952                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     13762584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2375686                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2564102                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1425408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       251910                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1677318                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     21621340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    116114896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     48047422                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4003952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    189787609                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     69668761                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     98497508                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    168166269                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     21621340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    185783657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    146544929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4003952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    357953878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       100224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       102272                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       100224                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       100224                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1566                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           32                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1598                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1224646                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        25025                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1249671                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1224646                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1224646                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1224646                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        25025                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1249671                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1184880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       157924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          44160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4598252                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3932160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6200512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        18540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               71888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          371                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        61440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              96883                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14478157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     39239021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1929688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            539595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              56186461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         290130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19218969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     48047422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7207113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1000988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75764622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         290130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     33697125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     87286443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7207113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1000988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1929688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           539595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            131951082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     43116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    111622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003439210250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          968                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          968                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              143417                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101642                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       71893                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      96883                       # Number of write requests accepted
system.mem_ctrls.readBursts                     71893                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    96883                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6042                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3629270040                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  359455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5516408790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50482.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.93                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                76731.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       947                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66579                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   89981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 71878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                96883                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   40583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3156                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    883.902790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   760.721369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.641907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          636      5.20%      5.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          420      3.44%      8.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          274      2.24%     10.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          243      1.99%     12.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          524      4.29%     17.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          186      1.52%     18.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          186      1.52%     20.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          212      1.73%     21.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9540     78.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12221                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.287190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    323.802087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            909     93.90%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.72%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.21%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            4      0.41%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.21%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           27      2.79%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           17      1.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           968                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     100.092975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     28.965699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    262.485754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            812     83.88%     83.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            45      4.65%     88.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      1.34%     89.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.10%     89.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.21%     90.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           17      1.76%     91.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.72%     92.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.10%     92.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.21%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           68      7.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           968                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4601024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6200960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4598572                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6200512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        56.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     56.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81839265500                       # Total gap between requests
system.mem_ctrls.avgGap                     484898.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1184880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3211288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       158180                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        44096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25728                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3930624                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14478156.789803411812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 39239020.965173028409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1932815.847183768637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 538813.045880740043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 314372.778583537729                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19218968.672808516771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 48028653.157926745713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7207113.252303193323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1000987.951708776876                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        18540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          371                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        61440                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1540504835                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3640419835                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    304817740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30666380                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7964645125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 170856258070                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 962117319695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 184229238500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   5849590705                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     83090.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     72544.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    122860.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44444.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21468046.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6952158.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  15659461.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  19990151.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4569992.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6032614.050000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4209601.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           130804500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       134652877.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     783485123.400195                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     163288094.850007                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1437177124.499944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2659649935.499792                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         32.498505                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75388989085                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4427220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2025268165                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 880                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           440                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     183888446.590909                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    461359821.233272                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          440    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       197500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545320375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             440                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      3698654750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  80910916500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       140581                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           140581                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       140581                       # number of overall hits
system.cpu.icache.overall_hits::total          140581                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1566                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1566                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1566                       # number of overall misses
system.cpu.icache.overall_misses::total          1566                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68038750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68038750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68038750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68038750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       142147                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       142147                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       142147                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       142147                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43447.477650                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43447.477650                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43447.477650                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43447.477650                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1566                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1566                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1566                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1566                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65600125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65600125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65600125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65600125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41890.245849                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41890.245849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41890.245849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41890.245849                       # average overall mshr miss latency
system.cpu.icache.replacements                   1400                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       140581                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          140581                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1566                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1566                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68038750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68038750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       142147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       142147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43447.477650                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43447.477650                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65600125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65600125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41890.245849                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41890.245849                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           368.291103                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               18915                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1400                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.510714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   368.291103                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.719319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.719319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            285860                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           285860                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       159603                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           159603                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       159603                       # number of overall hits
system.cpu.dcache.overall_hits::total          159603                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            877                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          877                       # number of overall misses
system.cpu.dcache.overall_misses::total           877                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     66975625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     66975625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     66975625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     66975625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       160480                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       160480                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       160480                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       160480                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005465                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005465                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005465                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005465                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76369.013683                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76369.013683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76369.013683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76369.013683                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          371                       # number of writebacks
system.cpu.dcache.writebacks::total               371                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          155                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          722                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          722                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          722                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          722                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5270                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5270                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     54659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     54659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     54659000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     54659000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11718000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11718000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004499                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004499                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75704.986150                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75704.986150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75704.986150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75704.986150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2223.529412                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2223.529412                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    722                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       100207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          100207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     41473750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     41473750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       100736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       100736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78400.283554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78400.283554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          539                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          539                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     40520000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40520000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11718000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11718000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77328.244275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77328.244275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.259740                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.259740                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        59396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25501875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25501875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        59744                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        59744                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005825                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005825                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73281.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73281.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4731                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4731                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14139000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14139000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71409.090909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71409.090909                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9052                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               722                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.537396                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            642642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           642642                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84609571250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                84610469375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     74                       # Simulator instruction rate (inst/s)
host_mem_usage                               10181012                       # Number of bytes of host memory used
host_op_rate                                       77                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22933.59                       # Real time elapsed on the host
host_tick_rate                                3568567                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1702110                       # Number of instructions simulated
sim_ops                                       1772588                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081840                       # Number of seconds simulated
sim_ticks                                 81840045000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.111649                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   30253                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                41953                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                461                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4741                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             38470                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5054                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6647                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1593                       # Number of indirect misses.
system.cpu.branchPred.lookups                   71483                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12125                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1329                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      369743                       # Number of instructions committed
system.cpu.committedOps                        412759                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.021412                       # CPI: cycles per instruction
system.cpu.discardedOps                         13241                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             230621                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             96274                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            44363                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          949179                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.248669                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      440                       # number of quiesce instructions executed
system.cpu.numCycles                          1486889                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       440                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  248097     60.11%     60.11% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1196      0.29%     60.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                  98736     23.92%     84.32% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 64729     15.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   412759                       # Class of committed instruction
system.cpu.quiesceCycles                    129457183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          537710                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2142                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4417                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               71814                       # Transaction distribution
system.membus.trans_dist::ReadResp              73898                       # Transaction distribution
system.membus.trans_dist::WriteReq             101243                       # Transaction distribution
system.membus.trans_dist::WriteResp            101243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          372                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1751                       # Transaction distribution
system.membus.trans_dist::ReadExReq               198                       # Transaction distribution
system.membus.trans_dist::ReadExResp              198                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1567                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           525                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         4534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       335566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       335566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 352809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       100288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       100288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        68032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12062                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        86450                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10735276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10735276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10922014                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            176298                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000675                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025972                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  176179     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     119      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              176298                       # Request fanout histogram
system.membus.reqLayer6.occupancy           584317270                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10616500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4448109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2101875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9932405                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          504450355                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            7913000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4003908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1000977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5004885                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1000977                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4003908                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5004885                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5004885                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5004885                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10009770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       454656                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       454656                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       408344                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       408343                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2646                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8386                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       344496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       516528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       266240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       749580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1052684                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10161                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10161                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1725999                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1914                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12062                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5510256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8262768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11993112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16842776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       162340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       162340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     27491786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2339135750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1966888                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1081                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2067460314                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1779223000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12011724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7207034                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5405276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7207034                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31831068                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7207034                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5405276                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12612310                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12011724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7207034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12612310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12612310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44443377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       162340                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       604708                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5081                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447449                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5405276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12612310                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18017585                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5405276                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1983625                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7388901                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5405276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18017585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1983625                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25406487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        71275                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        71267                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        96512                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        96512                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        86232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       223244                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5098                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       335566                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2757744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7143448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       162340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10735276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       231217                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       231217    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       231217                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    643305895                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    452742000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    165207784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1572864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      4259840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    171040488                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3868212                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3937392                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7805604                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     41301946                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       133120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     41484218                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       967053                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       123096                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1090149                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2018666827                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19218758                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     52050802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2089936387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47265517                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48110824                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95376341                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2065932344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67329582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     52050802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2185312728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9502744                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     15532056                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5701632                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8060952                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     13762584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2375686                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2564102                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1425408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       251910                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1677318                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     21621102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    116113621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     48046894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4003908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    189785526                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     69667997                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     98496427                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    168164424                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     21621102                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    185781618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    146543321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4003908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    357949950                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       100288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       102336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       100288                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       100288                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1567                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           32                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1599                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1225415                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        25024                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1250439                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1225415                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1225415                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1225415                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        25024                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1250439                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1184880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       162532                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          44224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4602924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3932160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6200576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        18540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               71961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          372                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        61440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              96884                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14477998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     39238590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1985972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            540371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              56242931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         290909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19218758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     48046894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7207034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1000977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75764572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         290909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     33696756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     87285485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7207034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1000977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1985972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           540371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            132007503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     43116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    111622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003439210250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          968                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          968                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              143538                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101642                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       71966                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      96884                       # Number of write requests accepted
system.mem_ctrls.readBursts                     71966                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    96884                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6042                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3632159875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  359825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5521241125                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50471.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                76721.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       947                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66646                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   89981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 71951                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                96884                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   40639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3156                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    883.829216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   760.580301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.717147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          637      5.21%      5.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          420      3.44%      8.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          274      2.24%     10.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          244      2.00%     12.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          524      4.29%     17.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          186      1.52%     18.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          186      1.52%     20.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          212      1.73%     21.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9543     78.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12226                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.287190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    323.802087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            909     93.90%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.72%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.21%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            4      0.41%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.21%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           27      2.79%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           17      1.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           968                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     100.092975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     28.965699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    262.485754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            812     83.88%     83.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            45      4.65%     88.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      1.34%     89.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.10%     89.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.21%     90.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           17      1.76%     91.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.72%     92.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.10%     92.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.21%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           68      7.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           968                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4605760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6200960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4603244                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6200576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        56.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     56.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81840162500                       # Total gap between requests
system.mem_ctrls.avgGap                     484691.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1184880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3211288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       162852                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        44160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25728                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3930624                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14477997.904326666147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 39238590.350237466395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1989881.603804103564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 539589.146120337537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 314369.328609240125                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19218757.760946977884                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 48028126.084241524339                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7207034.160355117172                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1000976.966715988470                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        18540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2553                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          372                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        61440                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1540504835                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3640419835                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    309574110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30742345                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7964645125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 170856258070                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 962117319695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 184229238500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   5849590705                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     83090.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     72544.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    121258.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44489.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21410336.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6952158.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  15659461.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  19990151.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4569992.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6036561.450000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4210978.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        130939087.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       134652877.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     783485123.400195                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     163312388.062507                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1437177124.499944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2659814141.212292                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         32.500155                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75388989085                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4427220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2026166290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 880                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           440                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     183888446.590909                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    461359821.233272                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          440    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       197500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545320375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             440                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      3699552875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  80910916500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       140898                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           140898                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       140898                       # number of overall hits
system.cpu.icache.overall_hits::total          140898                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1567                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1567                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1567                       # number of overall misses
system.cpu.icache.overall_misses::total          1567                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68082500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68082500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68082500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68082500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       142465                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       142465                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       142465                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       142465                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010999                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010999                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010999                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010999                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43447.670708                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43447.670708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43447.670708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43447.670708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1567                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1567                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1567                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1567                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65642250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65642250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65642250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65642250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010999                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010999                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010999                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010999                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41890.395660                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41890.395660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41890.395660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41890.395660                       # average overall mshr miss latency
system.cpu.icache.replacements                   1400                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       140898                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          140898                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1567                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1567                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68082500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68082500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       142465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       142465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43447.670708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43447.670708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1567                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1567                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65642250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65642250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41890.395660                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41890.395660                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           368.291143                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              776815                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1772                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            438.383183                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   368.291143                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.719319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.719319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            286497                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           286497                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       160122                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           160122                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       160122                       # number of overall hits
system.cpu.dcache.overall_hits::total          160122                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          878                       # number of overall misses
system.cpu.dcache.overall_misses::total           878                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     67084375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     67084375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     67084375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     67084375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       161000                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       161000                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       161000                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       161000                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005453                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005453                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005453                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005453                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76405.894077                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76405.894077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76405.894077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76405.894077                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          372                       # number of writebacks
system.cpu.dcache.writebacks::total               372                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          155                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          723                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          723                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5270                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5270                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     54766375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     54766375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     54766375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     54766375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11718000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11718000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004491                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004491                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004491                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004491                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75748.789765                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75748.789765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75748.789765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75748.789765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2223.529412                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2223.529412                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    723                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       100500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          100500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     41582500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     41582500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       101030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       101030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78457.547170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78457.547170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          525                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          525                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          539                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          539                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     40627375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40627375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11718000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11718000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77385.476190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77385.476190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.259740                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.259740                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        59622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25501875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25501875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        59970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        59970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73281.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73281.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4731                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4731                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14139000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14139000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71409.090909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71409.090909                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              162574                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1235                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            131.638866                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            644723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           644723                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84610469375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
