// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_gray_src_4221_dout,
        img_gray_src_4221_empty_n,
        img_gray_src_4221_read,
        img_rgb_src_4219_dout,
        img_rgb_src_4219_empty_n,
        img_rgb_src_4219_read,
        img_gray_dst_4222_din,
        img_gray_dst_4222_full_n,
        img_gray_dst_4222_write,
        img_rgb_dst_4220_din,
        img_rgb_dst_4220_full_n,
        img_rgb_dst_4220_write,
        p_threshold
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_pp1_stage0 = 11'd16;
parameter    ap_ST_fsm_state7 = 11'd32;
parameter    ap_ST_fsm_state8 = 11'd64;
parameter    ap_ST_fsm_state9 = 11'd128;
parameter    ap_ST_fsm_state10 = 11'd256;
parameter    ap_ST_fsm_pp3_stage0 = 11'd512;
parameter    ap_ST_fsm_state18 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] img_gray_src_4221_dout;
input   img_gray_src_4221_empty_n;
output   img_gray_src_4221_read;
input  [23:0] img_rgb_src_4219_dout;
input   img_rgb_src_4219_empty_n;
output   img_rgb_src_4219_read;
output  [7:0] img_gray_dst_4222_din;
input   img_gray_dst_4222_full_n;
output   img_gray_dst_4222_write;
output  [23:0] img_rgb_dst_4220_din;
input   img_rgb_dst_4220_full_n;
output   img_rgb_dst_4220_write;
input  [7:0] p_threshold;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_gray_src_4221_read;
reg img_rgb_src_4219_read;
reg img_gray_dst_4222_write;
reg[23:0] img_rgb_dst_4220_din;
reg img_rgb_dst_4220_write;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    img_gray_src_4221_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] icmp_ln271_reg_3811;
reg   [0:0] and_ln277_reg_3833;
reg    img_rgb_src_4219_blk_n;
reg   [0:0] icmp_ln541_reg_3665;
reg    img_gray_dst_4222_blk_n;
reg    ap_enable_reg_pp3_iter6;
reg   [0:0] icmp_ln886_2_reg_3838;
reg   [0:0] icmp_ln886_2_reg_3838_pp3_iter5_reg;
reg    img_rgb_dst_4220_blk_n;
reg   [0:0] icmp_ln874_reg_3737;
reg   [10:0] empty_reg_572;
reg   [10:0] empty_32_reg_684;
reg   [10:0] empty_32_reg_684_pp3_iter1_reg;
wire    ap_block_state11_pp3_stage0_iter0;
reg    ap_predicate_op190_read_state12;
reg    ap_predicate_op214_read_state12;
reg    ap_block_state12_pp3_stage0_iter1;
wire    ap_block_state13_pp3_stage0_iter2;
wire    ap_block_state14_pp3_stage0_iter3;
wire    ap_block_state15_pp3_stage0_iter4;
wire    ap_block_state16_pp3_stage0_iter5;
reg    ap_predicate_op582_write_state17;
reg    ap_predicate_op585_write_state17;
reg    ap_block_state17_pp3_stage0_iter6;
reg    ap_block_pp3_stage0_11001;
reg   [7:0] src_buf_V_6_6_3_reg_696;
reg   [7:0] src_buf_V_6_3_reg_707;
reg   [7:0] src_buf_V_6_2_reg_718;
reg   [7:0] src_buf_V_5_6_3_reg_730;
reg   [7:0] src_buf_V_5_3_reg_741;
reg   [7:0] src_buf_V_5_2_reg_752;
reg   [7:0] src_buf_V_5_1_reg_763;
reg   [7:0] src_buf_V_4_6_3_reg_775;
reg   [7:0] src_buf_V_4_3_reg_786;
reg   [7:0] src_buf_V_4_2_reg_797;
reg   [7:0] src_buf_V_4_1_reg_808;
reg   [7:0] src_buf_V_4_0_reg_819;
reg   [7:0] src_buf_V_3_6_3_reg_831;
reg   [7:0] src_buf_V_3_3_reg_842;
reg   [7:0] src_buf_V_3_2_reg_853;
reg   [7:0] src_buf_V_3_1_reg_864;
reg   [7:0] src_buf_V_3_0_reg_875;
reg   [7:0] src_buf_V_2_6_3_reg_887;
reg   [7:0] src_buf_V_2_3_reg_898;
reg   [7:0] src_buf_V_2_2_reg_909;
reg   [7:0] src_buf_V_2_1_reg_920;
reg   [7:0] src_buf_V_2_0_reg_931;
reg   [7:0] src_buf_V_1_6_3_reg_943;
reg   [7:0] src_buf_V_1_3_reg_954;
reg   [7:0] src_buf_V_1_2_reg_965;
reg   [7:0] src_buf_V_1_1_reg_976;
reg   [7:0] src_buf_V_0_6_3_reg_988;
reg   [7:0] src_buf_V_0_3_reg_999;
reg   [7:0] src_buf_V_0_2_reg_1010;
reg   [7:0] src_buf_V_6_4_1_reg_1022;
reg   [7:0] src_buf_V_6_3_1_reg_1034;
reg   [7:0] src_buf_V_5_4_1_reg_1046;
reg   [7:0] src_buf_V_5_3_1_reg_1058;
reg   [7:0] src_buf_V_5_2_1_reg_1070;
reg   [7:0] src_buf_V_4_4_1_reg_1082;
reg   [7:0] src_buf_V_4_3_1_reg_1094;
reg   [7:0] src_buf_V_4_2_1_reg_1106;
reg   [7:0] src_buf_V_4_1_1_reg_1118;
reg   [7:0] src_buf_V_3_4_1_reg_1130;
reg   [7:0] src_buf_V_3_3_1_reg_1142;
reg   [7:0] src_buf_V_3_2_1_reg_1154;
reg   [7:0] src_buf_V_3_1_1_reg_1166;
reg   [7:0] src_buf_V_2_4_1_reg_1178;
reg   [7:0] src_buf_V_2_3_1_reg_1190;
reg   [7:0] src_buf_V_2_2_1_reg_1202;
reg   [7:0] src_buf_V_2_1_1_reg_1214;
reg   [7:0] src_buf_V_1_4_1_reg_1226;
reg   [7:0] src_buf_V_1_3_1_reg_1238;
reg   [7:0] src_buf_V_1_2_1_reg_1250;
reg   [7:0] src_buf_V_0_4_1_reg_1262;
reg   [7:0] src_buf_V_0_3_1_reg_1274;
reg   [7:0] src_buf_V_6_2_0_reg_1286;
reg   [7:0] src_buf_V_5_1_0_reg_1297;
reg   [7:0] src_buf_V_4_0_0_reg_1308;
reg   [7:0] src_buf_V_3_0_0_reg_1319;
reg   [7:0] src_buf_V_2_0_0_reg_1330;
reg   [7:0] src_buf_V_1_1_0_reg_1341;
reg   [7:0] src_buf_V_0_2_0_reg_1352;
reg   [7:0] src_buf_V_6_2_1_reg_1363;
reg   [7:0] src_buf_V_5_1_1_reg_1375;
reg   [7:0] src_buf_V_4_0_1_reg_1387;
reg   [7:0] src_buf_V_3_0_1_reg_1399;
reg   [7:0] src_buf_V_2_0_1_reg_1411;
reg   [7:0] src_buf_V_1_1_1_reg_1423;
reg   [7:0] src_buf_V_0_2_1_reg_1435;
reg   [12:0] row_ind_V_0_0_load_reg_3602;
wire    ap_CS_fsm_state2;
reg   [12:0] row_ind_V_1_0_load_reg_3607;
reg   [12:0] row_ind_V_2_0_load_reg_3612;
reg   [12:0] row_ind_V_3_0_load_reg_3617;
reg   [12:0] row_ind_V_4_0_load_reg_3623;
reg   [12:0] row_ind_V_5_0_load_reg_3628;
reg   [12:0] row_ind_V_6_0_load_reg_3633;
wire   [2:0] init_row_ind_fu_1474_p2;
wire   [63:0] zext_ln538_fu_1519_p1;
wire    ap_CS_fsm_state3;
wire   [63:0] wide_trip_count_fu_1522_p1;
reg   [63:0] wide_trip_count_reg_3652;
wire   [0:0] icmp_ln882_1_fu_1525_p2;
wire    ap_CS_fsm_state4;
wire   [2:0] trunc_ln324_fu_1530_p1;
reg   [2:0] trunc_ln324_reg_3661;
wire   [0:0] icmp_ln541_fu_1534_p2;
wire    ap_block_state5_pp1_stage0_iter0;
reg    ap_block_state6_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [10:0] add_ln695_fu_1540_p2;
reg   [10:0] add_ln695_reg_3669;
reg    ap_enable_reg_pp1_iter0;
wire   [63:0] add_ln537_fu_1558_p2;
wire    ap_CS_fsm_state7;
wire   [10:0] add_ln695_1_fu_1570_p2;
wire    ap_CS_fsm_state8;
wire   [8:0] zext_ln37_fu_1583_p1;
reg   [8:0] zext_ln37_reg_3693;
wire    ap_CS_fsm_state9;
wire   [8:0] sub_i_i30_fu_1586_p2;
reg   [8:0] sub_i_i30_reg_3713;
wire   [0:0] icmp_ln568_fu_1592_p2;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln874_fu_1598_p2;
wire   [0:0] cmp_i_i296_i_fu_1604_p2;
reg   [0:0] cmp_i_i296_i_reg_3741;
wire   [0:0] cmp_i_i285_i_fu_1610_p2;
reg   [0:0] cmp_i_i285_i_reg_3746;
wire   [2:0] empty_31_fu_1632_p1;
reg   [2:0] empty_31_reg_3751;
wire   [0:0] spec_select5220_fu_1652_p2;
reg   [0:0] spec_select5220_reg_3756;
wire   [0:0] spec_select5236_fu_1664_p2;
reg   [0:0] spec_select5236_reg_3761;
wire   [0:0] spec_select5252_fu_1676_p2;
reg   [0:0] spec_select5252_reg_3766;
wire   [0:0] cmp_i_i84_i_not_fu_1682_p2;
reg   [0:0] cmp_i_i84_i_not_reg_3771;
wire   [2:0] trunc_ln324_1_fu_1688_p1;
reg   [2:0] trunc_ln324_1_reg_3776;
wire   [2:0] trunc_ln324_2_fu_1692_p1;
reg   [2:0] trunc_ln324_2_reg_3781;
wire   [2:0] trunc_ln324_3_fu_1696_p1;
reg   [2:0] trunc_ln324_3_reg_3786;
wire   [2:0] trunc_ln324_4_fu_1700_p1;
reg   [2:0] trunc_ln324_4_reg_3791;
wire   [2:0] trunc_ln324_5_fu_1704_p1;
reg   [2:0] trunc_ln324_5_reg_3796;
wire   [2:0] trunc_ln324_6_fu_1708_p1;
reg   [2:0] trunc_ln324_6_reg_3801;
wire   [2:0] trunc_ln324_7_fu_1712_p1;
reg   [2:0] trunc_ln324_7_reg_3806;
wire   [0:0] icmp_ln271_fu_1716_p2;
reg   [0:0] icmp_ln271_reg_3811_pp3_iter1_reg;
reg   [0:0] icmp_ln271_reg_3811_pp3_iter2_reg;
reg   [0:0] icmp_ln271_reg_3811_pp3_iter3_reg;
reg   [0:0] icmp_ln271_reg_3811_pp3_iter4_reg;
reg   [0:0] icmp_ln271_reg_3811_pp3_iter5_reg;
wire   [10:0] add_ln695_3_fu_1722_p2;
reg   [10:0] add_ln695_3_reg_3815;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] icmp_ln882_2_fu_1728_p2;
reg   [0:0] icmp_ln882_2_reg_3820;
reg   [0:0] icmp_ln882_2_reg_3820_pp3_iter1_reg;
reg   [0:0] icmp_ln882_2_reg_3820_pp3_iter2_reg;
reg   [0:0] icmp_ln882_2_reg_3820_pp3_iter3_reg;
reg   [0:0] icmp_ln882_2_reg_3820_pp3_iter4_reg;
reg   [0:0] icmp_ln882_2_reg_3820_pp3_iter5_reg;
wire   [0:0] and_ln277_fu_1734_p2;
reg   [0:0] and_ln277_reg_3833_pp3_iter1_reg;
reg   [0:0] and_ln277_reg_3833_pp3_iter2_reg;
reg   [0:0] and_ln277_reg_3833_pp3_iter3_reg;
reg   [0:0] and_ln277_reg_3833_pp3_iter4_reg;
reg   [0:0] and_ln277_reg_3833_pp3_iter5_reg;
wire   [0:0] icmp_ln886_2_fu_1739_p2;
reg   [0:0] icmp_ln886_2_reg_3838_pp3_iter1_reg;
reg   [0:0] icmp_ln886_2_reg_3838_pp3_iter2_reg;
reg   [0:0] icmp_ln886_2_reg_3838_pp3_iter3_reg;
reg   [0:0] icmp_ln886_2_reg_3838_pp3_iter4_reg;
wire   [63:0] conv_i182_i_fu_1757_p1;
reg   [63:0] conv_i182_i_reg_3842;
reg   [63:0] conv_i182_i_reg_3842_pp3_iter3_reg;
reg   [63:0] conv_i182_i_reg_3842_pp3_iter4_reg;
wire   [0:0] icmp_ln886_fu_1768_p2;
reg   [0:0] icmp_ln886_reg_3883;
reg   [0:0] icmp_ln886_reg_3883_pp3_iter3_reg;
reg   [0:0] icmp_ln886_reg_3883_pp3_iter4_reg;
reg   [0:0] icmp_ln886_reg_3883_pp3_iter5_reg;
wire   [0:0] icmp_ln886_1_fu_1774_p2;
reg   [0:0] icmp_ln886_1_reg_3888;
reg   [0:0] icmp_ln886_1_reg_3888_pp3_iter3_reg;
reg   [0:0] icmp_ln886_1_reg_3888_pp3_iter4_reg;
reg   [0:0] icmp_ln886_1_reg_3888_pp3_iter5_reg;
wire   [0:0] cmp_i_i_i_fu_1780_p2;
reg   [0:0] cmp_i_i_i_reg_3893;
wire   [8:0] zext_ln1351_fu_2023_p1;
reg   [8:0] zext_ln1351_reg_3897;
wire   [0:0] or_ln163_fu_2135_p2;
reg   [0:0] or_ln163_reg_3908;
wire   [1:0] select_ln163_1_fu_2141_p3;
reg   [1:0] select_ln163_1_reg_3914;
wire   [0:0] or_ln170_fu_2167_p2;
reg   [0:0] or_ln170_reg_3919;
wire   [1:0] select_ln170_1_fu_2173_p3;
reg   [1:0] select_ln170_1_reg_3924;
wire   [0:0] icmp_ln193_fu_2405_p2;
reg   [0:0] icmp_ln193_reg_3929;
wire   [0:0] and_ln193_1_fu_2417_p2;
reg   [0:0] and_ln193_1_reg_3934;
reg   [0:0] and_ln193_1_reg_3934_pp3_iter4_reg;
wire   [0:0] and_ln193_2_fu_2429_p2;
reg   [0:0] and_ln193_2_reg_3941;
reg   [0:0] and_ln193_2_reg_3941_pp3_iter4_reg;
wire   [0:0] and_ln193_3_fu_2441_p2;
reg   [0:0] and_ln193_3_reg_3948;
reg   [0:0] and_ln193_3_reg_3948_pp3_iter4_reg;
reg   [0:0] and_ln193_3_reg_3948_pp3_iter5_reg;
wire   [0:0] and_ln193_4_fu_2453_p2;
reg   [0:0] and_ln193_4_reg_3955;
reg   [0:0] and_ln193_4_reg_3955_pp3_iter4_reg;
reg   [0:0] and_ln193_4_reg_3955_pp3_iter5_reg;
wire   [0:0] and_ln193_5_fu_2465_p2;
reg   [0:0] and_ln193_5_reg_3962;
reg   [0:0] and_ln193_5_reg_3962_pp3_iter4_reg;
reg   [0:0] and_ln193_5_reg_3962_pp3_iter5_reg;
wire   [0:0] and_ln193_6_fu_2477_p2;
reg   [0:0] and_ln193_6_reg_3969;
reg   [0:0] and_ln193_6_reg_3969_pp3_iter4_reg;
reg   [0:0] and_ln193_6_reg_3969_pp3_iter5_reg;
wire   [0:0] and_ln193_7_fu_2489_p2;
reg   [0:0] and_ln193_7_reg_3975;
reg   [0:0] and_ln193_7_reg_3975_pp3_iter4_reg;
reg   [0:0] and_ln193_7_reg_3975_pp3_iter5_reg;
wire   [7:0] src_buf_V_6_4_fu_2495_p3;
reg   [7:0] src_buf_V_6_4_reg_3982;
reg    ap_enable_reg_pp3_iter3;
wire   [7:0] src_buf_V_5_5_fu_2504_p3;
reg   [7:0] src_buf_V_5_5_reg_3988;
wire   [7:0] src_buf_V_4_5_fu_2514_p3;
reg   [7:0] src_buf_V_4_5_reg_3994;
wire   [7:0] src_buf_V_3_5_fu_2525_p3;
reg   [7:0] src_buf_V_3_5_reg_4000;
wire   [7:0] src_buf_V_2_5_fu_2536_p3;
reg   [7:0] src_buf_V_2_5_reg_4006;
wire   [7:0] src_buf_V_1_5_fu_2547_p3;
reg   [7:0] src_buf_V_1_5_reg_4012;
wire   [7:0] src_buf_V_0_5_fu_2557_p3;
reg   [7:0] src_buf_V_0_5_reg_4018;
wire   [0:0] and_ln193_fu_2853_p2;
reg   [0:0] and_ln193_reg_4024;
wire   [0:0] and_ln193_11_fu_3049_p2;
reg   [0:0] and_ln193_11_reg_4030;
wire   [0:0] icmp_ln195_4_fu_3055_p2;
reg   [0:0] icmp_ln195_4_reg_4035;
wire   [3:0] select_ln193_7_fu_3061_p3;
reg   [3:0] select_ln193_7_reg_4040;
wire   [0:0] and_ln193_12_fu_3075_p2;
reg   [0:0] and_ln193_12_reg_4045;
wire   [3:0] add_ln198_2_fu_3081_p2;
reg   [3:0] add_ln198_2_reg_4051;
wire   [0:0] and_ln193_13_fu_3093_p2;
reg   [0:0] and_ln193_13_reg_4056;
wire   [0:0] and_ln193_14_fu_3105_p2;
reg   [0:0] and_ln193_14_reg_4062;
wire   [0:0] and_ln193_15_fu_3116_p2;
reg   [0:0] and_ln193_15_reg_4068;
wire   [0:0] or_ln203_3_fu_3133_p2;
reg   [0:0] or_ln203_3_reg_4074;
wire   [0:0] icmp_ln195_12_fu_3313_p2;
reg   [0:0] icmp_ln195_12_reg_4079;
wire   [4:0] add_ln194_6_fu_3326_p2;
reg   [4:0] add_ln194_6_reg_4084;
wire   [4:0] add_ln198_6_fu_3332_p2;
reg   [4:0] add_ln198_6_reg_4089;
wire   [0:0] or_ln203_7_fu_3356_p2;
reg   [0:0] or_ln203_7_reg_4094;
wire   [0:0] or_ln203_10_fu_3373_p2;
reg   [0:0] or_ln203_10_reg_4099;
wire   [10:0] add_ln695_2_fu_3549_p2;
wire    ap_CS_fsm_state18;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_flush_enable;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter5;
reg    ap_condition_pp3_exit_iter4_state15;
wire   [10:0] pixel_src2_V_address0;
reg    pixel_src2_V_ce0;
reg    pixel_src2_V_we0;
wire   [10:0] pixel_src2_V_address1;
reg    pixel_src2_V_ce1;
wire   [23:0] pixel_src2_V_q1;
reg   [10:0] pixel_src1_V_address0;
reg    pixel_src1_V_ce0;
reg    pixel_src1_V_we0;
wire   [23:0] pixel_src1_V_q0;
wire   [10:0] buf_0_V_address0;
reg    buf_0_V_ce0;
wire   [7:0] buf_0_V_q0;
reg   [10:0] buf_0_V_address1;
reg    buf_0_V_ce1;
reg    buf_0_V_we1;
reg   [7:0] buf_0_V_d1;
wire   [10:0] buf_1_V_address0;
reg    buf_1_V_ce0;
wire   [7:0] buf_1_V_q0;
reg   [10:0] buf_1_V_address1;
reg    buf_1_V_ce1;
reg    buf_1_V_we1;
reg   [7:0] buf_1_V_d1;
wire   [10:0] buf_2_V_address0;
reg    buf_2_V_ce0;
wire   [7:0] buf_2_V_q0;
reg   [10:0] buf_2_V_address1;
reg    buf_2_V_ce1;
reg    buf_2_V_we1;
reg   [7:0] buf_2_V_d1;
wire   [10:0] buf_3_V_address0;
reg    buf_3_V_ce0;
wire   [7:0] buf_3_V_q0;
reg   [10:0] buf_3_V_address1;
reg    buf_3_V_ce1;
reg    buf_3_V_we1;
wire   [10:0] buf_4_V_address0;
reg    buf_4_V_ce0;
wire   [7:0] buf_4_V_q0;
reg   [10:0] buf_4_V_address1;
reg    buf_4_V_ce1;
reg    buf_4_V_we1;
wire   [10:0] buf_5_V_address0;
reg    buf_5_V_ce0;
wire   [7:0] buf_5_V_q0;
reg   [10:0] buf_5_V_address1;
reg    buf_5_V_ce1;
reg    buf_5_V_we1;
wire   [10:0] buf_6_V_address0;
reg    buf_6_V_ce0;
wire   [7:0] buf_6_V_q0;
reg   [10:0] buf_6_V_address1;
reg    buf_6_V_ce1;
reg    buf_6_V_we1;
wire   [2:0] ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4;
reg   [2:0] row_ind_V_0_2_reg_551;
wire   [0:0] icmp_ln882_fu_1468_p2;
reg   [63:0] init_buf_reg_562;
reg   [10:0] ap_phi_mux_empty_phi_fu_576_p4;
reg   [10:0] empty_29_reg_584;
wire   [0:0] icmp_ln554_fu_1564_p2;
reg   [12:0] row_ind_V_5_1_reg_595;
reg   [12:0] row_ind_V_6_reg_660;
reg   [12:0] row_ind_V_4_reg_605;
reg   [12:0] row_ind_V_3_reg_616;
reg   [12:0] row_ind_V_2_reg_627;
reg   [12:0] row_ind_V_1_reg_638;
reg   [12:0] row_ind_V_0_reg_649;
reg   [10:0] empty_30_reg_672;
reg   [10:0] ap_phi_mux_empty_32_phi_fu_688_p4;
reg   [7:0] ap_phi_mux_src_buf_V_6_6_3_phi_fu_700_p4;
reg   [7:0] ap_phi_mux_src_buf_V_6_3_phi_fu_711_p4;
reg   [7:0] ap_phi_mux_src_buf_V_6_2_phi_fu_722_p4;
reg   [7:0] ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4;
reg   [7:0] ap_phi_mux_src_buf_V_5_3_phi_fu_745_p4;
reg   [7:0] ap_phi_mux_src_buf_V_5_2_phi_fu_756_p4;
reg   [7:0] ap_phi_mux_src_buf_V_5_1_phi_fu_767_p4;
reg   [7:0] ap_phi_mux_src_buf_V_4_6_3_phi_fu_779_p4;
reg   [7:0] ap_phi_mux_src_buf_V_4_3_phi_fu_790_p4;
reg   [7:0] ap_phi_mux_src_buf_V_4_2_phi_fu_801_p4;
reg   [7:0] ap_phi_mux_src_buf_V_4_1_phi_fu_812_p4;
reg   [7:0] ap_phi_mux_src_buf_V_4_0_phi_fu_823_p4;
reg   [7:0] ap_phi_mux_src_buf_V_3_6_3_phi_fu_835_p4;
reg   [7:0] ap_phi_mux_src_buf_V_3_3_phi_fu_846_p4;
reg   [7:0] ap_phi_mux_src_buf_V_3_2_phi_fu_857_p4;
reg   [7:0] ap_phi_mux_src_buf_V_3_1_phi_fu_868_p4;
reg   [7:0] ap_phi_mux_src_buf_V_3_0_phi_fu_879_p4;
reg   [7:0] ap_phi_mux_src_buf_V_2_6_3_phi_fu_891_p4;
reg   [7:0] ap_phi_mux_src_buf_V_2_3_phi_fu_902_p4;
reg   [7:0] ap_phi_mux_src_buf_V_2_2_phi_fu_913_p4;
reg   [7:0] ap_phi_mux_src_buf_V_2_1_phi_fu_924_p4;
reg   [7:0] ap_phi_mux_src_buf_V_2_0_phi_fu_935_p4;
reg   [7:0] ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4;
reg   [7:0] ap_phi_mux_src_buf_V_1_3_phi_fu_958_p4;
reg   [7:0] ap_phi_mux_src_buf_V_1_2_phi_fu_969_p4;
reg   [7:0] ap_phi_mux_src_buf_V_1_1_phi_fu_980_p4;
reg   [7:0] ap_phi_mux_src_buf_V_0_6_3_phi_fu_992_p4;
reg   [7:0] ap_phi_mux_src_buf_V_0_3_phi_fu_1003_p4;
reg   [7:0] ap_phi_mux_src_buf_V_0_2_phi_fu_1014_p4;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_6_4_1_reg_1022;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_6_3_1_reg_1034;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_5_4_1_reg_1046;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_5_3_1_reg_1058;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_5_2_1_reg_1070;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_4_4_1_reg_1082;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_4_3_1_reg_1094;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_4_2_1_reg_1106;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_4_1_1_reg_1118;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_3_4_1_reg_1130;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_3_3_1_reg_1142;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_3_2_1_reg_1154;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_3_1_1_reg_1166;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_2_4_1_reg_1178;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_2_3_1_reg_1190;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_2_2_1_reg_1202;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_2_1_1_reg_1214;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_1_4_1_reg_1226;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_1_3_1_reg_1238;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_1_2_1_reg_1250;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_0_4_1_reg_1262;
wire   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_0_3_1_reg_1274;
reg   [7:0] ap_phi_mux_src_buf_V_6_2_0_phi_fu_1290_p4;
reg   [7:0] ap_phi_mux_src_buf_V_5_1_0_phi_fu_1301_p4;
reg   [7:0] ap_phi_mux_src_buf_V_4_0_0_phi_fu_1312_p4;
reg   [7:0] ap_phi_mux_src_buf_V_3_0_0_phi_fu_1323_p4;
reg   [7:0] ap_phi_mux_src_buf_V_2_0_0_phi_fu_1334_p4;
reg   [7:0] ap_phi_mux_src_buf_V_1_1_0_phi_fu_1345_p4;
reg   [7:0] ap_phi_mux_src_buf_V_0_2_0_phi_fu_1356_p4;
wire   [7:0] ap_phi_reg_pp3_iter0_src_buf_V_6_2_1_reg_1363;
reg   [7:0] ap_phi_reg_pp3_iter1_src_buf_V_6_2_1_reg_1363;
reg   [7:0] ap_phi_reg_pp3_iter2_src_buf_V_6_2_1_reg_1363;
reg   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_6_2_1_reg_1363;
reg   [7:0] ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_reg_1363;
wire   [7:0] ap_phi_reg_pp3_iter0_src_buf_V_5_1_1_reg_1375;
reg   [7:0] ap_phi_reg_pp3_iter1_src_buf_V_5_1_1_reg_1375;
reg   [7:0] ap_phi_reg_pp3_iter2_src_buf_V_5_1_1_reg_1375;
reg   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_5_1_1_reg_1375;
reg   [7:0] ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_reg_1375;
wire   [7:0] ap_phi_reg_pp3_iter0_src_buf_V_4_0_1_reg_1387;
reg   [7:0] ap_phi_reg_pp3_iter1_src_buf_V_4_0_1_reg_1387;
reg   [7:0] ap_phi_reg_pp3_iter2_src_buf_V_4_0_1_reg_1387;
reg   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_4_0_1_reg_1387;
reg   [7:0] ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1387;
wire   [7:0] ap_phi_reg_pp3_iter0_src_buf_V_3_0_1_reg_1399;
reg   [7:0] ap_phi_reg_pp3_iter1_src_buf_V_3_0_1_reg_1399;
reg   [7:0] ap_phi_reg_pp3_iter2_src_buf_V_3_0_1_reg_1399;
reg   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_3_0_1_reg_1399;
reg   [7:0] ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1399;
wire   [7:0] ap_phi_reg_pp3_iter0_src_buf_V_2_0_1_reg_1411;
reg   [7:0] ap_phi_reg_pp3_iter1_src_buf_V_2_0_1_reg_1411;
reg   [7:0] ap_phi_reg_pp3_iter2_src_buf_V_2_0_1_reg_1411;
reg   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_2_0_1_reg_1411;
reg   [7:0] ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1411;
wire   [7:0] ap_phi_reg_pp3_iter0_src_buf_V_1_1_1_reg_1423;
reg   [7:0] ap_phi_reg_pp3_iter1_src_buf_V_1_1_1_reg_1423;
reg   [7:0] ap_phi_reg_pp3_iter2_src_buf_V_1_1_1_reg_1423;
reg   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_1_1_1_reg_1423;
reg   [7:0] ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1423;
wire   [7:0] ap_phi_reg_pp3_iter0_src_buf_V_0_2_1_reg_1435;
reg   [7:0] ap_phi_reg_pp3_iter1_src_buf_V_0_2_1_reg_1435;
reg   [7:0] ap_phi_reg_pp3_iter2_src_buf_V_0_2_1_reg_1435;
reg   [7:0] ap_phi_reg_pp3_iter3_src_buf_V_0_2_1_reg_1435;
reg   [7:0] ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1435;
wire   [63:0] zext_ln538_1_fu_1546_p1;
wire   [63:0] conv_i116_fu_1576_p1;
wire   [63:0] zext_ln538_2_fu_1745_p1;
reg   [12:0] row_ind_V_0_0_fu_164;
wire   [12:0] zext_ln304_fu_1480_p1;
reg   [12:0] row_ind_V_1_0_fu_168;
reg   [12:0] row_ind_V_2_0_fu_172;
reg   [12:0] row_ind_V_3_0_fu_176;
reg   [12:0] row_ind_V_4_0_fu_180;
reg   [12:0] row_ind_V_5_0_fu_184;
reg   [12:0] row_ind_V_6_0_fu_188;
reg   [7:0] arraydecay88282_load_05397_fu_228;
wire   [7:0] select_ln448_fu_3535_p3;
reg    ap_block_pp3_stage0_01001;
wire   [11:0] p_cast_fu_1616_p1;
wire   [10:0] sub_i242_i_cast_fu_1626_p2;
wire   [8:0] tmp_fu_1636_p4;
wire   [0:0] icmp_fu_1646_p2;
wire   [0:0] cmp_i_i230_i_5_fu_1658_p2;
wire   [11:0] sub_i_i259_i_fu_1620_p2;
wire   [0:0] cmp_i_i230_i_6_fu_1670_p2;
wire   [12:0] tmp_5_fu_1862_p9;
wire   [2:0] trunc_ln324_8_fu_1881_p1;
wire   [7:0] tmp_6_fu_1885_p9;
wire   [7:0] tmp_7_fu_1905_p9;
wire   [7:0] tmp_8_fu_1931_p9;
wire   [7:0] tmp_9_fu_1951_p9;
wire   [7:0] tmp_s_fu_1977_p9;
wire   [7:0] tmp_1_fu_1997_p9;
wire   [8:0] zext_ln1351_1_fu_2027_p1;
wire   [8:0] zext_ln1351_2_fu_2037_p1;
wire   [8:0] zext_ln1351_3_fu_2047_p1;
wire   [7:0] src_buf_V_2_6_fu_1824_p9;
wire   [8:0] zext_ln1351_4_fu_2057_p1;
wire   [7:0] src_buf_V_3_6_fu_1843_p9;
wire   [8:0] zext_ln1351_5_fu_2067_p1;
wire   [7:0] src_buf_V_4_6_fu_1924_p3;
wire   [8:0] zext_ln1351_6_fu_2077_p1;
wire   [8:0] zext_ln1351_7_fu_2087_p1;
wire   [8:0] zext_ln1351_8_fu_2097_p1;
wire   [8:0] zext_ln1351_9_fu_2107_p1;
wire   [8:0] sub_ln1351_fu_2031_p2;
wire   [0:0] icmp_ln163_fu_2117_p2;
wire   [0:0] icmp_ln165_fu_2122_p2;
wire   [1:0] select_ln163_fu_2127_p3;
wire   [8:0] sub_ln1351_8_fu_2111_p2;
wire   [0:0] icmp_ln170_fu_2149_p2;
wire   [0:0] icmp_ln172_fu_2154_p2;
wire   [1:0] select_ln170_fu_2159_p3;
wire   [8:0] sub_ln1351_1_fu_2041_p2;
wire   [0:0] icmp_ln163_1_fu_2181_p2;
wire   [0:0] icmp_ln165_1_fu_2186_p2;
wire   [0:0] or_ln163_1_fu_2199_p2;
wire   [1:0] select_ln163_2_fu_2191_p3;
wire   [8:0] sub_ln1351_2_fu_2051_p2;
wire   [0:0] icmp_ln163_2_fu_2213_p2;
wire   [0:0] icmp_ln165_2_fu_2218_p2;
wire   [0:0] or_ln163_2_fu_2231_p2;
wire   [1:0] select_ln163_4_fu_2223_p3;
wire   [8:0] sub_ln1351_3_fu_2061_p2;
wire   [0:0] icmp_ln163_3_fu_2245_p2;
wire   [0:0] icmp_ln165_3_fu_2250_p2;
wire   [0:0] or_ln163_3_fu_2263_p2;
wire   [1:0] select_ln163_6_fu_2255_p3;
wire   [8:0] sub_ln1351_4_fu_2071_p2;
wire   [0:0] icmp_ln163_4_fu_2277_p2;
wire   [0:0] icmp_ln165_4_fu_2282_p2;
wire   [0:0] or_ln163_4_fu_2295_p2;
wire   [1:0] select_ln163_8_fu_2287_p3;
wire   [8:0] sub_ln1351_5_fu_2081_p2;
wire   [0:0] icmp_ln163_5_fu_2309_p2;
wire   [0:0] icmp_ln165_5_fu_2314_p2;
wire   [0:0] or_ln163_5_fu_2327_p2;
wire   [1:0] select_ln163_10_fu_2319_p3;
wire   [8:0] sub_ln1351_6_fu_2091_p2;
wire   [0:0] icmp_ln163_6_fu_2341_p2;
wire   [0:0] icmp_ln165_6_fu_2346_p2;
wire   [0:0] or_ln163_6_fu_2359_p2;
wire   [1:0] select_ln163_12_fu_2351_p3;
wire   [8:0] sub_ln1351_7_fu_2101_p2;
wire   [0:0] icmp_ln163_7_fu_2373_p2;
wire   [0:0] icmp_ln165_7_fu_2378_p2;
wire   [0:0] or_ln163_7_fu_2391_p2;
wire   [1:0] select_ln163_14_fu_2383_p3;
wire   [1:0] select_ln163_3_fu_2205_p3;
wire   [1:0] select_ln163_5_fu_2237_p3;
wire   [0:0] icmp_ln193_1_fu_2411_p2;
wire   [1:0] select_ln163_7_fu_2269_p3;
wire   [0:0] icmp_ln193_2_fu_2423_p2;
wire   [1:0] select_ln163_9_fu_2301_p3;
wire   [0:0] icmp_ln193_3_fu_2435_p2;
wire   [1:0] select_ln163_11_fu_2333_p3;
wire   [0:0] icmp_ln193_4_fu_2447_p2;
wire   [1:0] select_ln163_13_fu_2365_p3;
wire   [0:0] icmp_ln193_5_fu_2459_p2;
wire   [1:0] select_ln163_15_fu_2397_p3;
wire   [0:0] icmp_ln193_6_fu_2471_p2;
wire   [0:0] icmp_ln193_7_fu_2483_p2;
wire   [7:0] src_buf_V_6_6_fu_2016_p3;
wire   [7:0] src_buf_V_5_6_fu_1970_p3;
wire   [7:0] src_buf_V_1_6_fu_1805_p9;
wire   [7:0] src_buf_V_0_6_fu_1786_p9;
wire   [8:0] zext_ln1351_10_fu_2566_p1;
wire   [8:0] zext_ln1351_11_fu_2575_p1;
wire   [8:0] zext_ln1351_12_fu_2584_p1;
wire   [8:0] zext_ln1351_13_fu_2593_p1;
wire   [8:0] zext_ln1351_14_fu_2602_p1;
wire   [8:0] zext_ln1351_15_fu_2611_p1;
wire   [8:0] zext_ln1351_16_fu_2620_p1;
wire   [8:0] sub_ln1351_9_fu_2570_p2;
wire   [0:0] icmp_ln170_1_fu_2629_p2;
wire   [0:0] icmp_ln172_1_fu_2634_p2;
wire   [0:0] or_ln170_1_fu_2647_p2;
wire   [1:0] select_ln170_2_fu_2639_p3;
wire   [8:0] sub_ln1351_10_fu_2579_p2;
wire   [0:0] icmp_ln170_2_fu_2661_p2;
wire   [0:0] icmp_ln172_2_fu_2666_p2;
wire   [0:0] or_ln170_2_fu_2679_p2;
wire   [1:0] select_ln170_4_fu_2671_p3;
wire   [8:0] sub_ln1351_11_fu_2588_p2;
wire   [0:0] icmp_ln170_3_fu_2693_p2;
wire   [0:0] icmp_ln172_3_fu_2698_p2;
wire   [0:0] or_ln170_3_fu_2711_p2;
wire   [1:0] select_ln170_6_fu_2703_p3;
wire   [8:0] sub_ln1351_12_fu_2597_p2;
wire   [0:0] icmp_ln170_4_fu_2725_p2;
wire   [0:0] icmp_ln172_4_fu_2730_p2;
wire   [0:0] or_ln170_4_fu_2743_p2;
wire   [1:0] select_ln170_8_fu_2735_p3;
wire   [8:0] sub_ln1351_13_fu_2606_p2;
wire   [0:0] icmp_ln170_5_fu_2757_p2;
wire   [0:0] icmp_ln172_5_fu_2762_p2;
wire   [0:0] or_ln170_5_fu_2775_p2;
wire   [1:0] select_ln170_10_fu_2767_p3;
wire   [8:0] sub_ln1351_14_fu_2615_p2;
wire   [0:0] icmp_ln170_6_fu_2789_p2;
wire   [0:0] icmp_ln172_6_fu_2794_p2;
wire   [0:0] or_ln170_6_fu_2807_p2;
wire   [1:0] select_ln170_12_fu_2799_p3;
wire   [8:0] sub_ln1351_15_fu_2624_p2;
wire   [0:0] icmp_ln170_7_fu_2821_p2;
wire   [0:0] icmp_ln172_7_fu_2826_p2;
wire   [0:0] or_ln170_7_fu_2839_p2;
wire   [1:0] select_ln170_14_fu_2831_p3;
wire   [3:0] select_ln198_fu_2857_p3;
wire   [3:0] select_ln193_1_fu_2865_p3;
wire   [3:0] select_ln198_1_fu_2872_p3;
wire   [3:0] select_ln198_2_fu_2879_p3;
wire   [3:0] select_ln193_2_fu_2886_p3;
wire   [3:0] select_ln198_3_fu_2893_p3;
wire   [3:0] select_ln193_fu_2900_p3;
wire   [0:0] icmp_ln195_fu_2907_p2;
wire   [1:0] select_ln170_3_fu_2653_p3;
wire   [0:0] icmp_ln193_8_fu_2925_p2;
wire   [3:0] select_ln193_3_fu_2918_p3;
wire   [3:0] add_ln194_fu_2935_p2;
wire   [0:0] and_ln193_8_fu_2930_p2;
wire   [0:0] icmp_ln195_1_fu_2941_p2;
wire   [3:0] add_ln198_fu_2947_p2;
wire   [1:0] select_ln170_5_fu_2685_p3;
wire   [0:0] icmp_ln193_9_fu_2967_p2;
wire   [3:0] select_ln193_4_fu_2959_p3;
wire   [0:0] and_ln193_9_fu_2973_p2;
wire   [0:0] icmp_ln195_2_fu_2979_p2;
wire   [1:0] select_ln170_7_fu_2717_p3;
wire   [0:0] icmp_ln193_10_fu_2999_p2;
wire   [3:0] select_ln193_5_fu_2991_p3;
wire   [3:0] add_ln194_1_fu_3011_p2;
wire   [0:0] and_ln193_10_fu_3005_p2;
wire   [0:0] icmp_ln195_3_fu_3017_p2;
wire   [3:0] add_ln198_1_fu_3023_p2;
wire   [1:0] select_ln170_9_fu_2749_p3;
wire   [0:0] icmp_ln193_11_fu_3043_p2;
wire   [3:0] select_ln193_6_fu_3035_p3;
wire   [1:0] select_ln170_11_fu_2781_p3;
wire   [0:0] icmp_ln193_12_fu_3069_p2;
wire   [1:0] select_ln170_13_fu_2813_p3;
wire   [0:0] icmp_ln193_13_fu_3087_p2;
wire   [1:0] select_ln170_15_fu_2845_p3;
wire   [0:0] icmp_ln193_14_fu_3099_p2;
wire   [0:0] icmp_ln193_15_fu_3111_p2;
wire   [0:0] and_ln193_16_fu_2913_p2;
wire   [0:0] and_ln193_17_fu_2953_p2;
wire   [0:0] and_ln193_18_fu_2985_p2;
wire   [0:0] and_ln193_19_fu_3029_p2;
wire   [0:0] or_ln203_2_fu_3127_p2;
wire   [0:0] or_ln203_1_fu_3121_p2;
wire   [3:0] add_ln194_2_fu_3143_p2;
wire   [0:0] icmp_ln195_5_fu_3148_p2;
wire   [3:0] select_ln193_8_fu_3159_p3;
wire   [0:0] icmp_ln195_6_fu_3165_p2;
wire   [3:0] select_ln193_9_fu_3176_p3;
wire   [4:0] zext_ln193_fu_3183_p1;
wire   [4:0] add_ln194_3_fu_3187_p2;
wire   [0:0] icmp_ln195_7_fu_3193_p2;
wire   [4:0] add_ln198_3_fu_3199_p2;
wire   [4:0] select_ln193_10_fu_3210_p3;
wire   [0:0] icmp_ln195_8_fu_3217_p2;
wire   [4:0] select_ln193_11_fu_3228_p3;
wire   [4:0] add_ln194_4_fu_3235_p2;
wire   [0:0] icmp_ln195_9_fu_3241_p2;
wire   [4:0] add_ln198_4_fu_3247_p2;
wire   [4:0] select_ln193_12_fu_3258_p3;
wire   [0:0] icmp_ln195_10_fu_3265_p2;
wire   [4:0] select_ln193_13_fu_3276_p3;
wire   [4:0] add_ln194_5_fu_3283_p2;
wire   [0:0] icmp_ln195_11_fu_3289_p2;
wire   [4:0] add_ln198_5_fu_3295_p2;
wire   [4:0] select_ln193_14_fu_3306_p3;
wire   [4:0] select_ln193_15_fu_3319_p3;
wire   [0:0] and_ln193_20_fu_3139_p2;
wire   [0:0] and_ln193_21_fu_3154_p2;
wire   [0:0] and_ln193_22_fu_3171_p2;
wire   [0:0] and_ln193_23_fu_3205_p2;
wire   [0:0] or_ln203_5_fu_3344_p2;
wire   [0:0] or_ln203_4_fu_3338_p2;
wire   [0:0] or_ln203_6_fu_3350_p2;
wire   [0:0] and_ln193_24_fu_3223_p2;
wire   [0:0] and_ln193_25_fu_3253_p2;
wire   [0:0] and_ln193_26_fu_3271_p2;
wire   [0:0] and_ln193_27_fu_3301_p2;
wire   [0:0] or_ln203_9_fu_3367_p2;
wire   [0:0] or_ln203_8_fu_3361_p2;
wire   [0:0] and_ln443_fu_3382_p2;
wire   [0:0] xor_ln443_fu_3386_p2;
wire   [0:0] icmp_ln195_13_fu_3401_p2;
wire   [4:0] select_ln193_16_fu_3411_p3;
wire   [0:0] icmp_ln195_14_fu_3417_p2;
wire   [4:0] select_ln193_17_fu_3428_p3;
wire   [4:0] add_ln194_7_fu_3435_p2;
wire   [4:0] add_ln198_7_fu_3447_p2;
wire   [0:0] icmp_ln198_fu_3453_p2;
wire   [0:0] and_ln193_28_fu_3397_p2;
wire   [0:0] and_ln193_29_fu_3406_p2;
wire   [0:0] icmp_ln195_15_fu_3441_p2;
wire   [0:0] and_ln203_fu_3459_p2;
wire   [0:0] or_ln203_12_fu_3470_p2;
wire   [0:0] and_ln203_1_fu_3476_p2;
wire   [0:0] and_ln193_30_fu_3423_p2;
wire   [0:0] or_ln203_13_fu_3481_p2;
wire   [0:0] or_ln203_11_fu_3464_p2;
wire   [0:0] or_ln203_14_fu_3487_p2;
wire   [0:0] or_ln203_15_fu_3493_p2;
wire   [0:0] or_ln203_fu_3498_p2;
wire   [7:0] p_cast_33_fu_3503_p3;
wire   [0:0] or_ln443_fu_3392_p2;
wire   [0:0] and_ln443_1_fu_3518_p2;
wire   [7:0] select_ln882_fu_3511_p3;
wire   [0:0] or_ln448_fu_3531_p2;
wire   [7:0] select_ln443_fu_3523_p3;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_condition_819;
reg    ap_condition_824;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
end

detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src2_V #(
    .DataWidth( 24 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
pixel_src2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pixel_src2_V_address0),
    .ce0(pixel_src2_V_ce0),
    .we0(pixel_src2_V_we0),
    .d0(img_rgb_src_4219_dout),
    .address1(pixel_src2_V_address1),
    .ce1(pixel_src2_V_ce1),
    .q1(pixel_src2_V_q1)
);

detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src1_V #(
    .DataWidth( 24 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
pixel_src1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pixel_src1_V_address0),
    .ce0(pixel_src1_V_ce0),
    .we0(pixel_src1_V_we0),
    .d0(img_rgb_src_4219_dout),
    .q0(pixel_src1_V_q0)
);

detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_0_V_address0),
    .ce0(buf_0_V_ce0),
    .q0(buf_0_V_q0),
    .address1(buf_0_V_address1),
    .ce1(buf_0_V_ce1),
    .we1(buf_0_V_we1),
    .d1(buf_0_V_d1)
);

detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_V_address0),
    .ce0(buf_1_V_ce0),
    .q0(buf_1_V_q0),
    .address1(buf_1_V_address1),
    .ce1(buf_1_V_ce1),
    .we1(buf_1_V_we1),
    .d1(buf_1_V_d1)
);

detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_V_address0),
    .ce0(buf_2_V_ce0),
    .q0(buf_2_V_q0),
    .address1(buf_2_V_address1),
    .ce1(buf_2_V_ce1),
    .we1(buf_2_V_we1),
    .d1(buf_2_V_d1)
);

detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_3_V_address0),
    .ce0(buf_3_V_ce0),
    .q0(buf_3_V_q0),
    .address1(buf_3_V_address1),
    .ce1(buf_3_V_ce1),
    .we1(buf_3_V_we1),
    .d1(img_gray_src_4221_dout)
);

detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_4_V_address0),
    .ce0(buf_4_V_ce0),
    .q0(buf_4_V_q0),
    .address1(buf_4_V_address1),
    .ce1(buf_4_V_ce1),
    .we1(buf_4_V_we1),
    .d1(img_gray_src_4221_dout)
);

detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_5_V_address0),
    .ce0(buf_5_V_ce0),
    .q0(buf_5_V_q0),
    .address1(buf_5_V_address1),
    .ce1(buf_5_V_ce1),
    .we1(buf_5_V_we1),
    .d1(img_gray_src_4221_dout)
);

detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_6_V_address0),
    .ce0(buf_6_V_ce0),
    .q0(buf_6_V_q0),
    .address1(buf_6_V_address1),
    .ce1(buf_6_V_ce1),
    .we1(buf_6_V_we1),
    .d1(img_gray_src_4221_dout)
);

detectCorner_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U22(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln324_1_reg_3776),
    .dout(src_buf_V_0_6_fu_1786_p9)
);

detectCorner_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U23(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln324_2_reg_3781),
    .dout(src_buf_V_1_6_fu_1805_p9)
);

detectCorner_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U24(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln324_3_reg_3786),
    .dout(src_buf_V_2_6_fu_1824_p9)
);

detectCorner_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U25(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln324_4_reg_3791),
    .dout(src_buf_V_3_6_fu_1843_p9)
);

detectCorner_mux_73_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 13 ),
    .din5_WIDTH( 13 ),
    .din6_WIDTH( 13 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 13 ))
mux_73_13_1_1_U26(
    .din0(row_ind_V_6_reg_660),
    .din1(row_ind_V_0_reg_649),
    .din2(row_ind_V_1_reg_638),
    .din3(row_ind_V_2_reg_627),
    .din4(row_ind_V_3_reg_616),
    .din5(row_ind_V_4_reg_605),
    .din6(row_ind_V_5_1_reg_595),
    .din7(empty_31_reg_3751),
    .dout(tmp_5_fu_1862_p9)
);

detectCorner_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U27(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln324_8_fu_1881_p1),
    .dout(tmp_6_fu_1885_p9)
);

detectCorner_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U28(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln324_7_reg_3806),
    .dout(tmp_7_fu_1905_p9)
);

detectCorner_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U29(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln324_8_fu_1881_p1),
    .dout(tmp_8_fu_1931_p9)
);

detectCorner_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U30(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln324_6_reg_3801),
    .dout(tmp_9_fu_1951_p9)
);

detectCorner_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U31(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln324_8_fu_1881_p1),
    .dout(tmp_s_fu_1977_p9)
);

detectCorner_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U32(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln324_5_reg_3796),
    .dout(tmp_1_fu_1997_p9)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln882_1_fu_1525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((icmp_ln882_1_fu_1525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp3_flush_enable)) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter4_state15)) begin
                ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter3;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp3_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1435 <= src_buf_V_0_5_fu_2557_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1435 <= ap_phi_mux_src_buf_V_0_2_phi_fu_1014_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1435 <= ap_phi_reg_pp3_iter3_src_buf_V_0_2_1_reg_1435;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1423 <= src_buf_V_1_5_fu_2547_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1423 <= ap_phi_mux_src_buf_V_1_1_phi_fu_980_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1423 <= ap_phi_reg_pp3_iter3_src_buf_V_1_1_1_reg_1423;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1411 <= src_buf_V_2_5_fu_2536_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1411 <= ap_phi_mux_src_buf_V_2_0_phi_fu_935_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1411 <= ap_phi_reg_pp3_iter3_src_buf_V_2_0_1_reg_1411;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1399 <= src_buf_V_3_5_fu_2525_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1399 <= ap_phi_mux_src_buf_V_3_0_phi_fu_879_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1399 <= ap_phi_reg_pp3_iter3_src_buf_V_3_0_1_reg_1399;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1387 <= src_buf_V_4_5_fu_2514_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1387 <= ap_phi_mux_src_buf_V_4_0_phi_fu_823_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1387 <= ap_phi_reg_pp3_iter3_src_buf_V_4_0_1_reg_1387;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_reg_1375 <= src_buf_V_5_5_fu_2504_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_reg_1375 <= ap_phi_mux_src_buf_V_5_1_phi_fu_767_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_reg_1375 <= ap_phi_reg_pp3_iter3_src_buf_V_5_1_1_reg_1375;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_reg_1363 <= src_buf_V_6_4_fu_2495_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_reg_1363 <= ap_phi_mux_src_buf_V_6_2_phi_fu_722_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_reg_1363 <= ap_phi_reg_pp3_iter3_src_buf_V_6_2_1_reg_1363;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_1_fu_1525_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_29_reg_584 <= 11'd0;
    end else if (((icmp_ln554_fu_1564_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        empty_29_reg_584 <= add_ln695_1_fu_1570_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_30_reg_672 <= add_ln695_2_fu_3549_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        empty_30_reg_672 <= 11'd3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln271_reg_3811 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        empty_32_reg_684 <= add_ln695_3_reg_3815;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        empty_32_reg_684 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln541_reg_3665 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        empty_reg_572 <= add_ln695_reg_3669;
    end else if (((icmp_ln882_1_fu_1525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_reg_572 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        init_buf_reg_562 <= zext_ln538_fu_1519_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        init_buf_reg_562 <= add_ln537_fu_1558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_1468_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_0_2_reg_551 <= init_row_ind_fu_1474_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_ind_V_0_2_reg_551 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_ind_V_0_reg_649 <= row_ind_V_1_reg_638;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        row_ind_V_0_reg_649 <= row_ind_V_1_0_load_reg_3607;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_ind_V_1_reg_638 <= row_ind_V_2_reg_627;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        row_ind_V_1_reg_638 <= row_ind_V_2_0_load_reg_3612;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_ind_V_2_reg_627 <= row_ind_V_3_reg_616;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        row_ind_V_2_reg_627 <= row_ind_V_3_0_load_reg_3617;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_ind_V_3_reg_616 <= row_ind_V_4_reg_605;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        row_ind_V_3_reg_616 <= row_ind_V_4_0_load_reg_3623;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_ind_V_4_reg_605 <= row_ind_V_5_1_reg_595;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        row_ind_V_4_reg_605 <= row_ind_V_5_0_load_reg_3628;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_ind_V_5_1_reg_595 <= row_ind_V_6_reg_660;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        row_ind_V_5_1_reg_595 <= row_ind_V_6_0_load_reg_3633;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_ind_V_6_reg_660 <= row_ind_V_0_reg_649;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        row_ind_V_6_reg_660 <= row_ind_V_0_0_load_reg_3602;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        src_buf_V_0_2_0_reg_1352 <= src_buf_V_0_2_1_reg_1435;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_0_2_0_reg_1352 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_0_2_reg_1010 <= src_buf_V_0_3_1_reg_1274;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_0_2_reg_1010 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_0_3_1_reg_1274 <= src_buf_V_0_5_fu_2557_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_0_3_1_reg_1274 <= ap_phi_mux_src_buf_V_0_3_phi_fu_1003_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_0_3_1_reg_1274 <= ap_phi_reg_pp3_iter3_src_buf_V_0_3_1_reg_1274;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_0_3_reg_999 <= src_buf_V_0_4_1_reg_1262;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_0_3_reg_999 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_0_4_1_reg_1262 <= src_buf_V_0_5_fu_2557_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_0_4_1_reg_1262 <= ap_phi_mux_src_buf_V_0_6_3_phi_fu_992_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_0_4_1_reg_1262 <= ap_phi_reg_pp3_iter3_src_buf_V_0_4_1_reg_1262;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_0_6_3_reg_988 <= src_buf_V_0_5_reg_4018;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_0_6_3_reg_988 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        src_buf_V_1_1_0_reg_1341 <= src_buf_V_1_1_1_reg_1423;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_1_1_0_reg_1341 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_1_1_reg_976 <= src_buf_V_1_2_1_reg_1250;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_1_1_reg_976 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_1_2_1_reg_1250 <= src_buf_V_1_5_fu_2547_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_1_2_1_reg_1250 <= ap_phi_mux_src_buf_V_1_2_phi_fu_969_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_1_2_1_reg_1250 <= ap_phi_reg_pp3_iter3_src_buf_V_1_2_1_reg_1250;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_1_2_reg_965 <= src_buf_V_1_3_1_reg_1238;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_1_2_reg_965 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_1_3_1_reg_1238 <= src_buf_V_1_5_fu_2547_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_1_3_1_reg_1238 <= ap_phi_mux_src_buf_V_1_3_phi_fu_958_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_1_3_1_reg_1238 <= ap_phi_reg_pp3_iter3_src_buf_V_1_3_1_reg_1238;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_1_3_reg_954 <= src_buf_V_1_4_1_reg_1226;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_1_3_reg_954 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_1_4_1_reg_1226 <= src_buf_V_1_5_fu_2547_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_1_4_1_reg_1226 <= ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_1_4_1_reg_1226 <= ap_phi_reg_pp3_iter3_src_buf_V_1_4_1_reg_1226;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_1_6_3_reg_943 <= src_buf_V_1_5_reg_4012;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_1_6_3_reg_943 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        src_buf_V_2_0_0_reg_1330 <= src_buf_V_2_0_1_reg_1411;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_2_0_0_reg_1330 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_2_0_reg_931 <= src_buf_V_2_1_1_reg_1214;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_2_0_reg_931 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_2_1_1_reg_1214 <= src_buf_V_2_5_fu_2536_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_2_1_1_reg_1214 <= ap_phi_mux_src_buf_V_2_1_phi_fu_924_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_2_1_1_reg_1214 <= ap_phi_reg_pp3_iter3_src_buf_V_2_1_1_reg_1214;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_2_1_reg_920 <= src_buf_V_2_2_1_reg_1202;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_2_1_reg_920 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_2_2_1_reg_1202 <= src_buf_V_2_5_fu_2536_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_2_2_1_reg_1202 <= ap_phi_mux_src_buf_V_2_2_phi_fu_913_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_2_2_1_reg_1202 <= ap_phi_reg_pp3_iter3_src_buf_V_2_2_1_reg_1202;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_2_2_reg_909 <= src_buf_V_2_3_1_reg_1190;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_2_2_reg_909 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_2_3_1_reg_1190 <= src_buf_V_2_5_fu_2536_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_2_3_1_reg_1190 <= ap_phi_mux_src_buf_V_2_3_phi_fu_902_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_2_3_1_reg_1190 <= ap_phi_reg_pp3_iter3_src_buf_V_2_3_1_reg_1190;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_2_3_reg_898 <= src_buf_V_2_4_1_reg_1178;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_2_3_reg_898 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_2_4_1_reg_1178 <= src_buf_V_2_5_fu_2536_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_2_4_1_reg_1178 <= ap_phi_mux_src_buf_V_2_6_3_phi_fu_891_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_2_4_1_reg_1178 <= ap_phi_reg_pp3_iter3_src_buf_V_2_4_1_reg_1178;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_2_6_3_reg_887 <= src_buf_V_2_5_reg_4006;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_2_6_3_reg_887 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        src_buf_V_3_0_0_reg_1319 <= src_buf_V_3_0_1_reg_1399;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_3_0_0_reg_1319 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_3_0_reg_875 <= src_buf_V_3_1_1_reg_1166;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_3_0_reg_875 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_3_1_1_reg_1166 <= src_buf_V_3_5_fu_2525_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_3_1_1_reg_1166 <= ap_phi_mux_src_buf_V_3_1_phi_fu_868_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_3_1_1_reg_1166 <= ap_phi_reg_pp3_iter3_src_buf_V_3_1_1_reg_1166;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_3_1_reg_864 <= src_buf_V_3_2_1_reg_1154;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_3_1_reg_864 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_3_2_1_reg_1154 <= src_buf_V_3_5_fu_2525_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_3_2_1_reg_1154 <= ap_phi_mux_src_buf_V_3_2_phi_fu_857_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_3_2_1_reg_1154 <= ap_phi_reg_pp3_iter3_src_buf_V_3_2_1_reg_1154;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_3_2_reg_853 <= src_buf_V_3_3_1_reg_1142;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_3_2_reg_853 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_3_3_1_reg_1142 <= src_buf_V_3_5_fu_2525_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_3_3_1_reg_1142 <= ap_phi_mux_src_buf_V_3_3_phi_fu_846_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_3_3_1_reg_1142 <= ap_phi_reg_pp3_iter3_src_buf_V_3_3_1_reg_1142;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_3_3_reg_842 <= src_buf_V_3_4_1_reg_1130;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_3_3_reg_842 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_3_4_1_reg_1130 <= src_buf_V_3_5_fu_2525_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_3_4_1_reg_1130 <= ap_phi_mux_src_buf_V_3_6_3_phi_fu_835_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_3_4_1_reg_1130 <= ap_phi_reg_pp3_iter3_src_buf_V_3_4_1_reg_1130;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_3_6_3_reg_831 <= src_buf_V_3_5_reg_4000;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_3_6_3_reg_831 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        src_buf_V_4_0_0_reg_1308 <= src_buf_V_4_0_1_reg_1387;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_4_0_0_reg_1308 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_4_0_reg_819 <= src_buf_V_4_1_1_reg_1118;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_4_0_reg_819 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_4_1_1_reg_1118 <= src_buf_V_4_5_fu_2514_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_4_1_1_reg_1118 <= ap_phi_mux_src_buf_V_4_1_phi_fu_812_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_4_1_1_reg_1118 <= ap_phi_reg_pp3_iter3_src_buf_V_4_1_1_reg_1118;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_4_1_reg_808 <= src_buf_V_4_2_1_reg_1106;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_4_1_reg_808 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_4_2_1_reg_1106 <= src_buf_V_4_5_fu_2514_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_4_2_1_reg_1106 <= ap_phi_mux_src_buf_V_4_2_phi_fu_801_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_4_2_1_reg_1106 <= ap_phi_reg_pp3_iter3_src_buf_V_4_2_1_reg_1106;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_4_2_reg_797 <= src_buf_V_4_3_1_reg_1094;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_4_2_reg_797 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_4_3_1_reg_1094 <= src_buf_V_4_5_fu_2514_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_4_3_1_reg_1094 <= ap_phi_mux_src_buf_V_4_3_phi_fu_790_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_4_3_1_reg_1094 <= ap_phi_reg_pp3_iter3_src_buf_V_4_3_1_reg_1094;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_4_3_reg_786 <= src_buf_V_4_4_1_reg_1082;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_4_3_reg_786 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_4_4_1_reg_1082 <= src_buf_V_4_5_fu_2514_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_4_4_1_reg_1082 <= ap_phi_mux_src_buf_V_4_6_3_phi_fu_779_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_4_4_1_reg_1082 <= ap_phi_reg_pp3_iter3_src_buf_V_4_4_1_reg_1082;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_4_6_3_reg_775 <= src_buf_V_4_5_reg_3994;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_4_6_3_reg_775 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        src_buf_V_5_1_0_reg_1297 <= src_buf_V_5_1_1_reg_1375;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_5_1_0_reg_1297 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_5_1_reg_763 <= src_buf_V_5_2_1_reg_1070;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_5_1_reg_763 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_5_2_1_reg_1070 <= src_buf_V_5_5_fu_2504_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_5_2_1_reg_1070 <= ap_phi_mux_src_buf_V_5_2_phi_fu_756_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_5_2_1_reg_1070 <= ap_phi_reg_pp3_iter3_src_buf_V_5_2_1_reg_1070;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_5_2_reg_752 <= src_buf_V_5_3_1_reg_1058;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_5_2_reg_752 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_5_3_1_reg_1058 <= src_buf_V_5_5_fu_2504_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_5_3_1_reg_1058 <= ap_phi_mux_src_buf_V_5_3_phi_fu_745_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_5_3_1_reg_1058 <= ap_phi_reg_pp3_iter3_src_buf_V_5_3_1_reg_1058;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_5_3_reg_741 <= src_buf_V_5_4_1_reg_1046;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_5_3_reg_741 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_5_4_1_reg_1046 <= src_buf_V_5_5_fu_2504_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_5_4_1_reg_1046 <= ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_5_4_1_reg_1046 <= ap_phi_reg_pp3_iter3_src_buf_V_5_4_1_reg_1046;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_5_6_3_reg_730 <= src_buf_V_5_5_reg_3988;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_5_6_3_reg_730 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        src_buf_V_6_2_0_reg_1286 <= src_buf_V_6_2_1_reg_1363;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_6_2_0_reg_1286 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_6_2_reg_718 <= src_buf_V_6_3_1_reg_1034;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_6_2_reg_718 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_6_3_1_reg_1034 <= src_buf_V_6_4_fu_2495_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_6_3_1_reg_1034 <= ap_phi_mux_src_buf_V_6_3_phi_fu_711_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_6_3_1_reg_1034 <= ap_phi_reg_pp3_iter3_src_buf_V_6_3_1_reg_1034;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_6_3_reg_707 <= src_buf_V_6_4_1_reg_1022;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_6_3_reg_707 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        if ((1'b1 == ap_condition_824)) begin
            src_buf_V_6_4_1_reg_1022 <= src_buf_V_6_4_fu_2495_p3;
        end else if ((1'b1 == ap_condition_819)) begin
            src_buf_V_6_4_1_reg_1022 <= ap_phi_mux_src_buf_V_6_6_3_phi_fu_700_p4;
        end else if ((1'b1 == 1'b1)) begin
            src_buf_V_6_4_1_reg_1022 <= ap_phi_reg_pp3_iter3_src_buf_V_6_4_1_reg_1022;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        src_buf_V_6_6_3_reg_696 <= src_buf_V_6_4_reg_3982;
    end else if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        src_buf_V_6_6_3_reg_696 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_2_reg_3820_pp3_iter4_reg == 1'd1) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        add_ln194_6_reg_4084 <= add_ln194_6_fu_3326_p2;
        icmp_ln195_12_reg_4079 <= icmp_ln195_12_fu_3313_p2;
        or_ln203_10_reg_4099 <= or_ln203_10_fu_3373_p2;
        or_ln203_7_reg_4094 <= or_ln203_7_fu_3356_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_2_reg_3820_pp3_iter3_reg == 1'd1) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        add_ln198_2_reg_4051 <= add_ln198_2_fu_3081_p2;
        and_ln193_11_reg_4030 <= and_ln193_11_fu_3049_p2;
        and_ln193_12_reg_4045 <= and_ln193_12_fu_3075_p2;
        and_ln193_13_reg_4056 <= and_ln193_13_fu_3093_p2;
        and_ln193_14_reg_4062 <= and_ln193_14_fu_3105_p2;
        and_ln193_15_reg_4068 <= and_ln193_15_fu_3116_p2;
        and_ln193_reg_4024 <= and_ln193_fu_2853_p2;
        icmp_ln195_4_reg_4035 <= icmp_ln195_4_fu_3055_p2;
        or_ln203_3_reg_4074 <= or_ln203_3_fu_3133_p2;
        select_ln193_7_reg_4040 <= select_ln193_7_fu_3061_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln193_4_reg_3955_pp3_iter4_reg) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_2_reg_3820_pp3_iter4_reg == 1'd1) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        add_ln198_6_reg_4089 <= add_ln198_6_fu_3332_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        add_ln695_3_reg_3815 <= add_ln695_3_fu_1722_p2;
        ap_phi_reg_pp3_iter1_src_buf_V_0_2_1_reg_1435 <= ap_phi_reg_pp3_iter0_src_buf_V_0_2_1_reg_1435;
        ap_phi_reg_pp3_iter1_src_buf_V_1_1_1_reg_1423 <= ap_phi_reg_pp3_iter0_src_buf_V_1_1_1_reg_1423;
        ap_phi_reg_pp3_iter1_src_buf_V_2_0_1_reg_1411 <= ap_phi_reg_pp3_iter0_src_buf_V_2_0_1_reg_1411;
        ap_phi_reg_pp3_iter1_src_buf_V_3_0_1_reg_1399 <= ap_phi_reg_pp3_iter0_src_buf_V_3_0_1_reg_1399;
        ap_phi_reg_pp3_iter1_src_buf_V_4_0_1_reg_1387 <= ap_phi_reg_pp3_iter0_src_buf_V_4_0_1_reg_1387;
        ap_phi_reg_pp3_iter1_src_buf_V_5_1_1_reg_1375 <= ap_phi_reg_pp3_iter0_src_buf_V_5_1_1_reg_1375;
        ap_phi_reg_pp3_iter1_src_buf_V_6_2_1_reg_1363 <= ap_phi_reg_pp3_iter0_src_buf_V_6_2_1_reg_1363;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln695_reg_3669 <= add_ln695_fu_1540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_2_reg_3820_pp3_iter2_reg == 1'd1) & (icmp_ln271_reg_3811_pp3_iter2_reg == 1'd0))) begin
        and_ln193_1_reg_3934 <= and_ln193_1_fu_2417_p2;
        and_ln193_2_reg_3941 <= and_ln193_2_fu_2429_p2;
        and_ln193_3_reg_3948 <= and_ln193_3_fu_2441_p2;
        and_ln193_4_reg_3955 <= and_ln193_4_fu_2453_p2;
        and_ln193_5_reg_3962 <= and_ln193_5_fu_2465_p2;
        and_ln193_6_reg_3969 <= and_ln193_6_fu_2477_p2;
        and_ln193_7_reg_3975 <= and_ln193_7_fu_2489_p2;
        icmp_ln193_reg_3929 <= icmp_ln193_fu_2405_p2;
        or_ln163_reg_3908 <= or_ln163_fu_2135_p2;
        or_ln170_reg_3919 <= or_ln170_fu_2167_p2;
        select_ln163_1_reg_3914 <= select_ln163_1_fu_2141_p3;
        select_ln170_1_reg_3924 <= select_ln170_1_fu_2173_p3;
        zext_ln1351_reg_3897[7 : 0] <= zext_ln1351_fu_2023_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        and_ln193_1_reg_3934_pp3_iter4_reg <= and_ln193_1_reg_3934;
        and_ln193_2_reg_3941_pp3_iter4_reg <= and_ln193_2_reg_3941;
        and_ln193_3_reg_3948_pp3_iter4_reg <= and_ln193_3_reg_3948;
        and_ln193_3_reg_3948_pp3_iter5_reg <= and_ln193_3_reg_3948_pp3_iter4_reg;
        and_ln193_4_reg_3955_pp3_iter4_reg <= and_ln193_4_reg_3955;
        and_ln193_4_reg_3955_pp3_iter5_reg <= and_ln193_4_reg_3955_pp3_iter4_reg;
        and_ln193_5_reg_3962_pp3_iter4_reg <= and_ln193_5_reg_3962;
        and_ln193_5_reg_3962_pp3_iter5_reg <= and_ln193_5_reg_3962_pp3_iter4_reg;
        and_ln193_6_reg_3969_pp3_iter4_reg <= and_ln193_6_reg_3969;
        and_ln193_6_reg_3969_pp3_iter5_reg <= and_ln193_6_reg_3969_pp3_iter4_reg;
        and_ln193_7_reg_3975_pp3_iter4_reg <= and_ln193_7_reg_3975;
        and_ln193_7_reg_3975_pp3_iter5_reg <= and_ln193_7_reg_3975_pp3_iter4_reg;
        and_ln277_reg_3833_pp3_iter2_reg <= and_ln277_reg_3833_pp3_iter1_reg;
        and_ln277_reg_3833_pp3_iter3_reg <= and_ln277_reg_3833_pp3_iter2_reg;
        and_ln277_reg_3833_pp3_iter4_reg <= and_ln277_reg_3833_pp3_iter3_reg;
        and_ln277_reg_3833_pp3_iter5_reg <= and_ln277_reg_3833_pp3_iter4_reg;
        conv_i182_i_reg_3842_pp3_iter3_reg[10 : 0] <= conv_i182_i_reg_3842[10 : 0];
        conv_i182_i_reg_3842_pp3_iter4_reg[10 : 0] <= conv_i182_i_reg_3842_pp3_iter3_reg[10 : 0];
        icmp_ln271_reg_3811_pp3_iter2_reg <= icmp_ln271_reg_3811_pp3_iter1_reg;
        icmp_ln271_reg_3811_pp3_iter3_reg <= icmp_ln271_reg_3811_pp3_iter2_reg;
        icmp_ln271_reg_3811_pp3_iter4_reg <= icmp_ln271_reg_3811_pp3_iter3_reg;
        icmp_ln271_reg_3811_pp3_iter5_reg <= icmp_ln271_reg_3811_pp3_iter4_reg;
        icmp_ln882_2_reg_3820_pp3_iter2_reg <= icmp_ln882_2_reg_3820_pp3_iter1_reg;
        icmp_ln882_2_reg_3820_pp3_iter3_reg <= icmp_ln882_2_reg_3820_pp3_iter2_reg;
        icmp_ln882_2_reg_3820_pp3_iter4_reg <= icmp_ln882_2_reg_3820_pp3_iter3_reg;
        icmp_ln882_2_reg_3820_pp3_iter5_reg <= icmp_ln882_2_reg_3820_pp3_iter4_reg;
        icmp_ln886_1_reg_3888_pp3_iter3_reg <= icmp_ln886_1_reg_3888;
        icmp_ln886_1_reg_3888_pp3_iter4_reg <= icmp_ln886_1_reg_3888_pp3_iter3_reg;
        icmp_ln886_1_reg_3888_pp3_iter5_reg <= icmp_ln886_1_reg_3888_pp3_iter4_reg;
        icmp_ln886_2_reg_3838_pp3_iter2_reg <= icmp_ln886_2_reg_3838_pp3_iter1_reg;
        icmp_ln886_2_reg_3838_pp3_iter3_reg <= icmp_ln886_2_reg_3838_pp3_iter2_reg;
        icmp_ln886_2_reg_3838_pp3_iter4_reg <= icmp_ln886_2_reg_3838_pp3_iter3_reg;
        icmp_ln886_2_reg_3838_pp3_iter5_reg <= icmp_ln886_2_reg_3838_pp3_iter4_reg;
        icmp_ln886_reg_3883_pp3_iter3_reg <= icmp_ln886_reg_3883;
        icmp_ln886_reg_3883_pp3_iter4_reg <= icmp_ln886_reg_3883_pp3_iter3_reg;
        icmp_ln886_reg_3883_pp3_iter5_reg <= icmp_ln886_reg_3883_pp3_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_fu_1716_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        and_ln277_reg_3833 <= and_ln277_fu_1734_p2;
        icmp_ln882_2_reg_3820 <= icmp_ln882_2_fu_1728_p2;
        icmp_ln886_2_reg_3838 <= icmp_ln886_2_fu_1739_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        and_ln277_reg_3833_pp3_iter1_reg <= and_ln277_reg_3833;
        empty_32_reg_684_pp3_iter1_reg <= empty_32_reg_684;
        icmp_ln271_reg_3811 <= icmp_ln271_fu_1716_p2;
        icmp_ln271_reg_3811_pp3_iter1_reg <= icmp_ln271_reg_3811;
        icmp_ln882_2_reg_3820_pp3_iter1_reg <= icmp_ln882_2_reg_3820;
        icmp_ln886_2_reg_3838_pp3_iter1_reg <= icmp_ln886_2_reg_3838;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_reg_pp3_iter2_src_buf_V_0_2_1_reg_1435 <= ap_phi_reg_pp3_iter1_src_buf_V_0_2_1_reg_1435;
        ap_phi_reg_pp3_iter2_src_buf_V_1_1_1_reg_1423 <= ap_phi_reg_pp3_iter1_src_buf_V_1_1_1_reg_1423;
        ap_phi_reg_pp3_iter2_src_buf_V_2_0_1_reg_1411 <= ap_phi_reg_pp3_iter1_src_buf_V_2_0_1_reg_1411;
        ap_phi_reg_pp3_iter2_src_buf_V_3_0_1_reg_1399 <= ap_phi_reg_pp3_iter1_src_buf_V_3_0_1_reg_1399;
        ap_phi_reg_pp3_iter2_src_buf_V_4_0_1_reg_1387 <= ap_phi_reg_pp3_iter1_src_buf_V_4_0_1_reg_1387;
        ap_phi_reg_pp3_iter2_src_buf_V_5_1_1_reg_1375 <= ap_phi_reg_pp3_iter1_src_buf_V_5_1_1_reg_1375;
        ap_phi_reg_pp3_iter2_src_buf_V_6_2_1_reg_1363 <= ap_phi_reg_pp3_iter1_src_buf_V_6_2_1_reg_1363;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ap_phi_reg_pp3_iter3_src_buf_V_0_2_1_reg_1435 <= ap_phi_reg_pp3_iter2_src_buf_V_0_2_1_reg_1435;
        ap_phi_reg_pp3_iter3_src_buf_V_1_1_1_reg_1423 <= ap_phi_reg_pp3_iter2_src_buf_V_1_1_1_reg_1423;
        ap_phi_reg_pp3_iter3_src_buf_V_2_0_1_reg_1411 <= ap_phi_reg_pp3_iter2_src_buf_V_2_0_1_reg_1411;
        ap_phi_reg_pp3_iter3_src_buf_V_3_0_1_reg_1399 <= ap_phi_reg_pp3_iter2_src_buf_V_3_0_1_reg_1399;
        ap_phi_reg_pp3_iter3_src_buf_V_4_0_1_reg_1387 <= ap_phi_reg_pp3_iter2_src_buf_V_4_0_1_reg_1387;
        ap_phi_reg_pp3_iter3_src_buf_V_5_1_1_reg_1375 <= ap_phi_reg_pp3_iter2_src_buf_V_5_1_1_reg_1375;
        ap_phi_reg_pp3_iter3_src_buf_V_6_2_1_reg_1363 <= ap_phi_reg_pp3_iter2_src_buf_V_6_2_1_reg_1363;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter5_reg == 1'd0))) begin
        arraydecay88282_load_05397_fu_228 <= select_ln448_fu_3535_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln568_fu_1592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        cmp_i_i285_i_reg_3746 <= cmp_i_i285_i_fu_1610_p2;
        cmp_i_i296_i_reg_3741 <= cmp_i_i296_i_fu_1604_p2;
        cmp_i_i84_i_not_reg_3771 <= cmp_i_i84_i_not_fu_1682_p2;
        empty_31_reg_3751 <= empty_31_fu_1632_p1;
        icmp_ln874_reg_3737 <= icmp_ln874_fu_1598_p2;
        spec_select5220_reg_3756 <= spec_select5220_fu_1652_p2;
        spec_select5236_reg_3761 <= spec_select5236_fu_1664_p2;
        spec_select5252_reg_3766 <= spec_select5252_fu_1676_p2;
        trunc_ln324_1_reg_3776 <= trunc_ln324_1_fu_1688_p1;
        trunc_ln324_2_reg_3781 <= trunc_ln324_2_fu_1692_p1;
        trunc_ln324_3_reg_3786 <= trunc_ln324_3_fu_1696_p1;
        trunc_ln324_4_reg_3791 <= trunc_ln324_4_fu_1700_p1;
        trunc_ln324_5_reg_3796 <= trunc_ln324_5_fu_1704_p1;
        trunc_ln324_6_reg_3801 <= trunc_ln324_6_fu_1708_p1;
        trunc_ln324_7_reg_3806 <= trunc_ln324_7_fu_1712_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln886_2_reg_3838_pp3_iter1_reg == 1'd0) & (icmp_ln271_reg_3811_pp3_iter1_reg == 1'd0))) begin
        cmp_i_i_i_reg_3893 <= cmp_i_i_i_fu_1780_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln271_reg_3811_pp3_iter1_reg == 1'd0))) begin
        conv_i182_i_reg_3842[10 : 0] <= conv_i182_i_fu_1757_p1[10 : 0];
        icmp_ln886_1_reg_3888 <= icmp_ln886_1_fu_1774_p2;
        icmp_ln886_reg_3883 <= icmp_ln886_fu_1768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln541_reg_3665 <= icmp_ln541_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_1468_p2 == 1'd0) & (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_0_0_fu_164[2 : 0] <= zext_ln304_fu_1480_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_ind_V_0_0_load_reg_3602[2 : 0] <= row_ind_V_0_0_fu_164[2 : 0];
        row_ind_V_1_0_load_reg_3607[2 : 0] <= row_ind_V_1_0_fu_168[2 : 0];
        row_ind_V_2_0_load_reg_3612[2 : 0] <= row_ind_V_2_0_fu_172[2 : 0];
        row_ind_V_3_0_load_reg_3617[2 : 0] <= row_ind_V_3_0_fu_176[2 : 0];
        row_ind_V_4_0_load_reg_3623[2 : 0] <= row_ind_V_4_0_fu_180[2 : 0];
        row_ind_V_5_0_load_reg_3628[2 : 0] <= row_ind_V_5_0_fu_184[2 : 0];
        row_ind_V_6_0_load_reg_3633[2 : 0] <= row_ind_V_6_0_fu_188[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_1468_p2 == 1'd0) & (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_1_0_fu_168[2 : 0] <= zext_ln304_fu_1480_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_1468_p2 == 1'd0) & (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_2_0_fu_172[2 : 0] <= zext_ln304_fu_1480_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_1468_p2 == 1'd0) & (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_3_0_fu_176[2 : 0] <= zext_ln304_fu_1480_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_1468_p2 == 1'd0) & (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_4_0_fu_180[2 : 0] <= zext_ln304_fu_1480_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_1468_p2 == 1'd0) & (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_5_0_fu_184[2 : 0] <= zext_ln304_fu_1480_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (((icmp_ln882_fu_1468_p2 == 1'd0) & (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 == 3'd6)) | ((icmp_ln882_fu_1468_p2 == 1'd0) & (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 == 3'd7))))) begin
        row_ind_V_6_0_fu_188[2 : 0] <= zext_ln304_fu_1480_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf_V_0_2_1_reg_1435 <= ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1435;
        src_buf_V_1_1_1_reg_1423 <= ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1423;
        src_buf_V_2_0_1_reg_1411 <= ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1411;
        src_buf_V_3_0_1_reg_1399 <= ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1399;
        src_buf_V_4_0_1_reg_1387 <= ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1387;
        src_buf_V_5_1_1_reg_1375 <= ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_reg_1375;
        src_buf_V_6_2_1_reg_1363 <= ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_reg_1363;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1) & (icmp_ln271_reg_3811_pp3_iter2_reg == 1'd0))) begin
        src_buf_V_0_5_reg_4018 <= src_buf_V_0_5_fu_2557_p3;
        src_buf_V_1_5_reg_4012 <= src_buf_V_1_5_fu_2547_p3;
        src_buf_V_2_5_reg_4006 <= src_buf_V_2_5_fu_2536_p3;
        src_buf_V_3_5_reg_4000 <= src_buf_V_3_5_fu_2525_p3;
        src_buf_V_4_5_reg_3994 <= src_buf_V_4_5_fu_2514_p3;
        src_buf_V_5_5_reg_3988 <= src_buf_V_5_5_fu_2504_p3;
        src_buf_V_6_4_reg_3982 <= src_buf_V_6_4_fu_2495_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sub_i_i30_reg_3713 <= sub_i_i30_fu_1586_p2;
        zext_ln37_reg_3693[7 : 0] <= zext_ln37_fu_1583_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_1_fu_1525_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        trunc_ln324_reg_3661 <= trunc_ln324_fu_1530_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        wide_trip_count_reg_3652[2 : 0] <= wide_trip_count_fu_1522_p1[2 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln541_fu_1534_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (ap_enable_reg_pp3_iter3 == 1'b0))) begin
        ap_condition_pp3_exit_iter4_state15 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter4_state15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln271_fu_1716_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_condition_pp3_flush_enable = 1'b1;
    end else begin
        ap_condition_pp3_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((icmp_ln568_fu_1592_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter6 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln271_reg_3811 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_empty_32_phi_fu_688_p4 = add_ln695_3_reg_3815;
    end else begin
        ap_phi_mux_empty_32_phi_fu_688_p4 = empty_32_reg_684;
    end
end

always @ (*) begin
    if (((icmp_ln541_reg_3665 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_empty_phi_fu_576_p4 = add_ln695_reg_3669;
    end else begin
        ap_phi_mux_empty_phi_fu_576_p4 = empty_reg_572;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_0_2_0_phi_fu_1356_p4 = src_buf_V_0_2_1_reg_1435;
    end else begin
        ap_phi_mux_src_buf_V_0_2_0_phi_fu_1356_p4 = src_buf_V_0_2_0_reg_1352;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_0_2_phi_fu_1014_p4 = src_buf_V_0_3_1_reg_1274;
    end else begin
        ap_phi_mux_src_buf_V_0_2_phi_fu_1014_p4 = src_buf_V_0_2_reg_1010;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_0_3_phi_fu_1003_p4 = src_buf_V_0_4_1_reg_1262;
    end else begin
        ap_phi_mux_src_buf_V_0_3_phi_fu_1003_p4 = src_buf_V_0_3_reg_999;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_0_6_3_phi_fu_992_p4 = src_buf_V_0_5_reg_4018;
    end else begin
        ap_phi_mux_src_buf_V_0_6_3_phi_fu_992_p4 = src_buf_V_0_6_3_reg_988;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_1_1_0_phi_fu_1345_p4 = src_buf_V_1_1_1_reg_1423;
    end else begin
        ap_phi_mux_src_buf_V_1_1_0_phi_fu_1345_p4 = src_buf_V_1_1_0_reg_1341;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_1_1_phi_fu_980_p4 = src_buf_V_1_2_1_reg_1250;
    end else begin
        ap_phi_mux_src_buf_V_1_1_phi_fu_980_p4 = src_buf_V_1_1_reg_976;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_1_2_phi_fu_969_p4 = src_buf_V_1_3_1_reg_1238;
    end else begin
        ap_phi_mux_src_buf_V_1_2_phi_fu_969_p4 = src_buf_V_1_2_reg_965;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_1_3_phi_fu_958_p4 = src_buf_V_1_4_1_reg_1226;
    end else begin
        ap_phi_mux_src_buf_V_1_3_phi_fu_958_p4 = src_buf_V_1_3_reg_954;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4 = src_buf_V_1_5_reg_4012;
    end else begin
        ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4 = src_buf_V_1_6_3_reg_943;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_2_0_0_phi_fu_1334_p4 = src_buf_V_2_0_1_reg_1411;
    end else begin
        ap_phi_mux_src_buf_V_2_0_0_phi_fu_1334_p4 = src_buf_V_2_0_0_reg_1330;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_2_0_phi_fu_935_p4 = src_buf_V_2_1_1_reg_1214;
    end else begin
        ap_phi_mux_src_buf_V_2_0_phi_fu_935_p4 = src_buf_V_2_0_reg_931;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_2_1_phi_fu_924_p4 = src_buf_V_2_2_1_reg_1202;
    end else begin
        ap_phi_mux_src_buf_V_2_1_phi_fu_924_p4 = src_buf_V_2_1_reg_920;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_2_2_phi_fu_913_p4 = src_buf_V_2_3_1_reg_1190;
    end else begin
        ap_phi_mux_src_buf_V_2_2_phi_fu_913_p4 = src_buf_V_2_2_reg_909;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_2_3_phi_fu_902_p4 = src_buf_V_2_4_1_reg_1178;
    end else begin
        ap_phi_mux_src_buf_V_2_3_phi_fu_902_p4 = src_buf_V_2_3_reg_898;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_2_6_3_phi_fu_891_p4 = src_buf_V_2_5_reg_4006;
    end else begin
        ap_phi_mux_src_buf_V_2_6_3_phi_fu_891_p4 = src_buf_V_2_6_3_reg_887;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_3_0_0_phi_fu_1323_p4 = src_buf_V_3_0_1_reg_1399;
    end else begin
        ap_phi_mux_src_buf_V_3_0_0_phi_fu_1323_p4 = src_buf_V_3_0_0_reg_1319;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_3_0_phi_fu_879_p4 = src_buf_V_3_1_1_reg_1166;
    end else begin
        ap_phi_mux_src_buf_V_3_0_phi_fu_879_p4 = src_buf_V_3_0_reg_875;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_3_1_phi_fu_868_p4 = src_buf_V_3_2_1_reg_1154;
    end else begin
        ap_phi_mux_src_buf_V_3_1_phi_fu_868_p4 = src_buf_V_3_1_reg_864;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_3_2_phi_fu_857_p4 = src_buf_V_3_3_1_reg_1142;
    end else begin
        ap_phi_mux_src_buf_V_3_2_phi_fu_857_p4 = src_buf_V_3_2_reg_853;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_3_3_phi_fu_846_p4 = src_buf_V_3_4_1_reg_1130;
    end else begin
        ap_phi_mux_src_buf_V_3_3_phi_fu_846_p4 = src_buf_V_3_3_reg_842;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_3_6_3_phi_fu_835_p4 = src_buf_V_3_5_reg_4000;
    end else begin
        ap_phi_mux_src_buf_V_3_6_3_phi_fu_835_p4 = src_buf_V_3_6_3_reg_831;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_4_0_0_phi_fu_1312_p4 = src_buf_V_4_0_1_reg_1387;
    end else begin
        ap_phi_mux_src_buf_V_4_0_0_phi_fu_1312_p4 = src_buf_V_4_0_0_reg_1308;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_4_0_phi_fu_823_p4 = src_buf_V_4_1_1_reg_1118;
    end else begin
        ap_phi_mux_src_buf_V_4_0_phi_fu_823_p4 = src_buf_V_4_0_reg_819;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_4_1_phi_fu_812_p4 = src_buf_V_4_2_1_reg_1106;
    end else begin
        ap_phi_mux_src_buf_V_4_1_phi_fu_812_p4 = src_buf_V_4_1_reg_808;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_4_2_phi_fu_801_p4 = src_buf_V_4_3_1_reg_1094;
    end else begin
        ap_phi_mux_src_buf_V_4_2_phi_fu_801_p4 = src_buf_V_4_2_reg_797;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_4_3_phi_fu_790_p4 = src_buf_V_4_4_1_reg_1082;
    end else begin
        ap_phi_mux_src_buf_V_4_3_phi_fu_790_p4 = src_buf_V_4_3_reg_786;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_4_6_3_phi_fu_779_p4 = src_buf_V_4_5_reg_3994;
    end else begin
        ap_phi_mux_src_buf_V_4_6_3_phi_fu_779_p4 = src_buf_V_4_6_3_reg_775;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_5_1_0_phi_fu_1301_p4 = src_buf_V_5_1_1_reg_1375;
    end else begin
        ap_phi_mux_src_buf_V_5_1_0_phi_fu_1301_p4 = src_buf_V_5_1_0_reg_1297;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_5_1_phi_fu_767_p4 = src_buf_V_5_2_1_reg_1070;
    end else begin
        ap_phi_mux_src_buf_V_5_1_phi_fu_767_p4 = src_buf_V_5_1_reg_763;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_5_2_phi_fu_756_p4 = src_buf_V_5_3_1_reg_1058;
    end else begin
        ap_phi_mux_src_buf_V_5_2_phi_fu_756_p4 = src_buf_V_5_2_reg_752;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_5_3_phi_fu_745_p4 = src_buf_V_5_4_1_reg_1046;
    end else begin
        ap_phi_mux_src_buf_V_5_3_phi_fu_745_p4 = src_buf_V_5_3_reg_741;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4 = src_buf_V_5_5_reg_3988;
    end else begin
        ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4 = src_buf_V_5_6_3_reg_730;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter4_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_6_2_0_phi_fu_1290_p4 = src_buf_V_6_2_1_reg_1363;
    end else begin
        ap_phi_mux_src_buf_V_6_2_0_phi_fu_1290_p4 = src_buf_V_6_2_0_reg_1286;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_6_2_phi_fu_722_p4 = src_buf_V_6_3_1_reg_1034;
    end else begin
        ap_phi_mux_src_buf_V_6_2_phi_fu_722_p4 = src_buf_V_6_2_reg_718;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_6_3_phi_fu_711_p4 = src_buf_V_6_4_1_reg_1022;
    end else begin
        ap_phi_mux_src_buf_V_6_3_phi_fu_711_p4 = src_buf_V_6_3_reg_707;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln271_reg_3811_pp3_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf_V_6_6_3_phi_fu_700_p4 = src_buf_V_6_4_reg_3982;
    end else begin
        ap_phi_mux_src_buf_V_6_6_3_phi_fu_700_p4 = src_buf_V_6_6_3_reg_696;
    end
end

always @ (*) begin
    if (((icmp_ln568_fu_1592_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_0_V_address1 = zext_ln538_2_fu_1745_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_0_V_address1 = conv_i116_fu_1576_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_0_V_address1 = zext_ln538_1_fu_1546_p1;
    end else begin
        buf_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        buf_0_V_ce0 = 1'b1;
    end else begin
        buf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_0_V_ce1 = 1'b1;
    end else begin
        buf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_0_V_d1 = 8'd0;
    end else if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_0_V_d1 = img_gray_src_4221_dout;
    end else begin
        buf_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_5_reg_3796 == 3'd0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((icmp_ln554_fu_1564_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln324_reg_3661 == 3'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_0_V_we1 = 1'b1;
    end else begin
        buf_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_1_V_address1 = zext_ln538_2_fu_1745_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_1_V_address1 = conv_i116_fu_1576_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_1_V_address1 = zext_ln538_1_fu_1546_p1;
    end else begin
        buf_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        buf_1_V_ce0 = 1'b1;
    end else begin
        buf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_1_V_ce1 = 1'b1;
    end else begin
        buf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_1_V_d1 = 8'd0;
    end else if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_1_V_d1 = img_gray_src_4221_dout;
    end else begin
        buf_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_5_reg_3796 == 3'd1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((icmp_ln554_fu_1564_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln324_reg_3661 == 3'd1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_1_V_we1 = 1'b1;
    end else begin
        buf_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_2_V_address1 = zext_ln538_2_fu_1745_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_2_V_address1 = conv_i116_fu_1576_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_2_V_address1 = zext_ln538_1_fu_1546_p1;
    end else begin
        buf_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        buf_2_V_ce0 = 1'b1;
    end else begin
        buf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_2_V_ce1 = 1'b1;
    end else begin
        buf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_2_V_d1 = 8'd0;
    end else if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_2_V_d1 = img_gray_src_4221_dout;
    end else begin
        buf_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_5_reg_3796 == 3'd2) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((icmp_ln554_fu_1564_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln324_reg_3661 == 3'd2) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_2_V_we1 = 1'b1;
    end else begin
        buf_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_3_V_address1 = zext_ln538_2_fu_1745_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_3_V_address1 = zext_ln538_1_fu_1546_p1;
    end else begin
        buf_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        buf_3_V_ce0 = 1'b1;
    end else begin
        buf_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_3_V_ce1 = 1'b1;
    end else begin
        buf_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_5_reg_3796 == 3'd3) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln324_reg_3661 == 3'd3) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_3_V_we1 = 1'b1;
    end else begin
        buf_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_4_V_address1 = zext_ln538_2_fu_1745_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_4_V_address1 = zext_ln538_1_fu_1546_p1;
    end else begin
        buf_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        buf_4_V_ce0 = 1'b1;
    end else begin
        buf_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_4_V_ce1 = 1'b1;
    end else begin
        buf_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_5_reg_3796 == 3'd4) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln324_reg_3661 == 3'd4) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_4_V_we1 = 1'b1;
    end else begin
        buf_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_5_V_address1 = zext_ln538_2_fu_1745_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_5_V_address1 = zext_ln538_1_fu_1546_p1;
    end else begin
        buf_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        buf_5_V_ce0 = 1'b1;
    end else begin
        buf_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_5_V_ce1 = 1'b1;
    end else begin
        buf_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_5_reg_3796 == 3'd5) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln324_reg_3661 == 3'd5) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_5_V_we1 = 1'b1;
    end else begin
        buf_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_6_V_address1 = zext_ln538_2_fu_1745_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_6_V_address1 = zext_ln538_1_fu_1546_p1;
    end else begin
        buf_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        buf_6_V_ce0 = 1'b1;
    end else begin
        buf_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_6_V_ce1 = 1'b1;
    end else begin
        buf_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0) & (trunc_ln324_5_reg_3796 == 3'd6)) | ((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0) & (trunc_ln324_5_reg_3796 == 3'd7)))) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & ((trunc_ln324_reg_3661 == 3'd6) | (trunc_ln324_reg_3661 == 3'd7))))) begin
        buf_6_V_we1 = 1'b1;
    end else begin
        buf_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln886_2_reg_3838_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        img_gray_dst_4222_blk_n = img_gray_dst_4222_full_n;
    end else begin
        img_gray_dst_4222_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln886_2_reg_3838_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        img_gray_dst_4222_write = 1'b1;
    end else begin
        img_gray_dst_4222_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        img_gray_src_4221_blk_n = img_gray_src_4221_empty_n;
    end else begin
        img_gray_src_4221_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_predicate_op190_read_state12 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        img_gray_src_4221_read = 1'b1;
    end else begin
        img_gray_src_4221_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln874_reg_3737 == 1'd1) & (icmp_ln886_2_reg_3838_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0)) | ((icmp_ln874_reg_3737 == 1'd0) & (icmp_ln886_2_reg_3838_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0)))) begin
        img_rgb_dst_4220_blk_n = img_rgb_dst_4220_full_n;
    end else begin
        img_rgb_dst_4220_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_01001))) begin
        if ((ap_predicate_op585_write_state17 == 1'b1)) begin
            img_rgb_dst_4220_din = pixel_src1_V_q0;
        end else if ((ap_predicate_op582_write_state17 == 1'b1)) begin
            img_rgb_dst_4220_din = pixel_src2_V_q1;
        end else begin
            img_rgb_dst_4220_din = 'bx;
        end
    end else begin
        img_rgb_dst_4220_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_predicate_op585_write_state17 == 1'b1)) | ((ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_predicate_op582_write_state17 == 1'b1)))) begin
        img_rgb_dst_4220_write = 1'b1;
    end else begin
        img_rgb_dst_4220_write = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln541_reg_3665 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        img_rgb_src_4219_blk_n = img_rgb_src_4219_empty_n;
    end else begin
        img_rgb_src_4219_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln541_reg_3665 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_predicate_op214_read_state12 == 1'b1)))) begin
        img_rgb_src_4219_read = 1'b1;
    end else begin
        img_rgb_src_4219_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        pixel_src1_V_address0 = conv_i182_i_reg_3842_pp3_iter4_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pixel_src1_V_address0 = zext_ln538_1_fu_1546_p1;
    end else begin
        pixel_src1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        pixel_src1_V_ce0 = 1'b1;
    end else begin
        pixel_src1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln541_reg_3665 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pixel_src1_V_we0 = 1'b1;
    end else begin
        pixel_src1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        pixel_src2_V_ce0 = 1'b1;
    end else begin
        pixel_src2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        pixel_src2_V_ce1 = 1'b1;
    end else begin
        pixel_src2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        pixel_src2_V_we0 = 1'b1;
    end else begin
        pixel_src2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln882_fu_1468_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln882_1_fu_1525_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln541_fu_1534_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln541_fu_1534_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln554_fu_1564_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln568_fu_1592_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter3 == 1'b0)) & ~((ap_enable_reg_pp3_iter6 == 1'b1) & (ap_enable_reg_pp3_iter5 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter6 == 1'b1) & (ap_enable_reg_pp3_iter5 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln194_1_fu_3011_p2 = (4'd1 + select_ln193_5_fu_2991_p3);

assign add_ln194_2_fu_3143_p2 = (4'd1 + select_ln193_7_reg_4040);

assign add_ln194_3_fu_3187_p2 = (5'd1 + zext_ln193_fu_3183_p1);

assign add_ln194_4_fu_3235_p2 = (5'd1 + select_ln193_11_fu_3228_p3);

assign add_ln194_5_fu_3283_p2 = (5'd1 + select_ln193_13_fu_3276_p3);

assign add_ln194_6_fu_3326_p2 = (5'd1 + select_ln193_15_fu_3319_p3);

assign add_ln194_7_fu_3435_p2 = (5'd1 + select_ln193_17_fu_3428_p3);

assign add_ln194_fu_2935_p2 = (4'd1 + select_ln193_3_fu_2918_p3);

assign add_ln198_1_fu_3023_p2 = (4'd2 + select_ln193_5_fu_2991_p3);

assign add_ln198_2_fu_3081_p2 = (4'd2 + select_ln193_7_fu_3061_p3);

assign add_ln198_3_fu_3199_p2 = (5'd2 + zext_ln193_fu_3183_p1);

assign add_ln198_4_fu_3247_p2 = (5'd2 + select_ln193_11_fu_3228_p3);

assign add_ln198_5_fu_3295_p2 = (5'd2 + select_ln193_13_fu_3276_p3);

assign add_ln198_6_fu_3332_p2 = (5'd2 + select_ln193_15_fu_3319_p3);

assign add_ln198_7_fu_3447_p2 = (5'd2 + select_ln193_17_fu_3428_p3);

assign add_ln198_fu_2947_p2 = (4'd2 + select_ln193_3_fu_2918_p3);

assign add_ln537_fu_1558_p2 = (init_buf_reg_562 + 64'd1);

assign add_ln695_1_fu_1570_p2 = (empty_29_reg_584 + 11'd1);

assign add_ln695_2_fu_3549_p2 = (empty_30_reg_672 + 11'd1);

assign add_ln695_3_fu_1722_p2 = (ap_phi_mux_empty_32_phi_fu_688_p4 + 11'd1);

assign add_ln695_fu_1540_p2 = (ap_phi_mux_empty_phi_fu_576_p4 + 11'd1);

assign and_ln193_10_fu_3005_p2 = (or_ln170_2_fu_2679_p2 & icmp_ln193_10_fu_2999_p2);

assign and_ln193_11_fu_3049_p2 = (or_ln170_3_fu_2711_p2 & icmp_ln193_11_fu_3043_p2);

assign and_ln193_12_fu_3075_p2 = (or_ln170_4_fu_2743_p2 & icmp_ln193_12_fu_3069_p2);

assign and_ln193_13_fu_3093_p2 = (or_ln170_5_fu_2775_p2 & icmp_ln193_13_fu_3087_p2);

assign and_ln193_14_fu_3105_p2 = (or_ln170_6_fu_2807_p2 & icmp_ln193_14_fu_3099_p2);

assign and_ln193_15_fu_3116_p2 = (or_ln163_reg_3908 & icmp_ln193_15_fu_3111_p2);

assign and_ln193_16_fu_2913_p2 = (icmp_ln195_fu_2907_p2 & and_ln193_7_reg_3975);

assign and_ln193_17_fu_2953_p2 = (icmp_ln195_1_fu_2941_p2 & and_ln193_8_fu_2930_p2);

assign and_ln193_18_fu_2985_p2 = (icmp_ln195_2_fu_2979_p2 & and_ln193_9_fu_2973_p2);

assign and_ln193_19_fu_3029_p2 = (icmp_ln195_3_fu_3017_p2 & and_ln193_10_fu_3005_p2);

assign and_ln193_1_fu_2417_p2 = (or_ln163_1_fu_2199_p2 & icmp_ln193_1_fu_2411_p2);

assign and_ln193_20_fu_3139_p2 = (icmp_ln195_4_reg_4035 & and_ln193_11_reg_4030);

assign and_ln193_21_fu_3154_p2 = (icmp_ln195_5_fu_3148_p2 & and_ln193_12_reg_4045);

assign and_ln193_22_fu_3171_p2 = (icmp_ln195_6_fu_3165_p2 & and_ln193_13_reg_4056);

assign and_ln193_23_fu_3205_p2 = (icmp_ln195_7_fu_3193_p2 & and_ln193_14_reg_4062);

assign and_ln193_24_fu_3223_p2 = (icmp_ln195_8_fu_3217_p2 & and_ln193_15_reg_4068);

assign and_ln193_25_fu_3253_p2 = (icmp_ln195_9_fu_3241_p2 & and_ln193_reg_4024);

assign and_ln193_26_fu_3271_p2 = (icmp_ln195_10_fu_3265_p2 & and_ln193_1_reg_3934_pp3_iter4_reg);

assign and_ln193_27_fu_3301_p2 = (icmp_ln195_11_fu_3289_p2 & and_ln193_2_reg_3941_pp3_iter4_reg);

assign and_ln193_28_fu_3397_p2 = (icmp_ln195_12_reg_4079 & and_ln193_3_reg_3948_pp3_iter5_reg);

assign and_ln193_29_fu_3406_p2 = (icmp_ln195_13_fu_3401_p2 & and_ln193_4_reg_3955_pp3_iter5_reg);

assign and_ln193_2_fu_2429_p2 = (or_ln163_2_fu_2231_p2 & icmp_ln193_2_fu_2423_p2);

assign and_ln193_30_fu_3423_p2 = (icmp_ln195_14_fu_3417_p2 & and_ln193_5_reg_3962_pp3_iter5_reg);

assign and_ln193_3_fu_2441_p2 = (or_ln163_3_fu_2263_p2 & icmp_ln193_3_fu_2435_p2);

assign and_ln193_4_fu_2453_p2 = (or_ln163_4_fu_2295_p2 & icmp_ln193_4_fu_2447_p2);

assign and_ln193_5_fu_2465_p2 = (or_ln163_5_fu_2327_p2 & icmp_ln193_5_fu_2459_p2);

assign and_ln193_6_fu_2477_p2 = (or_ln163_6_fu_2359_p2 & icmp_ln193_6_fu_2471_p2);

assign and_ln193_7_fu_2489_p2 = (or_ln163_7_fu_2391_p2 & icmp_ln193_7_fu_2483_p2);

assign and_ln193_8_fu_2930_p2 = (or_ln170_reg_3919 & icmp_ln193_8_fu_2925_p2);

assign and_ln193_9_fu_2973_p2 = (or_ln170_1_fu_2647_p2 & icmp_ln193_9_fu_2967_p2);

assign and_ln193_fu_2853_p2 = (or_ln163_reg_3908 & icmp_ln193_reg_3929);

assign and_ln203_1_fu_3476_p2 = (or_ln203_12_fu_3470_p2 & and_ln193_6_reg_3969_pp3_iter5_reg);

assign and_ln203_fu_3459_p2 = (icmp_ln198_fu_3453_p2 & and_ln193_7_reg_3975_pp3_iter5_reg);

assign and_ln277_fu_1734_p2 = (icmp_ln882_2_fu_1728_p2 & cmp_i_i296_i_reg_3741);

assign and_ln443_1_fu_3518_p2 = (or_ln443_fu_3392_p2 & icmp_ln882_2_reg_3820_pp3_iter5_reg);

assign and_ln443_fu_3382_p2 = (icmp_ln886_reg_3883_pp3_iter5_reg & and_ln277_reg_3833_pp3_iter5_reg);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & ((img_gray_src_4221_empty_n == 1'b0) | ((icmp_ln541_reg_3665 == 1'd0) & (img_rgb_src_4219_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & ((img_gray_src_4221_empty_n == 1'b0) | ((icmp_ln541_reg_3665 == 1'd0) & (img_rgb_src_4219_empty_n == 1'b0))));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = (((ap_enable_reg_pp3_iter6 == 1'b1) & (((icmp_ln886_2_reg_3838_pp3_iter5_reg == 1'd1) & (img_gray_dst_4222_full_n == 1'b0)) | ((img_rgb_dst_4220_full_n == 1'b0) & (ap_predicate_op585_write_state17 == 1'b1)) | ((img_rgb_dst_4220_full_n == 1'b0) & (ap_predicate_op582_write_state17 == 1'b1)))) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (((img_rgb_src_4219_empty_n == 1'b0) & (ap_predicate_op214_read_state12 == 1'b1)) | ((img_gray_src_4221_empty_n == 1'b0) & (ap_predicate_op190_read_state12 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = (((ap_enable_reg_pp3_iter6 == 1'b1) & (((icmp_ln886_2_reg_3838_pp3_iter5_reg == 1'd1) & (img_gray_dst_4222_full_n == 1'b0)) | ((img_rgb_dst_4220_full_n == 1'b0) & (ap_predicate_op585_write_state17 == 1'b1)) | ((img_rgb_dst_4220_full_n == 1'b0) & (ap_predicate_op582_write_state17 == 1'b1)))) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (((img_rgb_src_4219_empty_n == 1'b0) & (ap_predicate_op214_read_state12 == 1'b1)) | ((img_gray_src_4221_empty_n == 1'b0) & (ap_predicate_op190_read_state12 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = (((ap_enable_reg_pp3_iter6 == 1'b1) & (((icmp_ln886_2_reg_3838_pp3_iter5_reg == 1'd1) & (img_gray_dst_4222_full_n == 1'b0)) | ((img_rgb_dst_4220_full_n == 1'b0) & (ap_predicate_op585_write_state17 == 1'b1)) | ((img_rgb_dst_4220_full_n == 1'b0) & (ap_predicate_op582_write_state17 == 1'b1)))) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (((img_rgb_src_4219_empty_n == 1'b0) & (ap_predicate_op214_read_state12 == 1'b1)) | ((img_gray_src_4221_empty_n == 1'b0) & (ap_predicate_op190_read_state12 == 1'b1)))));
end

assign ap_block_state11_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp3_stage0_iter1 = (((img_rgb_src_4219_empty_n == 1'b0) & (ap_predicate_op214_read_state12 == 1'b1)) | ((img_gray_src_4221_empty_n == 1'b0) & (ap_predicate_op190_read_state12 == 1'b1)));
end

assign ap_block_state13_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp3_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp3_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp3_stage0_iter6 = (((icmp_ln886_2_reg_3838_pp3_iter5_reg == 1'd1) & (img_gray_dst_4222_full_n == 1'b0)) | ((img_rgb_dst_4220_full_n == 1'b0) & (ap_predicate_op585_write_state17 == 1'b1)) | ((img_rgb_dst_4220_full_n == 1'b0) & (ap_predicate_op582_write_state17 == 1'b1)));
end

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp1_stage0_iter1 = ((img_gray_src_4221_empty_n == 1'b0) | ((icmp_ln541_reg_3665 == 1'd0) & (img_rgb_src_4219_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_819 = (((icmp_ln886_2_reg_3838_pp3_iter2_reg == 1'd1) & (icmp_ln271_reg_3811_pp3_iter2_reg == 1'd0)) | ((cmp_i_i_i_reg_3893 == 1'd0) & (icmp_ln271_reg_3811_pp3_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_824 = ((cmp_i_i_i_reg_3893 == 1'd1) & (icmp_ln886_2_reg_3838_pp3_iter2_reg == 1'd0) & (icmp_ln271_reg_3811_pp3_iter2_reg == 1'd0));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 = row_ind_V_0_2_reg_551;

assign ap_phi_reg_pp3_iter0_src_buf_V_0_2_1_reg_1435 = 'bx;

assign ap_phi_reg_pp3_iter0_src_buf_V_1_1_1_reg_1423 = 'bx;

assign ap_phi_reg_pp3_iter0_src_buf_V_2_0_1_reg_1411 = 'bx;

assign ap_phi_reg_pp3_iter0_src_buf_V_3_0_1_reg_1399 = 'bx;

assign ap_phi_reg_pp3_iter0_src_buf_V_4_0_1_reg_1387 = 'bx;

assign ap_phi_reg_pp3_iter0_src_buf_V_5_1_1_reg_1375 = 'bx;

assign ap_phi_reg_pp3_iter0_src_buf_V_6_2_1_reg_1363 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_0_3_1_reg_1274 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_0_4_1_reg_1262 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_1_2_1_reg_1250 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_1_3_1_reg_1238 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_1_4_1_reg_1226 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_2_1_1_reg_1214 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_2_2_1_reg_1202 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_2_3_1_reg_1190 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_2_4_1_reg_1178 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_3_1_1_reg_1166 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_3_2_1_reg_1154 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_3_3_1_reg_1142 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_3_4_1_reg_1130 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_4_1_1_reg_1118 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_4_2_1_reg_1106 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_4_3_1_reg_1094 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_4_4_1_reg_1082 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_5_2_1_reg_1070 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_5_3_1_reg_1058 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_5_4_1_reg_1046 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_6_3_1_reg_1034 = 'bx;

assign ap_phi_reg_pp3_iter3_src_buf_V_6_4_1_reg_1022 = 'bx;

always @ (*) begin
    ap_predicate_op190_read_state12 = ((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0));
end

always @ (*) begin
    ap_predicate_op214_read_state12 = ((1'd1 == and_ln277_reg_3833) & (icmp_ln271_reg_3811 == 1'd0));
end

always @ (*) begin
    ap_predicate_op582_write_state17 = ((icmp_ln874_reg_3737 == 1'd0) & (icmp_ln886_2_reg_3838_pp3_iter5_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op585_write_state17 = ((icmp_ln874_reg_3737 == 1'd1) & (icmp_ln886_2_reg_3838_pp3_iter5_reg == 1'd1));
end

assign buf_0_V_address0 = conv_i182_i_fu_1757_p1;

assign buf_1_V_address0 = conv_i182_i_fu_1757_p1;

assign buf_2_V_address0 = conv_i182_i_fu_1757_p1;

assign buf_3_V_address0 = conv_i182_i_fu_1757_p1;

assign buf_4_V_address0 = conv_i182_i_fu_1757_p1;

assign buf_5_V_address0 = conv_i182_i_fu_1757_p1;

assign buf_6_V_address0 = conv_i182_i_fu_1757_p1;

assign cmp_i_i230_i_5_fu_1658_p2 = ((sub_i242_i_cast_fu_1626_p2 < 11'd5) ? 1'b1 : 1'b0);

assign cmp_i_i230_i_6_fu_1670_p2 = (($signed(sub_i_i259_i_fu_1620_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign cmp_i_i285_i_fu_1610_p2 = ((empty_30_reg_672 > 11'd1079) ? 1'b1 : 1'b0);

assign cmp_i_i296_i_fu_1604_p2 = ((empty_30_reg_672 < 11'd1080) ? 1'b1 : 1'b0);

assign cmp_i_i84_i_not_fu_1682_p2 = ((empty_30_reg_672 < 11'd6) ? 1'b1 : 1'b0);

assign cmp_i_i_i_fu_1780_p2 = ((empty_32_reg_684_pp3_iter1_reg == 11'd0) ? 1'b1 : 1'b0);

assign conv_i116_fu_1576_p1 = empty_29_reg_584;

assign conv_i182_i_fu_1757_p1 = empty_32_reg_684_pp3_iter1_reg;

assign empty_31_fu_1632_p1 = sub_i242_i_cast_fu_1626_p2[2:0];

assign icmp_fu_1646_p2 = ((tmp_fu_1636_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln163_1_fu_2181_p2 = (($signed(sub_ln1351_1_fu_2041_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln163_2_fu_2213_p2 = (($signed(sub_ln1351_2_fu_2051_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln163_3_fu_2245_p2 = (($signed(sub_ln1351_3_fu_2061_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln163_4_fu_2277_p2 = (($signed(sub_ln1351_4_fu_2071_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln163_5_fu_2309_p2 = (($signed(sub_ln1351_5_fu_2081_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln163_6_fu_2341_p2 = (($signed(sub_ln1351_6_fu_2091_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln163_7_fu_2373_p2 = (($signed(sub_ln1351_7_fu_2101_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln163_fu_2117_p2 = (($signed(sub_ln1351_fu_2031_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln165_1_fu_2186_p2 = (($signed(sub_ln1351_1_fu_2041_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln165_2_fu_2218_p2 = (($signed(sub_ln1351_2_fu_2051_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln165_3_fu_2250_p2 = (($signed(sub_ln1351_3_fu_2061_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln165_4_fu_2282_p2 = (($signed(sub_ln1351_4_fu_2071_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln165_5_fu_2314_p2 = (($signed(sub_ln1351_5_fu_2081_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln165_6_fu_2346_p2 = (($signed(sub_ln1351_6_fu_2091_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln165_7_fu_2378_p2 = (($signed(sub_ln1351_7_fu_2101_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_2122_p2 = (($signed(sub_ln1351_fu_2031_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln170_1_fu_2629_p2 = (($signed(sub_ln1351_9_fu_2570_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln170_2_fu_2661_p2 = (($signed(sub_ln1351_10_fu_2579_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln170_3_fu_2693_p2 = (($signed(sub_ln1351_11_fu_2588_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln170_4_fu_2725_p2 = (($signed(sub_ln1351_12_fu_2597_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln170_5_fu_2757_p2 = (($signed(sub_ln1351_13_fu_2606_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln170_6_fu_2789_p2 = (($signed(sub_ln1351_14_fu_2615_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln170_7_fu_2821_p2 = (($signed(sub_ln1351_15_fu_2624_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln170_fu_2149_p2 = (($signed(sub_ln1351_8_fu_2111_p2) > $signed(zext_ln37_reg_3693)) ? 1'b1 : 1'b0);

assign icmp_ln172_1_fu_2634_p2 = (($signed(sub_ln1351_9_fu_2570_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln172_2_fu_2666_p2 = (($signed(sub_ln1351_10_fu_2579_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln172_3_fu_2698_p2 = (($signed(sub_ln1351_11_fu_2588_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln172_4_fu_2730_p2 = (($signed(sub_ln1351_12_fu_2597_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln172_5_fu_2762_p2 = (($signed(sub_ln1351_13_fu_2606_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln172_6_fu_2794_p2 = (($signed(sub_ln1351_14_fu_2615_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln172_7_fu_2826_p2 = (($signed(sub_ln1351_15_fu_2624_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_2154_p2 = (($signed(sub_ln1351_8_fu_2111_p2) < $signed(sub_i_i30_reg_3713)) ? 1'b1 : 1'b0);

assign icmp_ln193_10_fu_2999_p2 = ((select_ln170_5_fu_2685_p3 == select_ln170_7_fu_2717_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_11_fu_3043_p2 = ((select_ln170_7_fu_2717_p3 == select_ln170_9_fu_2749_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_12_fu_3069_p2 = ((select_ln170_9_fu_2749_p3 == select_ln170_11_fu_2781_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_13_fu_3087_p2 = ((select_ln170_11_fu_2781_p3 == select_ln170_13_fu_2813_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_14_fu_3099_p2 = ((select_ln170_13_fu_2813_p3 == select_ln170_15_fu_2845_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_15_fu_3111_p2 = ((select_ln170_15_fu_2845_p3 == select_ln163_1_reg_3914) ? 1'b1 : 1'b0);

assign icmp_ln193_1_fu_2411_p2 = ((select_ln163_3_fu_2205_p3 == select_ln163_5_fu_2237_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_2_fu_2423_p2 = ((select_ln163_5_fu_2237_p3 == select_ln163_7_fu_2269_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_3_fu_2435_p2 = ((select_ln163_7_fu_2269_p3 == select_ln163_9_fu_2301_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_4_fu_2447_p2 = ((select_ln163_9_fu_2301_p3 == select_ln163_11_fu_2333_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_5_fu_2459_p2 = ((select_ln163_11_fu_2333_p3 == select_ln163_13_fu_2365_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_6_fu_2471_p2 = ((select_ln163_13_fu_2365_p3 == select_ln163_15_fu_2397_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_7_fu_2483_p2 = ((select_ln163_15_fu_2397_p3 == select_ln170_1_fu_2173_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_8_fu_2925_p2 = ((select_ln170_1_reg_3924 == select_ln170_3_fu_2653_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_9_fu_2967_p2 = ((select_ln170_3_fu_2653_p3 == select_ln170_5_fu_2685_p3) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_2405_p2 = ((select_ln163_1_fu_2141_p3 == select_ln163_3_fu_2205_p3) ? 1'b1 : 1'b0);

assign icmp_ln195_10_fu_3265_p2 = ((select_ln193_12_fu_3258_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_11_fu_3289_p2 = ((add_ln194_5_fu_3283_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_12_fu_3313_p2 = ((select_ln193_14_fu_3306_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_13_fu_3401_p2 = ((add_ln194_6_reg_4084 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_14_fu_3417_p2 = ((select_ln193_16_fu_3411_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_15_fu_3441_p2 = ((add_ln194_7_fu_3435_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_1_fu_2941_p2 = ((add_ln194_fu_2935_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_2_fu_2979_p2 = ((select_ln193_4_fu_2959_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_3_fu_3017_p2 = ((add_ln194_1_fu_3011_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_4_fu_3055_p2 = ((select_ln193_6_fu_3035_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_5_fu_3148_p2 = ((add_ln194_2_fu_3143_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_6_fu_3165_p2 = ((select_ln193_8_fu_3159_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_7_fu_3193_p2 = ((add_ln194_3_fu_3187_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_8_fu_3217_p2 = ((select_ln193_10_fu_3210_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_9_fu_3241_p2 = ((add_ln194_4_fu_3235_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln195_fu_2907_p2 = ((select_ln193_fu_2900_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln198_fu_3453_p2 = ((add_ln198_7_fu_3447_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1716_p2 = ((ap_phi_mux_empty_32_phi_fu_688_p4 == 11'd1923) ? 1'b1 : 1'b0);

assign icmp_ln541_fu_1534_p2 = ((ap_phi_mux_empty_phi_fu_576_p4 == 11'd1920) ? 1'b1 : 1'b0);

assign icmp_ln554_fu_1564_p2 = ((empty_29_reg_584 == 11'd1920) ? 1'b1 : 1'b0);

assign icmp_ln568_fu_1592_p2 = ((empty_30_reg_672 == 11'd1083) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_1598_p2 = ((empty_30_reg_672 == 11'd3) ? 1'b1 : 1'b0);

assign icmp_ln882_1_fu_1525_p2 = ((init_buf_reg_562 < wide_trip_count_reg_3652) ? 1'b1 : 1'b0);

assign icmp_ln882_2_fu_1728_p2 = ((ap_phi_mux_empty_32_phi_fu_688_p4 < 11'd1920) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_1468_p2 = ((row_ind_V_0_2_reg_551 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln886_1_fu_1774_p2 = ((empty_32_reg_684_pp3_iter1_reg > 11'd1919) ? 1'b1 : 1'b0);

assign icmp_ln886_2_fu_1739_p2 = ((ap_phi_mux_empty_32_phi_fu_688_p4 > 11'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1768_p2 = ((empty_32_reg_684_pp3_iter1_reg > 11'd5) ? 1'b1 : 1'b0);

assign img_gray_dst_4222_din = ((or_ln448_fu_3531_p2[0:0] === 1'b1) ? 8'd0 : select_ln443_fu_3523_p3);

assign init_row_ind_fu_1474_p2 = (row_ind_V_0_2_reg_551 + 3'd1);

assign or_ln163_1_fu_2199_p2 = (icmp_ln165_1_fu_2186_p2 | icmp_ln163_1_fu_2181_p2);

assign or_ln163_2_fu_2231_p2 = (icmp_ln165_2_fu_2218_p2 | icmp_ln163_2_fu_2213_p2);

assign or_ln163_3_fu_2263_p2 = (icmp_ln165_3_fu_2250_p2 | icmp_ln163_3_fu_2245_p2);

assign or_ln163_4_fu_2295_p2 = (icmp_ln165_4_fu_2282_p2 | icmp_ln163_4_fu_2277_p2);

assign or_ln163_5_fu_2327_p2 = (icmp_ln165_5_fu_2314_p2 | icmp_ln163_5_fu_2309_p2);

assign or_ln163_6_fu_2359_p2 = (icmp_ln165_6_fu_2346_p2 | icmp_ln163_6_fu_2341_p2);

assign or_ln163_7_fu_2391_p2 = (icmp_ln165_7_fu_2378_p2 | icmp_ln163_7_fu_2373_p2);

assign or_ln163_fu_2135_p2 = (icmp_ln165_fu_2122_p2 | icmp_ln163_fu_2117_p2);

assign or_ln170_1_fu_2647_p2 = (icmp_ln172_1_fu_2634_p2 | icmp_ln170_1_fu_2629_p2);

assign or_ln170_2_fu_2679_p2 = (icmp_ln172_2_fu_2666_p2 | icmp_ln170_2_fu_2661_p2);

assign or_ln170_3_fu_2711_p2 = (icmp_ln172_3_fu_2698_p2 | icmp_ln170_3_fu_2693_p2);

assign or_ln170_4_fu_2743_p2 = (icmp_ln172_4_fu_2730_p2 | icmp_ln170_4_fu_2725_p2);

assign or_ln170_5_fu_2775_p2 = (icmp_ln172_5_fu_2762_p2 | icmp_ln170_5_fu_2757_p2);

assign or_ln170_6_fu_2807_p2 = (icmp_ln172_6_fu_2794_p2 | icmp_ln170_6_fu_2789_p2);

assign or_ln170_7_fu_2839_p2 = (icmp_ln172_7_fu_2826_p2 | icmp_ln170_7_fu_2821_p2);

assign or_ln170_fu_2167_p2 = (icmp_ln172_fu_2154_p2 | icmp_ln170_fu_2149_p2);

assign or_ln203_10_fu_3373_p2 = (or_ln203_9_fu_3367_p2 | or_ln203_8_fu_3361_p2);

assign or_ln203_11_fu_3464_p2 = (and_ln193_29_fu_3406_p2 | and_ln193_28_fu_3397_p2);

assign or_ln203_12_fu_3470_p2 = (icmp_ln195_15_fu_3441_p2 | and_ln203_fu_3459_p2);

assign or_ln203_13_fu_3481_p2 = (and_ln203_1_fu_3476_p2 | and_ln193_30_fu_3423_p2);

assign or_ln203_14_fu_3487_p2 = (or_ln203_13_fu_3481_p2 | or_ln203_11_fu_3464_p2);

assign or_ln203_15_fu_3493_p2 = (or_ln203_14_fu_3487_p2 | or_ln203_10_reg_4099);

assign or_ln203_1_fu_3121_p2 = (and_ln193_17_fu_2953_p2 | and_ln193_16_fu_2913_p2);

assign or_ln203_2_fu_3127_p2 = (and_ln193_19_fu_3029_p2 | and_ln193_18_fu_2985_p2);

assign or_ln203_3_fu_3133_p2 = (or_ln203_2_fu_3127_p2 | or_ln203_1_fu_3121_p2);

assign or_ln203_4_fu_3338_p2 = (and_ln193_21_fu_3154_p2 | and_ln193_20_fu_3139_p2);

assign or_ln203_5_fu_3344_p2 = (and_ln193_23_fu_3205_p2 | and_ln193_22_fu_3171_p2);

assign or_ln203_6_fu_3350_p2 = (or_ln203_5_fu_3344_p2 | or_ln203_4_fu_3338_p2);

assign or_ln203_7_fu_3356_p2 = (or_ln203_6_fu_3350_p2 | or_ln203_3_reg_4074);

assign or_ln203_8_fu_3361_p2 = (and_ln193_25_fu_3253_p2 | and_ln193_24_fu_3223_p2);

assign or_ln203_9_fu_3367_p2 = (and_ln193_27_fu_3301_p2 | and_ln193_26_fu_3271_p2);

assign or_ln203_fu_3498_p2 = (or_ln203_7_reg_4094 | or_ln203_15_fu_3493_p2);

assign or_ln443_fu_3392_p2 = (xor_ln443_fu_3386_p2 | cmp_i_i84_i_not_reg_3771);

assign or_ln448_fu_3531_p2 = (icmp_ln886_1_reg_3888_pp3_iter5_reg | cmp_i_i285_i_reg_3746);

assign p_cast_33_fu_3503_p3 = ((or_ln203_fu_3498_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_cast_fu_1616_p1 = empty_30_reg_672;

assign pixel_src2_V_address0 = zext_ln538_2_fu_1745_p1;

assign pixel_src2_V_address1 = conv_i182_i_reg_3842_pp3_iter4_reg;

assign select_ln163_10_fu_2319_p3 = ((icmp_ln163_5_fu_2309_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln163_11_fu_2333_p3 = ((or_ln163_5_fu_2327_p2[0:0] === 1'b1) ? select_ln163_10_fu_2319_p3 : 2'd0);

assign select_ln163_12_fu_2351_p3 = ((icmp_ln163_6_fu_2341_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln163_13_fu_2365_p3 = ((or_ln163_6_fu_2359_p2[0:0] === 1'b1) ? select_ln163_12_fu_2351_p3 : 2'd0);

assign select_ln163_14_fu_2383_p3 = ((icmp_ln163_7_fu_2373_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln163_15_fu_2397_p3 = ((or_ln163_7_fu_2391_p2[0:0] === 1'b1) ? select_ln163_14_fu_2383_p3 : 2'd0);

assign select_ln163_1_fu_2141_p3 = ((or_ln163_fu_2135_p2[0:0] === 1'b1) ? select_ln163_fu_2127_p3 : 2'd0);

assign select_ln163_2_fu_2191_p3 = ((icmp_ln163_1_fu_2181_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln163_3_fu_2205_p3 = ((or_ln163_1_fu_2199_p2[0:0] === 1'b1) ? select_ln163_2_fu_2191_p3 : 2'd0);

assign select_ln163_4_fu_2223_p3 = ((icmp_ln163_2_fu_2213_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln163_5_fu_2237_p3 = ((or_ln163_2_fu_2231_p2[0:0] === 1'b1) ? select_ln163_4_fu_2223_p3 : 2'd0);

assign select_ln163_6_fu_2255_p3 = ((icmp_ln163_3_fu_2245_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln163_7_fu_2269_p3 = ((or_ln163_3_fu_2263_p2[0:0] === 1'b1) ? select_ln163_6_fu_2255_p3 : 2'd0);

assign select_ln163_8_fu_2287_p3 = ((icmp_ln163_4_fu_2277_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln163_9_fu_2301_p3 = ((or_ln163_4_fu_2295_p2[0:0] === 1'b1) ? select_ln163_8_fu_2287_p3 : 2'd0);

assign select_ln163_fu_2127_p3 = ((icmp_ln163_fu_2117_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln170_10_fu_2767_p3 = ((icmp_ln170_5_fu_2757_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln170_11_fu_2781_p3 = ((or_ln170_5_fu_2775_p2[0:0] === 1'b1) ? select_ln170_10_fu_2767_p3 : 2'd0);

assign select_ln170_12_fu_2799_p3 = ((icmp_ln170_6_fu_2789_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln170_13_fu_2813_p3 = ((or_ln170_6_fu_2807_p2[0:0] === 1'b1) ? select_ln170_12_fu_2799_p3 : 2'd0);

assign select_ln170_14_fu_2831_p3 = ((icmp_ln170_7_fu_2821_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln170_15_fu_2845_p3 = ((or_ln170_7_fu_2839_p2[0:0] === 1'b1) ? select_ln170_14_fu_2831_p3 : 2'd0);

assign select_ln170_1_fu_2173_p3 = ((or_ln170_fu_2167_p2[0:0] === 1'b1) ? select_ln170_fu_2159_p3 : 2'd0);

assign select_ln170_2_fu_2639_p3 = ((icmp_ln170_1_fu_2629_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln170_3_fu_2653_p3 = ((or_ln170_1_fu_2647_p2[0:0] === 1'b1) ? select_ln170_2_fu_2639_p3 : 2'd0);

assign select_ln170_4_fu_2671_p3 = ((icmp_ln170_2_fu_2661_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln170_5_fu_2685_p3 = ((or_ln170_2_fu_2679_p2[0:0] === 1'b1) ? select_ln170_4_fu_2671_p3 : 2'd0);

assign select_ln170_6_fu_2703_p3 = ((icmp_ln170_3_fu_2693_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln170_7_fu_2717_p3 = ((or_ln170_3_fu_2711_p2[0:0] === 1'b1) ? select_ln170_6_fu_2703_p3 : 2'd0);

assign select_ln170_8_fu_2735_p3 = ((icmp_ln170_4_fu_2725_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln170_9_fu_2749_p3 = ((or_ln170_4_fu_2743_p2[0:0] === 1'b1) ? select_ln170_8_fu_2735_p3 : 2'd0);

assign select_ln170_fu_2159_p3 = ((icmp_ln170_fu_2149_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln193_10_fu_3210_p3 = ((and_ln193_14_reg_4062[0:0] === 1'b1) ? add_ln198_3_fu_3199_p2 : 5'd2);

assign select_ln193_11_fu_3228_p3 = ((and_ln193_15_reg_4068[0:0] === 1'b1) ? select_ln193_10_fu_3210_p3 : 5'd1);

assign select_ln193_12_fu_3258_p3 = ((and_ln193_reg_4024[0:0] === 1'b1) ? add_ln198_4_fu_3247_p2 : 5'd2);

assign select_ln193_13_fu_3276_p3 = ((and_ln193_1_reg_3934_pp3_iter4_reg[0:0] === 1'b1) ? select_ln193_12_fu_3258_p3 : 5'd1);

assign select_ln193_14_fu_3306_p3 = ((and_ln193_2_reg_3941_pp3_iter4_reg[0:0] === 1'b1) ? add_ln198_5_fu_3295_p2 : 5'd2);

assign select_ln193_15_fu_3319_p3 = ((and_ln193_3_reg_3948_pp3_iter4_reg[0:0] === 1'b1) ? select_ln193_14_fu_3306_p3 : 5'd1);

assign select_ln193_16_fu_3411_p3 = ((and_ln193_4_reg_3955_pp3_iter5_reg[0:0] === 1'b1) ? add_ln198_6_reg_4089 : 5'd2);

assign select_ln193_17_fu_3428_p3 = ((and_ln193_5_reg_3962_pp3_iter5_reg[0:0] === 1'b1) ? select_ln193_16_fu_3411_p3 : 5'd1);

assign select_ln193_1_fu_2865_p3 = ((and_ln193_1_reg_3934[0:0] === 1'b1) ? select_ln198_fu_2857_p3 : 4'd7);

assign select_ln193_2_fu_2886_p3 = ((and_ln193_4_reg_3955[0:0] === 1'b1) ? select_ln198_2_fu_2879_p3 : 4'd4);

assign select_ln193_3_fu_2918_p3 = ((and_ln193_7_reg_3975[0:0] === 1'b1) ? select_ln193_fu_2900_p3 : 4'd1);

assign select_ln193_4_fu_2959_p3 = ((and_ln193_8_fu_2930_p2[0:0] === 1'b1) ? add_ln198_fu_2947_p2 : 4'd2);

assign select_ln193_5_fu_2991_p3 = ((and_ln193_9_fu_2973_p2[0:0] === 1'b1) ? select_ln193_4_fu_2959_p3 : 4'd1);

assign select_ln193_6_fu_3035_p3 = ((and_ln193_10_fu_3005_p2[0:0] === 1'b1) ? add_ln198_1_fu_3023_p2 : 4'd2);

assign select_ln193_7_fu_3061_p3 = ((and_ln193_11_fu_3049_p2[0:0] === 1'b1) ? select_ln193_6_fu_3035_p3 : 4'd1);

assign select_ln193_8_fu_3159_p3 = ((and_ln193_12_reg_4045[0:0] === 1'b1) ? add_ln198_2_reg_4051 : 4'd2);

assign select_ln193_9_fu_3176_p3 = ((and_ln193_13_reg_4056[0:0] === 1'b1) ? select_ln193_8_fu_3159_p3 : 4'd1);

assign select_ln193_fu_2900_p3 = ((and_ln193_6_reg_3969[0:0] === 1'b1) ? select_ln198_3_fu_2893_p3 : 4'd2);

assign select_ln198_1_fu_2872_p3 = ((and_ln193_2_reg_3941[0:0] === 1'b1) ? select_ln193_1_fu_2865_p3 : 4'd6);

assign select_ln198_2_fu_2879_p3 = ((and_ln193_3_reg_3948[0:0] === 1'b1) ? select_ln198_1_fu_2872_p3 : 4'd5);

assign select_ln198_3_fu_2893_p3 = ((and_ln193_5_reg_3962[0:0] === 1'b1) ? select_ln193_2_fu_2886_p3 : 4'd3);

assign select_ln198_fu_2857_p3 = ((and_ln193_fu_2853_p2[0:0] === 1'b1) ? 4'd9 : 4'd8);

assign select_ln443_fu_3523_p3 = ((and_ln443_1_fu_3518_p2[0:0] === 1'b1) ? arraydecay88282_load_05397_fu_228 : select_ln882_fu_3511_p3);

assign select_ln448_fu_3535_p3 = ((or_ln448_fu_3531_p2[0:0] === 1'b1) ? 8'd0 : select_ln443_fu_3523_p3);

assign select_ln882_fu_3511_p3 = ((icmp_ln882_2_reg_3820_pp3_iter5_reg[0:0] === 1'b1) ? p_cast_33_fu_3503_p3 : arraydecay88282_load_05397_fu_228);

assign spec_select5220_fu_1652_p2 = (icmp_fu_1646_p2 & cmp_i_i285_i_fu_1610_p2);

assign spec_select5236_fu_1664_p2 = (cmp_i_i285_i_fu_1610_p2 & cmp_i_i230_i_5_fu_1658_p2);

assign spec_select5252_fu_1676_p2 = (cmp_i_i285_i_fu_1610_p2 & cmp_i_i230_i_6_fu_1670_p2);

assign src_buf_V_0_5_fu_2557_p3 = ((icmp_ln882_2_reg_3820_pp3_iter2_reg[0:0] === 1'b1) ? src_buf_V_0_6_fu_1786_p9 : ap_phi_mux_src_buf_V_0_6_3_phi_fu_992_p4);

assign src_buf_V_1_5_fu_2547_p3 = ((icmp_ln882_2_reg_3820_pp3_iter2_reg[0:0] === 1'b1) ? src_buf_V_1_6_fu_1805_p9 : ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4);

assign src_buf_V_2_5_fu_2536_p3 = ((icmp_ln882_2_reg_3820_pp3_iter2_reg[0:0] === 1'b1) ? src_buf_V_2_6_fu_1824_p9 : ap_phi_mux_src_buf_V_2_6_3_phi_fu_891_p4);

assign src_buf_V_3_5_fu_2525_p3 = ((icmp_ln882_2_reg_3820_pp3_iter2_reg[0:0] === 1'b1) ? src_buf_V_3_6_fu_1843_p9 : ap_phi_mux_src_buf_V_3_6_3_phi_fu_835_p4);

assign src_buf_V_4_5_fu_2514_p3 = ((icmp_ln882_2_reg_3820_pp3_iter2_reg[0:0] === 1'b1) ? src_buf_V_4_6_fu_1924_p3 : ap_phi_mux_src_buf_V_4_6_3_phi_fu_779_p4);

assign src_buf_V_4_6_fu_1924_p3 = ((spec_select5220_reg_3756[0:0] === 1'b1) ? tmp_6_fu_1885_p9 : tmp_7_fu_1905_p9);

assign src_buf_V_5_5_fu_2504_p3 = ((icmp_ln882_2_reg_3820_pp3_iter2_reg[0:0] === 1'b1) ? src_buf_V_5_6_fu_1970_p3 : ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4);

assign src_buf_V_5_6_fu_1970_p3 = ((spec_select5236_reg_3761[0:0] === 1'b1) ? tmp_8_fu_1931_p9 : tmp_9_fu_1951_p9);

assign src_buf_V_6_4_fu_2495_p3 = ((icmp_ln882_2_reg_3820_pp3_iter2_reg[0:0] === 1'b1) ? src_buf_V_6_6_fu_2016_p3 : ap_phi_mux_src_buf_V_6_6_3_phi_fu_700_p4);

assign src_buf_V_6_6_fu_2016_p3 = ((spec_select5252_reg_3766[0:0] === 1'b1) ? tmp_s_fu_1977_p9 : tmp_1_fu_1997_p9);

assign sub_i242_i_cast_fu_1626_p2 = ($signed(11'd1085) - $signed(empty_30_reg_672));

assign sub_i_i259_i_fu_1620_p2 = ($signed(12'd3017) + $signed(p_cast_fu_1616_p1));

assign sub_i_i30_fu_1586_p2 = (9'd0 - zext_ln37_fu_1583_p1);

assign sub_ln1351_10_fu_2579_p2 = (zext_ln1351_reg_3897 - zext_ln1351_11_fu_2575_p1);

assign sub_ln1351_11_fu_2588_p2 = (zext_ln1351_reg_3897 - zext_ln1351_12_fu_2584_p1);

assign sub_ln1351_12_fu_2597_p2 = (zext_ln1351_reg_3897 - zext_ln1351_13_fu_2593_p1);

assign sub_ln1351_13_fu_2606_p2 = (zext_ln1351_reg_3897 - zext_ln1351_14_fu_2602_p1);

assign sub_ln1351_14_fu_2615_p2 = (zext_ln1351_reg_3897 - zext_ln1351_15_fu_2611_p1);

assign sub_ln1351_15_fu_2624_p2 = (zext_ln1351_reg_3897 - zext_ln1351_16_fu_2620_p1);

assign sub_ln1351_1_fu_2041_p2 = (zext_ln1351_fu_2023_p1 - zext_ln1351_2_fu_2037_p1);

assign sub_ln1351_2_fu_2051_p2 = (zext_ln1351_fu_2023_p1 - zext_ln1351_3_fu_2047_p1);

assign sub_ln1351_3_fu_2061_p2 = (zext_ln1351_fu_2023_p1 - zext_ln1351_4_fu_2057_p1);

assign sub_ln1351_4_fu_2071_p2 = (zext_ln1351_fu_2023_p1 - zext_ln1351_5_fu_2067_p1);

assign sub_ln1351_5_fu_2081_p2 = (zext_ln1351_fu_2023_p1 - zext_ln1351_6_fu_2077_p1);

assign sub_ln1351_6_fu_2091_p2 = (zext_ln1351_fu_2023_p1 - zext_ln1351_7_fu_2087_p1);

assign sub_ln1351_7_fu_2101_p2 = (zext_ln1351_fu_2023_p1 - zext_ln1351_8_fu_2097_p1);

assign sub_ln1351_8_fu_2111_p2 = (zext_ln1351_fu_2023_p1 - zext_ln1351_9_fu_2107_p1);

assign sub_ln1351_9_fu_2570_p2 = (zext_ln1351_reg_3897 - zext_ln1351_10_fu_2566_p1);

assign sub_ln1351_fu_2031_p2 = (zext_ln1351_fu_2023_p1 - zext_ln1351_1_fu_2027_p1);

assign tmp_fu_1636_p4 = {{sub_i242_i_cast_fu_1626_p2[10:2]}};

assign trunc_ln324_1_fu_1688_p1 = row_ind_V_6_reg_660[2:0];

assign trunc_ln324_2_fu_1692_p1 = row_ind_V_0_reg_649[2:0];

assign trunc_ln324_3_fu_1696_p1 = row_ind_V_1_reg_638[2:0];

assign trunc_ln324_4_fu_1700_p1 = row_ind_V_2_reg_627[2:0];

assign trunc_ln324_5_fu_1704_p1 = row_ind_V_5_1_reg_595[2:0];

assign trunc_ln324_6_fu_1708_p1 = row_ind_V_4_reg_605[2:0];

assign trunc_ln324_7_fu_1712_p1 = row_ind_V_3_reg_616[2:0];

assign trunc_ln324_8_fu_1881_p1 = tmp_5_fu_1862_p9[2:0];

assign trunc_ln324_fu_1530_p1 = init_buf_reg_562[2:0];

assign wide_trip_count_fu_1522_p1 = row_ind_V_6_0_load_reg_3633;

assign xor_ln443_fu_3386_p2 = (1'd1 ^ and_ln443_fu_3382_p2);

assign zext_ln1351_10_fu_2566_p1 = ap_phi_mux_src_buf_V_6_2_0_phi_fu_1290_p4;

assign zext_ln1351_11_fu_2575_p1 = ap_phi_mux_src_buf_V_5_1_0_phi_fu_1301_p4;

assign zext_ln1351_12_fu_2584_p1 = ap_phi_mux_src_buf_V_4_0_0_phi_fu_1312_p4;

assign zext_ln1351_13_fu_2593_p1 = ap_phi_mux_src_buf_V_3_0_0_phi_fu_1323_p4;

assign zext_ln1351_14_fu_2602_p1 = ap_phi_mux_src_buf_V_2_0_0_phi_fu_1334_p4;

assign zext_ln1351_15_fu_2611_p1 = ap_phi_mux_src_buf_V_1_1_0_phi_fu_1345_p4;

assign zext_ln1351_16_fu_2620_p1 = ap_phi_mux_src_buf_V_0_2_0_phi_fu_1356_p4;

assign zext_ln1351_1_fu_2027_p1 = ap_phi_mux_src_buf_V_0_2_phi_fu_1014_p4;

assign zext_ln1351_2_fu_2037_p1 = ap_phi_mux_src_buf_V_0_3_phi_fu_1003_p4;

assign zext_ln1351_3_fu_2047_p1 = ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4;

assign zext_ln1351_4_fu_2057_p1 = src_buf_V_2_6_fu_1824_p9;

assign zext_ln1351_5_fu_2067_p1 = src_buf_V_3_6_fu_1843_p9;

assign zext_ln1351_6_fu_2077_p1 = src_buf_V_4_6_fu_1924_p3;

assign zext_ln1351_7_fu_2087_p1 = ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4;

assign zext_ln1351_8_fu_2097_p1 = ap_phi_mux_src_buf_V_6_3_phi_fu_711_p4;

assign zext_ln1351_9_fu_2107_p1 = ap_phi_mux_src_buf_V_6_2_phi_fu_722_p4;

assign zext_ln1351_fu_2023_p1 = ap_phi_mux_src_buf_V_3_2_phi_fu_857_p4;

assign zext_ln193_fu_3183_p1 = select_ln193_9_fu_3176_p3;

assign zext_ln304_fu_1480_p1 = row_ind_V_0_2_reg_551;

assign zext_ln37_fu_1583_p1 = p_threshold;

assign zext_ln538_1_fu_1546_p1 = empty_reg_572;

assign zext_ln538_2_fu_1745_p1 = empty_32_reg_684;

assign zext_ln538_fu_1519_p1 = row_ind_V_3_0_load_reg_3617;

always @ (posedge ap_clk) begin
    row_ind_V_0_0_load_reg_3602[12:3] <= 10'b0000000000;
    row_ind_V_1_0_load_reg_3607[12:3] <= 10'b0000000000;
    row_ind_V_2_0_load_reg_3612[12:3] <= 10'b0000000000;
    row_ind_V_3_0_load_reg_3617[12:3] <= 10'b0000000000;
    row_ind_V_4_0_load_reg_3623[12:3] <= 10'b0000000000;
    row_ind_V_5_0_load_reg_3628[12:3] <= 10'b0000000000;
    row_ind_V_6_0_load_reg_3633[12:3] <= 10'b0000000000;
    wide_trip_count_reg_3652[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln37_reg_3693[8] <= 1'b0;
    conv_i182_i_reg_3842[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    conv_i182_i_reg_3842_pp3_iter3_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    conv_i182_i_reg_3842_pp3_iter4_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1351_reg_3897[8] <= 1'b0;
    row_ind_V_0_0_fu_164[12:3] <= 10'b0000000000;
    row_ind_V_1_0_fu_168[12:3] <= 10'b0000000000;
    row_ind_V_2_0_fu_172[12:3] <= 10'b0000000000;
    row_ind_V_3_0_fu_176[12:3] <= 10'b0000000000;
    row_ind_V_4_0_fu_180[12:3] <= 10'b0000000000;
    row_ind_V_5_0_fu_184[12:3] <= 10'b0000000000;
    row_ind_V_6_0_fu_188[12:3] <= 10'b0000000000;
end

endmodule //detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s
