--+----------------------------------------------------------------------------
--|
--| NAMING CONVENSIONS :
--|
--|    xb_<port name>           = off-chip bidirectional port ( _pads file )
--|    xi_<port name>           = off-chip input port         ( _pads file )
--|    xo_<port name>           = off-chip output port        ( _pads file )
--|    b_<port name>            = on-chip bidirectional port
--|    i_<port name>            = on-chip input port
--|    o_<port name>            = on-chip output port
--|    c_<signal name>          = combinatorial signal
--|    f_<signal name>          = synchronous signal
--|    ff_<signal name>         = pipeline stage (ff_, fff_, etc.)
--|    <signal name>_n          = active low signal
--|    w_<signal name>          = top level wiring signal
--|    g_<generic name>         = generic
--|    k_<constant name>        = constant
--|    v_<variable name>        = variable
--|    sm_<state machine type>  = state machine type definition
--|    s_<signal name>          = state name
--|
--+----------------------------------------------------------------------------
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;

entity top_basys3 is
    port(
        -- inputs
        clk     :   in std_logic; -- native 100MHz FPGA clock
        sw      :   in std_logic_vector(7 downto 0); -- operands and opcode
        btnU    :   in std_logic; -- reset
        btnC    :   in std_logic; -- fsm cycle
        
        -- outputs
        led :   out std_logic_vector(15 downto 0);
        -- 7-segment display segments (active-low cathodes)
        seg :   out std_logic_vector(6 downto 0);
        -- 7-segment display active-low enables (anodes)
        an  :   out std_logic_vector(3 downto 0)
    );
end top_basys3;

architecture top_basys3_arch of top_basys3 is 
  
	-- declare components and signals
	constant k_data_width : natural  := 4;

    signal w_clk : std_logic;
    signal w_adv : std_logic;
    signal w_cycle : std_logic_vector(3 downto 0);
    signal w_o_result : std_logic_vector(7 downto 0);
    signal w_o_sign : std_logic_vector(3 downto 0);
    signal w_o_sel : std_logic_vector(3 downto 0);
    signal w_o_seg : std_logic_vector(6 downto 0);
    signal w_o_data : std_logic_vector(3 downto 0);
    
    signal w_bin : std_logic_vector(7 downto 0);
    
    --signal w_sign : std_logic_vector(3 downto 0);
    signal w_hund : std_logic_vector(3 downto 0);
    signal w_tens : std_logic_vector(3 downto 0);
    signal w_ones : std_logic_vector(3 downto 0);
    
    signal w_A : std_logic_vector(7 downto 0);
    signal w_B : std_logic_vector(7 downto 0);
    
    signal w_neg : std_logic_vector(6 downto 0);
    signal w_seg : std_logic_vector(6 downto 0);
  
	-- component declarations
	
	component button_debounce is
	   Port(
	        clk: in  STD_LOGIC;
			reset : in  STD_LOGIC;
			button: in STD_LOGIC;
			action: out STD_LOGIC);
    end component button_debounce;
    
    component controller_fsm is
		Port (
            i_clk        : in  STD_LOGIC;
            i_reset      : in  STD_LOGIC;
            i_adv   : in  STD_LOGIC;
            o_cycle : out STD_LOGIC_VECTOR (3 downto 0)		   
		 );
	end component controller_fsm;
	
	component TDM4 is
		generic ( constant k_WIDTH : natural  := k_data_width); -- bits in input and output
        Port ( i_clk		: in  STD_LOGIC;
           i_reset		: in  STD_LOGIC; -- asynchronous
           i_D3 		: in  STD_LOGIC_VECTOR (k_WIDTH - 1 downto 0);
		   i_D2 		: in  STD_LOGIC_VECTOR (k_WIDTH - 1 downto 0);
		   i_D1 		: in  STD_LOGIC_VECTOR (k_WIDTH - 1 downto 0);
		   i_D0 		: in  STD_LOGIC_VECTOR (k_WIDTH - 1 downto 0);
		   o_data		: out STD_LOGIC_VECTOR (k_WIDTH - 1 downto 0);
		   o_sel		: out STD_LOGIC_VECTOR (3 downto 0)	-- selected data line (one-cold)
	   );
    end component TDM4;
    
    component twos_comp is
	    port (
            i_bin: in std_logic_vector(7 downto 0);
            o_sign: out std_logic;
            o_hund: out std_logic_vector(3 downto 0);
            o_tens: out std_logic_vector(3 downto 0);
            o_ones: out std_logic_vector(3 downto 0)
        );
	end component twos_comp;
	
	component ALU is
        Port ( i_A : in STD_LOGIC_VECTOR (7 downto 0);
               i_B : in STD_LOGIC_VECTOR (7 downto 0);
               i_op : in STD_LOGIC_VECTOR (2 downto 0);
               o_result : out STD_LOGIC_VECTOR (7 downto 0);
               o_flags : out STD_LOGIC_VECTOR (3 downto 0));
	end component ALU;
     
	component clock_divider is
        generic ( constant k_DIV : natural := 2	); -- How many clk cycles until slow clock toggles
                                                   -- Effectively, you divide the clk double this 
                                                   -- number (e.g., k_DIV := 2 --> clock divider of 4)
        port ( 	i_clk    : in std_logic;
                i_reset  : in std_logic;		   -- asynchronous
                o_clk    : out std_logic		   -- divided (slow) clock
        );
    end component clock_divider;
    
    component sevenseg_decoder is
        Port ( i_Hex : in STD_LOGIC_VECTOR (3 downto 0);
               o_seg_n : out STD_LOGIC_VECTOR (6 downto 0));
    end component sevenseg_decoder;
	
	

  
begin
	-- PORT MAPS ----------------------------------------

    controller_fsm_inst : controller_fsm
        port map (
            i_clk => clk,
            i_reset => btnU,
            i_adv => w_adv,
            o_cycle => w_cycle
            
     );
     
      
    --fast clock for fsm and tdm
    clkdiv_inst : clock_divider 		--instantiation of clock_divider to take 
        generic map ( k_DIV => 100000 ) 
        port map (						  
            i_clk   => clk,
            i_reset => btnU,
            o_clk   => w_clk
     ); 
	
    TDM4_inst : TDM4
        port map (
            i_clk => w_clk, --map to fast clock
            i_reset => btnU,
            i_D3 => w_o_sign,
            i_D2 => w_hund,
            i_D1 => w_tens,
            i_D0 => w_ones,
            o_data => w_o_data,
            
            --may have to pass thru a mux
            --o_sel(3) => an(0),
            --o_sel(2) => an(2),
            --o_sel(1) => an(1),
            --o_sel(0) => an(3)
            o_sel => w_o_sel
            
        );
        
    button_debounce_inst : button_debounce
        port map (
        	clk => clk,
			reset => btnU,
			button => btnC,
			action => w_adv
        );
        
    twos_comp_inst : twos_comp
        port map (
            
            i_bin => w_bin,
            o_sign => w_o_sign(0),
            o_hund => w_hund,
            o_tens => w_tens,
            o_ones => w_ones
            
        );
        
    w_o_sign(3 downto 1) <= "000";

    ALU_inst : ALU
        port map (
            
            i_A => w_A,
            i_B => w_B,
            i_op => sw(2 downto 0),
            o_result => w_o_result,
            o_flags => led(15 downto 12) 
        );
        
        with w_cycle select
            w_bin <= w_A when "0001",
                     w_B when "0010",
                     w_o_result when "0100",
                     "00000000" when "1000",
                     "00000000" when others;
                     
                     
	state_register : process(clk)
	begin
        if rising_edge(clk) then
           if w_cycle = "0001" then
               w_A <= sw(7 downto 0);
           elsif w_cycle = "0100" then
                w_B <= sw(7 downto 0); --may need an else
            end if;
        end if;
	end process state_register;
                    
    sevenseg_decoder_inst : sevenseg_decoder
        port map (
            
            i_Hex => w_o_data,
            o_seg_n => w_seg
            
        );
        
     an <= "1111" when w_cycle = "0001" else
           w_o_sel;
            
           
	seg <= "0111111" when w_o_sel = "0111" and w_o_sign = "0001" else
	       "1111111" when w_o_sel = "0111" and w_o_sign = "0000" else
	       w_seg;
	-- CONCURRENT STATEMENTS ----------------------------
	
    led(3 downto 0) <= w_cycle;
	
end top_basys3_arch;
