#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x644740b452c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x644740b45450 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x644740b70e80 .functor NOT 1, L_0x644740b98590, C4<0>, C4<0>, C4<0>;
L_0x644740b983e0 .functor XOR 2, L_0x644740b98160, L_0x644740b98340, C4<00>, C4<00>;
L_0x644740b98520 .functor XOR 2, L_0x644740b983e0, L_0x644740b98450, C4<00>, C4<00>;
v0x644740b955f0_0 .net *"_ivl_10", 1 0, L_0x644740b98450;  1 drivers
v0x644740b956f0_0 .net *"_ivl_12", 1 0, L_0x644740b98520;  1 drivers
v0x644740b957d0_0 .net *"_ivl_2", 1 0, L_0x644740b980a0;  1 drivers
v0x644740b95890_0 .net *"_ivl_4", 1 0, L_0x644740b98160;  1 drivers
v0x644740b95970_0 .net *"_ivl_6", 1 0, L_0x644740b98340;  1 drivers
v0x644740b95a50_0 .net *"_ivl_8", 1 0, L_0x644740b983e0;  1 drivers
v0x644740b95b30_0 .var "clk", 0 0;
v0x644740b95bd0_0 .net "p1a", 0 0, v0x644740b8c8d0_0;  1 drivers
v0x644740b95c70_0 .net "p1b", 0 0, v0x644740b8c990_0;  1 drivers
v0x644740b95da0_0 .net "p1c", 0 0, v0x644740b8ca30_0;  1 drivers
v0x644740b95e40_0 .net "p1d", 0 0, v0x644740b8cad0_0;  1 drivers
v0x644740b95ee0_0 .net "p1y_dut", 0 0, L_0x644740b97ed0;  1 drivers
v0x644740b95f80_0 .net "p1y_ref", 0 0, L_0x644740b96ad0;  1 drivers
v0x644740b96020_0 .net "p2a", 0 0, v0x644740b8cbc0_0;  1 drivers
v0x644740b960c0_0 .net "p2b", 0 0, v0x644740b8cc60_0;  1 drivers
v0x644740b96160_0 .net "p2c", 0 0, v0x644740b8cd00_0;  1 drivers
v0x644740b96200_0 .net "p2d", 0 0, v0x644740b8cdd0_0;  1 drivers
v0x644740b963b0_0 .net "p2y_dut", 0 0, L_0x644740b97f80;  1 drivers
v0x644740b96480_0 .net "p2y_ref", 0 0, L_0x644740b96c10;  1 drivers
v0x644740b96550_0 .var/2u "stats1", 223 0;
v0x644740b965f0_0 .var/2u "strobe", 0 0;
v0x644740b96690_0 .net "tb_match", 0 0, L_0x644740b98590;  1 drivers
v0x644740b96730_0 .net "tb_mismatch", 0 0, L_0x644740b70e80;  1 drivers
v0x644740b967d0_0 .net "wavedrom_enable", 0 0, v0x644740b8cf30_0;  1 drivers
v0x644740b968a0_0 .net "wavedrom_title", 511 0, v0x644740b8cfd0_0;  1 drivers
L_0x644740b980a0 .concat [ 1 1 0 0], L_0x644740b96c10, L_0x644740b96ad0;
L_0x644740b98160 .concat [ 1 1 0 0], L_0x644740b96c10, L_0x644740b96ad0;
L_0x644740b98340 .concat [ 1 1 0 0], L_0x644740b97f80, L_0x644740b97ed0;
L_0x644740b98450 .concat [ 1 1 0 0], L_0x644740b96c10, L_0x644740b96ad0;
L_0x644740b98590 .cmp/eeq 2, L_0x644740b980a0, L_0x644740b98520;
S_0x644740b42f80 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x644740b45450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x644740b71020_0 .net *"_ivl_0", 3 0, L_0x644740b969d0;  1 drivers
v0x644740b710c0_0 .net *"_ivl_4", 3 0, L_0x644740b96b70;  1 drivers
v0x644740b8b570_0 .net "p1a", 0 0, v0x644740b8c8d0_0;  alias, 1 drivers
v0x644740b8b610_0 .net "p1b", 0 0, v0x644740b8c990_0;  alias, 1 drivers
v0x644740b8b6d0_0 .net "p1c", 0 0, v0x644740b8ca30_0;  alias, 1 drivers
v0x644740b8b7e0_0 .net "p1d", 0 0, v0x644740b8cad0_0;  alias, 1 drivers
v0x644740b8b8a0_0 .net "p1y", 0 0, L_0x644740b96ad0;  alias, 1 drivers
v0x644740b8b960_0 .net "p2a", 0 0, v0x644740b8cbc0_0;  alias, 1 drivers
v0x644740b8ba20_0 .net "p2b", 0 0, v0x644740b8cc60_0;  alias, 1 drivers
v0x644740b8bae0_0 .net "p2c", 0 0, v0x644740b8cd00_0;  alias, 1 drivers
v0x644740b8bba0_0 .net "p2d", 0 0, v0x644740b8cdd0_0;  alias, 1 drivers
v0x644740b8bc60_0 .net "p2y", 0 0, L_0x644740b96c10;  alias, 1 drivers
L_0x644740b969d0 .concat [ 1 1 1 1], v0x644740b8cad0_0, v0x644740b8ca30_0, v0x644740b8c990_0, v0x644740b8c8d0_0;
L_0x644740b96ad0 .reduce/nand L_0x644740b969d0;
L_0x644740b96b70 .concat [ 1 1 1 1], v0x644740b8cdd0_0, v0x644740b8cd00_0, v0x644740b8cc60_0, v0x644740b8cbc0_0;
L_0x644740b96c10 .reduce/nand L_0x644740b96b70;
S_0x644740b8be60 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x644740b45450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x644740b8c810_0 .net "clk", 0 0, v0x644740b95b30_0;  1 drivers
v0x644740b8c8d0_0 .var "p1a", 0 0;
v0x644740b8c990_0 .var "p1b", 0 0;
v0x644740b8ca30_0 .var "p1c", 0 0;
v0x644740b8cad0_0 .var "p1d", 0 0;
v0x644740b8cbc0_0 .var "p2a", 0 0;
v0x644740b8cc60_0 .var "p2b", 0 0;
v0x644740b8cd00_0 .var "p2c", 0 0;
v0x644740b8cdd0_0 .var "p2d", 0 0;
v0x644740b8cf30_0 .var "wavedrom_enable", 0 0;
v0x644740b8cfd0_0 .var "wavedrom_title", 511 0;
S_0x644740b8c010 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x644740b8be60;
 .timescale -12 -12;
v0x644740b8c250_0 .var/2s "count", 31 0;
E_0x644740b44b50/0 .event negedge, v0x644740b8c810_0;
E_0x644740b44b50/1 .event posedge, v0x644740b8c810_0;
E_0x644740b44b50 .event/or E_0x644740b44b50/0, E_0x644740b44b50/1;
E_0x644740b44d40 .event posedge, v0x644740b8c810_0;
S_0x644740b8c350 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x644740b8be60;
 .timescale -12 -12;
v0x644740b8c550_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x644740b8c630 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x644740b8be60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x644740b8d0f0 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x644740b45450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_0x644740b97ed0 .functor BUFZ 1, L_0x644740b97510, C4<0>, C4<0>, C4<0>;
L_0x644740b97f80 .functor BUFZ 1, L_0x644740b97e20, C4<0>, C4<0>, C4<0>;
v0x644740b949f0_0 .net "nand1", 0 0, L_0x644740b97510;  1 drivers
v0x644740b94ab0_0 .net "nand2", 0 0, L_0x644740b97e20;  1 drivers
v0x644740b94b70_0 .net "p1a", 0 0, v0x644740b8c8d0_0;  alias, 1 drivers
v0x644740b94c10_0 .net "p1b", 0 0, v0x644740b8c990_0;  alias, 1 drivers
v0x644740b94cb0_0 .net "p1c", 0 0, v0x644740b8ca30_0;  alias, 1 drivers
v0x644740b94d50_0 .net "p1d", 0 0, v0x644740b8cad0_0;  alias, 1 drivers
v0x644740b94df0_0 .net "p1y", 0 0, L_0x644740b97ed0;  alias, 1 drivers
v0x644740b94e90_0 .net "p2a", 0 0, v0x644740b8cbc0_0;  alias, 1 drivers
v0x644740b94f30_0 .net "p2b", 0 0, v0x644740b8cc60_0;  alias, 1 drivers
v0x644740b95060_0 .net "p2c", 0 0, v0x644740b8cd00_0;  alias, 1 drivers
v0x644740b95100_0 .net "p2d", 0 0, v0x644740b8cdd0_0;  alias, 1 drivers
v0x644740b951a0_0 .net "p2y", 0 0, L_0x644740b97f80;  alias, 1 drivers
S_0x644740b8d3b0 .scope module, "u1" "nandgate4" 4 19, 4 40 0, S_0x644740b8d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "y1";
v0x644740b90600_0 .net "inter1", 0 0, L_0x644740b96fa0;  1 drivers
v0x644740b90730_0 .net "inter2", 0 0, L_0x644740b97300;  1 drivers
v0x644740b90880_0 .net "inter3", 0 0, L_0x644740b97460;  1 drivers
v0x644740b90920_0 .net "p1a", 0 0, v0x644740b8c8d0_0;  alias, 1 drivers
v0x644740b90a50_0 .net "p1b", 0 0, v0x644740b8c990_0;  alias, 1 drivers
v0x644740b90b80_0 .net "p1c", 0 0, v0x644740b8ca30_0;  alias, 1 drivers
v0x644740b90cb0_0 .net "p1d", 0 0, v0x644740b8cad0_0;  alias, 1 drivers
v0x644740b90de0_0 .net "y1", 0 0, L_0x644740b97510;  alias, 1 drivers
S_0x644740b8d5c0 .scope module, "u1" "nandgate" 4 54, 4 79 0, S_0x644740b8d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /INPUT 1 "p2";
    .port_info 2 /OUTPUT 1 "y";
v0x644740b8e160_0 .net "inter", 0 0, L_0x644740b4f580;  1 drivers
v0x644740b8e250_0 .net "p1", 0 0, v0x644740b8c8d0_0;  alias, 1 drivers
v0x644740b8e310_0 .net "p2", 0 0, v0x644740b8c990_0;  alias, 1 drivers
v0x644740b8e3b0_0 .net "y", 0 0, L_0x644740b96fa0;  alias, 1 drivers
S_0x644740b8d830 .scope module, "u1" "andgate2" 4 89, 4 102 0, S_0x644740b8d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /INPUT 1 "p2";
    .port_info 2 /OUTPUT 1 "y";
L_0x644740b4f580 .functor AND 1, v0x644740b8c8d0_0, v0x644740b8c990_0, C4<1>, C4<1>;
v0x644740b8daa0_0 .net "p1", 0 0, v0x644740b8c8d0_0;  alias, 1 drivers
v0x644740b8dbb0_0 .net "p2", 0 0, v0x644740b8c990_0;  alias, 1 drivers
v0x644740b8dcc0_0 .net "y", 0 0, L_0x644740b4f580;  alias, 1 drivers
S_0x644740b8ddc0 .scope module, "u2" "inverter" 4 96, 4 111 0, S_0x644740b8d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /OUTPUT 1 "y1";
L_0x644740b96fa0 .functor NOT 1, L_0x644740b4f580, C4<0>, C4<0>, C4<0>;
v0x644740b8dfa0_0 .net "p1", 0 0, L_0x644740b4f580;  alias, 1 drivers
v0x644740b8e060_0 .net "y1", 0 0, L_0x644740b96fa0;  alias, 1 drivers
S_0x644740b8e4a0 .scope module, "u2" "nandgate" 4 60, 4 79 0, S_0x644740b8d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /INPUT 1 "p2";
    .port_info 2 /OUTPUT 1 "y";
v0x644740b8f000_0 .net "inter", 0 0, L_0x644740b97030;  1 drivers
v0x644740b8f0f0_0 .net "p1", 0 0, v0x644740b8ca30_0;  alias, 1 drivers
v0x644740b8f1b0_0 .net "p2", 0 0, v0x644740b8cad0_0;  alias, 1 drivers
v0x644740b8f250_0 .net "y", 0 0, L_0x644740b97300;  alias, 1 drivers
S_0x644740b8e6d0 .scope module, "u1" "andgate2" 4 89, 4 102 0, S_0x644740b8e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /INPUT 1 "p2";
    .port_info 2 /OUTPUT 1 "y";
L_0x644740b97030 .functor AND 1, v0x644740b8ca30_0, v0x644740b8cad0_0, C4<1>, C4<1>;
v0x644740b8e940_0 .net "p1", 0 0, v0x644740b8ca30_0;  alias, 1 drivers
v0x644740b8ea50_0 .net "p2", 0 0, v0x644740b8cad0_0;  alias, 1 drivers
v0x644740b8eb60_0 .net "y", 0 0, L_0x644740b97030;  alias, 1 drivers
S_0x644740b8ec60 .scope module, "u2" "inverter" 4 96, 4 111 0, S_0x644740b8e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /OUTPUT 1 "y1";
L_0x644740b97300 .functor NOT 1, L_0x644740b97030, C4<0>, C4<0>, C4<0>;
v0x644740b8ee40_0 .net "p1", 0 0, L_0x644740b97030;  alias, 1 drivers
v0x644740b8ef00_0 .net "y1", 0 0, L_0x644740b97300;  alias, 1 drivers
S_0x644740b8f340 .scope module, "u3" "nandgate" 4 66, 4 79 0, S_0x644740b8d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /INPUT 1 "p2";
    .port_info 2 /OUTPUT 1 "y";
v0x644740b8feb0_0 .net "inter", 0 0, L_0x644740b973b0;  1 drivers
v0x644740b8ffa0_0 .net "p1", 0 0, L_0x644740b96fa0;  alias, 1 drivers
v0x644740b90060_0 .net "p2", 0 0, L_0x644740b97300;  alias, 1 drivers
v0x644740b90100_0 .net "y", 0 0, L_0x644740b97460;  alias, 1 drivers
S_0x644740b8f5a0 .scope module, "u1" "andgate2" 4 89, 4 102 0, S_0x644740b8f340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /INPUT 1 "p2";
    .port_info 2 /OUTPUT 1 "y";
L_0x644740b973b0 .functor AND 1, L_0x644740b96fa0, L_0x644740b97300, C4<1>, C4<1>;
v0x644740b8f7f0_0 .net "p1", 0 0, L_0x644740b96fa0;  alias, 1 drivers
v0x644740b8f900_0 .net "p2", 0 0, L_0x644740b97300;  alias, 1 drivers
v0x644740b8fa10_0 .net "y", 0 0, L_0x644740b973b0;  alias, 1 drivers
S_0x644740b8fb10 .scope module, "u2" "inverter" 4 96, 4 111 0, S_0x644740b8f340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /OUTPUT 1 "y1";
L_0x644740b97460 .functor NOT 1, L_0x644740b973b0, C4<0>, C4<0>, C4<0>;
v0x644740b8fcf0_0 .net "p1", 0 0, L_0x644740b973b0;  alias, 1 drivers
v0x644740b8fdb0_0 .net "y1", 0 0, L_0x644740b97460;  alias, 1 drivers
S_0x644740b901f0 .scope module, "u4" "inverter" 4 73, 4 111 0, S_0x644740b8d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /OUTPUT 1 "y1";
L_0x644740b97510 .functor NOT 1, L_0x644740b97460, C4<0>, C4<0>, C4<0>;
v0x644740b903d0_0 .net "p1", 0 0, L_0x644740b97460;  alias, 1 drivers
v0x644740b904e0_0 .net "y1", 0 0, L_0x644740b97510;  alias, 1 drivers
S_0x644740b90ef0 .scope module, "u2" "nandgate4" 4 27, 4 40 0, S_0x644740b8d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "y1";
v0x644740b94100_0 .net "inter1", 0 0, L_0x644740b97890;  1 drivers
v0x644740b94230_0 .net "inter2", 0 0, L_0x644740b97c10;  1 drivers
v0x644740b94380_0 .net "inter3", 0 0, L_0x644740b97d70;  1 drivers
v0x644740b94420_0 .net "p1a", 0 0, v0x644740b8cbc0_0;  alias, 1 drivers
v0x644740b94550_0 .net "p1b", 0 0, v0x644740b8cc60_0;  alias, 1 drivers
v0x644740b94680_0 .net "p1c", 0 0, v0x644740b8cd00_0;  alias, 1 drivers
v0x644740b947b0_0 .net "p1d", 0 0, v0x644740b8cdd0_0;  alias, 1 drivers
v0x644740b948e0_0 .net "y1", 0 0, L_0x644740b97e20;  alias, 1 drivers
S_0x644740b91120 .scope module, "u1" "nandgate" 4 54, 4 79 0, S_0x644740b90ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /INPUT 1 "p2";
    .port_info 2 /OUTPUT 1 "y";
v0x644740b91ba0_0 .net "inter", 0 0, L_0x644740b975c0;  1 drivers
v0x644740b91c90_0 .net "p1", 0 0, v0x644740b8cbc0_0;  alias, 1 drivers
v0x644740b91d50_0 .net "p2", 0 0, v0x644740b8cc60_0;  alias, 1 drivers
v0x644740b91df0_0 .net "y", 0 0, L_0x644740b97890;  alias, 1 drivers
S_0x644740b912d0 .scope module, "u1" "andgate2" 4 89, 4 102 0, S_0x644740b91120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /INPUT 1 "p2";
    .port_info 2 /OUTPUT 1 "y";
L_0x644740b975c0 .functor AND 1, v0x644740b8cbc0_0, v0x644740b8cc60_0, C4<1>, C4<1>;
v0x644740b914a0_0 .net "p1", 0 0, v0x644740b8cbc0_0;  alias, 1 drivers
v0x644740b915b0_0 .net "p2", 0 0, v0x644740b8cc60_0;  alias, 1 drivers
v0x644740b916c0_0 .net "y", 0 0, L_0x644740b975c0;  alias, 1 drivers
S_0x644740b917c0 .scope module, "u2" "inverter" 4 96, 4 111 0, S_0x644740b91120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /OUTPUT 1 "y1";
L_0x644740b97890 .functor NOT 1, L_0x644740b975c0, C4<0>, C4<0>, C4<0>;
v0x644740b919e0_0 .net "p1", 0 0, L_0x644740b975c0;  alias, 1 drivers
v0x644740b91aa0_0 .net "y1", 0 0, L_0x644740b97890;  alias, 1 drivers
S_0x644740b91ee0 .scope module, "u2" "nandgate" 4 60, 4 79 0, S_0x644740b90ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /INPUT 1 "p2";
    .port_info 2 /OUTPUT 1 "y";
v0x644740b92a80_0 .net "inter", 0 0, L_0x644740b97940;  1 drivers
v0x644740b92b70_0 .net "p1", 0 0, v0x644740b8cd00_0;  alias, 1 drivers
v0x644740b92c30_0 .net "p2", 0 0, v0x644740b8cdd0_0;  alias, 1 drivers
v0x644740b92cd0_0 .net "y", 0 0, L_0x644740b97c10;  alias, 1 drivers
S_0x644740b92110 .scope module, "u1" "andgate2" 4 89, 4 102 0, S_0x644740b91ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /INPUT 1 "p2";
    .port_info 2 /OUTPUT 1 "y";
L_0x644740b97940 .functor AND 1, v0x644740b8cd00_0, v0x644740b8cdd0_0, C4<1>, C4<1>;
v0x644740b92380_0 .net "p1", 0 0, v0x644740b8cd00_0;  alias, 1 drivers
v0x644740b92490_0 .net "p2", 0 0, v0x644740b8cdd0_0;  alias, 1 drivers
v0x644740b925a0_0 .net "y", 0 0, L_0x644740b97940;  alias, 1 drivers
S_0x644740b926a0 .scope module, "u2" "inverter" 4 96, 4 111 0, S_0x644740b91ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /OUTPUT 1 "y1";
L_0x644740b97c10 .functor NOT 1, L_0x644740b97940, C4<0>, C4<0>, C4<0>;
v0x644740b928c0_0 .net "p1", 0 0, L_0x644740b97940;  alias, 1 drivers
v0x644740b92980_0 .net "y1", 0 0, L_0x644740b97c10;  alias, 1 drivers
S_0x644740b92dc0 .scope module, "u3" "nandgate" 4 66, 4 79 0, S_0x644740b90ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /INPUT 1 "p2";
    .port_info 2 /OUTPUT 1 "y";
v0x644740b93970_0 .net "inter", 0 0, L_0x644740b97cc0;  1 drivers
v0x644740b93a60_0 .net "p1", 0 0, L_0x644740b97890;  alias, 1 drivers
v0x644740b93b20_0 .net "p2", 0 0, L_0x644740b97c10;  alias, 1 drivers
v0x644740b93bc0_0 .net "y", 0 0, L_0x644740b97d70;  alias, 1 drivers
S_0x644740b93020 .scope module, "u1" "andgate2" 4 89, 4 102 0, S_0x644740b92dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /INPUT 1 "p2";
    .port_info 2 /OUTPUT 1 "y";
L_0x644740b97cc0 .functor AND 1, L_0x644740b97890, L_0x644740b97c10, C4<1>, C4<1>;
v0x644740b93270_0 .net "p1", 0 0, L_0x644740b97890;  alias, 1 drivers
v0x644740b93380_0 .net "p2", 0 0, L_0x644740b97c10;  alias, 1 drivers
v0x644740b93490_0 .net "y", 0 0, L_0x644740b97cc0;  alias, 1 drivers
S_0x644740b93590 .scope module, "u2" "inverter" 4 96, 4 111 0, S_0x644740b92dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /OUTPUT 1 "y1";
L_0x644740b97d70 .functor NOT 1, L_0x644740b97cc0, C4<0>, C4<0>, C4<0>;
v0x644740b937b0_0 .net "p1", 0 0, L_0x644740b97cc0;  alias, 1 drivers
v0x644740b93870_0 .net "y1", 0 0, L_0x644740b97d70;  alias, 1 drivers
S_0x644740b93cb0 .scope module, "u4" "inverter" 4 73, 4 111 0, S_0x644740b90ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1";
    .port_info 1 /OUTPUT 1 "y1";
L_0x644740b97e20 .functor NOT 1, L_0x644740b97d70, C4<0>, C4<0>, C4<0>;
v0x644740b93ed0_0 .net "p1", 0 0, L_0x644740b97d70;  alias, 1 drivers
v0x644740b93fe0_0 .net "y1", 0 0, L_0x644740b97e20;  alias, 1 drivers
S_0x644740b953e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x644740b45450;
 .timescale -12 -12;
E_0x644740b95570 .event anyedge, v0x644740b965f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x644740b965f0_0;
    %nor/r;
    %assign/vec4 v0x644740b965f0_0, 0;
    %wait E_0x644740b95570;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x644740b8be60;
T_3 ;
    %fork t_1, S_0x644740b8c010;
    %jmp t_0;
    .scope S_0x644740b8c010;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x644740b8c250_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8ca30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8c990_0, 0;
    %assign/vec4 v0x644740b8c8d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cd00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cc60_0, 0;
    %assign/vec4 v0x644740b8cbc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x644740b44d40;
    %load/vec4 v0x644740b8c250_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8ca30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8c990_0, 0;
    %assign/vec4 v0x644740b8c8d0_0, 0;
    %load/vec4 v0x644740b8c250_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cd00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cc60_0, 0;
    %assign/vec4 v0x644740b8cbc0_0, 0;
    %load/vec4 v0x644740b8c250_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x644740b8c250_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x644740b8c630;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x644740b44b50;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cd00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8ca30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x644740b8c990_0, 0;
    %assign/vec4 v0x644740b8c8d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x644740b8be60;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x644740b45450;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x644740b95b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x644740b965f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x644740b45450;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x644740b95b30_0;
    %inv;
    %store/vec4 v0x644740b95b30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x644740b45450;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x644740b8c810_0, v0x644740b96730_0, v0x644740b95bd0_0, v0x644740b95c70_0, v0x644740b95da0_0, v0x644740b95e40_0, v0x644740b96020_0, v0x644740b960c0_0, v0x644740b96160_0, v0x644740b96200_0, v0x644740b95f80_0, v0x644740b95ee0_0, v0x644740b96480_0, v0x644740b963b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x644740b45450;
T_7 ;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x644740b45450;
T_8 ;
    %wait E_0x644740b44b50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x644740b96550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x644740b96550_0, 4, 32;
    %load/vec4 v0x644740b96690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x644740b96550_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x644740b96550_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x644740b96550_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x644740b95f80_0;
    %load/vec4 v0x644740b95f80_0;
    %load/vec4 v0x644740b95ee0_0;
    %xor;
    %load/vec4 v0x644740b95f80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x644740b96550_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x644740b96550_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x644740b96480_0;
    %load/vec4 v0x644740b96480_0;
    %load/vec4 v0x644740b963b0_0;
    %xor;
    %load/vec4 v0x644740b96480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x644740b96550_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x644740b96550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x644740b96550_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/7420/7420_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth10/7420/iter0/response6/top_module.sv";
