#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x9ed7b0 .scope module, "Half_Subtractor_2_tb" "Half_Subtractor_2_tb" 2 4;
 .timescale -9 -9;
v0xa01be0_0 .net "B", 0 0, L_0xa02110;  1 drivers
v0xa01ca0_0 .net "D", 0 0, L_0xa01f40;  1 drivers
v0xa01d70_0 .var "X", 0 0;
v0xa01e70_0 .var "Y", 0 0;
S_0x9ed930 .scope module, "UUT" "Half_Subtractor" 2 7, 3 2 0, S_0x9ed7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "D"
    .port_info 1 /OUTPUT 1 "B"
    .port_info 2 /INPUT 1 "X"
    .port_info 3 /INPUT 1 "Y"
L_0xa01f40 .functor XOR 1, v0xa01d70_0, v0xa01e70_0, C4<0>, C4<0>;
L_0xa020a0 .functor NOT 1, v0xa01d70_0, C4<0>, C4<0>, C4<0>;
L_0xa02110 .functor AND 1, L_0xa020a0, v0xa01e70_0, C4<1>, C4<1>;
v0x9cb7a0_0 .net "B", 0 0, L_0xa02110;  alias, 1 drivers
v0xa017e0_0 .net "D", 0 0, L_0xa01f40;  alias, 1 drivers
v0xa018a0_0 .net "X", 0 0, v0xa01d70_0;  1 drivers
v0xa01970_0 .net "Y", 0 0, v0xa01e70_0;  1 drivers
v0xa01a30_0 .net *"_s2", 0 0, L_0xa020a0;  1 drivers
    .scope S_0x9ed7b0;
T_0 ;
    %set/v v0xa01d70_0, 0, 1;
    %set/v v0xa01e70_0, 0, 1;
    %delay 1, 0;
    %set/v v0xa01d70_0, 0, 1;
    %set/v v0xa01e70_0, 1, 1;
    %delay 1, 0;
    %set/v v0xa01d70_0, 1, 1;
    %set/v v0xa01e70_0, 0, 1;
    %delay 1, 0;
    %set/v v0xa01d70_0, 1, 1;
    %set/v v0xa01e70_0, 1, 1;
    %end;
    .thread T_0;
    .scope S_0x9ed7b0;
T_1 ;
    %vpi_call/w 2 15 "$monitor", "%t, X = %d| Y = %d| B = %d| D = %d", $time, v0xa01d70_0, v0xa01e70_0, v0xa01be0_0, v0xa01ca0_0 {0 0};
    %vpi_call/w 2 16 "$dumpfile", "dump.vcd" {0 0};
    %vpi_call/w 2 17 "$dumpvars" {0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
