<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1533" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1533{left:756px;bottom:69px;letter-spacing:0.09px;}
#t2_1533{left:802px;bottom:69px;letter-spacing:0.1px;}
#t3_1533{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_1533{left:87px;bottom:1088px;letter-spacing:-0.12px;}
#t5_1533{left:269px;bottom:1088px;}
#t6_1533{left:276px;bottom:1088px;letter-spacing:0.12px;}
#t7_1533{left:87px;bottom:1072px;letter-spacing:-0.11px;}
#t8_1533{left:152px;bottom:1072px;}
#t9_1533{left:160px;bottom:1073px;letter-spacing:0.09px;}
#ta_1533{left:87px;bottom:1057px;letter-spacing:-0.1px;}
#tb_1533{left:197px;bottom:1057px;}
#tc_1533{left:205px;bottom:1058px;letter-spacing:0.12px;}
#td_1533{left:87px;bottom:1042px;letter-spacing:-0.12px;}
#te_1533{left:167px;bottom:1042px;}
#tf_1533{left:174px;bottom:1043px;letter-spacing:0.09px;}
#tg_1533{left:87px;bottom:1027px;letter-spacing:-0.12px;}
#th_1533{left:69px;bottom:1011px;letter-spacing:-0.12px;}
#ti_1533{left:87px;bottom:996px;letter-spacing:-0.12px;}
#tj_1533{left:181px;bottom:996px;}
#tk_1533{left:189px;bottom:997px;letter-spacing:0.13px;}
#tl_1533{left:207px;bottom:996px;}
#tm_1533{left:214px;bottom:997px;letter-spacing:0.12px;}
#tn_1533{left:69px;bottom:981px;letter-spacing:-0.12px;}
#to_1533{left:183px;bottom:981px;}
#tp_1533{left:190px;bottom:981px;letter-spacing:0.09px;}
#tq_1533{left:69px;bottom:965px;letter-spacing:-0.12px;}
#tr_1533{left:191px;bottom:965px;}
#ts_1533{left:199px;bottom:966px;letter-spacing:0.12px;}
#tt_1533{left:69px;bottom:950px;letter-spacing:-0.15px;}
#tu_1533{left:87px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tv_1533{left:171px;bottom:935px;}
#tw_1533{left:178px;bottom:936px;letter-spacing:0.12px;}
#tx_1533{left:87px;bottom:920px;letter-spacing:-0.11px;}
#ty_1533{left:174px;bottom:920px;}
#tz_1533{left:182px;bottom:920px;letter-spacing:0.13px;}
#t10_1533{left:200px;bottom:920px;}
#t11_1533{left:207px;bottom:920px;letter-spacing:0.1px;}
#t12_1533{left:106px;bottom:906px;letter-spacing:0.09px;}
#t13_1533{left:231px;bottom:905px;}
#t14_1533{left:239px;bottom:906px;letter-spacing:0.15px;}
#t15_1533{left:106px;bottom:892px;letter-spacing:0.09px;}
#t16_1533{left:225px;bottom:892px;}
#t17_1533{left:233px;bottom:892px;letter-spacing:0.1px;}
#t18_1533{left:106px;bottom:879px;letter-spacing:0.08px;}
#t19_1533{left:208px;bottom:878px;}
#t1a_1533{left:215px;bottom:879px;letter-spacing:0.15px;}
#t1b_1533{left:234px;bottom:878px;}
#t1c_1533{left:242px;bottom:879px;letter-spacing:0.1px;}
#t1d_1533{left:106px;bottom:865px;letter-spacing:0.09px;}
#t1e_1533{left:231px;bottom:864px;}
#t1f_1533{left:239px;bottom:865px;letter-spacing:0.15px;}
#t1g_1533{left:106px;bottom:851px;letter-spacing:0.09px;}
#t1h_1533{left:246px;bottom:850px;}
#t1i_1533{left:254px;bottom:851px;letter-spacing:0.15px;}
#t1j_1533{left:106px;bottom:837px;letter-spacing:0.08px;}
#t1k_1533{left:208px;bottom:837px;}
#t1l_1533{left:215px;bottom:837px;letter-spacing:0.15px;}
#t1m_1533{left:106px;bottom:824px;letter-spacing:0.09px;}
#t1n_1533{left:231px;bottom:823px;}
#t1o_1533{left:239px;bottom:824px;letter-spacing:0.15px;}
#t1p_1533{left:258px;bottom:823px;}
#t1q_1533{left:266px;bottom:824px;letter-spacing:0.1px;}
#t1r_1533{left:106px;bottom:810px;letter-spacing:0.09px;}
#t1s_1533{left:246px;bottom:809px;}
#t1t_1533{left:254px;bottom:810px;letter-spacing:0.1px;}
#t1u_1533{left:106px;bottom:796px;letter-spacing:0.09px;}
#t1v_1533{left:270px;bottom:795px;}
#t1w_1533{left:277px;bottom:796px;letter-spacing:0.1px;}
#t1x_1533{left:106px;bottom:782px;letter-spacing:0.09px;}
#t1y_1533{left:264px;bottom:782px;}
#t1z_1533{left:271px;bottom:782px;letter-spacing:0.13px;}
#t20_1533{left:106px;bottom:769px;letter-spacing:0.09px;}
#t21_1533{left:285px;bottom:768px;}
#t22_1533{left:292px;bottom:769px;letter-spacing:0.1px;}
#t23_1533{left:87px;bottom:753px;letter-spacing:-0.12px;}
#t24_1533{left:220px;bottom:753px;}
#t25_1533{left:227px;bottom:754px;letter-spacing:0.09px;}
#t26_1533{left:87px;bottom:738px;letter-spacing:-0.12px;}
#t27_1533{left:184px;bottom:738px;}
#t28_1533{left:192px;bottom:738px;letter-spacing:0.09px;}
#t29_1533{left:106px;bottom:724px;letter-spacing:0.09px;}
#t2a_1533{left:232px;bottom:724px;}
#t2b_1533{left:240px;bottom:724px;letter-spacing:0.09px;}
#t2c_1533{left:106px;bottom:711px;letter-spacing:0.09px;}
#t2d_1533{left:209px;bottom:710px;}
#t2e_1533{left:216px;bottom:710px;letter-spacing:0.12px;}
#t2f_1533{left:87px;bottom:695px;letter-spacing:-0.11px;}
#t2g_1533{left:177px;bottom:695px;}
#t2h_1533{left:185px;bottom:696px;letter-spacing:0.12px;}
#t2i_1533{left:209px;bottom:695px;}
#t2j_1533{left:217px;bottom:696px;letter-spacing:0.12px;}
#t2k_1533{left:87px;bottom:680px;letter-spacing:-0.11px;}
#t2l_1533{left:158px;bottom:680px;}
#t2m_1533{left:165px;bottom:680px;letter-spacing:0.12px;}
#t2n_1533{left:87px;bottom:664px;letter-spacing:-0.12px;}
#t2o_1533{left:264px;bottom:664px;}
#t2p_1533{left:272px;bottom:665px;letter-spacing:0.09px;}
#t2q_1533{left:87px;bottom:649px;letter-spacing:-0.12px;}
#t2r_1533{left:198px;bottom:649px;}
#t2s_1533{left:205px;bottom:650px;letter-spacing:0.09px;}
#t2t_1533{left:87px;bottom:634px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2u_1533{left:150px;bottom:634px;}
#t2v_1533{left:157px;bottom:635px;letter-spacing:0.12px;}
#t2w_1533{left:182px;bottom:634px;}
#t2x_1533{left:189px;bottom:635px;letter-spacing:0.12px;}
#t2y_1533{left:87px;bottom:619px;letter-spacing:-0.13px;}
#t2z_1533{left:166px;bottom:619px;}
#t30_1533{left:173px;bottom:619px;letter-spacing:0.09px;}
#t31_1533{left:87px;bottom:603px;letter-spacing:-0.13px;}
#t32_1533{left:161px;bottom:603px;}
#t33_1533{left:168px;bottom:604px;letter-spacing:0.09px;}
#t34_1533{left:87px;bottom:588px;letter-spacing:-0.11px;}
#t35_1533{left:226px;bottom:588px;}
#t36_1533{left:234px;bottom:589px;letter-spacing:0.12px;}
#t37_1533{left:258px;bottom:588px;}
#t38_1533{left:266px;bottom:589px;letter-spacing:0.12px;}
#t39_1533{left:87px;bottom:573px;letter-spacing:-0.11px;}
#t3a_1533{left:221px;bottom:573px;}
#t3b_1533{left:229px;bottom:573px;letter-spacing:0.12px;}
#t3c_1533{left:253px;bottom:573px;}
#t3d_1533{left:261px;bottom:573px;letter-spacing:0.12px;}
#t3e_1533{left:106px;bottom:559px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3f_1533{left:179px;bottom:559px;}
#t3g_1533{left:186px;bottom:559px;letter-spacing:0.12px;}
#t3h_1533{left:106px;bottom:546px;letter-spacing:0.09px;}
#t3i_1533{left:277px;bottom:545px;}
#t3j_1533{left:284px;bottom:545px;letter-spacing:0.09px;}
#t3k_1533{left:106px;bottom:532px;letter-spacing:0.09px;}
#t3l_1533{left:228px;bottom:531px;}
#t3m_1533{left:236px;bottom:532px;letter-spacing:0.09px;}
#t3n_1533{left:87px;bottom:516px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3o_1533{left:247px;bottom:516px;}
#t3p_1533{left:254px;bottom:517px;letter-spacing:0.12px;}
#t3q_1533{left:279px;bottom:516px;}
#t3r_1533{left:287px;bottom:517px;letter-spacing:0.09px;}
#t3s_1533{left:106px;bottom:503px;letter-spacing:0.09px;}
#t3t_1533{left:238px;bottom:502px;}
#t3u_1533{left:246px;bottom:503px;letter-spacing:0.09px;}
#t3v_1533{left:106px;bottom:489px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t3w_1533{left:207px;bottom:488px;}
#t3x_1533{left:215px;bottom:489px;letter-spacing:0.09px;}
#t3y_1533{left:106px;bottom:475px;letter-spacing:0.1px;}
#t3z_1533{left:195px;bottom:475px;}
#t40_1533{left:203px;bottom:475px;letter-spacing:0.12px;}
#t41_1533{left:106px;bottom:461px;letter-spacing:0.09px;}
#t42_1533{left:164px;bottom:461px;}
#t43_1533{left:172px;bottom:461px;letter-spacing:0.12px;}
#t44_1533{left:106px;bottom:448px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t45_1533{left:283px;bottom:447px;}
#t46_1533{left:290px;bottom:448px;letter-spacing:0.12px;}
#t47_1533{left:106px;bottom:434px;letter-spacing:0.09px;word-spacing:0.01px;}
#t48_1533{left:200px;bottom:433px;}
#t49_1533{left:208px;bottom:434px;letter-spacing:0.12px;}
#t4a_1533{left:106px;bottom:420px;letter-spacing:0.1px;}
#t4b_1533{left:235px;bottom:420px;}
#t4c_1533{left:243px;bottom:420px;letter-spacing:0.09px;}
#t4d_1533{left:274px;bottom:420px;}
#t4e_1533{left:282px;bottom:420px;letter-spacing:0.09px;}
#t4f_1533{left:106px;bottom:406px;letter-spacing:0.09px;}
#t4g_1533{left:242px;bottom:406px;}
#t4h_1533{left:250px;bottom:406px;letter-spacing:0.09px;}
#t4i_1533{left:87px;bottom:391px;letter-spacing:-0.11px;}
#t4j_1533{left:212px;bottom:391px;}
#t4k_1533{left:220px;bottom:392px;letter-spacing:0.09px;}
#t4l_1533{left:244px;bottom:391px;}
#t4m_1533{left:252px;bottom:392px;letter-spacing:0.09px;}
#t4n_1533{left:106px;bottom:377px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t4o_1533{left:220px;bottom:377px;}
#t4p_1533{left:228px;bottom:377px;letter-spacing:0.12px;}
#t4q_1533{left:87px;bottom:362px;letter-spacing:-0.11px;}
#t4r_1533{left:239px;bottom:362px;}
#t4s_1533{left:246px;bottom:363px;letter-spacing:0.09px;}
#t4t_1533{left:271px;bottom:362px;}
#t4u_1533{left:278px;bottom:363px;letter-spacing:0.09px;}
#t4v_1533{left:106px;bottom:348px;letter-spacing:0.09px;}
#t4w_1533{left:218px;bottom:348px;}
#t4x_1533{left:225px;bottom:348px;letter-spacing:0.12px;}
#t4y_1533{left:257px;bottom:348px;}
#t4z_1533{left:264px;bottom:348px;letter-spacing:0.13px;}
#t50_1533{left:106px;bottom:335px;letter-spacing:0.09px;}
#t51_1533{left:238px;bottom:334px;}
#t52_1533{left:246px;bottom:335px;letter-spacing:0.09px;}
#t53_1533{left:106px;bottom:321px;letter-spacing:0.09px;}
#t54_1533{left:280px;bottom:320px;}
#t55_1533{left:288px;bottom:321px;letter-spacing:0.12px;}
#t56_1533{left:106px;bottom:307px;letter-spacing:0.09px;}
#t57_1533{left:255px;bottom:306px;}
#t58_1533{left:263px;bottom:307px;letter-spacing:0.09px;}
#t59_1533{left:106px;bottom:293px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t5a_1533{left:295px;bottom:293px;}
#t5b_1533{left:303px;bottom:293px;letter-spacing:0.12px;}
#t5c_1533{left:106px;bottom:280px;letter-spacing:0.09px;}
#t5d_1533{left:236px;bottom:279px;}
#t5e_1533{left:244px;bottom:280px;letter-spacing:0.12px;}
#t5f_1533{left:87px;bottom:264px;letter-spacing:-0.11px;}
#t5g_1533{left:234px;bottom:264px;}
#t5h_1533{left:242px;bottom:265px;letter-spacing:0.09px;}
#t5i_1533{left:266px;bottom:264px;}
#t5j_1533{left:274px;bottom:265px;letter-spacing:0.09px;}
#t5k_1533{left:87px;bottom:249px;letter-spacing:-0.13px;}
#t5l_1533{left:106px;bottom:235px;letter-spacing:0.09px;}
#t5m_1533{left:183px;bottom:235px;}
#t5n_1533{left:191px;bottom:235px;letter-spacing:0.13px;}
#t5o_1533{left:208px;bottom:235px;}
#t5p_1533{left:216px;bottom:235px;letter-spacing:0.15px;}
#t5q_1533{left:87px;bottom:220px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5r_1533{left:106px;bottom:206px;letter-spacing:0.09px;}
#t5s_1533{left:183px;bottom:206px;}
#t5t_1533{left:191px;bottom:206px;letter-spacing:0.13px;}
#t5u_1533{left:208px;bottom:206px;}
#t5v_1533{left:216px;bottom:206px;letter-spacing:0.15px;}
#t5w_1533{left:87px;bottom:191px;letter-spacing:-0.12px;}
#t5x_1533{left:204px;bottom:191px;}
#t5y_1533{left:212px;bottom:192px;letter-spacing:0.09px;}
#t5z_1533{left:236px;bottom:191px;}
#t60_1533{left:244px;bottom:192px;letter-spacing:0.09px;}
#t61_1533{left:87px;bottom:176px;letter-spacing:-0.12px;}
#t62_1533{left:69px;bottom:160px;letter-spacing:-0.11px;}
#t63_1533{left:431px;bottom:160px;}
#t64_1533{left:124px;bottom:146px;letter-spacing:0.09px;}
#t65_1533{left:148px;bottom:145px;}
#t66_1533{left:156px;bottom:146px;letter-spacing:0.09px;}
#t67_1533{left:180px;bottom:145px;}
#t68_1533{left:188px;bottom:146px;letter-spacing:0.09px;}
#t69_1533{left:69px;bottom:130px;letter-spacing:-0.13px;}
#t6a_1533{left:202px;bottom:130px;}
#t6b_1533{left:210px;bottom:130px;letter-spacing:0.09px;}
#t6c_1533{left:69px;bottom:114px;letter-spacing:-0.19px;}
#t6d_1533{left:490px;bottom:1088px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6e_1533{left:541px;bottom:1088px;}
#t6f_1533{left:549px;bottom:1088px;letter-spacing:0.09px;}
#t6g_1533{left:490px;bottom:1072px;letter-spacing:-0.12px;}
#t6h_1533{left:472px;bottom:1057px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6i_1533{left:595px;bottom:1057px;}
#t6j_1533{left:603px;bottom:1058px;letter-spacing:0.12px;}
#t6k_1533{left:472px;bottom:1042px;letter-spacing:-0.12px;}
#t6l_1533{left:595px;bottom:1042px;}
#t6m_1533{left:603px;bottom:1043px;letter-spacing:0.12px;}
#t6n_1533{left:472px;bottom:1027px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6o_1533{left:589px;bottom:1027px;}
#t6p_1533{left:596px;bottom:1027px;letter-spacing:0.12px;}
#t6q_1533{left:490px;bottom:1011px;letter-spacing:-0.11px;}
#t6r_1533{left:577px;bottom:1011px;}
#t6s_1533{left:585px;bottom:1012px;letter-spacing:0.1px;}
#t6t_1533{left:472px;bottom:996px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6u_1533{left:605px;bottom:996px;}
#t6v_1533{left:613px;bottom:997px;letter-spacing:0.12px;}
#t6w_1533{left:472px;bottom:981px;letter-spacing:-0.13px;}
#t6x_1533{left:594px;bottom:981px;}
#t6y_1533{left:602px;bottom:981px;letter-spacing:0.09px;}
#t6z_1533{left:490px;bottom:965px;letter-spacing:-0.11px;}
#t70_1533{left:577px;bottom:965px;}
#t71_1533{left:585px;bottom:966px;letter-spacing:0.1px;}
#t72_1533{left:472px;bottom:950px;letter-spacing:-0.18px;}
#t73_1533{left:490px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t74_1533{left:570px;bottom:935px;}
#t75_1533{left:578px;bottom:936px;letter-spacing:0.12px;}
#t76_1533{left:490px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t77_1533{left:508px;bottom:906px;letter-spacing:0.1px;}
#t78_1533{left:557px;bottom:905px;}
#t79_1533{left:564px;bottom:906px;letter-spacing:0.12px;}
#t7a_1533{left:589px;bottom:905px;}
#t7b_1533{left:596px;bottom:906px;letter-spacing:0.1px;}
#t7c_1533{left:508px;bottom:892px;letter-spacing:0.11px;}
#t7d_1533{left:626px;bottom:892px;}
#t7e_1533{left:634px;bottom:892px;letter-spacing:0.12px;}
#t7f_1533{left:658px;bottom:892px;}
#t7g_1533{left:666px;bottom:892px;letter-spacing:0.1px;}
#t7h_1533{left:685px;bottom:892px;}
#t7i_1533{left:693px;bottom:892px;letter-spacing:0.1px;}
#t7j_1533{left:508px;bottom:879px;letter-spacing:0.12px;}
#t7k_1533{left:661px;bottom:878px;}
#t7l_1533{left:668px;bottom:879px;letter-spacing:0.1px;}
#t7m_1533{left:508px;bottom:865px;letter-spacing:0.12px;}
#t7n_1533{left:661px;bottom:864px;}
#t7o_1533{left:668px;bottom:865px;letter-spacing:0.1px;}
#t7p_1533{left:508px;bottom:851px;letter-spacing:0.12px;}
#t7q_1533{left:663px;bottom:850px;}
#t7r_1533{left:671px;bottom:851px;letter-spacing:0.1px;}
#t7s_1533{left:690px;bottom:850px;}
#t7t_1533{left:698px;bottom:851px;letter-spacing:0.1px;}
#t7u_1533{left:717px;bottom:850px;}
#t7v_1533{left:724px;bottom:851px;letter-spacing:0.1px;}
#t7w_1533{left:508px;bottom:837px;letter-spacing:0.11px;}
#t7x_1533{left:652px;bottom:837px;}
#t7y_1533{left:659px;bottom:837px;letter-spacing:0.1px;}
#t7z_1533{left:678px;bottom:837px;}
#t80_1533{left:686px;bottom:837px;letter-spacing:0.1px;}
#t81_1533{left:705px;bottom:837px;}
#t82_1533{left:713px;bottom:837px;letter-spacing:0.15px;}
#t83_1533{left:508px;bottom:824px;letter-spacing:0.11px;}
#t84_1533{left:620px;bottom:823px;}
#t85_1533{left:628px;bottom:824px;letter-spacing:0.09px;}
#t86_1533{left:652px;bottom:823px;}
#t87_1533{left:660px;bottom:824px;letter-spacing:0.09px;}
#t88_1533{left:684px;bottom:823px;}
#t89_1533{left:692px;bottom:824px;letter-spacing:0.09px;}
#t8a_1533{left:723px;bottom:823px;}
#t8b_1533{left:731px;bottom:824px;letter-spacing:0.09px;}
#t8c_1533{left:762px;bottom:823px;}
#t8d_1533{left:770px;bottom:824px;letter-spacing:0.1px;}
#t8e_1533{left:508px;bottom:810px;letter-spacing:0.12px;}
#t8f_1533{left:681px;bottom:809px;}
#t8g_1533{left:688px;bottom:810px;letter-spacing:0.1px;}
#t8h_1533{left:707px;bottom:809px;}
#t8i_1533{left:715px;bottom:810px;letter-spacing:0.1px;}
#t8j_1533{left:508px;bottom:796px;letter-spacing:0.12px;}
#t8k_1533{left:692px;bottom:795px;}
#t8l_1533{left:699px;bottom:796px;letter-spacing:0.12px;}
#t8m_1533{left:730px;bottom:795px;}
#t8n_1533{left:738px;bottom:796px;letter-spacing:0.1px;}
#t8o_1533{left:757px;bottom:795px;}
#t8p_1533{left:765px;bottom:796px;letter-spacing:0.1px;}
#t8q_1533{left:784px;bottom:795px;}
#t8r_1533{left:791px;bottom:796px;letter-spacing:0.15px;}
#t8s_1533{left:810px;bottom:795px;}
#t8t_1533{left:818px;bottom:796px;letter-spacing:0.1px;}
#t8u_1533{left:837px;bottom:795px;}
#t8v_1533{left:527px;bottom:782px;letter-spacing:0.1px;}
#t8w_1533{left:546px;bottom:782px;}
#t8x_1533{left:553px;bottom:782px;letter-spacing:0.15px;}
#t8y_1533{left:490px;bottom:767px;letter-spacing:-0.12px;}
#t8z_1533{left:591px;bottom:767px;}
#t90_1533{left:599px;bottom:768px;letter-spacing:0.12px;}
#t91_1533{left:623px;bottom:767px;}
#t92_1533{left:631px;bottom:768px;letter-spacing:0.1px;}
#t93_1533{left:490px;bottom:752px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t94_1533{left:607px;bottom:752px;}
#t95_1533{left:614px;bottom:752px;letter-spacing:0.09px;}
#t96_1533{left:490px;bottom:736px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t97_1533{left:571px;bottom:736px;}
#t98_1533{left:579px;bottom:737px;letter-spacing:0.15px;}
#t99_1533{left:490px;bottom:721px;letter-spacing:-0.12px;}
#t9a_1533{left:599px;bottom:721px;}
#t9b_1533{left:606px;bottom:722px;letter-spacing:0.12px;}
#t9c_1533{left:490px;bottom:706px;letter-spacing:-0.13px;}
#t9d_1533{left:579px;bottom:706px;}
#t9e_1533{left:587px;bottom:706px;letter-spacing:0.09px;}
#t9f_1533{left:490px;bottom:690px;letter-spacing:-0.15px;}
#t9g_1533{left:672px;bottom:690px;}
#t9h_1533{left:680px;bottom:691px;letter-spacing:0.09px;}
#t9i_1533{left:490px;bottom:675px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9j_1533{left:559px;bottom:675px;}
#t9k_1533{left:566px;bottom:676px;letter-spacing:0.12px;}
#t9l_1533{left:490px;bottom:660px;letter-spacing:-0.11px;}
#t9m_1533{left:574px;bottom:660px;}
#t9n_1533{left:582px;bottom:661px;letter-spacing:0.12px;}
#t9o_1533{left:490px;bottom:645px;letter-spacing:-0.12px;}
#t9p_1533{left:561px;bottom:645px;}
#t9q_1533{left:568px;bottom:645px;letter-spacing:0.12px;}
#t9r_1533{left:490px;bottom:629px;letter-spacing:-0.11px;}
#t9s_1533{left:645px;bottom:629px;}
#t9t_1533{left:653px;bottom:630px;letter-spacing:0.09px;}
#t9u_1533{left:490px;bottom:614px;letter-spacing:-0.12px;}
#t9v_1533{left:600px;bottom:614px;}
#t9w_1533{left:608px;bottom:615px;letter-spacing:0.12px;}
#t9x_1533{left:508px;bottom:601px;letter-spacing:0.09px;word-spacing:0.01px;}
#t9y_1533{left:583px;bottom:600px;}
#t9z_1533{left:591px;bottom:600px;letter-spacing:0.12px;}
#ta0_1533{left:508px;bottom:587px;letter-spacing:0.09px;}
#ta1_1533{left:609px;bottom:586px;}
#ta2_1533{left:617px;bottom:587px;letter-spacing:0.12px;}
#ta3_1533{left:508px;bottom:573px;letter-spacing:0.1px;}
#ta4_1533{left:557px;bottom:572px;}
#ta5_1533{left:564px;bottom:573px;letter-spacing:0.12px;}
#ta6_1533{left:508px;bottom:559px;letter-spacing:0.09px;}
#ta7_1533{left:642px;bottom:559px;}
#ta8_1533{left:650px;bottom:559px;letter-spacing:0.12px;}
#ta9_1533{left:508px;bottom:546px;letter-spacing:0.1px;}
#taa_1533{left:490px;bottom:530px;letter-spacing:-0.11px;}
#tab_1533{left:615px;bottom:530px;}
#tac_1533{left:623px;bottom:531px;letter-spacing:0.09px;}
#tad_1533{left:490px;bottom:515px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tae_1533{left:574px;bottom:515px;}
#taf_1533{left:582px;bottom:515px;letter-spacing:0.12px;}
#tag_1533{left:490px;bottom:499px;letter-spacing:-0.18px;}
#tah_1533{left:508px;bottom:486px;letter-spacing:0.11px;}
#tai_1533{left:612px;bottom:485px;}
#taj_1533{left:619px;bottom:486px;letter-spacing:0.12px;}
#tak_1533{left:508px;bottom:472px;letter-spacing:0.1px;}
#tal_1533{left:557px;bottom:471px;}
#tam_1533{left:564px;bottom:472px;letter-spacing:0.12px;}
#tan_1533{left:508px;bottom:458px;letter-spacing:0.09px;}
#tao_1533{left:590px;bottom:458px;}
#tap_1533{left:597px;bottom:458px;letter-spacing:0.12px;}
#taq_1533{left:508px;bottom:445px;letter-spacing:0.1px;word-spacing:0.01px;}
#tar_1533{left:578px;bottom:444px;}
#tas_1533{left:586px;bottom:445px;letter-spacing:0.12px;}
#tat_1533{left:508px;bottom:431px;letter-spacing:0.09px;word-spacing:-0.09px;}
#tau_1533{left:600px;bottom:430px;}
#tav_1533{left:608px;bottom:431px;letter-spacing:0.12px;}
#taw_1533{left:490px;bottom:415px;letter-spacing:-0.12px;}
#tax_1533{left:600px;bottom:415px;}
#tay_1533{left:608px;bottom:416px;letter-spacing:0.12px;}
#taz_1533{left:490px;bottom:400px;letter-spacing:-0.12px;}
#tb0_1533{left:726px;bottom:400px;}
#tb1_1533{left:734px;bottom:401px;letter-spacing:0.12px;}
#tb2_1533{left:490px;bottom:385px;letter-spacing:-0.12px;}
#tb3_1533{left:669px;bottom:385px;}
#tb4_1533{left:676px;bottom:386px;letter-spacing:0.12px;}
#tb5_1533{left:490px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb6_1533{left:610px;bottom:370px;}
#tb7_1533{left:617px;bottom:370px;letter-spacing:0.09px;}
#tb8_1533{left:490px;bottom:354px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tb9_1533{left:541px;bottom:354px;}
#tba_1533{left:549px;bottom:355px;letter-spacing:0.09px;}
#tbb_1533{left:490px;bottom:339px;letter-spacing:-0.13px;}
#tbc_1533{left:569px;bottom:339px;}
#tbd_1533{left:576px;bottom:340px;letter-spacing:0.12px;}
#tbe_1533{left:490px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tbf_1533{left:573px;bottom:324px;}
#tbg_1533{left:581px;bottom:324px;letter-spacing:0.12px;}
#tbh_1533{left:490px;bottom:309px;letter-spacing:-0.13px;}
#tbi_1533{left:606px;bottom:309px;}
#tbj_1533{left:614px;bottom:309px;letter-spacing:0.09px;}
#tbk_1533{left:490px;bottom:293px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tbl_1533{left:601px;bottom:293px;}
#tbm_1533{left:608px;bottom:294px;letter-spacing:0.09px;}
#tbn_1533{left:490px;bottom:278px;letter-spacing:-0.14px;}
#tbo_1533{left:580px;bottom:278px;}
#tbp_1533{left:588px;bottom:279px;letter-spacing:0.12px;}
#tbq_1533{left:490px;bottom:263px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tbr_1533{left:575px;bottom:263px;}
#tbs_1533{left:583px;bottom:263px;letter-spacing:0.12px;}
#tbt_1533{left:490px;bottom:247px;letter-spacing:-0.12px;}
#tbu_1533{left:472px;bottom:232px;letter-spacing:-0.13px;}
#tbv_1533{left:588px;bottom:232px;}
#tbw_1533{left:596px;bottom:233px;letter-spacing:0.09px;}
#tbx_1533{left:620px;bottom:232px;}
#tby_1533{left:628px;bottom:233px;letter-spacing:0.09px;}
#tbz_1533{left:472px;bottom:217px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tc0_1533{left:582px;bottom:217px;}
#tc1_1533{left:590px;bottom:218px;letter-spacing:0.09px;}
#tc2_1533{left:615px;bottom:217px;}
#tc3_1533{left:622px;bottom:218px;letter-spacing:0.09px;}
#tc4_1533{left:472px;bottom:177px;}
#tc5_1533{left:472px;bottom:160px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tc6_1533{left:617px;bottom:160px;}
#tc7_1533{left:625px;bottom:161px;letter-spacing:0.09px;}
#tc8_1533{left:649px;bottom:160px;}
#tc9_1533{left:657px;bottom:161px;letter-spacing:0.09px;}
#tca_1533{left:681px;bottom:160px;}
#tcb_1533{left:689px;bottom:161px;letter-spacing:0.12px;}
#tcc_1533{left:720px;bottom:160px;}
#tcd_1533{left:728px;bottom:161px;letter-spacing:0.09px;}
#tce_1533{left:472px;bottom:145px;letter-spacing:-0.12px;}
#tcf_1533{left:644px;bottom:145px;}
#tcg_1533{left:652px;bottom:146px;letter-spacing:0.09px;}
#tch_1533{left:676px;bottom:145px;}
#tci_1533{left:684px;bottom:146px;letter-spacing:0.09px;}
#tcj_1533{left:708px;bottom:145px;}
#tck_1533{left:716px;bottom:146px;letter-spacing:0.09px;}
#tcl_1533{left:472px;bottom:130px;letter-spacing:-0.12px;}
#tcm_1533{left:705px;bottom:130px;}
#tcn_1533{left:712px;bottom:130px;letter-spacing:0.12px;}
#tco_1533{left:472px;bottom:114px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tcp_1533{left:586px;bottom:114px;}
#tcq_1533{left:594px;bottom:115px;letter-spacing:0.09px;}
#tcr_1533{left:618px;bottom:114px;}
#tcs_1533{left:626px;bottom:115px;letter-spacing:0.09px;}
#tct_1533{left:650px;bottom:114px;}
#tcu_1533{left:658px;bottom:115px;letter-spacing:0.09px;}
#tcv_1533{left:689px;bottom:114px;}
#tcw_1533{left:697px;bottom:115px;letter-spacing:0.09px;}
#tcx_1533{left:728px;bottom:114px;}
#tcy_1533{left:736px;bottom:115px;letter-spacing:0.09px;}

.s1_1533{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1533{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s3_1533{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1533{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1533{font-size:12px;font-family:Arial_3ed;color:#000;}
.s6_1533{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1533" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1533Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1533" style="-webkit-user-select: none;"><object width="935" height="1210" data="1533/1533.svg" type="image/svg+xml" id="pdf1533" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1533" class="t s1_1533">Vol. 3D </span><span id="t2_1533" class="t s1_1533">INDEX-21 </span>
<span id="t3_1533" class="t s2_1533">INDEX </span>
<span id="t4_1533" class="t s3_1533">non-maskable interrupts (NMIs)</span><span id="t5_1533" class="t s4_1533">, </span><span id="t6_1533" class="t s5_1533">26-6 </span>
<span id="t7_1533" class="t s3_1533">page faults</span><span id="t8_1533" class="t s4_1533">, </span><span id="t9_1533" class="t s5_1533">26-6 </span>
<span id="ta_1533" class="t s3_1533">start-up IPIs (SIPIs)</span><span id="tb_1533" class="t s4_1533">, </span><span id="tc_1533" class="t s5_1533">26-6 </span>
<span id="td_1533" class="t s3_1533">task switches</span><span id="te_1533" class="t s4_1533">, </span><span id="tf_1533" class="t s5_1533">26-6 </span>
<span id="tg_1533" class="t s3_1533">See also: VMCS, VMM, VM entries </span>
<span id="th_1533" class="t s3_1533">VM (virtual-8086 mode) flag </span>
<span id="ti_1533" class="t s3_1533">EFLAGS register</span><span id="tj_1533" class="t s4_1533">, </span><span id="tk_1533" class="t s5_1533">2-8</span><span id="tl_1533" class="t s4_1533">, </span><span id="tm_1533" class="t s5_1533">2-10 </span>
<span id="tn_1533" class="t s3_1533">VMCALL instruction</span><span id="to_1533" class="t s4_1533">, </span><span id="tp_1533" class="t s5_1533">31-1 </span>
<span id="tq_1533" class="t s3_1533">VMCLEAR instruction</span><span id="tr_1533" class="t s4_1533">, </span><span id="ts_1533" class="t s5_1533">31-1 </span>
<span id="tt_1533" class="t s3_1533">VMCS </span>
<span id="tu_1533" class="t s3_1533">error numbers</span><span id="tv_1533" class="t s4_1533">, </span><span id="tw_1533" class="t s5_1533">31-31 </span>
<span id="tx_1533" class="t s3_1533">field encodings</span><span id="ty_1533" class="t s4_1533">, </span><span id="tz_1533" class="t s5_1533">1-7</span><span id="t10_1533" class="t s4_1533">, </span><span id="t11_1533" class="t s5_1533">B-1 </span>
<span id="t12_1533" class="t s1_1533">16-bit guest-state fields</span><span id="t13_1533" class="t s4_1533">, </span><span id="t14_1533" class="t s5_1533">B-1 </span>
<span id="t15_1533" class="t s1_1533">16-bit host-state fields</span><span id="t16_1533" class="t s4_1533">, </span><span id="t17_1533" class="t s5_1533">B-2 </span>
<span id="t18_1533" class="t s1_1533">32-bit control fields</span><span id="t19_1533" class="t s4_1533">, </span><span id="t1a_1533" class="t s5_1533">B-1</span><span id="t1b_1533" class="t s4_1533">, </span><span id="t1c_1533" class="t s5_1533">B-7 </span>
<span id="t1d_1533" class="t s1_1533">32-bit guest-state fields</span><span id="t1e_1533" class="t s4_1533">, </span><span id="t1f_1533" class="t s5_1533">B-8 </span>
<span id="t1g_1533" class="t s1_1533">32-bit read-only data fields</span><span id="t1h_1533" class="t s4_1533">, </span><span id="t1i_1533" class="t s5_1533">B-8 </span>
<span id="t1j_1533" class="t s1_1533">64-bit control fields</span><span id="t1k_1533" class="t s4_1533">, </span><span id="t1l_1533" class="t s5_1533">B-2 </span>
<span id="t1m_1533" class="t s1_1533">64-bit guest-state fields</span><span id="t1n_1533" class="t s4_1533">, </span><span id="t1o_1533" class="t s5_1533">B-5</span><span id="t1p_1533" class="t s4_1533">, </span><span id="t1q_1533" class="t s5_1533">B-6 </span>
<span id="t1r_1533" class="t s1_1533">natural-width control fields</span><span id="t1s_1533" class="t s4_1533">, </span><span id="t1t_1533" class="t s5_1533">B-9 </span>
<span id="t1u_1533" class="t s1_1533">natural-width guest-state fields</span><span id="t1v_1533" class="t s4_1533">, </span><span id="t1w_1533" class="t s5_1533">B-10 </span>
<span id="t1x_1533" class="t s1_1533">natural-width host-state fields</span><span id="t1y_1533" class="t s4_1533">, </span><span id="t1z_1533" class="t s5_1533">B-11 </span>
<span id="t20_1533" class="t s1_1533">natural-width read-only data fields</span><span id="t21_1533" class="t s4_1533">, </span><span id="t22_1533" class="t s5_1533">B-10 </span>
<span id="t23_1533" class="t s3_1533">format of VMCS region</span><span id="t24_1533" class="t s4_1533">, </span><span id="t25_1533" class="t s5_1533">25-2 </span>
<span id="t26_1533" class="t s3_1533">guest-state area</span><span id="t27_1533" class="t s4_1533">, </span><span id="t28_1533" class="t s5_1533">25-3 </span>
<span id="t29_1533" class="t s1_1533">guest non-register state</span><span id="t2a_1533" class="t s4_1533">, </span><span id="t2b_1533" class="t s5_1533">25-6 </span>
<span id="t2c_1533" class="t s1_1533">guest register state</span><span id="t2d_1533" class="t s4_1533">, </span><span id="t2e_1533" class="t s5_1533">25-4 </span>
<span id="t2f_1533" class="t s3_1533">host-state area</span><span id="t2g_1533" class="t s4_1533">, </span><span id="t2h_1533" class="t s5_1533">25-3</span><span id="t2i_1533" class="t s4_1533">, </span><span id="t2j_1533" class="t s5_1533">25-8 </span>
<span id="t2k_1533" class="t s3_1533">introduction</span><span id="t2l_1533" class="t s4_1533">, </span><span id="t2m_1533" class="t s5_1533">25-1 </span>
<span id="t2n_1533" class="t s3_1533">migrating between processors</span><span id="t2o_1533" class="t s4_1533">, </span><span id="t2p_1533" class="t s5_1533">25-29 </span>
<span id="t2q_1533" class="t s3_1533">software access to</span><span id="t2r_1533" class="t s4_1533">, </span><span id="t2s_1533" class="t s5_1533">25-29 </span>
<span id="t2t_1533" class="t s3_1533">VMCS data</span><span id="t2u_1533" class="t s4_1533">, </span><span id="t2v_1533" class="t s5_1533">25-2</span><span id="t2w_1533" class="t s4_1533">, </span><span id="t2x_1533" class="t s5_1533">26-21 </span>
<span id="t2y_1533" class="t s3_1533">VMCS pointer</span><span id="t2z_1533" class="t s4_1533">, </span><span id="t30_1533" class="t s5_1533">25-1 </span>
<span id="t31_1533" class="t s3_1533">VMCS region</span><span id="t32_1533" class="t s4_1533">, </span><span id="t33_1533" class="t s5_1533">25-1 </span>
<span id="t34_1533" class="t s3_1533">VMCS revision identifier</span><span id="t35_1533" class="t s4_1533">, </span><span id="t36_1533" class="t s5_1533">25-2</span><span id="t37_1533" class="t s4_1533">, </span><span id="t38_1533" class="t s5_1533">26-21 </span>
<span id="t39_1533" class="t s3_1533">VM-entry control fields</span><span id="t3a_1533" class="t s4_1533">, </span><span id="t3b_1533" class="t s5_1533">25-3</span><span id="t3c_1533" class="t s4_1533">, </span><span id="t3d_1533" class="t s5_1533">25-23 </span>
<span id="t3e_1533" class="t s1_1533">entry controls</span><span id="t3f_1533" class="t s4_1533">, </span><span id="t3g_1533" class="t s5_1533">25-23 </span>
<span id="t3h_1533" class="t s1_1533">entry controls for event injection</span><span id="t3i_1533" class="t s4_1533">, </span><span id="t3j_1533" class="t s5_1533">25-24 </span>
<span id="t3k_1533" class="t s1_1533">entry controls for MSRs</span><span id="t3l_1533" class="t s4_1533">, </span><span id="t3m_1533" class="t s5_1533">25-24 </span>
<span id="t3n_1533" class="t s3_1533">VM-execution control fields</span><span id="t3o_1533" class="t s4_1533">, </span><span id="t3p_1533" class="t s5_1533">25-3</span><span id="t3q_1533" class="t s4_1533">, </span><span id="t3r_1533" class="t s5_1533">25-9 </span>
<span id="t3s_1533" class="t s1_1533">controls for CR8 accesses</span><span id="t3t_1533" class="t s4_1533">, </span><span id="t3u_1533" class="t s5_1533">25-15 </span>
<span id="t3v_1533" class="t s1_1533">CR3-target controls</span><span id="t3w_1533" class="t s4_1533">, </span><span id="t3x_1533" class="t s5_1533">25-14 </span>
<span id="t3y_1533" class="t s1_1533">exception bitmap</span><span id="t3z_1533" class="t s4_1533">, </span><span id="t40_1533" class="t s5_1533">25-14 </span>
<span id="t41_1533" class="t s1_1533">I/O bitmaps</span><span id="t42_1533" class="t s4_1533">, </span><span id="t43_1533" class="t s5_1533">25-14 </span>
<span id="t44_1533" class="t s1_1533">masks &amp; read shadows CR0 &amp; CR4</span><span id="t45_1533" class="t s4_1533">, </span><span id="t46_1533" class="t s5_1533">25-14 </span>
<span id="t47_1533" class="t s1_1533">pin-based controls</span><span id="t48_1533" class="t s4_1533">, </span><span id="t49_1533" class="t s5_1533">25-9 </span>
<span id="t4a_1533" class="t s1_1533">processor-based controls</span><span id="t4b_1533" class="t s4_1533">, </span><span id="t4c_1533" class="t s5_1533">25-10</span><span id="t4d_1533" class="t s4_1533">, </span><span id="t4e_1533" class="t s5_1533">25-21 </span>
<span id="t4f_1533" class="t s1_1533">time-stamp counter offset</span><span id="t4g_1533" class="t s4_1533">, </span><span id="t4h_1533" class="t s5_1533">25-14 </span>
<span id="t4i_1533" class="t s3_1533">VM-exit control fields</span><span id="t4j_1533" class="t s4_1533">, </span><span id="t4k_1533" class="t s5_1533">25-3</span><span id="t4l_1533" class="t s4_1533">, </span><span id="t4m_1533" class="t s5_1533">25-21 </span>
<span id="t4n_1533" class="t s1_1533">exit controls for MSRs</span><span id="t4o_1533" class="t s4_1533">, </span><span id="t4p_1533" class="t s5_1533">25-22 </span>
<span id="t4q_1533" class="t s3_1533">VM-exit information fields</span><span id="t4r_1533" class="t s4_1533">, </span><span id="t4s_1533" class="t s5_1533">25-3</span><span id="t4t_1533" class="t s4_1533">, </span><span id="t4u_1533" class="t s5_1533">25-25 </span>
<span id="t4v_1533" class="t s1_1533">basic exit information</span><span id="t4w_1533" class="t s4_1533">, </span><span id="t4x_1533" class="t s5_1533">25-26</span><span id="t4y_1533" class="t s4_1533">, </span><span id="t4z_1533" class="t s5_1533">C-1 </span>
<span id="t50_1533" class="t s1_1533">basic VM-exit information</span><span id="t51_1533" class="t s4_1533">, </span><span id="t52_1533" class="t s5_1533">25-26 </span>
<span id="t53_1533" class="t s1_1533">exits due to instruction execution</span><span id="t54_1533" class="t s4_1533">, </span><span id="t55_1533" class="t s5_1533">25-28 </span>
<span id="t56_1533" class="t s1_1533">exits due to vectored events</span><span id="t57_1533" class="t s4_1533">, </span><span id="t58_1533" class="t s5_1533">25-27 </span>
<span id="t59_1533" class="t s1_1533">exits occurring during event delivery</span><span id="t5a_1533" class="t s4_1533">, </span><span id="t5b_1533" class="t s5_1533">25-27 </span>
<span id="t5c_1533" class="t s1_1533">VM-instruction error field</span><span id="t5d_1533" class="t s4_1533">, </span><span id="t5e_1533" class="t s5_1533">25-28 </span>
<span id="t5f_1533" class="t s3_1533">VM-instruction error field</span><span id="t5g_1533" class="t s4_1533">, </span><span id="t5h_1533" class="t s5_1533">27-1</span><span id="t5i_1533" class="t s4_1533">, </span><span id="t5j_1533" class="t s5_1533">31-31 </span>
<span id="t5k_1533" class="t s3_1533">VMREAD instruction </span>
<span id="t5l_1533" class="t s1_1533">field encodings</span><span id="t5m_1533" class="t s4_1533">, </span><span id="t5n_1533" class="t s5_1533">1-7</span><span id="t5o_1533" class="t s4_1533">, </span><span id="t5p_1533" class="t s5_1533">B-1 </span>
<span id="t5q_1533" class="t s3_1533">VMWRITE instruction </span>
<span id="t5r_1533" class="t s1_1533">field encodings</span><span id="t5s_1533" class="t s4_1533">, </span><span id="t5t_1533" class="t s5_1533">1-7</span><span id="t5u_1533" class="t s4_1533">, </span><span id="t5v_1533" class="t s5_1533">B-1 </span>
<span id="t5w_1533" class="t s3_1533">VMX-abort indicator</span><span id="t5x_1533" class="t s4_1533">, </span><span id="t5y_1533" class="t s5_1533">25-2</span><span id="t5z_1533" class="t s4_1533">, </span><span id="t60_1533" class="t s5_1533">26-21 </span>
<span id="t61_1533" class="t s3_1533">See also: VM entries, VM exits, VMM, VMX </span>
<span id="t62_1533" class="t s3_1533">VME (virtual-8086 mode extensions) flag, CR4 control register</span><span id="t63_1533" class="t s4_1533">, </span>
<span id="t64_1533" class="t s5_1533">2-11</span><span id="t65_1533" class="t s4_1533">, </span><span id="t66_1533" class="t s5_1533">2-17</span><span id="t67_1533" class="t s4_1533">, </span><span id="t68_1533" class="t s5_1533">23-18 </span>
<span id="t69_1533" class="t s3_1533">VMLAUNCH instruction</span><span id="t6a_1533" class="t s4_1533">, </span><span id="t6b_1533" class="t s5_1533">31-1 </span>
<span id="t6c_1533" class="t s3_1533">VMM </span>
<span id="t6d_1533" class="t s3_1533">VM exits</span><span id="t6e_1533" class="t s4_1533">, </span><span id="t6f_1533" class="t s5_1533">28-1 </span>
<span id="t6g_1533" class="t s3_1533">See also: VMCS, VM entries, VM exits, VMX </span>
<span id="t6h_1533" class="t s3_1533">VMPTRLD instruction</span><span id="t6i_1533" class="t s4_1533">, </span><span id="t6j_1533" class="t s5_1533">31-1 </span>
<span id="t6k_1533" class="t s3_1533">VMPTRST instruction</span><span id="t6l_1533" class="t s4_1533">, </span><span id="t6m_1533" class="t s5_1533">31-1 </span>
<span id="t6n_1533" class="t s3_1533">VMREAD instruction</span><span id="t6o_1533" class="t s4_1533">, </span><span id="t6p_1533" class="t s5_1533">31-1 </span>
<span id="t6q_1533" class="t s3_1533">field encodings</span><span id="t6r_1533" class="t s4_1533">, </span><span id="t6s_1533" class="t s5_1533">B-1 </span>
<span id="t6t_1533" class="t s3_1533">VMRESUME instruction</span><span id="t6u_1533" class="t s4_1533">, </span><span id="t6v_1533" class="t s5_1533">31-1 </span>
<span id="t6w_1533" class="t s3_1533">VMWRITE instruction</span><span id="t6x_1533" class="t s4_1533">, </span><span id="t6y_1533" class="t s5_1533">31-1 </span>
<span id="t6z_1533" class="t s3_1533">field encodings</span><span id="t70_1533" class="t s4_1533">, </span><span id="t71_1533" class="t s5_1533">B-1 </span>
<span id="t72_1533" class="t s3_1533">VMX </span>
<span id="t73_1533" class="t s3_1533">A20M# signal</span><span id="t74_1533" class="t s4_1533">, </span><span id="t75_1533" class="t s5_1533">24-4 </span>
<span id="t76_1533" class="t s3_1533">capability MSRs </span>
<span id="t77_1533" class="t s1_1533">overview</span><span id="t78_1533" class="t s4_1533">, </span><span id="t79_1533" class="t s5_1533">24-2</span><span id="t7a_1533" class="t s4_1533">, </span><span id="t7b_1533" class="t s5_1533">A-1 </span>
<span id="t7c_1533" class="t s1_1533">IA32_VMX_BASIC MSR</span><span id="t7d_1533" class="t s4_1533">, </span><span id="t7e_1533" class="t s5_1533">25-3</span><span id="t7f_1533" class="t s4_1533">, </span><span id="t7g_1533" class="t s5_1533">A-1</span><span id="t7h_1533" class="t s4_1533">, </span><span id="t7i_1533" class="t s5_1533">A-2 </span>
<span id="t7j_1533" class="t s1_1533">IA32_VMX_CR0_FIXED0 MSR</span><span id="t7k_1533" class="t s4_1533">, </span><span id="t7l_1533" class="t s5_1533">A-7 </span>
<span id="t7m_1533" class="t s1_1533">IA32_VMX_CR0_FIXED1 MSR</span><span id="t7n_1533" class="t s4_1533">, </span><span id="t7o_1533" class="t s5_1533">A-7 </span>
<span id="t7p_1533" class="t s1_1533">IA32_VMX_ENTRY_CTLS MSR</span><span id="t7q_1533" class="t s4_1533">, </span><span id="t7r_1533" class="t s5_1533">A-2</span><span id="t7s_1533" class="t s4_1533">, </span><span id="t7t_1533" class="t s5_1533">A-5</span><span id="t7u_1533" class="t s4_1533">, </span><span id="t7v_1533" class="t s5_1533">A-6 </span>
<span id="t7w_1533" class="t s1_1533">IA32_VMX_EXIT_CTLS MSR</span><span id="t7x_1533" class="t s4_1533">, </span><span id="t7y_1533" class="t s5_1533">A-2</span><span id="t7z_1533" class="t s4_1533">, </span><span id="t80_1533" class="t s5_1533">A-4</span><span id="t81_1533" class="t s4_1533">, </span><span id="t82_1533" class="t s5_1533">A-5 </span>
<span id="t83_1533" class="t s1_1533">IA32_VMX_MISC MSR</span><span id="t84_1533" class="t s4_1533">, </span><span id="t85_1533" class="t s5_1533">25-6</span><span id="t86_1533" class="t s4_1533">, </span><span id="t87_1533" class="t s5_1533">27-3</span><span id="t88_1533" class="t s4_1533">, </span><span id="t89_1533" class="t s5_1533">27-13</span><span id="t8a_1533" class="t s4_1533">, </span><span id="t8b_1533" class="t s5_1533">32-26</span><span id="t8c_1533" class="t s4_1533">, </span><span id="t8d_1533" class="t s5_1533">A-6 </span>
<span id="t8e_1533" class="t s1_1533">IA32_VMX_PINBASED_CTLS MSR</span><span id="t8f_1533" class="t s4_1533">, </span><span id="t8g_1533" class="t s5_1533">A-2</span><span id="t8h_1533" class="t s4_1533">, </span><span id="t8i_1533" class="t s5_1533">A-3 </span>
<span id="t8j_1533" class="t s1_1533">IA32_VMX_PROCBASED_CTLS MSR</span><span id="t8k_1533" class="t s4_1533">, </span><span id="t8l_1533" class="t s5_1533">25-10</span><span id="t8m_1533" class="t s4_1533">, </span><span id="t8n_1533" class="t s5_1533">A-2</span><span id="t8o_1533" class="t s4_1533">, </span><span id="t8p_1533" class="t s5_1533">A-3</span><span id="t8q_1533" class="t s4_1533">, </span><span id="t8r_1533" class="t s5_1533">A-4</span><span id="t8s_1533" class="t s4_1533">, </span><span id="t8t_1533" class="t s5_1533">A-5</span><span id="t8u_1533" class="t s4_1533">, </span>
<span id="t8v_1533" class="t s5_1533">A-8</span><span id="t8w_1533" class="t s4_1533">, </span><span id="t8x_1533" class="t s5_1533">A-9 </span>
<span id="t8y_1533" class="t s3_1533">CPUID instruction</span><span id="t8z_1533" class="t s4_1533">, </span><span id="t90_1533" class="t s5_1533">24-2</span><span id="t91_1533" class="t s4_1533">, </span><span id="t92_1533" class="t s5_1533">A-1 </span>
<span id="t93_1533" class="t s3_1533">CR4 control register</span><span id="t94_1533" class="t s4_1533">, </span><span id="t95_1533" class="t s5_1533">24-3 </span>
<span id="t96_1533" class="t s3_1533">CR4 fixed bits</span><span id="t97_1533" class="t s4_1533">, </span><span id="t98_1533" class="t s5_1533">A-7 </span>
<span id="t99_1533" class="t s3_1533">entering operation</span><span id="t9a_1533" class="t s4_1533">, </span><span id="t9b_1533" class="t s5_1533">24-3 </span>
<span id="t9c_1533" class="t s3_1533">guest software</span><span id="t9d_1533" class="t s4_1533">, </span><span id="t9e_1533" class="t s5_1533">24-1 </span>
<span id="t9f_1533" class="t s3_1533">IA32_FEATURE_CONTROL MSR</span><span id="t9g_1533" class="t s4_1533">, </span><span id="t9h_1533" class="t s5_1533">24-3 </span>
<span id="t9i_1533" class="t s3_1533">INIT# signal</span><span id="t9j_1533" class="t s4_1533">, </span><span id="t9k_1533" class="t s5_1533">24-4 </span>
<span id="t9l_1533" class="t s3_1533">instruction set</span><span id="t9m_1533" class="t s4_1533">, </span><span id="t9n_1533" class="t s5_1533">24-2 </span>
<span id="t9o_1533" class="t s3_1533">introduction</span><span id="t9p_1533" class="t s4_1533">, </span><span id="t9q_1533" class="t s5_1533">24-1 </span>
<span id="t9r_1533" class="t s3_1533">microcode update facilities</span><span id="t9s_1533" class="t s4_1533">, </span><span id="t9t_1533" class="t s5_1533">26-12 </span>
<span id="t9u_1533" class="t s3_1533">non-root operation</span><span id="t9v_1533" class="t s4_1533">, </span><span id="t9w_1533" class="t s5_1533">24-1 </span>
<span id="t9x_1533" class="t s1_1533">event blocking</span><span id="t9y_1533" class="t s4_1533">, </span><span id="t9z_1533" class="t s5_1533">26-13 </span>
<span id="ta0_1533" class="t s1_1533">instruction changes</span><span id="ta1_1533" class="t s4_1533">, </span><span id="ta2_1533" class="t s5_1533">26-7 </span>
<span id="ta3_1533" class="t s1_1533">overview</span><span id="ta4_1533" class="t s4_1533">, </span><span id="ta5_1533" class="t s5_1533">26-1 </span>
<span id="ta6_1533" class="t s1_1533">task switches not allowed</span><span id="ta7_1533" class="t s4_1533">, </span><span id="ta8_1533" class="t s5_1533">26-13 </span>
<span id="ta9_1533" class="t s1_1533">see VM exits </span>
<span id="taa_1533" class="t s3_1533">operation restrictions</span><span id="tab_1533" class="t s4_1533">, </span><span id="tac_1533" class="t s5_1533">24-3 </span>
<span id="tad_1533" class="t s3_1533">root operation</span><span id="tae_1533" class="t s4_1533">, </span><span id="taf_1533" class="t s5_1533">24-1 </span>
<span id="tag_1533" class="t s3_1533">SMM </span>
<span id="tah_1533" class="t s1_1533">CR4.VMXE reserved</span><span id="tai_1533" class="t s4_1533">, </span><span id="taj_1533" class="t s5_1533">32-19 </span>
<span id="tak_1533" class="t s1_1533">overview</span><span id="tal_1533" class="t s4_1533">, </span><span id="tam_1533" class="t s5_1533">32-2 </span>
<span id="tan_1533" class="t s1_1533">RSM instruction</span><span id="tao_1533" class="t s4_1533">, </span><span id="tap_1533" class="t s5_1533">32-18 </span>
<span id="taq_1533" class="t s1_1533">VMCS pointer</span><span id="tar_1533" class="t s4_1533">, </span><span id="tas_1533" class="t s5_1533">32-17 </span>
<span id="tat_1533" class="t s1_1533">VMX-critical state</span><span id="tau_1533" class="t s4_1533">, </span><span id="tav_1533" class="t s5_1533">32-17 </span>
<span id="taw_1533" class="t s3_1533">testing for support</span><span id="tax_1533" class="t s4_1533">, </span><span id="tay_1533" class="t s5_1533">24-2 </span>
<span id="taz_1533" class="t s3_1533">virtual-machine control structure (VMCS)</span><span id="tb0_1533" class="t s4_1533">, </span><span id="tb1_1533" class="t s5_1533">24-2 </span>
<span id="tb2_1533" class="t s3_1533">virtual-machine monitor (VMM)</span><span id="tb3_1533" class="t s4_1533">, </span><span id="tb4_1533" class="t s5_1533">24-1 </span>
<span id="tb5_1533" class="t s3_1533">VM entries and exits</span><span id="tb6_1533" class="t s4_1533">, </span><span id="tb7_1533" class="t s5_1533">24-1 </span>
<span id="tb8_1533" class="t s3_1533">VM exits</span><span id="tb9_1533" class="t s4_1533">, </span><span id="tba_1533" class="t s5_1533">28-1 </span>
<span id="tbb_1533" class="t s3_1533">VMCS pointer</span><span id="tbc_1533" class="t s4_1533">, </span><span id="tbd_1533" class="t s5_1533">24-2 </span>
<span id="tbe_1533" class="t s3_1533">VMM life cycle</span><span id="tbf_1533" class="t s4_1533">, </span><span id="tbg_1533" class="t s5_1533">24-2 </span>
<span id="tbh_1533" class="t s3_1533">VMXOFF instruction</span><span id="tbi_1533" class="t s4_1533">, </span><span id="tbj_1533" class="t s5_1533">24-3 </span>
<span id="tbk_1533" class="t s3_1533">VMXON instruction</span><span id="tbl_1533" class="t s4_1533">, </span><span id="tbm_1533" class="t s5_1533">24-3 </span>
<span id="tbn_1533" class="t s3_1533">VMXON pointer</span><span id="tbo_1533" class="t s4_1533">, </span><span id="tbp_1533" class="t s5_1533">24-3 </span>
<span id="tbq_1533" class="t s3_1533">VMXON region</span><span id="tbr_1533" class="t s4_1533">, </span><span id="tbs_1533" class="t s5_1533">24-3 </span>
<span id="tbt_1533" class="t s3_1533">See also:VMM, VMCS, VM entries, VM exits </span>
<span id="tbu_1533" class="t s3_1533">VMXOFF instruction</span><span id="tbv_1533" class="t s4_1533">, </span><span id="tbw_1533" class="t s5_1533">24-3</span><span id="tbx_1533" class="t s4_1533">, </span><span id="tby_1533" class="t s5_1533">31-1 </span>
<span id="tbz_1533" class="t s3_1533">VMXON instruction</span><span id="tc0_1533" class="t s4_1533">, </span><span id="tc1_1533" class="t s5_1533">24-3</span><span id="tc2_1533" class="t s4_1533">, </span><span id="tc3_1533" class="t s5_1533">31-1 </span>
<span id="tc4_1533" class="t s6_1533">W </span>
<span id="tc5_1533" class="t s3_1533">WAIT/FWAIT instructions</span><span id="tc6_1533" class="t s4_1533">, </span><span id="tc7_1533" class="t s5_1533">6-32</span><span id="tc8_1533" class="t s4_1533">, </span><span id="tc9_1533" class="t s5_1533">23-8</span><span id="tca_1533" class="t s4_1533">, </span><span id="tcb_1533" class="t s5_1533">23-15</span><span id="tcc_1533" class="t s4_1533">, </span><span id="tcd_1533" class="t s5_1533">23-16 </span>
<span id="tce_1533" class="t s3_1533">WB (write back) memory type</span><span id="tcf_1533" class="t s4_1533">, </span><span id="tcg_1533" class="t s5_1533">9-17</span><span id="tch_1533" class="t s4_1533">, </span><span id="tci_1533" class="t s5_1533">12-7</span><span id="tcj_1533" class="t s4_1533">, </span><span id="tck_1533" class="t s5_1533">12-8 </span>
<span id="tcl_1533" class="t s3_1533">WB (write-back) pin (Pentium processor)</span><span id="tcm_1533" class="t s4_1533">, </span><span id="tcn_1533" class="t s5_1533">12-13 </span>
<span id="tco_1533" class="t s3_1533">WBINVD instruction</span><span id="tcp_1533" class="t s4_1533">, </span><span id="tcq_1533" class="t s5_1533">2-25</span><span id="tcr_1533" class="t s4_1533">, </span><span id="tcs_1533" class="t s5_1533">5-24</span><span id="tct_1533" class="t s4_1533">, </span><span id="tcu_1533" class="t s5_1533">12-16</span><span id="tcv_1533" class="t s4_1533">, </span><span id="tcw_1533" class="t s5_1533">12-17</span><span id="tcx_1533" class="t s4_1533">, </span><span id="tcy_1533" class="t s5_1533">23-4 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
