

================================================================
== Vitis HLS Report for 'mergeKipad_32_64_256_64_s'
================================================================
* Date:           Sat Nov  1 16:09:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.268 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_162_2_fu_126  |mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_162_2  |       18|       18|  0.162 us|  0.162 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_171_3_fu_133  |mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_171_3  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_152_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eMergeKipadLenStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %mergeKipadLenStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mergeKipadStrm, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eKipadStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %kipadStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %kopadStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %kopad2Strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eMergeKipadLenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mergeKipadLenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mergeKipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %msgStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eKipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kopadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kopad2Strm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln152 = br void %while.cond" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:152]   --->   Operation 25 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 26 [1/1] ( I:3.63ns O:3.63ns )   --->   "%eKipadStrm_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %eKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:152]   --->   Operation 26 'read' 'eKipadStrm_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %eKipadStrm_read, void %VITIS_LOOP_162_2, void %while.end" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:152]   --->   Operation 27 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] ( I:3.47ns O:3.47ns )   --->   "%ml = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %lenStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:155]   --->   Operation 28 'read' 'ml' <Predicate = (!eKipadStrm_read)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 29 [1/1] ( I:3.63ns O:3.63ns )   --->   "%kipad = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %kipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:160]   --->   Operation 29 'read' 'kipad' <Predicate = (!eKipadStrm_read)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>
ST_2 : Operation 30 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln176 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %eMergeKipadLenStrm, i1 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:176]   --->   Operation 30 'write' 'write_ln176' <Predicate = (eKipadStrm_read)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln177 = ret" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:177]   --->   Operation 31 'ret' 'ret_ln177' <Predicate = (eKipadStrm_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.15>
ST_3 : Operation 32 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln153 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %eMergeKipadLenStrm, i1 0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:153]   --->   Operation 32 'write' 'write_ln153' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_3 : Operation 33 [1/1] (3.52ns)   --->   "%mergeKipadLen = add i64 %ml, i64 64" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:156]   --->   Operation 33 'add' 'mergeKipadLen' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %mergeKipadLenStrm, i64 %mergeKipadLen" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:158]   --->   Operation 34 'write' 'write_ln158' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %ml, i3 0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_cast = zext i67 %tmp" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 36 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.60ns)   --->   "%add_ln171 = add i68 %p_cast, i68 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 37 'add' 'add_ln171' <Predicate = true> <Delay = 3.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i63 @_ssdm_op_PartSelect.i63.i68.i32.i32, i68 %add_ln171, i32 5, i32 67" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 38 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%fence_ln162 = fence void @_ssdm_op_Fence, i1 %eKipadStrm, i1 %eMergeKipadLenStrm, i64 %lenStrm, i64 %mergeKipadLenStrm, i512 %kipadStrm, i32 4294967295, i32 %mergeKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:162]   --->   Operation 39 'fence' 'fence_ln162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (1.58ns)   --->   "%call_ln160 = call void @mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2, i512 %kipad, i32 %mergeKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:160]   --->   Operation 40 'call' 'call_ln160' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 4.95>
ST_5 : Operation 41 [1/2] (4.95ns)   --->   "%call_ln160 = call void @mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2, i512 %kipad, i32 %mergeKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:160]   --->   Operation 41 'call' 'call_ln160' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%fence_ln169 = fence void @_ssdm_op_Fence, i32 %mergeKipadStrm, i32 4294967295, i512 %kopadStrm, i512 %kopad2Strm, i32 %msgStrm, i32 %mergeKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:169]   --->   Operation 42 'fence' 'fence_ln169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] ( I:3.63ns O:3.63ns )   --->   "%kopadStrm_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %kopadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:169]   --->   Operation 43 'read' 'kopadStrm_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>
ST_6 : Operation 44 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %kopad2Strm, i512 %kopadStrm_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:169]   --->   Operation 44 'write' 'write_ln169' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%fence_ln171 = fence void @_ssdm_op_Fence, i1 %eKipadStrm, i1 %eMergeKipadLenStrm, i64 %lenStrm, i64 %mergeKipadLenStrm, i512 %kipadStrm, i32 %mergeKipadStrm, i512 %kopadStrm, i512 %kopad2Strm, i32 4294967295, i32 %msgStrm, i32 %mergeKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 45 'fence' 'fence_ln171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln171 = call void @mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_171_3, i63 %tmp_1, i32 %msgStrm, i32 %mergeKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 46 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 5.08>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:152]   --->   Operation 47 'specloopname' 'specloopname_ln152' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/2] (5.08ns)   --->   "%call_ln171 = call void @mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_171_3, i63 %tmp_1, i32 %msgStrm, i32 %mergeKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 48 'call' 'call_ln171' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln152 = br void %while.cond" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:152]   --->   Operation 49 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kipadStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kopadStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ msgStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lenStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ eKipadStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mergeKipadStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mergeKipadLenStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ eMergeKipadLenStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kopad2Strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0    (specmemcore   ) [ 000000000]
specmemcore_ln0    (specmemcore   ) [ 000000000]
specmemcore_ln0    (specmemcore   ) [ 000000000]
specmemcore_ln0    (specmemcore   ) [ 000000000]
specmemcore_ln0    (specmemcore   ) [ 000000000]
specmemcore_ln0    (specmemcore   ) [ 000000000]
specmemcore_ln0    (specmemcore   ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
br_ln152           (br            ) [ 000000000]
eKipadStrm_read    (read          ) [ 001111111]
br_ln152           (br            ) [ 000000000]
ml                 (read          ) [ 000100000]
kipad              (read          ) [ 000111000]
write_ln176        (write         ) [ 000000000]
ret_ln177          (ret           ) [ 000000000]
write_ln153        (write         ) [ 000000000]
mergeKipadLen      (add           ) [ 000000000]
write_ln158        (write         ) [ 000000000]
tmp                (bitconcatenate) [ 000000000]
p_cast             (zext          ) [ 000000000]
add_ln171          (add           ) [ 000000000]
tmp_1              (partselect    ) [ 000011111]
fence_ln162        (fence         ) [ 000000000]
call_ln160         (call          ) [ 000000000]
fence_ln169        (fence         ) [ 000000000]
kopadStrm_read     (read          ) [ 000000000]
write_ln169        (write         ) [ 000000000]
fence_ln171        (fence         ) [ 000000000]
specloopname_ln152 (specloopname  ) [ 000000000]
call_ln171         (call          ) [ 000000000]
br_ln152           (br            ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kipadStrm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kipadStrm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kopadStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kopadStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="msgStrm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msgStrm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lenStrm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenStrm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="eKipadStrm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eKipadStrm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mergeKipadStrm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeKipadStrm"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mergeKipadLenStrm">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeKipadLenStrm"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="eMergeKipadLenStrm">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eMergeKipadLenStrm"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kopad2Strm">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kopad2Strm"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i67.i64.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i68.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_171_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="eKipadStrm_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eKipadStrm_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ml_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ml/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="kipad_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="512" slack="0"/>
<pin id="92" dir="0" index="1" bw="512" slack="0"/>
<pin id="93" dir="1" index="2" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kipad/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln176/2 write_ln153/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln158_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="0" index="2" bw="64" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln158/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="kopadStrm_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="512" slack="0"/>
<pin id="114" dir="0" index="1" bw="512" slack="0"/>
<pin id="115" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kopadStrm_read/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln169_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="512" slack="0"/>
<pin id="121" dir="0" index="2" bw="512" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln169/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_162_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="512" slack="2"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln160/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_171_3_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="63" slack="4"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="0" index="3" bw="32" slack="0"/>
<pin id="138" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln171/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mergeKipadLen_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mergeKipadLen/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="67" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="1"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="67" slack="0"/>
<pin id="157" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln171_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="67" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="0"/>
<pin id="162" dir="1" index="2" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="63" slack="0"/>
<pin id="167" dir="0" index="1" bw="68" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="0" index="3" bw="8" slack="0"/>
<pin id="170" dir="1" index="4" bw="63" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="fence_ln162_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="0" index="3" bw="64" slack="0"/>
<pin id="180" dir="0" index="4" bw="64" slack="0"/>
<pin id="181" dir="0" index="5" bw="512" slack="0"/>
<pin id="182" dir="0" index="6" bw="1" slack="0"/>
<pin id="183" dir="0" index="7" bw="32" slack="0"/>
<pin id="184" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln162/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="fence_ln169_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="512" slack="0"/>
<pin id="198" dir="0" index="4" bw="512" slack="0"/>
<pin id="199" dir="0" index="5" bw="32" slack="0"/>
<pin id="200" dir="0" index="6" bw="32" slack="0"/>
<pin id="201" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln169/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="fence_ln171_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="0" index="3" bw="64" slack="0"/>
<pin id="214" dir="0" index="4" bw="64" slack="0"/>
<pin id="215" dir="0" index="5" bw="512" slack="0"/>
<pin id="216" dir="0" index="6" bw="32" slack="0"/>
<pin id="217" dir="0" index="7" bw="512" slack="0"/>
<pin id="218" dir="0" index="8" bw="512" slack="0"/>
<pin id="219" dir="0" index="9" bw="1" slack="0"/>
<pin id="220" dir="0" index="10" bw="32" slack="0"/>
<pin id="221" dir="0" index="11" bw="32" slack="0"/>
<pin id="222" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln171/7 "/>
</bind>
</comp>

<comp id="238" class="1005" name="ml_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ml "/>
</bind>
</comp>

<comp id="244" class="1005" name="kipad_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="512" slack="2"/>
<pin id="246" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="kipad "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="63" slack="4"/>
<pin id="251" dir="1" index="1" bw="63" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="112" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="147"><net_src comp="142" pin="2"/><net_sink comp="105" pin=2"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="56" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="60" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="64" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="185"><net_src comp="66" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="175" pin=4"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="175" pin=5"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="175" pin=6"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="175" pin=7"/></net>

<net id="202"><net_src comp="66" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="193" pin=4"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="193" pin=5"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="193" pin=6"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="209" pin=4"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="209" pin=5"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="209" pin=6"/></net>

<net id="230"><net_src comp="2" pin="0"/><net_sink comp="209" pin=7"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="209" pin=8"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="209" pin=9"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="209" pin=10"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="209" pin=11"/></net>

<net id="241"><net_src comp="84" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="247"><net_src comp="90" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="252"><net_src comp="165" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="133" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mergeKipadStrm | {4 5 7 8 }
	Port: mergeKipadLenStrm | {3 }
	Port: eMergeKipadLenStrm | {2 3 }
	Port: kopad2Strm | {6 }
 - Input state : 
	Port: mergeKipad<32, 64, 256, 64> : kipadStrm | {2 }
	Port: mergeKipad<32, 64, 256, 64> : kopadStrm | {6 }
	Port: mergeKipad<32, 64, 256, 64> : msgStrm | {7 8 }
	Port: mergeKipad<32, 64, 256, 64> : lenStrm | {2 }
	Port: mergeKipad<32, 64, 256, 64> : eKipadStrm | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		write_ln158 : 1
		p_cast : 1
		add_ln171 : 2
		tmp_1 : 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                       |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|
|   call   | grp_mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_162_2_fu_126 |   517   |    26   |
|          | grp_mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_171_3_fu_133 |   126   |   140   |
|----------|--------------------------------------------------------------|---------|---------|
|    add   |                     mergeKipadLen_fu_142                     |    0    |    71   |
|          |                       add_ln171_fu_159                       |    0    |    74   |
|----------|--------------------------------------------------------------|---------|---------|
|          |                  eKipadStrm_read_read_fu_78                  |    0    |    0    |
|   read   |                         ml_read_fu_84                        |    0    |    0    |
|          |                       kipad_read_fu_90                       |    0    |    0    |
|          |                  kopadStrm_read_read_fu_112                  |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|          |                        grp_write_fu_96                       |    0    |    0    |
|   write  |                   write_ln158_write_fu_105                   |    0    |    0    |
|          |                   write_ln169_write_fu_118                   |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|bitconcatenate|                          tmp_fu_148                          |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   zext   |                         p_cast_fu_155                        |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|partselect|                         tmp_1_fu_165                         |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|          |                      fence_ln162_fu_175                      |    0    |    0    |
|   fence  |                      fence_ln169_fu_193                      |    0    |    0    |
|          |                      fence_ln171_fu_209                      |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   Total  |                                                              |   643   |   311   |
|----------|--------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|kipad_reg_244|   512  |
|  ml_reg_238 |   64   |
|tmp_1_reg_249|   63   |
+-------------+--------+
|    Total    |   639  |
+-------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_96 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||  1.588  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   643  |   311  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   639  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1282  |   311  |
+-----------+--------+--------+--------+
