{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 17:54:06 2011 " "Info: Processing started: Wed Dec 21 17:54:06 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor " "Info: Found entity 1: Multiplexor" {  } { { "Multiplexor.v" "" { Text "E:/LabuQuartus/Lab2_Final/Multiplexor.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sum_Command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Sum_Command.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sum_Command " "Info: Found entity 1: Sum_Command" {  } { { "Sum_Command.v" "" { Text "E:/LabuQuartus/Lab2_Final/Sum_Command.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram_Command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Ram_Command.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram_Command " "Info: Found entity 1: Ram_Command" {  } { { "Ram_Command.v" "" { Text "E:/LabuQuartus/Lab2_Final/Ram_Command.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rom_Command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Rom_Command.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_Command " "Info: Found entity 1: Rom_Command" {  } { { "Rom_Command.v" "" { Text "E:/LabuQuartus/Lab2_Final/Rom_Command.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RG_Command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RG_Command.v" { { "Info" "ISGN_ENTITY_NAME" "1 RG_Command " "Info: Found entity 1: RG_Command" {  } { { "RG_Command.v" "" { Text "E:/LabuQuartus/Lab2_Final/RG_Command.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Info: Found entity 1: Lab2" {  } { { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab2/RGX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab2/RGX.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGX " "Info: Found entity 1: RGX" {  } { { "../Lab2/RGX.v" "" { Text "E:/LabuQuartus/Lab2/RGX.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab2/RGY.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab2/RGY.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGY " "Info: Found entity 1: RGY" {  } { { "../Lab2/RGY.v" "" { Text "E:/LabuQuartus/Lab2/RGY.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mull.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mull.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mull " "Info: Found entity 1: Mull" {  } { { "Mull.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Mull.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab2/Sum_Mull.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab2/Sum_Mull.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sum_Mull " "Info: Found entity 1: Sum_Mull" {  } { { "../Lab2/Sum_Mull.v" "" { Text "E:/LabuQuartus/Lab2/Sum_Mull.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab2/RGZ.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab2/RGZ.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGZ " "Info: Found entity 1: RGZ" {  } { { "../Lab2/RGZ.v" "" { Text "E:/LabuQuartus/Lab2/RGZ.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab2/Mux_Mull.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab2/Mux_Mull.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Mull " "Info: Found entity 1: Mux_Mull" {  } { { "../Lab2/Mux_Mull.v" "" { Text "E:/LabuQuartus/Lab2/Mux_Mull.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab2/Sum_Mull2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab2/Sum_Mull2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sum_Mull2 " "Info: Found entity 1: Sum_Mull2" {  } { { "../Lab2/Sum_Mull2.v" "" { Text "E:/LabuQuartus/Lab2/Sum_Mull2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab2/RGZ2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab2/RGZ2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGZ2 " "Info: Found entity 1: RGZ2" {  } { { "../Lab2/RGZ2.v" "" { Text "E:/LabuQuartus/Lab2/RGZ2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab2/Mux_ChngFlags.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab2/Mux_ChngFlags.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_ChngFlags " "Info: Found entity 1: Mux_ChngFlags" {  } { { "../Lab2/Mux_ChngFlags.v" "" { Text "E:/LabuQuartus/Lab2/Mux_ChngFlags.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Exemple/Counter_Mull.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Exemple/Counter_Mull.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Mull " "Info: Found entity 1: Counter_Mull" {  } { { "../Exemple/Counter_Mull.v" "" { Text "E:/LabuQuartus/Exemple/Counter_Mull.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ypravlenie.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Ypravlenie.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ypravlenie " "Info: Found entity 1: Ypravlenie" {  } { { "Ypravlenie.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Ypravlenie.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlokYpravlenia.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BlokYpravlenia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlokYpravlenia " "Info: Found entity 1: BlokYpravlenia" {  } { { "BlokYpravlenia.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/BlokYpravlenia.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mull_ASINHR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mull_ASINHR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mull_ASINHR " "Info: Found entity 1: Mull_ASINHR" {  } { { "Mull_ASINHR.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Mull_ASINHR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_COUNTER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CLK_COUNTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_COUNTER " "Info: Found entity 1: CLK_COUNTER" {  } { { "CLK_COUNTER.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_COUNTER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_Count2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CLK_Count2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_Count2 " "Info: Found entity 1: CLK_Count2" {  } { { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_Start.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MUX_Start.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_Start " "Info: Found entity 1: MUX_Start" {  } { { "MUX_Start.v" "" { Text "E:/LabuQuartus/Lab2_Final/MUX_Start.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file const.v" { { "Info" "ISGN_ENTITY_NAME" "1 const " "Info: Found entity 1: const" {  } { { "const.v" "" { Text "E:/LabuQuartus/Lab2_Final/const.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG_DIOD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file REG_DIOD.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_DIOD " "Info: Found entity 1: REG_DIOD" {  } { { "REG_DIOD.v" "" { Text "E:/LabuQuartus/Lab2_Final/REG_DIOD.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Info: Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst1 " "Warning: Primitive \"TFF\" of instance \"inst1\" not used" {  } { { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 296 -488 -424 376 "inst1" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst11 " "Warning: Primitive \"TFF\" of instance \"inst11\" not used" {  } { { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 272 -608 -544 352 "inst11" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst9 " "Warning: Primitive \"VCC\" of instance \"inst9\" not used" {  } { { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 96 -1024 -1008 128 "inst9" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexor Multiplexor:inst " "Info: Elaborating entity \"Multiplexor\" for hierarchy \"Multiplexor:inst\"" {  } { { "Lab2.bdf" "inst" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 296 88 176 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Multiplexor:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"Multiplexor:inst\|lpm_mux:lpm_mux_component\"" {  } { { "Multiplexor.v" "lpm_mux_component" { Text "E:/LabuQuartus/Lab2_Final/Multiplexor.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Multiplexor:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Multiplexor:inst\|lpm_mux:lpm_mux_component\"" {  } { { "Multiplexor.v" "" { Text "E:/LabuQuartus/Lab2_Final/Multiplexor.v" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Multiplexor:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"Multiplexor:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Info: Parameter \"lpm_size\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Info: Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexor.v" "" { Text "E:/LabuQuartus/Lab2_Final/Multiplexor.v" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_omc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_omc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_omc " "Info: Found entity 1: mux_omc" {  } { { "db/mux_omc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_omc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_omc Multiplexor:inst\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated " "Info: Elaborating entity \"mux_omc\" for hierarchy \"Multiplexor:inst\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mull Mull:inst21 " "Info: Elaborating entity \"Mull\" for hierarchy \"Mull:inst21\"" {  } { { "Lab2.bdf" "inst21" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { -8 32 256 152 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "Mull.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Mull.bdf" { { 8 240 240 40 "" "" } { 56 816 816 136 "" "" } { 56 816 848 76 "y\[2\]" "" } { 192 216 376 208 "y\[0\]" "" } { 24 384 384 136 "" "" } { 8 384 416 24 "y\[0\]" "" } { 136 264 264 272 "" "" } { 40 264 264 88 "" "" } { 88 264 264 136 "" "" } { 136 312 312 256 "" "" } { 136 264 312 136 "" "" } { 136 312 384 136 "" "" } { 72 392 392 136 "" "" } { 136 384 392 136 "" "" } { 136 216 216 208 "" "" } { 136 136 216 136 "" "" } { 136 216 264 136 "" "" } { 136 136 136 144 "" "" } { 200 112 136 216 "clkX" "" } { 312 112 136 328 "clkY" "" } { 144 136 136 216 "" "" } { 312 8 24 312 "" "" } { 200 8 24 200 "" "" } { 144 8 8 200 "" "" } { 56 392 416 72 "clkX" "" } { 240 312 376 256 "clkY" "" } { 200 8 8 312 "" "" } { 256 64 64 264 "" "" } { 368 64 64 376 "" "" } { 264 -96 -96 280 "" "" } { 280 -96 -96 296 "" "" } { 264 -48 -48 280 "" "" } { 352 -48 -48 376 "" "" } { 296 -96 -96 352 "" "" } { 280 -136 -96 296 "y_\[3..0\]" "" } { 248 -96 -48 264 "y_\[0\]" "" } { 264 -96 -48 280 "y_\[1\]" "" } { 336 -96 -48 352 "y_\[0\]" "" } { 360 -96 -48 376 "y_\[3\]" "" } { 248 -48 64 264 "y_\[0\],y_\[1\]" "" } { 360 -48 64 376 "y_\[0\],y_\[3\]" "" } { 384 88 88 400 "" "" } { 384 88 200 400 "y_\[3..0\]" "" } { 216 136 136 328 "" "" } { 328 136 136 384 "" "" } { 352 -96 -96 376 "" "" } { 376 -96 -96 384 "" "" } { 384 -96 88 384 "" "" } { 384 88 136 384 "" "" } { 144 -56 8 144 "" "" } { 128 8 136 144 "clk" "" } { 40 240 264 40 "" "" } { -8 48 240 8 "data\[7..0\]" "" } { 24 184 240 40 "data\[15..8\]" "" } { 72 264 416 88 "data\[0\]" "" } { 256 264 376 272 "data\[0\]" "" } { 24 248 416 40 "data\[0..1\],data\[14..7\],data\[6..1\]" "" } { 136 392 816 136 "" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "Mull.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Mull.bdf" { { 8 240 240 40 "" "" } { 56 816 816 136 "" "" } { 56 816 848 76 "y\[2\]" "" } { 192 216 376 208 "y\[0\]" "" } { 24 384 384 136 "" "" } { 8 384 416 24 "y\[0\]" "" } { 136 264 264 272 "" "" } { 40 264 264 88 "" "" } { 88 264 264 136 "" "" } { 136 312 312 256 "" "" } { 136 264 312 136 "" "" } { 136 312 384 136 "" "" } { 72 392 392 136 "" "" } { 136 384 392 136 "" "" } { 136 216 216 208 "" "" } { 136 136 216 136 "" "" } { 136 216 264 136 "" "" } { 136 136 136 144 "" "" } { 200 112 136 216 "clkX" "" } { 312 112 136 328 "clkY" "" } { 144 136 136 216 "" "" } { 312 8 24 312 "" "" } { 200 8 24 200 "" "" } { 144 8 8 200 "" "" } { 56 392 416 72 "clkX" "" } { 240 312 376 256 "clkY" "" } { 200 8 8 312 "" "" } { 256 64 64 264 "" "" } { 368 64 64 376 "" "" } { 264 -96 -96 280 "" "" } { 280 -96 -96 296 "" "" } { 264 -48 -48 280 "" "" } { 352 -48 -48 376 "" "" } { 296 -96 -96 352 "" "" } { 280 -136 -96 296 "y_\[3..0\]" "" } { 248 -96 -48 264 "y_\[0\]" "" } { 264 -96 -48 280 "y_\[1\]" "" } { 336 -96 -48 352 "y_\[0\]" "" } { 360 -96 -48 376 "y_\[3\]" "" } { 248 -48 64 264 "y_\[0\],y_\[1\]" "" } { 360 -48 64 376 "y_\[0\],y_\[3\]" "" } { 384 88 88 400 "" "" } { 384 88 200 400 "y_\[3..0\]" "" } { 216 136 136 328 "" "" } { 328 136 136 384 "" "" } { 352 -96 -96 376 "" "" } { 376 -96 -96 384 "" "" } { 384 -96 88 384 "" "" } { 384 88 136 384 "" "" } { 144 -56 8 144 "" "" } { 128 8 136 144 "clk" "" } { 40 240 264 40 "" "" } { -8 48 240 8 "data\[7..0\]" "" } { 24 184 240 40 "data\[15..8\]" "" } { 72 264 416 88 "data\[0\]" "" } { 256 264 376 272 "data\[0\]" "" } { 24 248 416 40 "data\[0..1\],data\[14..7\],data\[6..1\]" "" } { 136 392 816 136 "" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGY Mull:inst21\|RGY:inst10 " "Info: Elaborating entity \"RGY\" for hierarchy \"Mull:inst21\|RGY:inst10\"" {  } { { "Mull.bdf" "inst10" { Schematic "E:/LabuQuartus/Lab2_Final/Mull.bdf" { { 176 376 520 304 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../Lab2/RGY.v" "lpm_shiftreg_component" { Text "E:/LabuQuartus/Lab2/RGY.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../Lab2/RGY.v" "" { Text "E:/LabuQuartus/Lab2/RGY.v" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Info: Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab2/RGY.v" "" { Text "E:/LabuQuartus/Lab2/RGY.v" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Mull Mull:inst21\|Mux_Mull:inst27 " "Info: Elaborating entity \"Mux_Mull\" for hierarchy \"Mull:inst21\|Mux_Mull:inst27\"" {  } { { "Mull.bdf" "inst27" { Schematic "E:/LabuQuartus/Lab2_Final/Mull.bdf" { { 272 24 112 368 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\"" {  } { { "../Lab2/Mux_Mull.v" "lpm_mux_component" { Text "E:/LabuQuartus/Lab2/Mux_Mull.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\"" {  } { { "../Lab2/Mux_Mull.v" "" { Text "E:/LabuQuartus/Lab2/Mux_Mull.v" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 3 " "Info: Parameter \"lpm_size\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Info: Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab2/Mux_Mull.v" "" { Text "E:/LabuQuartus/Lab2/Mux_Mull.v" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nmc " "Info: Found entity 1: mux_nmc" {  } { { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nmc Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated " "Info: Elaborating entity \"mux_nmc\" for hierarchy \"Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGZ2 Mull:inst21\|RGZ2:inst31 " "Info: Elaborating entity \"RGZ2\" for hierarchy \"Mull:inst21\|RGZ2:inst31\"" {  } { { "Mull.bdf" "inst31" { Schematic "E:/LabuQuartus/Lab2_Final/Mull.bdf" { { -8 848 992 88 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Mull:inst21\|RGZ2:inst31\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"Mull:inst21\|RGZ2:inst31\|lpm_ff:lpm_ff_component\"" {  } { { "../Lab2/RGZ2.v" "lpm_ff_component" { Text "E:/LabuQuartus/Lab2/RGZ2.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mull:inst21\|RGZ2:inst31\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"Mull:inst21\|RGZ2:inst31\|lpm_ff:lpm_ff_component\"" {  } { { "../Lab2/RGZ2.v" "" { Text "E:/LabuQuartus/Lab2/RGZ2.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mull:inst21\|RGZ2:inst31\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"Mull:inst21\|RGZ2:inst31\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Info: Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab2/RGZ2.v" "" { Text "E:/LabuQuartus/Lab2/RGZ2.v" 67 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Mull:inst21\|RGZ2:inst31\|lpm_ff:lpm_ff_component\|lpm_constant:sc " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"Mull:inst21\|RGZ2:inst31\|lpm_ff:lpm_ff_component\|lpm_constant:sc\"" {  } { { "lpm_ff.tdf" "sc" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 74 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mull:inst21\|RGZ2:inst31\|lpm_ff:lpm_ff_component\|lpm_constant:sc Mull:inst21\|RGZ2:inst31\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"Mull:inst21\|RGZ2:inst31\|lpm_ff:lpm_ff_component\|lpm_constant:sc\", which is child of megafunction instantiation \"Mull:inst21\|RGZ2:inst31\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 74 4 0 } } { "../Lab2/RGZ2.v" "" { Text "E:/LabuQuartus/Lab2/RGZ2.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum_Mull2 Mull:inst21\|Sum_Mull2:inst30 " "Info: Elaborating entity \"Sum_Mull2\" for hierarchy \"Mull:inst21\|Sum_Mull2:inst30\"" {  } { { "Mull.bdf" "inst30" { Schematic "E:/LabuQuartus/Lab2_Final/Mull.bdf" { { 8 624 784 104 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Mull:inst21\|Sum_Mull2:inst30\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"Mull:inst21\|Sum_Mull2:inst30\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Lab2/Sum_Mull2.v" "lpm_add_sub_component" { Text "E:/LabuQuartus/Lab2/Sum_Mull2.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mull:inst21\|Sum_Mull2:inst30\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"Mull:inst21\|Sum_Mull2:inst30\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../Lab2/Sum_Mull2.v" "" { Text "E:/LabuQuartus/Lab2/Sum_Mull2.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mull:inst21\|Sum_Mull2:inst30\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"Mull:inst21\|Sum_Mull2:inst30\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab2/Sum_Mull2.v" "" { Text "E:/LabuQuartus/Lab2/Sum_Mull2.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Info: Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh Mull:inst21\|Sum_Mull2:inst30\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Info: Elaborating entity \"add_sub_rlh\" for hierarchy \"Mull:inst21\|Sum_Mull2:inst30\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGX Mull:inst21\|RGX:inst " "Info: Elaborating entity \"RGX\" for hierarchy \"Mull:inst21\|RGX:inst\"" {  } { { "Mull.bdf" "inst" { Schematic "E:/LabuQuartus/Lab2_Final/Mull.bdf" { { -8 416 560 120 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Mull:inst21\|RGX:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"Mull:inst21\|RGX:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../Lab2/RGX.v" "lpm_shiftreg_component" { Text "E:/LabuQuartus/Lab2/RGX.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mull:inst21\|RGX:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"Mull:inst21\|RGX:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../Lab2/RGX.v" "" { Text "E:/LabuQuartus/Lab2/RGX.v" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mull:inst21\|RGX:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"Mull:inst21\|RGX:inst\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Info: Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Lab2/RGX.v" "" { Text "E:/LabuQuartus/Lab2/RGX.v" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_Count2 CLK_Count2:inst10 " "Info: Elaborating entity \"CLK_Count2\" for hierarchy \"CLK_Count2:inst10\"" {  } { { "Lab2.bdf" "inst10" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 128 -320 -208 224 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_Command Rom_Command:inst4 " "Info: Elaborating entity \"Rom_Command\" for hierarchy \"Rom_Command:inst4\"" {  } { { "Lab2.bdf" "inst4" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 312 808 1024 448 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Rom_Command:inst4\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Rom_Command:inst4\|altsyncram:altsyncram_component\"" {  } { { "Rom_Command.v" "altsyncram_component" { Text "E:/LabuQuartus/Lab2_Final/Rom_Command.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Rom_Command:inst4\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Rom_Command:inst4\|altsyncram:altsyncram_component\"" {  } { { "Rom_Command.v" "" { Text "E:/LabuQuartus/Lab2_Final/Rom_Command.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rom_Command:inst4\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Rom_Command:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Memory_hex.hex " "Info: Parameter \"init_file\" = \"Memory_hex.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Rom_Command.v" "" { Text "E:/LabuQuartus/Lab2_Final/Rom_Command.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b881.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b881 " "Info: Found entity 1: altsyncram_b881" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b881 Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated " "Info: Elaborating entity \"altsyncram_b881\" for hierarchy \"Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RG_Command RG_Command:inst6 " "Info: Elaborating entity \"RG_Command\" for hierarchy \"RG_Command:inst6\"" {  } { { "Lab2.bdf" "inst6" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 312 584 728 392 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff RG_Command:inst6\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"RG_Command:inst6\|lpm_ff:lpm_ff_component\"" {  } { { "RG_Command.v" "lpm_ff_component" { Text "E:/LabuQuartus/Lab2_Final/RG_Command.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RG_Command:inst6\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"RG_Command:inst6\|lpm_ff:lpm_ff_component\"" {  } { { "RG_Command.v" "" { Text "E:/LabuQuartus/Lab2_Final/RG_Command.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RG_Command:inst6\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"RG_Command:inst6\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RG_Command.v" "" { Text "E:/LabuQuartus/Lab2_Final/RG_Command.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Start MUX_Start:inst5 " "Info: Elaborating entity \"MUX_Start\" for hierarchy \"MUX_Start:inst5\"" {  } { { "Lab2.bdf" "inst5" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { -16 720 856 64 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX_Start:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"MUX_Start:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "MUX_Start.v" "lpm_mux_component" { Text "E:/LabuQuartus/Lab2_Final/MUX_Start.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_Start:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MUX_Start:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "MUX_Start.v" "" { Text "E:/LabuQuartus/Lab2_Final/MUX_Start.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_Start:inst5\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"MUX_Start:inst5\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MUX_Start.v" "" { Text "E:/LabuQuartus/Lab2_Final/MUX_Start.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_qmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qmc " "Info: Found entity 1: mux_qmc" {  } { { "db/mux_qmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_qmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qmc MUX_Start:inst5\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated " "Info: Elaborating entity \"mux_qmc\" for hierarchy \"MUX_Start:inst5\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum_Command Sum_Command:inst2 " "Info: Elaborating entity \"Sum_Command\" for hierarchy \"Sum_Command:inst2\"" {  } { { "Lab2.bdf" "inst2" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 272 288 448 384 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "Sum_Command.v" "lpm_add_sub_component" { Text "E:/LabuQuartus/Lab2_Final/Sum_Command.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "Sum_Command.v" "" { Text "E:/LabuQuartus/Lab2_Final/Sum_Command.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Sum_Command.v" "" { Text "E:/LabuQuartus/Lab2_Final/Sum_Command.v" 67 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4vh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4vh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4vh " "Info: Found entity 1: add_sub_4vh" {  } { { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4vh Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated " "Info: Elaborating entity \"add_sub_4vh\" for hierarchy \"Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const const:inst7 " "Info: Elaborating entity \"const\" for hierarchy \"const:inst7\"" {  } { { "Lab2.bdf" "inst7" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { -40 544 608 8 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const:inst7\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"const:inst7\|lpm_constant:lpm_constant_component\"" {  } { { "const.v" "lpm_constant_component" { Text "E:/LabuQuartus/Lab2_Final/const.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "const:inst7\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"const:inst7\|lpm_constant:lpm_constant_component\"" {  } { { "const.v" "" { Text "E:/LabuQuartus/Lab2_Final/const.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "const:inst7\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"const:inst7\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 8 " "Info: Parameter \"lpm_cvalue\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "const.v" "" { Text "E:/LabuQuartus/Lab2_Final/const.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]~synth " "Warning: Found clock multiplexer Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]~synth" {  } { { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mull:inst21\|Mux_Mull:inst26\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]~synth " "Warning: Found clock multiplexer Mull:inst21\|Mux_Mull:inst26\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]~synth" {  } { { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "tempRgx\[15\] GND " "Warning (13410): Pin \"tempRgx\[15\]\" is stuck at GND" {  } { { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "tempRgx\[14\] GND " "Warning (13410): Pin \"tempRgx\[14\]\" is stuck at GND" {  } { { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Temp_X\[7\] " "Warning (15610): No output dependent on input pin \"Temp_X\[7\]\"" {  } { { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 -176 -8 48 "Temp_X\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Info: Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Info: Implemented 111 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Info: Implemented 86 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 17:54:08 2011 " "Info: Processing ended: Wed Dec 21 17:54:08 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 17:54:09 2011 " "Info: Processing started: Wed Dec 21 17:54:09 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Lab2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "88 130 " "Warning: No exact pin location assignment(s) for 88 pins of 130 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Sum_Com10 " "Info: Pin C_Sum_Com10 not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { C_Sum_Com10 } } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "C_Sum_Com10" } } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 536 224 400 552 "C_Sum_Com10" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_Sum_Com10 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_out " "Info: Pin clk_out not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { clk_out } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 304 -216 -40 320 "clk_out" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Sum_Com\[1\] " "Info: Pin C_Sum_Com\[1\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { C_Sum_Com[1] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 480 224 411 496 "C_Sum_Com\[1..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_Sum_Com[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Sum_Com\[0\] " "Info: Pin C_Sum_Com\[0\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { C_Sum_Com[0] } } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "C_Sum_Com\[0\]" } } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 480 224 411 496 "C_Sum_Com\[1..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_Sum_Com[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Sum_Com11\[1\] " "Info: Pin C_Sum_Com11\[1\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { C_Sum_Com11[1] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 432 288 486 448 "C_Sum_Com11\[1..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_Sum_Com11[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Sum_Com11\[0\] " "Info: Pin C_Sum_Com11\[0\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { C_Sum_Com11[0] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 432 288 486 448 "C_Sum_Com11\[1..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_Sum_Com11[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Exit_yFlag\[3\] " "Info: Pin Exit_yFlag\[3\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { Exit_yFlag[3] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 112 336 512 128 "Exit_yFlag\[3..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Exit_yFlag[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Exit_yFlag\[2\] " "Info: Pin Exit_yFlag\[2\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { Exit_yFlag[2] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 112 336 512 128 "Exit_yFlag\[3..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Exit_yFlag[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Exit_yFlag\[1\] " "Info: Pin Exit_yFlag\[1\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { Exit_yFlag[1] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 112 336 512 128 "Exit_yFlag\[3..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Exit_yFlag[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Exit_yFlag\[0\] " "Info: Pin Exit_yFlag\[0\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { Exit_yFlag[0] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 112 336 512 128 "Exit_yFlag\[3..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Exit_yFlag[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[15\] " "Info: Pin ExitCmnd\[15\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[15] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[14\] " "Info: Pin ExitCmnd\[14\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[14] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[13\] " "Info: Pin ExitCmnd\[13\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[13] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[12\] " "Info: Pin ExitCmnd\[12\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[12] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[11\] " "Info: Pin ExitCmnd\[11\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[11] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[10\] " "Info: Pin ExitCmnd\[10\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[10] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[9\] " "Info: Pin ExitCmnd\[9\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[9] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[8\] " "Info: Pin ExitCmnd\[8\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[8] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[7\] " "Info: Pin ExitCmnd\[7\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[7] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[6\] " "Info: Pin ExitCmnd\[6\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[6] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[5\] " "Info: Pin ExitCmnd\[5\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[5] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[4\] " "Info: Pin ExitCmnd\[4\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[4] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[3\] " "Info: Pin ExitCmnd\[3\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[3] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[2\] " "Info: Pin ExitCmnd\[2\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[2] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[1\] " "Info: Pin ExitCmnd\[1\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[1] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExitCmnd\[0\] " "Info: Pin ExitCmnd\[0\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[0] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SumCmnd\[5\] " "Info: Pin SumCmnd\[5\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { SumCmnd[5] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 128 840 1016 144 "SumCmnd\[5..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SumCmnd[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SumCmnd\[4\] " "Info: Pin SumCmnd\[4\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { SumCmnd[4] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 128 840 1016 144 "SumCmnd\[5..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SumCmnd[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SumCmnd\[3\] " "Info: Pin SumCmnd\[3\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { SumCmnd[3] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 128 840 1016 144 "SumCmnd\[5..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SumCmnd[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SumCmnd\[2\] " "Info: Pin SumCmnd\[2\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { SumCmnd[2] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 128 840 1016 144 "SumCmnd\[5..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SumCmnd[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SumCmnd\[1\] " "Info: Pin SumCmnd\[1\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { SumCmnd[1] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 128 840 1016 144 "SumCmnd\[5..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SumCmnd[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SumCmnd\[0\] " "Info: Pin SumCmnd\[0\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { SumCmnd[0] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 128 840 1016 144 "SumCmnd\[5..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SumCmnd[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[15\] " "Info: Pin tempRgx\[15\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[15] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[14\] " "Info: Pin tempRgx\[14\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[14] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[13\] " "Info: Pin tempRgx\[13\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[13] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[12\] " "Info: Pin tempRgx\[12\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[12] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[11\] " "Info: Pin tempRgx\[11\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[11] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[10\] " "Info: Pin tempRgx\[10\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[10] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[9\] " "Info: Pin tempRgx\[9\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[9] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[8\] " "Info: Pin tempRgx\[8\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[8] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[7\] " "Info: Pin tempRgx\[7\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[7] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[6\] " "Info: Pin tempRgx\[6\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[6] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[5\] " "Info: Pin tempRgx\[5\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[5] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[4\] " "Info: Pin tempRgx\[4\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[4] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[3\] " "Info: Pin tempRgx\[3\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[3] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[2\] " "Info: Pin tempRgx\[2\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[2] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[1\] " "Info: Pin tempRgx\[1\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[1] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgx\[0\] " "Info: Pin tempRgx\[0\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[0] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgy\[7\] " "Info: Pin tempRgy\[7\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgy[7] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 64 288 464 80 "tempRgy\[7..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgy[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgy\[6\] " "Info: Pin tempRgy\[6\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgy[6] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 64 288 464 80 "tempRgy\[7..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgy[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgy\[5\] " "Info: Pin tempRgy\[5\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgy[5] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 64 288 464 80 "tempRgy\[7..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgy[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgy\[4\] " "Info: Pin tempRgy\[4\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgy[4] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 64 288 464 80 "tempRgy\[7..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgy[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgy\[3\] " "Info: Pin tempRgy\[3\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgy[3] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 64 288 464 80 "tempRgy\[7..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgy[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgy\[2\] " "Info: Pin tempRgy\[2\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgy[2] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 64 288 464 80 "tempRgy\[7..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgy[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgy\[1\] " "Info: Pin tempRgy\[1\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgy[1] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 64 288 464 80 "tempRgy\[7..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgy[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgy\[0\] " "Info: Pin tempRgy\[0\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgy[0] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 64 288 464 80 "tempRgy\[7..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgy[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[15\] " "Info: Pin tempRgz\[15\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[15] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[14\] " "Info: Pin tempRgz\[14\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[14] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[13\] " "Info: Pin tempRgz\[13\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[13] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[12\] " "Info: Pin tempRgz\[12\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[12] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[11\] " "Info: Pin tempRgz\[11\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[11] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[10\] " "Info: Pin tempRgz\[10\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[10] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[9\] " "Info: Pin tempRgz\[9\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[9] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[8\] " "Info: Pin tempRgz\[8\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[8] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[7\] " "Info: Pin tempRgz\[7\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[7] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[6\] " "Info: Pin tempRgz\[6\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[6] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[5\] " "Info: Pin tempRgz\[5\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[5] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[4\] " "Info: Pin tempRgz\[4\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[4] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[3\] " "Info: Pin tempRgz\[3\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[3] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[2\] " "Info: Pin tempRgz\[2\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[2] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[1\] " "Info: Pin tempRgz\[1\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[1] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempRgz\[0\] " "Info: Pin tempRgz\[0\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgz[0] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 288 464 64 "tempRgz\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgz[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[15\] " "Info: Pin tempSumator\[15\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[15] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[14\] " "Info: Pin tempSumator\[14\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[14] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[13\] " "Info: Pin tempSumator\[13\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[13] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[12\] " "Info: Pin tempSumator\[12\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[12] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[11\] " "Info: Pin tempSumator\[11\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[11] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[10\] " "Info: Pin tempSumator\[10\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[10] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[9\] " "Info: Pin tempSumator\[9\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[9] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[8\] " "Info: Pin tempSumator\[8\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[8] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[7\] " "Info: Pin tempSumator\[7\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[7] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[6\] " "Info: Pin tempSumator\[6\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[6] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[5\] " "Info: Pin tempSumator\[5\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[5] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[4\] " "Info: Pin tempSumator\[4\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[4] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[3\] " "Info: Pin tempSumator\[3\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[3] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[2\] " "Info: Pin tempSumator\[2\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[2] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[1\] " "Info: Pin tempSumator\[1\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[1] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tempSumator\[0\] " "Info: Pin tempSumator\[0\] not assigned to an exact location on the device" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempSumator[0] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 32 288 480 48 "tempSumator\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempSumator[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Info: Automatically promoted node clk (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_Count2:inst10\|inst12 " "Info: Destination node CLK_Count2:inst10\|inst12" {  } { { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 960 1024 160 "inst12" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Count2:inst10|inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_Count2:inst10\|inst10 " "Info: Destination node CLK_Count2:inst10\|inst10" {  } { { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Count2:inst10|inst10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_diod " "Info: Destination node clk_diod" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { clk_diod } } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_diod" } } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { -16 -528 -352 0 "clk_diod" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_diod } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 136 -1000 -832 152 "clk" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_Count2:inst10\|inst10  " "Info: Automatically promoted node CLK_Count2:inst10\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4 " "Info: Destination node Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 114 2 0 } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a5 " "Info: Destination node Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 134 2 0 } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a6 " "Info: Destination node Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 154 2 0 } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a7 " "Info: Destination node Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 174 2 0 } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\] " "Info: Destination node Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]" {  } { { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mull:inst21\|Mux_Mull:inst26\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\] " "Info: Destination node Mull:inst21\|Mux_Mull:inst26\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]" {  } { { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mull:inst21|Mux_Mull:inst26|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_out " "Info: Destination node clk_out" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { clk_out } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 304 -216 -40 320 "clk_out" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Count2:inst10|inst10 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[5\]  " "Info: Automatically promoted node Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_Count2:inst10\|inst10 " "Info: Destination node CLK_Count2:inst10\|inst10" {  } { { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Count2:inst10|inst10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_Count2:inst10\|inst " "Info: Destination node CLK_Count2:inst10\|inst" {  } { { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 272 336 160 "inst" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Count2:inst10|inst } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Exit_yFlag\[2\] " "Info: Destination node Exit_yFlag\[2\]" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { Exit_yFlag[2] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 112 336 512 128 "Exit_yFlag\[3..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Exit_yFlag[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ExitCmnd\[5\] " "Info: Destination node ExitCmnd\[5\]" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { ExitCmnd[5] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 416 1208 1384 432 "ExitCmnd\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExitCmnd[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 134 2 0 } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[5] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mull:inst21\|Mux_Mull:inst26\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]  " "Info: Automatically promoted node Mull:inst21\|Mux_Mull:inst26\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mull:inst21|Mux_Mull:inst26|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]  " "Info: Automatically promoted node Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "88 unused 3.3V 0 88 0 " "Info: Number of I/O pins in group: 88 (unused VREF, 3.3V VCCIO, 0 input, 88 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 59 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 56 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 22 36 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 5 51 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "temp1 " "Warning: Node \"temp1\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "temp1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "temp2 " "Warning: Node \"temp2\" is assigned to location or region, but does not exist in design" {  } { { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "temp2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.601 ns register register " "Info: Estimated most critical path is register to register delay of 3.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] 1 REG LAB_X54_Y4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X54_Y4; Fanout = 4; REG Node = 'Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.275 ns) 0.814 ns Multiplexor:inst\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~4 2 COMB LAB_X53_Y4 1 " "Info: 2: + IC(0.539 ns) + CELL(0.275 ns) = 0.814 ns; Loc. = LAB_X53_Y4; Fanout = 1; COMB Node = 'Multiplexor:inst\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~4'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~4 } "NODE_NAME" } } { "db/mux_omc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_omc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.379 ns Multiplexor:inst\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~5 3 COMB LAB_X53_Y4 1 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.379 ns; Loc. = LAB_X53_Y4; Fanout = 1; COMB Node = 'Multiplexor:inst\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~5'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~4 Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 } "NODE_NAME" } } { "db/mux_omc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_omc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 2.187 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[0\]~1 4 COMB LAB_X53_Y4 2 " "Info: 4: + IC(0.415 ns) + CELL(0.393 ns) = 2.187 ns; Loc. = LAB_X53_Y4; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[0\]~1'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.258 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[1\]~3 5 COMB LAB_X53_Y4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.258 ns; Loc. = LAB_X53_Y4; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[1\]~3'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.329 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[2\]~5 6 COMB LAB_X53_Y4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.329 ns; Loc. = LAB_X53_Y4; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[2\]~5'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.400 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[3\]~7 7 COMB LAB_X53_Y4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.400 ns; Loc. = LAB_X53_Y4; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[3\]~7'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.471 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[4\]~9 8 COMB LAB_X53_Y4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.471 ns; Loc. = LAB_X53_Y4; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[4\]~9'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~9 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.542 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[5\]~11 9 COMB LAB_X53_Y4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.542 ns; Loc. = LAB_X53_Y4; Fanout = 1; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[5\]~11'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~9 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[5]~11 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.952 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[6\]~12 10 COMB LAB_X53_Y4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 2.952 ns; Loc. = LAB_X53_Y4; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[6\]~12'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[5]~11 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[6]~12 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 3.517 ns MUX_Start:inst5\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[5\]~1 11 COMB LAB_X53_Y4 1 " "Info: 11: + IC(0.127 ns) + CELL(0.438 ns) = 3.517 ns; Loc. = LAB_X53_Y4; Fanout = 1; COMB Node = 'MUX_Start:inst5\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[5\]~1'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[6]~12 MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~1 } "NODE_NAME" } } { "db/mux_qmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_qmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.601 ns RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 12 REG LAB_X53_Y4 18 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 3.601 ns; Loc. = LAB_X53_Y4; Fanout = 18; REG Node = 'RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~1 RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.105 ns ( 58.46 % ) " "Info: Total cell delay = 2.105 ns ( 58.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 41.54 % ) " "Info: Total interconnect delay = 1.496 ns ( 41.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.601 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~4 Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~9 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[5]~11 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[6]~12 MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~1 RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X44_Y0 X54_Y11 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "111 " "Warning: Found 111 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Sum_Com10 0 " "Info: Pin \"C_Sum_Com10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_out 0 " "Info: Pin \"clk_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_diod 0 " "Info: Pin \"clk_diod\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Sum_Com\[1\] 0 " "Info: Pin \"C_Sum_Com\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Sum_Com\[0\] 0 " "Info: Pin \"C_Sum_Com\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Sum_Com11\[1\] 0 " "Info: Pin \"C_Sum_Com11\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Sum_Com11\[0\] 0 " "Info: Pin \"C_Sum_Com11\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Exit_yFlag\[3\] 0 " "Info: Pin \"Exit_yFlag\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Exit_yFlag\[2\] 0 " "Info: Pin \"Exit_yFlag\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Exit_yFlag\[1\] 0 " "Info: Pin \"Exit_yFlag\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Exit_yFlag\[0\] 0 " "Info: Pin \"Exit_yFlag\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[15\] 0 " "Info: Pin \"ExitCmnd\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[14\] 0 " "Info: Pin \"ExitCmnd\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[13\] 0 " "Info: Pin \"ExitCmnd\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[12\] 0 " "Info: Pin \"ExitCmnd\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[11\] 0 " "Info: Pin \"ExitCmnd\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[10\] 0 " "Info: Pin \"ExitCmnd\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[9\] 0 " "Info: Pin \"ExitCmnd\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[8\] 0 " "Info: Pin \"ExitCmnd\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[7\] 0 " "Info: Pin \"ExitCmnd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[6\] 0 " "Info: Pin \"ExitCmnd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[5\] 0 " "Info: Pin \"ExitCmnd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[4\] 0 " "Info: Pin \"ExitCmnd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[3\] 0 " "Info: Pin \"ExitCmnd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[2\] 0 " "Info: Pin \"ExitCmnd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[1\] 0 " "Info: Pin \"ExitCmnd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ExitCmnd\[0\] 0 " "Info: Pin \"ExitCmnd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[15\] 0 " "Info: Pin \"exitZ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[14\] 0 " "Info: Pin \"exitZ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[13\] 0 " "Info: Pin \"exitZ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[12\] 0 " "Info: Pin \"exitZ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[11\] 0 " "Info: Pin \"exitZ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[10\] 0 " "Info: Pin \"exitZ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[9\] 0 " "Info: Pin \"exitZ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[8\] 0 " "Info: Pin \"exitZ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[7\] 0 " "Info: Pin \"exitZ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[6\] 0 " "Info: Pin \"exitZ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[5\] 0 " "Info: Pin \"exitZ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[4\] 0 " "Info: Pin \"exitZ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[3\] 0 " "Info: Pin \"exitZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[2\] 0 " "Info: Pin \"exitZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[1\] 0 " "Info: Pin \"exitZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "exitZ\[0\] 0 " "Info: Pin \"exitZ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RGAdrCmnd\[5\] 0 " "Info: Pin \"RGAdrCmnd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RGAdrCmnd\[4\] 0 " "Info: Pin \"RGAdrCmnd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RGAdrCmnd\[3\] 0 " "Info: Pin \"RGAdrCmnd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RGAdrCmnd\[2\] 0 " "Info: Pin \"RGAdrCmnd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RGAdrCmnd\[1\] 0 " "Info: Pin \"RGAdrCmnd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RGAdrCmnd\[0\] 0 " "Info: Pin \"RGAdrCmnd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SumCmnd\[5\] 0 " "Info: Pin \"SumCmnd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SumCmnd\[4\] 0 " "Info: Pin \"SumCmnd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SumCmnd\[3\] 0 " "Info: Pin \"SumCmnd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SumCmnd\[2\] 0 " "Info: Pin \"SumCmnd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SumCmnd\[1\] 0 " "Info: Pin \"SumCmnd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SumCmnd\[0\] 0 " "Info: Pin \"SumCmnd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[15\] 0 " "Info: Pin \"tempRgx\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[14\] 0 " "Info: Pin \"tempRgx\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[13\] 0 " "Info: Pin \"tempRgx\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[12\] 0 " "Info: Pin \"tempRgx\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[11\] 0 " "Info: Pin \"tempRgx\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[10\] 0 " "Info: Pin \"tempRgx\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[9\] 0 " "Info: Pin \"tempRgx\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[8\] 0 " "Info: Pin \"tempRgx\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[7\] 0 " "Info: Pin \"tempRgx\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[6\] 0 " "Info: Pin \"tempRgx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[5\] 0 " "Info: Pin \"tempRgx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[4\] 0 " "Info: Pin \"tempRgx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[3\] 0 " "Info: Pin \"tempRgx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[2\] 0 " "Info: Pin \"tempRgx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[1\] 0 " "Info: Pin \"tempRgx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgx\[0\] 0 " "Info: Pin \"tempRgx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgy\[7\] 0 " "Info: Pin \"tempRgy\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgy\[6\] 0 " "Info: Pin \"tempRgy\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgy\[5\] 0 " "Info: Pin \"tempRgy\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgy\[4\] 0 " "Info: Pin \"tempRgy\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgy\[3\] 0 " "Info: Pin \"tempRgy\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgy\[2\] 0 " "Info: Pin \"tempRgy\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgy\[1\] 0 " "Info: Pin \"tempRgy\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgy\[0\] 0 " "Info: Pin \"tempRgy\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[15\] 0 " "Info: Pin \"tempRgz\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[14\] 0 " "Info: Pin \"tempRgz\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[13\] 0 " "Info: Pin \"tempRgz\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[12\] 0 " "Info: Pin \"tempRgz\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[11\] 0 " "Info: Pin \"tempRgz\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[10\] 0 " "Info: Pin \"tempRgz\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[9\] 0 " "Info: Pin \"tempRgz\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[8\] 0 " "Info: Pin \"tempRgz\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[7\] 0 " "Info: Pin \"tempRgz\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[6\] 0 " "Info: Pin \"tempRgz\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[5\] 0 " "Info: Pin \"tempRgz\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[4\] 0 " "Info: Pin \"tempRgz\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[3\] 0 " "Info: Pin \"tempRgz\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[2\] 0 " "Info: Pin \"tempRgz\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[1\] 0 " "Info: Pin \"tempRgz\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempRgz\[0\] 0 " "Info: Pin \"tempRgz\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[15\] 0 " "Info: Pin \"tempSumator\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[14\] 0 " "Info: Pin \"tempSumator\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[13\] 0 " "Info: Pin \"tempSumator\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[12\] 0 " "Info: Pin \"tempSumator\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[11\] 0 " "Info: Pin \"tempSumator\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[10\] 0 " "Info: Pin \"tempSumator\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[9\] 0 " "Info: Pin \"tempSumator\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[8\] 0 " "Info: Pin \"tempSumator\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[7\] 0 " "Info: Pin \"tempSumator\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[6\] 0 " "Info: Pin \"tempSumator\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[5\] 0 " "Info: Pin \"tempSumator\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[4\] 0 " "Info: Pin \"tempSumator\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[3\] 0 " "Info: Pin \"tempSumator\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[2\] 0 " "Info: Pin \"tempSumator\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[1\] 0 " "Info: Pin \"tempSumator\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tempSumator\[0\] 0 " "Info: Pin \"tempSumator\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tempRgx\[15\] GND " "Info: Pin tempRgx\[15\] has GND driving its datain port" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[15] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tempRgx\[14\] GND " "Info: Pin tempRgx\[14\] has GND driving its datain port" {  } { { "e:/program_files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program_files/quartus/quartus/bin/pin_planner.ppl" { tempRgx[14] } } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 16 288 464 32 "tempRgx\[15..0\]" "" } } } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempRgx[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 17:54:14 2011 " "Info: Processing ended: Wed Dec 21 17:54:14 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 17:54:15 2011 " "Info: Processing started: Wed Dec 21 17:54:15 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 17:54:17 2011 " "Info: Processing ended: Wed Dec 21 17:54:17 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 17:54:17 2011 " "Info: Processing started: Wed Dec 21 17:54:17 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 136 -1000 -832 152 "clk" "" } } } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mull:inst21\|Mux_Mull:inst26\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\] " "Info: Detected gated clock \"Mull:inst21\|Mux_Mull:inst26\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]\" as buffer" {  } { { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mull:inst21\|Mux_Mull:inst26\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\] " "Info: Detected gated clock \"Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]\" as buffer" {  } { { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK_Count2:inst10\|inst12 " "Info: Detected ripple clock \"CLK_Count2:inst10\|inst12\" as buffer" {  } { { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 960 1024 160 "inst12" "" } } } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_Count2:inst10\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLK_Count2:inst10\|inst10 " "Info: Detected gated clock \"CLK_Count2:inst10\|inst10\" as buffer" {  } { { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_Count2:inst10\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg5 " "Info: Detected ripple clock \"Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 114 2 0 } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg4 " "Info: Detected ripple clock \"Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 114 2 0 } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg3 " "Info: Detected ripple clock \"Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 114 2 0 } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg2 " "Info: Detected ripple clock \"Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 114 2 0 } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg1 " "Info: Detected ripple clock \"Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 114 2 0 } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg0 " "Info: Detected ripple clock \"Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 114 2 0 } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[7\] " "Info: Detected gated clock \"Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[7\]\" as buffer" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 31 2 0 } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[6\] " "Info: Detected gated clock \"Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 31 2 0 } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[5\] " "Info: Detected gated clock \"Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 31 2 0 } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[4\] " "Info: Detected gated clock \"Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 31 2 0 } } { "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a0~porta_address_reg0 register RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 65.62 MHz 15.24 ns Internal " "Info: Clock \"clk\" has Internal fmax of 65.62 MHz between source memory \"Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (period= 15.24 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.449 ns + Longest memory register " "Info: + Longest memory to register delay is 6.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y4 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y4; Fanout = 12; MEM Node = 'Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[8\] 2 MEM M4K_X52_Y4 5 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y4; Fanout = 5; MEM Node = 'Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[8\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[8] } "NODE_NAME" } } { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.275 ns) 3.945 ns Multiplexor:inst\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~4 3 COMB LCCOMB_X53_Y4_N28 1 " "Info: 3: + IC(0.677 ns) + CELL(0.275 ns) = 3.945 ns; Loc. = LCCOMB_X53_Y4_N28; Fanout = 1; COMB Node = 'Multiplexor:inst\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~4'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[8] Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~4 } "NODE_NAME" } } { "db/mux_omc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_omc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.338 ns Multiplexor:inst\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~5 4 COMB LCCOMB_X53_Y4_N30 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 4.338 ns; Loc. = LCCOMB_X53_Y4_N30; Fanout = 1; COMB Node = 'Multiplexor:inst\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~5'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~4 Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 } "NODE_NAME" } } { "db/mux_omc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_omc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 4.980 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[0\]~1 5 COMB LCCOMB_X53_Y4_N4 2 " "Info: 5: + IC(0.249 ns) + CELL(0.393 ns) = 4.980 ns; Loc. = LCCOMB_X53_Y4_N4; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[0\]~1'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.051 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[1\]~3 6 COMB LCCOMB_X53_Y4_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.051 ns; Loc. = LCCOMB_X53_Y4_N6; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[1\]~3'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.122 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[2\]~5 7 COMB LCCOMB_X53_Y4_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.122 ns; Loc. = LCCOMB_X53_Y4_N8; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[2\]~5'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.193 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[3\]~7 8 COMB LCCOMB_X53_Y4_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.193 ns; Loc. = LCCOMB_X53_Y4_N10; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[3\]~7'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.264 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[4\]~9 9 COMB LCCOMB_X53_Y4_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.264 ns; Loc. = LCCOMB_X53_Y4_N12; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[4\]~9'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~9 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.423 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[5\]~11 10 COMB LCCOMB_X53_Y4_N14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 5.423 ns; Loc. = LCCOMB_X53_Y4_N14; Fanout = 1; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[5\]~11'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~9 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[5]~11 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.833 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[6\]~12 11 COMB LCCOMB_X53_Y4_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 5.833 ns; Loc. = LCCOMB_X53_Y4_N16; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[6\]~12'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[5]~11 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[6]~12 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 6.365 ns MUX_Start:inst5\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[5\]~1 12 COMB LCCOMB_X53_Y4_N0 1 " "Info: 12: + IC(0.257 ns) + CELL(0.275 ns) = 6.365 ns; Loc. = LCCOMB_X53_Y4_N0; Fanout = 1; COMB Node = 'MUX_Start:inst5\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[5\]~1'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[6]~12 MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~1 } "NODE_NAME" } } { "db/mux_qmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_qmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.449 ns RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 13 REG LCFF_X53_Y4_N1 4 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 6.449 ns; Loc. = LCFF_X53_Y4_N1; Fanout = 4; REG Node = 'RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~1 RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.023 ns ( 77.89 % ) " "Info: Total cell delay = 5.023 ns ( 77.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.426 ns ( 22.11 % ) " "Info: Total interconnect delay = 1.426 ns ( 22.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[8] Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~4 Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~9 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[5]~11 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[6]~12 MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~1 RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[8] {} Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~4 {} Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~9 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[5]~11 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[6]~12 {} MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~1 {} RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.677ns 0.243ns 0.249ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.257ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.998 ns - Smallest " "Info: - Smallest clock skew is -0.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.292 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 136 -1000 -832 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.150 ns) 3.070 ns CLK_Count2:inst10\|inst10 2 COMB LCCOMB_X51_Y1_N30 10 " "Info: 2: + IC(2.078 ns) + CELL(0.150 ns) = 3.070 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10\|inst10'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { clk CLK_Count2:inst10|inst10 } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.000 ns) 4.733 ns CLK_Count2:inst10\|inst10~clkctrl 3 COMB CLKCTRL_G13 12 " "Info: 3: + IC(1.663 ns) + CELL(0.000 ns) = 4.733 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'CLK_Count2:inst10\|inst10~clkctrl'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { CLK_Count2:inst10|inst10 CLK_Count2:inst10|inst10~clkctrl } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 6.292 ns RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LCFF_X53_Y4_N1 4 " "Info: 4: + IC(1.022 ns) + CELL(0.537 ns) = 6.292 ns; Loc. = LCFF_X53_Y4_N1; Fanout = 4; REG Node = 'RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CLK_Count2:inst10|inst10~clkctrl RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 24.30 % ) " "Info: Total cell delay = 1.529 ns ( 24.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.763 ns ( 75.70 % ) " "Info: Total interconnect delay = 4.763 ns ( 75.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { clk CLK_Count2:inst10|inst10 CLK_Count2:inst10|inst10~clkctrl RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst10 {} CLK_Count2:inst10|inst10~clkctrl {} RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 2.078ns 1.663ns 1.022ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.290 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 7.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 136 -1000 -832 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.787 ns) 3.691 ns CLK_Count2:inst10\|inst12 2 REG LCFF_X51_Y1_N31 1 " "Info: 2: + IC(2.062 ns) + CELL(0.787 ns) = 3.691 ns; Loc. = LCFF_X51_Y1_N31; Fanout = 1; REG Node = 'CLK_Count2:inst10\|inst12'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk CLK_Count2:inst10|inst12 } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 960 1024 160 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 4.014 ns CLK_Count2:inst10\|inst10 3 COMB LCCOMB_X51_Y1_N30 10 " "Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 4.014 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10\|inst10'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.000 ns) 5.677 ns CLK_Count2:inst10\|inst10~clkctrl 4 COMB CLKCTRL_G13 12 " "Info: 4: + IC(1.663 ns) + CELL(0.000 ns) = 5.677 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'CLK_Count2:inst10\|inst10~clkctrl'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { CLK_Count2:inst10|inst10 CLK_Count2:inst10|inst10~clkctrl } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.661 ns) 7.290 ns Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a0~porta_address_reg0 5 MEM M4K_X52_Y4 12 " "Info: 5: + IC(0.952 ns) + CELL(0.661 ns) = 7.290 ns; Loc. = M4K_X52_Y4; Fanout = 12; MEM Node = 'Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { CLK_Count2:inst10|inst10~clkctrl Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.613 ns ( 35.84 % ) " "Info: Total cell delay = 2.613 ns ( 35.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.677 ns ( 64.16 % ) " "Info: Total interconnect delay = 4.677 ns ( 64.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { clk CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 CLK_Count2:inst10|inst10~clkctrl Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst12 {} CLK_Count2:inst10|inst10 {} CLK_Count2:inst10|inst10~clkctrl {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.062ns 0.000ns 1.663ns 0.952ns } { 0.000ns 0.842ns 0.787ns 0.323ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { clk CLK_Count2:inst10|inst10 CLK_Count2:inst10|inst10~clkctrl RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst10 {} CLK_Count2:inst10|inst10~clkctrl {} RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 2.078ns 1.663ns 1.022ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { clk CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 CLK_Count2:inst10|inst10~clkctrl Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst12 {} CLK_Count2:inst10|inst10 {} CLK_Count2:inst10|inst10~clkctrl {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.062ns 0.000ns 1.663ns 0.952ns } { 0.000ns 0.842ns 0.787ns 0.323ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 34 2 0 } } { "lpm_ff.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[8] Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~4 Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~9 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[5]~11 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[6]~12 MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~1 RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[8] {} Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~4 {} Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~9 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[5]~11 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[6]~12 {} MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~1 {} RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.677ns 0.243ns 0.249ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.257ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { clk CLK_Count2:inst10|inst10 CLK_Count2:inst10|inst10~clkctrl RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst10 {} CLK_Count2:inst10|inst10~clkctrl {} RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 2.078ns 1.663ns 1.022ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { clk CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 CLK_Count2:inst10|inst10~clkctrl Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst12 {} CLK_Count2:inst10|inst10 {} CLK_Count2:inst10|inst10~clkctrl {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.062ns 0.000ns 1.663ns 0.952ns } { 0.000ns 0.842ns 0.787ns 0.323ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 157 " "Warning: Circuit may not operate. Detected 157 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] clk 4.947 ns " "Info: Found hold time violation between source  pin or register \"Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]\" and destination pin or register \"Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]\" for clock \"clk\" (Hold time is 4.947 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.471 ns + Largest " "Info: + Largest clock skew is 5.471 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.310 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 136 -1000 -832 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.787 ns) 3.691 ns CLK_Count2:inst10\|inst12 2 REG LCFF_X51_Y1_N31 1 " "Info: 2: + IC(2.062 ns) + CELL(0.787 ns) = 3.691 ns; Loc. = LCFF_X51_Y1_N31; Fanout = 1; REG Node = 'CLK_Count2:inst10\|inst12'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk CLK_Count2:inst10|inst12 } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 960 1024 160 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 4.014 ns CLK_Count2:inst10\|inst10 3 COMB LCCOMB_X51_Y1_N30 10 " "Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 4.014 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10\|inst10'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.870 ns) 5.405 ns Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg5 4 MEM M4K_X52_Y1 4 " "Info: 4: + IC(0.521 ns) + CELL(0.870 ns) = 5.405 ns; Loc. = M4K_X52_Y1; Fanout = 4; MEM Node = 'Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg5'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { CLK_Count2:inst10|inst10 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 8.398 ns Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[7\] 5 MEM M4K_X52_Y1 27 " "Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 8.398 ns; Loc. = M4K_X52_Y1; Fanout = 27; MEM Node = 'Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[7\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.419 ns) 9.244 ns Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\] 6 COMB LCCOMB_X51_Y1_N24 1 " "Info: 6: + IC(0.427 ns) + CELL(0.419 ns) = 9.244 ns; Loc. = LCCOMB_X51_Y1_N24; Fanout = 1; COMB Node = 'Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 10.752 ns Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]~clkctrl 7 COMB CLKCTRL_G14 8 " "Info: 7: + IC(1.508 ns) + CELL(0.000 ns) = 10.752 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]~clkctrl'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl } "NODE_NAME" } } { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 12.310 ns Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 8 REG LCFF_X54_Y4_N31 4 " "Info: 8: + IC(1.021 ns) + CELL(0.537 ns) = 12.310 ns; Loc. = LCFF_X54_Y4_N31; Fanout = 4; REG Node = 'Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.771 ns ( 55.00 % ) " "Info: Total cell delay = 6.771 ns ( 55.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.539 ns ( 45.00 % ) " "Info: Total interconnect delay = 5.539 ns ( 45.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.310 ns" { clk CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "12.310 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst12 {} CLK_Count2:inst10|inst10 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 2.062ns 0.000ns 0.521ns 0.000ns 0.427ns 1.508ns 1.021ns } { 0.000ns 0.842ns 0.787ns 0.323ns 0.870ns 2.993ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.839 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 6.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 136 -1000 -832 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.150 ns) 3.070 ns CLK_Count2:inst10\|inst10 2 COMB LCCOMB_X51_Y1_N30 10 " "Info: 2: + IC(2.078 ns) + CELL(0.150 ns) = 3.070 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10\|inst10'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { clk CLK_Count2:inst10|inst10 } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.271 ns) 3.773 ns Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\] 3 COMB LCCOMB_X51_Y1_N24 1 " "Info: 3: + IC(0.432 ns) + CELL(0.271 ns) = 3.773 ns; Loc. = LCCOMB_X51_Y1_N24; Fanout = 1; COMB Node = 'Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { CLK_Count2:inst10|inst10 Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 5.281 ns Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]~clkctrl 4 COMB CLKCTRL_G14 8 " "Info: 4: + IC(1.508 ns) + CELL(0.000 ns) = 5.281 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]~clkctrl'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl } "NODE_NAME" } } { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 6.839 ns Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] 5 REG LCFF_X54_Y4_N1 4 " "Info: 5: + IC(1.021 ns) + CELL(0.537 ns) = 6.839 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 4; REG Node = 'Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 26.32 % ) " "Info: Total cell delay = 1.800 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.039 ns ( 73.68 % ) " "Info: Total interconnect delay = 5.039 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.839 ns" { clk CLK_Count2:inst10|inst10 Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "6.839 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst10 {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] {} } { 0.000ns 0.000ns 2.078ns 0.432ns 1.508ns 1.021ns } { 0.000ns 0.842ns 0.150ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.310 ns" { clk CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "12.310 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst12 {} CLK_Count2:inst10|inst10 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 2.062ns 0.000ns 0.521ns 0.000ns 0.427ns 1.508ns 1.021ns } { 0.000ns 0.842ns 0.787ns 0.323ns 0.870ns 2.993ns 0.419ns 0.000ns 0.537ns } "" } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.839 ns" { clk CLK_Count2:inst10|inst10 Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "6.839 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst10 {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] {} } { 0.000ns 0.000ns 2.078ns 0.432ns 1.508ns 1.021ns } { 0.000ns 0.842ns 0.150ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.540 ns - Shortest register register " "Info: - Shortest register to register delay is 0.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] 1 REG LCFF_X54_Y4_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 4; REG Node = 'Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 0.456 ns Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|_~36 2 COMB LCCOMB_X54_Y4_N30 1 " "Info: 2: + IC(0.306 ns) + CELL(0.150 ns) = 0.456 ns; Loc. = LCCOMB_X54_Y4_N30; Fanout = 1; COMB Node = 'Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|_~36'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~36 } "NODE_NAME" } } { "../Lab2/RGY.v" "" { Text "E:/LabuQuartus/Lab2/RGY.v" 70 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.540 ns Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 3 REG LCFF_X54_Y4_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.540 ns; Loc. = LCFF_X54_Y4_N31; Fanout = 4; REG Node = 'Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~36 Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.33 % ) " "Info: Total cell delay = 0.234 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.306 ns ( 56.67 % ) " "Info: Total interconnect delay = 0.306 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~36 Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "0.540 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~36 {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.310 ns" { clk CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "12.310 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst12 {} CLK_Count2:inst10|inst10 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 2.062ns 0.000ns 0.521ns 0.000ns 0.427ns 1.508ns 1.021ns } { 0.000ns 0.842ns 0.787ns 0.323ns 0.870ns 2.993ns 0.419ns 0.000ns 0.537ns } "" } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.839 ns" { clk CLK_Count2:inst10|inst10 Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "6.839 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst10 {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] {} } { 0.000ns 0.000ns 2.078ns 0.432ns 1.508ns 1.021ns } { 0.000ns 0.842ns 0.150ns 0.271ns 0.000ns 0.537ns } "" } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~36 Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "0.540 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~36 {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] Start clk 1.392 ns register " "Info: tsu for register \"RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"Start\", clock pin = \"clk\") is 1.392 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.720 ns + Longest pin register " "Info: + Longest pin to register delay is 7.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Start 1 PIN PIN_G26 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 6; PIN Node = 'Start'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 216 -1000 -832 232 "Start" "" } { 72 784 807 88 "Start" "" } { 208 -832 -792 224 "Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.396 ns) + CELL(0.378 ns) 7.636 ns MUX_Start:inst5\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[1\]~9 2 COMB LCCOMB_X53_Y4_N22 1 " "Info: 2: + IC(6.396 ns) + CELL(0.378 ns) = 7.636 ns; Loc. = LCCOMB_X53_Y4_N22; Fanout = 1; COMB Node = 'MUX_Start:inst5\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[1\]~9'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { Start MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[1]~9 } "NODE_NAME" } } { "db/mux_qmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_qmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.720 ns RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X53_Y4_N23 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.720 ns; Loc. = LCFF_X53_Y4_N23; Fanout = 5; REG Node = 'RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[1]~9 RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 17.15 % ) " "Info: Total cell delay = 1.324 ns ( 17.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.396 ns ( 82.85 % ) " "Info: Total interconnect delay = 6.396 ns ( 82.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.720 ns" { Start MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[1]~9 RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "7.720 ns" { Start {} Start~combout {} MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[1]~9 {} RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 6.396ns 0.000ns } { 0.000ns 0.862ns 0.378ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.292 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 136 -1000 -832 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.150 ns) 3.070 ns CLK_Count2:inst10\|inst10 2 COMB LCCOMB_X51_Y1_N30 10 " "Info: 2: + IC(2.078 ns) + CELL(0.150 ns) = 3.070 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10\|inst10'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { clk CLK_Count2:inst10|inst10 } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.000 ns) 4.733 ns CLK_Count2:inst10\|inst10~clkctrl 3 COMB CLKCTRL_G13 12 " "Info: 3: + IC(1.663 ns) + CELL(0.000 ns) = 4.733 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'CLK_Count2:inst10\|inst10~clkctrl'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { CLK_Count2:inst10|inst10 CLK_Count2:inst10|inst10~clkctrl } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 6.292 ns RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X53_Y4_N23 5 " "Info: 4: + IC(1.022 ns) + CELL(0.537 ns) = 6.292 ns; Loc. = LCFF_X53_Y4_N23; Fanout = 5; REG Node = 'RG_Command:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CLK_Count2:inst10|inst10~clkctrl RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 24.30 % ) " "Info: Total cell delay = 1.529 ns ( 24.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.763 ns ( 75.70 % ) " "Info: Total interconnect delay = 4.763 ns ( 75.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { clk CLK_Count2:inst10|inst10 CLK_Count2:inst10|inst10~clkctrl RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst10 {} CLK_Count2:inst10|inst10~clkctrl {} RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 2.078ns 1.663ns 1.022ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.720 ns" { Start MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[1]~9 RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "7.720 ns" { Start {} Start~combout {} MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[1]~9 {} RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 6.396ns 0.000ns } { 0.000ns 0.862ns 0.378ns 0.084ns } "" } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { clk CLK_Count2:inst10|inst10 CLK_Count2:inst10|inst10~clkctrl RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst10 {} CLK_Count2:inst10|inst10~clkctrl {} RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 2.078ns 1.663ns 1.022ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk SumCmnd\[3\] Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 21.084 ns register " "Info: tco from clock \"clk\" to destination pin \"SumCmnd\[3\]\" through register \"Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" is 21.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.310 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 136 -1000 -832 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.787 ns) 3.691 ns CLK_Count2:inst10\|inst12 2 REG LCFF_X51_Y1_N31 1 " "Info: 2: + IC(2.062 ns) + CELL(0.787 ns) = 3.691 ns; Loc. = LCFF_X51_Y1_N31; Fanout = 1; REG Node = 'CLK_Count2:inst10\|inst12'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk CLK_Count2:inst10|inst12 } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 960 1024 160 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 4.014 ns CLK_Count2:inst10\|inst10 3 COMB LCCOMB_X51_Y1_N30 10 " "Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 4.014 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10\|inst10'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.870 ns) 5.405 ns Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg5 4 MEM M4K_X52_Y1 4 " "Info: 4: + IC(0.521 ns) + CELL(0.870 ns) = 5.405 ns; Loc. = M4K_X52_Y1; Fanout = 4; MEM Node = 'Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg5'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { CLK_Count2:inst10|inst10 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 8.398 ns Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[7\] 5 MEM M4K_X52_Y1 27 " "Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 8.398 ns; Loc. = M4K_X52_Y1; Fanout = 27; MEM Node = 'Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[7\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.419 ns) 9.244 ns Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\] 6 COMB LCCOMB_X51_Y1_N24 1 " "Info: 6: + IC(0.427 ns) + CELL(0.419 ns) = 9.244 ns; Loc. = LCCOMB_X51_Y1_N24; Fanout = 1; COMB Node = 'Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 10.752 ns Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]~clkctrl 7 COMB CLKCTRL_G14 8 " "Info: 7: + IC(1.508 ns) + CELL(0.000 ns) = 10.752 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]~clkctrl'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl } "NODE_NAME" } } { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 12.310 ns Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 8 REG LCFF_X54_Y4_N7 3 " "Info: 8: + IC(1.021 ns) + CELL(0.537 ns) = 12.310 ns; Loc. = LCFF_X54_Y4_N7; Fanout = 3; REG Node = 'Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.771 ns ( 55.00 % ) " "Info: Total cell delay = 6.771 ns ( 55.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.539 ns ( 45.00 % ) " "Info: Total interconnect delay = 5.539 ns ( 45.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.310 ns" { clk CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "12.310 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst12 {} CLK_Count2:inst10|inst10 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 2.062ns 0.000ns 0.521ns 0.000ns 0.427ns 1.508ns 1.021ns } { 0.000ns 0.842ns 0.787ns 0.323ns 0.870ns 2.993ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.524 ns + Longest register pin " "Info: + Longest register to pin delay is 8.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG LCFF_X54_Y4_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y4_N7; Fanout = 3; REG Node = 'Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.438 ns) 0.780 ns Mull:inst21\|inst1~1 2 COMB LCCOMB_X54_Y4_N2 2 " "Info: 2: + IC(0.342 ns) + CELL(0.438 ns) = 0.780 ns; Loc. = LCCOMB_X54_Y4_N2; Fanout = 2; COMB Node = 'Mull:inst21\|inst1~1'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] Mull:inst21|inst1~1 } "NODE_NAME" } } { "Mull.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Mull.bdf" { { 160 648 712 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.398 ns) 1.634 ns Multiplexor:inst\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~5 3 COMB LCCOMB_X53_Y4_N30 1 " "Info: 3: + IC(0.456 ns) + CELL(0.398 ns) = 1.634 ns; Loc. = LCCOMB_X53_Y4_N30; Fanout = 1; COMB Node = 'Multiplexor:inst\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\|result_node\[0\]~5'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { Mull:inst21|inst1~1 Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 } "NODE_NAME" } } { "db/mux_omc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_omc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 2.276 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[0\]~1 4 COMB LCCOMB_X53_Y4_N4 2 " "Info: 4: + IC(0.249 ns) + CELL(0.393 ns) = 2.276 ns; Loc. = LCCOMB_X53_Y4_N4; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[0\]~1'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.347 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[1\]~3 5 COMB LCCOMB_X53_Y4_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.347 ns; Loc. = LCCOMB_X53_Y4_N6; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[1\]~3'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.418 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[2\]~5 6 COMB LCCOMB_X53_Y4_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.418 ns; Loc. = LCCOMB_X53_Y4_N8; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[2\]~5'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.489 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[3\]~7 7 COMB LCCOMB_X53_Y4_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.489 ns; Loc. = LCCOMB_X53_Y4_N10; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[3\]~7'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.899 ns Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[4\]~8 8 COMB LCCOMB_X53_Y4_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.899 ns; Loc. = LCCOMB_X53_Y4_N12; Fanout = 2; COMB Node = 'Sum_Command:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_4vh:auto_generated\|result_int\[4\]~8'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~8 } "NODE_NAME" } } { "db/add_sub_4vh.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/add_sub_4vh.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.837 ns) + CELL(2.788 ns) 8.524 ns SumCmnd\[3\] 9 PIN PIN_D19 0 " "Info: 9: + IC(2.837 ns) + CELL(2.788 ns) = 8.524 ns; Loc. = PIN_D19; Fanout = 0; PIN Node = 'SumCmnd\[3\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.625 ns" { Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~8 SumCmnd[3] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 128 840 1016 144 "SumCmnd\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.640 ns ( 54.43 % ) " "Info: Total cell delay = 4.640 ns ( 54.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.884 ns ( 45.57 % ) " "Info: Total interconnect delay = 3.884 ns ( 45.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.524 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] Mull:inst21|inst1~1 Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~8 SumCmnd[3] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "8.524 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} Mull:inst21|inst1~1 {} Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~8 {} SumCmnd[3] {} } { 0.000ns 0.342ns 0.456ns 0.249ns 0.000ns 0.000ns 0.000ns 0.000ns 2.837ns } { 0.000ns 0.438ns 0.398ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.310 ns" { clk CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "12.310 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst12 {} CLK_Count2:inst10|inst10 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 2.062ns 0.000ns 0.521ns 0.000ns 0.427ns 1.508ns 1.021ns } { 0.000ns 0.842ns 0.787ns 0.323ns 0.870ns 2.993ns 0.419ns 0.000ns 0.537ns } "" } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.524 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] Mull:inst21|inst1~1 Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~8 SumCmnd[3] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "8.524 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} Mull:inst21|inst1~1 {} Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7 {} Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~8 {} SumCmnd[3] {} } { 0.000ns 0.342ns 0.456ns 0.249ns 0.000ns 0.000ns 0.000ns 0.000ns 2.837ns } { 0.000ns 0.438ns 0.398ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk clk_diod 9.627 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"clk_diod\" is 9.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 136 -1000 -832 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.027 ns) + CELL(2.758 ns) 9.627 ns clk_diod 2 PIN PIN_Y12 0 " "Info: 2: + IC(6.027 ns) + CELL(2.758 ns) = 9.627 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'clk_diod'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.785 ns" { clk clk_diod } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { -16 -528 -352 0 "clk_diod" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 37.39 % ) " "Info: Total cell delay = 3.600 ns ( 37.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.027 ns ( 62.61 % ) " "Info: Total interconnect delay = 6.027 ns ( 62.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.627 ns" { clk clk_diod } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "9.627 ns" { clk {} clk~combout {} clk_diod {} } { 0.000ns 0.000ns 6.027ns } { 0.000ns 0.842ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] Temp_Y\[6\] clk 9.846 ns register " "Info: th for register \"Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\" (data pin = \"Temp_Y\[6\]\", clock pin = \"clk\") is 9.846 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.310 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clk 1 CLK PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 136 -1000 -832 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.787 ns) 3.691 ns CLK_Count2:inst10\|inst12 2 REG LCFF_X51_Y1_N31 1 " "Info: 2: + IC(2.062 ns) + CELL(0.787 ns) = 3.691 ns; Loc. = LCFF_X51_Y1_N31; Fanout = 1; REG Node = 'CLK_Count2:inst10\|inst12'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk CLK_Count2:inst10|inst12 } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 960 1024 160 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 4.014 ns CLK_Count2:inst10\|inst10 3 COMB LCCOMB_X51_Y1_N30 10 " "Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 4.014 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10\|inst10'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 } "NODE_NAME" } } { "CLK_Count2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/CLK_Count2.bdf" { { 80 1232 1296 128 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.870 ns) 5.405 ns Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg5 4 MEM M4K_X52_Y1 4 " "Info: 4: + IC(0.521 ns) + CELL(0.870 ns) = 5.405 ns; Loc. = M4K_X52_Y1; Fanout = 4; MEM Node = 'Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a4~porta_address_reg5'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { CLK_Count2:inst10|inst10 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 8.398 ns Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[7\] 5 MEM M4K_X52_Y1 27 " "Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 8.398 ns; Loc. = M4K_X52_Y1; Fanout = 27; MEM Node = 'Rom_Command:inst4\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|q_a\[7\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_b881.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/altsyncram_b881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.419 ns) 9.244 ns Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\] 6 COMB LCCOMB_X51_Y1_N24 1 " "Info: 6: + IC(0.427 ns) + CELL(0.419 ns) = 9.244 ns; Loc. = LCCOMB_X51_Y1_N24; Fanout = 1; COMB Node = 'Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 10.752 ns Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]~clkctrl 7 COMB CLKCTRL_G14 8 " "Info: 7: + IC(1.508 ns) + CELL(0.000 ns) = 10.752 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Mull:inst21\|Mux_Mull:inst27\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[0\]~clkctrl'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl } "NODE_NAME" } } { "db/mux_nmc.tdf" "" { Text "E:/LabuQuartus/Lab2_Final/db/mux_nmc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 12.310 ns Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 8 REG LCFF_X54_Y4_N11 3 " "Info: 8: + IC(1.021 ns) + CELL(0.537 ns) = 12.310 ns; Loc. = LCFF_X54_Y4_N11; Fanout = 3; REG Node = 'Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.771 ns ( 55.00 % ) " "Info: Total cell delay = 6.771 ns ( 55.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.539 ns ( 45.00 % ) " "Info: Total interconnect delay = 5.539 ns ( 45.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.310 ns" { clk CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "12.310 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst12 {} CLK_Count2:inst10|inst10 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 2.062ns 0.000ns 0.521ns 0.000ns 0.427ns 1.508ns 1.021ns } { 0.000ns 0.842ns 0.787ns 0.323ns 0.870ns 2.993ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.730 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Temp_Y\[6\] 1 PIN PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'Temp_Y\[6\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_Y[6] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "E:/LabuQuartus/Lab2_Final/Lab2.bdf" { { 48 -176 -8 64 "Temp_Y\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.271 ns) 2.646 ns Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|_~35 2 COMB LCCOMB_X54_Y4_N10 1 " "Info: 2: + IC(1.386 ns) + CELL(0.271 ns) = 2.646 ns; Loc. = LCCOMB_X54_Y4_N10; Fanout = 1; COMB Node = 'Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|_~35'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { Temp_Y[6] Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~35 } "NODE_NAME" } } { "../Lab2/RGY.v" "" { Text "E:/LabuQuartus/Lab2/RGY.v" 70 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.730 ns Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 3 REG LCFF_X54_Y4_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.730 ns; Loc. = LCFF_X54_Y4_N11; Fanout = 3; REG Node = 'Mull:inst21\|RGY:inst10\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~35 Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "e:/program_files/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 49.23 % ) " "Info: Total cell delay = 1.344 ns ( 49.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.386 ns ( 50.77 % ) " "Info: Total interconnect delay = 1.386 ns ( 50.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Temp_Y[6] Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~35 Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Temp_Y[6] {} Temp_Y[6]~combout {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~35 {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.386ns 0.000ns } { 0.000ns 0.989ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.310 ns" { clk CLK_Count2:inst10|inst12 CLK_Count2:inst10|inst10 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "12.310 ns" { clk {} clk~combout {} CLK_Count2:inst10|inst12 {} CLK_Count2:inst10|inst10 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 {} Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0] {} Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 2.062ns 0.000ns 0.521ns 0.000ns 0.427ns 1.508ns 1.021ns } { 0.000ns 0.842ns 0.787ns 0.323ns 0.870ns 2.993ns 0.419ns 0.000ns 0.537ns } "" } } { "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Temp_Y[6] Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~35 Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/program_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Temp_Y[6] {} Temp_Y[6]~combout {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~35 {} Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.386ns 0.000ns } { 0.000ns 0.989ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 17:54:18 2011 " "Info: Processing ended: Wed Dec 21 17:54:18 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Info: Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
