
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//envsubst_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401358 <.init>:
  401358:	stp	x29, x30, [sp, #-16]!
  40135c:	mov	x29, sp
  401360:	bl	401760 <ferror@plt+0x60>
  401364:	ldp	x29, x30, [sp], #16
  401368:	ret

Disassembly of section .plt:

0000000000401370 <mbrtowc@plt-0x20>:
  401370:	stp	x16, x30, [sp, #-16]!
  401374:	adrp	x16, 417000 <ferror@plt+0x15900>
  401378:	ldr	x17, [x16, #4088]
  40137c:	add	x16, x16, #0xff8
  401380:	br	x17
  401384:	nop
  401388:	nop
  40138c:	nop

0000000000401390 <mbrtowc@plt>:
  401390:	adrp	x16, 418000 <ferror@plt+0x16900>
  401394:	ldr	x17, [x16]
  401398:	add	x16, x16, #0x0
  40139c:	br	x17

00000000004013a0 <memcpy@plt>:
  4013a0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4013a4:	ldr	x17, [x16, #8]
  4013a8:	add	x16, x16, #0x8
  4013ac:	br	x17

00000000004013b0 <memmove@plt>:
  4013b0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4013b4:	ldr	x17, [x16, #16]
  4013b8:	add	x16, x16, #0x10
  4013bc:	br	x17

00000000004013c0 <strlen@plt>:
  4013c0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4013c4:	ldr	x17, [x16, #24]
  4013c8:	add	x16, x16, #0x18
  4013cc:	br	x17

00000000004013d0 <fputs@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4013d4:	ldr	x17, [x16, #32]
  4013d8:	add	x16, x16, #0x20
  4013dc:	br	x17

00000000004013e0 <exit@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4013e4:	ldr	x17, [x16, #40]
  4013e8:	add	x16, x16, #0x28
  4013ec:	br	x17

00000000004013f0 <error@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4013f4:	ldr	x17, [x16, #48]
  4013f8:	add	x16, x16, #0x30
  4013fc:	br	x17

0000000000401400 <strnlen@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x16900>
  401404:	ldr	x17, [x16, #56]
  401408:	add	x16, x16, #0x38
  40140c:	br	x17

0000000000401410 <iconv_close@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x16900>
  401414:	ldr	x17, [x16, #64]
  401418:	add	x16, x16, #0x40
  40141c:	br	x17

0000000000401420 <sprintf@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x16900>
  401424:	ldr	x17, [x16, #72]
  401428:	add	x16, x16, #0x48
  40142c:	br	x17

0000000000401430 <__cxa_atexit@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x16900>
  401434:	ldr	x17, [x16, #80]
  401438:	add	x16, x16, #0x50
  40143c:	br	x17

0000000000401440 <fputc@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16900>
  401444:	ldr	x17, [x16, #88]
  401448:	add	x16, x16, #0x58
  40144c:	br	x17

0000000000401450 <iswcntrl@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16900>
  401454:	ldr	x17, [x16, #96]
  401458:	add	x16, x16, #0x60
  40145c:	br	x17

0000000000401460 <qsort@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16900>
  401464:	ldr	x17, [x16, #104]
  401468:	add	x16, x16, #0x68
  40146c:	br	x17

0000000000401470 <fclose@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16900>
  401474:	ldr	x17, [x16, #112]
  401478:	add	x16, x16, #0x70
  40147c:	br	x17

0000000000401480 <iswspace@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x16900>
  401484:	ldr	x17, [x16, #120]
  401488:	add	x16, x16, #0x78
  40148c:	br	x17

0000000000401490 <nl_langinfo@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x16900>
  401494:	ldr	x17, [x16, #128]
  401498:	add	x16, x16, #0x80
  40149c:	br	x17

00000000004014a0 <malloc@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4014a4:	ldr	x17, [x16, #136]
  4014a8:	add	x16, x16, #0x88
  4014ac:	br	x17

00000000004014b0 <wcwidth@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4014b4:	ldr	x17, [x16, #144]
  4014b8:	add	x16, x16, #0x90
  4014bc:	br	x17

00000000004014c0 <strncmp@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4014c4:	ldr	x17, [x16, #152]
  4014c8:	add	x16, x16, #0x98
  4014cc:	br	x17

00000000004014d0 <bindtextdomain@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4014d4:	ldr	x17, [x16, #160]
  4014d8:	add	x16, x16, #0xa0
  4014dc:	br	x17

00000000004014e0 <__libc_start_main@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4014e4:	ldr	x17, [x16, #168]
  4014e8:	add	x16, x16, #0xa8
  4014ec:	br	x17

00000000004014f0 <memset@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4014f4:	ldr	x17, [x16, #176]
  4014f8:	add	x16, x16, #0xb0
  4014fc:	br	x17

0000000000401500 <calloc@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16900>
  401504:	ldr	x17, [x16, #184]
  401508:	add	x16, x16, #0xb8
  40150c:	br	x17

0000000000401510 <realloc@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16900>
  401514:	ldr	x17, [x16, #192]
  401518:	add	x16, x16, #0xc0
  40151c:	br	x17

0000000000401520 <getc@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16900>
  401524:	ldr	x17, [x16, #200]
  401528:	add	x16, x16, #0xc8
  40152c:	br	x17

0000000000401530 <strdup@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16900>
  401534:	ldr	x17, [x16, #208]
  401538:	add	x16, x16, #0xd0
  40153c:	br	x17

0000000000401540 <strrchr@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16900>
  401544:	ldr	x17, [x16, #216]
  401548:	add	x16, x16, #0xd8
  40154c:	br	x17

0000000000401550 <__gmon_start__@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16900>
  401554:	ldr	x17, [x16, #224]
  401558:	add	x16, x16, #0xe0
  40155c:	br	x17

0000000000401560 <abort@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16900>
  401564:	ldr	x17, [x16, #232]
  401568:	add	x16, x16, #0xe8
  40156c:	br	x17

0000000000401570 <mbsinit@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16900>
  401574:	ldr	x17, [x16, #240]
  401578:	add	x16, x16, #0xf0
  40157c:	br	x17

0000000000401580 <memcmp@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16900>
  401584:	ldr	x17, [x16, #248]
  401588:	add	x16, x16, #0xf8
  40158c:	br	x17

0000000000401590 <textdomain@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16900>
  401594:	ldr	x17, [x16, #256]
  401598:	add	x16, x16, #0x100
  40159c:	br	x17

00000000004015a0 <getopt_long@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4015a4:	ldr	x17, [x16, #264]
  4015a8:	add	x16, x16, #0x108
  4015ac:	br	x17

00000000004015b0 <strcmp@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4015b4:	ldr	x17, [x16, #272]
  4015b8:	add	x16, x16, #0x110
  4015bc:	br	x17

00000000004015c0 <basename@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4015c4:	ldr	x17, [x16, #280]
  4015c8:	add	x16, x16, #0x118
  4015cc:	br	x17

00000000004015d0 <iconv@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4015d4:	ldr	x17, [x16, #288]
  4015d8:	add	x16, x16, #0x120
  4015dc:	br	x17

00000000004015e0 <__ctype_b_loc@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4015e4:	ldr	x17, [x16, #296]
  4015e8:	add	x16, x16, #0x128
  4015ec:	br	x17

00000000004015f0 <free@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4015f4:	ldr	x17, [x16, #304]
  4015f8:	add	x16, x16, #0x130
  4015fc:	br	x17

0000000000401600 <ungetc@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16900>
  401604:	ldr	x17, [x16, #312]
  401608:	add	x16, x16, #0x138
  40160c:	br	x17

0000000000401610 <__ctype_get_mb_cur_max@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16900>
  401614:	ldr	x17, [x16, #320]
  401618:	add	x16, x16, #0x140
  40161c:	br	x17

0000000000401620 <strchr@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16900>
  401624:	ldr	x17, [x16, #328]
  401628:	add	x16, x16, #0x148
  40162c:	br	x17

0000000000401630 <fwrite@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16900>
  401634:	ldr	x17, [x16, #336]
  401638:	add	x16, x16, #0x150
  40163c:	br	x17

0000000000401640 <fflush@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16900>
  401644:	ldr	x17, [x16, #344]
  401648:	add	x16, x16, #0x158
  40164c:	br	x17

0000000000401650 <iconv_open@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16900>
  401654:	ldr	x17, [x16, #352]
  401658:	add	x16, x16, #0x160
  40165c:	br	x17

0000000000401660 <memchr@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16900>
  401664:	ldr	x17, [x16, #360]
  401668:	add	x16, x16, #0x168
  40166c:	br	x17

0000000000401670 <iswalnum@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16900>
  401674:	ldr	x17, [x16, #368]
  401678:	add	x16, x16, #0x170
  40167c:	br	x17

0000000000401680 <printf@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16900>
  401684:	ldr	x17, [x16, #376]
  401688:	add	x16, x16, #0x178
  40168c:	br	x17

0000000000401690 <__assert_fail@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16900>
  401694:	ldr	x17, [x16, #384]
  401698:	add	x16, x16, #0x180
  40169c:	br	x17

00000000004016a0 <__errno_location@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4016a4:	ldr	x17, [x16, #392]
  4016a8:	add	x16, x16, #0x188
  4016ac:	br	x17

00000000004016b0 <getenv@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4016b4:	ldr	x17, [x16, #400]
  4016b8:	add	x16, x16, #0x190
  4016bc:	br	x17

00000000004016c0 <putchar@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4016c4:	ldr	x17, [x16, #408]
  4016c8:	add	x16, x16, #0x198
  4016cc:	br	x17

00000000004016d0 <gettext@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4016d4:	ldr	x17, [x16, #416]
  4016d8:	add	x16, x16, #0x1a0
  4016dc:	br	x17

00000000004016e0 <fprintf@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4016e4:	ldr	x17, [x16, #424]
  4016e8:	add	x16, x16, #0x1a8
  4016ec:	br	x17

00000000004016f0 <setlocale@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16900>
  4016f4:	ldr	x17, [x16, #432]
  4016f8:	add	x16, x16, #0x1b0
  4016fc:	br	x17

0000000000401700 <ferror@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16900>
  401704:	ldr	x17, [x16, #440]
  401708:	add	x16, x16, #0x1b8
  40170c:	br	x17

Disassembly of section .text:

0000000000401710 <.text>:
  401710:	mov	x29, #0x0                   	// #0
  401714:	mov	x30, #0x0                   	// #0
  401718:	mov	x5, x0
  40171c:	ldr	x1, [sp]
  401720:	add	x2, sp, #0x8
  401724:	mov	x6, sp
  401728:	movz	x0, #0x0, lsl #48
  40172c:	movk	x0, #0x0, lsl #32
  401730:	movk	x0, #0x40, lsl #16
  401734:	movk	x0, #0x18d8
  401738:	movz	x3, #0x0, lsl #48
  40173c:	movk	x3, #0x0, lsl #32
  401740:	movk	x3, #0x40, lsl #16
  401744:	movk	x3, #0x6100
  401748:	movz	x4, #0x0, lsl #48
  40174c:	movk	x4, #0x0, lsl #32
  401750:	movk	x4, #0x40, lsl #16
  401754:	movk	x4, #0x6180
  401758:	bl	4014e0 <__libc_start_main@plt>
  40175c:	bl	401560 <abort@plt>
  401760:	adrp	x0, 417000 <ferror@plt+0x15900>
  401764:	ldr	x0, [x0, #4064]
  401768:	cbz	x0, 401770 <ferror@plt+0x70>
  40176c:	b	401550 <__gmon_start__@plt>
  401770:	ret
  401774:	stp	x29, x30, [sp, #-32]!
  401778:	mov	x29, sp
  40177c:	adrp	x0, 418000 <ferror@plt+0x16900>
  401780:	add	x0, x0, #0x1d8
  401784:	str	x0, [sp, #24]
  401788:	ldr	x0, [sp, #24]
  40178c:	str	x0, [sp, #24]
  401790:	ldr	x1, [sp, #24]
  401794:	adrp	x0, 418000 <ferror@plt+0x16900>
  401798:	add	x0, x0, #0x1d8
  40179c:	cmp	x1, x0
  4017a0:	b.eq	4017dc <ferror@plt+0xdc>  // b.none
  4017a4:	adrp	x0, 406000 <ferror@plt+0x4900>
  4017a8:	add	x0, x0, #0x1b0
  4017ac:	ldr	x0, [x0]
  4017b0:	str	x0, [sp, #16]
  4017b4:	ldr	x0, [sp, #16]
  4017b8:	str	x0, [sp, #16]
  4017bc:	ldr	x0, [sp, #16]
  4017c0:	cmp	x0, #0x0
  4017c4:	b.eq	4017e0 <ferror@plt+0xe0>  // b.none
  4017c8:	ldr	x1, [sp, #16]
  4017cc:	adrp	x0, 418000 <ferror@plt+0x16900>
  4017d0:	add	x0, x0, #0x1d8
  4017d4:	blr	x1
  4017d8:	b	4017e0 <ferror@plt+0xe0>
  4017dc:	nop
  4017e0:	ldp	x29, x30, [sp], #32
  4017e4:	ret
  4017e8:	stp	x29, x30, [sp, #-48]!
  4017ec:	mov	x29, sp
  4017f0:	adrp	x0, 418000 <ferror@plt+0x16900>
  4017f4:	add	x0, x0, #0x1d8
  4017f8:	str	x0, [sp, #40]
  4017fc:	ldr	x0, [sp, #40]
  401800:	str	x0, [sp, #40]
  401804:	ldr	x1, [sp, #40]
  401808:	adrp	x0, 418000 <ferror@plt+0x16900>
  40180c:	add	x0, x0, #0x1d8
  401810:	sub	x0, x1, x0
  401814:	asr	x0, x0, #3
  401818:	lsr	x1, x0, #63
  40181c:	add	x0, x1, x0
  401820:	asr	x0, x0, #1
  401824:	str	x0, [sp, #32]
  401828:	ldr	x0, [sp, #32]
  40182c:	cmp	x0, #0x0
  401830:	b.eq	401870 <ferror@plt+0x170>  // b.none
  401834:	adrp	x0, 406000 <ferror@plt+0x4900>
  401838:	add	x0, x0, #0x1b8
  40183c:	ldr	x0, [x0]
  401840:	str	x0, [sp, #24]
  401844:	ldr	x0, [sp, #24]
  401848:	str	x0, [sp, #24]
  40184c:	ldr	x0, [sp, #24]
  401850:	cmp	x0, #0x0
  401854:	b.eq	401874 <ferror@plt+0x174>  // b.none
  401858:	ldr	x2, [sp, #24]
  40185c:	ldr	x1, [sp, #32]
  401860:	adrp	x0, 418000 <ferror@plt+0x16900>
  401864:	add	x0, x0, #0x1d8
  401868:	blr	x2
  40186c:	b	401874 <ferror@plt+0x174>
  401870:	nop
  401874:	ldp	x29, x30, [sp], #48
  401878:	ret
  40187c:	stp	x29, x30, [sp, #-16]!
  401880:	mov	x29, sp
  401884:	adrp	x0, 418000 <ferror@plt+0x16900>
  401888:	add	x0, x0, #0x208
  40188c:	ldrb	w0, [x0]
  401890:	and	x0, x0, #0xff
  401894:	cmp	x0, #0x0
  401898:	b.ne	4018b4 <ferror@plt+0x1b4>  // b.any
  40189c:	bl	401774 <ferror@plt+0x74>
  4018a0:	adrp	x0, 418000 <ferror@plt+0x16900>
  4018a4:	add	x0, x0, #0x208
  4018a8:	mov	w1, #0x1                   	// #1
  4018ac:	strb	w1, [x0]
  4018b0:	b	4018b8 <ferror@plt+0x1b8>
  4018b4:	nop
  4018b8:	ldp	x29, x30, [sp], #16
  4018bc:	ret
  4018c0:	stp	x29, x30, [sp, #-16]!
  4018c4:	mov	x29, sp
  4018c8:	bl	4017e8 <ferror@plt+0xe8>
  4018cc:	nop
  4018d0:	ldp	x29, x30, [sp], #16
  4018d4:	ret
  4018d8:	stp	x29, x30, [sp, #-64]!
  4018dc:	mov	x29, sp
  4018e0:	str	x19, [sp, #16]
  4018e4:	str	w0, [sp, #44]
  4018e8:	str	x1, [sp, #32]
  4018ec:	strb	wzr, [sp, #63]
  4018f0:	strb	wzr, [sp, #62]
  4018f4:	strb	wzr, [sp, #61]
  4018f8:	ldr	x0, [sp, #32]
  4018fc:	ldr	x0, [x0]
  401900:	bl	4029e4 <ferror@plt+0x12e4>
  401904:	adrp	x0, 406000 <ferror@plt+0x4900>
  401908:	add	x1, x0, #0x260
  40190c:	mov	w0, #0x6                   	// #6
  401910:	bl	4016f0 <setlocale@plt>
  401914:	adrp	x0, 406000 <ferror@plt+0x4900>
  401918:	add	x1, x0, #0x268
  40191c:	adrp	x0, 406000 <ferror@plt+0x4900>
  401920:	add	x0, x0, #0x280
  401924:	bl	4014d0 <bindtextdomain@plt>
  401928:	adrp	x0, 406000 <ferror@plt+0x4900>
  40192c:	add	x0, x0, #0x280
  401930:	bl	401590 <textdomain@plt>
  401934:	adrp	x0, 402000 <ferror@plt+0x900>
  401938:	add	x0, x0, #0x754
  40193c:	bl	406188 <ferror@plt+0x4a88>
  401940:	b	4019bc <ferror@plt+0x2bc>
  401944:	ldr	w0, [sp, #56]
  401948:	cmp	w0, #0x76
  40194c:	b.eq	40199c <ferror@plt+0x29c>  // b.none
  401950:	ldr	w0, [sp, #56]
  401954:	cmp	w0, #0x76
  401958:	b.gt	4019b4 <ferror@plt+0x2b4>
  40195c:	ldr	w0, [sp, #56]
  401960:	cmp	w0, #0x68
  401964:	b.eq	401990 <ferror@plt+0x290>  // b.none
  401968:	ldr	w0, [sp, #56]
  40196c:	cmp	w0, #0x68
  401970:	b.gt	4019b4 <ferror@plt+0x2b4>
  401974:	ldr	w0, [sp, #56]
  401978:	cmp	w0, #0x0
  40197c:	b.eq	4019bc <ferror@plt+0x2bc>  // b.none
  401980:	ldr	w0, [sp, #56]
  401984:	cmp	w0, #0x56
  401988:	b.eq	4019a8 <ferror@plt+0x2a8>  // b.none
  40198c:	b	4019b4 <ferror@plt+0x2b4>
  401990:	mov	w0, #0x1                   	// #1
  401994:	strb	w0, [sp, #62]
  401998:	b	4019bc <ferror@plt+0x2bc>
  40199c:	mov	w0, #0x1                   	// #1
  4019a0:	strb	w0, [sp, #63]
  4019a4:	b	4019bc <ferror@plt+0x2bc>
  4019a8:	mov	w0, #0x1                   	// #1
  4019ac:	strb	w0, [sp, #61]
  4019b0:	b	4019bc <ferror@plt+0x2bc>
  4019b4:	mov	w0, #0x1                   	// #1
  4019b8:	bl	401bf0 <ferror@plt+0x4f0>
  4019bc:	mov	x4, #0x0                   	// #0
  4019c0:	adrp	x0, 406000 <ferror@plt+0x4900>
  4019c4:	add	x3, x0, #0x1e0
  4019c8:	adrp	x0, 406000 <ferror@plt+0x4900>
  4019cc:	add	x2, x0, #0x290
  4019d0:	ldr	x1, [sp, #32]
  4019d4:	ldr	w0, [sp, #44]
  4019d8:	bl	4015a0 <getopt_long@plt>
  4019dc:	str	w0, [sp, #56]
  4019e0:	ldr	w0, [sp, #56]
  4019e4:	cmn	w0, #0x1
  4019e8:	b.ne	401944 <ferror@plt+0x244>  // b.any
  4019ec:	ldrb	w0, [sp, #61]
  4019f0:	cmp	w0, #0x0
  4019f4:	b.eq	401a80 <ferror@plt+0x380>  // b.none
  4019f8:	adrp	x0, 418000 <ferror@plt+0x16900>
  4019fc:	add	x0, x0, #0x250
  401a00:	ldr	x0, [x0]
  401a04:	bl	4015c0 <basename@plt>
  401a08:	mov	x1, x0
  401a0c:	adrp	x0, 406000 <ferror@plt+0x4900>
  401a10:	add	x3, x0, #0x298
  401a14:	adrp	x0, 406000 <ferror@plt+0x4900>
  401a18:	add	x2, x0, #0x280
  401a1c:	adrp	x0, 406000 <ferror@plt+0x4900>
  401a20:	add	x0, x0, #0x2a0
  401a24:	bl	401680 <printf@plt>
  401a28:	adrp	x0, 406000 <ferror@plt+0x4900>
  401a2c:	add	x0, x0, #0x2b0
  401a30:	bl	4016d0 <gettext@plt>
  401a34:	mov	x3, x0
  401a38:	adrp	x0, 406000 <ferror@plt+0x4900>
  401a3c:	add	x2, x0, #0x390
  401a40:	adrp	x0, 406000 <ferror@plt+0x4900>
  401a44:	add	x1, x0, #0x3b8
  401a48:	mov	x0, x3
  401a4c:	bl	401680 <printf@plt>
  401a50:	adrp	x0, 406000 <ferror@plt+0x4900>
  401a54:	add	x0, x0, #0x3c8
  401a58:	bl	4016d0 <gettext@plt>
  401a5c:	mov	x19, x0
  401a60:	adrp	x0, 406000 <ferror@plt+0x4900>
  401a64:	add	x0, x0, #0x3d8
  401a68:	bl	402f5c <ferror@plt+0x185c>
  401a6c:	mov	x1, x0
  401a70:	mov	x0, x19
  401a74:	bl	401680 <printf@plt>
  401a78:	mov	w0, #0x0                   	// #0
  401a7c:	bl	4013e0 <exit@plt>
  401a80:	ldrb	w0, [sp, #62]
  401a84:	cmp	w0, #0x0
  401a88:	b.eq	401a94 <ferror@plt+0x394>  // b.none
  401a8c:	mov	w0, #0x0                   	// #0
  401a90:	bl	401bf0 <ferror@plt+0x4f0>
  401a94:	adrp	x0, 418000 <ferror@plt+0x16900>
  401a98:	add	x0, x0, #0x1e8
  401a9c:	ldr	w0, [x0]
  401aa0:	ldr	w1, [sp, #44]
  401aa4:	sub	w0, w1, w0
  401aa8:	cmp	w0, #0x1
  401aac:	b.le	401acc <ferror@plt+0x3cc>
  401ab0:	adrp	x0, 406000 <ferror@plt+0x4900>
  401ab4:	add	x0, x0, #0x3e8
  401ab8:	bl	4016d0 <gettext@plt>
  401abc:	mov	x2, x0
  401ac0:	mov	w1, #0x0                   	// #0
  401ac4:	mov	w0, #0x1                   	// #1
  401ac8:	bl	4013f0 <error@plt>
  401acc:	ldrb	w0, [sp, #63]
  401ad0:	cmp	w0, #0x0
  401ad4:	b.eq	401b64 <ferror@plt+0x464>  // b.none
  401ad8:	adrp	x0, 418000 <ferror@plt+0x16900>
  401adc:	add	x0, x0, #0x1e8
  401ae0:	ldr	w0, [x0]
  401ae4:	ldr	w1, [sp, #44]
  401ae8:	sub	w0, w1, w0
  401aec:	cmp	w0, #0x0
  401af0:	b.eq	401b00 <ferror@plt+0x400>  // b.none
  401af4:	cmp	w0, #0x1
  401af8:	b.ne	401b1c <ferror@plt+0x41c>  // b.any
  401afc:	b	401b20 <ferror@plt+0x420>
  401b00:	adrp	x0, 406000 <ferror@plt+0x4900>
  401b04:	add	x0, x0, #0x400
  401b08:	bl	4016d0 <gettext@plt>
  401b0c:	mov	x2, x0
  401b10:	mov	w1, #0x0                   	// #0
  401b14:	mov	w0, #0x1                   	// #1
  401b18:	bl	4013f0 <error@plt>
  401b1c:	bl	401560 <abort@plt>
  401b20:	mov	w1, #0x0                   	// #0
  401b24:	mov	w0, #0x1                   	// #1
  401b28:	bl	402710 <ferror@plt+0x1010>
  401b2c:	adrp	x0, 418000 <ferror@plt+0x16900>
  401b30:	add	x0, x0, #0x1e8
  401b34:	ldr	w0, [x0]
  401b38:	add	w2, w0, #0x1
  401b3c:	adrp	x1, 418000 <ferror@plt+0x16900>
  401b40:	add	x1, x1, #0x1e8
  401b44:	str	w2, [x1]
  401b48:	sxtw	x0, w0
  401b4c:	lsl	x0, x0, #3
  401b50:	ldr	x1, [sp, #32]
  401b54:	add	x0, x1, x0
  401b58:	ldr	x0, [x0]
  401b5c:	bl	401f30 <ferror@plt+0x830>
  401b60:	b	401be8 <ferror@plt+0x4e8>
  401b64:	adrp	x0, 418000 <ferror@plt+0x16900>
  401b68:	add	x0, x0, #0x1e8
  401b6c:	ldr	w0, [x0]
  401b70:	ldr	w1, [sp, #44]
  401b74:	sub	w0, w1, w0
  401b78:	cmp	w0, #0x0
  401b7c:	b.eq	401bcc <ferror@plt+0x4cc>  // b.none
  401b80:	cmp	w0, #0x1
  401b84:	b.ne	401be0 <ferror@plt+0x4e0>  // b.any
  401b88:	adrp	x0, 418000 <ferror@plt+0x16900>
  401b8c:	add	x0, x0, #0x210
  401b90:	strb	wzr, [x0]
  401b94:	adrp	x0, 418000 <ferror@plt+0x16900>
  401b98:	add	x0, x0, #0x1e8
  401b9c:	ldr	w0, [x0]
  401ba0:	add	w2, w0, #0x1
  401ba4:	adrp	x1, 418000 <ferror@plt+0x16900>
  401ba8:	add	x1, x1, #0x1e8
  401bac:	str	w2, [x1]
  401bb0:	sxtw	x0, w0
  401bb4:	lsl	x0, x0, #3
  401bb8:	ldr	x1, [sp, #32]
  401bbc:	add	x0, x1, x0
  401bc0:	ldr	x0, [x0]
  401bc4:	bl	40220c <ferror@plt+0xb0c>
  401bc8:	b	401be4 <ferror@plt+0x4e4>
  401bcc:	adrp	x0, 418000 <ferror@plt+0x16900>
  401bd0:	add	x0, x0, #0x210
  401bd4:	mov	w1, #0x1                   	// #1
  401bd8:	strb	w1, [x0]
  401bdc:	b	401be4 <ferror@plt+0x4e4>
  401be0:	bl	401560 <abort@plt>
  401be4:	bl	402314 <ferror@plt+0xc14>
  401be8:	mov	w0, #0x0                   	// #0
  401bec:	bl	4013e0 <exit@plt>
  401bf0:	stp	x29, x30, [sp, #-48]!
  401bf4:	mov	x29, sp
  401bf8:	str	x19, [sp, #16]
  401bfc:	str	w0, [sp, #44]
  401c00:	ldr	w0, [sp, #44]
  401c04:	cmp	w0, #0x0
  401c08:	b.eq	401c44 <ferror@plt+0x544>  // b.none
  401c0c:	adrp	x0, 418000 <ferror@plt+0x16900>
  401c10:	add	x0, x0, #0x1e0
  401c14:	ldr	x19, [x0]
  401c18:	adrp	x0, 406000 <ferror@plt+0x4900>
  401c1c:	add	x0, x0, #0x418
  401c20:	bl	4016d0 <gettext@plt>
  401c24:	mov	x1, x0
  401c28:	adrp	x0, 418000 <ferror@plt+0x16900>
  401c2c:	add	x0, x0, #0x250
  401c30:	ldr	x0, [x0]
  401c34:	mov	x2, x0
  401c38:	mov	x0, x19
  401c3c:	bl	4016e0 <fprintf@plt>
  401c40:	b	401d44 <ferror@plt+0x644>
  401c44:	adrp	x0, 406000 <ferror@plt+0x4900>
  401c48:	add	x0, x0, #0x440
  401c4c:	bl	4016d0 <gettext@plt>
  401c50:	mov	x2, x0
  401c54:	adrp	x0, 418000 <ferror@plt+0x16900>
  401c58:	add	x0, x0, #0x250
  401c5c:	ldr	x0, [x0]
  401c60:	mov	x1, x0
  401c64:	mov	x0, x2
  401c68:	bl	401680 <printf@plt>
  401c6c:	mov	w0, #0xa                   	// #10
  401c70:	bl	4016c0 <putchar@plt>
  401c74:	adrp	x0, 406000 <ferror@plt+0x4900>
  401c78:	add	x0, x0, #0x468
  401c7c:	bl	4016d0 <gettext@plt>
  401c80:	bl	401680 <printf@plt>
  401c84:	mov	w0, #0xa                   	// #10
  401c88:	bl	4016c0 <putchar@plt>
  401c8c:	adrp	x0, 406000 <ferror@plt+0x4900>
  401c90:	add	x0, x0, #0x4a0
  401c94:	bl	4016d0 <gettext@plt>
  401c98:	bl	401680 <printf@plt>
  401c9c:	adrp	x0, 406000 <ferror@plt+0x4900>
  401ca0:	add	x0, x0, #0x4b8
  401ca4:	bl	4016d0 <gettext@plt>
  401ca8:	bl	401680 <printf@plt>
  401cac:	mov	w0, #0xa                   	// #10
  401cb0:	bl	4016c0 <putchar@plt>
  401cb4:	adrp	x0, 406000 <ferror@plt+0x4900>
  401cb8:	add	x0, x0, #0x508
  401cbc:	bl	4016d0 <gettext@plt>
  401cc0:	bl	401680 <printf@plt>
  401cc4:	adrp	x0, 406000 <ferror@plt+0x4900>
  401cc8:	add	x0, x0, #0x520
  401ccc:	bl	4016d0 <gettext@plt>
  401cd0:	bl	401680 <printf@plt>
  401cd4:	adrp	x0, 406000 <ferror@plt+0x4900>
  401cd8:	add	x0, x0, #0x560
  401cdc:	bl	4016d0 <gettext@plt>
  401ce0:	bl	401680 <printf@plt>
  401ce4:	mov	w0, #0xa                   	// #10
  401ce8:	bl	4016c0 <putchar@plt>
  401cec:	adrp	x0, 406000 <ferror@plt+0x4900>
  401cf0:	add	x0, x0, #0x5a8
  401cf4:	bl	4016d0 <gettext@plt>
  401cf8:	bl	401680 <printf@plt>
  401cfc:	mov	w0, #0xa                   	// #10
  401d00:	bl	4016c0 <putchar@plt>
  401d04:	adrp	x0, 406000 <ferror@plt+0x4900>
  401d08:	add	x0, x0, #0x740
  401d0c:	bl	4016d0 <gettext@plt>
  401d10:	bl	401680 <printf@plt>
  401d14:	mov	w0, #0xa                   	// #10
  401d18:	bl	4016c0 <putchar@plt>
  401d1c:	adrp	x0, 406000 <ferror@plt+0x4900>
  401d20:	add	x0, x0, #0x7e0
  401d24:	bl	4016d0 <gettext@plt>
  401d28:	mov	x3, x0
  401d2c:	adrp	x0, 406000 <ferror@plt+0x4900>
  401d30:	add	x2, x0, #0x820
  401d34:	adrp	x0, 406000 <ferror@plt+0x4900>
  401d38:	add	x1, x0, #0x838
  401d3c:	mov	x0, x3
  401d40:	bl	401680 <printf@plt>
  401d44:	ldr	w0, [sp, #44]
  401d48:	bl	4013e0 <exit@plt>
  401d4c:	stp	x29, x30, [sp, #-64]!
  401d50:	mov	x29, sp
  401d54:	str	x0, [sp, #24]
  401d58:	str	x1, [sp, #16]
  401d5c:	b	401ecc <ferror@plt+0x7cc>
  401d60:	ldr	x0, [sp, #24]
  401d64:	add	x1, x0, #0x1
  401d68:	str	x1, [sp, #24]
  401d6c:	ldrb	w0, [x0]
  401d70:	cmp	w0, #0x24
  401d74:	b.ne	401ecc <ferror@plt+0x7cc>  // b.any
  401d78:	ldr	x0, [sp, #24]
  401d7c:	ldrb	w0, [x0]
  401d80:	cmp	w0, #0x7b
  401d84:	b.ne	401d94 <ferror@plt+0x694>  // b.any
  401d88:	ldr	x0, [sp, #24]
  401d8c:	add	x0, x0, #0x1
  401d90:	str	x0, [sp, #24]
  401d94:	ldr	x0, [sp, #24]
  401d98:	str	x0, [sp, #48]
  401d9c:	ldr	x0, [sp, #24]
  401da0:	ldrb	w0, [x0]
  401da4:	strb	w0, [sp, #47]
  401da8:	ldrb	w0, [sp, #47]
  401dac:	cmp	w0, #0x40
  401db0:	b.ls	401dc0 <ferror@plt+0x6c0>  // b.plast
  401db4:	ldrb	w0, [sp, #47]
  401db8:	cmp	w0, #0x5a
  401dbc:	b.ls	401de4 <ferror@plt+0x6e4>  // b.plast
  401dc0:	ldrb	w0, [sp, #47]
  401dc4:	cmp	w0, #0x60
  401dc8:	b.ls	401dd8 <ferror@plt+0x6d8>  // b.plast
  401dcc:	ldrb	w0, [sp, #47]
  401dd0:	cmp	w0, #0x7a
  401dd4:	b.ls	401de4 <ferror@plt+0x6e4>  // b.plast
  401dd8:	ldrb	w0, [sp, #47]
  401ddc:	cmp	w0, #0x5f
  401de0:	b.ne	401ecc <ferror@plt+0x7cc>  // b.any
  401de4:	ldr	x0, [sp, #24]
  401de8:	add	x0, x0, #0x1
  401dec:	str	x0, [sp, #24]
  401df0:	ldr	x0, [sp, #24]
  401df4:	ldrb	w0, [x0]
  401df8:	strb	w0, [sp, #47]
  401dfc:	ldrb	w0, [sp, #47]
  401e00:	cmp	w0, #0x40
  401e04:	b.ls	401e14 <ferror@plt+0x714>  // b.plast
  401e08:	ldrb	w0, [sp, #47]
  401e0c:	cmp	w0, #0x5a
  401e10:	b.ls	401de4 <ferror@plt+0x6e4>  // b.plast
  401e14:	ldrb	w0, [sp, #47]
  401e18:	cmp	w0, #0x60
  401e1c:	b.ls	401e2c <ferror@plt+0x72c>  // b.plast
  401e20:	ldrb	w0, [sp, #47]
  401e24:	cmp	w0, #0x7a
  401e28:	b.ls	401de4 <ferror@plt+0x6e4>  // b.plast
  401e2c:	ldrb	w0, [sp, #47]
  401e30:	cmp	w0, #0x2f
  401e34:	b.ls	401e44 <ferror@plt+0x744>  // b.plast
  401e38:	ldrb	w0, [sp, #47]
  401e3c:	cmp	w0, #0x39
  401e40:	b.ls	401de4 <ferror@plt+0x6e4>  // b.plast
  401e44:	ldrb	w0, [sp, #47]
  401e48:	cmp	w0, #0x5f
  401e4c:	b.eq	401de4 <ferror@plt+0x6e4>  // b.none
  401e50:	ldr	x0, [sp, #24]
  401e54:	str	x0, [sp, #32]
  401e58:	ldr	x0, [sp, #48]
  401e5c:	sub	x0, x0, #0x1
  401e60:	ldrb	w0, [x0]
  401e64:	cmp	w0, #0x7b
  401e68:	b.ne	401e9c <ferror@plt+0x79c>  // b.any
  401e6c:	ldr	x0, [sp, #24]
  401e70:	ldrb	w0, [x0]
  401e74:	cmp	w0, #0x7d
  401e78:	b.ne	401e94 <ferror@plt+0x794>  // b.any
  401e7c:	ldr	x0, [sp, #24]
  401e80:	add	x0, x0, #0x1
  401e84:	str	x0, [sp, #24]
  401e88:	mov	w0, #0x1                   	// #1
  401e8c:	strb	w0, [sp, #63]
  401e90:	b	401ea4 <ferror@plt+0x7a4>
  401e94:	strb	wzr, [sp, #63]
  401e98:	b	401ea4 <ferror@plt+0x7a4>
  401e9c:	mov	w0, #0x1                   	// #1
  401ea0:	strb	w0, [sp, #63]
  401ea4:	ldrb	w0, [sp, #63]
  401ea8:	cmp	w0, #0x0
  401eac:	b.eq	401ecc <ferror@plt+0x7cc>  // b.none
  401eb0:	ldr	x1, [sp, #32]
  401eb4:	ldr	x0, [sp, #48]
  401eb8:	sub	x0, x1, x0
  401ebc:	ldr	x2, [sp, #16]
  401ec0:	mov	x1, x0
  401ec4:	ldr	x0, [sp, #48]
  401ec8:	blr	x2
  401ecc:	ldr	x0, [sp, #24]
  401ed0:	ldrb	w0, [x0]
  401ed4:	cmp	w0, #0x0
  401ed8:	b.ne	401d60 <ferror@plt+0x660>  // b.any
  401edc:	nop
  401ee0:	nop
  401ee4:	ldp	x29, x30, [sp], #64
  401ee8:	ret
  401eec:	stp	x29, x30, [sp, #-32]!
  401ef0:	mov	x29, sp
  401ef4:	str	x0, [sp, #24]
  401ef8:	str	x1, [sp, #16]
  401efc:	adrp	x0, 418000 <ferror@plt+0x16900>
  401f00:	add	x0, x0, #0x1f0
  401f04:	ldr	x0, [x0]
  401f08:	mov	x3, x0
  401f0c:	mov	x2, #0x1                   	// #1
  401f10:	ldr	x1, [sp, #16]
  401f14:	ldr	x0, [sp, #24]
  401f18:	bl	401630 <fwrite@plt>
  401f1c:	mov	w0, #0xa                   	// #10
  401f20:	bl	4016c0 <putchar@plt>
  401f24:	nop
  401f28:	ldp	x29, x30, [sp], #32
  401f2c:	ret
  401f30:	stp	x29, x30, [sp, #-32]!
  401f34:	mov	x29, sp
  401f38:	str	x0, [sp, #24]
  401f3c:	adrp	x0, 401000 <mbrtowc@plt-0x390>
  401f40:	add	x1, x0, #0xeec
  401f44:	ldr	x0, [sp, #24]
  401f48:	bl	401d4c <ferror@plt+0x64c>
  401f4c:	nop
  401f50:	ldp	x29, x30, [sp], #32
  401f54:	ret
  401f58:	sub	sp, sp, #0x10
  401f5c:	str	x0, [sp, #8]
  401f60:	ldr	x0, [sp, #8]
  401f64:	str	xzr, [x0]
  401f68:	ldr	x0, [sp, #8]
  401f6c:	str	xzr, [x0, #8]
  401f70:	ldr	x0, [sp, #8]
  401f74:	str	xzr, [x0, #16]
  401f78:	nop
  401f7c:	add	sp, sp, #0x10
  401f80:	ret
  401f84:	stp	x29, x30, [sp, #-48]!
  401f88:	mov	x29, sp
  401f8c:	str	x0, [sp, #24]
  401f90:	str	x1, [sp, #16]
  401f94:	ldr	x0, [sp, #24]
  401f98:	ldr	x1, [x0, #8]
  401f9c:	ldr	x0, [sp, #24]
  401fa0:	ldr	x0, [x0, #16]
  401fa4:	cmp	x1, x0
  401fa8:	b.cc	401ff0 <ferror@plt+0x8f0>  // b.lo, b.ul, b.last
  401fac:	ldr	x0, [sp, #24]
  401fb0:	ldr	x0, [x0, #16]
  401fb4:	add	x0, x0, #0x2
  401fb8:	lsl	x1, x0, #1
  401fbc:	ldr	x0, [sp, #24]
  401fc0:	str	x1, [x0, #16]
  401fc4:	ldr	x0, [sp, #24]
  401fc8:	ldr	x0, [x0, #16]
  401fcc:	lsl	x0, x0, #3
  401fd0:	str	x0, [sp, #40]
  401fd4:	ldr	x0, [sp, #24]
  401fd8:	ldr	x0, [x0]
  401fdc:	ldr	x1, [sp, #40]
  401fe0:	bl	403804 <ferror@plt+0x2104>
  401fe4:	mov	x1, x0
  401fe8:	ldr	x0, [sp, #24]
  401fec:	str	x1, [x0]
  401ff0:	ldr	x0, [sp, #24]
  401ff4:	ldr	x1, [x0]
  401ff8:	ldr	x0, [sp, #24]
  401ffc:	ldr	x0, [x0, #8]
  402000:	add	x3, x0, #0x1
  402004:	ldr	x2, [sp, #24]
  402008:	str	x3, [x2, #8]
  40200c:	lsl	x0, x0, #3
  402010:	add	x0, x1, x0
  402014:	ldr	x1, [sp, #16]
  402018:	str	x1, [x0]
  40201c:	nop
  402020:	ldp	x29, x30, [sp], #48
  402024:	ret
  402028:	stp	x29, x30, [sp, #-48]!
  40202c:	mov	x29, sp
  402030:	str	x0, [sp, #24]
  402034:	str	x1, [sp, #16]
  402038:	ldr	x0, [sp, #24]
  40203c:	ldr	x0, [x0]
  402040:	str	x0, [sp, #40]
  402044:	ldr	x0, [sp, #16]
  402048:	ldr	x0, [x0]
  40204c:	str	x0, [sp, #32]
  402050:	ldr	x1, [sp, #32]
  402054:	ldr	x0, [sp, #40]
  402058:	bl	4015b0 <strcmp@plt>
  40205c:	ldp	x29, x30, [sp], #48
  402060:	ret
  402064:	stp	x29, x30, [sp, #-32]!
  402068:	mov	x29, sp
  40206c:	str	x0, [sp, #24]
  402070:	ldr	x0, [sp, #24]
  402074:	ldr	x0, [x0, #8]
  402078:	cmp	x0, #0x0
  40207c:	b.eq	4020a4 <ferror@plt+0x9a4>  // b.none
  402080:	ldr	x0, [sp, #24]
  402084:	ldr	x4, [x0]
  402088:	ldr	x0, [sp, #24]
  40208c:	ldr	x1, [x0, #8]
  402090:	adrp	x0, 402000 <ferror@plt+0x900>
  402094:	add	x3, x0, #0x28
  402098:	mov	x2, #0x8                   	// #8
  40209c:	mov	x0, x4
  4020a0:	bl	401460 <qsort@plt>
  4020a4:	nop
  4020a8:	ldp	x29, x30, [sp], #32
  4020ac:	ret
  4020b0:	stp	x29, x30, [sp, #-64]!
  4020b4:	mov	x29, sp
  4020b8:	str	x0, [sp, #24]
  4020bc:	str	x1, [sp, #16]
  4020c0:	str	xzr, [sp, #56]
  4020c4:	ldr	x0, [sp, #24]
  4020c8:	ldr	x0, [x0, #8]
  4020cc:	str	x0, [sp, #48]
  4020d0:	ldr	x0, [sp, #48]
  4020d4:	cmp	x0, #0x0
  4020d8:	b.eq	4021a4 <ferror@plt+0xaa4>  // b.none
  4020dc:	b	402150 <ferror@plt+0xa50>
  4020e0:	ldr	x1, [sp, #56]
  4020e4:	ldr	x0, [sp, #48]
  4020e8:	add	x0, x1, x0
  4020ec:	lsr	x0, x0, #1
  4020f0:	str	x0, [sp, #40]
  4020f4:	ldr	x0, [sp, #24]
  4020f8:	ldr	x1, [x0]
  4020fc:	ldr	x0, [sp, #40]
  402100:	lsl	x0, x0, #3
  402104:	add	x0, x1, x0
  402108:	ldr	x0, [x0]
  40210c:	ldr	x1, [sp, #16]
  402110:	bl	4015b0 <strcmp@plt>
  402114:	str	w0, [sp, #36]
  402118:	ldr	w0, [sp, #36]
  40211c:	cmp	w0, #0x0
  402120:	b.le	402130 <ferror@plt+0xa30>
  402124:	ldr	x0, [sp, #40]
  402128:	str	x0, [sp, #48]
  40212c:	b	402150 <ferror@plt+0xa50>
  402130:	ldr	w0, [sp, #36]
  402134:	cmp	w0, #0x0
  402138:	b.ne	402144 <ferror@plt+0xa44>  // b.any
  40213c:	mov	w0, #0x1                   	// #1
  402140:	b	4021a8 <ferror@plt+0xaa8>
  402144:	ldr	x0, [sp, #40]
  402148:	add	x0, x0, #0x1
  40214c:	str	x0, [sp, #56]
  402150:	ldr	x1, [sp, #48]
  402154:	ldr	x0, [sp, #56]
  402158:	sub	x0, x1, x0
  40215c:	cmp	x0, #0x1
  402160:	b.hi	4020e0 <ferror@plt+0x9e0>  // b.pmore
  402164:	ldr	x1, [sp, #48]
  402168:	ldr	x0, [sp, #56]
  40216c:	cmp	x1, x0
  402170:	b.ls	4021a4 <ferror@plt+0xaa4>  // b.plast
  402174:	ldr	x0, [sp, #24]
  402178:	ldr	x1, [x0]
  40217c:	ldr	x0, [sp, #56]
  402180:	lsl	x0, x0, #3
  402184:	add	x0, x1, x0
  402188:	ldr	x0, [x0]
  40218c:	ldr	x1, [sp, #16]
  402190:	bl	4015b0 <strcmp@plt>
  402194:	cmp	w0, #0x0
  402198:	b.ne	4021a4 <ferror@plt+0xaa4>  // b.any
  40219c:	mov	w0, #0x1                   	// #1
  4021a0:	b	4021a8 <ferror@plt+0xaa8>
  4021a4:	mov	w0, #0x0                   	// #0
  4021a8:	ldp	x29, x30, [sp], #64
  4021ac:	ret
  4021b0:	stp	x29, x30, [sp, #-48]!
  4021b4:	mov	x29, sp
  4021b8:	str	x0, [sp, #24]
  4021bc:	str	x1, [sp, #16]
  4021c0:	ldr	x0, [sp, #16]
  4021c4:	add	x0, x0, #0x1
  4021c8:	bl	4036d4 <ferror@plt+0x1fd4>
  4021cc:	str	x0, [sp, #40]
  4021d0:	ldr	x2, [sp, #16]
  4021d4:	ldr	x1, [sp, #24]
  4021d8:	ldr	x0, [sp, #40]
  4021dc:	bl	4013a0 <memcpy@plt>
  4021e0:	ldr	x1, [sp, #40]
  4021e4:	ldr	x0, [sp, #16]
  4021e8:	add	x0, x1, x0
  4021ec:	strb	wzr, [x0]
  4021f0:	ldr	x1, [sp, #40]
  4021f4:	adrp	x0, 418000 <ferror@plt+0x16900>
  4021f8:	add	x0, x0, #0x218
  4021fc:	bl	401f84 <ferror@plt+0x884>
  402200:	nop
  402204:	ldp	x29, x30, [sp], #48
  402208:	ret
  40220c:	stp	x29, x30, [sp, #-32]!
  402210:	mov	x29, sp
  402214:	str	x0, [sp, #24]
  402218:	adrp	x0, 418000 <ferror@plt+0x16900>
  40221c:	add	x0, x0, #0x218
  402220:	bl	401f58 <ferror@plt+0x858>
  402224:	adrp	x0, 402000 <ferror@plt+0x900>
  402228:	add	x1, x0, #0x1b0
  40222c:	ldr	x0, [sp, #24]
  402230:	bl	401d4c <ferror@plt+0x64c>
  402234:	adrp	x0, 418000 <ferror@plt+0x16900>
  402238:	add	x0, x0, #0x218
  40223c:	bl	402064 <ferror@plt+0x964>
  402240:	nop
  402244:	ldp	x29, x30, [sp], #32
  402248:	ret
  40224c:	stp	x29, x30, [sp, #-48]!
  402250:	mov	x29, sp
  402254:	stp	x19, x20, [sp, #16]
  402258:	adrp	x0, 418000 <ferror@plt+0x16900>
  40225c:	add	x0, x0, #0x1f8
  402260:	ldr	x0, [x0]
  402264:	bl	401520 <getc@plt>
  402268:	str	w0, [sp, #44]
  40226c:	ldr	w0, [sp, #44]
  402270:	cmn	w0, #0x1
  402274:	b.ne	4022c8 <ferror@plt+0xbc8>  // b.any
  402278:	adrp	x0, 418000 <ferror@plt+0x16900>
  40227c:	add	x0, x0, #0x1f8
  402280:	ldr	x0, [x0]
  402284:	bl	401700 <ferror@plt>
  402288:	cmp	w0, #0x0
  40228c:	b.eq	4022c8 <ferror@plt+0xbc8>  // b.none
  402290:	bl	4016a0 <__errno_location@plt>
  402294:	ldr	w19, [x0]
  402298:	adrp	x0, 406000 <ferror@plt+0x4900>
  40229c:	add	x0, x0, #0x868
  4022a0:	bl	4016d0 <gettext@plt>
  4022a4:	mov	x20, x0
  4022a8:	adrp	x0, 406000 <ferror@plt+0x4900>
  4022ac:	add	x0, x0, #0x888
  4022b0:	bl	4016d0 <gettext@plt>
  4022b4:	mov	x3, x0
  4022b8:	mov	x2, x20
  4022bc:	mov	w1, w19
  4022c0:	mov	w0, #0x1                   	// #1
  4022c4:	bl	4013f0 <error@plt>
  4022c8:	ldr	w0, [sp, #44]
  4022cc:	ldp	x19, x20, [sp, #16]
  4022d0:	ldp	x29, x30, [sp], #48
  4022d4:	ret
  4022d8:	stp	x29, x30, [sp, #-32]!
  4022dc:	mov	x29, sp
  4022e0:	str	w0, [sp, #28]
  4022e4:	ldr	w0, [sp, #28]
  4022e8:	cmn	w0, #0x1
  4022ec:	b.eq	402308 <ferror@plt+0xc08>  // b.none
  4022f0:	adrp	x0, 418000 <ferror@plt+0x16900>
  4022f4:	add	x0, x0, #0x1f8
  4022f8:	ldr	x0, [x0]
  4022fc:	mov	x1, x0
  402300:	ldr	w0, [sp, #28]
  402304:	bl	401600 <ungetc@plt>
  402308:	nop
  40230c:	ldp	x29, x30, [sp], #32
  402310:	ret
  402314:	stp	x29, x30, [sp, #-32]!
  402318:	mov	x29, sp
  40231c:	bl	40224c <ferror@plt+0xb4c>
  402320:	str	w0, [sp, #28]
  402324:	ldr	w0, [sp, #28]
  402328:	cmn	w0, #0x1
  40232c:	b.eq	4026d4 <ferror@plt+0xfd4>  // b.none
  402330:	ldr	w0, [sp, #28]
  402334:	cmp	w0, #0x24
  402338:	b.ne	4026c0 <ferror@plt+0xfc0>  // b.any
  40233c:	strb	wzr, [sp, #27]
  402340:	strb	wzr, [sp, #26]
  402344:	bl	40224c <ferror@plt+0xb4c>
  402348:	str	w0, [sp, #28]
  40234c:	ldr	w0, [sp, #28]
  402350:	cmp	w0, #0x7b
  402354:	b.ne	402368 <ferror@plt+0xc68>  // b.any
  402358:	mov	w0, #0x1                   	// #1
  40235c:	strb	w0, [sp, #27]
  402360:	bl	40224c <ferror@plt+0xb4c>
  402364:	str	w0, [sp, #28]
  402368:	ldr	w0, [sp, #28]
  40236c:	cmp	w0, #0x40
  402370:	b.le	402380 <ferror@plt+0xc80>
  402374:	ldr	w0, [sp, #28]
  402378:	cmp	w0, #0x5a
  40237c:	b.le	4023a4 <ferror@plt+0xca4>
  402380:	ldr	w0, [sp, #28]
  402384:	cmp	w0, #0x60
  402388:	b.le	402398 <ferror@plt+0xc98>
  40238c:	ldr	w0, [sp, #28]
  402390:	cmp	w0, #0x7a
  402394:	b.le	4023a4 <ferror@plt+0xca4>
  402398:	ldr	w0, [sp, #28]
  40239c:	cmp	w0, #0x5f
  4023a0:	b.ne	402698 <ferror@plt+0xf98>  // b.any
  4023a4:	adrp	x0, 418000 <ferror@plt+0x16900>
  4023a8:	add	x0, x0, #0x230
  4023ac:	str	xzr, [x0]
  4023b0:	adrp	x0, 418000 <ferror@plt+0x16900>
  4023b4:	add	x0, x0, #0x230
  4023b8:	ldr	x1, [x0]
  4023bc:	adrp	x0, 418000 <ferror@plt+0x16900>
  4023c0:	add	x0, x0, #0x238
  4023c4:	ldr	x0, [x0]
  4023c8:	cmp	x1, x0
  4023cc:	b.cc	402424 <ferror@plt+0xd24>  // b.lo, b.ul, b.last
  4023d0:	adrp	x0, 418000 <ferror@plt+0x16900>
  4023d4:	add	x0, x0, #0x238
  4023d8:	ldr	x0, [x0]
  4023dc:	add	x0, x0, #0x5
  4023e0:	lsl	x1, x0, #1
  4023e4:	adrp	x0, 418000 <ferror@plt+0x16900>
  4023e8:	add	x0, x0, #0x238
  4023ec:	str	x1, [x0]
  4023f0:	adrp	x0, 418000 <ferror@plt+0x16900>
  4023f4:	add	x0, x0, #0x240
  4023f8:	ldr	x2, [x0]
  4023fc:	adrp	x0, 418000 <ferror@plt+0x16900>
  402400:	add	x0, x0, #0x238
  402404:	ldr	x0, [x0]
  402408:	mov	x1, x0
  40240c:	mov	x0, x2
  402410:	bl	403804 <ferror@plt+0x2104>
  402414:	mov	x1, x0
  402418:	adrp	x0, 418000 <ferror@plt+0x16900>
  40241c:	add	x0, x0, #0x240
  402420:	str	x1, [x0]
  402424:	adrp	x0, 418000 <ferror@plt+0x16900>
  402428:	add	x0, x0, #0x240
  40242c:	ldr	x1, [x0]
  402430:	adrp	x0, 418000 <ferror@plt+0x16900>
  402434:	add	x0, x0, #0x230
  402438:	ldr	x0, [x0]
  40243c:	add	x3, x0, #0x1
  402440:	adrp	x2, 418000 <ferror@plt+0x16900>
  402444:	add	x2, x2, #0x230
  402448:	str	x3, [x2]
  40244c:	add	x0, x1, x0
  402450:	ldr	w1, [sp, #28]
  402454:	and	w1, w1, #0xff
  402458:	strb	w1, [x0]
  40245c:	bl	40224c <ferror@plt+0xb4c>
  402460:	str	w0, [sp, #28]
  402464:	ldr	w0, [sp, #28]
  402468:	cmp	w0, #0x40
  40246c:	b.le	40247c <ferror@plt+0xd7c>
  402470:	ldr	w0, [sp, #28]
  402474:	cmp	w0, #0x5a
  402478:	b.le	4023b0 <ferror@plt+0xcb0>
  40247c:	ldr	w0, [sp, #28]
  402480:	cmp	w0, #0x60
  402484:	b.le	402494 <ferror@plt+0xd94>
  402488:	ldr	w0, [sp, #28]
  40248c:	cmp	w0, #0x7a
  402490:	b.le	4023b0 <ferror@plt+0xcb0>
  402494:	ldr	w0, [sp, #28]
  402498:	cmp	w0, #0x2f
  40249c:	b.le	4024ac <ferror@plt+0xdac>
  4024a0:	ldr	w0, [sp, #28]
  4024a4:	cmp	w0, #0x39
  4024a8:	b.le	4023b0 <ferror@plt+0xcb0>
  4024ac:	ldr	w0, [sp, #28]
  4024b0:	cmp	w0, #0x5f
  4024b4:	b.eq	4023b0 <ferror@plt+0xcb0>  // b.none
  4024b8:	ldrb	w0, [sp, #27]
  4024bc:	cmp	w0, #0x0
  4024c0:	b.eq	4024f4 <ferror@plt+0xdf4>  // b.none
  4024c4:	ldr	w0, [sp, #28]
  4024c8:	cmp	w0, #0x7d
  4024cc:	b.ne	4024e4 <ferror@plt+0xde4>  // b.any
  4024d0:	mov	w0, #0x1                   	// #1
  4024d4:	strb	w0, [sp, #26]
  4024d8:	mov	w0, #0x1                   	// #1
  4024dc:	strb	w0, [sp, #25]
  4024e0:	b	402504 <ferror@plt+0xe04>
  4024e4:	strb	wzr, [sp, #25]
  4024e8:	ldr	w0, [sp, #28]
  4024ec:	bl	4022d8 <ferror@plt+0xbd8>
  4024f0:	b	402504 <ferror@plt+0xe04>
  4024f4:	mov	w0, #0x1                   	// #1
  4024f8:	strb	w0, [sp, #25]
  4024fc:	ldr	w0, [sp, #28]
  402500:	bl	4022d8 <ferror@plt+0xbd8>
  402504:	ldrb	w0, [sp, #25]
  402508:	cmp	w0, #0x0
  40250c:	b.eq	4025e8 <ferror@plt+0xee8>  // b.none
  402510:	adrp	x0, 418000 <ferror@plt+0x16900>
  402514:	add	x0, x0, #0x230
  402518:	ldr	x1, [x0]
  40251c:	adrp	x0, 418000 <ferror@plt+0x16900>
  402520:	add	x0, x0, #0x238
  402524:	ldr	x0, [x0]
  402528:	cmp	x1, x0
  40252c:	b.cc	402584 <ferror@plt+0xe84>  // b.lo, b.ul, b.last
  402530:	adrp	x0, 418000 <ferror@plt+0x16900>
  402534:	add	x0, x0, #0x238
  402538:	ldr	x0, [x0]
  40253c:	add	x0, x0, #0x5
  402540:	lsl	x1, x0, #1
  402544:	adrp	x0, 418000 <ferror@plt+0x16900>
  402548:	add	x0, x0, #0x238
  40254c:	str	x1, [x0]
  402550:	adrp	x0, 418000 <ferror@plt+0x16900>
  402554:	add	x0, x0, #0x240
  402558:	ldr	x2, [x0]
  40255c:	adrp	x0, 418000 <ferror@plt+0x16900>
  402560:	add	x0, x0, #0x238
  402564:	ldr	x0, [x0]
  402568:	mov	x1, x0
  40256c:	mov	x0, x2
  402570:	bl	403804 <ferror@plt+0x2104>
  402574:	mov	x1, x0
  402578:	adrp	x0, 418000 <ferror@plt+0x16900>
  40257c:	add	x0, x0, #0x240
  402580:	str	x1, [x0]
  402584:	adrp	x0, 418000 <ferror@plt+0x16900>
  402588:	add	x0, x0, #0x240
  40258c:	ldr	x1, [x0]
  402590:	adrp	x0, 418000 <ferror@plt+0x16900>
  402594:	add	x0, x0, #0x230
  402598:	ldr	x0, [x0]
  40259c:	add	x0, x1, x0
  4025a0:	strb	wzr, [x0]
  4025a4:	adrp	x0, 418000 <ferror@plt+0x16900>
  4025a8:	add	x0, x0, #0x210
  4025ac:	ldrb	w0, [x0]
  4025b0:	eor	w0, w0, #0x1
  4025b4:	and	w0, w0, #0xff
  4025b8:	cmp	w0, #0x0
  4025bc:	b.eq	4025e8 <ferror@plt+0xee8>  // b.none
  4025c0:	adrp	x0, 418000 <ferror@plt+0x16900>
  4025c4:	add	x0, x0, #0x240
  4025c8:	ldr	x0, [x0]
  4025cc:	mov	x1, x0
  4025d0:	adrp	x0, 418000 <ferror@plt+0x16900>
  4025d4:	add	x0, x0, #0x218
  4025d8:	bl	4020b0 <ferror@plt+0x9b0>
  4025dc:	cmp	w0, #0x0
  4025e0:	b.ne	4025e8 <ferror@plt+0xee8>  // b.any
  4025e4:	strb	wzr, [sp, #25]
  4025e8:	ldrb	w0, [sp, #25]
  4025ec:	cmp	w0, #0x0
  4025f0:	b.eq	402630 <ferror@plt+0xf30>  // b.none
  4025f4:	adrp	x0, 418000 <ferror@plt+0x16900>
  4025f8:	add	x0, x0, #0x240
  4025fc:	ldr	x0, [x0]
  402600:	bl	4016b0 <getenv@plt>
  402604:	str	x0, [sp, #16]
  402608:	ldr	x0, [sp, #16]
  40260c:	cmp	x0, #0x0
  402610:	b.eq	4026cc <ferror@plt+0xfcc>  // b.none
  402614:	adrp	x0, 418000 <ferror@plt+0x16900>
  402618:	add	x0, x0, #0x1f0
  40261c:	ldr	x0, [x0]
  402620:	mov	x1, x0
  402624:	ldr	x0, [sp, #16]
  402628:	bl	4013d0 <fputs@plt>
  40262c:	b	4026cc <ferror@plt+0xfcc>
  402630:	mov	w0, #0x24                  	// #36
  402634:	bl	4016c0 <putchar@plt>
  402638:	ldrb	w0, [sp, #27]
  40263c:	cmp	w0, #0x0
  402640:	b.eq	40264c <ferror@plt+0xf4c>  // b.none
  402644:	mov	w0, #0x7b                  	// #123
  402648:	bl	4016c0 <putchar@plt>
  40264c:	adrp	x0, 418000 <ferror@plt+0x16900>
  402650:	add	x0, x0, #0x240
  402654:	ldr	x4, [x0]
  402658:	adrp	x0, 418000 <ferror@plt+0x16900>
  40265c:	add	x0, x0, #0x230
  402660:	ldr	x1, [x0]
  402664:	adrp	x0, 418000 <ferror@plt+0x16900>
  402668:	add	x0, x0, #0x1f0
  40266c:	ldr	x0, [x0]
  402670:	mov	x3, x0
  402674:	mov	x2, #0x1                   	// #1
  402678:	mov	x0, x4
  40267c:	bl	401630 <fwrite@plt>
  402680:	ldrb	w0, [sp, #26]
  402684:	cmp	w0, #0x0
  402688:	b.eq	4026cc <ferror@plt+0xfcc>  // b.none
  40268c:	mov	w0, #0x7d                  	// #125
  402690:	bl	4016c0 <putchar@plt>
  402694:	b	4026cc <ferror@plt+0xfcc>
  402698:	ldr	w0, [sp, #28]
  40269c:	bl	4022d8 <ferror@plt+0xbd8>
  4026a0:	mov	w0, #0x24                  	// #36
  4026a4:	bl	4016c0 <putchar@plt>
  4026a8:	ldrb	w0, [sp, #27]
  4026ac:	cmp	w0, #0x0
  4026b0:	b.eq	40231c <ferror@plt+0xc1c>  // b.none
  4026b4:	mov	w0, #0x7b                  	// #123
  4026b8:	bl	4016c0 <putchar@plt>
  4026bc:	b	40231c <ferror@plt+0xc1c>
  4026c0:	ldr	w0, [sp, #28]
  4026c4:	bl	4016c0 <putchar@plt>
  4026c8:	b	40231c <ferror@plt+0xc1c>
  4026cc:	nop
  4026d0:	b	40231c <ferror@plt+0xc1c>
  4026d4:	nop
  4026d8:	nop
  4026dc:	ldp	x29, x30, [sp], #32
  4026e0:	ret
  4026e4:	sub	sp, sp, #0x10
  4026e8:	str	w0, [sp, #12]
  4026ec:	str	w1, [sp, #8]
  4026f0:	mov	w0, #0x0                   	// #0
  4026f4:	add	sp, sp, #0x10
  4026f8:	ret
  4026fc:	sub	sp, sp, #0x10
  402700:	str	w0, [sp, #12]
  402704:	mov	w0, #0x0                   	// #0
  402708:	add	sp, sp, #0x10
  40270c:	ret
  402710:	stp	x29, x30, [sp, #-48]!
  402714:	mov	x29, sp
  402718:	str	w0, [sp, #28]
  40271c:	str	w1, [sp, #24]
  402720:	ldr	w0, [sp, #28]
  402724:	bl	4026fc <ferror@plt+0xffc>
  402728:	str	w0, [sp, #44]
  40272c:	ldr	w0, [sp, #44]
  402730:	cmp	w0, #0x0
  402734:	b.ne	402748 <ferror@plt+0x1048>  // b.any
  402738:	ldr	w1, [sp, #24]
  40273c:	ldr	w0, [sp, #28]
  402740:	bl	4026e4 <ferror@plt+0xfe4>
  402744:	b	40274c <ferror@plt+0x104c>
  402748:	ldr	w0, [sp, #44]
  40274c:	ldp	x29, x30, [sp], #48
  402750:	ret
  402754:	stp	x29, x30, [sp, #-32]!
  402758:	mov	x29, sp
  40275c:	str	x19, [sp, #16]
  402760:	adrp	x0, 418000 <ferror@plt+0x16900>
  402764:	add	x0, x0, #0x1f0
  402768:	ldr	x0, [x0]
  40276c:	bl	4029c4 <ferror@plt+0x12c4>
  402770:	cmp	w0, #0x0
  402774:	b.eq	4027a4 <ferror@plt+0x10a4>  // b.none
  402778:	bl	4016a0 <__errno_location@plt>
  40277c:	ldr	w19, [x0]
  402780:	adrp	x0, 406000 <ferror@plt+0x4900>
  402784:	add	x0, x0, #0x898
  402788:	bl	4016d0 <gettext@plt>
  40278c:	mov	x3, x0
  402790:	adrp	x0, 406000 <ferror@plt+0x4900>
  402794:	add	x2, x0, #0x8a8
  402798:	mov	w1, w19
  40279c:	mov	w0, #0x1                   	// #1
  4027a0:	bl	4013f0 <error@plt>
  4027a4:	bl	4016a0 <__errno_location@plt>
  4027a8:	str	wzr, [x0]
  4027ac:	adrp	x0, 418000 <ferror@plt+0x16900>
  4027b0:	add	x0, x0, #0x1e0
  4027b4:	ldr	x0, [x0]
  4027b8:	bl	401700 <ferror@plt>
  4027bc:	cmp	w0, #0x0
  4027c0:	b.ne	4027dc <ferror@plt+0x10dc>  // b.any
  4027c4:	adrp	x0, 418000 <ferror@plt+0x16900>
  4027c8:	add	x0, x0, #0x1e0
  4027cc:	ldr	x0, [x0]
  4027d0:	bl	401640 <fflush@plt>
  4027d4:	cmp	w0, #0x0
  4027d8:	b.eq	4027f4 <ferror@plt+0x10f4>  // b.none
  4027dc:	adrp	x0, 418000 <ferror@plt+0x16900>
  4027e0:	add	x0, x0, #0x1e0
  4027e4:	ldr	x0, [x0]
  4027e8:	bl	401470 <fclose@plt>
  4027ec:	mov	w0, #0x1                   	// #1
  4027f0:	bl	4013e0 <exit@plt>
  4027f4:	adrp	x0, 418000 <ferror@plt+0x16900>
  4027f8:	add	x0, x0, #0x1e0
  4027fc:	ldr	x0, [x0]
  402800:	bl	401470 <fclose@plt>
  402804:	cmp	w0, #0x0
  402808:	b.eq	402824 <ferror@plt+0x1124>  // b.none
  40280c:	bl	4016a0 <__errno_location@plt>
  402810:	ldr	w0, [x0]
  402814:	cmp	w0, #0x9
  402818:	b.eq	402824 <ferror@plt+0x1124>  // b.none
  40281c:	mov	w0, #0x1                   	// #1
  402820:	bl	4013e0 <exit@plt>
  402824:	nop
  402828:	ldr	x19, [sp, #16]
  40282c:	ldp	x29, x30, [sp], #32
  402830:	ret
  402834:	stp	x29, x30, [sp, #-48]!
  402838:	mov	x29, sp
  40283c:	str	x0, [sp, #24]
  402840:	strb	w1, [sp, #23]
  402844:	adrp	x0, 418000 <ferror@plt+0x16900>
  402848:	add	x0, x0, #0x1f0
  40284c:	ldr	x0, [x0]
  402850:	ldr	x1, [sp, #24]
  402854:	cmp	x1, x0
  402858:	b.ne	402888 <ferror@plt+0x1188>  // b.any
  40285c:	adrp	x0, 418000 <ferror@plt+0x16900>
  402860:	add	x0, x0, #0x248
  402864:	ldrb	w0, [x0]
  402868:	cmp	w0, #0x0
  40286c:	b.eq	402878 <ferror@plt+0x1178>  // b.none
  402870:	mov	w0, #0x0                   	// #0
  402874:	b	40299c <ferror@plt+0x129c>
  402878:	adrp	x0, 418000 <ferror@plt+0x16900>
  40287c:	add	x0, x0, #0x248
  402880:	mov	w1, #0x1                   	// #1
  402884:	strb	w1, [x0]
  402888:	bl	4016a0 <__errno_location@plt>
  40288c:	str	wzr, [x0]
  402890:	ldr	x0, [sp, #24]
  402894:	bl	401700 <ferror@plt>
  402898:	cmp	w0, #0x0
  40289c:	b.eq	4028e0 <ferror@plt+0x11e0>  // b.none
  4028a0:	ldr	x0, [sp, #24]
  4028a4:	bl	401640 <fflush@plt>
  4028a8:	cmp	w0, #0x0
  4028ac:	b.ne	402938 <ferror@plt+0x1238>  // b.any
  4028b0:	ldr	x1, [sp, #24]
  4028b4:	mov	w0, #0x0                   	// #0
  4028b8:	bl	401440 <fputc@plt>
  4028bc:	cmn	w0, #0x1
  4028c0:	b.eq	402940 <ferror@plt+0x1240>  // b.none
  4028c4:	ldr	x0, [sp, #24]
  4028c8:	bl	401640 <fflush@plt>
  4028cc:	cmp	w0, #0x0
  4028d0:	b.ne	402948 <ferror@plt+0x1248>  // b.any
  4028d4:	bl	4016a0 <__errno_location@plt>
  4028d8:	str	wzr, [x0]
  4028dc:	b	402954 <ferror@plt+0x1254>
  4028e0:	ldrb	w0, [sp, #23]
  4028e4:	cmp	w0, #0x0
  4028e8:	b.eq	402920 <ferror@plt+0x1220>  // b.none
  4028ec:	ldr	x0, [sp, #24]
  4028f0:	bl	401640 <fflush@plt>
  4028f4:	cmp	w0, #0x0
  4028f8:	b.ne	402950 <ferror@plt+0x1250>  // b.any
  4028fc:	ldr	x0, [sp, #24]
  402900:	bl	401470 <fclose@plt>
  402904:	cmp	w0, #0x0
  402908:	b.eq	402930 <ferror@plt+0x1230>  // b.none
  40290c:	bl	4016a0 <__errno_location@plt>
  402910:	ldr	w0, [x0]
  402914:	cmp	w0, #0x9
  402918:	b.eq	402930 <ferror@plt+0x1230>  // b.none
  40291c:	b	402980 <ferror@plt+0x1280>
  402920:	ldr	x0, [sp, #24]
  402924:	bl	401470 <fclose@plt>
  402928:	cmp	w0, #0x0
  40292c:	b.ne	40297c <ferror@plt+0x127c>  // b.any
  402930:	mov	w0, #0x0                   	// #0
  402934:	b	40299c <ferror@plt+0x129c>
  402938:	nop
  40293c:	b	402954 <ferror@plt+0x1254>
  402940:	nop
  402944:	b	402954 <ferror@plt+0x1254>
  402948:	nop
  40294c:	b	402954 <ferror@plt+0x1254>
  402950:	nop
  402954:	bl	4016a0 <__errno_location@plt>
  402958:	ldr	w0, [x0]
  40295c:	str	w0, [sp, #44]
  402960:	ldr	x0, [sp, #24]
  402964:	bl	401470 <fclose@plt>
  402968:	bl	4016a0 <__errno_location@plt>
  40296c:	mov	x1, x0
  402970:	ldr	w0, [sp, #44]
  402974:	str	w0, [x1]
  402978:	b	402980 <ferror@plt+0x1280>
  40297c:	nop
  402980:	bl	4016a0 <__errno_location@plt>
  402984:	ldr	w0, [x0]
  402988:	cmp	w0, #0x20
  40298c:	b.ne	402998 <ferror@plt+0x1298>  // b.any
  402990:	mov	w0, #0x0                   	// #0
  402994:	b	40299c <ferror@plt+0x129c>
  402998:	mov	w0, #0xffffffff            	// #-1
  40299c:	ldp	x29, x30, [sp], #48
  4029a0:	ret
  4029a4:	stp	x29, x30, [sp, #-32]!
  4029a8:	mov	x29, sp
  4029ac:	str	x0, [sp, #24]
  4029b0:	mov	w1, #0x0                   	// #0
  4029b4:	ldr	x0, [sp, #24]
  4029b8:	bl	402834 <ferror@plt+0x1134>
  4029bc:	ldp	x29, x30, [sp], #32
  4029c0:	ret
  4029c4:	stp	x29, x30, [sp, #-32]!
  4029c8:	mov	x29, sp
  4029cc:	str	x0, [sp, #24]
  4029d0:	mov	w1, #0x1                   	// #1
  4029d4:	ldr	x0, [sp, #24]
  4029d8:	bl	402834 <ferror@plt+0x1134>
  4029dc:	ldp	x29, x30, [sp], #32
  4029e0:	ret
  4029e4:	stp	x29, x30, [sp, #-48]!
  4029e8:	mov	x29, sp
  4029ec:	str	x0, [sp, #24]
  4029f0:	ldr	x0, [sp, #24]
  4029f4:	cmp	x0, #0x0
  4029f8:	b.ne	402a24 <ferror@plt+0x1324>  // b.any
  4029fc:	adrp	x0, 418000 <ferror@plt+0x16900>
  402a00:	add	x0, x0, #0x1e0
  402a04:	ldr	x0, [x0]
  402a08:	mov	x3, x0
  402a0c:	mov	x2, #0x37                  	// #55
  402a10:	mov	x1, #0x1                   	// #1
  402a14:	adrp	x0, 406000 <ferror@plt+0x4900>
  402a18:	add	x0, x0, #0x8b0
  402a1c:	bl	401630 <fwrite@plt>
  402a20:	bl	401560 <abort@plt>
  402a24:	mov	w1, #0x2f                  	// #47
  402a28:	ldr	x0, [sp, #24]
  402a2c:	bl	401540 <strrchr@plt>
  402a30:	str	x0, [sp, #40]
  402a34:	ldr	x0, [sp, #40]
  402a38:	cmp	x0, #0x0
  402a3c:	b.eq	402a4c <ferror@plt+0x134c>  // b.none
  402a40:	ldr	x0, [sp, #40]
  402a44:	add	x0, x0, #0x1
  402a48:	b	402a50 <ferror@plt+0x1350>
  402a4c:	ldr	x0, [sp, #24]
  402a50:	str	x0, [sp, #32]
  402a54:	ldr	x1, [sp, #32]
  402a58:	ldr	x0, [sp, #24]
  402a5c:	sub	x0, x1, x0
  402a60:	cmp	x0, #0x6
  402a64:	b.le	402acc <ferror@plt+0x13cc>
  402a68:	ldr	x0, [sp, #32]
  402a6c:	sub	x3, x0, #0x7
  402a70:	mov	x2, #0x7                   	// #7
  402a74:	adrp	x0, 406000 <ferror@plt+0x4900>
  402a78:	add	x1, x0, #0x8e8
  402a7c:	mov	x0, x3
  402a80:	bl	4014c0 <strncmp@plt>
  402a84:	cmp	w0, #0x0
  402a88:	b.ne	402acc <ferror@plt+0x13cc>  // b.any
  402a8c:	ldr	x0, [sp, #32]
  402a90:	str	x0, [sp, #24]
  402a94:	mov	x2, #0x3                   	// #3
  402a98:	adrp	x0, 406000 <ferror@plt+0x4900>
  402a9c:	add	x1, x0, #0x8f0
  402aa0:	ldr	x0, [sp, #32]
  402aa4:	bl	4014c0 <strncmp@plt>
  402aa8:	cmp	w0, #0x0
  402aac:	b.ne	402acc <ferror@plt+0x13cc>  // b.any
  402ab0:	ldr	x0, [sp, #32]
  402ab4:	add	x0, x0, #0x3
  402ab8:	str	x0, [sp, #24]
  402abc:	adrp	x0, 418000 <ferror@plt+0x16900>
  402ac0:	add	x0, x0, #0x200
  402ac4:	ldr	x1, [sp, #24]
  402ac8:	str	x1, [x0]
  402acc:	adrp	x0, 418000 <ferror@plt+0x16900>
  402ad0:	add	x0, x0, #0x250
  402ad4:	ldr	x1, [sp, #24]
  402ad8:	str	x1, [x0]
  402adc:	adrp	x0, 418000 <ferror@plt+0x16900>
  402ae0:	add	x0, x0, #0x1d8
  402ae4:	ldr	x1, [sp, #24]
  402ae8:	str	x1, [x0]
  402aec:	nop
  402af0:	ldp	x29, x30, [sp], #48
  402af4:	ret
  402af8:	stp	x29, x30, [sp, #-192]!
  402afc:	mov	x29, sp
  402b00:	str	x0, [sp, #24]
  402b04:	str	x1, [sp, #16]
  402b08:	mov	w1, #0x2                   	// #2
  402b0c:	ldr	x0, [sp, #16]
  402b10:	bl	4032c0 <ferror@plt+0x1bc0>
  402b14:	str	x0, [sp, #176]
  402b18:	strb	wzr, [sp, #191]
  402b1c:	b	402f20 <ferror@plt+0x1820>
  402b20:	ldr	x1, [sp, #176]
  402b24:	ldr	x0, [sp, #24]
  402b28:	bl	404748 <ferror@plt+0x3048>
  402b2c:	str	x0, [sp, #168]
  402b30:	ldr	x0, [sp, #168]
  402b34:	cmp	x0, #0x0
  402b38:	b.eq	402f34 <ferror@plt+0x1834>  // b.none
  402b3c:	bl	401610 <__ctype_get_mb_cur_max@plt>
  402b40:	cmp	x0, #0x1
  402b44:	b.ls	402e34 <ferror@plt+0x1734>  // b.plast
  402b48:	ldr	x0, [sp, #24]
  402b4c:	str	x0, [sp, #48]
  402b50:	strb	wzr, [sp, #32]
  402b54:	add	x0, sp, #0x20
  402b58:	add	x0, x0, #0x4
  402b5c:	mov	x2, #0x8                   	// #8
  402b60:	mov	w1, #0x0                   	// #0
  402b64:	bl	4014f0 <memset@plt>
  402b68:	strb	wzr, [sp, #44]
  402b6c:	mov	w0, #0x1                   	// #1
  402b70:	strb	w0, [sp, #190]
  402b74:	ldr	x0, [sp, #48]
  402b78:	ldr	x1, [sp, #168]
  402b7c:	cmp	x1, x0
  402b80:	b.ls	402c28 <ferror@plt+0x1528>  // b.plast
  402b84:	add	x0, sp, #0x20
  402b88:	bl	404e2c <ferror@plt+0x372c>
  402b8c:	ldrb	w0, [sp, #64]
  402b90:	eor	w0, w0, #0x1
  402b94:	and	w0, w0, #0xff
  402b98:	cmp	w0, #0x0
  402b9c:	b.ne	402bac <ferror@plt+0x14ac>  // b.any
  402ba0:	ldr	w0, [sp, #68]
  402ba4:	cmp	w0, #0x0
  402ba8:	b.eq	402bb4 <ferror@plt+0x14b4>  // b.none
  402bac:	mov	w0, #0x1                   	// #1
  402bb0:	b	402bb8 <ferror@plt+0x14b8>
  402bb4:	mov	w0, #0x0                   	// #0
  402bb8:	cmp	w0, #0x0
  402bbc:	b.ne	402bc4 <ferror@plt+0x14c4>  // b.any
  402bc0:	bl	401560 <abort@plt>
  402bc4:	add	x0, sp, #0x60
  402bc8:	add	x1, sp, #0x30
  402bcc:	ldp	x2, x3, [x1]
  402bd0:	stp	x2, x3, [x0]
  402bd4:	ldp	x2, x3, [x1, #16]
  402bd8:	stp	x2, x3, [x0, #16]
  402bdc:	ldp	x2, x3, [x1, #32]
  402be0:	stp	x2, x3, [x0, #32]
  402be4:	ldr	x1, [sp, #48]
  402be8:	ldr	x0, [sp, #56]
  402bec:	add	x0, x1, x0
  402bf0:	str	x0, [sp, #48]
  402bf4:	strb	wzr, [sp, #44]
  402bf8:	ldr	x0, [sp, #48]
  402bfc:	ldr	x1, [sp, #168]
  402c00:	cmp	x1, x0
  402c04:	b.hi	402b84 <ferror@plt+0x1484>  // b.pmore
  402c08:	ldrb	w0, [sp, #112]
  402c0c:	cmp	w0, #0x0
  402c10:	b.eq	402c28 <ferror@plt+0x1528>  // b.none
  402c14:	ldr	w0, [sp, #116]
  402c18:	bl	401670 <iswalnum@plt>
  402c1c:	cmp	w0, #0x0
  402c20:	b.eq	402c28 <ferror@plt+0x1528>  // b.none
  402c24:	strb	wzr, [sp, #190]
  402c28:	ldr	x0, [sp, #168]
  402c2c:	str	x0, [sp, #48]
  402c30:	strb	wzr, [sp, #32]
  402c34:	add	x0, sp, #0x20
  402c38:	add	x0, x0, #0x4
  402c3c:	mov	x2, #0x8                   	// #8
  402c40:	mov	w1, #0x0                   	// #0
  402c44:	bl	4014f0 <memset@plt>
  402c48:	strb	wzr, [sp, #44]
  402c4c:	ldr	x0, [sp, #176]
  402c50:	str	x0, [sp, #112]
  402c54:	strb	wzr, [sp, #96]
  402c58:	add	x0, sp, #0x60
  402c5c:	add	x0, x0, #0x4
  402c60:	mov	x2, #0x8                   	// #8
  402c64:	mov	w1, #0x0                   	// #0
  402c68:	bl	4014f0 <memset@plt>
  402c6c:	strb	wzr, [sp, #108]
  402c70:	b	402cdc <ferror@plt+0x15dc>
  402c74:	add	x0, sp, #0x20
  402c78:	bl	404e2c <ferror@plt+0x372c>
  402c7c:	ldrb	w0, [sp, #64]
  402c80:	eor	w0, w0, #0x1
  402c84:	and	w0, w0, #0xff
  402c88:	cmp	w0, #0x0
  402c8c:	b.ne	402c9c <ferror@plt+0x159c>  // b.any
  402c90:	ldr	w0, [sp, #68]
  402c94:	cmp	w0, #0x0
  402c98:	b.eq	402ca4 <ferror@plt+0x15a4>  // b.none
  402c9c:	mov	w0, #0x1                   	// #1
  402ca0:	b	402ca8 <ferror@plt+0x15a8>
  402ca4:	mov	w0, #0x0                   	// #0
  402ca8:	cmp	w0, #0x0
  402cac:	b.ne	402cb4 <ferror@plt+0x15b4>  // b.any
  402cb0:	bl	401560 <abort@plt>
  402cb4:	ldr	x1, [sp, #48]
  402cb8:	ldr	x0, [sp, #56]
  402cbc:	add	x0, x1, x0
  402cc0:	str	x0, [sp, #48]
  402cc4:	strb	wzr, [sp, #44]
  402cc8:	ldr	x1, [sp, #112]
  402ccc:	ldr	x0, [sp, #120]
  402cd0:	add	x0, x1, x0
  402cd4:	str	x0, [sp, #112]
  402cd8:	strb	wzr, [sp, #108]
  402cdc:	add	x0, sp, #0x60
  402ce0:	bl	404e2c <ferror@plt+0x372c>
  402ce4:	ldrb	w0, [sp, #128]
  402ce8:	eor	w0, w0, #0x1
  402cec:	and	w0, w0, #0xff
  402cf0:	cmp	w0, #0x0
  402cf4:	b.ne	402d04 <ferror@plt+0x1604>  // b.any
  402cf8:	ldr	w0, [sp, #132]
  402cfc:	cmp	w0, #0x0
  402d00:	b.eq	402d0c <ferror@plt+0x160c>  // b.none
  402d04:	mov	w0, #0x1                   	// #1
  402d08:	b	402d10 <ferror@plt+0x1610>
  402d0c:	mov	w0, #0x0                   	// #0
  402d10:	cmp	w0, #0x0
  402d14:	b.ne	402c74 <ferror@plt+0x1574>  // b.any
  402d18:	mov	w0, #0x1                   	// #1
  402d1c:	strb	w0, [sp, #189]
  402d20:	add	x0, sp, #0x20
  402d24:	bl	404e2c <ferror@plt+0x372c>
  402d28:	ldrb	w0, [sp, #64]
  402d2c:	eor	w0, w0, #0x1
  402d30:	and	w0, w0, #0xff
  402d34:	cmp	w0, #0x0
  402d38:	b.ne	402d48 <ferror@plt+0x1648>  // b.any
  402d3c:	ldr	w0, [sp, #68]
  402d40:	cmp	w0, #0x0
  402d44:	b.eq	402d50 <ferror@plt+0x1650>  // b.none
  402d48:	mov	w0, #0x1                   	// #1
  402d4c:	b	402d54 <ferror@plt+0x1654>
  402d50:	mov	w0, #0x0                   	// #0
  402d54:	cmp	w0, #0x0
  402d58:	b.eq	402d9c <ferror@plt+0x169c>  // b.none
  402d5c:	add	x0, sp, #0x60
  402d60:	add	x1, sp, #0x30
  402d64:	ldp	x2, x3, [x1]
  402d68:	stp	x2, x3, [x0]
  402d6c:	ldp	x2, x3, [x1, #16]
  402d70:	stp	x2, x3, [x0, #16]
  402d74:	ldp	x2, x3, [x1, #32]
  402d78:	stp	x2, x3, [x0, #32]
  402d7c:	ldrb	w0, [sp, #112]
  402d80:	cmp	w0, #0x0
  402d84:	b.eq	402d9c <ferror@plt+0x169c>  // b.none
  402d88:	ldr	w0, [sp, #116]
  402d8c:	bl	401670 <iswalnum@plt>
  402d90:	cmp	w0, #0x0
  402d94:	b.eq	402d9c <ferror@plt+0x169c>  // b.none
  402d98:	strb	wzr, [sp, #189]
  402d9c:	ldrb	w0, [sp, #190]
  402da0:	cmp	w0, #0x0
  402da4:	b.eq	402dc0 <ferror@plt+0x16c0>  // b.none
  402da8:	ldrb	w0, [sp, #189]
  402dac:	cmp	w0, #0x0
  402db0:	b.eq	402dc0 <ferror@plt+0x16c0>  // b.none
  402db4:	mov	w0, #0x1                   	// #1
  402db8:	strb	w0, [sp, #191]
  402dbc:	b	402f48 <ferror@plt+0x1848>
  402dc0:	ldr	x0, [sp, #168]
  402dc4:	str	x0, [sp, #48]
  402dc8:	strb	wzr, [sp, #32]
  402dcc:	add	x0, sp, #0x20
  402dd0:	add	x0, x0, #0x4
  402dd4:	mov	x2, #0x8                   	// #8
  402dd8:	mov	w1, #0x0                   	// #0
  402ddc:	bl	4014f0 <memset@plt>
  402de0:	strb	wzr, [sp, #44]
  402de4:	add	x0, sp, #0x20
  402de8:	bl	404e2c <ferror@plt+0x372c>
  402dec:	ldrb	w0, [sp, #64]
  402df0:	eor	w0, w0, #0x1
  402df4:	and	w0, w0, #0xff
  402df8:	cmp	w0, #0x0
  402dfc:	b.ne	402e0c <ferror@plt+0x170c>  // b.any
  402e00:	ldr	w0, [sp, #68]
  402e04:	cmp	w0, #0x0
  402e08:	b.eq	402e14 <ferror@plt+0x1714>  // b.none
  402e0c:	mov	w0, #0x1                   	// #1
  402e10:	b	402e18 <ferror@plt+0x1718>
  402e14:	mov	w0, #0x0                   	// #0
  402e18:	cmp	w0, #0x0
  402e1c:	b.eq	402f3c <ferror@plt+0x183c>  // b.none
  402e20:	ldr	x0, [sp, #56]
  402e24:	ldr	x1, [sp, #168]
  402e28:	add	x0, x1, x0
  402e2c:	str	x0, [sp, #24]
  402e30:	b	402f20 <ferror@plt+0x1820>
  402e34:	mov	w0, #0x1                   	// #1
  402e38:	strb	w0, [sp, #188]
  402e3c:	ldr	x1, [sp, #24]
  402e40:	ldr	x0, [sp, #168]
  402e44:	cmp	x1, x0
  402e48:	b.cs	402e80 <ferror@plt+0x1780>  // b.hs, b.nlast
  402e4c:	bl	4015e0 <__ctype_b_loc@plt>
  402e50:	ldr	x1, [x0]
  402e54:	ldr	x0, [sp, #168]
  402e58:	sub	x0, x0, #0x1
  402e5c:	ldrb	w0, [x0]
  402e60:	and	x0, x0, #0xff
  402e64:	lsl	x0, x0, #1
  402e68:	add	x0, x1, x0
  402e6c:	ldrh	w0, [x0]
  402e70:	and	w0, w0, #0x8
  402e74:	cmp	w0, #0x0
  402e78:	b.eq	402e80 <ferror@plt+0x1780>  // b.none
  402e7c:	strb	wzr, [sp, #188]
  402e80:	ldr	x0, [sp, #176]
  402e84:	bl	4013c0 <strlen@plt>
  402e88:	mov	x1, x0
  402e8c:	ldr	x0, [sp, #168]
  402e90:	add	x0, x0, x1
  402e94:	str	x0, [sp, #160]
  402e98:	mov	w0, #0x1                   	// #1
  402e9c:	strb	w0, [sp, #187]
  402ea0:	ldr	x0, [sp, #160]
  402ea4:	ldrb	w0, [x0]
  402ea8:	cmp	w0, #0x0
  402eac:	b.eq	402ee0 <ferror@plt+0x17e0>  // b.none
  402eb0:	bl	4015e0 <__ctype_b_loc@plt>
  402eb4:	ldr	x1, [x0]
  402eb8:	ldr	x0, [sp, #160]
  402ebc:	ldrb	w0, [x0]
  402ec0:	and	x0, x0, #0xff
  402ec4:	lsl	x0, x0, #1
  402ec8:	add	x0, x1, x0
  402ecc:	ldrh	w0, [x0]
  402ed0:	and	w0, w0, #0x8
  402ed4:	cmp	w0, #0x0
  402ed8:	b.eq	402ee0 <ferror@plt+0x17e0>  // b.none
  402edc:	strb	wzr, [sp, #187]
  402ee0:	ldrb	w0, [sp, #188]
  402ee4:	cmp	w0, #0x0
  402ee8:	b.eq	402f04 <ferror@plt+0x1804>  // b.none
  402eec:	ldrb	w0, [sp, #187]
  402ef0:	cmp	w0, #0x0
  402ef4:	b.eq	402f04 <ferror@plt+0x1804>  // b.none
  402ef8:	mov	w0, #0x1                   	// #1
  402efc:	strb	w0, [sp, #191]
  402f00:	b	402f48 <ferror@plt+0x1848>
  402f04:	ldr	x0, [sp, #168]
  402f08:	ldrb	w0, [x0]
  402f0c:	cmp	w0, #0x0
  402f10:	b.eq	402f44 <ferror@plt+0x1844>  // b.none
  402f14:	ldr	x0, [sp, #168]
  402f18:	add	x0, x0, #0x1
  402f1c:	str	x0, [sp, #24]
  402f20:	ldr	x0, [sp, #24]
  402f24:	ldrb	w0, [x0]
  402f28:	cmp	w0, #0x0
  402f2c:	b.ne	402b20 <ferror@plt+0x1420>  // b.any
  402f30:	b	402f48 <ferror@plt+0x1848>
  402f34:	nop
  402f38:	b	402f48 <ferror@plt+0x1848>
  402f3c:	nop
  402f40:	b	402f48 <ferror@plt+0x1848>
  402f44:	nop
  402f48:	ldr	x0, [sp, #176]
  402f4c:	bl	4015f0 <free@plt>
  402f50:	ldrb	w0, [sp, #191]
  402f54:	ldp	x29, x30, [sp], #192
  402f58:	ret
  402f5c:	stp	x29, x30, [sp, #-64]!
  402f60:	mov	x29, sp
  402f64:	str	x19, [sp, #16]
  402f68:	str	x0, [sp, #40]
  402f6c:	ldr	x0, [sp, #40]
  402f70:	bl	4016d0 <gettext@plt>
  402f74:	str	x0, [sp, #56]
  402f78:	ldr	x1, [sp, #56]
  402f7c:	ldr	x0, [sp, #40]
  402f80:	cmp	x1, x0
  402f84:	b.eq	402fec <ferror@plt+0x18ec>  // b.none
  402f88:	ldr	x1, [sp, #40]
  402f8c:	ldr	x0, [sp, #56]
  402f90:	bl	402af8 <ferror@plt+0x13f8>
  402f94:	and	w0, w0, #0xff
  402f98:	cmp	w0, #0x0
  402f9c:	b.eq	402fa8 <ferror@plt+0x18a8>  // b.none
  402fa0:	ldr	x0, [sp, #56]
  402fa4:	b	402ff0 <ferror@plt+0x18f0>
  402fa8:	ldr	x0, [sp, #56]
  402fac:	bl	4013c0 <strlen@plt>
  402fb0:	mov	x19, x0
  402fb4:	ldr	x0, [sp, #40]
  402fb8:	bl	4013c0 <strlen@plt>
  402fbc:	add	x0, x19, x0
  402fc0:	add	x0, x0, #0x4
  402fc4:	bl	4036d4 <ferror@plt+0x1fd4>
  402fc8:	str	x0, [sp, #48]
  402fcc:	ldr	x3, [sp, #40]
  402fd0:	ldr	x2, [sp, #56]
  402fd4:	adrp	x0, 406000 <ferror@plt+0x4900>
  402fd8:	add	x1, x0, #0x8f8
  402fdc:	ldr	x0, [sp, #48]
  402fe0:	bl	401420 <sprintf@plt>
  402fe4:	ldr	x0, [sp, #48]
  402fe8:	b	402ff0 <ferror@plt+0x18f0>
  402fec:	ldr	x0, [sp, #40]
  402ff0:	ldr	x19, [sp, #16]
  402ff4:	ldp	x29, x30, [sp], #64
  402ff8:	ret
  402ffc:	stp	x29, x30, [sp, #-144]!
  403000:	mov	x29, sp
  403004:	str	x19, [sp, #16]
  403008:	str	x0, [sp, #40]
  40300c:	str	x1, [sp, #32]
  403010:	ldr	x0, [sp, #40]
  403014:	bl	4016d0 <gettext@plt>
  403018:	str	x0, [sp, #104]
  40301c:	bl	4039ec <ferror@plt+0x22ec>
  403020:	str	x0, [sp, #96]
  403024:	str	xzr, [sp, #136]
  403028:	str	xzr, [sp, #128]
  40302c:	str	xzr, [sp, #120]
  403030:	str	xzr, [sp, #112]
  403034:	adrp	x0, 406000 <ferror@plt+0x4900>
  403038:	add	x1, x0, #0x900
  40303c:	ldr	x0, [sp, #96]
  403040:	bl	403964 <ferror@plt+0x2264>
  403044:	cmp	w0, #0x0
  403048:	b.eq	403118 <ferror@plt+0x1a18>  // b.none
  40304c:	ldr	x2, [sp, #96]
  403050:	adrp	x0, 406000 <ferror@plt+0x4900>
  403054:	add	x1, x0, #0x900
  403058:	ldr	x0, [sp, #32]
  40305c:	bl	403910 <ferror@plt+0x2210>
  403060:	str	x0, [sp, #136]
  403064:	ldr	x0, [sp, #136]
  403068:	str	x0, [sp, #120]
  40306c:	ldr	x0, [sp, #96]
  403070:	bl	4013c0 <strlen@plt>
  403074:	str	x0, [sp, #88]
  403078:	ldr	x0, [sp, #88]
  40307c:	add	x0, x0, #0xb
  403080:	bl	4036d4 <ferror@plt+0x1fd4>
  403084:	str	x0, [sp, #80]
  403088:	ldr	x2, [sp, #88]
  40308c:	ldr	x1, [sp, #96]
  403090:	ldr	x0, [sp, #80]
  403094:	bl	4013a0 <memcpy@plt>
  403098:	ldr	x1, [sp, #80]
  40309c:	ldr	x0, [sp, #88]
  4030a0:	add	x3, x1, x0
  4030a4:	mov	x2, #0xb                   	// #11
  4030a8:	adrp	x0, 406000 <ferror@plt+0x4900>
  4030ac:	add	x1, x0, #0x908
  4030b0:	mov	x0, x3
  4030b4:	bl	4013a0 <memcpy@plt>
  4030b8:	ldr	x2, [sp, #80]
  4030bc:	adrp	x0, 406000 <ferror@plt+0x4900>
  4030c0:	add	x1, x0, #0x900
  4030c4:	ldr	x0, [sp, #32]
  4030c8:	bl	403910 <ferror@plt+0x2210>
  4030cc:	str	x0, [sp, #72]
  4030d0:	ldr	x0, [sp, #80]
  4030d4:	bl	4015f0 <free@plt>
  4030d8:	ldr	x0, [sp, #72]
  4030dc:	cmp	x0, #0x0
  4030e0:	b.eq	403128 <ferror@plt+0x1a28>  // b.none
  4030e4:	mov	w1, #0x3f                  	// #63
  4030e8:	ldr	x0, [sp, #72]
  4030ec:	bl	401620 <strchr@plt>
  4030f0:	cmp	x0, #0x0
  4030f4:	b.eq	403104 <ferror@plt+0x1a04>  // b.none
  4030f8:	ldr	x0, [sp, #72]
  4030fc:	bl	4015f0 <free@plt>
  403100:	b	403128 <ferror@plt+0x1a28>
  403104:	ldr	x0, [sp, #72]
  403108:	str	x0, [sp, #128]
  40310c:	ldr	x0, [sp, #128]
  403110:	str	x0, [sp, #112]
  403114:	b	403128 <ferror@plt+0x1a28>
  403118:	ldr	x0, [sp, #32]
  40311c:	str	x0, [sp, #120]
  403120:	ldr	x0, [sp, #32]
  403124:	str	x0, [sp, #112]
  403128:	ldr	x0, [sp, #120]
  40312c:	cmp	x0, #0x0
  403130:	b.ne	403150 <ferror@plt+0x1a50>  // b.any
  403134:	ldr	x0, [sp, #112]
  403138:	cmp	x0, #0x0
  40313c:	b.eq	403148 <ferror@plt+0x1a48>  // b.none
  403140:	ldr	x0, [sp, #112]
  403144:	b	403154 <ferror@plt+0x1a54>
  403148:	ldr	x0, [sp, #40]
  40314c:	b	403154 <ferror@plt+0x1a54>
  403150:	ldr	x0, [sp, #120]
  403154:	str	x0, [sp, #64]
  403158:	ldr	x1, [sp, #40]
  40315c:	ldr	x0, [sp, #104]
  403160:	bl	4015b0 <strcmp@plt>
  403164:	cmp	w0, #0x0
  403168:	b.eq	403268 <ferror@plt+0x1b68>  // b.none
  40316c:	ldr	x1, [sp, #40]
  403170:	ldr	x0, [sp, #104]
  403174:	bl	402af8 <ferror@plt+0x13f8>
  403178:	and	w0, w0, #0xff
  40317c:	cmp	w0, #0x0
  403180:	b.ne	4031cc <ferror@plt+0x1acc>  // b.any
  403184:	ldr	x0, [sp, #120]
  403188:	cmp	x0, #0x0
  40318c:	b.eq	4031a8 <ferror@plt+0x1aa8>  // b.none
  403190:	ldr	x1, [sp, #120]
  403194:	ldr	x0, [sp, #104]
  403198:	bl	402af8 <ferror@plt+0x13f8>
  40319c:	and	w0, w0, #0xff
  4031a0:	cmp	w0, #0x0
  4031a4:	b.ne	4031cc <ferror@plt+0x1acc>  // b.any
  4031a8:	ldr	x0, [sp, #112]
  4031ac:	cmp	x0, #0x0
  4031b0:	b.eq	4031fc <ferror@plt+0x1afc>  // b.none
  4031b4:	ldr	x1, [sp, #112]
  4031b8:	ldr	x0, [sp, #104]
  4031bc:	bl	402af8 <ferror@plt+0x13f8>
  4031c0:	and	w0, w0, #0xff
  4031c4:	cmp	w0, #0x0
  4031c8:	b.eq	4031fc <ferror@plt+0x1afc>  // b.none
  4031cc:	ldr	x0, [sp, #136]
  4031d0:	cmp	x0, #0x0
  4031d4:	b.eq	4031e0 <ferror@plt+0x1ae0>  // b.none
  4031d8:	ldr	x0, [sp, #136]
  4031dc:	bl	4015f0 <free@plt>
  4031e0:	ldr	x0, [sp, #128]
  4031e4:	cmp	x0, #0x0
  4031e8:	b.eq	4031f4 <ferror@plt+0x1af4>  // b.none
  4031ec:	ldr	x0, [sp, #128]
  4031f0:	bl	4015f0 <free@plt>
  4031f4:	ldr	x0, [sp, #104]
  4031f8:	b	4032b4 <ferror@plt+0x1bb4>
  4031fc:	ldr	x0, [sp, #104]
  403200:	bl	4013c0 <strlen@plt>
  403204:	mov	x19, x0
  403208:	ldr	x0, [sp, #64]
  40320c:	bl	4013c0 <strlen@plt>
  403210:	add	x0, x19, x0
  403214:	add	x0, x0, #0x4
  403218:	bl	4036d4 <ferror@plt+0x1fd4>
  40321c:	str	x0, [sp, #56]
  403220:	ldr	x3, [sp, #64]
  403224:	ldr	x2, [sp, #104]
  403228:	adrp	x0, 406000 <ferror@plt+0x4900>
  40322c:	add	x1, x0, #0x8f8
  403230:	ldr	x0, [sp, #56]
  403234:	bl	401420 <sprintf@plt>
  403238:	ldr	x0, [sp, #136]
  40323c:	cmp	x0, #0x0
  403240:	b.eq	40324c <ferror@plt+0x1b4c>  // b.none
  403244:	ldr	x0, [sp, #136]
  403248:	bl	4015f0 <free@plt>
  40324c:	ldr	x0, [sp, #128]
  403250:	cmp	x0, #0x0
  403254:	b.eq	403260 <ferror@plt+0x1b60>  // b.none
  403258:	ldr	x0, [sp, #128]
  40325c:	bl	4015f0 <free@plt>
  403260:	ldr	x0, [sp, #56]
  403264:	b	4032b4 <ferror@plt+0x1bb4>
  403268:	ldr	x0, [sp, #136]
  40326c:	cmp	x0, #0x0
  403270:	b.eq	40328c <ferror@plt+0x1b8c>  // b.none
  403274:	ldr	x1, [sp, #136]
  403278:	ldr	x0, [sp, #64]
  40327c:	cmp	x1, x0
  403280:	b.eq	40328c <ferror@plt+0x1b8c>  // b.none
  403284:	ldr	x0, [sp, #136]
  403288:	bl	4015f0 <free@plt>
  40328c:	ldr	x0, [sp, #128]
  403290:	cmp	x0, #0x0
  403294:	b.eq	4032b0 <ferror@plt+0x1bb0>  // b.none
  403298:	ldr	x1, [sp, #128]
  40329c:	ldr	x0, [sp, #64]
  4032a0:	cmp	x1, x0
  4032a4:	b.eq	4032b0 <ferror@plt+0x1bb0>  // b.none
  4032a8:	ldr	x0, [sp, #128]
  4032ac:	bl	4015f0 <free@plt>
  4032b0:	ldr	x0, [sp, #64]
  4032b4:	ldr	x19, [sp, #16]
  4032b8:	ldp	x29, x30, [sp], #144
  4032bc:	ret
  4032c0:	stp	x29, x30, [sp, #-160]!
  4032c4:	mov	x29, sp
  4032c8:	str	x19, [sp, #16]
  4032cc:	str	x0, [sp, #40]
  4032d0:	str	w1, [sp, #36]
  4032d4:	ldr	x0, [sp, #40]
  4032d8:	bl	401530 <strdup@plt>
  4032dc:	str	x0, [sp, #128]
  4032e0:	ldr	x0, [sp, #128]
  4032e4:	cmp	x0, #0x0
  4032e8:	b.ne	4032f0 <ferror@plt+0x1bf0>  // b.any
  4032ec:	bl	403654 <ferror@plt+0x1f54>
  4032f0:	bl	401610 <__ctype_get_mb_cur_max@plt>
  4032f4:	cmp	x0, #0x1
  4032f8:	b.ls	403550 <ferror@plt+0x1e50>  // b.plast
  4032fc:	ldr	w0, [sp, #36]
  403300:	cmp	w0, #0x0
  403304:	b.eq	4033ac <ferror@plt+0x1cac>  // b.none
  403308:	ldr	x0, [sp, #128]
  40330c:	str	x0, [sp, #80]
  403310:	ldr	x19, [sp, #80]
  403314:	ldr	x0, [sp, #128]
  403318:	bl	4013c0 <strlen@plt>
  40331c:	add	x0, x19, x0
  403320:	str	x0, [sp, #56]
  403324:	strb	wzr, [sp, #64]
  403328:	add	x0, sp, #0x38
  40332c:	add	x0, x0, #0xc
  403330:	mov	x2, #0x8                   	// #8
  403334:	mov	w1, #0x0                   	// #0
  403338:	bl	4014f0 <memset@plt>
  40333c:	strb	wzr, [sp, #76]
  403340:	b	403358 <ferror@plt+0x1c58>
  403344:	ldr	x1, [sp, #80]
  403348:	ldr	x0, [sp, #88]
  40334c:	add	x0, x1, x0
  403350:	str	x0, [sp, #80]
  403354:	strb	wzr, [sp, #76]
  403358:	ldr	x1, [sp, #80]
  40335c:	ldr	x0, [sp, #56]
  403360:	cmp	x1, x0
  403364:	b.cs	40338c <ferror@plt+0x1c8c>  // b.hs, b.nlast
  403368:	add	x0, sp, #0x38
  40336c:	bl	403a40 <ferror@plt+0x2340>
  403370:	ldrb	w0, [sp, #96]
  403374:	cmp	w0, #0x0
  403378:	b.eq	40338c <ferror@plt+0x1c8c>  // b.none
  40337c:	ldr	w0, [sp, #100]
  403380:	bl	401480 <iswspace@plt>
  403384:	cmp	w0, #0x0
  403388:	b.ne	403344 <ferror@plt+0x1c44>  // b.any
  40338c:	ldr	x19, [sp, #80]
  403390:	ldr	x0, [sp, #80]
  403394:	bl	4013c0 <strlen@plt>
  403398:	add	x0, x0, #0x1
  40339c:	mov	x2, x0
  4033a0:	mov	x1, x19
  4033a4:	ldr	x0, [sp, #128]
  4033a8:	bl	4013b0 <memmove@plt>
  4033ac:	ldr	w0, [sp, #36]
  4033b0:	cmp	w0, #0x1
  4033b4:	b.eq	403644 <ferror@plt+0x1f44>  // b.none
  4033b8:	str	wzr, [sp, #156]
  4033bc:	ldr	x0, [sp, #128]
  4033c0:	str	x0, [sp, #80]
  4033c4:	ldr	x19, [sp, #80]
  4033c8:	ldr	x0, [sp, #128]
  4033cc:	bl	4013c0 <strlen@plt>
  4033d0:	add	x0, x19, x0
  4033d4:	str	x0, [sp, #56]
  4033d8:	strb	wzr, [sp, #64]
  4033dc:	add	x0, sp, #0x38
  4033e0:	add	x0, x0, #0xc
  4033e4:	mov	x2, #0x8                   	// #8
  4033e8:	mov	w1, #0x0                   	// #0
  4033ec:	bl	4014f0 <memset@plt>
  4033f0:	strb	wzr, [sp, #76]
  4033f4:	b	403510 <ferror@plt+0x1e10>
  4033f8:	ldrb	w0, [sp, #96]
  4033fc:	cmp	w0, #0x0
  403400:	b.eq	403414 <ferror@plt+0x1d14>  // b.none
  403404:	ldr	w0, [sp, #100]
  403408:	bl	401480 <iswspace@plt>
  40340c:	cmp	w0, #0x0
  403410:	b.ne	4034f0 <ferror@plt+0x1df0>  // b.any
  403414:	ldr	w0, [sp, #156]
  403418:	cmp	w0, #0x0
  40341c:	b.ne	403450 <ferror@plt+0x1d50>  // b.any
  403420:	ldrb	w0, [sp, #96]
  403424:	eor	w0, w0, #0x1
  403428:	and	w0, w0, #0xff
  40342c:	cmp	w0, #0x0
  403430:	b.ne	403444 <ferror@plt+0x1d44>  // b.any
  403434:	ldr	w0, [sp, #100]
  403438:	bl	401480 <iswspace@plt>
  40343c:	cmp	w0, #0x0
  403440:	b.ne	403450 <ferror@plt+0x1d50>  // b.any
  403444:	mov	w0, #0x1                   	// #1
  403448:	str	w0, [sp, #156]
  40344c:	b	4034fc <ferror@plt+0x1dfc>
  403450:	ldr	w0, [sp, #156]
  403454:	cmp	w0, #0x1
  403458:	b.ne	403480 <ferror@plt+0x1d80>  // b.any
  40345c:	ldrb	w0, [sp, #96]
  403460:	eor	w0, w0, #0x1
  403464:	and	w0, w0, #0xff
  403468:	cmp	w0, #0x0
  40346c:	b.ne	4034f8 <ferror@plt+0x1df8>  // b.any
  403470:	ldr	w0, [sp, #100]
  403474:	bl	401480 <iswspace@plt>
  403478:	cmp	w0, #0x0
  40347c:	b.eq	4034f8 <ferror@plt+0x1df8>  // b.none
  403480:	ldr	w0, [sp, #156]
  403484:	cmp	w0, #0x1
  403488:	b.ne	4034bc <ferror@plt+0x1dbc>  // b.any
  40348c:	ldrb	w0, [sp, #96]
  403490:	cmp	w0, #0x0
  403494:	b.eq	4034bc <ferror@plt+0x1dbc>  // b.none
  403498:	ldr	w0, [sp, #100]
  40349c:	bl	401480 <iswspace@plt>
  4034a0:	cmp	w0, #0x0
  4034a4:	b.eq	4034bc <ferror@plt+0x1dbc>  // b.none
  4034a8:	mov	w0, #0x2                   	// #2
  4034ac:	str	w0, [sp, #156]
  4034b0:	ldr	x0, [sp, #80]
  4034b4:	str	x0, [sp, #144]
  4034b8:	b	4034fc <ferror@plt+0x1dfc>
  4034bc:	ldr	w0, [sp, #156]
  4034c0:	cmp	w0, #0x2
  4034c4:	b.ne	4034e4 <ferror@plt+0x1de4>  // b.any
  4034c8:	ldrb	w0, [sp, #96]
  4034cc:	cmp	w0, #0x0
  4034d0:	b.eq	4034e4 <ferror@plt+0x1de4>  // b.none
  4034d4:	ldr	w0, [sp, #100]
  4034d8:	bl	401480 <iswspace@plt>
  4034dc:	cmp	w0, #0x0
  4034e0:	b.ne	4034fc <ferror@plt+0x1dfc>  // b.any
  4034e4:	mov	w0, #0x1                   	// #1
  4034e8:	str	w0, [sp, #156]
  4034ec:	b	4034fc <ferror@plt+0x1dfc>
  4034f0:	nop
  4034f4:	b	4034fc <ferror@plt+0x1dfc>
  4034f8:	nop
  4034fc:	ldr	x1, [sp, #80]
  403500:	ldr	x0, [sp, #88]
  403504:	add	x0, x1, x0
  403508:	str	x0, [sp, #80]
  40350c:	strb	wzr, [sp, #76]
  403510:	ldr	x1, [sp, #80]
  403514:	ldr	x0, [sp, #56]
  403518:	cmp	x1, x0
  40351c:	b.cs	403538 <ferror@plt+0x1e38>  // b.hs, b.nlast
  403520:	add	x0, sp, #0x38
  403524:	bl	403a40 <ferror@plt+0x2340>
  403528:	ldr	w0, [sp, #156]
  40352c:	cmp	w0, #0x0
  403530:	b.ne	403414 <ferror@plt+0x1d14>  // b.any
  403534:	b	4033f8 <ferror@plt+0x1cf8>
  403538:	ldr	w0, [sp, #156]
  40353c:	cmp	w0, #0x2
  403540:	b.ne	403644 <ferror@plt+0x1f44>  // b.any
  403544:	ldr	x0, [sp, #144]
  403548:	strb	wzr, [x0]
  40354c:	b	403644 <ferror@plt+0x1f44>
  403550:	ldr	w0, [sp, #36]
  403554:	cmp	w0, #0x0
  403558:	b.eq	4035cc <ferror@plt+0x1ecc>  // b.none
  40355c:	ldr	x0, [sp, #128]
  403560:	str	x0, [sp, #136]
  403564:	b	403574 <ferror@plt+0x1e74>
  403568:	ldr	x0, [sp, #136]
  40356c:	add	x0, x0, #0x1
  403570:	str	x0, [sp, #136]
  403574:	ldr	x0, [sp, #136]
  403578:	ldrb	w0, [x0]
  40357c:	cmp	w0, #0x0
  403580:	b.eq	4035b0 <ferror@plt+0x1eb0>  // b.none
  403584:	bl	4015e0 <__ctype_b_loc@plt>
  403588:	ldr	x1, [x0]
  40358c:	ldr	x0, [sp, #136]
  403590:	ldrb	w0, [x0]
  403594:	and	x0, x0, #0xff
  403598:	lsl	x0, x0, #1
  40359c:	add	x0, x1, x0
  4035a0:	ldrh	w0, [x0]
  4035a4:	and	w0, w0, #0x2000
  4035a8:	cmp	w0, #0x0
  4035ac:	b.ne	403568 <ferror@plt+0x1e68>  // b.any
  4035b0:	ldr	x0, [sp, #136]
  4035b4:	bl	4013c0 <strlen@plt>
  4035b8:	add	x0, x0, #0x1
  4035bc:	mov	x2, x0
  4035c0:	ldr	x1, [sp, #136]
  4035c4:	ldr	x0, [sp, #128]
  4035c8:	bl	4013b0 <memmove@plt>
  4035cc:	ldr	w0, [sp, #36]
  4035d0:	cmp	w0, #0x1
  4035d4:	b.eq	403644 <ferror@plt+0x1f44>  // b.none
  4035d8:	ldr	x0, [sp, #128]
  4035dc:	bl	4013c0 <strlen@plt>
  4035e0:	sub	x0, x0, #0x1
  4035e4:	ldr	x1, [sp, #128]
  4035e8:	add	x0, x1, x0
  4035ec:	str	x0, [sp, #136]
  4035f0:	b	403608 <ferror@plt+0x1f08>
  4035f4:	ldr	x0, [sp, #136]
  4035f8:	strb	wzr, [x0]
  4035fc:	ldr	x0, [sp, #136]
  403600:	sub	x0, x0, #0x1
  403604:	str	x0, [sp, #136]
  403608:	ldr	x1, [sp, #136]
  40360c:	ldr	x0, [sp, #128]
  403610:	cmp	x1, x0
  403614:	b.cc	403644 <ferror@plt+0x1f44>  // b.lo, b.ul, b.last
  403618:	bl	4015e0 <__ctype_b_loc@plt>
  40361c:	ldr	x1, [x0]
  403620:	ldr	x0, [sp, #136]
  403624:	ldrb	w0, [x0]
  403628:	and	x0, x0, #0xff
  40362c:	lsl	x0, x0, #1
  403630:	add	x0, x1, x0
  403634:	ldrh	w0, [x0]
  403638:	and	w0, w0, #0x2000
  40363c:	cmp	w0, #0x0
  403640:	b.ne	4035f4 <ferror@plt+0x1ef4>  // b.any
  403644:	ldr	x0, [sp, #128]
  403648:	ldr	x19, [sp, #16]
  40364c:	ldp	x29, x30, [sp], #160
  403650:	ret
  403654:	stp	x29, x30, [sp, #-32]!
  403658:	mov	x29, sp
  40365c:	str	x19, [sp, #16]
  403660:	adrp	x0, 418000 <ferror@plt+0x16900>
  403664:	add	x0, x0, #0x1d0
  403668:	ldr	w19, [x0]
  40366c:	adrp	x0, 406000 <ferror@plt+0x4900>
  403670:	add	x0, x0, #0x918
  403674:	bl	4016d0 <gettext@plt>
  403678:	mov	x2, x0
  40367c:	mov	w1, #0x0                   	// #0
  403680:	mov	w0, w19
  403684:	bl	4013f0 <error@plt>
  403688:	mov	w0, #0x1                   	// #1
  40368c:	bl	4013e0 <exit@plt>
  403690:	stp	x29, x30, [sp, #-48]!
  403694:	mov	x29, sp
  403698:	str	x0, [sp, #24]
  40369c:	str	xzr, [sp, #40]
  4036a0:	ldr	x0, [sp, #24]
  4036a4:	cmp	x0, #0x0
  4036a8:	b.ne	4036b8 <ferror@plt+0x1fb8>  // b.any
  4036ac:	mov	x0, #0x1                   	// #1
  4036b0:	bl	4014a0 <malloc@plt>
  4036b4:	str	x0, [sp, #40]
  4036b8:	ldr	x0, [sp, #40]
  4036bc:	cmp	x0, #0x0
  4036c0:	b.ne	4036c8 <ferror@plt+0x1fc8>  // b.any
  4036c4:	bl	403654 <ferror@plt+0x1f54>
  4036c8:	ldr	x0, [sp, #40]
  4036cc:	ldp	x29, x30, [sp], #48
  4036d0:	ret
  4036d4:	stp	x29, x30, [sp, #-48]!
  4036d8:	mov	x29, sp
  4036dc:	str	x0, [sp, #24]
  4036e0:	ldr	x0, [sp, #24]
  4036e4:	bl	4014a0 <malloc@plt>
  4036e8:	str	x0, [sp, #40]
  4036ec:	ldr	x0, [sp, #40]
  4036f0:	cmp	x0, #0x0
  4036f4:	b.ne	403704 <ferror@plt+0x2004>  // b.any
  4036f8:	ldr	x0, [sp, #24]
  4036fc:	bl	403690 <ferror@plt+0x1f90>
  403700:	str	x0, [sp, #40]
  403704:	ldr	x0, [sp, #40]
  403708:	ldp	x29, x30, [sp], #48
  40370c:	ret
  403710:	stp	x29, x30, [sp, #-48]!
  403714:	mov	x29, sp
  403718:	str	x0, [sp, #24]
  40371c:	str	x1, [sp, #16]
  403720:	mov	x2, #0x0                   	// #0
  403724:	ldr	x1, [sp, #24]
  403728:	ldr	x0, [sp, #16]
  40372c:	umulh	x0, x1, x0
  403730:	cmp	x0, #0x0
  403734:	b.eq	40373c <ferror@plt+0x203c>  // b.none
  403738:	mov	x2, #0x1                   	// #1
  40373c:	mov	x0, x2
  403740:	cmp	x0, #0x0
  403744:	b.eq	40374c <ferror@plt+0x204c>  // b.none
  403748:	bl	403654 <ferror@plt+0x1f54>
  40374c:	ldr	x1, [sp, #24]
  403750:	ldr	x0, [sp, #16]
  403754:	mul	x0, x1, x0
  403758:	str	x0, [sp, #32]
  40375c:	ldr	x0, [sp, #32]
  403760:	bl	4014a0 <malloc@plt>
  403764:	str	x0, [sp, #40]
  403768:	ldr	x0, [sp, #40]
  40376c:	cmp	x0, #0x0
  403770:	b.ne	403780 <ferror@plt+0x2080>  // b.any
  403774:	ldr	x0, [sp, #32]
  403778:	bl	403690 <ferror@plt+0x1f90>
  40377c:	str	x0, [sp, #40]
  403780:	ldr	x0, [sp, #40]
  403784:	ldp	x29, x30, [sp], #48
  403788:	ret
  40378c:	stp	x29, x30, [sp, #-48]!
  403790:	mov	x29, sp
  403794:	str	x0, [sp, #24]
  403798:	ldr	x0, [sp, #24]
  40379c:	bl	4036d4 <ferror@plt+0x1fd4>
  4037a0:	str	x0, [sp, #40]
  4037a4:	ldr	x2, [sp, #24]
  4037a8:	mov	w1, #0x0                   	// #0
  4037ac:	ldr	x0, [sp, #40]
  4037b0:	bl	4014f0 <memset@plt>
  4037b4:	ldr	x0, [sp, #40]
  4037b8:	ldp	x29, x30, [sp], #48
  4037bc:	ret
  4037c0:	stp	x29, x30, [sp, #-48]!
  4037c4:	mov	x29, sp
  4037c8:	str	x0, [sp, #24]
  4037cc:	str	x1, [sp, #16]
  4037d0:	ldr	x1, [sp, #16]
  4037d4:	ldr	x0, [sp, #24]
  4037d8:	bl	401500 <calloc@plt>
  4037dc:	str	x0, [sp, #40]
  4037e0:	ldr	x0, [sp, #40]
  4037e4:	cmp	x0, #0x0
  4037e8:	b.ne	4037f8 <ferror@plt+0x20f8>  // b.any
  4037ec:	ldr	x0, [sp, #24]
  4037f0:	bl	403690 <ferror@plt+0x1f90>
  4037f4:	str	x0, [sp, #40]
  4037f8:	ldr	x0, [sp, #40]
  4037fc:	ldp	x29, x30, [sp], #48
  403800:	ret
  403804:	stp	x29, x30, [sp, #-32]!
  403808:	mov	x29, sp
  40380c:	str	x0, [sp, #24]
  403810:	str	x1, [sp, #16]
  403814:	ldr	x0, [sp, #24]
  403818:	cmp	x0, #0x0
  40381c:	b.ne	40382c <ferror@plt+0x212c>  // b.any
  403820:	ldr	x0, [sp, #16]
  403824:	bl	4036d4 <ferror@plt+0x1fd4>
  403828:	b	403858 <ferror@plt+0x2158>
  40382c:	ldr	x1, [sp, #16]
  403830:	ldr	x0, [sp, #24]
  403834:	bl	401510 <realloc@plt>
  403838:	str	x0, [sp, #24]
  40383c:	ldr	x0, [sp, #24]
  403840:	cmp	x0, #0x0
  403844:	b.ne	403854 <ferror@plt+0x2154>  // b.any
  403848:	ldr	x0, [sp, #16]
  40384c:	bl	403690 <ferror@plt+0x1f90>
  403850:	str	x0, [sp, #24]
  403854:	ldr	x0, [sp, #24]
  403858:	ldp	x29, x30, [sp], #32
  40385c:	ret
  403860:	stp	x29, x30, [sp, #-80]!
  403864:	mov	x29, sp
  403868:	str	x0, [sp, #56]
  40386c:	str	x1, [sp, #48]
  403870:	str	x2, [sp, #40]
  403874:	str	x3, [sp, #32]
  403878:	str	x4, [sp, #24]
  40387c:	ldr	x4, [sp, #24]
  403880:	ldr	x3, [sp, #32]
  403884:	ldr	x2, [sp, #40]
  403888:	ldr	x1, [sp, #48]
  40388c:	ldr	x0, [sp, #56]
  403890:	bl	40513c <ferror@plt+0x3a3c>
  403894:	str	w0, [sp, #76]
  403898:	ldr	w0, [sp, #76]
  40389c:	cmp	w0, #0x0
  4038a0:	b.ge	4038b8 <ferror@plt+0x21b8>  // b.tcont
  4038a4:	bl	4016a0 <__errno_location@plt>
  4038a8:	ldr	w0, [x0]
  4038ac:	cmp	w0, #0xc
  4038b0:	b.ne	4038b8 <ferror@plt+0x21b8>  // b.any
  4038b4:	bl	403654 <ferror@plt+0x1f54>
  4038b8:	ldr	w0, [sp, #76]
  4038bc:	ldp	x29, x30, [sp], #80
  4038c0:	ret
  4038c4:	stp	x29, x30, [sp, #-48]!
  4038c8:	mov	x29, sp
  4038cc:	str	x0, [sp, #24]
  4038d0:	str	x1, [sp, #16]
  4038d4:	ldr	x1, [sp, #16]
  4038d8:	ldr	x0, [sp, #24]
  4038dc:	bl	405498 <ferror@plt+0x3d98>
  4038e0:	str	x0, [sp, #40]
  4038e4:	ldr	x0, [sp, #40]
  4038e8:	cmp	x0, #0x0
  4038ec:	b.ne	403904 <ferror@plt+0x2204>  // b.any
  4038f0:	bl	4016a0 <__errno_location@plt>
  4038f4:	ldr	w0, [x0]
  4038f8:	cmp	w0, #0xc
  4038fc:	b.ne	403904 <ferror@plt+0x2204>  // b.any
  403900:	bl	403654 <ferror@plt+0x1f54>
  403904:	ldr	x0, [sp, #40]
  403908:	ldp	x29, x30, [sp], #48
  40390c:	ret
  403910:	stp	x29, x30, [sp, #-64]!
  403914:	mov	x29, sp
  403918:	str	x0, [sp, #40]
  40391c:	str	x1, [sp, #32]
  403920:	str	x2, [sp, #24]
  403924:	ldr	x2, [sp, #24]
  403928:	ldr	x1, [sp, #32]
  40392c:	ldr	x0, [sp, #40]
  403930:	bl	4057e8 <ferror@plt+0x40e8>
  403934:	str	x0, [sp, #56]
  403938:	ldr	x0, [sp, #56]
  40393c:	cmp	x0, #0x0
  403940:	b.ne	403958 <ferror@plt+0x2258>  // b.any
  403944:	bl	4016a0 <__errno_location@plt>
  403948:	ldr	w0, [x0]
  40394c:	cmp	w0, #0xc
  403950:	b.ne	403958 <ferror@plt+0x2258>  // b.any
  403954:	bl	403654 <ferror@plt+0x1f54>
  403958:	ldr	x0, [sp, #56]
  40395c:	ldp	x29, x30, [sp], #64
  403960:	ret
  403964:	stp	x29, x30, [sp, #-64]!
  403968:	mov	x29, sp
  40396c:	stp	x19, x20, [sp, #16]
  403970:	str	x0, [sp, #40]
  403974:	str	x1, [sp, #32]
  403978:	ldr	x20, [sp, #40]
  40397c:	ldr	x19, [sp, #32]
  403980:	cmp	x20, x19
  403984:	b.ne	403990 <ferror@plt+0x2290>  // b.any
  403988:	mov	w0, #0x0                   	// #0
  40398c:	b	4039e0 <ferror@plt+0x22e0>
  403990:	ldrb	w0, [x20]
  403994:	bl	405d3c <ferror@plt+0x463c>
  403998:	strb	w0, [sp, #63]
  40399c:	ldrb	w0, [x19]
  4039a0:	bl	405d3c <ferror@plt+0x463c>
  4039a4:	strb	w0, [sp, #62]
  4039a8:	ldrb	w0, [sp, #63]
  4039ac:	cmp	w0, #0x0
  4039b0:	b.eq	4039d0 <ferror@plt+0x22d0>  // b.none
  4039b4:	add	x20, x20, #0x1
  4039b8:	add	x19, x19, #0x1
  4039bc:	ldrb	w1, [sp, #63]
  4039c0:	ldrb	w0, [sp, #62]
  4039c4:	cmp	w1, w0
  4039c8:	b.eq	403990 <ferror@plt+0x2290>  // b.none
  4039cc:	b	4039d4 <ferror@plt+0x22d4>
  4039d0:	nop
  4039d4:	ldrb	w1, [sp, #63]
  4039d8:	ldrb	w0, [sp, #62]
  4039dc:	sub	w0, w1, w0
  4039e0:	ldp	x19, x20, [sp, #16]
  4039e4:	ldp	x29, x30, [sp], #64
  4039e8:	ret
  4039ec:	stp	x29, x30, [sp, #-32]!
  4039f0:	mov	x29, sp
  4039f4:	mov	w0, #0xe                   	// #14
  4039f8:	bl	401490 <nl_langinfo@plt>
  4039fc:	str	x0, [sp, #24]
  403a00:	ldr	x0, [sp, #24]
  403a04:	cmp	x0, #0x0
  403a08:	b.ne	403a18 <ferror@plt+0x2318>  // b.any
  403a0c:	adrp	x0, 406000 <ferror@plt+0x4900>
  403a10:	add	x0, x0, #0x930
  403a14:	str	x0, [sp, #24]
  403a18:	ldr	x0, [sp, #24]
  403a1c:	ldrb	w0, [x0]
  403a20:	cmp	w0, #0x0
  403a24:	b.ne	403a34 <ferror@plt+0x2334>  // b.any
  403a28:	adrp	x0, 406000 <ferror@plt+0x4900>
  403a2c:	add	x0, x0, #0x938
  403a30:	str	x0, [sp, #24]
  403a34:	ldr	x0, [sp, #24]
  403a38:	ldp	x29, x30, [sp], #32
  403a3c:	ret
  403a40:	stp	x29, x30, [sp, #-32]!
  403a44:	mov	x29, sp
  403a48:	str	x0, [sp, #24]
  403a4c:	ldr	x0, [sp, #24]
  403a50:	ldrb	w0, [x0, #20]
  403a54:	cmp	w0, #0x0
  403a58:	b.ne	403c70 <ferror@plt+0x2570>  // b.any
  403a5c:	ldr	x0, [sp, #24]
  403a60:	ldrb	w0, [x0, #8]
  403a64:	cmp	w0, #0x0
  403a68:	b.ne	403b00 <ferror@plt+0x2400>  // b.any
  403a6c:	ldr	x0, [sp, #24]
  403a70:	ldr	x0, [x0, #24]
  403a74:	ldrb	w0, [x0]
  403a78:	bl	405ff8 <ferror@plt+0x48f8>
  403a7c:	and	w0, w0, #0xff
  403a80:	cmp	w0, #0x0
  403a84:	b.eq	403abc <ferror@plt+0x23bc>  // b.none
  403a88:	ldr	x0, [sp, #24]
  403a8c:	mov	x1, #0x1                   	// #1
  403a90:	str	x1, [x0, #32]
  403a94:	ldr	x0, [sp, #24]
  403a98:	ldr	x0, [x0, #24]
  403a9c:	ldrb	w0, [x0]
  403aa0:	mov	w1, w0
  403aa4:	ldr	x0, [sp, #24]
  403aa8:	str	w1, [x0, #44]
  403aac:	ldr	x0, [sp, #24]
  403ab0:	mov	w1, #0x1                   	// #1
  403ab4:	strb	w1, [x0, #40]
  403ab8:	b	403c60 <ferror@plt+0x2560>
  403abc:	ldr	x0, [sp, #24]
  403ac0:	add	x0, x0, #0xc
  403ac4:	bl	401570 <mbsinit@plt>
  403ac8:	cmp	w0, #0x0
  403acc:	b.ne	403af0 <ferror@plt+0x23f0>  // b.any
  403ad0:	adrp	x0, 406000 <ferror@plt+0x4900>
  403ad4:	add	x3, x0, #0x998
  403ad8:	mov	w2, #0x8e                  	// #142
  403adc:	adrp	x0, 406000 <ferror@plt+0x4900>
  403ae0:	add	x1, x0, #0x940
  403ae4:	adrp	x0, 406000 <ferror@plt+0x4900>
  403ae8:	add	x0, x0, #0x950
  403aec:	bl	401690 <__assert_fail@plt>
  403af0:	ldr	x0, [sp, #24]
  403af4:	mov	w1, #0x1                   	// #1
  403af8:	strb	w1, [x0, #8]
  403afc:	b	403b04 <ferror@plt+0x2404>
  403b00:	nop
  403b04:	ldr	x0, [sp, #24]
  403b08:	add	x4, x0, #0x2c
  403b0c:	ldr	x0, [sp, #24]
  403b10:	ldr	x5, [x0, #24]
  403b14:	ldr	x0, [sp, #24]
  403b18:	ldr	x1, [x0]
  403b1c:	ldr	x0, [sp, #24]
  403b20:	ldr	x0, [x0, #24]
  403b24:	sub	x0, x1, x0
  403b28:	mov	x1, x0
  403b2c:	ldr	x0, [sp, #24]
  403b30:	add	x0, x0, #0xc
  403b34:	mov	x3, x0
  403b38:	mov	x2, x1
  403b3c:	mov	x1, x5
  403b40:	mov	x0, x4
  403b44:	bl	405950 <ferror@plt+0x4250>
  403b48:	mov	x1, x0
  403b4c:	ldr	x0, [sp, #24]
  403b50:	str	x1, [x0, #32]
  403b54:	ldr	x0, [sp, #24]
  403b58:	ldr	x0, [x0, #32]
  403b5c:	cmn	x0, #0x1
  403b60:	b.ne	403b7c <ferror@plt+0x247c>  // b.any
  403b64:	ldr	x0, [sp, #24]
  403b68:	mov	x1, #0x1                   	// #1
  403b6c:	str	x1, [x0, #32]
  403b70:	ldr	x0, [sp, #24]
  403b74:	strb	wzr, [x0, #40]
  403b78:	b	403c60 <ferror@plt+0x2560>
  403b7c:	ldr	x0, [sp, #24]
  403b80:	ldr	x0, [x0, #32]
  403b84:	cmn	x0, #0x2
  403b88:	b.ne	403bb8 <ferror@plt+0x24b8>  // b.any
  403b8c:	ldr	x0, [sp, #24]
  403b90:	ldr	x1, [x0]
  403b94:	ldr	x0, [sp, #24]
  403b98:	ldr	x0, [x0, #24]
  403b9c:	sub	x0, x1, x0
  403ba0:	mov	x1, x0
  403ba4:	ldr	x0, [sp, #24]
  403ba8:	str	x1, [x0, #32]
  403bac:	ldr	x0, [sp, #24]
  403bb0:	strb	wzr, [x0, #40]
  403bb4:	b	403c60 <ferror@plt+0x2560>
  403bb8:	ldr	x0, [sp, #24]
  403bbc:	ldr	x0, [x0, #32]
  403bc0:	cmp	x0, #0x0
  403bc4:	b.ne	403c38 <ferror@plt+0x2538>  // b.any
  403bc8:	ldr	x0, [sp, #24]
  403bcc:	mov	x1, #0x1                   	// #1
  403bd0:	str	x1, [x0, #32]
  403bd4:	ldr	x0, [sp, #24]
  403bd8:	ldr	x0, [x0, #24]
  403bdc:	ldrb	w0, [x0]
  403be0:	cmp	w0, #0x0
  403be4:	b.eq	403c08 <ferror@plt+0x2508>  // b.none
  403be8:	adrp	x0, 406000 <ferror@plt+0x4900>
  403bec:	add	x3, x0, #0x998
  403bf0:	mov	w2, #0xa9                  	// #169
  403bf4:	adrp	x0, 406000 <ferror@plt+0x4900>
  403bf8:	add	x1, x0, #0x940
  403bfc:	adrp	x0, 406000 <ferror@plt+0x4900>
  403c00:	add	x0, x0, #0x968
  403c04:	bl	401690 <__assert_fail@plt>
  403c08:	ldr	x0, [sp, #24]
  403c0c:	ldr	w0, [x0, #44]
  403c10:	cmp	w0, #0x0
  403c14:	b.eq	403c38 <ferror@plt+0x2538>  // b.none
  403c18:	adrp	x0, 406000 <ferror@plt+0x4900>
  403c1c:	add	x3, x0, #0x998
  403c20:	mov	w2, #0xaa                  	// #170
  403c24:	adrp	x0, 406000 <ferror@plt+0x4900>
  403c28:	add	x1, x0, #0x940
  403c2c:	adrp	x0, 406000 <ferror@plt+0x4900>
  403c30:	add	x0, x0, #0x980
  403c34:	bl	401690 <__assert_fail@plt>
  403c38:	ldr	x0, [sp, #24]
  403c3c:	mov	w1, #0x1                   	// #1
  403c40:	strb	w1, [x0, #40]
  403c44:	ldr	x0, [sp, #24]
  403c48:	add	x0, x0, #0xc
  403c4c:	bl	401570 <mbsinit@plt>
  403c50:	cmp	w0, #0x0
  403c54:	b.eq	403c60 <ferror@plt+0x2560>  // b.none
  403c58:	ldr	x0, [sp, #24]
  403c5c:	strb	wzr, [x0, #8]
  403c60:	ldr	x0, [sp, #24]
  403c64:	mov	w1, #0x1                   	// #1
  403c68:	strb	w1, [x0, #20]
  403c6c:	b	403c74 <ferror@plt+0x2574>
  403c70:	nop
  403c74:	ldp	x29, x30, [sp], #32
  403c78:	ret
  403c7c:	sub	sp, sp, #0x10
  403c80:	str	x0, [sp, #8]
  403c84:	str	x1, [sp]
  403c88:	ldr	x0, [sp, #8]
  403c8c:	ldr	x1, [x0, #24]
  403c90:	ldr	x0, [sp]
  403c94:	add	x1, x1, x0
  403c98:	ldr	x0, [sp, #8]
  403c9c:	str	x1, [x0, #24]
  403ca0:	ldr	x0, [sp, #8]
  403ca4:	ldr	x1, [x0]
  403ca8:	ldr	x0, [sp]
  403cac:	add	x1, x1, x0
  403cb0:	ldr	x0, [sp, #8]
  403cb4:	str	x1, [x0]
  403cb8:	nop
  403cbc:	add	sp, sp, #0x10
  403cc0:	ret
  403cc4:	stp	x29, x30, [sp, #-32]!
  403cc8:	mov	x29, sp
  403ccc:	str	x0, [sp, #24]
  403cd0:	str	x1, [sp, #16]
  403cd4:	ldr	x0, [sp, #16]
  403cd8:	ldr	x1, [x0]
  403cdc:	ldr	x0, [sp, #24]
  403ce0:	str	x1, [x0]
  403ce4:	ldr	x0, [sp, #16]
  403ce8:	ldrb	w1, [x0, #8]
  403cec:	ldr	x0, [sp, #24]
  403cf0:	strb	w1, [x0, #8]
  403cf4:	ldr	x0, [sp, #24]
  403cf8:	ldrb	w0, [x0, #8]
  403cfc:	cmp	w0, #0x0
  403d00:	b.eq	403d20 <ferror@plt+0x2620>  // b.none
  403d04:	ldr	x0, [sp, #24]
  403d08:	add	x0, x0, #0xc
  403d0c:	ldr	x1, [sp, #16]
  403d10:	add	x1, x1, #0xc
  403d14:	ldr	x1, [x1]
  403d18:	str	x1, [x0]
  403d1c:	b	403d34 <ferror@plt+0x2634>
  403d20:	ldr	x0, [sp, #24]
  403d24:	add	x0, x0, #0xc
  403d28:	mov	x2, #0x8                   	// #8
  403d2c:	mov	w1, #0x0                   	// #0
  403d30:	bl	4014f0 <memset@plt>
  403d34:	ldr	x0, [sp, #16]
  403d38:	ldrb	w1, [x0, #20]
  403d3c:	ldr	x0, [sp, #24]
  403d40:	strb	w1, [x0, #20]
  403d44:	ldr	x0, [sp, #24]
  403d48:	add	x2, x0, #0x18
  403d4c:	ldr	x0, [sp, #16]
  403d50:	add	x0, x0, #0x18
  403d54:	mov	x1, x0
  403d58:	mov	x0, x2
  403d5c:	bl	405f3c <ferror@plt+0x483c>
  403d60:	nop
  403d64:	ldp	x29, x30, [sp], #32
  403d68:	ret
  403d6c:	stp	x29, x30, [sp, #-112]!
  403d70:	mov	x29, sp
  403d74:	str	x0, [x29, #40]
  403d78:	str	x1, [x29, #32]
  403d7c:	str	x2, [x29, #24]
  403d80:	str	x3, [x29, #16]
  403d84:	ldr	x0, [x29, #24]
  403d88:	str	x0, [x29, #64]
  403d8c:	mov	x0, #0x0                   	// #0
  403d90:	ldr	x1, [x29, #64]
  403d94:	lsl	x1, x1, #3
  403d98:	ldr	x2, [x29, #64]
  403d9c:	lsr	x2, x2, #61
  403da0:	cmp	x2, #0x0
  403da4:	b.eq	403dac <ferror@plt+0x26ac>  // b.none
  403da8:	mov	x0, #0x1                   	// #1
  403dac:	cmp	x1, #0x0
  403db0:	b.ge	403db8 <ferror@plt+0x26b8>  // b.tcont
  403db4:	mov	x0, #0x1                   	// #1
  403db8:	and	w0, w0, #0x1
  403dbc:	and	w0, w0, #0xff
  403dc0:	eor	w0, w0, #0x1
  403dc4:	and	w0, w0, #0xff
  403dc8:	cmp	w0, #0x0
  403dcc:	b.eq	403e2c <ferror@plt+0x272c>  // b.none
  403dd0:	ldr	x0, [x29, #64]
  403dd4:	lsl	x0, x0, #3
  403dd8:	cmp	x0, #0xfa0
  403ddc:	b.hi	403e1c <ferror@plt+0x271c>  // b.pmore
  403de0:	ldr	x0, [x29, #64]
  403de4:	add	x0, x0, #0x4
  403de8:	lsl	x0, x0, #3
  403dec:	sub	x0, x0, #0x1
  403df0:	add	x0, x0, #0xf
  403df4:	lsr	x0, x0, #4
  403df8:	lsl	x0, x0, #4
  403dfc:	sub	sp, sp, x0
  403e00:	mov	x0, sp
  403e04:	add	x0, x0, #0xf
  403e08:	lsr	x0, x0, #4
  403e0c:	lsl	x0, x0, #4
  403e10:	add	x0, x0, #0x1f
  403e14:	and	x0, x0, #0xffffffffffffffe0
  403e18:	b	403e30 <ferror@plt+0x2730>
  403e1c:	ldr	x0, [x29, #64]
  403e20:	lsl	x0, x0, #3
  403e24:	bl	405e0c <ferror@plt+0x470c>
  403e28:	b	403e30 <ferror@plt+0x2730>
  403e2c:	mov	x0, #0x0                   	// #0
  403e30:	str	x0, [x29, #56]
  403e34:	ldr	x0, [x29, #56]
  403e38:	cmp	x0, #0x0
  403e3c:	b.ne	403e48 <ferror@plt+0x2748>  // b.any
  403e40:	mov	w0, #0x0                   	// #0
  403e44:	b	404030 <ferror@plt+0x2930>
  403e48:	ldr	x0, [x29, #56]
  403e4c:	add	x0, x0, #0x8
  403e50:	mov	x1, #0x1                   	// #1
  403e54:	str	x1, [x0]
  403e58:	str	xzr, [x29, #96]
  403e5c:	mov	x0, #0x2                   	// #2
  403e60:	str	x0, [x29, #104]
  403e64:	b	403f24 <ferror@plt+0x2824>
  403e68:	ldr	x0, [x29, #104]
  403e6c:	sub	x0, x0, #0x1
  403e70:	ldr	x1, [x29, #32]
  403e74:	add	x0, x1, x0
  403e78:	ldrb	w0, [x0]
  403e7c:	strb	w0, [x29, #55]
  403e80:	ldr	x1, [x29, #32]
  403e84:	ldr	x0, [x29, #96]
  403e88:	add	x0, x1, x0
  403e8c:	ldrb	w0, [x0]
  403e90:	ldrb	w1, [x29, #55]
  403e94:	cmp	w1, w0
  403e98:	b.ne	403ecc <ferror@plt+0x27cc>  // b.any
  403e9c:	ldr	x0, [x29, #96]
  403ea0:	add	x0, x0, #0x1
  403ea4:	str	x0, [x29, #96]
  403ea8:	ldr	x0, [x29, #104]
  403eac:	lsl	x0, x0, #3
  403eb0:	ldr	x1, [x29, #56]
  403eb4:	add	x0, x1, x0
  403eb8:	ldr	x2, [x29, #104]
  403ebc:	ldr	x1, [x29, #96]
  403ec0:	sub	x1, x2, x1
  403ec4:	str	x1, [x0]
  403ec8:	b	403f18 <ferror@plt+0x2818>
  403ecc:	ldr	x0, [x29, #96]
  403ed0:	cmp	x0, #0x0
  403ed4:	b.ne	403ef4 <ferror@plt+0x27f4>  // b.any
  403ed8:	ldr	x0, [x29, #104]
  403edc:	lsl	x0, x0, #3
  403ee0:	ldr	x1, [x29, #56]
  403ee4:	add	x0, x1, x0
  403ee8:	ldr	x1, [x29, #104]
  403eec:	str	x1, [x0]
  403ef0:	b	403f18 <ferror@plt+0x2818>
  403ef4:	ldr	x0, [x29, #96]
  403ef8:	lsl	x0, x0, #3
  403efc:	ldr	x1, [x29, #56]
  403f00:	add	x0, x1, x0
  403f04:	ldr	x0, [x0]
  403f08:	ldr	x1, [x29, #96]
  403f0c:	sub	x0, x1, x0
  403f10:	str	x0, [x29, #96]
  403f14:	b	403e80 <ferror@plt+0x2780>
  403f18:	ldr	x0, [x29, #104]
  403f1c:	add	x0, x0, #0x1
  403f20:	str	x0, [x29, #104]
  403f24:	ldr	x1, [x29, #104]
  403f28:	ldr	x0, [x29, #64]
  403f2c:	cmp	x1, x0
  403f30:	b.cc	403e68 <ferror@plt+0x2768>  // b.lo, b.ul, b.last
  403f34:	ldr	x0, [x29, #16]
  403f38:	str	xzr, [x0]
  403f3c:	str	xzr, [x29, #88]
  403f40:	ldr	x0, [x29, #40]
  403f44:	str	x0, [x29, #80]
  403f48:	ldr	x0, [x29, #40]
  403f4c:	str	x0, [x29, #72]
  403f50:	b	404014 <ferror@plt+0x2914>
  403f54:	ldr	x1, [x29, #32]
  403f58:	ldr	x0, [x29, #88]
  403f5c:	add	x0, x1, x0
  403f60:	ldrb	w1, [x0]
  403f64:	ldr	x0, [x29, #72]
  403f68:	ldrb	w0, [x0]
  403f6c:	cmp	w1, w0
  403f70:	b.ne	403fac <ferror@plt+0x28ac>  // b.any
  403f74:	ldr	x0, [x29, #88]
  403f78:	add	x0, x0, #0x1
  403f7c:	str	x0, [x29, #88]
  403f80:	ldr	x0, [x29, #72]
  403f84:	add	x0, x0, #0x1
  403f88:	str	x0, [x29, #72]
  403f8c:	ldr	x1, [x29, #88]
  403f90:	ldr	x0, [x29, #64]
  403f94:	cmp	x1, x0
  403f98:	b.ne	404014 <ferror@plt+0x2914>  // b.any
  403f9c:	ldr	x0, [x29, #16]
  403fa0:	ldr	x1, [x29, #80]
  403fa4:	str	x1, [x0]
  403fa8:	b	404024 <ferror@plt+0x2924>
  403fac:	ldr	x0, [x29, #88]
  403fb0:	cmp	x0, #0x0
  403fb4:	b.eq	403ffc <ferror@plt+0x28fc>  // b.none
  403fb8:	ldr	x0, [x29, #88]
  403fbc:	lsl	x0, x0, #3
  403fc0:	ldr	x1, [x29, #56]
  403fc4:	add	x0, x1, x0
  403fc8:	ldr	x0, [x0]
  403fcc:	ldr	x1, [x29, #80]
  403fd0:	add	x0, x1, x0
  403fd4:	str	x0, [x29, #80]
  403fd8:	ldr	x0, [x29, #88]
  403fdc:	lsl	x0, x0, #3
  403fe0:	ldr	x1, [x29, #56]
  403fe4:	add	x0, x1, x0
  403fe8:	ldr	x0, [x0]
  403fec:	ldr	x1, [x29, #88]
  403ff0:	sub	x0, x1, x0
  403ff4:	str	x0, [x29, #88]
  403ff8:	b	404014 <ferror@plt+0x2914>
  403ffc:	ldr	x0, [x29, #80]
  404000:	add	x0, x0, #0x1
  404004:	str	x0, [x29, #80]
  404008:	ldr	x0, [x29, #72]
  40400c:	add	x0, x0, #0x1
  404010:	str	x0, [x29, #72]
  404014:	ldr	x0, [x29, #72]
  404018:	ldrb	w0, [x0]
  40401c:	cmp	w0, #0x0
  404020:	b.ne	403f54 <ferror@plt+0x2854>  // b.any
  404024:	ldr	x0, [x29, #56]
  404028:	bl	405e90 <ferror@plt+0x4790>
  40402c:	mov	w0, #0x1                   	// #1
  404030:	mov	sp, x29
  404034:	ldp	x29, x30, [sp], #112
  404038:	ret
  40403c:	stp	x29, x30, [sp, #-304]!
  404040:	mov	x29, sp
  404044:	stp	x20, x21, [sp, #16]
  404048:	stp	x22, x23, [sp, #32]
  40404c:	str	x0, [x29, #72]
  404050:	str	x1, [x29, #64]
  404054:	str	x2, [x29, #56]
  404058:	ldr	x0, [x29, #64]
  40405c:	bl	406044 <ferror@plt+0x4944>
  404060:	str	x0, [x29, #256]
  404064:	mov	x0, #0x0                   	// #0
  404068:	ldr	x2, [x29, #256]
  40406c:	mov	x1, #0x38                  	// #56
  404070:	mul	x3, x2, x1
  404074:	umulh	x1, x2, x1
  404078:	mov	x20, x3
  40407c:	mov	x21, x1
  404080:	mov	x22, x21
  404084:	mov	x23, #0x0                   	// #0
  404088:	cmp	x22, #0x0
  40408c:	b.eq	404094 <ferror@plt+0x2994>  // b.none
  404090:	mov	x0, #0x1                   	// #1
  404094:	cmp	x20, #0x0
  404098:	b.ge	4040a0 <ferror@plt+0x29a0>  // b.tcont
  40409c:	mov	x0, #0x1                   	// #1
  4040a0:	and	w0, w0, #0x1
  4040a4:	and	w0, w0, #0xff
  4040a8:	cmp	w0, #0x0
  4040ac:	b.ne	40412c <ferror@plt+0x2a2c>  // b.any
  4040b0:	ldr	x1, [x29, #256]
  4040b4:	mov	x0, x1
  4040b8:	lsl	x0, x0, #3
  4040bc:	sub	x0, x0, x1
  4040c0:	lsl	x0, x0, #3
  4040c4:	cmp	x0, #0xfa0
  4040c8:	b.hi	404110 <ferror@plt+0x2a10>  // b.pmore
  4040cc:	ldr	x1, [x29, #256]
  4040d0:	mov	x0, x1
  4040d4:	lsl	x0, x0, #3
  4040d8:	sub	x0, x0, x1
  4040dc:	lsl	x0, x0, #3
  4040e0:	add	x0, x0, #0x1f
  4040e4:	add	x0, x0, #0xf
  4040e8:	lsr	x0, x0, #4
  4040ec:	lsl	x0, x0, #4
  4040f0:	sub	sp, sp, x0
  4040f4:	mov	x0, sp
  4040f8:	add	x0, x0, #0xf
  4040fc:	lsr	x0, x0, #4
  404100:	lsl	x0, x0, #4
  404104:	add	x0, x0, #0x1f
  404108:	and	x0, x0, #0xffffffffffffffe0
  40410c:	b	404130 <ferror@plt+0x2a30>
  404110:	ldr	x1, [x29, #256]
  404114:	mov	x0, x1
  404118:	lsl	x0, x0, #3
  40411c:	sub	x0, x0, x1
  404120:	lsl	x0, x0, #3
  404124:	bl	405e0c <ferror@plt+0x470c>
  404128:	b	404130 <ferror@plt+0x2a30>
  40412c:	mov	x0, #0x0                   	// #0
  404130:	str	x0, [x29, #248]
  404134:	ldr	x0, [x29, #248]
  404138:	cmp	x0, #0x0
  40413c:	b.ne	404148 <ferror@plt+0x2a48>  // b.any
  404140:	mov	w0, #0x0                   	// #0
  404144:	b	404734 <ferror@plt+0x3034>
  404148:	ldr	x0, [x29, #248]
  40414c:	str	x0, [x29, #240]
  404150:	ldr	x1, [x29, #256]
  404154:	mov	x0, x1
  404158:	lsl	x0, x0, #1
  40415c:	add	x0, x0, x1
  404160:	lsl	x0, x0, #4
  404164:	mov	x1, x0
  404168:	ldr	x0, [x29, #240]
  40416c:	add	x0, x0, x1
  404170:	str	x0, [x29, #232]
  404174:	ldr	x0, [x29, #232]
  404178:	str	x0, [x29, #224]
  40417c:	str	xzr, [x29, #296]
  404180:	ldr	x0, [x29, #64]
  404184:	str	x0, [x29, #168]
  404188:	strb	wzr, [x29, #152]
  40418c:	add	x0, x29, #0x98
  404190:	add	x0, x0, #0x4
  404194:	mov	x2, #0x8                   	// #8
  404198:	mov	w1, #0x0                   	// #0
  40419c:	bl	4014f0 <memset@plt>
  4041a0:	strb	wzr, [x29, #164]
  4041a4:	b	4041fc <ferror@plt+0x2afc>
  4041a8:	ldr	x1, [x29, #296]
  4041ac:	mov	x0, x1
  4041b0:	lsl	x0, x0, #1
  4041b4:	add	x0, x0, x1
  4041b8:	lsl	x0, x0, #4
  4041bc:	mov	x1, x0
  4041c0:	ldr	x0, [x29, #240]
  4041c4:	add	x2, x0, x1
  4041c8:	add	x0, x29, #0x98
  4041cc:	add	x0, x0, #0x10
  4041d0:	mov	x1, x0
  4041d4:	mov	x0, x2
  4041d8:	bl	405f3c <ferror@plt+0x483c>
  4041dc:	ldr	x1, [x29, #168]
  4041e0:	ldr	x0, [x29, #176]
  4041e4:	add	x0, x1, x0
  4041e8:	str	x0, [x29, #168]
  4041ec:	strb	wzr, [x29, #164]
  4041f0:	ldr	x0, [x29, #296]
  4041f4:	add	x0, x0, #0x1
  4041f8:	str	x0, [x29, #296]
  4041fc:	add	x0, x29, #0x98
  404200:	bl	404e2c <ferror@plt+0x372c>
  404204:	ldrb	w0, [x29, #184]
  404208:	eor	w0, w0, #0x1
  40420c:	and	w0, w0, #0xff
  404210:	cmp	w0, #0x0
  404214:	b.ne	404224 <ferror@plt+0x2b24>  // b.any
  404218:	ldr	w0, [x29, #188]
  40421c:	cmp	w0, #0x0
  404220:	b.eq	40422c <ferror@plt+0x2b2c>  // b.none
  404224:	mov	w0, #0x1                   	// #1
  404228:	b	404230 <ferror@plt+0x2b30>
  40422c:	mov	w0, #0x0                   	// #0
  404230:	cmp	w0, #0x0
  404234:	b.ne	4041a8 <ferror@plt+0x2aa8>  // b.any
  404238:	ldr	x0, [x29, #224]
  40423c:	add	x0, x0, #0x8
  404240:	mov	x1, #0x1                   	// #1
  404244:	str	x1, [x0]
  404248:	str	xzr, [x29, #280]
  40424c:	mov	x0, #0x2                   	// #2
  404250:	str	x0, [x29, #288]
  404254:	b	404414 <ferror@plt+0x2d14>
  404258:	ldr	x1, [x29, #288]
  40425c:	mov	x0, x1
  404260:	lsl	x0, x0, #1
  404264:	add	x0, x0, x1
  404268:	lsl	x0, x0, #4
  40426c:	sub	x0, x0, #0x30
  404270:	ldr	x1, [x29, #240]
  404274:	add	x0, x1, x0
  404278:	str	x0, [x29, #216]
  40427c:	ldr	x0, [x29, #216]
  404280:	ldrb	w0, [x0, #16]
  404284:	cmp	w0, #0x0
  404288:	b.eq	4042f4 <ferror@plt+0x2bf4>  // b.none
  40428c:	ldr	x1, [x29, #280]
  404290:	mov	x0, x1
  404294:	lsl	x0, x0, #1
  404298:	add	x0, x0, x1
  40429c:	lsl	x0, x0, #4
  4042a0:	mov	x1, x0
  4042a4:	ldr	x0, [x29, #240]
  4042a8:	add	x0, x0, x1
  4042ac:	ldrb	w0, [x0, #16]
  4042b0:	cmp	w0, #0x0
  4042b4:	b.eq	4042f4 <ferror@plt+0x2bf4>  // b.none
  4042b8:	ldr	x0, [x29, #216]
  4042bc:	ldr	w2, [x0, #20]
  4042c0:	ldr	x1, [x29, #280]
  4042c4:	mov	x0, x1
  4042c8:	lsl	x0, x0, #1
  4042cc:	add	x0, x0, x1
  4042d0:	lsl	x0, x0, #4
  4042d4:	mov	x1, x0
  4042d8:	ldr	x0, [x29, #240]
  4042dc:	add	x0, x0, x1
  4042e0:	ldr	w0, [x0, #20]
  4042e4:	cmp	w2, w0
  4042e8:	cset	w0, eq  // eq = none
  4042ec:	and	w0, w0, #0xff
  4042f0:	b	404384 <ferror@plt+0x2c84>
  4042f4:	ldr	x0, [x29, #216]
  4042f8:	ldr	x2, [x0, #8]
  4042fc:	ldr	x1, [x29, #280]
  404300:	mov	x0, x1
  404304:	lsl	x0, x0, #1
  404308:	add	x0, x0, x1
  40430c:	lsl	x0, x0, #4
  404310:	mov	x1, x0
  404314:	ldr	x0, [x29, #240]
  404318:	add	x0, x0, x1
  40431c:	ldr	x0, [x0, #8]
  404320:	cmp	x2, x0
  404324:	b.ne	404378 <ferror@plt+0x2c78>  // b.any
  404328:	ldr	x0, [x29, #216]
  40432c:	ldr	x3, [x0]
  404330:	ldr	x1, [x29, #280]
  404334:	mov	x0, x1
  404338:	lsl	x0, x0, #1
  40433c:	add	x0, x0, x1
  404340:	lsl	x0, x0, #4
  404344:	mov	x1, x0
  404348:	ldr	x0, [x29, #240]
  40434c:	add	x0, x0, x1
  404350:	ldr	x1, [x0]
  404354:	ldr	x0, [x29, #216]
  404358:	ldr	x0, [x0, #8]
  40435c:	mov	x2, x0
  404360:	mov	x0, x3
  404364:	bl	401580 <memcmp@plt>
  404368:	cmp	w0, #0x0
  40436c:	b.ne	404378 <ferror@plt+0x2c78>  // b.any
  404370:	mov	w0, #0x1                   	// #1
  404374:	b	40437c <ferror@plt+0x2c7c>
  404378:	mov	w0, #0x0                   	// #0
  40437c:	and	w0, w0, #0x1
  404380:	and	w0, w0, #0xff
  404384:	cmp	w0, #0x0
  404388:	b.eq	4043bc <ferror@plt+0x2cbc>  // b.none
  40438c:	ldr	x0, [x29, #280]
  404390:	add	x0, x0, #0x1
  404394:	str	x0, [x29, #280]
  404398:	ldr	x0, [x29, #288]
  40439c:	lsl	x0, x0, #3
  4043a0:	ldr	x1, [x29, #224]
  4043a4:	add	x0, x1, x0
  4043a8:	ldr	x2, [x29, #288]
  4043ac:	ldr	x1, [x29, #280]
  4043b0:	sub	x1, x2, x1
  4043b4:	str	x1, [x0]
  4043b8:	b	404408 <ferror@plt+0x2d08>
  4043bc:	ldr	x0, [x29, #280]
  4043c0:	cmp	x0, #0x0
  4043c4:	b.ne	4043e4 <ferror@plt+0x2ce4>  // b.any
  4043c8:	ldr	x0, [x29, #288]
  4043cc:	lsl	x0, x0, #3
  4043d0:	ldr	x1, [x29, #224]
  4043d4:	add	x0, x1, x0
  4043d8:	ldr	x1, [x29, #288]
  4043dc:	str	x1, [x0]
  4043e0:	b	404408 <ferror@plt+0x2d08>
  4043e4:	ldr	x0, [x29, #280]
  4043e8:	lsl	x0, x0, #3
  4043ec:	ldr	x1, [x29, #224]
  4043f0:	add	x0, x1, x0
  4043f4:	ldr	x0, [x0]
  4043f8:	ldr	x1, [x29, #280]
  4043fc:	sub	x0, x1, x0
  404400:	str	x0, [x29, #280]
  404404:	b	40427c <ferror@plt+0x2b7c>
  404408:	ldr	x0, [x29, #288]
  40440c:	add	x0, x0, #0x1
  404410:	str	x0, [x29, #288]
  404414:	ldr	x1, [x29, #288]
  404418:	ldr	x0, [x29, #256]
  40441c:	cmp	x1, x0
  404420:	b.cc	404258 <ferror@plt+0x2b58>  // b.lo, b.ul, b.last
  404424:	ldr	x0, [x29, #56]
  404428:	str	xzr, [x0]
  40442c:	str	xzr, [x29, #272]
  404430:	ldr	x0, [x29, #72]
  404434:	str	x0, [x29, #104]
  404438:	strb	wzr, [x29, #88]
  40443c:	add	x0, x29, #0x58
  404440:	add	x0, x0, #0x4
  404444:	mov	x2, #0x8                   	// #8
  404448:	mov	w1, #0x0                   	// #0
  40444c:	bl	4014f0 <memset@plt>
  404450:	strb	wzr, [x29, #100]
  404454:	ldr	x0, [x29, #72]
  404458:	str	x0, [x29, #168]
  40445c:	strb	wzr, [x29, #152]
  404460:	add	x0, x29, #0x98
  404464:	add	x0, x0, #0x4
  404468:	mov	x2, #0x8                   	// #8
  40446c:	mov	w1, #0x0                   	// #0
  404470:	bl	4014f0 <memset@plt>
  404474:	strb	wzr, [x29, #164]
  404478:	b	4046ec <ferror@plt+0x2fec>
  40447c:	ldr	x1, [x29, #272]
  404480:	mov	x0, x1
  404484:	lsl	x0, x0, #1
  404488:	add	x0, x0, x1
  40448c:	lsl	x0, x0, #4
  404490:	mov	x1, x0
  404494:	ldr	x0, [x29, #240]
  404498:	add	x0, x0, x1
  40449c:	ldrb	w0, [x0, #16]
  4044a0:	cmp	w0, #0x0
  4044a4:	b.eq	4044ec <ferror@plt+0x2dec>  // b.none
  4044a8:	ldrb	w0, [x29, #184]
  4044ac:	cmp	w0, #0x0
  4044b0:	b.eq	4044ec <ferror@plt+0x2dec>  // b.none
  4044b4:	ldr	x1, [x29, #272]
  4044b8:	mov	x0, x1
  4044bc:	lsl	x0, x0, #1
  4044c0:	add	x0, x0, x1
  4044c4:	lsl	x0, x0, #4
  4044c8:	mov	x1, x0
  4044cc:	ldr	x0, [x29, #240]
  4044d0:	add	x0, x0, x1
  4044d4:	ldr	w1, [x0, #20]
  4044d8:	ldr	w0, [x29, #188]
  4044dc:	cmp	w1, w0
  4044e0:	cset	w0, eq  // eq = none
  4044e4:	and	w0, w0, #0xff
  4044e8:	b	404594 <ferror@plt+0x2e94>
  4044ec:	ldr	x1, [x29, #272]
  4044f0:	mov	x0, x1
  4044f4:	lsl	x0, x0, #1
  4044f8:	add	x0, x0, x1
  4044fc:	lsl	x0, x0, #4
  404500:	mov	x1, x0
  404504:	ldr	x0, [x29, #240]
  404508:	add	x0, x0, x1
  40450c:	ldr	x1, [x0, #8]
  404510:	ldr	x0, [x29, #176]
  404514:	cmp	x1, x0
  404518:	b.ne	404588 <ferror@plt+0x2e88>  // b.any
  40451c:	ldr	x1, [x29, #272]
  404520:	mov	x0, x1
  404524:	lsl	x0, x0, #1
  404528:	add	x0, x0, x1
  40452c:	lsl	x0, x0, #4
  404530:	mov	x1, x0
  404534:	ldr	x0, [x29, #240]
  404538:	add	x0, x0, x1
  40453c:	ldr	x3, [x0]
  404540:	ldr	x4, [x29, #168]
  404544:	ldr	x1, [x29, #272]
  404548:	mov	x0, x1
  40454c:	lsl	x0, x0, #1
  404550:	add	x0, x0, x1
  404554:	lsl	x0, x0, #4
  404558:	mov	x1, x0
  40455c:	ldr	x0, [x29, #240]
  404560:	add	x0, x0, x1
  404564:	ldr	x0, [x0, #8]
  404568:	mov	x2, x0
  40456c:	mov	x1, x4
  404570:	mov	x0, x3
  404574:	bl	401580 <memcmp@plt>
  404578:	cmp	w0, #0x0
  40457c:	b.ne	404588 <ferror@plt+0x2e88>  // b.any
  404580:	mov	w0, #0x1                   	// #1
  404584:	b	40458c <ferror@plt+0x2e8c>
  404588:	mov	w0, #0x0                   	// #0
  40458c:	and	w0, w0, #0x1
  404590:	and	w0, w0, #0xff
  404594:	cmp	w0, #0x0
  404598:	b.eq	4045dc <ferror@plt+0x2edc>  // b.none
  40459c:	ldr	x0, [x29, #272]
  4045a0:	add	x0, x0, #0x1
  4045a4:	str	x0, [x29, #272]
  4045a8:	ldr	x1, [x29, #168]
  4045ac:	ldr	x0, [x29, #176]
  4045b0:	add	x0, x1, x0
  4045b4:	str	x0, [x29, #168]
  4045b8:	strb	wzr, [x29, #164]
  4045bc:	ldr	x1, [x29, #272]
  4045c0:	ldr	x0, [x29, #256]
  4045c4:	cmp	x1, x0
  4045c8:	b.ne	4046ec <ferror@plt+0x2fec>  // b.any
  4045cc:	ldr	x1, [x29, #104]
  4045d0:	ldr	x0, [x29, #56]
  4045d4:	str	x1, [x0]
  4045d8:	b	404728 <ferror@plt+0x3028>
  4045dc:	ldr	x0, [x29, #272]
  4045e0:	cmp	x0, #0x0
  4045e4:	b.eq	404684 <ferror@plt+0x2f84>  // b.none
  4045e8:	ldr	x0, [x29, #272]
  4045ec:	lsl	x0, x0, #3
  4045f0:	ldr	x1, [x29, #224]
  4045f4:	add	x0, x1, x0
  4045f8:	ldr	x0, [x0]
  4045fc:	str	x0, [x29, #264]
  404600:	ldr	x1, [x29, #272]
  404604:	ldr	x0, [x29, #264]
  404608:	sub	x0, x1, x0
  40460c:	str	x0, [x29, #272]
  404610:	b	404674 <ferror@plt+0x2f74>
  404614:	add	x0, x29, #0x58
  404618:	bl	404e2c <ferror@plt+0x372c>
  40461c:	ldrb	w0, [x29, #120]
  404620:	eor	w0, w0, #0x1
  404624:	and	w0, w0, #0xff
  404628:	cmp	w0, #0x0
  40462c:	b.ne	40463c <ferror@plt+0x2f3c>  // b.any
  404630:	ldr	w0, [x29, #124]
  404634:	cmp	w0, #0x0
  404638:	b.eq	404644 <ferror@plt+0x2f44>  // b.none
  40463c:	mov	w0, #0x1                   	// #1
  404640:	b	404648 <ferror@plt+0x2f48>
  404644:	mov	w0, #0x0                   	// #0
  404648:	cmp	w0, #0x0
  40464c:	b.ne	404654 <ferror@plt+0x2f54>  // b.any
  404650:	bl	401560 <abort@plt>
  404654:	ldr	x1, [x29, #104]
  404658:	ldr	x0, [x29, #112]
  40465c:	add	x0, x1, x0
  404660:	str	x0, [x29, #104]
  404664:	strb	wzr, [x29, #100]
  404668:	ldr	x0, [x29, #264]
  40466c:	sub	x0, x0, #0x1
  404670:	str	x0, [x29, #264]
  404674:	ldr	x0, [x29, #264]
  404678:	cmp	x0, #0x0
  40467c:	b.ne	404614 <ferror@plt+0x2f14>  // b.any
  404680:	b	4046ec <ferror@plt+0x2fec>
  404684:	add	x0, x29, #0x58
  404688:	bl	404e2c <ferror@plt+0x372c>
  40468c:	ldrb	w0, [x29, #120]
  404690:	eor	w0, w0, #0x1
  404694:	and	w0, w0, #0xff
  404698:	cmp	w0, #0x0
  40469c:	b.ne	4046ac <ferror@plt+0x2fac>  // b.any
  4046a0:	ldr	w0, [x29, #124]
  4046a4:	cmp	w0, #0x0
  4046a8:	b.eq	4046b4 <ferror@plt+0x2fb4>  // b.none
  4046ac:	mov	w0, #0x1                   	// #1
  4046b0:	b	4046b8 <ferror@plt+0x2fb8>
  4046b4:	mov	w0, #0x0                   	// #0
  4046b8:	cmp	w0, #0x0
  4046bc:	b.ne	4046c4 <ferror@plt+0x2fc4>  // b.any
  4046c0:	bl	401560 <abort@plt>
  4046c4:	ldr	x1, [x29, #104]
  4046c8:	ldr	x0, [x29, #112]
  4046cc:	add	x0, x1, x0
  4046d0:	str	x0, [x29, #104]
  4046d4:	strb	wzr, [x29, #100]
  4046d8:	ldr	x1, [x29, #168]
  4046dc:	ldr	x0, [x29, #176]
  4046e0:	add	x0, x1, x0
  4046e4:	str	x0, [x29, #168]
  4046e8:	strb	wzr, [x29, #164]
  4046ec:	add	x0, x29, #0x98
  4046f0:	bl	404e2c <ferror@plt+0x372c>
  4046f4:	ldrb	w0, [x29, #184]
  4046f8:	eor	w0, w0, #0x1
  4046fc:	and	w0, w0, #0xff
  404700:	cmp	w0, #0x0
  404704:	b.ne	404714 <ferror@plt+0x3014>  // b.any
  404708:	ldr	w0, [x29, #188]
  40470c:	cmp	w0, #0x0
  404710:	b.eq	40471c <ferror@plt+0x301c>  // b.none
  404714:	mov	w0, #0x1                   	// #1
  404718:	b	404720 <ferror@plt+0x3020>
  40471c:	mov	w0, #0x0                   	// #0
  404720:	cmp	w0, #0x0
  404724:	b.ne	40447c <ferror@plt+0x2d7c>  // b.any
  404728:	ldr	x0, [x29, #248]
  40472c:	bl	405e90 <ferror@plt+0x4790>
  404730:	mov	w0, #0x1                   	// #1
  404734:	mov	sp, x29
  404738:	ldp	x20, x21, [sp, #16]
  40473c:	ldp	x22, x23, [sp, #32]
  404740:	ldp	x29, x30, [sp], #304
  404744:	ret
  404748:	stp	x29, x30, [sp, #-496]!
  40474c:	mov	x29, sp
  404750:	str	x19, [sp, #16]
  404754:	str	x0, [sp, #40]
  404758:	str	x1, [sp, #32]
  40475c:	bl	401610 <__ctype_get_mb_cur_max@plt>
  404760:	cmp	x0, #0x1
  404764:	b.ls	404c24 <ferror@plt+0x3524>  // b.plast
  404768:	ldr	x0, [sp, #32]
  40476c:	str	x0, [sp, #72]
  404770:	strb	wzr, [sp, #56]
  404774:	add	x0, sp, #0x38
  404778:	add	x0, x0, #0x4
  40477c:	mov	x2, #0x8                   	// #8
  404780:	mov	w1, #0x0                   	// #0
  404784:	bl	4014f0 <memset@plt>
  404788:	strb	wzr, [sp, #68]
  40478c:	add	x0, sp, #0x38
  404790:	bl	404e2c <ferror@plt+0x372c>
  404794:	ldrb	w0, [sp, #88]
  404798:	eor	w0, w0, #0x1
  40479c:	and	w0, w0, #0xff
  4047a0:	cmp	w0, #0x0
  4047a4:	b.ne	4047b4 <ferror@plt+0x30b4>  // b.any
  4047a8:	ldr	w0, [sp, #92]
  4047ac:	cmp	w0, #0x0
  4047b0:	b.eq	4047bc <ferror@plt+0x30bc>  // b.none
  4047b4:	mov	w0, #0x1                   	// #1
  4047b8:	b	4047c0 <ferror@plt+0x30c0>
  4047bc:	mov	w0, #0x0                   	// #0
  4047c0:	cmp	w0, #0x0
  4047c4:	b.eq	404c1c <ferror@plt+0x351c>  // b.none
  4047c8:	mov	w0, #0x1                   	// #1
  4047cc:	strb	w0, [sp, #495]
  4047d0:	str	xzr, [sp, #480]
  4047d4:	str	xzr, [sp, #472]
  4047d8:	str	xzr, [sp, #464]
  4047dc:	ldr	x0, [sp, #32]
  4047e0:	str	x0, [sp, #136]
  4047e4:	strb	wzr, [sp, #120]
  4047e8:	add	x0, sp, #0x78
  4047ec:	add	x0, x0, #0x4
  4047f0:	mov	x2, #0x8                   	// #8
  4047f4:	mov	w1, #0x0                   	// #0
  4047f8:	bl	4014f0 <memset@plt>
  4047fc:	strb	wzr, [sp, #132]
  404800:	ldr	x0, [sp, #40]
  404804:	str	x0, [sp, #200]
  404808:	strb	wzr, [sp, #184]
  40480c:	add	x0, sp, #0xb8
  404810:	add	x0, x0, #0x4
  404814:	mov	x2, #0x8                   	// #8
  404818:	mov	w1, #0x0                   	// #0
  40481c:	bl	4014f0 <memset@plt>
  404820:	strb	wzr, [sp, #196]
  404824:	add	x0, sp, #0xb8
  404828:	bl	404e2c <ferror@plt+0x372c>
  40482c:	ldrb	w0, [sp, #216]
  404830:	eor	w0, w0, #0x1
  404834:	and	w0, w0, #0xff
  404838:	cmp	w0, #0x0
  40483c:	b.ne	40484c <ferror@plt+0x314c>  // b.any
  404840:	ldr	w0, [sp, #220]
  404844:	cmp	w0, #0x0
  404848:	b.eq	404854 <ferror@plt+0x3154>  // b.none
  40484c:	mov	w0, #0x1                   	// #1
  404850:	b	404858 <ferror@plt+0x3158>
  404854:	mov	w0, #0x0                   	// #0
  404858:	cmp	w0, #0x0
  40485c:	b.ne	404868 <ferror@plt+0x3168>  // b.any
  404860:	mov	x0, #0x0                   	// #0
  404864:	b	404e20 <ferror@plt+0x3720>
  404868:	ldrb	w0, [sp, #495]
  40486c:	cmp	w0, #0x0
  404870:	b.eq	40498c <ferror@plt+0x328c>  // b.none
  404874:	ldr	x0, [sp, #480]
  404878:	cmp	x0, #0x9
  40487c:	b.ls	40498c <ferror@plt+0x328c>  // b.plast
  404880:	ldr	x1, [sp, #480]
  404884:	mov	x0, x1
  404888:	lsl	x0, x0, #2
  40488c:	add	x0, x0, x1
  404890:	ldr	x1, [sp, #472]
  404894:	cmp	x1, x0
  404898:	b.cc	40498c <ferror@plt+0x328c>  // b.lo, b.ul, b.last
  40489c:	ldr	x1, [sp, #472]
  4048a0:	ldr	x0, [sp, #464]
  4048a4:	sub	x0, x1, x0
  4048a8:	str	x0, [sp, #456]
  4048ac:	b	4048d0 <ferror@plt+0x31d0>
  4048b0:	ldr	x1, [sp, #136]
  4048b4:	ldr	x0, [sp, #144]
  4048b8:	add	x0, x1, x0
  4048bc:	str	x0, [sp, #136]
  4048c0:	strb	wzr, [sp, #132]
  4048c4:	ldr	x0, [sp, #456]
  4048c8:	sub	x0, x0, #0x1
  4048cc:	str	x0, [sp, #456]
  4048d0:	ldr	x0, [sp, #456]
  4048d4:	cmp	x0, #0x0
  4048d8:	b.eq	404918 <ferror@plt+0x3218>  // b.none
  4048dc:	add	x0, sp, #0x78
  4048e0:	bl	404e2c <ferror@plt+0x372c>
  4048e4:	ldrb	w0, [sp, #152]
  4048e8:	eor	w0, w0, #0x1
  4048ec:	and	w0, w0, #0xff
  4048f0:	cmp	w0, #0x0
  4048f4:	b.ne	404904 <ferror@plt+0x3204>  // b.any
  4048f8:	ldr	w0, [sp, #156]
  4048fc:	cmp	w0, #0x0
  404900:	b.eq	40490c <ferror@plt+0x320c>  // b.none
  404904:	mov	w0, #0x1                   	// #1
  404908:	b	404910 <ferror@plt+0x3210>
  40490c:	mov	w0, #0x0                   	// #0
  404910:	cmp	w0, #0x0
  404914:	b.ne	4048b0 <ferror@plt+0x31b0>  // b.any
  404918:	ldr	x0, [sp, #472]
  40491c:	str	x0, [sp, #464]
  404920:	add	x0, sp, #0x78
  404924:	bl	404e2c <ferror@plt+0x372c>
  404928:	ldrb	w0, [sp, #152]
  40492c:	eor	w0, w0, #0x1
  404930:	and	w0, w0, #0xff
  404934:	cmp	w0, #0x0
  404938:	b.ne	404948 <ferror@plt+0x3248>  // b.any
  40493c:	ldr	w0, [sp, #156]
  404940:	cmp	w0, #0x0
  404944:	b.eq	404950 <ferror@plt+0x3250>  // b.none
  404948:	mov	w0, #0x1                   	// #1
  40494c:	b	404954 <ferror@plt+0x3254>
  404950:	mov	w0, #0x0                   	// #0
  404954:	cmp	w0, #0x0
  404958:	b.ne	40498c <ferror@plt+0x328c>  // b.any
  40495c:	add	x0, sp, #0x180
  404960:	mov	x2, x0
  404964:	ldr	x1, [sp, #32]
  404968:	ldr	x0, [sp, #40]
  40496c:	bl	40403c <ferror@plt+0x293c>
  404970:	strb	w0, [sp, #397]
  404974:	ldrb	w0, [sp, #397]
  404978:	cmp	w0, #0x0
  40497c:	b.eq	404988 <ferror@plt+0x3288>  // b.none
  404980:	ldr	x0, [sp, #384]
  404984:	b	404e20 <ferror@plt+0x3720>
  404988:	strb	wzr, [sp, #495]
  40498c:	ldr	x0, [sp, #480]
  404990:	add	x0, x0, #0x1
  404994:	str	x0, [sp, #480]
  404998:	ldr	x0, [sp, #472]
  40499c:	add	x0, x0, #0x1
  4049a0:	str	x0, [sp, #472]
  4049a4:	ldrb	w0, [sp, #216]
  4049a8:	cmp	w0, #0x0
  4049ac:	b.eq	4049d4 <ferror@plt+0x32d4>  // b.none
  4049b0:	ldrb	w0, [sp, #88]
  4049b4:	cmp	w0, #0x0
  4049b8:	b.eq	4049d4 <ferror@plt+0x32d4>  // b.none
  4049bc:	ldr	w1, [sp, #220]
  4049c0:	ldr	w0, [sp, #92]
  4049c4:	cmp	w1, w0
  4049c8:	cset	w0, eq  // eq = none
  4049cc:	and	w0, w0, #0xff
  4049d0:	b	404a10 <ferror@plt+0x3310>
  4049d4:	ldr	x1, [sp, #208]
  4049d8:	ldr	x0, [sp, #80]
  4049dc:	cmp	x1, x0
  4049e0:	b.ne	404a04 <ferror@plt+0x3304>  // b.any
  4049e4:	ldr	x0, [sp, #200]
  4049e8:	ldr	x1, [sp, #72]
  4049ec:	ldr	x2, [sp, #208]
  4049f0:	bl	401580 <memcmp@plt>
  4049f4:	cmp	w0, #0x0
  4049f8:	b.ne	404a04 <ferror@plt+0x3304>  // b.any
  4049fc:	mov	w0, #0x1                   	// #1
  404a00:	b	404a08 <ferror@plt+0x3308>
  404a04:	mov	w0, #0x0                   	// #0
  404a08:	and	w0, w0, #0x1
  404a0c:	and	w0, w0, #0xff
  404a10:	cmp	w0, #0x0
  404a14:	b.eq	404c04 <ferror@plt+0x3504>  // b.none
  404a18:	add	x0, sp, #0xf8
  404a1c:	add	x1, sp, #0xb8
  404a20:	ldp	x2, x3, [x1]
  404a24:	stp	x2, x3, [x0]
  404a28:	ldp	x2, x3, [x1, #16]
  404a2c:	stp	x2, x3, [x0, #16]
  404a30:	ldp	x2, x3, [x1, #32]
  404a34:	stp	x2, x3, [x0, #32]
  404a38:	ldp	x2, x3, [x1, #48]
  404a3c:	stp	x2, x3, [x0, #48]
  404a40:	ldr	x1, [sp, #264]
  404a44:	ldr	x0, [sp, #272]
  404a48:	add	x0, x1, x0
  404a4c:	str	x0, [sp, #264]
  404a50:	strb	wzr, [sp, #260]
  404a54:	ldr	x0, [sp, #32]
  404a58:	str	x0, [sp, #328]
  404a5c:	strb	wzr, [sp, #312]
  404a60:	add	x0, sp, #0x138
  404a64:	add	x0, x0, #0x4
  404a68:	mov	x2, #0x8                   	// #8
  404a6c:	mov	w1, #0x0                   	// #0
  404a70:	bl	4014f0 <memset@plt>
  404a74:	strb	wzr, [sp, #324]
  404a78:	add	x0, sp, #0x138
  404a7c:	bl	404e2c <ferror@plt+0x372c>
  404a80:	ldrb	w0, [sp, #344]
  404a84:	eor	w0, w0, #0x1
  404a88:	and	w0, w0, #0xff
  404a8c:	cmp	w0, #0x0
  404a90:	b.ne	404aa0 <ferror@plt+0x33a0>  // b.any
  404a94:	ldr	w0, [sp, #348]
  404a98:	cmp	w0, #0x0
  404a9c:	b.eq	404aa8 <ferror@plt+0x33a8>  // b.none
  404aa0:	mov	w0, #0x1                   	// #1
  404aa4:	b	404aac <ferror@plt+0x33ac>
  404aa8:	mov	w0, #0x0                   	// #0
  404aac:	cmp	w0, #0x0
  404ab0:	b.ne	404ab8 <ferror@plt+0x33b8>  // b.any
  404ab4:	bl	401560 <abort@plt>
  404ab8:	ldr	x1, [sp, #328]
  404abc:	ldr	x0, [sp, #336]
  404ac0:	add	x0, x1, x0
  404ac4:	str	x0, [sp, #328]
  404ac8:	strb	wzr, [sp, #324]
  404acc:	add	x0, sp, #0x138
  404ad0:	bl	404e2c <ferror@plt+0x372c>
  404ad4:	ldrb	w0, [sp, #344]
  404ad8:	eor	w0, w0, #0x1
  404adc:	and	w0, w0, #0xff
  404ae0:	cmp	w0, #0x0
  404ae4:	b.ne	404af4 <ferror@plt+0x33f4>  // b.any
  404ae8:	ldr	w0, [sp, #348]
  404aec:	cmp	w0, #0x0
  404af0:	b.eq	404afc <ferror@plt+0x33fc>  // b.none
  404af4:	mov	w0, #0x1                   	// #1
  404af8:	b	404b00 <ferror@plt+0x3400>
  404afc:	mov	w0, #0x0                   	// #0
  404b00:	cmp	w0, #0x0
  404b04:	b.ne	404b10 <ferror@plt+0x3410>  // b.any
  404b08:	ldr	x0, [sp, #200]
  404b0c:	b	404e20 <ferror@plt+0x3720>
  404b10:	add	x0, sp, #0xf8
  404b14:	bl	404e2c <ferror@plt+0x372c>
  404b18:	ldrb	w0, [sp, #280]
  404b1c:	eor	w0, w0, #0x1
  404b20:	and	w0, w0, #0xff
  404b24:	cmp	w0, #0x0
  404b28:	b.ne	404b38 <ferror@plt+0x3438>  // b.any
  404b2c:	ldr	w0, [sp, #284]
  404b30:	cmp	w0, #0x0
  404b34:	b.eq	404b40 <ferror@plt+0x3440>  // b.none
  404b38:	mov	w0, #0x1                   	// #1
  404b3c:	b	404b44 <ferror@plt+0x3444>
  404b40:	mov	w0, #0x0                   	// #0
  404b44:	cmp	w0, #0x0
  404b48:	b.ne	404b54 <ferror@plt+0x3454>  // b.any
  404b4c:	mov	x0, #0x0                   	// #0
  404b50:	b	404e20 <ferror@plt+0x3720>
  404b54:	ldr	x0, [sp, #472]
  404b58:	add	x0, x0, #0x1
  404b5c:	str	x0, [sp, #472]
  404b60:	ldrb	w0, [sp, #280]
  404b64:	cmp	w0, #0x0
  404b68:	b.eq	404b90 <ferror@plt+0x3490>  // b.none
  404b6c:	ldrb	w0, [sp, #344]
  404b70:	cmp	w0, #0x0
  404b74:	b.eq	404b90 <ferror@plt+0x3490>  // b.none
  404b78:	ldr	w1, [sp, #284]
  404b7c:	ldr	w0, [sp, #348]
  404b80:	cmp	w1, w0
  404b84:	cset	w0, ne  // ne = any
  404b88:	and	w0, w0, #0xff
  404b8c:	b	404bcc <ferror@plt+0x34cc>
  404b90:	ldr	x1, [sp, #272]
  404b94:	ldr	x0, [sp, #336]
  404b98:	cmp	x1, x0
  404b9c:	b.ne	404bb8 <ferror@plt+0x34b8>  // b.any
  404ba0:	ldr	x0, [sp, #264]
  404ba4:	ldr	x1, [sp, #328]
  404ba8:	ldr	x2, [sp, #272]
  404bac:	bl	401580 <memcmp@plt>
  404bb0:	cmp	w0, #0x0
  404bb4:	b.eq	404bc0 <ferror@plt+0x34c0>  // b.none
  404bb8:	mov	w0, #0x1                   	// #1
  404bbc:	b	404bc4 <ferror@plt+0x34c4>
  404bc0:	mov	w0, #0x0                   	// #0
  404bc4:	and	w0, w0, #0x1
  404bc8:	and	w0, w0, #0xff
  404bcc:	cmp	w0, #0x0
  404bd0:	b.ne	404c00 <ferror@plt+0x3500>  // b.any
  404bd4:	ldr	x1, [sp, #264]
  404bd8:	ldr	x0, [sp, #272]
  404bdc:	add	x0, x1, x0
  404be0:	str	x0, [sp, #264]
  404be4:	strb	wzr, [sp, #260]
  404be8:	ldr	x1, [sp, #328]
  404bec:	ldr	x0, [sp, #336]
  404bf0:	add	x0, x1, x0
  404bf4:	str	x0, [sp, #328]
  404bf8:	strb	wzr, [sp, #324]
  404bfc:	b	404acc <ferror@plt+0x33cc>
  404c00:	nop
  404c04:	ldr	x1, [sp, #200]
  404c08:	ldr	x0, [sp, #208]
  404c0c:	add	x0, x1, x0
  404c10:	str	x0, [sp, #200]
  404c14:	strb	wzr, [sp, #196]
  404c18:	b	404824 <ferror@plt+0x3124>
  404c1c:	ldr	x0, [sp, #40]
  404c20:	b	404e20 <ferror@plt+0x3720>
  404c24:	ldr	x0, [sp, #32]
  404c28:	ldrb	w0, [x0]
  404c2c:	cmp	w0, #0x0
  404c30:	b.eq	404e1c <ferror@plt+0x371c>  // b.none
  404c34:	mov	w0, #0x1                   	// #1
  404c38:	strb	w0, [sp, #455]
  404c3c:	str	xzr, [sp, #440]
  404c40:	str	xzr, [sp, #432]
  404c44:	str	xzr, [sp, #424]
  404c48:	ldr	x0, [sp, #32]
  404c4c:	str	x0, [sp, #416]
  404c50:	ldr	x0, [sp, #32]
  404c54:	add	x1, x0, #0x1
  404c58:	str	x1, [sp, #32]
  404c5c:	ldrb	w0, [x0]
  404c60:	strb	w0, [sp, #399]
  404c64:	ldr	x0, [sp, #40]
  404c68:	ldrb	w0, [x0]
  404c6c:	cmp	w0, #0x0
  404c70:	b.ne	404c7c <ferror@plt+0x357c>  // b.any
  404c74:	mov	x0, #0x0                   	// #0
  404c78:	b	404e20 <ferror@plt+0x3720>
  404c7c:	ldrb	w0, [sp, #455]
  404c80:	cmp	w0, #0x0
  404c84:	b.eq	404d58 <ferror@plt+0x3658>  // b.none
  404c88:	ldr	x0, [sp, #440]
  404c8c:	cmp	x0, #0x9
  404c90:	b.ls	404d58 <ferror@plt+0x3658>  // b.plast
  404c94:	ldr	x1, [sp, #440]
  404c98:	mov	x0, x1
  404c9c:	lsl	x0, x0, #2
  404ca0:	add	x0, x0, x1
  404ca4:	ldr	x1, [sp, #432]
  404ca8:	cmp	x1, x0
  404cac:	b.cc	404d58 <ferror@plt+0x3658>  // b.lo, b.ul, b.last
  404cb0:	ldr	x0, [sp, #416]
  404cb4:	cmp	x0, #0x0
  404cb8:	b.eq	404d00 <ferror@plt+0x3600>  // b.none
  404cbc:	ldr	x1, [sp, #432]
  404cc0:	ldr	x0, [sp, #424]
  404cc4:	sub	x0, x1, x0
  404cc8:	mov	x1, x0
  404ccc:	ldr	x0, [sp, #416]
  404cd0:	bl	401400 <strnlen@plt>
  404cd4:	mov	x1, x0
  404cd8:	ldr	x0, [sp, #416]
  404cdc:	add	x0, x0, x1
  404ce0:	str	x0, [sp, #416]
  404ce4:	ldr	x0, [sp, #416]
  404ce8:	ldrb	w0, [x0]
  404cec:	cmp	w0, #0x0
  404cf0:	b.ne	404cf8 <ferror@plt+0x35f8>  // b.any
  404cf4:	str	xzr, [sp, #416]
  404cf8:	ldr	x0, [sp, #432]
  404cfc:	str	x0, [sp, #424]
  404d00:	ldr	x0, [sp, #416]
  404d04:	cmp	x0, #0x0
  404d08:	b.ne	404d58 <ferror@plt+0x3658>  // b.any
  404d0c:	ldr	x0, [sp, #32]
  404d10:	sub	x19, x0, #0x1
  404d14:	ldr	x0, [sp, #32]
  404d18:	sub	x0, x0, #0x1
  404d1c:	bl	4013c0 <strlen@plt>
  404d20:	mov	x1, x0
  404d24:	add	x0, sp, #0x178
  404d28:	mov	x3, x0
  404d2c:	mov	x2, x1
  404d30:	mov	x1, x19
  404d34:	ldr	x0, [sp, #40]
  404d38:	bl	403d6c <ferror@plt+0x266c>
  404d3c:	strb	w0, [sp, #398]
  404d40:	ldrb	w0, [sp, #398]
  404d44:	cmp	w0, #0x0
  404d48:	b.eq	404d54 <ferror@plt+0x3654>  // b.none
  404d4c:	ldr	x0, [sp, #376]
  404d50:	b	404e20 <ferror@plt+0x3720>
  404d54:	strb	wzr, [sp, #455]
  404d58:	ldr	x0, [sp, #440]
  404d5c:	add	x0, x0, #0x1
  404d60:	str	x0, [sp, #440]
  404d64:	ldr	x0, [sp, #432]
  404d68:	add	x0, x0, #0x1
  404d6c:	str	x0, [sp, #432]
  404d70:	ldr	x0, [sp, #40]
  404d74:	ldrb	w0, [x0]
  404d78:	ldrb	w1, [sp, #399]
  404d7c:	cmp	w1, w0
  404d80:	b.ne	404e0c <ferror@plt+0x370c>  // b.any
  404d84:	ldr	x0, [sp, #40]
  404d88:	add	x0, x0, #0x1
  404d8c:	str	x0, [sp, #408]
  404d90:	ldr	x0, [sp, #32]
  404d94:	str	x0, [sp, #400]
  404d98:	ldr	x0, [sp, #400]
  404d9c:	ldrb	w0, [x0]
  404da0:	cmp	w0, #0x0
  404da4:	b.ne	404db0 <ferror@plt+0x36b0>  // b.any
  404da8:	ldr	x0, [sp, #40]
  404dac:	b	404e20 <ferror@plt+0x3720>
  404db0:	ldr	x0, [sp, #408]
  404db4:	ldrb	w0, [x0]
  404db8:	cmp	w0, #0x0
  404dbc:	b.ne	404dc8 <ferror@plt+0x36c8>  // b.any
  404dc0:	mov	x0, #0x0                   	// #0
  404dc4:	b	404e20 <ferror@plt+0x3720>
  404dc8:	ldr	x0, [sp, #432]
  404dcc:	add	x0, x0, #0x1
  404dd0:	str	x0, [sp, #432]
  404dd4:	ldr	x0, [sp, #408]
  404dd8:	ldrb	w1, [x0]
  404ddc:	ldr	x0, [sp, #400]
  404de0:	ldrb	w0, [x0]
  404de4:	cmp	w1, w0
  404de8:	b.ne	404e08 <ferror@plt+0x3708>  // b.any
  404dec:	ldr	x0, [sp, #408]
  404df0:	add	x0, x0, #0x1
  404df4:	str	x0, [sp, #408]
  404df8:	ldr	x0, [sp, #400]
  404dfc:	add	x0, x0, #0x1
  404e00:	str	x0, [sp, #400]
  404e04:	b	404d98 <ferror@plt+0x3698>
  404e08:	nop
  404e0c:	ldr	x0, [sp, #40]
  404e10:	add	x0, x0, #0x1
  404e14:	str	x0, [sp, #40]
  404e18:	b	404c64 <ferror@plt+0x3564>
  404e1c:	ldr	x0, [sp, #40]
  404e20:	ldr	x19, [sp, #16]
  404e24:	ldp	x29, x30, [sp], #496
  404e28:	ret
  404e2c:	stp	x29, x30, [sp, #-64]!
  404e30:	mov	x29, sp
  404e34:	stp	x19, x20, [sp, #16]
  404e38:	str	x21, [sp, #32]
  404e3c:	str	x0, [sp, #56]
  404e40:	ldr	x0, [sp, #56]
  404e44:	ldrb	w0, [x0, #12]
  404e48:	cmp	w0, #0x0
  404e4c:	b.ne	405060 <ferror@plt+0x3960>  // b.any
  404e50:	ldr	x0, [sp, #56]
  404e54:	ldrb	w0, [x0]
  404e58:	cmp	w0, #0x0
  404e5c:	b.ne	404ef4 <ferror@plt+0x37f4>  // b.any
  404e60:	ldr	x0, [sp, #56]
  404e64:	ldr	x0, [x0, #16]
  404e68:	ldrb	w0, [x0]
  404e6c:	bl	405ff8 <ferror@plt+0x48f8>
  404e70:	and	w0, w0, #0xff
  404e74:	cmp	w0, #0x0
  404e78:	b.eq	404eb0 <ferror@plt+0x37b0>  // b.none
  404e7c:	ldr	x0, [sp, #56]
  404e80:	mov	x1, #0x1                   	// #1
  404e84:	str	x1, [x0, #24]
  404e88:	ldr	x0, [sp, #56]
  404e8c:	ldr	x0, [x0, #16]
  404e90:	ldrb	w0, [x0]
  404e94:	mov	w1, w0
  404e98:	ldr	x0, [sp, #56]
  404e9c:	str	w1, [x0, #36]
  404ea0:	ldr	x0, [sp, #56]
  404ea4:	mov	w1, #0x1                   	// #1
  404ea8:	strb	w1, [x0, #32]
  404eac:	b	405050 <ferror@plt+0x3950>
  404eb0:	ldr	x0, [sp, #56]
  404eb4:	add	x0, x0, #0x4
  404eb8:	bl	401570 <mbsinit@plt>
  404ebc:	cmp	w0, #0x0
  404ec0:	b.ne	404ee4 <ferror@plt+0x37e4>  // b.any
  404ec4:	adrp	x0, 406000 <ferror@plt+0x4900>
  404ec8:	add	x3, x0, #0xa08
  404ecc:	mov	w2, #0x96                  	// #150
  404ed0:	adrp	x0, 406000 <ferror@plt+0x4900>
  404ed4:	add	x1, x0, #0x9b0
  404ed8:	adrp	x0, 406000 <ferror@plt+0x4900>
  404edc:	add	x0, x0, #0x9c0
  404ee0:	bl	401690 <__assert_fail@plt>
  404ee4:	ldr	x0, [sp, #56]
  404ee8:	mov	w1, #0x1                   	// #1
  404eec:	strb	w1, [x0]
  404ef0:	b	404ef8 <ferror@plt+0x37f8>
  404ef4:	nop
  404ef8:	ldr	x0, [sp, #56]
  404efc:	add	x19, x0, #0x24
  404f00:	ldr	x0, [sp, #56]
  404f04:	ldr	x20, [x0, #16]
  404f08:	ldr	x0, [sp, #56]
  404f0c:	ldr	x21, [x0, #16]
  404f10:	bl	401610 <__ctype_get_mb_cur_max@plt>
  404f14:	mov	x1, x0
  404f18:	mov	x0, x21
  404f1c:	bl	405900 <ferror@plt+0x4200>
  404f20:	mov	x1, x0
  404f24:	ldr	x0, [sp, #56]
  404f28:	add	x0, x0, #0x4
  404f2c:	mov	x3, x0
  404f30:	mov	x2, x1
  404f34:	mov	x1, x20
  404f38:	mov	x0, x19
  404f3c:	bl	405950 <ferror@plt+0x4250>
  404f40:	mov	x1, x0
  404f44:	ldr	x0, [sp, #56]
  404f48:	str	x1, [x0, #24]
  404f4c:	ldr	x0, [sp, #56]
  404f50:	ldr	x0, [x0, #24]
  404f54:	cmn	x0, #0x1
  404f58:	b.ne	404f74 <ferror@plt+0x3874>  // b.any
  404f5c:	ldr	x0, [sp, #56]
  404f60:	mov	x1, #0x1                   	// #1
  404f64:	str	x1, [x0, #24]
  404f68:	ldr	x0, [sp, #56]
  404f6c:	strb	wzr, [x0, #32]
  404f70:	b	405050 <ferror@plt+0x3950>
  404f74:	ldr	x0, [sp, #56]
  404f78:	ldr	x0, [x0, #24]
  404f7c:	cmn	x0, #0x2
  404f80:	b.ne	404fa8 <ferror@plt+0x38a8>  // b.any
  404f84:	ldr	x0, [sp, #56]
  404f88:	ldr	x0, [x0, #16]
  404f8c:	bl	4013c0 <strlen@plt>
  404f90:	mov	x1, x0
  404f94:	ldr	x0, [sp, #56]
  404f98:	str	x1, [x0, #24]
  404f9c:	ldr	x0, [sp, #56]
  404fa0:	strb	wzr, [x0, #32]
  404fa4:	b	405050 <ferror@plt+0x3950>
  404fa8:	ldr	x0, [sp, #56]
  404fac:	ldr	x0, [x0, #24]
  404fb0:	cmp	x0, #0x0
  404fb4:	b.ne	405028 <ferror@plt+0x3928>  // b.any
  404fb8:	ldr	x0, [sp, #56]
  404fbc:	mov	x1, #0x1                   	// #1
  404fc0:	str	x1, [x0, #24]
  404fc4:	ldr	x0, [sp, #56]
  404fc8:	ldr	x0, [x0, #16]
  404fcc:	ldrb	w0, [x0]
  404fd0:	cmp	w0, #0x0
  404fd4:	b.eq	404ff8 <ferror@plt+0x38f8>  // b.none
  404fd8:	adrp	x0, 406000 <ferror@plt+0x4900>
  404fdc:	add	x3, x0, #0xa08
  404fe0:	mov	w2, #0xb2                  	// #178
  404fe4:	adrp	x0, 406000 <ferror@plt+0x4900>
  404fe8:	add	x1, x0, #0x9b0
  404fec:	adrp	x0, 406000 <ferror@plt+0x4900>
  404ff0:	add	x0, x0, #0x9d8
  404ff4:	bl	401690 <__assert_fail@plt>
  404ff8:	ldr	x0, [sp, #56]
  404ffc:	ldr	w0, [x0, #36]
  405000:	cmp	w0, #0x0
  405004:	b.eq	405028 <ferror@plt+0x3928>  // b.none
  405008:	adrp	x0, 406000 <ferror@plt+0x4900>
  40500c:	add	x3, x0, #0xa08
  405010:	mov	w2, #0xb3                  	// #179
  405014:	adrp	x0, 406000 <ferror@plt+0x4900>
  405018:	add	x1, x0, #0x9b0
  40501c:	adrp	x0, 406000 <ferror@plt+0x4900>
  405020:	add	x0, x0, #0x9f0
  405024:	bl	401690 <__assert_fail@plt>
  405028:	ldr	x0, [sp, #56]
  40502c:	mov	w1, #0x1                   	// #1
  405030:	strb	w1, [x0, #32]
  405034:	ldr	x0, [sp, #56]
  405038:	add	x0, x0, #0x4
  40503c:	bl	401570 <mbsinit@plt>
  405040:	cmp	w0, #0x0
  405044:	b.eq	405050 <ferror@plt+0x3950>  // b.none
  405048:	ldr	x0, [sp, #56]
  40504c:	strb	wzr, [x0]
  405050:	ldr	x0, [sp, #56]
  405054:	mov	w1, #0x1                   	// #1
  405058:	strb	w1, [x0, #12]
  40505c:	b	405064 <ferror@plt+0x3964>
  405060:	nop
  405064:	ldp	x19, x20, [sp, #16]
  405068:	ldr	x21, [sp, #32]
  40506c:	ldp	x29, x30, [sp], #64
  405070:	ret
  405074:	sub	sp, sp, #0x10
  405078:	str	x0, [sp, #8]
  40507c:	str	x1, [sp]
  405080:	ldr	x0, [sp, #8]
  405084:	ldr	x1, [x0, #16]
  405088:	ldr	x0, [sp]
  40508c:	add	x1, x1, x0
  405090:	ldr	x0, [sp, #8]
  405094:	str	x1, [x0, #16]
  405098:	nop
  40509c:	add	sp, sp, #0x10
  4050a0:	ret
  4050a4:	stp	x29, x30, [sp, #-32]!
  4050a8:	mov	x29, sp
  4050ac:	str	x0, [sp, #24]
  4050b0:	str	x1, [sp, #16]
  4050b4:	ldr	x0, [sp, #16]
  4050b8:	ldrb	w1, [x0]
  4050bc:	ldr	x0, [sp, #24]
  4050c0:	strb	w1, [x0]
  4050c4:	ldr	x0, [sp, #24]
  4050c8:	ldrb	w0, [x0]
  4050cc:	cmp	w0, #0x0
  4050d0:	b.eq	4050f0 <ferror@plt+0x39f0>  // b.none
  4050d4:	ldr	x0, [sp, #24]
  4050d8:	add	x0, x0, #0x4
  4050dc:	ldr	x1, [sp, #16]
  4050e0:	add	x1, x1, #0x4
  4050e4:	ldr	x1, [x1]
  4050e8:	str	x1, [x0]
  4050ec:	b	405104 <ferror@plt+0x3a04>
  4050f0:	ldr	x0, [sp, #24]
  4050f4:	add	x0, x0, #0x4
  4050f8:	mov	x2, #0x8                   	// #8
  4050fc:	mov	w1, #0x0                   	// #0
  405100:	bl	4014f0 <memset@plt>
  405104:	ldr	x0, [sp, #16]
  405108:	ldrb	w1, [x0, #12]
  40510c:	ldr	x0, [sp, #24]
  405110:	strb	w1, [x0, #12]
  405114:	ldr	x0, [sp, #24]
  405118:	add	x2, x0, #0x10
  40511c:	ldr	x0, [sp, #16]
  405120:	add	x0, x0, #0x10
  405124:	mov	x1, x0
  405128:	mov	x0, x2
  40512c:	bl	405f3c <ferror@plt+0x483c>
  405130:	nop
  405134:	ldp	x29, x30, [sp], #32
  405138:	ret
  40513c:	mov	x12, #0x10d0                	// #4304
  405140:	sub	sp, sp, x12
  405144:	stp	x29, x30, [sp]
  405148:	mov	x29, sp
  40514c:	str	x0, [sp, #56]
  405150:	str	x1, [sp, #48]
  405154:	str	x2, [sp, #40]
  405158:	str	x3, [sp, #32]
  40515c:	str	x4, [sp, #24]
  405160:	mov	x4, #0x0                   	// #0
  405164:	mov	x3, #0x0                   	// #0
  405168:	mov	x2, #0x0                   	// #0
  40516c:	mov	x1, #0x0                   	// #0
  405170:	ldr	x0, [sp, #40]
  405174:	bl	4015d0 <iconv@plt>
  405178:	str	xzr, [sp, #4288]
  40517c:	ldr	x0, [sp, #56]
  405180:	str	x0, [sp, #4232]
  405184:	ldr	x0, [sp, #48]
  405188:	str	x0, [sp, #4224]
  40518c:	b	40522c <ferror@plt+0x3b2c>
  405190:	add	x0, sp, #0x40
  405194:	str	x0, [sp, #4216]
  405198:	mov	x0, #0x1000                	// #4096
  40519c:	str	x0, [sp, #4208]
  4051a0:	add	x3, sp, #0x1, lsl #12
  4051a4:	add	x3, x3, #0x70
  4051a8:	add	x2, sp, #0x1, lsl #12
  4051ac:	add	x2, x2, #0x78
  4051b0:	add	x1, sp, #0x1, lsl #12
  4051b4:	add	x1, x1, #0x80
  4051b8:	add	x0, sp, #0x1, lsl #12
  4051bc:	add	x0, x0, #0x88
  4051c0:	mov	x4, x3
  4051c4:	mov	x3, x2
  4051c8:	mov	x2, x1
  4051cc:	mov	x1, x0
  4051d0:	ldr	x0, [sp, #40]
  4051d4:	bl	4015d0 <iconv@plt>
  4051d8:	str	x0, [sp, #4280]
  4051dc:	ldr	x0, [sp, #4280]
  4051e0:	cmn	x0, #0x1
  4051e4:	b.ne	405210 <ferror@plt+0x3b10>  // b.any
  4051e8:	bl	4016a0 <__errno_location@plt>
  4051ec:	ldr	w0, [x0]
  4051f0:	cmp	w0, #0x7
  4051f4:	b.eq	405210 <ferror@plt+0x3b10>  // b.none
  4051f8:	bl	4016a0 <__errno_location@plt>
  4051fc:	ldr	w0, [x0]
  405200:	cmp	w0, #0x16
  405204:	b.eq	40523c <ferror@plt+0x3b3c>  // b.none
  405208:	mov	w0, #0xffffffff            	// #-1
  40520c:	b	405488 <ferror@plt+0x3d88>
  405210:	ldr	x1, [sp, #4216]
  405214:	add	x0, sp, #0x40
  405218:	sub	x0, x1, x0
  40521c:	mov	x1, x0
  405220:	ldr	x0, [sp, #4288]
  405224:	add	x0, x0, x1
  405228:	str	x0, [sp, #4288]
  40522c:	ldr	x0, [sp, #4224]
  405230:	cmp	x0, #0x0
  405234:	b.ne	405190 <ferror@plt+0x3a90>  // b.any
  405238:	b	405240 <ferror@plt+0x3b40>
  40523c:	nop
  405240:	add	x0, sp, #0x40
  405244:	str	x0, [sp, #4200]
  405248:	mov	x0, #0x1000                	// #4096
  40524c:	str	x0, [sp, #4192]
  405250:	add	x1, sp, #0x1, lsl #12
  405254:	add	x1, x1, #0x60
  405258:	add	x0, sp, #0x1, lsl #12
  40525c:	add	x0, x0, #0x68
  405260:	mov	x4, x1
  405264:	mov	x3, x0
  405268:	mov	x2, #0x0                   	// #0
  40526c:	mov	x1, #0x0                   	// #0
  405270:	ldr	x0, [sp, #40]
  405274:	bl	4015d0 <iconv@plt>
  405278:	str	x0, [sp, #4272]
  40527c:	ldr	x0, [sp, #4272]
  405280:	cmn	x0, #0x1
  405284:	b.ne	405290 <ferror@plt+0x3b90>  // b.any
  405288:	mov	w0, #0xffffffff            	// #-1
  40528c:	b	405488 <ferror@plt+0x3d88>
  405290:	ldr	x1, [sp, #4200]
  405294:	add	x0, sp, #0x40
  405298:	sub	x0, x1, x0
  40529c:	mov	x1, x0
  4052a0:	ldr	x0, [sp, #4288]
  4052a4:	add	x0, x0, x1
  4052a8:	str	x0, [sp, #4288]
  4052ac:	ldr	x0, [sp, #4288]
  4052b0:	str	x0, [sp, #4264]
  4052b4:	ldr	x0, [sp, #4264]
  4052b8:	cmp	x0, #0x0
  4052bc:	b.ne	4052d0 <ferror@plt+0x3bd0>  // b.any
  4052c0:	ldr	x0, [sp, #24]
  4052c4:	str	xzr, [x0]
  4052c8:	mov	w0, #0x0                   	// #0
  4052cc:	b	405488 <ferror@plt+0x3d88>
  4052d0:	ldr	x0, [sp, #32]
  4052d4:	ldr	x0, [x0]
  4052d8:	cmp	x0, #0x0
  4052dc:	b.eq	405304 <ferror@plt+0x3c04>  // b.none
  4052e0:	ldr	x0, [sp, #24]
  4052e4:	ldr	x0, [x0]
  4052e8:	ldr	x1, [sp, #4264]
  4052ec:	cmp	x1, x0
  4052f0:	b.hi	405304 <ferror@plt+0x3c04>  // b.pmore
  4052f4:	ldr	x0, [sp, #32]
  4052f8:	ldr	x0, [x0]
  4052fc:	str	x0, [sp, #4296]
  405300:	b	405334 <ferror@plt+0x3c34>
  405304:	ldr	x0, [sp, #4264]
  405308:	bl	4014a0 <malloc@plt>
  40530c:	str	x0, [sp, #4296]
  405310:	ldr	x0, [sp, #4296]
  405314:	cmp	x0, #0x0
  405318:	b.ne	405334 <ferror@plt+0x3c34>  // b.any
  40531c:	bl	4016a0 <__errno_location@plt>
  405320:	mov	x1, x0
  405324:	mov	w0, #0xc                   	// #12
  405328:	str	w0, [x1]
  40532c:	mov	w0, #0xffffffff            	// #-1
  405330:	b	405488 <ferror@plt+0x3d88>
  405334:	mov	x4, #0x0                   	// #0
  405338:	mov	x3, #0x0                   	// #0
  40533c:	mov	x2, #0x0                   	// #0
  405340:	mov	x1, #0x0                   	// #0
  405344:	ldr	x0, [sp, #40]
  405348:	bl	4015d0 <iconv@plt>
  40534c:	ldr	x0, [sp, #56]
  405350:	str	x0, [sp, #4184]
  405354:	ldr	x0, [sp, #48]
  405358:	str	x0, [sp, #4176]
  40535c:	ldr	x0, [sp, #4296]
  405360:	str	x0, [sp, #4168]
  405364:	ldr	x0, [sp, #4264]
  405368:	str	x0, [sp, #4160]
  40536c:	b	4053cc <ferror@plt+0x3ccc>
  405370:	add	x3, sp, #0x1, lsl #12
  405374:	add	x3, x3, #0x40
  405378:	add	x2, sp, #0x1, lsl #12
  40537c:	add	x2, x2, #0x48
  405380:	add	x1, sp, #0x1, lsl #12
  405384:	add	x1, x1, #0x50
  405388:	add	x0, sp, #0x1, lsl #12
  40538c:	add	x0, x0, #0x58
  405390:	mov	x4, x3
  405394:	mov	x3, x2
  405398:	mov	x2, x1
  40539c:	mov	x1, x0
  4053a0:	ldr	x0, [sp, #40]
  4053a4:	bl	4015d0 <iconv@plt>
  4053a8:	str	x0, [sp, #4256]
  4053ac:	ldr	x0, [sp, #4256]
  4053b0:	cmn	x0, #0x1
  4053b4:	b.ne	4053cc <ferror@plt+0x3ccc>  // b.any
  4053b8:	bl	4016a0 <__errno_location@plt>
  4053bc:	ldr	w0, [x0]
  4053c0:	cmp	w0, #0x16
  4053c4:	b.ne	405440 <ferror@plt+0x3d40>  // b.any
  4053c8:	b	4053d8 <ferror@plt+0x3cd8>
  4053cc:	ldr	x0, [sp, #4176]
  4053d0:	cmp	x0, #0x0
  4053d4:	b.ne	405370 <ferror@plt+0x3c70>  // b.any
  4053d8:	add	x1, sp, #0x1, lsl #12
  4053dc:	add	x1, x1, #0x40
  4053e0:	add	x0, sp, #0x1, lsl #12
  4053e4:	add	x0, x0, #0x48
  4053e8:	mov	x4, x1
  4053ec:	mov	x3, x0
  4053f0:	mov	x2, #0x0                   	// #0
  4053f4:	mov	x1, #0x0                   	// #0
  4053f8:	ldr	x0, [sp, #40]
  4053fc:	bl	4015d0 <iconv@plt>
  405400:	str	x0, [sp, #4248]
  405404:	ldr	x0, [sp, #4248]
  405408:	cmn	x0, #0x1
  40540c:	b.eq	405448 <ferror@plt+0x3d48>  // b.none
  405410:	ldr	x0, [sp, #4160]
  405414:	cmp	x0, #0x0
  405418:	b.eq	405420 <ferror@plt+0x3d20>  // b.none
  40541c:	bl	401560 <abort@plt>
  405420:	ldr	x0, [sp, #32]
  405424:	ldr	x1, [sp, #4296]
  405428:	str	x1, [x0]
  40542c:	ldr	x0, [sp, #24]
  405430:	ldr	x1, [sp, #4264]
  405434:	str	x1, [x0]
  405438:	mov	w0, #0x0                   	// #0
  40543c:	b	405488 <ferror@plt+0x3d88>
  405440:	nop
  405444:	b	40544c <ferror@plt+0x3d4c>
  405448:	nop
  40544c:	ldr	x0, [sp, #32]
  405450:	ldr	x0, [x0]
  405454:	ldr	x1, [sp, #4296]
  405458:	cmp	x1, x0
  40545c:	b.eq	405484 <ferror@plt+0x3d84>  // b.none
  405460:	bl	4016a0 <__errno_location@plt>
  405464:	ldr	w0, [x0]
  405468:	str	w0, [sp, #4244]
  40546c:	ldr	x0, [sp, #4296]
  405470:	bl	4015f0 <free@plt>
  405474:	bl	4016a0 <__errno_location@plt>
  405478:	mov	x1, x0
  40547c:	ldr	w0, [sp, #4244]
  405480:	str	w0, [x1]
  405484:	mov	w0, #0xffffffff            	// #-1
  405488:	ldp	x29, x30, [sp]
  40548c:	mov	x12, #0x10d0                	// #4304
  405490:	add	sp, sp, x12
  405494:	ret
  405498:	stp	x29, x30, [sp, #-176]!
  40549c:	mov	x29, sp
  4054a0:	str	x0, [sp, #24]
  4054a4:	str	x1, [sp, #16]
  4054a8:	ldr	x0, [sp, #24]
  4054ac:	str	x0, [sp, #56]
  4054b0:	ldr	x0, [sp, #24]
  4054b4:	bl	4013c0 <strlen@plt>
  4054b8:	str	x0, [sp, #48]
  4054bc:	ldr	x0, [sp, #48]
  4054c0:	str	x0, [sp, #160]
  4054c4:	mov	x0, #0xffffffff            	// #4294967295
  4054c8:	str	x0, [sp, #152]
  4054cc:	ldr	x0, [sp, #152]
  4054d0:	lsr	x0, x0, #4
  4054d4:	ldr	x1, [sp, #160]
  4054d8:	cmp	x1, x0
  4054dc:	b.hi	4054ec <ferror@plt+0x3dec>  // b.pmore
  4054e0:	ldr	x0, [sp, #160]
  4054e4:	lsl	x0, x0, #4
  4054e8:	str	x0, [sp, #160]
  4054ec:	ldr	x0, [sp, #160]
  4054f0:	add	x0, x0, #0x1
  4054f4:	str	x0, [sp, #160]
  4054f8:	ldr	x0, [sp, #160]
  4054fc:	bl	4014a0 <malloc@plt>
  405500:	str	x0, [sp, #168]
  405504:	ldr	x0, [sp, #168]
  405508:	cmp	x0, #0x0
  40550c:	b.ne	405528 <ferror@plt+0x3e28>  // b.any
  405510:	bl	4016a0 <__errno_location@plt>
  405514:	mov	x1, x0
  405518:	mov	w0, #0xc                   	// #12
  40551c:	str	w0, [x1]
  405520:	mov	x0, #0x0                   	// #0
  405524:	b	4057e0 <ferror@plt+0x40e0>
  405528:	mov	x4, #0x0                   	// #0
  40552c:	mov	x3, #0x0                   	// #0
  405530:	mov	x2, #0x0                   	// #0
  405534:	mov	x1, #0x0                   	// #0
  405538:	ldr	x0, [sp, #16]
  40553c:	bl	4015d0 <iconv@plt>
  405540:	ldr	x0, [sp, #168]
  405544:	str	x0, [sp, #40]
  405548:	ldr	x0, [sp, #160]
  40554c:	sub	x0, x0, #0x1
  405550:	str	x0, [sp, #32]
  405554:	add	x3, sp, #0x20
  405558:	add	x2, sp, #0x28
  40555c:	add	x1, sp, #0x30
  405560:	add	x0, sp, #0x38
  405564:	mov	x4, x3
  405568:	mov	x3, x2
  40556c:	mov	x2, x1
  405570:	mov	x1, x0
  405574:	ldr	x0, [sp, #16]
  405578:	bl	4015d0 <iconv@plt>
  40557c:	str	x0, [sp, #144]
  405580:	ldr	x0, [sp, #144]
  405584:	cmn	x0, #0x1
  405588:	b.ne	405654 <ferror@plt+0x3f54>  // b.any
  40558c:	bl	4016a0 <__errno_location@plt>
  405590:	ldr	w0, [x0]
  405594:	cmp	w0, #0x16
  405598:	b.eq	40565c <ferror@plt+0x3f5c>  // b.none
  40559c:	bl	4016a0 <__errno_location@plt>
  4055a0:	ldr	w0, [x0]
  4055a4:	cmp	w0, #0x7
  4055a8:	b.ne	405780 <ferror@plt+0x4080>  // b.any
  4055ac:	ldr	x1, [sp, #40]
  4055b0:	ldr	x0, [sp, #168]
  4055b4:	sub	x0, x1, x0
  4055b8:	str	x0, [sp, #136]
  4055bc:	ldr	x0, [sp, #160]
  4055c0:	lsl	x0, x0, #1
  4055c4:	str	x0, [sp, #128]
  4055c8:	ldr	x1, [sp, #128]
  4055cc:	ldr	x0, [sp, #160]
  4055d0:	cmp	x1, x0
  4055d4:	b.hi	4055ec <ferror@plt+0x3eec>  // b.pmore
  4055d8:	bl	4016a0 <__errno_location@plt>
  4055dc:	mov	x1, x0
  4055e0:	mov	w0, #0xc                   	// #12
  4055e4:	str	w0, [x1]
  4055e8:	b	40578c <ferror@plt+0x408c>
  4055ec:	ldr	x1, [sp, #128]
  4055f0:	ldr	x0, [sp, #168]
  4055f4:	bl	401510 <realloc@plt>
  4055f8:	str	x0, [sp, #120]
  4055fc:	ldr	x0, [sp, #120]
  405600:	cmp	x0, #0x0
  405604:	b.ne	40561c <ferror@plt+0x3f1c>  // b.any
  405608:	bl	4016a0 <__errno_location@plt>
  40560c:	mov	x1, x0
  405610:	mov	w0, #0xc                   	// #12
  405614:	str	w0, [x1]
  405618:	b	40578c <ferror@plt+0x408c>
  40561c:	ldr	x0, [sp, #120]
  405620:	str	x0, [sp, #168]
  405624:	ldr	x0, [sp, #128]
  405628:	str	x0, [sp, #160]
  40562c:	ldr	x1, [sp, #168]
  405630:	ldr	x0, [sp, #136]
  405634:	add	x0, x1, x0
  405638:	str	x0, [sp, #40]
  40563c:	ldr	x1, [sp, #160]
  405640:	ldr	x0, [sp, #136]
  405644:	sub	x0, x1, x0
  405648:	sub	x0, x0, #0x1
  40564c:	str	x0, [sp, #32]
  405650:	b	405554 <ferror@plt+0x3e54>
  405654:	nop
  405658:	b	405660 <ferror@plt+0x3f60>
  40565c:	nop
  405660:	add	x1, sp, #0x20
  405664:	add	x0, sp, #0x28
  405668:	mov	x4, x1
  40566c:	mov	x3, x0
  405670:	mov	x2, #0x0                   	// #0
  405674:	mov	x1, #0x0                   	// #0
  405678:	ldr	x0, [sp, #16]
  40567c:	bl	4015d0 <iconv@plt>
  405680:	str	x0, [sp, #112]
  405684:	ldr	x0, [sp, #112]
  405688:	cmn	x0, #0x1
  40568c:	b.ne	405748 <ferror@plt+0x4048>  // b.any
  405690:	bl	4016a0 <__errno_location@plt>
  405694:	ldr	w0, [x0]
  405698:	cmp	w0, #0x7
  40569c:	b.ne	405788 <ferror@plt+0x4088>  // b.any
  4056a0:	ldr	x1, [sp, #40]
  4056a4:	ldr	x0, [sp, #168]
  4056a8:	sub	x0, x1, x0
  4056ac:	str	x0, [sp, #88]
  4056b0:	ldr	x0, [sp, #160]
  4056b4:	lsl	x0, x0, #1
  4056b8:	str	x0, [sp, #80]
  4056bc:	ldr	x1, [sp, #80]
  4056c0:	ldr	x0, [sp, #160]
  4056c4:	cmp	x1, x0
  4056c8:	b.hi	4056e0 <ferror@plt+0x3fe0>  // b.pmore
  4056cc:	bl	4016a0 <__errno_location@plt>
  4056d0:	mov	x1, x0
  4056d4:	mov	w0, #0xc                   	// #12
  4056d8:	str	w0, [x1]
  4056dc:	b	40578c <ferror@plt+0x408c>
  4056e0:	ldr	x1, [sp, #80]
  4056e4:	ldr	x0, [sp, #168]
  4056e8:	bl	401510 <realloc@plt>
  4056ec:	str	x0, [sp, #72]
  4056f0:	ldr	x0, [sp, #72]
  4056f4:	cmp	x0, #0x0
  4056f8:	b.ne	405710 <ferror@plt+0x4010>  // b.any
  4056fc:	bl	4016a0 <__errno_location@plt>
  405700:	mov	x1, x0
  405704:	mov	w0, #0xc                   	// #12
  405708:	str	w0, [x1]
  40570c:	b	40578c <ferror@plt+0x408c>
  405710:	ldr	x0, [sp, #72]
  405714:	str	x0, [sp, #168]
  405718:	ldr	x0, [sp, #80]
  40571c:	str	x0, [sp, #160]
  405720:	ldr	x1, [sp, #168]
  405724:	ldr	x0, [sp, #88]
  405728:	add	x0, x1, x0
  40572c:	str	x0, [sp, #40]
  405730:	ldr	x1, [sp, #160]
  405734:	ldr	x0, [sp, #88]
  405738:	sub	x0, x1, x0
  40573c:	sub	x0, x0, #0x1
  405740:	str	x0, [sp, #32]
  405744:	b	405660 <ferror@plt+0x3f60>
  405748:	nop
  40574c:	ldr	x0, [sp, #40]
  405750:	add	x1, x0, #0x1
  405754:	str	x1, [sp, #40]
  405758:	strb	wzr, [x0]
  40575c:	ldr	x1, [sp, #40]
  405760:	ldr	x0, [sp, #168]
  405764:	sub	x0, x1, x0
  405768:	str	x0, [sp, #104]
  40576c:	ldr	x1, [sp, #104]
  405770:	ldr	x0, [sp, #160]
  405774:	cmp	x1, x0
  405778:	b.cc	4057b8 <ferror@plt+0x40b8>  // b.lo, b.ul, b.last
  40577c:	b	4057dc <ferror@plt+0x40dc>
  405780:	nop
  405784:	b	40578c <ferror@plt+0x408c>
  405788:	nop
  40578c:	bl	4016a0 <__errno_location@plt>
  405790:	ldr	w0, [x0]
  405794:	str	w0, [sp, #68]
  405798:	ldr	x0, [sp, #168]
  40579c:	bl	4015f0 <free@plt>
  4057a0:	bl	4016a0 <__errno_location@plt>
  4057a4:	mov	x1, x0
  4057a8:	ldr	w0, [sp, #68]
  4057ac:	str	w0, [x1]
  4057b0:	mov	x0, #0x0                   	// #0
  4057b4:	b	4057e0 <ferror@plt+0x40e0>
  4057b8:	ldr	x1, [sp, #104]
  4057bc:	ldr	x0, [sp, #168]
  4057c0:	bl	401510 <realloc@plt>
  4057c4:	str	x0, [sp, #96]
  4057c8:	ldr	x0, [sp, #96]
  4057cc:	cmp	x0, #0x0
  4057d0:	b.eq	4057dc <ferror@plt+0x40dc>  // b.none
  4057d4:	ldr	x0, [sp, #96]
  4057d8:	str	x0, [sp, #168]
  4057dc:	ldr	x0, [sp, #168]
  4057e0:	ldp	x29, x30, [sp], #176
  4057e4:	ret
  4057e8:	stp	x29, x30, [sp, #-80]!
  4057ec:	mov	x29, sp
  4057f0:	str	x0, [sp, #40]
  4057f4:	str	x1, [sp, #32]
  4057f8:	str	x2, [sp, #24]
  4057fc:	ldr	x0, [sp, #40]
  405800:	ldrb	w0, [x0]
  405804:	cmp	w0, #0x0
  405808:	b.eq	405820 <ferror@plt+0x4120>  // b.none
  40580c:	ldr	x1, [sp, #24]
  405810:	ldr	x0, [sp, #32]
  405814:	bl	403964 <ferror@plt+0x2264>
  405818:	cmp	w0, #0x0
  40581c:	b.ne	405850 <ferror@plt+0x4150>  // b.any
  405820:	ldr	x0, [sp, #40]
  405824:	bl	401530 <strdup@plt>
  405828:	str	x0, [sp, #48]
  40582c:	ldr	x0, [sp, #48]
  405830:	cmp	x0, #0x0
  405834:	b.ne	405848 <ferror@plt+0x4148>  // b.any
  405838:	bl	4016a0 <__errno_location@plt>
  40583c:	mov	x1, x0
  405840:	mov	w0, #0xc                   	// #12
  405844:	str	w0, [x1]
  405848:	ldr	x0, [sp, #48]
  40584c:	b	4058f8 <ferror@plt+0x41f8>
  405850:	ldr	x1, [sp, #32]
  405854:	ldr	x0, [sp, #24]
  405858:	bl	401650 <iconv_open@plt>
  40585c:	str	x0, [sp, #72]
  405860:	ldr	x0, [sp, #72]
  405864:	cmn	x0, #0x1
  405868:	b.ne	405874 <ferror@plt+0x4174>  // b.any
  40586c:	mov	x0, #0x0                   	// #0
  405870:	b	4058f8 <ferror@plt+0x41f8>
  405874:	ldr	x1, [sp, #72]
  405878:	ldr	x0, [sp, #40]
  40587c:	bl	405498 <ferror@plt+0x3d98>
  405880:	str	x0, [sp, #64]
  405884:	ldr	x0, [sp, #64]
  405888:	cmp	x0, #0x0
  40588c:	b.ne	4058b8 <ferror@plt+0x41b8>  // b.any
  405890:	bl	4016a0 <__errno_location@plt>
  405894:	ldr	w0, [x0]
  405898:	str	w0, [sp, #56]
  40589c:	ldr	x0, [sp, #72]
  4058a0:	bl	401410 <iconv_close@plt>
  4058a4:	bl	4016a0 <__errno_location@plt>
  4058a8:	mov	x1, x0
  4058ac:	ldr	w0, [sp, #56]
  4058b0:	str	w0, [x1]
  4058b4:	b	4058f4 <ferror@plt+0x41f4>
  4058b8:	ldr	x0, [sp, #72]
  4058bc:	bl	401410 <iconv_close@plt>
  4058c0:	cmp	w0, #0x0
  4058c4:	b.ge	4058f4 <ferror@plt+0x41f4>  // b.tcont
  4058c8:	bl	4016a0 <__errno_location@plt>
  4058cc:	ldr	w0, [x0]
  4058d0:	str	w0, [sp, #60]
  4058d4:	ldr	x0, [sp, #64]
  4058d8:	bl	4015f0 <free@plt>
  4058dc:	bl	4016a0 <__errno_location@plt>
  4058e0:	mov	x1, x0
  4058e4:	ldr	w0, [sp, #60]
  4058e8:	str	w0, [x1]
  4058ec:	mov	x0, #0x0                   	// #0
  4058f0:	b	4058f8 <ferror@plt+0x41f8>
  4058f4:	ldr	x0, [sp, #64]
  4058f8:	ldp	x29, x30, [sp], #80
  4058fc:	ret
  405900:	stp	x29, x30, [sp, #-48]!
  405904:	mov	x29, sp
  405908:	str	x0, [sp, #24]
  40590c:	str	x1, [sp, #16]
  405910:	ldr	x2, [sp, #16]
  405914:	mov	w1, #0x0                   	// #0
  405918:	ldr	x0, [sp, #24]
  40591c:	bl	401660 <memchr@plt>
  405920:	str	x0, [sp, #40]
  405924:	ldr	x0, [sp, #40]
  405928:	cmp	x0, #0x0
  40592c:	b.eq	405944 <ferror@plt+0x4244>  // b.none
  405930:	ldr	x1, [sp, #40]
  405934:	ldr	x0, [sp, #24]
  405938:	sub	x0, x1, x0
  40593c:	add	x0, x0, #0x1
  405940:	b	405948 <ferror@plt+0x4248>
  405944:	ldr	x0, [sp, #16]
  405948:	ldp	x29, x30, [sp], #48
  40594c:	ret
  405950:	stp	x29, x30, [sp, #-64]!
  405954:	mov	x29, sp
  405958:	str	x0, [sp, #40]
  40595c:	str	x1, [sp, #32]
  405960:	str	x2, [sp, #24]
  405964:	str	x3, [sp, #16]
  405968:	ldr	x0, [sp, #40]
  40596c:	cmp	x0, #0x0
  405970:	b.ne	40597c <ferror@plt+0x427c>  // b.any
  405974:	add	x0, sp, #0x30
  405978:	str	x0, [sp, #40]
  40597c:	ldr	x3, [sp, #16]
  405980:	ldr	x2, [sp, #24]
  405984:	ldr	x1, [sp, #32]
  405988:	ldr	x0, [sp, #40]
  40598c:	bl	401390 <mbrtowc@plt>
  405990:	str	x0, [sp, #56]
  405994:	ldr	x0, [sp, #56]
  405998:	cmn	x0, #0x3
  40599c:	b.ls	4059e8 <ferror@plt+0x42e8>  // b.plast
  4059a0:	ldr	x0, [sp, #24]
  4059a4:	cmp	x0, #0x0
  4059a8:	b.eq	4059e8 <ferror@plt+0x42e8>  // b.none
  4059ac:	mov	w0, #0x0                   	// #0
  4059b0:	bl	405d9c <ferror@plt+0x469c>
  4059b4:	and	w0, w0, #0xff
  4059b8:	eor	w0, w0, #0x1
  4059bc:	and	w0, w0, #0xff
  4059c0:	cmp	w0, #0x0
  4059c4:	b.eq	4059e8 <ferror@plt+0x42e8>  // b.none
  4059c8:	ldr	x0, [sp, #32]
  4059cc:	ldrb	w0, [x0]
  4059d0:	strb	w0, [sp, #55]
  4059d4:	ldrb	w1, [sp, #55]
  4059d8:	ldr	x0, [sp, #40]
  4059dc:	str	w1, [x0]
  4059e0:	mov	x0, #0x1                   	// #1
  4059e4:	b	4059ec <ferror@plt+0x42ec>
  4059e8:	ldr	x0, [sp, #56]
  4059ec:	ldp	x29, x30, [sp], #64
  4059f0:	ret
  4059f4:	sub	sp, sp, #0x10
  4059f8:	str	w0, [sp, #12]
  4059fc:	ldr	w0, [sp, #12]
  405a00:	cmp	w0, #0x7a
  405a04:	b.gt	405a48 <ferror@plt+0x4348>
  405a08:	ldr	w0, [sp, #12]
  405a0c:	cmp	w0, #0x61
  405a10:	b.ge	405a40 <ferror@plt+0x4340>  // b.tcont
  405a14:	ldr	w0, [sp, #12]
  405a18:	cmp	w0, #0x39
  405a1c:	b.gt	405a30 <ferror@plt+0x4330>
  405a20:	ldr	w0, [sp, #12]
  405a24:	cmp	w0, #0x30
  405a28:	b.ge	405a40 <ferror@plt+0x4340>  // b.tcont
  405a2c:	b	405a48 <ferror@plt+0x4348>
  405a30:	ldr	w0, [sp, #12]
  405a34:	sub	w0, w0, #0x41
  405a38:	cmp	w0, #0x19
  405a3c:	b.hi	405a48 <ferror@plt+0x4348>  // b.pmore
  405a40:	mov	w0, #0x1                   	// #1
  405a44:	b	405a4c <ferror@plt+0x434c>
  405a48:	mov	w0, #0x0                   	// #0
  405a4c:	add	sp, sp, #0x10
  405a50:	ret
  405a54:	sub	sp, sp, #0x10
  405a58:	str	w0, [sp, #12]
  405a5c:	ldr	w0, [sp, #12]
  405a60:	cmp	w0, #0x5a
  405a64:	b.gt	405a78 <ferror@plt+0x4378>
  405a68:	ldr	w0, [sp, #12]
  405a6c:	cmp	w0, #0x41
  405a70:	b.ge	405a88 <ferror@plt+0x4388>  // b.tcont
  405a74:	b	405a90 <ferror@plt+0x4390>
  405a78:	ldr	w0, [sp, #12]
  405a7c:	sub	w0, w0, #0x61
  405a80:	cmp	w0, #0x19
  405a84:	b.hi	405a90 <ferror@plt+0x4390>  // b.pmore
  405a88:	mov	w0, #0x1                   	// #1
  405a8c:	b	405a94 <ferror@plt+0x4394>
  405a90:	mov	w0, #0x0                   	// #0
  405a94:	add	sp, sp, #0x10
  405a98:	ret
  405a9c:	sub	sp, sp, #0x10
  405aa0:	str	w0, [sp, #12]
  405aa4:	ldr	w0, [sp, #12]
  405aa8:	cmp	w0, #0x7f
  405aac:	b.hi	405ab8 <ferror@plt+0x43b8>  // b.pmore
  405ab0:	mov	w0, #0x1                   	// #1
  405ab4:	b	405abc <ferror@plt+0x43bc>
  405ab8:	mov	w0, #0x0                   	// #0
  405abc:	add	sp, sp, #0x10
  405ac0:	ret
  405ac4:	sub	sp, sp, #0x10
  405ac8:	str	w0, [sp, #12]
  405acc:	ldr	w0, [sp, #12]
  405ad0:	cmp	w0, #0x20
  405ad4:	b.eq	405ae4 <ferror@plt+0x43e4>  // b.none
  405ad8:	ldr	w0, [sp, #12]
  405adc:	cmp	w0, #0x9
  405ae0:	b.ne	405aec <ferror@plt+0x43ec>  // b.any
  405ae4:	mov	w0, #0x1                   	// #1
  405ae8:	b	405af0 <ferror@plt+0x43f0>
  405aec:	mov	w0, #0x0                   	// #0
  405af0:	and	w0, w0, #0x1
  405af4:	and	w0, w0, #0xff
  405af8:	add	sp, sp, #0x10
  405afc:	ret
  405b00:	sub	sp, sp, #0x10
  405b04:	str	w0, [sp, #12]
  405b08:	ldr	w0, [sp, #12]
  405b0c:	cmp	w0, #0x1f
  405b10:	b.gt	405b24 <ferror@plt+0x4424>
  405b14:	ldr	w0, [sp, #12]
  405b18:	cmp	w0, #0x0
  405b1c:	b.ge	405b30 <ferror@plt+0x4430>  // b.tcont
  405b20:	b	405b38 <ferror@plt+0x4438>
  405b24:	ldr	w0, [sp, #12]
  405b28:	cmp	w0, #0x7f
  405b2c:	b.ne	405b38 <ferror@plt+0x4438>  // b.any
  405b30:	mov	w0, #0x1                   	// #1
  405b34:	b	405b3c <ferror@plt+0x443c>
  405b38:	mov	w0, #0x0                   	// #0
  405b3c:	add	sp, sp, #0x10
  405b40:	ret
  405b44:	sub	sp, sp, #0x10
  405b48:	str	w0, [sp, #12]
  405b4c:	ldr	w0, [sp, #12]
  405b50:	sub	w0, w0, #0x30
  405b54:	cmp	w0, #0x9
  405b58:	b.hi	405b64 <ferror@plt+0x4464>  // b.pmore
  405b5c:	mov	w0, #0x1                   	// #1
  405b60:	b	405b68 <ferror@plt+0x4468>
  405b64:	mov	w0, #0x0                   	// #0
  405b68:	add	sp, sp, #0x10
  405b6c:	ret
  405b70:	sub	sp, sp, #0x10
  405b74:	str	w0, [sp, #12]
  405b78:	ldr	w0, [sp, #12]
  405b7c:	sub	w0, w0, #0x21
  405b80:	cmp	w0, #0x5d
  405b84:	b.hi	405b90 <ferror@plt+0x4490>  // b.pmore
  405b88:	mov	w0, #0x1                   	// #1
  405b8c:	b	405b94 <ferror@plt+0x4494>
  405b90:	mov	w0, #0x0                   	// #0
  405b94:	add	sp, sp, #0x10
  405b98:	ret
  405b9c:	sub	sp, sp, #0x10
  405ba0:	str	w0, [sp, #12]
  405ba4:	ldr	w0, [sp, #12]
  405ba8:	sub	w0, w0, #0x61
  405bac:	cmp	w0, #0x19
  405bb0:	b.hi	405bbc <ferror@plt+0x44bc>  // b.pmore
  405bb4:	mov	w0, #0x1                   	// #1
  405bb8:	b	405bc0 <ferror@plt+0x44c0>
  405bbc:	mov	w0, #0x0                   	// #0
  405bc0:	add	sp, sp, #0x10
  405bc4:	ret
  405bc8:	sub	sp, sp, #0x10
  405bcc:	str	w0, [sp, #12]
  405bd0:	ldr	w0, [sp, #12]
  405bd4:	sub	w0, w0, #0x20
  405bd8:	cmp	w0, #0x5e
  405bdc:	b.hi	405be8 <ferror@plt+0x44e8>  // b.pmore
  405be0:	mov	w0, #0x1                   	// #1
  405be4:	b	405bec <ferror@plt+0x44ec>
  405be8:	mov	w0, #0x0                   	// #0
  405bec:	add	sp, sp, #0x10
  405bf0:	ret
  405bf4:	sub	sp, sp, #0x10
  405bf8:	str	w0, [sp, #12]
  405bfc:	ldr	w0, [sp, #12]
  405c00:	cmp	w0, #0x7e
  405c04:	b.gt	405c60 <ferror@plt+0x4560>
  405c08:	ldr	w0, [sp, #12]
  405c0c:	cmp	w0, #0x7b
  405c10:	b.ge	405c58 <ferror@plt+0x4558>  // b.tcont
  405c14:	ldr	w0, [sp, #12]
  405c18:	cmp	w0, #0x60
  405c1c:	b.gt	405c60 <ferror@plt+0x4560>
  405c20:	ldr	w0, [sp, #12]
  405c24:	cmp	w0, #0x5b
  405c28:	b.ge	405c58 <ferror@plt+0x4558>  // b.tcont
  405c2c:	ldr	w0, [sp, #12]
  405c30:	cmp	w0, #0x2f
  405c34:	b.gt	405c48 <ferror@plt+0x4548>
  405c38:	ldr	w0, [sp, #12]
  405c3c:	cmp	w0, #0x21
  405c40:	b.ge	405c58 <ferror@plt+0x4558>  // b.tcont
  405c44:	b	405c60 <ferror@plt+0x4560>
  405c48:	ldr	w0, [sp, #12]
  405c4c:	sub	w0, w0, #0x3a
  405c50:	cmp	w0, #0x6
  405c54:	b.hi	405c60 <ferror@plt+0x4560>  // b.pmore
  405c58:	mov	w0, #0x1                   	// #1
  405c5c:	b	405c64 <ferror@plt+0x4564>
  405c60:	mov	w0, #0x0                   	// #0
  405c64:	add	sp, sp, #0x10
  405c68:	ret
  405c6c:	sub	sp, sp, #0x10
  405c70:	str	w0, [sp, #12]
  405c74:	ldr	w0, [sp, #12]
  405c78:	cmp	w0, #0xd
  405c7c:	b.gt	405c90 <ferror@plt+0x4590>
  405c80:	ldr	w0, [sp, #12]
  405c84:	cmp	w0, #0x9
  405c88:	b.ge	405c9c <ferror@plt+0x459c>  // b.tcont
  405c8c:	b	405ca4 <ferror@plt+0x45a4>
  405c90:	ldr	w0, [sp, #12]
  405c94:	cmp	w0, #0x20
  405c98:	b.ne	405ca4 <ferror@plt+0x45a4>  // b.any
  405c9c:	mov	w0, #0x1                   	// #1
  405ca0:	b	405ca8 <ferror@plt+0x45a8>
  405ca4:	mov	w0, #0x0                   	// #0
  405ca8:	add	sp, sp, #0x10
  405cac:	ret
  405cb0:	sub	sp, sp, #0x10
  405cb4:	str	w0, [sp, #12]
  405cb8:	ldr	w0, [sp, #12]
  405cbc:	sub	w0, w0, #0x41
  405cc0:	cmp	w0, #0x19
  405cc4:	b.hi	405cd0 <ferror@plt+0x45d0>  // b.pmore
  405cc8:	mov	w0, #0x1                   	// #1
  405ccc:	b	405cd4 <ferror@plt+0x45d4>
  405cd0:	mov	w0, #0x0                   	// #0
  405cd4:	add	sp, sp, #0x10
  405cd8:	ret
  405cdc:	sub	sp, sp, #0x10
  405ce0:	str	w0, [sp, #12]
  405ce4:	ldr	w0, [sp, #12]
  405ce8:	sub	w0, w0, #0x30
  405cec:	cmp	w0, #0x36
  405cf0:	cset	w1, hi  // hi = pmore
  405cf4:	and	w1, w1, #0xff
  405cf8:	cmp	w1, #0x0
  405cfc:	b.ne	405d30 <ferror@plt+0x4630>  // b.any
  405d00:	mov	x1, #0x1                   	// #1
  405d04:	lsl	x1, x1, x0
  405d08:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  405d0c:	movk	x0, #0x3ff
  405d10:	and	x0, x1, x0
  405d14:	cmp	x0, #0x0
  405d18:	cset	w0, ne  // ne = any
  405d1c:	and	w0, w0, #0xff
  405d20:	cmp	w0, #0x0
  405d24:	b.eq	405d30 <ferror@plt+0x4630>  // b.none
  405d28:	mov	w0, #0x1                   	// #1
  405d2c:	b	405d34 <ferror@plt+0x4634>
  405d30:	mov	w0, #0x0                   	// #0
  405d34:	add	sp, sp, #0x10
  405d38:	ret
  405d3c:	sub	sp, sp, #0x10
  405d40:	str	w0, [sp, #12]
  405d44:	ldr	w0, [sp, #12]
  405d48:	sub	w0, w0, #0x41
  405d4c:	cmp	w0, #0x19
  405d50:	b.hi	405d60 <ferror@plt+0x4660>  // b.pmore
  405d54:	ldr	w0, [sp, #12]
  405d58:	add	w0, w0, #0x20
  405d5c:	b	405d64 <ferror@plt+0x4664>
  405d60:	ldr	w0, [sp, #12]
  405d64:	add	sp, sp, #0x10
  405d68:	ret
  405d6c:	sub	sp, sp, #0x10
  405d70:	str	w0, [sp, #12]
  405d74:	ldr	w0, [sp, #12]
  405d78:	sub	w0, w0, #0x61
  405d7c:	cmp	w0, #0x19
  405d80:	b.hi	405d90 <ferror@plt+0x4690>  // b.pmore
  405d84:	ldr	w0, [sp, #12]
  405d88:	sub	w0, w0, #0x20
  405d8c:	b	405d94 <ferror@plt+0x4694>
  405d90:	ldr	w0, [sp, #12]
  405d94:	add	sp, sp, #0x10
  405d98:	ret
  405d9c:	stp	x29, x30, [sp, #-48]!
  405da0:	mov	x29, sp
  405da4:	str	w0, [sp, #28]
  405da8:	mov	w0, #0x1                   	// #1
  405dac:	strb	w0, [sp, #47]
  405db0:	mov	x1, #0x0                   	// #0
  405db4:	ldr	w0, [sp, #28]
  405db8:	bl	4016f0 <setlocale@plt>
  405dbc:	str	x0, [sp, #32]
  405dc0:	ldr	x0, [sp, #32]
  405dc4:	cmp	x0, #0x0
  405dc8:	b.eq	405e00 <ferror@plt+0x4700>  // b.none
  405dcc:	adrp	x0, 406000 <ferror@plt+0x4900>
  405dd0:	add	x1, x0, #0xa20
  405dd4:	ldr	x0, [sp, #32]
  405dd8:	bl	4015b0 <strcmp@plt>
  405ddc:	cmp	w0, #0x0
  405de0:	b.eq	405dfc <ferror@plt+0x46fc>  // b.none
  405de4:	adrp	x0, 406000 <ferror@plt+0x4900>
  405de8:	add	x1, x0, #0xa28
  405dec:	ldr	x0, [sp, #32]
  405df0:	bl	4015b0 <strcmp@plt>
  405df4:	cmp	w0, #0x0
  405df8:	b.ne	405e00 <ferror@plt+0x4700>  // b.any
  405dfc:	strb	wzr, [sp, #47]
  405e00:	ldrb	w0, [sp, #47]
  405e04:	ldp	x29, x30, [sp], #48
  405e08:	ret
  405e0c:	stp	x29, x30, [sp, #-64]!
  405e10:	mov	x29, sp
  405e14:	str	x0, [sp, #24]
  405e18:	ldr	x0, [sp, #24]
  405e1c:	add	x0, x0, #0x20
  405e20:	str	x0, [sp, #56]
  405e24:	ldr	x1, [sp, #56]
  405e28:	ldr	x0, [sp, #24]
  405e2c:	cmp	x1, x0
  405e30:	b.cc	405e84 <ferror@plt+0x4784>  // b.lo, b.ul, b.last
  405e34:	ldr	x0, [sp, #56]
  405e38:	bl	4014a0 <malloc@plt>
  405e3c:	str	x0, [sp, #48]
  405e40:	ldr	x0, [sp, #48]
  405e44:	cmp	x0, #0x0
  405e48:	b.eq	405e84 <ferror@plt+0x4784>  // b.none
  405e4c:	ldr	x0, [sp, #48]
  405e50:	add	x0, x0, #0x10
  405e54:	and	x0, x0, #0xffffffffffffffe0
  405e58:	add	x0, x0, #0x10
  405e5c:	str	x0, [sp, #40]
  405e60:	ldr	x1, [sp, #40]
  405e64:	ldr	x0, [sp, #48]
  405e68:	sub	x1, x1, x0
  405e6c:	ldr	x0, [sp, #40]
  405e70:	sub	x0, x0, #0x1
  405e74:	and	w1, w1, #0xff
  405e78:	strb	w1, [x0]
  405e7c:	ldr	x0, [sp, #40]
  405e80:	b	405e88 <ferror@plt+0x4788>
  405e84:	mov	x0, #0x0                   	// #0
  405e88:	ldp	x29, x30, [sp], #64
  405e8c:	ret
  405e90:	stp	x29, x30, [sp, #-48]!
  405e94:	mov	x29, sp
  405e98:	str	x0, [sp, #24]
  405e9c:	ldr	x0, [sp, #24]
  405ea0:	and	x0, x0, #0xf
  405ea4:	cmp	x0, #0x0
  405ea8:	b.eq	405eb0 <ferror@plt+0x47b0>  // b.none
  405eac:	bl	401560 <abort@plt>
  405eb0:	ldr	x0, [sp, #24]
  405eb4:	and	x0, x0, #0x10
  405eb8:	cmp	x0, #0x0
  405ebc:	b.eq	405ee8 <ferror@plt+0x47e8>  // b.none
  405ec0:	ldr	x0, [sp, #24]
  405ec4:	sub	x0, x0, #0x1
  405ec8:	ldrb	w0, [x0]
  405ecc:	and	x0, x0, #0xff
  405ed0:	neg	x0, x0
  405ed4:	ldr	x1, [sp, #24]
  405ed8:	add	x0, x1, x0
  405edc:	str	x0, [sp, #40]
  405ee0:	ldr	x0, [sp, #40]
  405ee4:	bl	4015f0 <free@plt>
  405ee8:	nop
  405eec:	ldp	x29, x30, [sp], #48
  405ef0:	ret
  405ef4:	stp	x29, x30, [sp, #-48]!
  405ef8:	mov	x29, sp
  405efc:	str	w0, [sp, #28]
  405f00:	ldr	w0, [sp, #28]
  405f04:	bl	4014b0 <wcwidth@plt>
  405f08:	str	w0, [sp, #44]
  405f0c:	ldr	w0, [sp, #44]
  405f10:	cmp	w0, #0x0
  405f14:	b.ge	405f30 <ferror@plt+0x4830>  // b.tcont
  405f18:	ldr	w0, [sp, #28]
  405f1c:	bl	401450 <iswcntrl@plt>
  405f20:	cmp	w0, #0x0
  405f24:	cset	w0, eq  // eq = none
  405f28:	and	w0, w0, #0xff
  405f2c:	b	405f34 <ferror@plt+0x4834>
  405f30:	ldr	w0, [sp, #44]
  405f34:	ldp	x29, x30, [sp], #48
  405f38:	ret
  405f3c:	stp	x29, x30, [sp, #-32]!
  405f40:	mov	x29, sp
  405f44:	str	x0, [sp, #24]
  405f48:	str	x1, [sp, #16]
  405f4c:	ldr	x0, [sp, #16]
  405f50:	ldr	x1, [x0]
  405f54:	ldr	x0, [sp, #16]
  405f58:	add	x0, x0, #0x18
  405f5c:	cmp	x1, x0
  405f60:	b.ne	405f9c <ferror@plt+0x489c>  // b.any
  405f64:	ldr	x0, [sp, #24]
  405f68:	add	x3, x0, #0x18
  405f6c:	ldr	x0, [sp, #16]
  405f70:	add	x1, x0, #0x18
  405f74:	ldr	x0, [sp, #16]
  405f78:	ldr	x0, [x0, #8]
  405f7c:	mov	x2, x0
  405f80:	mov	x0, x3
  405f84:	bl	4013a0 <memcpy@plt>
  405f88:	ldr	x0, [sp, #24]
  405f8c:	add	x1, x0, #0x18
  405f90:	ldr	x0, [sp, #24]
  405f94:	str	x1, [x0]
  405f98:	b	405fac <ferror@plt+0x48ac>
  405f9c:	ldr	x0, [sp, #16]
  405fa0:	ldr	x1, [x0]
  405fa4:	ldr	x0, [sp, #24]
  405fa8:	str	x1, [x0]
  405fac:	ldr	x0, [sp, #16]
  405fb0:	ldr	x1, [x0, #8]
  405fb4:	ldr	x0, [sp, #24]
  405fb8:	str	x1, [x0, #8]
  405fbc:	ldr	x0, [sp, #16]
  405fc0:	ldrb	w1, [x0, #16]
  405fc4:	ldr	x0, [sp, #24]
  405fc8:	strb	w1, [x0, #16]
  405fcc:	ldr	x0, [sp, #24]
  405fd0:	ldrb	w0, [x0, #16]
  405fd4:	cmp	w0, #0x0
  405fd8:	b.eq	405fec <ferror@plt+0x48ec>  // b.none
  405fdc:	ldr	x0, [sp, #16]
  405fe0:	ldr	w1, [x0, #20]
  405fe4:	ldr	x0, [sp, #24]
  405fe8:	str	w1, [x0, #20]
  405fec:	nop
  405ff0:	ldp	x29, x30, [sp], #32
  405ff4:	ret
  405ff8:	sub	sp, sp, #0x10
  405ffc:	strb	w0, [sp, #15]
  406000:	ldrb	w0, [sp, #15]
  406004:	lsr	w0, w0, #5
  406008:	and	w0, w0, #0xff
  40600c:	mov	w1, w0
  406010:	adrp	x0, 406000 <ferror@plt+0x4900>
  406014:	add	x0, x0, #0xa30
  406018:	sxtw	x1, w1
  40601c:	ldr	w1, [x0, x1, lsl #2]
  406020:	ldrb	w0, [sp, #15]
  406024:	and	w0, w0, #0x1f
  406028:	lsr	w0, w1, w0
  40602c:	and	w0, w0, #0x1
  406030:	cmp	w0, #0x0
  406034:	cset	w0, ne  // ne = any
  406038:	and	w0, w0, #0xff
  40603c:	add	sp, sp, #0x10
  406040:	ret
  406044:	stp	x29, x30, [sp, #-112]!
  406048:	mov	x29, sp
  40604c:	str	x0, [sp, #24]
  406050:	bl	401610 <__ctype_get_mb_cur_max@plt>
  406054:	cmp	x0, #0x1
  406058:	b.ls	4060ec <ferror@plt+0x49ec>  // b.plast
  40605c:	str	xzr, [sp, #104]
  406060:	ldr	x0, [sp, #24]
  406064:	str	x0, [sp, #56]
  406068:	strb	wzr, [sp, #40]
  40606c:	add	x0, sp, #0x28
  406070:	add	x0, x0, #0x4
  406074:	mov	x2, #0x8                   	// #8
  406078:	mov	w1, #0x0                   	// #0
  40607c:	bl	4014f0 <memset@plt>
  406080:	strb	wzr, [sp, #52]
  406084:	b	4060a8 <ferror@plt+0x49a8>
  406088:	ldr	x0, [sp, #104]
  40608c:	add	x0, x0, #0x1
  406090:	str	x0, [sp, #104]
  406094:	ldr	x1, [sp, #56]
  406098:	ldr	x0, [sp, #64]
  40609c:	add	x0, x1, x0
  4060a0:	str	x0, [sp, #56]
  4060a4:	strb	wzr, [sp, #52]
  4060a8:	add	x0, sp, #0x28
  4060ac:	bl	404e2c <ferror@plt+0x372c>
  4060b0:	ldrb	w0, [sp, #72]
  4060b4:	eor	w0, w0, #0x1
  4060b8:	and	w0, w0, #0xff
  4060bc:	cmp	w0, #0x0
  4060c0:	b.ne	4060d0 <ferror@plt+0x49d0>  // b.any
  4060c4:	ldr	w0, [sp, #76]
  4060c8:	cmp	w0, #0x0
  4060cc:	b.eq	4060d8 <ferror@plt+0x49d8>  // b.none
  4060d0:	mov	w0, #0x1                   	// #1
  4060d4:	b	4060dc <ferror@plt+0x49dc>
  4060d8:	mov	w0, #0x0                   	// #0
  4060dc:	cmp	w0, #0x0
  4060e0:	b.ne	406088 <ferror@plt+0x4988>  // b.any
  4060e4:	ldr	x0, [sp, #104]
  4060e8:	b	4060f4 <ferror@plt+0x49f4>
  4060ec:	ldr	x0, [sp, #24]
  4060f0:	bl	4013c0 <strlen@plt>
  4060f4:	ldp	x29, x30, [sp], #112
  4060f8:	ret
  4060fc:	nop
  406100:	stp	x29, x30, [sp, #-64]!
  406104:	mov	x29, sp
  406108:	stp	x19, x20, [sp, #16]
  40610c:	adrp	x20, 417000 <ferror@plt+0x15900>
  406110:	add	x20, x20, #0xdf0
  406114:	stp	x21, x22, [sp, #32]
  406118:	adrp	x21, 417000 <ferror@plt+0x15900>
  40611c:	add	x21, x21, #0xde8
  406120:	sub	x20, x20, x21
  406124:	mov	w22, w0
  406128:	stp	x23, x24, [sp, #48]
  40612c:	mov	x23, x1
  406130:	mov	x24, x2
  406134:	bl	401358 <mbrtowc@plt-0x38>
  406138:	cmp	xzr, x20, asr #3
  40613c:	b.eq	406168 <ferror@plt+0x4a68>  // b.none
  406140:	asr	x20, x20, #3
  406144:	mov	x19, #0x0                   	// #0
  406148:	ldr	x3, [x21, x19, lsl #3]
  40614c:	mov	x2, x24
  406150:	add	x19, x19, #0x1
  406154:	mov	x1, x23
  406158:	mov	w0, w22
  40615c:	blr	x3
  406160:	cmp	x20, x19
  406164:	b.ne	406148 <ferror@plt+0x4a48>  // b.any
  406168:	ldp	x19, x20, [sp, #16]
  40616c:	ldp	x21, x22, [sp, #32]
  406170:	ldp	x23, x24, [sp, #48]
  406174:	ldp	x29, x30, [sp], #64
  406178:	ret
  40617c:	nop
  406180:	ret
  406184:	nop
  406188:	adrp	x2, 418000 <ferror@plt+0x16900>
  40618c:	mov	x1, #0x0                   	// #0
  406190:	ldr	x2, [x2, #456]
  406194:	b	401430 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406198 <.fini>:
  406198:	stp	x29, x30, [sp, #-16]!
  40619c:	mov	x29, sp
  4061a0:	ldp	x29, x30, [sp], #16
  4061a4:	ret
