<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/include/grlib/gr1553b.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5d1ab919b2bc2a88d122acf1f2df3693.html">include</a></li><li class="navelem"><a class="el" href="dir_f187b8a4a2e636e7d359093159fcd9d4.html">grlib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">gr1553b.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* GR1553B driver, used by BC, RT and/or BM driver</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * COPYRIGHT (c) 2010.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Cobham Gaisler AB.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license and distribution terms for this file may be</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * OVERVIEW</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * ========</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * This driver controls the GR1553B device regardless of interfaces supported</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * (BC, RT and/or BM). The device can be located at an on-chip AMBA or an</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * AMBA-over-PCI bus. This driver provides an interface for the BC, RT and BM</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * drivers to use. Since the different interfaces are accessed over the same</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * register interface on the same core, the other drivers must share a GR1553B</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * device. Any combination of interface functionality is supported, but the RT </span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * and BC functionality can nnot be used simultaneously due to hardware</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * limitation.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifndef __GR1553B_H__</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define __GR1553B_H__</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* The GR1553B registers */</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structgr1553b__regs.html">   33</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structgr1553b__regs.html">gr1553b_regs</a> {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="comment">/* Common Registers */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keyword">volatile</span> uint32_t irq;      <span class="comment">/* 0x00 IRQ register */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="keyword">volatile</span> uint32_t imask;    <span class="comment">/* 0x04 IRQ enable mask */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="keywordtype">int</span> unused0[(0x10-0x08)/4];</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="keyword">volatile</span> uint32_t hwcfg;    <span class="comment">/* 0x10 HW config register */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="keywordtype">int</span> unused1[(0x40-0x14)/4]; <span class="comment">/* Padding */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="comment">/* BC Registers */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keyword">volatile</span> uint32_t bc_stat;  <span class="comment">/* 0x40 BC status */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keyword">volatile</span> uint32_t bc_ctrl;  <span class="comment">/* 0x44 BC Action register */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keyword">volatile</span> uint32_t bc_bd;    <span class="comment">/* 0x48 BC transfer list pointer */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keyword">volatile</span> uint32_t bc_abd;   <span class="comment">/* 0x4c BC async list pointer */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keyword">volatile</span> uint32_t bc_timer; <span class="comment">/* 0x50 BC timer register */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keyword">volatile</span> uint32_t bc_wake;  <span class="comment">/* 0x54 BC wakeup control register */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keyword">volatile</span> uint32_t bc_irqptr;    <span class="comment">/* 0x58 BC transfer IRQ pointer */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keyword">volatile</span> uint32_t bc_busmsk;    <span class="comment">/* 0x5C BC per-RT bus mask register */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordtype">int</span> unused2[(0x68-0x60)/4]; <span class="comment">/* Padding */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keyword">volatile</span> uint32_t bc_slot;  <span class="comment">/* 0x68 BC Current BD pointer */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keyword">volatile</span> uint32_t bc_aslot; <span class="comment">/* 0x6c BC Current async BD pointer */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordtype">int</span> unused3[(0x80-0x70)/4]; <span class="comment">/* Padding */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">/* RT Registers */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keyword">volatile</span> uint32_t rt_stat;  <span class="comment">/* 0x80 RT status */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keyword">volatile</span> uint32_t rt_cfg;   <span class="comment">/* 0x84 RT config register */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keyword">volatile</span> uint32_t rt_stat2; <span class="comment">/* 0x88 RT bus status bits */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keyword">volatile</span> uint32_t rt_statw; <span class="comment">/* 0x8c RT status words */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keyword">volatile</span> uint32_t rt_sync;  <span class="comment">/* 0x90 RT bus synchronize */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keyword">volatile</span> uint32_t rt_tab;   <span class="comment">/* 0x94 RT subaddress table base */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keyword">volatile</span> uint32_t rt_mcctrl;    <span class="comment">/* 0x98 RT valid mode code mask */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordtype">int</span> unused4[(0xa4-0x9c)/4];</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keyword">volatile</span> uint32_t rt_ttag;  <span class="comment">/* 0xa4 RT time tag register */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordtype">int</span> unused5;            <span class="comment">/* 0xa8 RESERVED */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keyword">volatile</span> uint32_t rt_evsz;  <span class="comment">/* 0xac RT event log end pointer */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keyword">volatile</span> uint32_t rt_evlog; <span class="comment">/* 0xb0 RT event log position */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keyword">volatile</span> uint32_t rt_evirq; <span class="comment">/* 0xb4 RT event log IRQ position */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordtype">int</span> unused6[(0xc0-0xb8)/4]; <span class="comment">/* Padding */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">/* BM Registers */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keyword">volatile</span> uint32_t bm_stat;  <span class="comment">/* 0xc0 BM status */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keyword">volatile</span> uint32_t bm_ctrl;  <span class="comment">/* 0xc4 BM control register */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keyword">volatile</span> uint32_t bm_adr;   <span class="comment">/* 0xc8 BM address filter */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keyword">volatile</span> uint32_t bm_subadr;    <span class="comment">/* 0xcc BM subaddress filter */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keyword">volatile</span> uint32_t bm_mc;    <span class="comment">/* 0xd0 BM mode code filter */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keyword">volatile</span> uint32_t bm_start; <span class="comment">/* 0xd4 BM log start address */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keyword">volatile</span> uint32_t bm_end;   <span class="comment">/* 0xd8 BM log size/alignment mask */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keyword">volatile</span> uint32_t bm_pos;   <span class="comment">/* 0xdc BM log position */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keyword">volatile</span> uint32_t bm_ttag;  <span class="comment">/* 0xe0 BM time tag register */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;};</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define GR1553BC_KEY 0x15520000</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define GR1553RT_KEY 0x15530000</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* IRQ Definitions */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define GR1553BC_IRQLOG_SIZE 64</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define GR1553BC_IRQLOG_CNT (GR1553BC_IRQLOG_SIZE/sizeof(uint32_t))</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/*** IRQ Flag Register ***/</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_BCEV_BIT    0</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_BCD_BIT 1</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_BCWK_BIT    2</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_RTEV_BIT    8</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_RTD_BIT 9</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_RTTE_BIT    10</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_BMD_BIT 16</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_BMTOF_BIT   17</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_BCEV    (1&lt;&lt;GR1553B_IRQ_BCEV_BIT)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_BCD     (1&lt;&lt;GR1553B_IRQ_BCD_BIT)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_BCWK    (1&lt;&lt;GR1553B_IRQ_BCWK_BIT)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_RTEV    (1&lt;&lt;GR1553B_IRQ_RTEV_BIT)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_RTD     (1&lt;&lt;GR1553B_IRQ_RTD_BIT)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_RTTE    (1&lt;&lt;GR1553B_IRQ_RTTE_BIT)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_BMD     (1&lt;&lt;GR1553B_IRQ_BMD_BIT)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define GR1553B_IRQ_BMTOF       (1&lt;&lt;GR1553B_IRQ_BMTOF_BIT)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/*** IRQ Enable Register ***/</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_BCEVE_BIT 0</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_BCDE_BIT  1</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_BCWKE_BIT 2</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_RTEVE_BIT 8</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_RTDE_BIT  9</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_RTTEE_BIT 10</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_BMDE_BIT  16</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_BMTOE_BIT 17</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_BCEVE (1&lt;&lt;GR1553B_IRQEN_BCEVE_BIT)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_BCDE  (1&lt;&lt;GR1553B_IRQEN_BCDE_BIT)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_BCWKE (1&lt;&lt;GR1553B_IRQEN_BCWKE_BIT)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_RTEVE (1&lt;&lt;GR1553B_IRQEN_RTEVE_BIT)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_RTDE  (1&lt;&lt;GR1553B_IRQEN_RTDE_BIT)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_RTTEE (1&lt;&lt;GR1553B_IRQEN_RTTEE_BIT)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_BMDE  (1&lt;&lt;GR1553B_IRQEN_BMDE_BIT)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define GR1553B_IRQEN_BMTOE (1&lt;&lt;GR1553B_IRQEN_BMTOE_BIT)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/*** BC Status Register ***/</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define GR1553B_BC_STAT_SCST_BIT    0</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define GR1553B_BC_STAT_SCADL_BIT   3</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define GR1553B_BC_STAT_ASST_BIT    8</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define GR1553B_BC_STAT_ASADL_BIT   11</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define GR1553B_BC_STAT_BCSUP_BIT   31</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define GR1553B_BC_STAT_SCST        (0x3&lt;&lt;GR1553B_BC_STAT_SCST_BIT)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define GR1553B_BC_STAT_SCADL       (0x1f&lt;&lt;GR1553B_BC_STAT_SCADL_BIT)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define GR1553B_BC_STAT_ASST        (0x3&lt;&lt;GR1553B_BC_STAT_ASST_BIT)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define GR1553B_BC_STAT_ASADL       (0x1f&lt;&lt;GR1553B_BC_STAT_ASADL_BIT)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define GR1553B_BC_STAT_BCSUP       (1&lt;&lt;GR1553B_BC_STAT_BCSUP_BIT)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/*** BC Action Register ***/</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_SCSRT_BIT    0</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_SCSUS_BIT    1</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_SCSTP_BIT    2</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_SETT_BIT     3</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_CLRT_BIT     4</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_ASSRT_BIT    8</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_ASSTP_BIT    9</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_BCKEY_BIT    16</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_SCSRT        (1&lt;&lt;GR1553B_BC_ACT_SCSRT_BIT)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_SCSUS        (1&lt;&lt;GR1553B_BC_ACT_SCSUS_BIT)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_SCSTP        (1&lt;&lt;GR1553B_BC_ACT_SCSTP_BIT)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_SETT     (1&lt;&lt;GR1553B_BC_ACT_SETT_BIT)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_CLRT     (1&lt;&lt;GR1553B_BC_ACT_CLRT_BIT)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_ASSRT        (1&lt;&lt;GR1553B_BC_ACT_ASSRT_BIT)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_ASSTP        (1&lt;&lt;GR1553B_BC_ACT_ASSTP_BIT)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define GR1553B_BC_ACT_BCKEY        (0xffff&lt;&lt;GR1553B_BC_ACT_BCKEY_BIT)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/*** BC Timer Register ***/</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define GR1553B_BC_TIMER_SCTM_BIT   0</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define GR1553B_BC_TIMER_SCTM       (0xffffff&lt;&lt;GR1553B_BC_TIMER_SCTM_BIT)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/*** BC Wake-up control Register ***/</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define GR1553B_BC_WAKE_TIME_BIT    0</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define GR1553B_BC_WAKE_WKEN_BIT    31</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define GR1553B_BC_WAKE_TIME        (0xffffff&lt;&lt;GR1553B_BC_WAKE_TIME_BIT)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define GR1553B_BC_WAKE_WKEN        (1&lt;GR1553B_BC_WAKE_WKEN_BIT)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/*** RT status Register ***/</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT_RUN_BIT     0</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT_SHDB_BIT    1</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT_SHDA_BIT    2</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT_ACT_BIT     3</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT_RTSUP_BIT   31</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT_RUN     (1&lt;&lt;GR1553B_RT_STAT_RUN_BIT)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT_SHDB        (1&lt;&lt;GR1553B_RT_STAT_SHDB_BIT)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT_SHDA        (1&lt;&lt;GR1553B_RT_STAT_SHDA_BIT)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT_ACT     (1&lt;&lt;GR1553B_RT_STAT_ACT_BIT)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT_RTSUP       (1&lt;&lt;GR1553B_RT_STAT_RTSUP_BIT)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/*** RT Config Register ***/</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define GR1553B_RT_CFG_RTEN_BIT     0</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define GR1553B_RT_CFG_RTADDR_BIT   1</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define GR1553B_RT_CFG_RTKEY_BIT    16</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define GR1553B_RT_CFG_RTEN     (1&lt;&lt;GR1553B_RT_CFG_RTEN_BIT)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define GR1553B_RT_CFG_RTADDR       (1&lt;&lt;GR1553B_RT_CFG_RTADDR_BIT)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define GR1553B_RT_CFG_RTKEY        (0xffff&lt;&lt;GR1553B_RT_CFG_RTKEY_BIT)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/*** RT Bus Status Register ***/</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT2_TFLG_BIT   0</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT2_DBCA_BIT   1</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT2_SSF_BIT    2</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT2_BUSY_BIT   3</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT2_SREQ_BIT   4</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT2_TFDE_BIT   8</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT2_TFLG       (1&lt;&lt;GR1553B_RT_STAT2_TFLG_BIT)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT2_DBCA       (1&lt;&lt;GR1553B_RT_STAT2_DBCA_BIT)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT2_SSF        (1&lt;&lt;GR1553B_RT_STAT2_SSF_BIT)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT2_BUSY       (1&lt;&lt;GR1553B_RT_STAT2_BUSY_BIT)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT2_SREQ       (1&lt;&lt;GR1553B_RT_STAT2_SREQ_BIT)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define GR1553B_RT_STAT2_TFDE       (1&lt;&lt;GR1553B_RT_STAT2_TFDE_BIT)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/*** RT Status Words Register ***/</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define GR1553B_RT_STATW_VECW_BIT   0</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define GR1553B_RT_STATW_BITW_BIT   16</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define GR1553B_RT_STATW_VECW       (0xffff&lt;&lt;GR1553B_RT_STATW_VECW_BIT)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define GR1553B_RT_STATW_BITW       (0xffff&lt;&lt;GR1553B_RT_STATW_BITW_BIT)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/*** RT Sync Register ***/</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define GR1553B_RT_SYNC_SYD_BIT     0</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define GR1553B_RT_SYNC_SYTM_BIT    16</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define GR1553B_RT_SYNC_SYD     (0xffff&lt;&lt;GR1553B_RT_SYNC_SYD_BIT)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define GR1553B_RT_SYNC_SYTM        (0xffff&lt;&lt;GR1553B_RT_SYNC_SYTM_BIT)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/*** RT Sub adress table Register ***/</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define GR1553B_RT_TAB_SATB_BIT     0</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define GR1553B_RT_TAB_SATB     (0xffff&lt;&lt;GR1553B_RT_TAB_SATB_BIT)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/*** RT Mode code control Register ***/</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_S_BIT     0</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_SB_BIT    2</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_SD_BIT    4</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_SDB_BIT   6</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_TS_BIT    8</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_TSB_BIT   10</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_TVW_BIT   12</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_TBW_BIT   14</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_DBC_BIT   16</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_IST_BIT   18</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_ISTB_BIT  20</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_ITF_BIT   22</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_ITFB_BIT  24</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_RRT_BIT   26</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_RRTB_BIT  28</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_S (1&lt;&lt;GR1553B_RT_MCCTRL_S_BIT)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_SB    (1&lt;&lt;GR1553B_RT_MCCTRL_SB_BIT)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_SD    (1&lt;&lt;GR1553B_RT_MCCTRL_SD_BIT)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_SDB   (1&lt;&lt;GR1553B_RT_MCCTRL_SDB_BIT)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_TS    (1&lt;&lt;GR1553B_RT_MCCTRL_TS_BIT)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_TSB   (1&lt;&lt;GR1553B_RT_MCCTRL_TSB_BIT)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_TVW   (1&lt;&lt;GR1553B_RT_MCCTRL_TVW_BIT)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_TBW   (1&lt;&lt;GR1553B_RT_MCCTRL_TBW_BIT)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_DBC   (1&lt;&lt;GR1553B_RT_MCCTRL_DBC_BIT)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_IST   (1&lt;&lt;GR1553B_RT_MCCTRL_IST_BIT)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_ISTB  (1&lt;&lt;GR1553B_RT_MCCTRL_ISTB_BIT)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_ITF   (1&lt;&lt;GR1553B_RT_MCCTRL_ITF_BIT)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_ITFB  (1&lt;&lt;GR1553B_RT_MCCTRL_ITFB_BIT)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_RRT   (1&lt;&lt;GR1553B_RT_MCCTRL_RRT_BIT)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define GR1553B_RT_MCCTRL_RRTB  (1&lt;&lt;GR1553B_RT_MCCTRL_RRTB_BIT)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/*** RT Time Tag control Register ***/</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define GR1553B_RT_TTAG_TVAL_BIT    0</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define GR1553B_RT_TTAG_TRES_BIT    16</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define GR1553B_RT_TTAG_TVAL        (0xffff&lt;&lt;GR1553B_RT_TTAG_TVAL_BIT)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define GR1553B_RT_TTAG_TRES        (0xffff&lt;&lt;GR1553B_RT_TTAG_TRES_BIT)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/*** BM Control Register ***/</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define GR1553B_BM_STAT_BMSUP_BIT   31</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define GR1553B_BM_STAT_BMSUP       (1&lt;&lt;GR1553B_BM_STAT_BMSUP_BIT)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/*** BM Control Register ***/</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define GR1553B_BM_CTRL_BMEN_BIT    0</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define GR1553B_BM_CTRL_MANL_BIT    1</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define GR1553B_BM_CTRL_UDWL_BIT    2</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define GR1553B_BM_CTRL_IMCL_BIT    3</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define GR1553B_BM_CTRL_BMEN    (1&lt;&lt;GR1553B_BM_CTRL_BMEN_BIT)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define GR1553B_BM_CTRL_MANL    (1&lt;&lt;GR1553B_BM_CTRL_MANL_BIT)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define GR1553B_BM_CTRL_UDWL    (1&lt;&lt;GR1553B_BM_CTRL_UDWL_BIT)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define GR1553B_BM_CTRL_IMCL    (1&lt;&lt;GR1553B_BM_CTRL_IMCL_BIT)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/*** BM RT Mode code filter Register ***/</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_S_BIT 0</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_SB_BIT    1</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_SD_BIT    2</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_SDB_BIT   3</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_TS_BIT    4</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_TSB_BIT   5</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_TVW_BIT   6</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_TBW_BIT   7</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_DBC_BIT   8</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_IST_BIT   9</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_ISTB_BIT  10</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_ITF_BIT   11</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_ITFB_BIT  12</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_RRT_BIT   13</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_RRTB_BIT  14</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_TSW_BIT   15</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_TLC_BIT   16</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_STS_BIT   17</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_STSB_BIT  18</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_S     (1&lt;&lt;GR1553B_BM_MC_S_BIT)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_SB    (1&lt;&lt;GR1553B_BM_MC_SB_BIT)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_SD    (1&lt;&lt;GR1553B_BM_MC_SD_BIT)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_SDB   (1&lt;&lt;GR1553B_BM_MC_SDB_BIT)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_TS    (1&lt;&lt;GR1553B_BM_MC_TS_BIT)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_TSB   (1&lt;&lt;GR1553B_BM_MC_TSB_BIT)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_TVW   (1&lt;&lt;GR1553B_BM_MC_TVW_BIT)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_TBW   (1&lt;&lt;GR1553B_BM_MC_TBW_BIT)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_DBC   (1&lt;&lt;GR1553B_BM_MC_DBC_BIT)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_IST   (1&lt;&lt;GR1553B_BM_MC_IST_BIT)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_ISTB  (1&lt;&lt;GR1553B_BM_MC_ISTB_BIT)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_ITF   (1&lt;&lt;GR1553B_BM_MC_ITF_BIT)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_ITFB  (1&lt;&lt;GR1553B_BM_MC_ITFB_BIT)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_RRT   (1&lt;&lt;GR1553B_BM_MC_RRT_BIT)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_RRTB  (1&lt;&lt;GR1553B_BM_MC_RRTB_BIT)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_TSW   (1&lt;&lt;GR1553B_BM_MC_TSW_BIT)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_TLC   (1&lt;&lt;GR1553B_BM_MC_TLC_BIT)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_STS   (1&lt;&lt;GR1553B_BM_MC_STS_BIT)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define GR1553B_BM_MC_STSB  (1&lt;&lt;GR1553B_BM_MC_STSB_BIT)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/*** BM RT Mode code filter Register ***/</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define GR1553B_BM_TTAG_VAL_BIT 0</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define GR1553B_BM_TTAG_RES_BIT 24</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define GR1553B_BM_TTAG_VAL     (0xffffff&lt;&lt;GR1553B_BM_TTAG_VAL_BIT)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define GR1553B_BM_TTAG_RES     (0xff&lt;&lt;GR1553B_BM_TTAG_RES_BIT)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* Register GR1553B driver */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> gr1553_register(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/*** BC Device allocation ***/</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* Allocate a BC device. Minor is assigned to a device in the order</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * they are registered to the driver.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keyword">extern</span> <span class="keyword">struct </span><a class="code" href="structdrvmgr__dev.html">drvmgr_dev</a> **gr1553_bc_open(<span class="keywordtype">int</span> minor);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* Free a BC device previously allocated */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> gr1553_bc_close(<span class="keyword">struct</span> <a class="code" href="structdrvmgr__dev.html">drvmgr_dev</a> **dev);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/*** RT Device allocation ***/</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/* Allocate a BC device. Minor is assigned to a device in the order</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> * they are registered to the driver.</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="keyword">extern</span> <span class="keyword">struct </span><a class="code" href="structdrvmgr__dev.html">drvmgr_dev</a> **gr1553_rt_open(<span class="keywordtype">int</span> minor);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* Free a BC device previously allocated */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> gr1553_rt_close(<span class="keyword">struct</span> <a class="code" href="structdrvmgr__dev.html">drvmgr_dev</a> **dev);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/*** BM Device allocation ***/</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* Allocate a BC device. Minor is assigned to a device in the order</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> * they are registered to the driver.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="keyword">extern</span> <span class="keyword">struct </span><a class="code" href="structdrvmgr__dev.html">drvmgr_dev</a> **gr1553_bm_open(<span class="keywordtype">int</span> minor);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* Free a BC device previously allocated */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> gr1553_bm_close(<span class="keyword">struct</span> <a class="code" href="structdrvmgr__dev.html">drvmgr_dev</a> **dev);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __GR1553B_H__ */</span><span class="preprocessor"></span></div><div class="ttc" id="structgr1553b__regs_html"><div class="ttname"><a href="structgr1553b__regs.html">gr1553b_regs</a></div><div class="ttdef"><b>Definition:</b> gr1553b.h:33</div></div>
<div class="ttc" id="structdrvmgr__dev_html"><div class="ttname"><a href="structdrvmgr__dev.html">drvmgr_dev</a></div><div class="ttdef"><b>Definition:</b> drvmgr.h:275</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
