<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <p/>
        <h1 align="center">Power Report for design IGL2_FIR_FILTER with the following settings:</h1>
        <p/>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Vendor:</td>
                <td>Microsemi Corporation</td>
            </tr>
            <tr>
                <td>Program:</td>
                <td>Microsemi Libero Software, Release v12.1 (Version 12.600.0.14)</td>
            </tr>
            <tr>
                <td/>
                <td>Copyright (C) 1989-</td>
            </tr>
            <tr>
                <td>Date:</td>
                <td>Tue May 28 11:47:43 2019</td>
            </tr>
            <tr>
                <td>Version:</td>
                <td>3.0</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design:</td>
                <td>IGL2_FIR_FILTER</td>
            </tr>
            <tr>
                <td>Family:</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Die:</td>
                <td>M2S010</td>
            </tr>
            <tr>
                <td>Package:</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Temperature Range:</td>
                <td>IND</td>
            </tr>
            <tr>
                <td>Voltage Range:</td>
                <td>IND</td>
            </tr>
            <tr>
                <td>Operating Conditions:</td>
                <td>Typical</td>
            </tr>
            <tr>
                <td>Operating Mode:</td>
                <td>Active</td>
            </tr>
            <tr>
                <td>Process:</td>
                <td>Typical</td>
            </tr>
            <tr>
                <td>Data Source:</td>
                <td>Production</td>
            </tr>
        </table>
        <p/>
        <h2>Power Summary</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>Total Power</td>
                <td>   370.285</td>
                <td>    100.0%</td>
            </tr>
            <tr>
                <td>Static Power</td>
                <td>    10.274</td>
                <td>      2.8%</td>
            </tr>
            <tr>
                <td>Dynamic Power</td>
                <td>   360.011</td>
                <td>     97.2%</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Rail</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Voltage (V)</th>
                <th>Current (mA)</th>
            </tr>
            <tr>
                <td>Rail VDD</td>
                <td>   360.863</td>
                <td>     1.200</td>
                <td>   300.719</td>
            </tr>
            <tr>
                <td>Rail CCC_NE1_PLL_VDDA</td>
                <td>     5.165</td>
                <td>     2.500</td>
                <td>     2.066</td>
            </tr>
            <tr>
                <td>Rail VDDI 2.5</td>
                <td>     3.632</td>
                <td>     2.500</td>
                <td>     1.453</td>
            </tr>
            <tr>
                <td>Rail VPP</td>
                <td>     0.625</td>
                <td>     2.500</td>
                <td>     0.250</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Clock</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>led_blink_0/clkout:Q (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]:Q (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]:Q (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]:Q (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]:Q (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider[2]:Q (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL1 (clocks)</td>
                <td>    46.031</td>
                <td>     13.0%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL1 (register outputs)</td>
                <td>    12.783</td>
                <td>      3.6%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL1 (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL1 (combinational outputs)</td>
                <td>    15.355</td>
                <td>      4.3%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL1 (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL2 (clocks)</td>
                <td>    40.632</td>
                <td>     11.5%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL2 (register outputs)</td>
                <td>    58.304</td>
                <td>     16.4%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL2 (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL2 (combinational outputs)</td>
                <td>    80.282</td>
                <td>     22.6%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL2 (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL0 (clocks)</td>
                <td>    79.179</td>
                <td>     22.3%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL0 (register outputs)</td>
                <td>     8.176</td>
                <td>      2.3%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL0 (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL0 (combinational outputs)</td>
                <td>    14.097</td>
                <td>      4.0%</td>
            </tr>
            <tr>
                <td>FCCC_0/CCC_INST/INST_CCC_IP:GL0 (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>OSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>OSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>OSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>OSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (combinational outputs)</td>
                <td>     0.006</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>OSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Type</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>Type Net</td>
                <td>   154.426</td>
                <td>     41.7%</td>
            </tr>
            <tr>
                <td>Type Gate</td>
                <td>   105.968</td>
                <td>     28.6%</td>
            </tr>
            <tr>
                <td>Type I/O</td>
                <td>     2.259</td>
                <td>      0.6%</td>
            </tr>
            <tr>
                <td>Type Memory</td>
                <td>    57.522</td>
                <td>     15.5%</td>
            </tr>
            <tr>
                <td>Type Core Static</td>
                <td>     8.262</td>
                <td>      2.2%</td>
            </tr>
            <tr>
                <td>Type Banks Static</td>
                <td>     1.387</td>
                <td>      0.4%</td>
            </tr>
            <tr>
                <td>Type VPP Static</td>
                <td>     0.625</td>
                <td>      0.2%</td>
            </tr>
            <tr>
                <td>Type Built-in Blocks</td>
                <td>    39.836</td>
                <td>     10.8%</td>
            </tr>
        </table>
        <p/>
    </body>
</html>
