// Seed: 1004113106
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    input tri id_3,
    output wor id_4,
    output wor id_5,
    input uwire id_6,
    input wire id_7,
    input uwire id_8,
    output supply1 id_9
);
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input wand id_2,
    input wand id_3,
    input logic id_4,
    input supply1 id_5,
    input tri0 id_6,
    input uwire id_7,
    input wor id_8,
    input wire id_9,
    output logic id_10,
    input wire id_11,
    output tri0 id_12,
    output wire id_13,
    output tri0 id_14,
    output tri1 id_15,
    input wor id_16,
    output tri0 id_17,
    input wand id_18,
    input logic id_19,
    output wand id_20,
    input tri id_21,
    input tri0 id_22,
    input wire id_23,
    output wor id_24,
    input wor id_25,
    input tri1 id_26,
    input tri0 id_27,
    input supply1 id_28,
    input wand id_29,
    input tri1 id_30
);
  always @(1'b0 or 1) id_10 = #1{id_4, 1, id_19};
  module_0 modCall_1 (
      id_6,
      id_1,
      id_5,
      id_11,
      id_13,
      id_12,
      id_25,
      id_28,
      id_6,
      id_17
  );
  assign modCall_1.id_4 = 0;
endmodule
