<component id="root" name="root">
  <component type="System" id="system" name="system">
    <param name="core_tech_node" value="40"/>
    <param name="target_core_clockrate" value="1000"/>
    <param name="temperature" value="380"/>
    <param name="interconnect_projection_type" value="1"/>
    <param name="device_type" value="0"/>
    <param name="longer_channel_device" value="1"/>
    <param name="machine_bits" value="64"/>
    <param name="virtual_address_width" value="64"/>
    <param name="physical_address_width" value="64"/>
    <param name="virtual_memory_page_size" value="4096"/>
    <param name="wire_is_mat_type" value="2"/>
    <param name="wire_os_mat_type" value="2"/>
    <param name="delay_wt" value="100"/>
    <param name="area_wt" value="0"/>
    <param name="dynamic_power_wt" value="100"/>
    <param name="leakage_power_wt" value="0"/>
    <param name="cycle_time_wt" value="0"/>
    <param name="delay_dev" value="10000"/>
    <param name="area_dev" value="10000"/>
    <param name="dynamic_power_dev" value="10000"/>
    <param name="leakage_power_dev" value="10000"/>
    <param name="cycle_time_dev" value="10000"/>
    <param name="ed" value="2"/>
    <param name="burst_len" value="1"/>
    <param name="int_prefetch_w" value="1"/>
    <param name="page_sz_bits" value="0"/>
    <param name="rpters_in_htree" value="1"/>
    <param name="ver_htree_wires_over_array" value="0"/>
    <param name="nuca" value="0"/>
    <param name="nuca_bank_count" value="0"/>
    <param name="force_cache_config" value="0"/>
    <param name="wt" value="0"/>
    <param name="force_wiretype" value="0"/>
    <param name="print_detail" value="1"/>
    <param name="add_ecc_b_" value="1"/>
    <param name="broadcast_addr_din_over_ver_htrees" value="0"/>
    <stat name="total_cycles" value="54079906"/>
    <component type="Core" id="system.core0" name="core0">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="54574758"/>
      <stat name="int_instructions" value="43184558"/>
      <stat name="fp_instructions" value="11390200"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="10237794"/>
      <stat name="store_instructions" value="7081751"/>
      <stat name="committed_instructions" value="54574758"/>
      <stat name="committed_int_instructions" value="43184558"/>
      <stat name="committed_fp_instructions" value="11390200"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54079906"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1646606"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="43184558"/>
      <stat name="fpu_accesses" value="11390200"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core0.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core0.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="32162588"/>
        <stat name="total_misses" value="7"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core0.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="53832865"/>
        <stat name="read_misses" value="1297"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core0.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3758494"/>
        <stat name="read_misses" value="16"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core0.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="10236921"/>
        <stat name="write_accesses" value="6927255"/>
        <stat name="read_misses" value="93962"/>
        <stat name="write_misses" value="1509"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core0.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core1" name="core1">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="54527308"/>
      <stat name="int_instructions" value="43120642"/>
      <stat name="fp_instructions" value="11406666"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="10224618"/>
      <stat name="store_instructions" value="7073453"/>
      <stat name="committed_instructions" value="54527308"/>
      <stat name="committed_int_instructions" value="43120642"/>
      <stat name="committed_fp_instructions" value="11406666"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54125642"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1640781"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="43120642"/>
      <stat name="fpu_accesses" value="11406666"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core1.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core1.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="32177022"/>
        <stat name="total_misses" value="7"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core1.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="53783144"/>
        <stat name="read_misses" value="993"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core1.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3760094"/>
        <stat name="read_misses" value="16"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core1.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="10224348"/>
        <stat name="write_accesses" value="6919485"/>
        <stat name="read_misses" value="87818"/>
        <stat name="write_misses" value="1420"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core1.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core2" name="core2">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="53523964"/>
      <stat name="int_instructions" value="42236598"/>
      <stat name="fp_instructions" value="11287366"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="9986910"/>
      <stat name="store_instructions" value="6884276"/>
      <stat name="committed_instructions" value="53523964"/>
      <stat name="committed_int_instructions" value="42236598"/>
      <stat name="committed_fp_instructions" value="11287366"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54131021"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1622129"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="42236598"/>
      <stat name="fpu_accesses" value="11287366"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core2.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core2.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="31638431"/>
        <stat name="total_misses" value="212"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core2.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="52751046"/>
        <stat name="read_misses" value="10117"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core2.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3739800"/>
        <stat name="read_misses" value="396"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core2.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="9984665"/>
        <stat name="write_accesses" value="6735367"/>
        <stat name="read_misses" value="95196"/>
        <stat name="write_misses" value="7411"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core2.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core3" name="core3">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="54535729"/>
      <stat name="int_instructions" value="43145481"/>
      <stat name="fp_instructions" value="11390248"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="10228708"/>
      <stat name="store_instructions" value="7075338"/>
      <stat name="committed_instructions" value="54535729"/>
      <stat name="committed_int_instructions" value="43145481"/>
      <stat name="committed_fp_instructions" value="11390248"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54095003"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1641629"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="43145481"/>
      <stat name="fpu_accesses" value="11390248"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core3.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core3.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="32161624"/>
        <stat name="total_misses" value="78"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core3.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="53794312"/>
        <stat name="read_misses" value="1496"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core3.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3758279"/>
        <stat name="read_misses" value="231"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core3.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="10228141"/>
        <stat name="write_accesses" value="6921224"/>
        <stat name="read_misses" value="82245"/>
        <stat name="write_misses" value="1727"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core3.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core4" name="core4">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="54514629"/>
      <stat name="int_instructions" value="43119763"/>
      <stat name="fp_instructions" value="11394866"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="10224876"/>
      <stat name="store_instructions" value="7073483"/>
      <stat name="committed_instructions" value="54514629"/>
      <stat name="committed_int_instructions" value="43119763"/>
      <stat name="committed_fp_instructions" value="11394866"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54095090"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1640739"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="43119763"/>
      <stat name="fpu_accesses" value="11394866"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core4.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core4.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="32159108"/>
        <stat name="total_misses" value="7"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core4.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="53766487"/>
        <stat name="read_misses" value="995"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core4.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3760296"/>
        <stat name="read_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core4.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="10224604"/>
        <stat name="write_accesses" value="6919519"/>
        <stat name="read_misses" value="97221"/>
        <stat name="write_misses" value="9806"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core4.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core5" name="core5">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="54529255"/>
      <stat name="int_instructions" value="43123783"/>
      <stat name="fp_instructions" value="11405472"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="10225308"/>
      <stat name="store_instructions" value="7073708"/>
      <stat name="committed_instructions" value="54529255"/>
      <stat name="committed_int_instructions" value="43123783"/>
      <stat name="committed_fp_instructions" value="11405472"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54095177"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1640859"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="43123783"/>
      <stat name="fpu_accesses" value="11405472"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core5.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core5.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="32174942"/>
        <stat name="total_misses" value="7"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core5.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="53784202"/>
        <stat name="read_misses" value="1088"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core5.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3760305"/>
        <stat name="read_misses" value="21"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core5.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="10225035"/>
        <stat name="write_accesses" value="6919740"/>
        <stat name="read_misses" value="92328"/>
        <stat name="write_misses" value="3033"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core5.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core6" name="core6">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="52982640"/>
      <stat name="int_instructions" value="41697163"/>
      <stat name="fp_instructions" value="11285477"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="9899553"/>
      <stat name="store_instructions" value="6811012"/>
      <stat name="committed_instructions" value="52982640"/>
      <stat name="committed_int_instructions" value="41697163"/>
      <stat name="committed_fp_instructions" value="11285477"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54095264"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1607441"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="41697163"/>
      <stat name="fpu_accesses" value="11285477"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core6.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core6.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="31585009"/>
        <stat name="total_misses" value="15"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core6.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="52194565"/>
        <stat name="read_misses" value="1362"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core6.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3732627"/>
        <stat name="read_misses" value="28"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core6.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="9899246"/>
        <stat name="write_accesses" value="6664199"/>
        <stat name="read_misses" value="96443"/>
        <stat name="write_misses" value="4780"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core6.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core7" name="core7">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="54514335"/>
      <stat name="int_instructions" value="43118069"/>
      <stat name="fp_instructions" value="11396266"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="10224304"/>
      <stat name="store_instructions" value="7073620"/>
      <stat name="committed_instructions" value="54514335"/>
      <stat name="committed_int_instructions" value="43118069"/>
      <stat name="committed_fp_instructions" value="11396266"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54095349"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1640817"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="43118069"/>
      <stat name="fpu_accesses" value="11396266"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core7.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core7.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="32159851"/>
        <stat name="total_misses" value="7"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core7.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="53768059"/>
        <stat name="read_misses" value="1074"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core7.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3759494"/>
        <stat name="read_misses" value="16"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core7.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="10224034"/>
        <stat name="write_accesses" value="6919651"/>
        <stat name="read_misses" value="100343"/>
        <stat name="write_misses" value="6224"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core7.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core8" name="core8">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="54510458"/>
      <stat name="int_instructions" value="43117592"/>
      <stat name="fp_instructions" value="11392866"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="10223986"/>
      <stat name="store_instructions" value="7073549"/>
      <stat name="committed_instructions" value="54510458"/>
      <stat name="committed_int_instructions" value="43117592"/>
      <stat name="committed_fp_instructions" value="11392866"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54095435"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1640791"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="43117592"/>
      <stat name="fpu_accesses" value="11392866"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core8.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core8.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="32156468"/>
        <stat name="total_misses" value="7"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core8.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="53763843"/>
        <stat name="read_misses" value="1063"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core8.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3759394"/>
        <stat name="read_misses" value="16"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core8.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="10223724"/>
        <stat name="write_accesses" value="6919587"/>
        <stat name="read_misses" value="96294"/>
        <stat name="write_misses" value="1412"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core8.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core9" name="core9">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="54511176"/>
      <stat name="int_instructions" value="43116310"/>
      <stat name="fp_instructions" value="11394866"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="10221772"/>
      <stat name="store_instructions" value="7073650"/>
      <stat name="committed_instructions" value="54511176"/>
      <stat name="committed_int_instructions" value="43116310"/>
      <stat name="committed_fp_instructions" value="11394866"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54095520"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1640851"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="43116310"/>
      <stat name="fpu_accesses" value="11394866"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core9.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core9.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="32163166"/>
        <stat name="total_misses" value="7"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core9.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="53771689"/>
        <stat name="read_misses" value="1108"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core9.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3756894"/>
        <stat name="read_misses" value="16"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core9.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="10221506"/>
        <stat name="write_accesses" value="6919684"/>
        <stat name="read_misses" value="97865"/>
        <stat name="write_misses" value="2926"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core9.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core10" name="core10">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="52985838"/>
      <stat name="int_instructions" value="41692172"/>
      <stat name="fp_instructions" value="11293666"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="9900338"/>
      <stat name="store_instructions" value="6809512"/>
      <stat name="committed_instructions" value="52985838"/>
      <stat name="committed_int_instructions" value="41692172"/>
      <stat name="committed_fp_instructions" value="11293666"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54095608"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1607179"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="41692172"/>
      <stat name="fpu_accesses" value="11293666"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core10.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core10.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="31592467"/>
        <stat name="total_misses" value="9"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core10.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="52190024"/>
        <stat name="read_misses" value="1030"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core10.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3735796"/>
        <stat name="read_misses" value="16"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core10.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="9900077"/>
        <stat name="write_accesses" value="6662752"/>
        <stat name="read_misses" value="91566"/>
        <stat name="write_misses" value="1524"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core10.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core11" name="core11">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="54521695"/>
      <stat name="int_instructions" value="43121729"/>
      <stat name="fp_instructions" value="11399966"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="10224558"/>
      <stat name="store_instructions" value="7073575"/>
      <stat name="committed_instructions" value="54521695"/>
      <stat name="committed_int_instructions" value="43121729"/>
      <stat name="committed_fp_instructions" value="11399966"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54095690"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1640809"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="43121729"/>
      <stat name="fpu_accesses" value="11399966"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core11.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core11.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="32169336"/>
        <stat name="total_misses" value="7"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core11.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="53777086"/>
        <stat name="read_misses" value="1054"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core11.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3759694"/>
        <stat name="read_misses" value="16"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core11.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="10224278"/>
        <stat name="write_accesses" value="6919596"/>
        <stat name="read_misses" value="82801"/>
        <stat name="write_misses" value="1459"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core11.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core12" name="core12">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="54498049"/>
      <stat name="int_instructions" value="43110983"/>
      <stat name="fp_instructions" value="11387066"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="10222897"/>
      <stat name="store_instructions" value="7073400"/>
      <stat name="committed_instructions" value="54498049"/>
      <stat name="committed_int_instructions" value="43110983"/>
      <stat name="committed_fp_instructions" value="11387066"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54095776"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1640741"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="43110983"/>
      <stat name="fpu_accesses" value="11387066"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core12.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core12.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="32145217"/>
        <stat name="total_misses" value="7"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core12.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="53751086"/>
        <stat name="read_misses" value="984"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core12.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3758496"/>
        <stat name="read_misses" value="17"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core12.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="10222633"/>
        <stat name="write_accesses" value="6919440"/>
        <stat name="read_misses" value="97501"/>
        <stat name="write_misses" value="9528"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core12.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core13" name="core13">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="54526506"/>
      <stat name="int_instructions" value="43122034"/>
      <stat name="fp_instructions" value="11404472"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="10223071"/>
      <stat name="store_instructions" value="7073479"/>
      <stat name="committed_instructions" value="54526506"/>
      <stat name="committed_int_instructions" value="43122034"/>
      <stat name="committed_fp_instructions" value="11404472"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54095860"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1640773"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="43122034"/>
      <stat name="fpu_accesses" value="11404472"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core13.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core13.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="32180409"/>
        <stat name="total_misses" value="7"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core13.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="53786960"/>
        <stat name="read_misses" value="1037"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core13.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3758505"/>
        <stat name="read_misses" value="21"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core13.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="10222794"/>
        <stat name="write_accesses" value="6919508"/>
        <stat name="read_misses" value="103784"/>
        <stat name="write_misses" value="3291"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core13.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core14" name="core14">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="52980952"/>
      <stat name="int_instructions" value="41689886"/>
      <stat name="fp_instructions" value="11291066"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="9900601"/>
      <stat name="store_instructions" value="6809530"/>
      <stat name="committed_instructions" value="52980952"/>
      <stat name="committed_int_instructions" value="41689886"/>
      <stat name="committed_fp_instructions" value="11291066"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54095952"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1607207"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="41689886"/>
      <stat name="fpu_accesses" value="11291066"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core14.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core14.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="31585437"/>
        <stat name="total_misses" value="9"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core14.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="52183139"/>
        <stat name="read_misses" value="1032"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core14.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3735996"/>
        <stat name="read_misses" value="16"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core14.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="9900340"/>
        <stat name="write_accesses" value="6662770"/>
        <stat name="read_misses" value="116768"/>
        <stat name="write_misses" value="8999"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core14.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core15" name="core15">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="54525193"/>
      <stat name="int_instructions" value="43126093"/>
      <stat name="fp_instructions" value="11399100"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="10225825"/>
      <stat name="store_instructions" value="7074508"/>
      <stat name="committed_instructions" value="54525193"/>
      <stat name="committed_int_instructions" value="43126093"/>
      <stat name="committed_fp_instructions" value="11399100"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="54096121"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="1641137"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="43126093"/>
      <stat name="fpu_accesses" value="11399100"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core15.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core15.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="32165376"/>
        <stat name="total_misses" value="7"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core15.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="53780276"/>
        <stat name="read_misses" value="1049"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core15.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="3759394"/>
        <stat name="read_misses" value="16"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core15.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="10225525"/>
        <stat name="write_accesses" value="6920513"/>
        <stat name="read_misses" value="95050"/>
        <stat name="write_misses" value="6406"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core15.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="CacheUnit" id="system.L2" name="L2 Cache">
      <param name="level" value="2"/>
      <param name="size" value="262144"/>
      <param name="block_size" value="64"/>
      <param name="assoc" value="8"/>
      <param name="num_banks" value="1"/>
      <param name="latency" value="20"/>
      <param name="throughput" value="3"/>
      <param name="miss_buffer_size" value="2"/>
      <param name="fetch_buffer_size" value="2"/>
      <param name="prefetch_buffer_size" value="2"/>
      <param name="writeback_buffer_size" value="0"/>
      <param name="clockrate" value="1000"/>
      <param name="tech_type" value="0"/>
      <param name="Directory_type" value="2"/>
      <param name="device_type" value="0"/>
      <param name="core_type" value="1"/>
      <param name="wire_mat_type" value="2"/>
      <param name="wire_type" value="0"/>
      <param name="miss_buffer_assoc" value="0"/>
      <param name="fetch_buffer_assoc" value="0"/>
      <param name="prefetch_buffer_assoc" value="0"/>
      <param name="writeback_buffer_assoc" value="0"/>
      <param name="miss_buffer_banks" value="1"/>
      <param name="fetch_buffer_banks" value="1"/>
      <param name="prefetch_buffer_banks" value="1"/>
      <param name="writeback_buffer_banks" value="1"/>
      <param name="cache_access_mode" value="0"/>
      <param name="miss_buff_access_mode" value="2"/>
      <param name="fetch_buff_access_mode" value="2"/>
      <param name="prefetch_buff_access_mode" value="2"/>
      <param name="writeback_buff_access_mode" value="2"/>
      <param name="cache_rw_ports" value="1"/>
      <param name="cache_rd_ports" value="0"/>
      <param name="cache_wr_ports" value="0"/>
      <param name="cache_se_rd_ports" value="0"/>
      <param name="cache_search_ports" value="0"/>
      <param name="miss_buff_rw_ports" value="1"/>
      <param name="miss_buff_rd_ports" value="0"/>
      <param name="miss_buff_wr_ports" value="0"/>
      <param name="miss_buff_se_rd_ports" value="0"/>
      <param name="miss_buff_search_ports" value="1"/>
      <param name="fetch_buff_rw_ports" value="1"/>
      <param name="fetch_buff_rd_ports" value="0"/>
      <param name="fetch_buff_wr_ports" value="0"/>
      <param name="fetch_buff_se_rd_ports" value="0"/>
      <param name="fetch_buff_search_ports" value="1"/>
      <param name="pf_buff_rw_ports" value="1"/>
      <param name="pf_buff_rd_ports" value="0"/>
      <param name="pf_buff_wr_ports" value="0"/>
      <param name="pf_buff_se_rd_ports" value="0"/>
      <param name="pf_buff_search_ports" value="1"/>
      <param name="wb_buff_rw_ports" value="1"/>
      <param name="wb_buff_rd_ports" value="0"/>
      <param name="wb_buff_wr_ports" value="0"/>
      <param name="wb_buff_se_rd_ports" value="0"/>
      <param name="wb_buff_search_ports" value="1"/>
      <param name="pure_ram" value="0"/>
      <stat name="read_accesses" value="1548805"/>
      <stat name="write_accesses" value="66050"/>
      <stat name="read_misses" value="7788"/>
      <stat name="write_misses" value="5812"/>
      <stat name="conflicts" value="1"/>
      <stat name="duty_cycle" value="1"/>
    </component>
  </component>
</component>