-- generated by newgenasym Mon Oct 14 11:45:15 2019

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity con_usb3 is
    port (    
	CC:        INOUT  STD_LOGIC;    
	CC1:       INOUT  STD_LOGIC;    
	CC2:       INOUT  STD_LOGIC;    
	D1_N:      INOUT  STD_LOGIC;    
	D1_P:      INOUT  STD_LOGIC;    
	D2_N:      INOUT  STD_LOGIC;    
	D2_P:      INOUT  STD_LOGIC;    
	D_N:       INOUT  STD_LOGIC;    
	D_P:       INOUT  STD_LOGIC;    
	DN:        INOUT  STD_LOGIC;    
	DN0:       INOUT  STD_LOGIC;    
	DN1:       INOUT  STD_LOGIC;    
	DP:        INOUT  STD_LOGIC;    
	DP0:       INOUT  STD_LOGIC;    
	DP1:       INOUT  STD_LOGIC;    
	GND1:      INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	GND4:      INOUT  STD_LOGIC;    
	GND5:      INOUT  STD_LOGIC;    
	GND6:      INOUT  STD_LOGIC;    
	GND7:      INOUT  STD_LOGIC;    
	ID:        INOUT  STD_LOGIC;    
	MP1:       INOUT  STD_LOGIC;    
	MP2:       INOUT  STD_LOGIC;    
	MP3:       INOUT  STD_LOGIC;    
	MP4:       INOUT  STD_LOGIC;    
	MT1:       INOUT  STD_LOGIC;    
	MT2:       INOUT  STD_LOGIC;    
	MT3:       INOUT  STD_LOGIC;    
	MT4:       INOUT  STD_LOGIC;    
	MT5:       INOUT  STD_LOGIC;    
	MT6:       INOUT  STD_LOGIC;    
	MT7:       INOUT  STD_LOGIC;    
	MT8:       INOUT  STD_LOGIC;    
	MT9:       INOUT  STD_LOGIC;    
	OPEN_D_N:  INOUT  STD_LOGIC;    
	OPEN_D_P:  INOUT  STD_LOGIC;    
	RX_N:      INOUT  STD_LOGIC;    
	RX_P:      INOUT  STD_LOGIC;    
	SBU1:      INOUT  STD_LOGIC;    
	SBU2:      INOUT  STD_LOGIC;    
	SH1:       INOUT  STD_LOGIC;    
	SH10:      INOUT  STD_LOGIC;    
	SH11:      INOUT  STD_LOGIC;    
	SH12:      INOUT  STD_LOGIC;    
	SH13:      INOUT  STD_LOGIC;    
	SH14:      INOUT  STD_LOGIC;    
	SH2:       INOUT  STD_LOGIC;    
	SH3:       INOUT  STD_LOGIC;    
	SH4:       INOUT  STD_LOGIC;    
	SH5:       INOUT  STD_LOGIC;    
	SH6:       INOUT  STD_LOGIC;    
	SH7:       INOUT  STD_LOGIC;    
	SH8:       INOUT  STD_LOGIC;    
	SH9:       INOUT  STD_LOGIC;    
	SSRX1_N:   INOUT  STD_LOGIC;    
	SSRX1_P:   INOUT  STD_LOGIC;    
	SSRX2_N:   INOUT  STD_LOGIC;    
	SSRX2_P:   INOUT  STD_LOGIC;    
	SSRXN:     INOUT  STD_LOGIC;    
	SSRXN0:    INOUT  STD_LOGIC;    
	SSRXN1:    INOUT  STD_LOGIC;    
	SSRXP:     INOUT  STD_LOGIC;    
	SSRXP0:    INOUT  STD_LOGIC;    
	SSRXP1:    INOUT  STD_LOGIC;    
	SSTX1_N:   INOUT  STD_LOGIC;    
	SSTX1_P:   INOUT  STD_LOGIC;    
	SSTX2_N:   INOUT  STD_LOGIC;    
	SSTX2_P:   INOUT  STD_LOGIC;    
	SSTXN:     INOUT  STD_LOGIC;    
	SSTXN0:    INOUT  STD_LOGIC;    
	SSTXN1:    INOUT  STD_LOGIC;    
	SSTXP:     INOUT  STD_LOGIC;    
	SSTXP0:    INOUT  STD_LOGIC;    
	SSTXP1:    INOUT  STD_LOGIC;    
	TAB1:      INOUT  STD_LOGIC;    
	TAB2:      INOUT  STD_LOGIC;    
	TAB3:      INOUT  STD_LOGIC;    
	TAB4:      INOUT  STD_LOGIC;    
	TX_N:      INOUT  STD_LOGIC;    
	TX_P:      INOUT  STD_LOGIC;    
	VBUS:      INOUT  STD_LOGIC;    
	VBUS0:     INOUT  STD_LOGIC;    
	VBUS1:     INOUT  STD_LOGIC;    
	VBUS2:     INOUT  STD_LOGIC;    
	VBUS3:     INOUT  STD_LOGIC;    
	VBUS4:     INOUT  STD_LOGIC;    
	VCONN:     INOUT  STD_LOGIC);
end con_usb3;
