#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 23 23:04:01 2020
# Process ID: 3606
# Current directory: /home/gsaied/Desktop/old_rtl/fire2_squeeze
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire2_squeeze/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire2_squeeze/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire2_squeeze -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3631 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.992 ; gain = 42.000 ; free physical = 136 ; free virtual = 4220
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire2_squeeze' [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:1]
	Parameter WOUT_FIRE2_SQUEEZE_FIRE2_SQUEEZE bound to: 64 - type: integer 
	Parameter DSP_NO_FIRE2_SQUEEZE_FIRE2_SQUEEZE bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN_FIRE2_SQUEEZE bound to: 64 - type: integer 
	Parameter KERNEL_DIM_FIRE2_SQUEEZE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire2_squeeze/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:147]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire2_squeeze' [/home/gsaied/Desktop/old_rtl/fire2_squeeze/biasing_fire2_squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire2_squeeze' (2#1) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/biasing_fire2_squeeze.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire2_squeeze' [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:60]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:62]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:63]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:64]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:65]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:66]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:67]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:68]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:69]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:70]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:71]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:72]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:73]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:74]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:75]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:76]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire2_squeeze' (3#1) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/rom_fire2_squeeze.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire2_squeeze' (4#1) [/home/gsaied/Desktop/old_rtl/fire2_squeeze/fire2_squeeze.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1471.742 ; gain = 88.750 ; free physical = 174 ; free virtual = 4227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1471.742 ; gain = 88.750 ; free physical = 177 ; free virtual = 4230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1471.742 ; gain = 88.750 ; free physical = 177 ; free virtual = 4230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_squeeze/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.031 ; gain = 0.000 ; free physical = 130 ; free virtual = 3783
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.031 ; gain = 0.000 ; free physical = 130 ; free virtual = 3782
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1988.031 ; gain = 0.000 ; free physical = 130 ; free virtual = 3783
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1988.031 ; gain = 605.039 ; free physical = 220 ; free virtual = 3878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1988.031 ; gain = 605.039 ; free physical = 220 ; free virtual = 3878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1988.031 ; gain = 605.039 ; free physical = 222 ; free virtual = 3880
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1988.031 ; gain = 605.039 ; free physical = 205 ; free virtual = 3866
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 50    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 15    
+---Muxes : 
	 577 Input     16 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire2_squeeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rom_fire2_squeeze 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
+---ROMs : 
	                              ROMs := 15    
+---Muxes : 
	 577 Input     16 Bit        Muxes := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[0].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[0].mac_k/mul_out_reg.
DSP Report: register genblk1[0].mac_k/mul_out_reg is absorbed into DSP genblk1[0].mac_k/mul_out_reg.
DSP Report: operator genblk1[0].mac_k/intermed is absorbed into DSP genblk1[0].mac_k/mul_out_reg.
DSP Report: operator genblk1[0].mac_k/intermed0 is absorbed into DSP genblk1[0].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[1].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[1].mac_k/mul_out_reg.
DSP Report: register genblk1[1].mac_k/mul_out_reg is absorbed into DSP genblk1[1].mac_k/mul_out_reg.
DSP Report: operator genblk1[1].mac_k/intermed is absorbed into DSP genblk1[1].mac_k/mul_out_reg.
DSP Report: operator genblk1[1].mac_k/intermed0 is absorbed into DSP genblk1[1].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[2].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[2].mac_k/mul_out_reg.
DSP Report: register genblk1[2].mac_k/mul_out_reg is absorbed into DSP genblk1[2].mac_k/mul_out_reg.
DSP Report: operator genblk1[2].mac_k/intermed is absorbed into DSP genblk1[2].mac_k/mul_out_reg.
DSP Report: operator genblk1[2].mac_k/intermed0 is absorbed into DSP genblk1[2].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[3].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[3].mac_k/mul_out_reg.
DSP Report: register genblk1[3].mac_k/mul_out_reg is absorbed into DSP genblk1[3].mac_k/mul_out_reg.
DSP Report: operator genblk1[3].mac_k/intermed is absorbed into DSP genblk1[3].mac_k/mul_out_reg.
DSP Report: operator genblk1[3].mac_k/intermed0 is absorbed into DSP genblk1[3].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[4].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[4].mac_k/mul_out_reg.
DSP Report: register genblk1[4].mac_k/mul_out_reg is absorbed into DSP genblk1[4].mac_k/mul_out_reg.
DSP Report: operator genblk1[4].mac_k/intermed is absorbed into DSP genblk1[4].mac_k/mul_out_reg.
DSP Report: operator genblk1[4].mac_k/intermed0 is absorbed into DSP genblk1[4].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[5].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[5].mac_k/mul_out_reg.
DSP Report: register genblk1[5].mac_k/mul_out_reg is absorbed into DSP genblk1[5].mac_k/mul_out_reg.
DSP Report: operator genblk1[5].mac_k/intermed is absorbed into DSP genblk1[5].mac_k/mul_out_reg.
DSP Report: operator genblk1[5].mac_k/intermed0 is absorbed into DSP genblk1[5].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[6].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[6].mac_k/mul_out_reg.
DSP Report: register genblk1[6].mac_k/mul_out_reg is absorbed into DSP genblk1[6].mac_k/mul_out_reg.
DSP Report: operator genblk1[6].mac_k/intermed is absorbed into DSP genblk1[6].mac_k/mul_out_reg.
DSP Report: operator genblk1[6].mac_k/intermed0 is absorbed into DSP genblk1[6].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[7].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[7].mac_k/mul_out_reg.
DSP Report: register genblk1[7].mac_k/mul_out_reg is absorbed into DSP genblk1[7].mac_k/mul_out_reg.
DSP Report: operator genblk1[7].mac_k/intermed is absorbed into DSP genblk1[7].mac_k/mul_out_reg.
DSP Report: operator genblk1[7].mac_k/intermed0 is absorbed into DSP genblk1[7].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[8].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[8].mac_k/mul_out_reg.
DSP Report: register genblk1[8].mac_k/mul_out_reg is absorbed into DSP genblk1[8].mac_k/mul_out_reg.
DSP Report: operator genblk1[8].mac_k/intermed is absorbed into DSP genblk1[8].mac_k/mul_out_reg.
DSP Report: operator genblk1[8].mac_k/intermed0 is absorbed into DSP genblk1[8].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[9].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[9].mac_k/mul_out_reg.
DSP Report: register genblk1[9].mac_k/mul_out_reg is absorbed into DSP genblk1[9].mac_k/mul_out_reg.
DSP Report: operator genblk1[9].mac_k/intermed is absorbed into DSP genblk1[9].mac_k/mul_out_reg.
DSP Report: operator genblk1[9].mac_k/intermed0 is absorbed into DSP genblk1[9].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[10].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[10].mac_k/mul_out_reg.
DSP Report: register genblk1[10].mac_k/mul_out_reg is absorbed into DSP genblk1[10].mac_k/mul_out_reg.
DSP Report: operator genblk1[10].mac_k/intermed is absorbed into DSP genblk1[10].mac_k/mul_out_reg.
DSP Report: operator genblk1[10].mac_k/intermed0 is absorbed into DSP genblk1[10].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[11].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[11].mac_k/mul_out_reg.
DSP Report: register genblk1[11].mac_k/mul_out_reg is absorbed into DSP genblk1[11].mac_k/mul_out_reg.
DSP Report: operator genblk1[11].mac_k/intermed is absorbed into DSP genblk1[11].mac_k/mul_out_reg.
DSP Report: operator genblk1[11].mac_k/intermed0 is absorbed into DSP genblk1[11].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[12].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[12].mac_k/mul_out_reg.
DSP Report: register genblk1[12].mac_k/mul_out_reg is absorbed into DSP genblk1[12].mac_k/mul_out_reg.
DSP Report: operator genblk1[12].mac_k/intermed is absorbed into DSP genblk1[12].mac_k/mul_out_reg.
DSP Report: operator genblk1[12].mac_k/intermed0 is absorbed into DSP genblk1[12].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[13].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[13].mac_k/mul_out_reg.
DSP Report: register genblk1[13].mac_k/mul_out_reg is absorbed into DSP genblk1[13].mac_k/mul_out_reg.
DSP Report: operator genblk1[13].mac_k/intermed is absorbed into DSP genblk1[13].mac_k/mul_out_reg.
DSP Report: operator genblk1[13].mac_k/intermed0 is absorbed into DSP genblk1[13].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[14].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[14].mac_k/mul_out_reg.
DSP Report: register genblk1[14].mac_k/mul_out_reg is absorbed into DSP genblk1[14].mac_k/mul_out_reg.
DSP Report: operator genblk1[14].mac_k/intermed is absorbed into DSP genblk1[14].mac_k/mul_out_reg.
DSP Report: operator genblk1[14].mac_k/intermed0 is absorbed into DSP genblk1[14].mac_k/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_k/mul_out_reg, operation Mode is: (P+A''*B)'.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[15].mac_k/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[15].mac_k/mul_out_reg.
DSP Report: register genblk1[15].mac_k/mul_out_reg is absorbed into DSP genblk1[15].mac_k/mul_out_reg.
DSP Report: operator genblk1[15].mac_k/intermed is absorbed into DSP genblk1[15].mac_k/mul_out_reg.
DSP Report: operator genblk1[15].mac_k/intermed0 is absorbed into DSP genblk1[15].mac_k/mul_out_reg.
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][0]' (FD) to 'u_2/rom_out_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][1]' (FD) to 'u_2/rom_out_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][2]' (FD) to 'u_2/rom_out_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][3]' (FD) to 'u_2/rom_out_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][4]' (FD) to 'u_2/rom_out_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][5]' (FD) to 'u_2/rom_out_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][6]' (FD) to 'u_2/rom_out_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][7]' (FD) to 'u_2/rom_out_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][8]' (FD) to 'u_2/rom_out_reg[5][9]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][9]' (FD) to 'u_2/rom_out_reg[5][10]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][10]' (FD) to 'u_2/rom_out_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][11]' (FD) to 'u_2/rom_out_reg[5][12]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][12]' (FD) to 'u_2/rom_out_reg[5][13]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][13]' (FD) to 'u_2/rom_out_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/rom_out_reg[5][14]' (FD) to 'u_2/rom_out_reg[5][15]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][0]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][1]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][2]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][3]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][4]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][5]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][6]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][7]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][8]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][9]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][10]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][11]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][12]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][13]' (FD) to 'u_2/kernels_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'u_2/kernels_reg[5][14]' (FD) to 'u_2/kernels_reg[5][15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1988.031 ; gain = 605.039 ; free physical = 189 ; free virtual = 3852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+-----------------+---------------+----------------+
|Module Name       | RTL Object      | Depth x Width | Implemented As | 
+------------------+-----------------+---------------+----------------+
|rom_fire2_squeeze | rom_out_reg[0]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[1]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[2]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[3]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[4]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[6]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[7]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[8]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[9]  | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[10] | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[11] | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[12] | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[13] | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[14] | 1024x16       | Block RAM      | 
|rom_fire2_squeeze | rom_out_reg[15] | 1024x16       | Block RAM      | 
+------------------+-----------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_squeeze | (P+A''*B)'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_1/u_2/rom_out_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/u_2/rom_out_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/rom_out_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/u_2/rom_out_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_5/u_2/rom_out_reg[4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/u_2/rom_out_reg[6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/u_2/rom_out_reg[7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/u_2/rom_out_reg[8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_9/u_2/rom_out_reg[9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_10/u_2/rom_out_reg[10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_11/u_2/rom_out_reg[11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_12/u_2/rom_out_reg[12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_13/u_2/rom_out_reg[13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_14/u_2/rom_out_reg[14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_15/u_2/rom_out_reg[15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.031 ; gain = 605.039 ; free physical = 128 ; free virtual = 3695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.812 ; gain = 625.820 ; free physical = 157 ; free virtual = 3689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2008.812 ; gain = 625.820 ; free physical = 154 ; free virtual = 3686
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2008.812 ; gain = 625.820 ; free physical = 154 ; free virtual = 3685
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2008.812 ; gain = 625.820 ; free physical = 158 ; free virtual = 3689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2008.812 ; gain = 625.820 ; free physical = 159 ; free virtual = 3690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2008.812 ; gain = 625.820 ; free physical = 159 ; free virtual = 3690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2008.812 ; gain = 625.820 ; free physical = 159 ; free virtual = 3690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2008.812 ; gain = 625.820 ; free physical = 159 ; free virtual = 3690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |    99|
|2     |DSP48E1     |    15|
|3     |DSP48E1_1   |     1|
|4     |LUT1        |   180|
|5     |LUT2        |    25|
|6     |LUT3        |     5|
|7     |LUT4        |     4|
|8     |LUT5        |    10|
|9     |LUT6        |    18|
|10    |MUXF7       |     6|
|11    |RAMB18E1    |     1|
|12    |RAMB18E1_1  |     1|
|13    |RAMB18E1_10 |     1|
|14    |RAMB18E1_11 |     1|
|15    |RAMB18E1_12 |     1|
|16    |RAMB18E1_13 |     1|
|17    |RAMB18E1_14 |     1|
|18    |RAMB18E1_2  |     1|
|19    |RAMB18E1_3  |     1|
|20    |RAMB18E1_4  |     1|
|21    |RAMB18E1_5  |     1|
|22    |RAMB18E1_6  |     1|
|23    |RAMB18E1_7  |     1|
|24    |RAMB18E1_8  |     1|
|25    |RAMB18E1_9  |     1|
|26    |FDRE        |   298|
|27    |FDSE        |     1|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |   677|
|2     |  \genblk1[0].mac_k   |mac               |     2|
|3     |  \genblk1[10].mac_k  |mac_0             |    13|
|4     |  \genblk1[11].mac_k  |mac_1             |     2|
|5     |  \genblk1[12].mac_k  |mac_2             |    16|
|6     |  \genblk1[13].mac_k  |mac_3             |    13|
|7     |  \genblk1[14].mac_k  |mac_4             |    15|
|8     |  \genblk1[15].mac_k  |mac_5             |    40|
|9     |  \genblk1[1].mac_k   |mac_6             |    14|
|10    |  \genblk1[2].mac_k   |mac_7             |    14|
|11    |  \genblk1[3].mac_k   |mac_8             |    32|
|12    |  \genblk1[4].mac_k   |mac_9             |    13|
|13    |  \genblk1[5].mac_k   |mac_10            |    61|
|14    |  \genblk1[6].mac_k   |mac_11            |     2|
|15    |  \genblk1[7].mac_k   |mac_12            |    40|
|16    |  \genblk1[8].mac_k   |mac_13            |     2|
|17    |  \genblk1[9].mac_k   |mac_14            |    35|
|18    |  u_2                 |rom_fire2_squeeze |    15|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2008.812 ; gain = 625.820 ; free physical = 159 ; free virtual = 3690
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2008.812 ; gain = 109.531 ; free physical = 225 ; free virtual = 3756
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2008.820 ; gain = 625.820 ; free physical = 225 ; free virtual = 3756
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_squeeze/temp.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/gsaied/Desktop/old_rtl/fire2_squeeze/temp.xdc:2]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/gsaied/Desktop/old_rtl/fire2_squeeze/temp.xdc:3]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/gsaied/Desktop/old_rtl/fire2_squeeze/temp.xdc:4]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_squeeze/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.844 ; gain = 0.000 ; free physical = 144 ; free virtual = 3678
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2019.844 ; gain = 644.852 ; free physical = 214 ; free virtual = 3748
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2534.855 ; gain = 515.012 ; free physical = 151 ; free virtual = 3236
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# #phys_opt_design -directive AggressiveExplore
# }
# write_checkpoint -force post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.855 ; gain = 0.000 ; free physical = 151 ; free virtual = 3236
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.059 ; gain = 0.000 ; free physical = 148 ; free virtual = 3235
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire2_squeeze/post_synth.dcp' has been generated.
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.020 ; gain = 0.000 ; free physical = 149 ; free virtual = 3206
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 44295f16

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2590.020 ; gain = 0.000 ; free physical = 149 ; free virtual = 3206
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.020 ; gain = 0.000 ; free physical = 150 ; free virtual = 3207

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cef873f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2598.020 ; gain = 8.000 ; free physical = 136 ; free virtual = 3169

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ff51c10f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2608.090 ; gain = 18.070 ; free physical = 127 ; free virtual = 3166

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ff51c10f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2608.090 ; gain = 18.070 ; free physical = 130 ; free virtual = 3165
Phase 1 Placer Initialization | Checksum: ff51c10f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2608.090 ; gain = 18.070 ; free physical = 130 ; free virtual = 3166

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a27e979d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2608.090 ; gain = 18.070 ; free physical = 138 ; free virtual = 3151
Phase 2 Global Placement | Checksum: 23095a695

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.879 ; gain = 38.859 ; free physical = 152 ; free virtual = 3107

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23095a695

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.879 ; gain = 38.859 ; free physical = 152 ; free virtual = 3107

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c58a4664

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.879 ; gain = 38.859 ; free physical = 146 ; free virtual = 3100

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e2649f0a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.879 ; gain = 38.859 ; free physical = 144 ; free virtual = 3099

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e5f9457f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.879 ; gain = 38.859 ; free physical = 144 ; free virtual = 3099

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 123c71175

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2641.324 ; gain = 51.305 ; free physical = 170 ; free virtual = 3077

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11ce54511

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2641.324 ; gain = 51.305 ; free physical = 170 ; free virtual = 3077

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 119728ea8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2641.324 ; gain = 51.305 ; free physical = 170 ; free virtual = 3077
Phase 3 Detail Placement | Checksum: 119728ea8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2641.324 ; gain = 51.305 ; free physical = 170 ; free virtual = 3077

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b842adc0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b842adc0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.328 ; gain = 71.309 ; free physical = 166 ; free virtual = 3074
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.574. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10cce8bc3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.328 ; gain = 71.309 ; free physical = 168 ; free virtual = 3076
Phase 4.1 Post Commit Optimization | Checksum: 10cce8bc3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.328 ; gain = 71.309 ; free physical = 168 ; free virtual = 3076

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10cce8bc3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.328 ; gain = 71.309 ; free physical = 184 ; free virtual = 3092

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10cce8bc3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.328 ; gain = 71.309 ; free physical = 184 ; free virtual = 3092

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.328 ; gain = 0.000 ; free physical = 184 ; free virtual = 3092
Phase 4.4 Final Placement Cleanup | Checksum: 6d644c0d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.328 ; gain = 71.309 ; free physical = 184 ; free virtual = 3092
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6d644c0d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.328 ; gain = 71.309 ; free physical = 184 ; free virtual = 3092
Ending Placer Task | Checksum: 5c671eab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.328 ; gain = 71.309 ; free physical = 265 ; free virtual = 3173
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2661.328 ; gain = 83.309 ; free physical = 265 ; free virtual = 3173
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 25446fb ConstDB: 0 ShapeSum: 5a12d7b0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ifm_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire2_squeeze_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire2_squeeze_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 9656af92

Time (s): cpu = 00:01:58 ; elapsed = 00:01:11 . Memory (MB): peak = 3111.152 ; gain = 449.820 ; free physical = 205 ; free virtual = 2643
Post Restoration Checksum: NetGraph: 33fa9e67 NumContArr: 625c112b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9656af92

Time (s): cpu = 00:01:58 ; elapsed = 00:01:12 . Memory (MB): peak = 3114.148 ; gain = 452.816 ; free physical = 173 ; free virtual = 2623

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9656af92

Time (s): cpu = 00:01:58 ; elapsed = 00:01:12 . Memory (MB): peak = 3144.398 ; gain = 483.066 ; free physical = 137 ; free virtual = 2589

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9656af92

Time (s): cpu = 00:01:58 ; elapsed = 00:01:12 . Memory (MB): peak = 3144.398 ; gain = 483.066 ; free physical = 136 ; free virtual = 2589
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1944f3652

Time (s): cpu = 00:02:00 ; elapsed = 00:01:13 . Memory (MB): peak = 3191.977 ; gain = 530.645 ; free physical = 182 ; free virtual = 2562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.553  | TNS=0.000  | WHS=-0.143 | THS=-8.137 |

Phase 2 Router Initialization | Checksum: bae561e4

Time (s): cpu = 00:02:00 ; elapsed = 00:01:13 . Memory (MB): peak = 3191.977 ; gain = 530.645 ; free physical = 175 ; free virtual = 2556

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 125bdc6a1

Time (s): cpu = 00:02:06 ; elapsed = 00:01:16 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 152 ; free virtual = 2539

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.291  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21e7a4a45

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 148 ; free virtual = 2537
Phase 4 Rip-up And Reroute | Checksum: 21e7a4a45

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 148 ; free virtual = 2537

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp
Phase 5.1.1 Delay CleanUp | Checksum: 21e7a4a45

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 148 ; free virtual = 2537
Phase 5.1 TNS Cleanup | Checksum: 21e7a4a45

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 148 ; free virtual = 2537

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21e7a4a45

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 148 ; free virtual = 2537
Phase 5 Delay and Skew Optimization | Checksum: 21e7a4a45

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 148 ; free virtual = 2537

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e32701f8

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 148 ; free virtual = 2537
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.359  | TNS=0.000  | WHS=0.119  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e32701f8

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 148 ; free virtual = 2537
Phase 6 Post Hold Fix | Checksum: 1e32701f8

Time (s): cpu = 00:02:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 148 ; free virtual = 2537

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0160548 %
  Global Horizontal Routing Utilization  = 0.0198372 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2722b30cc

Time (s): cpu = 00:02:09 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 143 ; free virtual = 2532

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2722b30cc

Time (s): cpu = 00:02:09 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 143 ; free virtual = 2532

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 223c923c2

Time (s): cpu = 00:02:09 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 142 ; free virtual = 2532

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.360  | TNS=0.000  | WHS=0.121  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1bbb91703

Time (s): cpu = 00:02:09 ; elapsed = 00:01:18 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 148 ; free virtual = 2536
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:10 ; elapsed = 00:01:19 . Memory (MB): peak = 3203.336 ; gain = 542.004 ; free physical = 466 ; free virtual = 2855

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:21 . Memory (MB): peak = 3203.336 ; gain = 542.008 ; free physical = 465 ; free virtual = 2855
# report_timing
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 23 23:06:34 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_2/rom_out_reg[2]/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.232ns (9.649%)  route 2.173ns (90.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 4.450 - 3.200 ) 
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=329, unset)          1.264     1.264    clk
    SLICE_X40Y227        FDRE                                         r  weight_rom_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y227        FDRE (Prop_fdre_C_Q)         0.232     1.496 r  weight_rom_address_reg[9]/Q
                         net (fo=24, routed)          2.173     3.669    u_2/Q[9]
    RAMB18_X1Y96         RAMB18E1                                     r  u_2/rom_out_reg[2]/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=329, unset)          1.250     4.450    u_2/clk
    RAMB18_X1Y96         RAMB18E1                                     r  u_2/rom_out_reg[2]/CLKARDCLK
                         clock pessimism              0.068     4.518    
                         clock uncertainty           -0.035     4.482    
    RAMB18_X1Y96         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.454     4.028    u_2/rom_out_reg[2]
  -------------------------------------------------------------------
                         required time                          4.028    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                  0.360    




vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 23 23:07:21 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire2_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  232 |     0 |    433200 |  0.05 |
|   LUT as Logic          |  232 |     0 |    433200 |  0.05 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |  299 |     0 |    866400 |  0.03 |
|   Register as Flip Flop |  299 |     0 |    866400 |  0.03 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    6 |     0 |    216600 | <0.01 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 298   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  147 |     0 |    108300 |  0.14 |
|   SLICEL                                   |   58 |     0 |           |       |
|   SLICEM                                   |   89 |     0 |           |       |
| LUT as Logic                               |  232 |     0 |    433200 |  0.05 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  222 |       |           |       |
|   using O5 and O6                          |   10 |       |           |       |
| LUT as Memory                              |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  299 |     0 |    866400 |  0.03 |
|   Register driven from within the Slice    |  227 |       |           |       |
|   Register driven from outside the Slice   |   72 |       |           |       |
|     LUT in front of the register is unused |   63 |       |           |       |
|     LUT in front of the register is used   |    9 |       |           |       |
| Unique Control Sets                        |   21 |       |    108300 |  0.02 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |      1470 |  0.51 |
|   RAMB36/FIFO*    |    0 |     0 |      1470 |  0.00 |
|   RAMB18          |   15 |     0 |      2940 |  0.51 |
|     RAMB18E1 only |   15 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |      3600 |  0.44 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  298 |        Flop & Latch |
| LUT1     |  180 |                 LUT |
| CARRY4   |   99 |          CarryLogic |
| LUT2     |   25 |                 LUT |
| LUT6     |   18 |                 LUT |
| DSP48E1  |   16 |    Block Arithmetic |
| RAMB18E1 |   15 |        Block Memory |
| LUT5     |   10 |                 LUT |
| MUXF7    |    6 |               MuxFx |
| LUT3     |    5 |                 LUT |
| LUT4     |    4 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 23 23:13:25 2020...
