=====
SETUP
-12.315
19.893
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
6.279
7.101
SPI_MCP3202/n290_s7
13.919
14.545
SPI_MCP3202/n296_s7
15.840
16.939
SPI_MCP3202/n298_s5
18.564
19.189
SPI_MCP3202/r_DATA_3_s0
19.893
=====
SETUP
-12.005
19.583
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
6.279
7.101
SPI_MCP3202/n290_s7
13.919
14.545
SPI_MCP3202/n296_s7
15.840
16.939
SPI_MCP3202/n297_s5
18.254
18.879
SPI_MCP3202/r_DATA_4_s0
19.583
=====
SETUP
-11.223
18.801
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
6.279
7.101
SPI_MCP3202/n290_s7
13.919
14.545
SPI_MCP3202/n296_s7
15.840
16.939
SPI_MCP3202/n296_s5
17.439
18.465
SPI_MCP3202/r_DATA_5_s0
18.801
=====
SETUP
-10.477
18.055
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
6.279
7.101
SPI_MCP3202/n290_s7
13.919
14.545
SPI_MCP3202/n290_s5
15.840
16.901
SPI_MCP3202/r_DATA_11_s0
18.055
=====
SETUP
-9.049
16.270
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
6.279
7.101
SPI_MCP3202/n303_s7
14.404
15.029
SPI_MCP3202/n303_s6
15.448
16.270
SPI_MCP3202/r_STATE_1_s1
16.270
=====
SETUP
-7.036
14.257
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
6.279
7.101
SPI_MCP3202/n256_s6
13.435
14.257
SPI_MCP3202/r_SCK_enable_s1
14.257
=====
SETUP
-2.526
9.778
7.251
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s9
2.204
3.026
SPI_MCP3202/n32_s4
3.037
4.136
SPI_MCP3202/n32_s3
4.141
5.173
SPI_MCP3202/n32_s8
6.312
7.411
SPI_MCP3202/sample_counter_0_s3
8.746
9.778
SPI_MCP3202/sample_counter_0_s1
9.778
=====
SETUP
-1.623
8.874
7.251
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n290_s9
1.522
2.344
SPI_MCP3202/n257_s11
4.794
5.420
SPI_MCP3202/n257_s9
5.426
6.525
SPI_MCP3202/n257_s6
6.530
7.562
SPI_MCP3202/n257_s5
8.052
8.874
SPI_MCP3202/r_MOSI_s1
8.874
=====
SETUP
-1.601
9.209
7.608
SPI_MCP3202/sample_counter_11_s0
0.244
0.702
SPI_MCP3202/n32_s7
2.183
3.282
SPI_MCP3202/n292_s8
4.751
5.376
SPI_MCP3202/n294_s6
5.801
6.900
SPI_MCP3202/n294_s5
7.880
8.505
SPI_MCP3202/r_DATA_7_s0
9.209
=====
SETUP
-1.479
9.087
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n290_s9
1.522
2.344
SPI_MCP3202/r_STATE_1_s8
3.825
4.647
SPI_MCP3202/r_STATE_1_s6
4.652
5.684
SPI_MCP3202/r_STATE_1_s4
5.690
6.722
SPI_MCP3202/r_STATE_1_s3
7.212
8.014
SPI_MCP3202/r_STATE_1_s1
9.087
=====
SETUP
-1.345
8.953
7.608
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n295_s7
2.014
3.046
SPI_MCP3202/n295_s6
4.341
5.373
SPI_MCP3202/n291_s6
6.513
7.138
SPI_MCP3202/n291_s5
7.557
8.583
SPI_MCP3202/r_DATA_10_s0
8.953
=====
SETUP
-1.267
8.875
7.608
SPI_MCP3202/sample_counter_11_s0
0.244
0.702
SPI_MCP3202/n32_s7
2.183
3.282
SPI_MCP3202/n292_s8
4.751
5.376
SPI_MCP3202/n294_s6
5.801
6.900
SPI_MCP3202/n295_s5
7.880
8.505
SPI_MCP3202/r_DATA_6_s0
8.875
=====
SETUP
-0.947
8.555
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s9
2.204
3.026
SPI_MCP3202/n32_s4
3.037
4.136
SPI_MCP3202/n32_s3
4.141
5.173
SPI_MCP3202/n32_s8
6.312
7.373
SPI_MCP3202/sample_counter_2_s0
8.555
=====
SETUP
-0.896
8.504
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s9
2.204
3.026
SPI_MCP3202/n32_s4
3.037
4.136
SPI_MCP3202/n32_s3
4.141
5.173
SPI_MCP3202/n32_s8
6.312
7.373
SPI_MCP3202/sample_counter_1_s0
8.504
=====
SETUP
-0.894
8.502
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s9
2.204
3.026
SPI_MCP3202/n32_s4
3.037
4.136
SPI_MCP3202/n32_s3
4.141
5.173
SPI_MCP3202/n32_s8
6.312
7.373
SPI_MCP3202/sample_counter_7_s0
8.502
=====
SETUP
-0.744
8.352
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n290_s9
1.522
2.344
SPI_MCP3202/r_STATE_1_s8
3.825
4.647
SPI_MCP3202/r_STATE_1_s6
4.652
5.684
SPI_MCP3202/r_STATE_1_s4
5.690
6.722
SPI_MCP3202/r_STATE_1_s3
7.212
8.014
SPI_MCP3202/r_STATE_0_s2
8.352
=====
SETUP
-0.575
8.183
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s9
2.204
3.026
SPI_MCP3202/n32_s4
3.037
4.136
SPI_MCP3202/n32_s3
4.141
5.173
SPI_MCP3202/n32_s8
6.312
7.373
SPI_MCP3202/sample_counter_4_s0
8.183
=====
SETUP
-0.575
8.183
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s9
2.204
3.026
SPI_MCP3202/n32_s4
3.037
4.136
SPI_MCP3202/n32_s3
4.141
5.173
SPI_MCP3202/n32_s8
6.312
7.373
SPI_MCP3202/sample_counter_5_s0
8.183
=====
SETUP
-0.575
8.183
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s9
2.204
3.026
SPI_MCP3202/n32_s4
3.037
4.136
SPI_MCP3202/n32_s3
4.141
5.173
SPI_MCP3202/n32_s8
6.312
7.373
SPI_MCP3202/sample_counter_9_s0
8.183
=====
SETUP
-0.561
8.169
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s9
2.204
3.026
SPI_MCP3202/n32_s4
3.037
4.136
SPI_MCP3202/n32_s3
4.141
5.173
SPI_MCP3202/n32_s8
6.312
7.373
SPI_MCP3202/sample_counter_6_s0
8.169
=====
SETUP
-0.561
8.169
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s9
2.204
3.026
SPI_MCP3202/n32_s4
3.037
4.136
SPI_MCP3202/n32_s3
4.141
5.173
SPI_MCP3202/n32_s8
6.312
7.373
SPI_MCP3202/sample_counter_10_s0
8.169
=====
SETUP
-0.479
8.087
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s9
2.204
3.026
SPI_MCP3202/n32_s4
3.037
4.136
SPI_MCP3202/n32_s3
4.141
5.173
SPI_MCP3202/n32_s8
6.312
7.373
SPI_MCP3202/sample_counter_3_s0
8.087
=====
SETUP
-0.479
8.087
7.608
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s9
2.204
3.026
SPI_MCP3202/n32_s4
3.037
4.136
SPI_MCP3202/n32_s3
4.141
5.173
SPI_MCP3202/n32_s8
6.312
7.373
SPI_MCP3202/sample_counter_8_s0
8.087
=====
SETUP
-0.408
8.016
7.608
SPI_MCP3202/sample_counter_11_s0
0.244
0.702
SPI_MCP3202/n32_s7
2.183
3.282
SPI_MCP3202/n292_s8
4.751
5.376
SPI_MCP3202/n293_s5
5.801
6.862
SPI_MCP3202/r_DATA_8_s0
8.016
=====
SETUP
-0.342
7.950
7.608
SPI_MCP3202/sample_counter_11_s0
0.244
0.702
SPI_MCP3202/n32_s7
2.183
3.282
SPI_MCP3202/n292_s8
4.751
5.377
SPI_MCP3202/n292_s5
5.388
6.414
SPI_MCP3202/r_DATA_9_s0
7.950
=====
HOLD
-0.685
0.374
1.059
n432_s0
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
0.102
1.904
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
1.904
=====
HOLD
0.253
1.312
1.059
csrn_108_r_s0
0.185
0.518
n259_s1
0.756
1.312
CpuReq_s0
1.312
=====
HOLD
0.266
1.325
1.059
sample_10_s0
0.185
0.518
audio_sample_word0[1]_10_s0
1.325
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.406
2.209
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
2.209
=====
HOLD
0.406
2.209
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
2.209
=====
HOLD
0.414
1.473
1.059
sample_4_s0
0.185
0.518
audio_sample_word0[1]_4_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.473
=====
HOLD
0.416
1.474
1.059
sample_9_s0
0.185
0.518
audio_sample_word0[1]_9_s0
1.474
=====
HOLD
0.416
1.475
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.475
=====
HOLD
0.417
1.476
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.476
=====
HOLD
0.584
1.628
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.628
=====
HOLD
0.678
1.737
1.059
sample_3_s0
0.185
0.518
audio_sample_word0[1]_3_s0
1.737
=====
HOLD
0.684
1.743
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.743
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
u_v9958/U_VDP_COMMAND/TRCLRACK_s2
1.029
1.362
u_v9958/U_VDP_REGISTER/n785_s7
1.365
1.737
u_v9958/U_VDP_COMMAND/TRCLRACK_s2
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1
1.029
1.362
u_v9958/U_VDP_COMMAND/n2021_s3
1.365
1.737
u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/FF_PALETTE_WR_ACK_s2
1.029
1.362
u_v9958/U_VDP_REGISTER/n919_s4
1.365
1.737
u_v9958/U_VDP_REGISTER/FF_PALETTE_WR_ACK_s2
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPLINEBUFDISPX_5_s0
1.029
1.362
u_v9958/U_SPRITE/n2801_s1
1.365
1.737
u_v9958/U_SPRITE/SPLINEBUFDISPX_5_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPDRAWX_8_s0
1.029
1.362
u_v9958/U_SPRITE/n2231_s0
1.365
1.737
u_v9958/U_SPRITE/SPDRAWX_8_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0
1.029
1.362
u_v9958/U_SPRITE/n2450_s2
1.365
1.737
u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_2_s0
1.029
1.362
u_v9958/U_SPRITE/n2448_s2
1.365
1.737
u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_2_s0
1.737
