{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417151296601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417151296601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 00:08:16 2014 " "Processing started: Fri Nov 28 00:08:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417151296601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417151296601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417151296601 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417151297031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acp_sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acp_sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acp_sumador-rtl " "Found design unit 1: acp_sumador-rtl" {  } { { "acp_sumador.vhd" "" { Text "D:/ALU/acp_sumador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297791 ""} { "Info" "ISGN_ENTITY_NAME" "1 acp_sumador " "Found entity 1: acp_sumador" {  } { { "acp_sumador.vhd" "" { Text "D:/ALU/acp_sumador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151297791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador-behave " "Found design unit 1: Sumador-behave" {  } { { "Sumador.vhd" "" { Text "D:/ALU/Sumador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297801 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.vhd" "" { Text "D:/ALU/Sumador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151297801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det_11011.vhd 2 1 " "Found 2 design units, including 1 entities, in source file det_11011.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 det_11011-rtl " "Found design unit 1: det_11011-rtl" {  } { { "det_11011.vhd" "" { Text "D:/ALU/det_11011.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297801 ""} { "Info" "ISGN_ENTITY_NAME" "1 det_11011 " "Found entity 1: det_11011" {  } { { "det_11011.vhd" "" { Text "D:/ALU/det_11011.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151297801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invertir_orden.vhd 2 1 " "Found 2 design units, including 1 entities, in source file invertir_orden.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invertir_orden-orden " "Found design unit 1: invertir_orden-orden" {  } { { "invertir_orden.vhd" "" { Text "D:/ALU/invertir_orden.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297811 ""} { "Info" "ISGN_ENTITY_NAME" "1 invertir_orden " "Found entity 1: invertir_orden" {  } { { "invertir_orden.vhd" "" { Text "D:/ALU/invertir_orden.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151297811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_ceros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_ceros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_ceros-comportamiento " "Found design unit 1: cont_ceros-comportamiento" {  } { { "cont_ceros.vhd" "" { Text "D:/ALU/cont_ceros.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297811 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_ceros " "Found entity 1: cont_ceros" {  } { { "cont_ceros.vhd" "" { Text "D:/ALU/cont_ceros.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151297811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-archicompara " "Found design unit 1: comparador-archicompara" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297821 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151297821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acp_7seg_sa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acp_7seg_sa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acp_7seg_sa-rtl " "Found design unit 1: acp_7seg_sa-rtl" {  } { { "acp_7seg_sa.vhd" "" { Text "D:/ALU/acp_7seg_sa.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297821 ""} { "Info" "ISGN_ENTITY_NAME" "1 acp_7seg_sa " "Found entity 1: acp_7seg_sa" {  } { { "acp_7seg_sa.vhd" "" { Text "D:/ALU/acp_7seg_sa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151297821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acp_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acp_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acp_7seg-rtl " "Found design unit 1: acp_7seg-rtl" {  } { { "acp_7seg.vhd" "" { Text "D:/ALU/acp_7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297821 ""} { "Info" "ISGN_ENTITY_NAME" "1 acp_7seg " "Found entity 1: acp_7seg" {  } { { "acp_7seg.vhd" "" { Text "D:/ALU/acp_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151297821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c_gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_Gray-rtl " "Found design unit 1: C_Gray-rtl" {  } { { "C_Gray.vhd" "" { Text "D:/ALU/C_Gray.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297831 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_Gray " "Found entity 1: C_Gray" {  } { { "C_Gray.vhd" "" { Text "D:/ALU/C_Gray.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151297831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_7seg-rtl " "Found design unit 1: C_7seg-rtl" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297841 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_7seg " "Found entity 1: C_7seg" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151297841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297841 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151297841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes " "Found design unit 1: componentes" {  } { { "componentes.vhd" "" { Text "D:/ALU/componentes.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151297841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151297841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417151297891 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo0 ALU.vhd(35) " "VHDL Process Statement warning at ALU.vhd(35): signal \"yo0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151297901 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo1 ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"yo1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151297901 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo2 ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): signal \"yo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151297901 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo3 ALU.vhd(38) " "VHDL Process Statement warning at ALU.vhd(38): signal \"yo3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151297901 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo4 ALU.vhd(39) " "VHDL Process Statement warning at ALU.vhd(39): signal \"yo4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo5 ALU.vhd(40) " "VHDL Process Statement warning at ALU.vhd(40): signal \"yo5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo6 ALU.vhd(41) " "VHDL Process Statement warning at ALU.vhd(41): signal \"yo6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y ALU.vhd(32) " "VHDL Process Statement warning at ALU.vhd(32): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] ALU.vhd(32) " "Inferred latch for \"Y\[0\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] ALU.vhd(32) " "Inferred latch for \"Y\[1\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] ALU.vhd(32) " "Inferred latch for \"Y\[2\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] ALU.vhd(32) " "Inferred latch for \"Y\[3\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] ALU.vhd(32) " "Inferred latch for \"Y\[4\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] ALU.vhd(32) " "Inferred latch for \"Y\[5\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] ALU.vhd(32) " "Inferred latch for \"Y\[6\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] ALU.vhd(32) " "Inferred latch for \"Y\[7\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] ALU.vhd(32) " "Inferred latch for \"Y\[8\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] ALU.vhd(32) " "Inferred latch for \"Y\[9\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] ALU.vhd(32) " "Inferred latch for \"Y\[10\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] ALU.vhd(32) " "Inferred latch for \"Y\[11\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] ALU.vhd(32) " "Inferred latch for \"Y\[12\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] ALU.vhd(32) " "Inferred latch for \"Y\[13\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] ALU.vhd(32) " "Inferred latch for \"Y\[14\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] ALU.vhd(32) " "Inferred latch for \"Y\[15\]\" at ALU.vhd(32)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151297911 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_Gray C_Gray:U1 " "Elaborating entity \"C_Gray\" for hierarchy \"C_Gray:U1\"" {  } { { "ALU.vhd" "U1" { Text "D:/ALU/ALU.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151298031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acp_7seg acp_7seg:U2 " "Elaborating entity \"acp_7seg\" for hierarchy \"acp_7seg:U2\"" {  } { { "ALU.vhd" "U2" { Text "D:/ALU/ALU.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151298191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_7seg C_7seg:U3 " "Elaborating entity \"C_7seg\" for hierarchy \"C_7seg:U3\"" {  } { { "ALU.vhd" "U3" { Text "D:/ALU/ALU.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151298251 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel C_7seg.vhd(21) " "VHDL Process Statement warning at C_7seg.vhd(21): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151298271 "|ALU|C_7seg:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y C_7seg.vhd(19) " "VHDL Process Statement warning at C_7seg.vhd(19): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1417151298271 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] C_7seg.vhd(19) " "Inferred latch for \"Y\[0\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298271 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] C_7seg.vhd(19) " "Inferred latch for \"Y\[1\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298271 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] C_7seg.vhd(19) " "Inferred latch for \"Y\[2\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298271 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] C_7seg.vhd(19) " "Inferred latch for \"Y\[3\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298271 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] C_7seg.vhd(19) " "Inferred latch for \"Y\[4\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298271 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] C_7seg.vhd(19) " "Inferred latch for \"Y\[5\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298271 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] C_7seg.vhd(19) " "Inferred latch for \"Y\[6\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298271 "|ALU|C_7seg:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acp_7seg_sa acp_7seg_sa:U4 " "Elaborating entity \"acp_7seg_sa\" for hierarchy \"acp_7seg_sa:U4\"" {  } { { "ALU.vhd" "U4" { Text "D:/ALU/ALU.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151298271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:U5 " "Elaborating entity \"comparador\" for hierarchy \"comparador:U5\"" {  } { { "ALU.vhd" "U5" { Text "D:/ALU/ALU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151298281 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y comparador.vhd(15) " "VHDL Process Statement warning at comparador.vhd(15): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] comparador.vhd(15) " "Inferred latch for \"Y\[0\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] comparador.vhd(15) " "Inferred latch for \"Y\[1\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] comparador.vhd(15) " "Inferred latch for \"Y\[2\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] comparador.vhd(15) " "Inferred latch for \"Y\[3\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] comparador.vhd(15) " "Inferred latch for \"Y\[4\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] comparador.vhd(15) " "Inferred latch for \"Y\[5\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] comparador.vhd(15) " "Inferred latch for \"Y\[6\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] comparador.vhd(15) " "Inferred latch for \"Y\[7\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] comparador.vhd(15) " "Inferred latch for \"Y\[8\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] comparador.vhd(15) " "Inferred latch for \"Y\[9\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] comparador.vhd(15) " "Inferred latch for \"Y\[10\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] comparador.vhd(15) " "Inferred latch for \"Y\[11\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] comparador.vhd(15) " "Inferred latch for \"Y\[12\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] comparador.vhd(15) " "Inferred latch for \"Y\[13\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] comparador.vhd(15) " "Inferred latch for \"Y\[14\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] comparador.vhd(15) " "Inferred latch for \"Y\[15\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|comparador:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_ceros cont_ceros:U6 " "Elaborating entity \"cont_ceros\" for hierarchy \"cont_ceros:U6\"" {  } { { "ALU.vhd" "U6" { Text "D:/ALU/ALU.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151298291 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A cont_ceros.vhd(22) " "VHDL Process Statement warning at cont_ceros.vhd(22): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cont_ceros.vhd" "" { Text "D:/ALU/cont_ceros.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151298291 "|ALU|cont_ceros:U6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B cont_ceros.vhd(24) " "VHDL Process Statement warning at cont_ceros.vhd(24): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cont_ceros.vhd" "" { Text "D:/ALU/cont_ceros.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151298301 "|ALU|cont_ceros:U6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invertir_orden invertir_orden:U7 " "Elaborating entity \"invertir_orden\" for hierarchy \"invertir_orden:U7\"" {  } { { "ALU.vhd" "U7" { Text "D:/ALU/ALU.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151298301 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel invertir_orden.vhd(20) " "VHDL Process Statement warning at invertir_orden.vhd(20): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "invertir_orden.vhd" "" { Text "D:/ALU/invertir_orden.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151298321 "|ALU|invertir_orden:U7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det_11011 det_11011:U8 " "Elaborating entity \"det_11011\" for hierarchy \"det_11011:U8\"" {  } { { "ALU.vhd" "U8" { Text "D:/ALU/ALU.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151298321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acp_sumador acp_sumador:U9 " "Elaborating entity \"acp_sumador\" for hierarchy \"acp_sumador:U9\"" {  } { { "ALU.vhd" "U9" { Text "D:/ALU/ALU.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151298341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador Sumador:U10 " "Elaborating entity \"Sumador\" for hierarchy \"Sumador:U10\"" {  } { { "ALU.vhd" "U10" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151298351 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1417151298951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[0\]\$latch " "Latch Y\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299061 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[1\]\$latch " "Latch Y\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[1\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299061 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[2\]\$latch " "Latch Y\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299061 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[3\]\$latch " "Latch Y\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[1\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299061 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[4\]\$latch " "Latch Y\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[2\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[2\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299061 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[5\]\$latch " "Latch Y\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299061 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[6\]\$latch " "Latch Y\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299061 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[7\]\$latch " "Latch Y\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299061 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[8\]\$latch " "Latch Y\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299061 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[9\]\$latch " "Latch Y\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299061 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[10\]\$latch " "Latch Y\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299061 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[11\]\$latch " "Latch Y\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[12\]\$latch " "Latch Y\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[13\]\$latch " "Latch Y\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[14\]\$latch " "Latch Y\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[15\]\$latch " "Latch Y\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[0\] " "Latch C_7seg:U3\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[13\] " "Ports D and ENA on the latch are fed by the same signal I_B\[13\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[0\] " "Latch comparador:U5\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[0\] " "Ports D and ENA on the latch are fed by the same signal I_A\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[1\] " "Latch comparador:U5\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[1\] " "Ports D and ENA on the latch are fed by the same signal I_A\[1\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[1\] " "Latch C_7seg:U3\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[13\] " "Ports D and ENA on the latch are fed by the same signal I_B\[13\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[2\] " "Latch C_7seg:U3\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[13\] " "Ports D and ENA on the latch are fed by the same signal I_B\[13\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[2\] " "Latch comparador:U5\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[2\] " "Ports D and ENA on the latch are fed by the same signal I_A\[2\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[3\] " "Latch comparador:U5\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[3\] " "Ports D and ENA on the latch are fed by the same signal I_A\[3\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[3\] " "Latch C_7seg:U3\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[14\] " "Ports D and ENA on the latch are fed by the same signal I_B\[14\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[4\] " "Latch C_7seg:U3\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[13\] " "Ports D and ENA on the latch are fed by the same signal I_B\[13\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[4\] " "Latch comparador:U5\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[4\] " "Ports D and ENA on the latch are fed by the same signal I_A\[4\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[5\] " "Latch comparador:U5\|Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[5\] " "Ports D and ENA on the latch are fed by the same signal I_A\[5\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[5\] " "Latch C_7seg:U3\|Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[14\] " "Ports D and ENA on the latch are fed by the same signal I_B\[14\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[6\] " "Latch comparador:U5\|Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[6\] " "Ports D and ENA on the latch are fed by the same signal I_A\[6\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[6\] " "Latch C_7seg:U3\|Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[13\] " "Ports D and ENA on the latch are fed by the same signal I_B\[13\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[7\] " "Latch comparador:U5\|Y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[7\] " "Ports D and ENA on the latch are fed by the same signal I_A\[7\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[8\] " "Latch comparador:U5\|Y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[8\] " "Ports D and ENA on the latch are fed by the same signal I_A\[8\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[9\] " "Latch comparador:U5\|Y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[9\] " "Ports D and ENA on the latch are fed by the same signal I_A\[9\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[10\] " "Latch comparador:U5\|Y\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[10\] " "Ports D and ENA on the latch are fed by the same signal I_A\[10\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[11\] " "Latch comparador:U5\|Y\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[11\] " "Ports D and ENA on the latch are fed by the same signal I_A\[11\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[12\] " "Latch comparador:U5\|Y\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[12\] " "Ports D and ENA on the latch are fed by the same signal I_A\[12\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[13\] " "Latch comparador:U5\|Y\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[13\] " "Ports D and ENA on the latch are fed by the same signal I_A\[13\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[14\] " "Latch comparador:U5\|Y\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[14\] " "Ports D and ENA on the latch are fed by the same signal I_A\[14\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[15\] " "Latch comparador:U5\|Y\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[15\] " "Ports D and ENA on the latch are fed by the same signal I_A\[15\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151299071 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151299071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417151300291 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417151300291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417151300351 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417151300351 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417151300351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417151300351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417151300371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 00:08:20 2014 " "Processing ended: Fri Nov 28 00:08:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417151300371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417151300371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417151300371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417151300371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417151302393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417151302393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 00:08:21 2014 " "Processing started: Fri Nov 28 00:08:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417151302393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1417151302393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1417151302394 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1417151302505 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1417151302506 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1417151302506 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1417151302636 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ALU EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design ALU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1417151302809 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1417151302953 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1417151302976 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417151303223 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1417151303223 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417151303225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417151303225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417151303225 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1417151303225 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "No exact pin location assignment(s) for 52 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[0\] " "Pin Y\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[0] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[1\] " "Pin Y\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[1] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[2\] " "Pin Y\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[2] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[3\] " "Pin Y\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[3] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[4\] " "Pin Y\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[4] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[5\] " "Pin Y\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[5] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[6\] " "Pin Y\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[6] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[7\] " "Pin Y\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[7] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[8\] " "Pin Y\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[8] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[9\] " "Pin Y\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[9] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[10\] " "Pin Y\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[10] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[11\] " "Pin Y\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[11] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[12\] " "Pin Y\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[12] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[13\] " "Pin Y\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[13] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[14\] " "Pin Y\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[14] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[15\] " "Pin Y\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Y[15] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 32 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[7\] " "Pin I_A\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[7] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[6\] " "Pin I_A\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[6] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[9\] " "Pin I_A\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[9] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[10\] " "Pin I_A\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[10] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[8\] " "Pin I_A\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[8] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[3\] " "Pin I_A\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[3] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[5\] " "Pin I_A\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[5] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[4\] " "Pin I_A\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[4] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[0\] " "Pin I_A\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[0] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[2\] " "Pin I_A\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[2] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[1\] " "Pin I_A\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[1] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[12\] " "Pin I_A\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[12] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[13\] " "Pin I_A\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[13] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[11\] " "Pin I_A\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[11] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[15\] " "Pin I_A\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[15] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_A\[14\] " "Pin I_A\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_A[14] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sel_ALU\[2\] " "Pin Sel_ALU\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sel_ALU[2] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sel_ALU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sel_ALU\[0\] " "Pin Sel_ALU\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sel_ALU[0] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sel_ALU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sel_ALU\[1\] " "Pin Sel_ALU\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sel_ALU[1] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sel_ALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[0\] " "Pin I_B\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[0] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[1\] " "Pin I_B\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[1] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sel_ALU\[3\] " "Pin Sel_ALU\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Sel_ALU[3] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 12 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sel_ALU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[2\] " "Pin I_B\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[2] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[3\] " "Pin I_B\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[3] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[4\] " "Pin I_B\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[4] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[5\] " "Pin I_B\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[5] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[6\] " "Pin I_B\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[6] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[7\] " "Pin I_B\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[7] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[8\] " "Pin I_B\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[8] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[9\] " "Pin I_B\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[9] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[10\] " "Pin I_B\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[10] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[11\] " "Pin I_B\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[11] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[12\] " "Pin I_B\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[12] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[13\] " "Pin I_B\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[13] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[14\] " "Pin I_B\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[14] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_B\[15\] " "Pin I_B\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { I_B[15] } } } { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417151303279 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1417151303279 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "TimeQuest Timing Analyzer is analyzing 39 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1417151303494 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1417151303516 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1417151303517 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5\|Equal0~7  from: datac  to: combout " "Cell: U5\|Equal0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417151303544 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1417151303544 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1417151303566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comparador:U5\|Y\[15\]~1  " "Automatically promoted node comparador:U5\|Y\[15\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417151303667 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comparador:U5|Y[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417151303667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux16~0  " "Automatically promoted node Mux16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417151303668 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 34 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417151303668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C_7seg:U3\|Mux13~0  " "Automatically promoted node C_7seg:U3\|Mux13~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417151303668 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 36 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_7seg:U3|Mux13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ALU/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417151303668 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1417151303798 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417151303799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417151303799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417151303800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417151303800 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1417151303801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1417151303801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1417151303801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1417151303801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1417151303802 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1417151303802 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "52 unused 3.3V 36 16 0 " "Number of I/O pins in group: 52 (unused VREF, 3.3V VCCIO, 36 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1417151303803 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1417151303803 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1417151303803 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417151303804 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417151303804 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417151303804 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417151303804 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1417151303804 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1417151303804 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417151303876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1417151304501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417151304777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1417151304800 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1417151305676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417151305676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1417151305815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "D:/ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1417151307779 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1417151307779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417151308312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1417151308316 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1417151308316 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.37 " "Total time spent on timing analysis during the Fitter is 1.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1417151308328 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1417151308332 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[0\] 0 " "Pin \"Y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[1\] 0 " "Pin \"Y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[2\] 0 " "Pin \"Y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[3\] 0 " "Pin \"Y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[4\] 0 " "Pin \"Y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[5\] 0 " "Pin \"Y\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[6\] 0 " "Pin \"Y\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[7\] 0 " "Pin \"Y\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[8\] 0 " "Pin \"Y\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[9\] 0 " "Pin \"Y\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[10\] 0 " "Pin \"Y\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[11\] 0 " "Pin \"Y\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[12\] 0 " "Pin \"Y\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[13\] 0 " "Pin \"Y\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[14\] 0 " "Pin \"Y\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[15\] 0 " "Pin \"Y\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1417151308345 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1417151308345 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1417151308605 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1417151308632 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1417151308883 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417151309128 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1417151309188 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ALU/output_files/ALU.fit.smsg " "Generated suppressed messages file D:/ALU/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1417151309312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417151309532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 00:08:29 2014 " "Processing ended: Fri Nov 28 00:08:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417151309532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417151309532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417151309532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1417151309532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1417151312813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417151312814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 00:08:32 2014 " "Processing started: Fri Nov 28 00:08:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417151312814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1417151312814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1417151312814 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1417151313520 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1417151313543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417151313932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 00:08:33 2014 " "Processing ended: Fri Nov 28 00:08:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417151313932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417151313932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417151313932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1417151313932 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1417151314609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1417151315707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417151315708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 00:08:35 2014 " "Processing started: Fri Nov 28 00:08:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417151315708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417151315708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417151315708 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1417151315849 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417151316081 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "TimeQuest Timing Analyzer is analyzing 39 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1417151316346 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1417151316370 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1417151316371 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I_B\[13\] I_B\[13\] " "create_clock -period 1.000 -name I_B\[13\] I_B\[13\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316373 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sel_ALU\[0\] Sel_ALU\[0\] " "create_clock -period 1.000 -name Sel_ALU\[0\] Sel_ALU\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316373 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316373 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5\|Equal0~7  from: datad  to: combout " "Cell: U5\|Equal0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316375 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1417151316375 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1417151316378 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1417151316389 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417151316401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.567 " "Worst-case setup slack is -4.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.567       -64.409 Sel_ALU\[0\]  " "   -4.567       -64.409 Sel_ALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 I_B\[13\]  " "    0.412         0.000 I_B\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417151316404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.009 " "Worst-case hold slack is -2.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.009       -34.424 I_B\[13\]  " "   -2.009       -34.424 I_B\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.094       -13.893 Sel_ALU\[0\]  " "   -1.094       -13.893 Sel_ALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417151316408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1417151316412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1417151316415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 I_B\[13\]  " "   -1.222        -1.222 I_B\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Sel_ALU\[0\]  " "   -1.222        -1.222 Sel_ALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417151316417 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1417151316498 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1417151316500 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5\|Equal0~7  from: datad  to: combout " "Cell: U5\|Equal0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316525 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1417151316525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417151316527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.616 " "Worst-case setup slack is -1.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.616       -22.171 Sel_ALU\[0\]  " "   -1.616       -22.171 Sel_ALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554         0.000 I_B\[13\]  " "    0.554         0.000 I_B\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417151316533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.158 " "Worst-case hold slack is -1.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158       -20.028 I_B\[13\]  " "   -1.158       -20.028 I_B\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728       -10.167 Sel_ALU\[0\]  " "   -0.728       -10.167 Sel_ALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417151316556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1417151316562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1417151316572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 I_B\[13\]  " "   -1.222        -1.222 I_B\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Sel_ALU\[0\]  " "   -1.222        -1.222 Sel_ALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417151316580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417151316580 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1417151316684 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417151316749 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417151316753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417151316863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 00:08:36 2014 " "Processing ended: Fri Nov 28 00:08:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417151316863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417151316863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417151316863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417151316863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417151318653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417151318653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 00:08:38 2014 " "Processing started: Fri Nov 28 00:08:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417151318653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417151318653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417151318653 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ALU.vho\", \"ALU_fast.vho ALU_vhd.sdo ALU_vhd_fast.sdo D:/ALU/simulation/modelsim/ simulation " "Generated files \"ALU.vho\", \"ALU_fast.vho\", \"ALU_vhd.sdo\" and \"ALU_vhd_fast.sdo\" in directory \"D:/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1417151319335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417151319378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 00:08:39 2014 " "Processing ended: Fri Nov 28 00:08:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417151319378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417151319378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417151319378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417151319378 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Quartus II Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417151320013 ""}
