{
  "module_name": "rot0_qm_arc_aux_regs.h",
  "hash_id": "1f3766a3593f7507f3f9d835c5c6ac22b2ba3a39fd6e37d2d5ea8a66978e9ca9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/rot0_qm_arc_aux_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_ROT0_QM_ARC_AUX_REGS_H_\n#define ASIC_REG_ROT0_QM_ARC_AUX_REGS_H_\n\n \n\n#define mmROT0_QM_ARC_AUX_RUN_HALT_REQ 0x4E08100\n\n#define mmROT0_QM_ARC_AUX_RUN_HALT_ACK 0x4E08104\n\n#define mmROT0_QM_ARC_AUX_RST_VEC_ADDR 0x4E08108\n\n#define mmROT0_QM_ARC_AUX_DBG_MODE 0x4E0810C\n\n#define mmROT0_QM_ARC_AUX_CLUSTER_NUM 0x4E08110\n\n#define mmROT0_QM_ARC_AUX_ARC_NUM 0x4E08114\n\n#define mmROT0_QM_ARC_AUX_WAKE_UP_EVENT 0x4E08118\n\n#define mmROT0_QM_ARC_AUX_DCCM_SYS_ADDR_BASE 0x4E0811C\n\n#define mmROT0_QM_ARC_AUX_CTI_AP_STS 0x4E08120\n\n#define mmROT0_QM_ARC_AUX_CTI_CFG_MUX_SEL 0x4E08124\n\n#define mmROT0_QM_ARC_AUX_ARC_RST 0x4E08128\n\n#define mmROT0_QM_ARC_AUX_ARC_RST_REQ 0x4E0812C\n\n#define mmROT0_QM_ARC_AUX_SRAM_LSB_ADDR 0x4E08130\n\n#define mmROT0_QM_ARC_AUX_SRAM_MSB_ADDR 0x4E08134\n\n#define mmROT0_QM_ARC_AUX_PCIE_LSB_ADDR 0x4E08138\n\n#define mmROT0_QM_ARC_AUX_PCIE_MSB_ADDR 0x4E0813C\n\n#define mmROT0_QM_ARC_AUX_CFG_LSB_ADDR 0x4E08140\n\n#define mmROT0_QM_ARC_AUX_CFG_MSB_ADDR 0x4E08144\n\n#define mmROT0_QM_ARC_AUX_HBM0_LSB_ADDR 0x4E08150\n\n#define mmROT0_QM_ARC_AUX_HBM0_MSB_ADDR 0x4E08154\n\n#define mmROT0_QM_ARC_AUX_HBM1_LSB_ADDR 0x4E08158\n\n#define mmROT0_QM_ARC_AUX_HBM1_MSB_ADDR 0x4E0815C\n\n#define mmROT0_QM_ARC_AUX_HBM2_LSB_ADDR 0x4E08160\n\n#define mmROT0_QM_ARC_AUX_HBM2_MSB_ADDR 0x4E08164\n\n#define mmROT0_QM_ARC_AUX_HBM3_LSB_ADDR 0x4E08168\n\n#define mmROT0_QM_ARC_AUX_HBM3_MSB_ADDR 0x4E0816C\n\n#define mmROT0_QM_ARC_AUX_HBM0_OFFSET 0x4E08170\n\n#define mmROT0_QM_ARC_AUX_HBM1_OFFSET 0x4E08174\n\n#define mmROT0_QM_ARC_AUX_HBM2_OFFSET 0x4E08178\n\n#define mmROT0_QM_ARC_AUX_HBM3_OFFSET 0x4E0817C\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_0 0x4E08180\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_1 0x4E08184\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_2 0x4E08188\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_3 0x4E0818C\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_4 0x4E08190\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_5 0x4E08194\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_LSB_ADDR_6 0x4E08198\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_0 0x4E0819C\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_1 0x4E081A0\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_2 0x4E081A4\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_3 0x4E081A8\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_4 0x4E081AC\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_5 0x4E081B0\n\n#define mmROT0_QM_ARC_AUX_GENERAL_PURPOSE_MSB_ADDR_6 0x4E081B4\n\n#define mmROT0_QM_ARC_AUX_ARC_CBU_AWCACHE_OVR 0x4E081B8\n\n#define mmROT0_QM_ARC_AUX_ARC_LBU_AWCACHE_OVR 0x4E081BC\n\n#define mmROT0_QM_ARC_AUX_CONTEXT_ID_0 0x4E081C0\n\n#define mmROT0_QM_ARC_AUX_CONTEXT_ID_1 0x4E081C4\n\n#define mmROT0_QM_ARC_AUX_CONTEXT_ID_2 0x4E081C8\n\n#define mmROT0_QM_ARC_AUX_CONTEXT_ID_3 0x4E081CC\n\n#define mmROT0_QM_ARC_AUX_CONTEXT_ID_4 0x4E081D0\n\n#define mmROT0_QM_ARC_AUX_CONTEXT_ID_5 0x4E081D4\n\n#define mmROT0_QM_ARC_AUX_CONTEXT_ID_6 0x4E081D8\n\n#define mmROT0_QM_ARC_AUX_CONTEXT_ID_7 0x4E081DC\n\n#define mmROT0_QM_ARC_AUX_CID_OFFSET_0 0x4E081E0\n\n#define mmROT0_QM_ARC_AUX_CID_OFFSET_1 0x4E081E4\n\n#define mmROT0_QM_ARC_AUX_CID_OFFSET_2 0x4E081E8\n\n#define mmROT0_QM_ARC_AUX_CID_OFFSET_3 0x4E081EC\n\n#define mmROT0_QM_ARC_AUX_CID_OFFSET_4 0x4E081F0\n\n#define mmROT0_QM_ARC_AUX_CID_OFFSET_5 0x4E081F4\n\n#define mmROT0_QM_ARC_AUX_CID_OFFSET_6 0x4E081F8\n\n#define mmROT0_QM_ARC_AUX_CID_OFFSET_7 0x4E081FC\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_0 0x4E08200\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_1 0x4E08204\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_2 0x4E08208\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_3 0x4E0820C\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_4 0x4E08210\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_5 0x4E08214\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_6 0x4E08218\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_7 0x4E0821C\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_8 0x4E08220\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_9 0x4E08224\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_10 0x4E08228\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_11 0x4E0822C\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_12 0x4E08230\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_13 0x4E08234\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_14 0x4E08238\n\n#define mmROT0_QM_ARC_AUX_SW_INTR_15 0x4E0823C\n\n#define mmROT0_QM_ARC_AUX_IRQ_INTR_MASK_0 0x4E08280\n\n#define mmROT0_QM_ARC_AUX_IRQ_INTR_MASK_1 0x4E08284\n\n#define mmROT0_QM_ARC_AUX_ARC_SEI_INTR_STS 0x4E08290\n\n#define mmROT0_QM_ARC_AUX_ARC_SEI_INTR_CLR 0x4E08294\n\n#define mmROT0_QM_ARC_AUX_ARC_SEI_INTR_MASK 0x4E08298\n\n#define mmROT0_QM_ARC_AUX_ARC_EXCPTN_CAUSE 0x4E0829C\n\n#define mmROT0_QM_ARC_AUX_SEI_INTR_HALT_EN 0x4E082A0\n\n#define mmROT0_QM_ARC_AUX_ARC_SEI_INTR_HALT_MASK 0x4E082A4\n\n#define mmROT0_QM_ARC_AUX_QMAN_SEI_INTR_HALT_MASK 0x4E082A8\n\n#define mmROT0_QM_ARC_AUX_ARC_REI_INTR_STS 0x4E082B0\n\n#define mmROT0_QM_ARC_AUX_ARC_REI_INTR_CLR 0x4E082B4\n\n#define mmROT0_QM_ARC_AUX_ARC_REI_INTR_MASK 0x4E082B8\n\n#define mmROT0_QM_ARC_AUX_DCCM_ECC_ERR_ADDR 0x4E082BC\n\n#define mmROT0_QM_ARC_AUX_DCCM_ECC_SYNDROME 0x4E082C0\n\n#define mmROT0_QM_ARC_AUX_I_CACHE_ECC_ERR_ADDR 0x4E082C4\n\n#define mmROT0_QM_ARC_AUX_I_CACHE_ECC_SYNDROME 0x4E082C8\n\n#define mmROT0_QM_ARC_AUX_D_CACHE_ECC_ERR_ADDR 0x4E082CC\n\n#define mmROT0_QM_ARC_AUX_D_CACHE_ECC_SYNDROME 0x4E082D0\n\n#define mmROT0_QM_ARC_AUX_LBW_TRMINATE_AWADDR_ERR 0x4E082E0\n\n#define mmROT0_QM_ARC_AUX_LBW_TRMINATE_ARADDR_ERR 0x4E082E4\n\n#define mmROT0_QM_ARC_AUX_CFG_LBW_TERMINATE_BRESP 0x4E082E8\n\n#define mmROT0_QM_ARC_AUX_CFG_LBW_TERMINATE_RRESP 0x4E082EC\n\n#define mmROT0_QM_ARC_AUX_CFG_LBW_TERMINATE_AXLEN 0x4E082F0\n\n#define mmROT0_QM_ARC_AUX_CFG_LBW_TERMINATE_AXSIZE 0x4E082F4\n\n#define mmROT0_QM_ARC_AUX_SCRATCHPAD_0 0x4E08300\n\n#define mmROT0_QM_ARC_AUX_SCRATCHPAD_1 0x4E08304\n\n#define mmROT0_QM_ARC_AUX_SCRATCHPAD_2 0x4E08308\n\n#define mmROT0_QM_ARC_AUX_SCRATCHPAD_3 0x4E0830C\n\n#define mmROT0_QM_ARC_AUX_SCRATCHPAD_4 0x4E08310\n\n#define mmROT0_QM_ARC_AUX_SCRATCHPAD_5 0x4E08314\n\n#define mmROT0_QM_ARC_AUX_SCRATCHPAD_6 0x4E08318\n\n#define mmROT0_QM_ARC_AUX_SCRATCHPAD_7 0x4E0831C\n\n#define mmROT0_QM_ARC_AUX_TOTAL_CBU_WR_CNT 0x4E08320\n\n#define mmROT0_QM_ARC_AUX_INFLIGHT_CBU_WR_CNT 0x4E08324\n\n#define mmROT0_QM_ARC_AUX_TOTAL_CBU_RD_CNT 0x4E08328\n\n#define mmROT0_QM_ARC_AUX_INFLIGHT_CBU_RD_CNT 0x4E0832C\n\n#define mmROT0_QM_ARC_AUX_TOTAL_LBU_WR_CNT 0x4E08330\n\n#define mmROT0_QM_ARC_AUX_INFLIGHT_LBU_WR_CNT 0x4E08334\n\n#define mmROT0_QM_ARC_AUX_TOTAL_LBU_RD_CNT 0x4E08338\n\n#define mmROT0_QM_ARC_AUX_INFLIGHT_LBU_RD_CNT 0x4E0833C\n\n#define mmROT0_QM_ARC_AUX_CBU_ARUSER_OVR 0x4E08350\n\n#define mmROT0_QM_ARC_AUX_CBU_ARUSER_OVR_EN 0x4E08354\n\n#define mmROT0_QM_ARC_AUX_CBU_AWUSER_OVR 0x4E08358\n\n#define mmROT0_QM_ARC_AUX_CBU_AWUSER_OVR_EN 0x4E0835C\n\n#define mmROT0_QM_ARC_AUX_CBU_ARUSER_MSB_OVR 0x4E08360\n\n#define mmROT0_QM_ARC_AUX_CBU_ARUSER_MSB_OVR_EN 0x4E08364\n\n#define mmROT0_QM_ARC_AUX_CBU_AWUSER_MSB_OVR 0x4E08368\n\n#define mmROT0_QM_ARC_AUX_CBU_AWUSER_MSB_OVR_EN 0x4E0836C\n\n#define mmROT0_QM_ARC_AUX_CBU_AXCACHE_OVR 0x4E08370\n\n#define mmROT0_QM_ARC_AUX_CBU_LOCK_OVR 0x4E08374\n\n#define mmROT0_QM_ARC_AUX_CBU_PROT_OVR 0x4E08378\n\n#define mmROT0_QM_ARC_AUX_CBU_MAX_OUTSTANDING 0x4E0837C\n\n#define mmROT0_QM_ARC_AUX_CBU_EARLY_BRESP_EN 0x4E08380\n\n#define mmROT0_QM_ARC_AUX_CBU_FORCE_RSP_OK 0x4E08384\n\n#define mmROT0_QM_ARC_AUX_CBU_NO_WR_INFLIGHT 0x4E0838C\n\n#define mmROT0_QM_ARC_AUX_CBU_SEI_INTR_ID 0x4E08390\n\n#define mmROT0_QM_ARC_AUX_LBU_ARUSER_OVR 0x4E08400\n\n#define mmROT0_QM_ARC_AUX_LBU_ARUSER_OVR_EN 0x4E08404\n\n#define mmROT0_QM_ARC_AUX_LBU_AWUSER_OVR 0x4E08408\n\n#define mmROT0_QM_ARC_AUX_LBU_AWUSER_OVR_EN 0x4E0840C\n\n#define mmROT0_QM_ARC_AUX_LBU_AXCACHE_OVR 0x4E08420\n\n#define mmROT0_QM_ARC_AUX_LBU_LOCK_OVR 0x4E08424\n\n#define mmROT0_QM_ARC_AUX_LBU_PROT_OVR 0x4E08428\n\n#define mmROT0_QM_ARC_AUX_LBU_MAX_OUTSTANDING 0x4E0842C\n\n#define mmROT0_QM_ARC_AUX_LBU_EARLY_BRESP_EN 0x4E08430\n\n#define mmROT0_QM_ARC_AUX_LBU_FORCE_RSP_OK 0x4E08434\n\n#define mmROT0_QM_ARC_AUX_LBU_NO_WR_INFLIGHT 0x4E0843C\n\n#define mmROT0_QM_ARC_AUX_LBU_SEI_INTR_ID 0x4E08440\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_0 0x4E08500\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_1 0x4E08504\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_2 0x4E08508\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_3 0x4E0850C\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_4 0x4E08510\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_5 0x4E08514\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_6 0x4E08518\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_BASE_ADDR_7 0x4E0851C\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_SIZE_0 0x4E08520\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_SIZE_1 0x4E08524\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_SIZE_2 0x4E08528\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_SIZE_3 0x4E0852C\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_SIZE_4 0x4E08530\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_SIZE_5 0x4E08534\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_SIZE_6 0x4E08538\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_SIZE_7 0x4E0853C\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PI_0 0x4E08540\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PI_1 0x4E08544\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PI_2 0x4E08548\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PI_3 0x4E0854C\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PI_4 0x4E08550\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PI_5 0x4E08554\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PI_6 0x4E08558\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PI_7 0x4E0855C\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_CI_0 0x4E08560\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_CI_1 0x4E08564\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_CI_2 0x4E08568\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_CI_3 0x4E0856C\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_CI_4 0x4E08570\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_CI_5 0x4E08574\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_CI_6 0x4E08578\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_CI_7 0x4E0857C\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_0 0x4E08580\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_1 0x4E08584\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_2 0x4E08588\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_3 0x4E0858C\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_4 0x4E08590\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_5 0x4E08594\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_6 0x4E08598\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_PUSH_REG_7 0x4E0859C\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_0 0x4E085A0\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_1 0x4E085A4\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_2 0x4E085A8\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_3 0x4E085AC\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_4 0x4E085B0\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_5 0x4E085B4\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_6 0x4E085B8\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_7 0x4E085BC\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_0 0x4E085C0\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_1 0x4E085C4\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_2 0x4E085C8\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_3 0x4E085CC\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_4 0x4E085D0\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_5 0x4E085D4\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_6 0x4E085D8\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_VALID_ENTRIES_7 0x4E085DC\n\n#define mmROT0_QM_ARC_AUX_GENERAL_Q_VLD_ENTRY_MASK 0x4E085E0\n\n#define mmROT0_QM_ARC_AUX_NIC_Q_VLD_ENTRY_MASK 0x4E085E4\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_DROP_EN 0x4E08620\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_WARN_MSG 0x4E08624\n\n#define mmROT0_QM_ARC_AUX_DCCM_QUEUE_ALERT_MSG 0x4E08628\n\n#define mmROT0_QM_ARC_AUX_DCCM_GEN_AXI_AWPROT 0x4E08630\n\n#define mmROT0_QM_ARC_AUX_DCCM_GEN_AXI_AWUSER 0x4E08634\n\n#define mmROT0_QM_ARC_AUX_DCCM_GEN_AXI_AWBURST 0x4E08638\n\n#define mmROT0_QM_ARC_AUX_DCCM_GEN_AXI_AWLOCK 0x4E0863C\n\n#define mmROT0_QM_ARC_AUX_DCCM_GEN_AXI_AWCACHE 0x4E08640\n\n#define mmROT0_QM_ARC_AUX_DCCM_WRR_ARB_WEIGHT 0x4E08644\n\n#define mmROT0_QM_ARC_AUX_DCCM_Q_PUSH_FIFO_FULL_CFG 0x4E08648\n\n#define mmROT0_QM_ARC_AUX_DCCM_Q_PUSH_FIFO_CNT 0x4E0864C\n\n#define mmROT0_QM_ARC_AUX_QMAN_CQ_IFIFO_SHADOW_CI 0x4E08650\n\n#define mmROT0_QM_ARC_AUX_QMAN_ARC_CQ_IFIFO_SHADOW_CI 0x4E08654\n\n#define mmROT0_QM_ARC_AUX_QMAN_CQ_SHADOW_CI 0x4E08658\n\n#define mmROT0_QM_ARC_AUX_QMAN_ARC_CQ_SHADOW_CI 0x4E0865C\n\n#define mmROT0_QM_ARC_AUX_AUX2APB_PROT 0x4E08700\n\n#define mmROT0_QM_ARC_AUX_LBW_FORK_WIN_EN 0x4E08704\n\n#define mmROT0_QM_ARC_AUX_QMAN_LBW_FORK_BASE_ADDR0 0x4E08708\n\n#define mmROT0_QM_ARC_AUX_QMAN_LBW_FORK_ADDR_MASK0 0x4E0870C\n\n#define mmROT0_QM_ARC_AUX_QMAN_LBW_FORK_BASE_ADDR1 0x4E08710\n\n#define mmROT0_QM_ARC_AUX_QMAN_LBW_FORK_ADDR_MASK1 0x4E08714\n\n#define mmROT0_QM_ARC_AUX_FARM_LBW_FORK_BASE_ADDR0 0x4E08718\n\n#define mmROT0_QM_ARC_AUX_FARM_LBW_FORK_ADDR_MASK0 0x4E0871C\n\n#define mmROT0_QM_ARC_AUX_FARM_LBW_FORK_BASE_ADDR1 0x4E08720\n\n#define mmROT0_QM_ARC_AUX_FARM_LBW_FORK_ADDR_MASK1 0x4E08724\n\n#define mmROT0_QM_ARC_AUX_LBW_APB_FORK_MAX_ADDR0 0x4E08728\n\n#define mmROT0_QM_ARC_AUX_LBW_APB_FORK_MAX_ADDR1 0x4E0872C\n\n#define mmROT0_QM_ARC_AUX_ARC_ACC_ENGS_LBW_FORK_MASK 0x4E08730\n\n#define mmROT0_QM_ARC_AUX_ARC_DUP_ENG_LBW_FORK_ADDR 0x4E08734\n\n#define mmROT0_QM_ARC_AUX_ARC_ACP_ENG_LBW_FORK_ADDR 0x4E08738\n\n#define mmROT0_QM_ARC_AUX_ARC_ACC_ENGS_VIRTUAL_ADDR 0x4E0873C\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_WIN_EN 0x4E08740\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_BASE_ADDR0_LSB 0x4E08750\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_BASE_ADDR0_MSB 0x4E08754\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_ADDR_MASK0_LSB 0x4E08758\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_ADDR_MASK0_MSB 0x4E0875C\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_BASE_ADDR1_LSB 0x4E08760\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_BASE_ADDR1_MSB 0x4E08764\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_ADDR_MASK1_LSB 0x4E08768\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_ADDR_MASK1_MSB 0x4E0876C\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_BASE_ADDR2_LSB 0x4E08770\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_BASE_ADDR2_MSB 0x4E08774\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_ADDR_MASK2_LSB 0x4E08778\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_ADDR_MASK2_MSB 0x4E0877C\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_BASE_ADDR3_LSB 0x4E08780\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_BASE_ADDR3_MSB 0x4E08784\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_ADDR_MASK3_LSB 0x4E08788\n\n#define mmROT0_QM_ARC_AUX_CBU_FORK_ADDR_MASK3_MSB 0x4E0878C\n\n#define mmROT0_QM_ARC_AUX_CBU_TRMINATE_ARADDR_LSB 0x4E08790\n\n#define mmROT0_QM_ARC_AUX_CBU_TRMINATE_ARADDR_MSB 0x4E08794\n\n#define mmROT0_QM_ARC_AUX_CFG_CBU_TERMINATE_BRESP 0x4E08798\n\n#define mmROT0_QM_ARC_AUX_CFG_CBU_TERMINATE_RRESP 0x4E0879C\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_0 0x4E08800\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_1 0x4E08804\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_2 0x4E08808\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_3 0x4E0880C\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_4 0x4E08810\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_5 0x4E08814\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_6 0x4E08818\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_7 0x4E0881C\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_8 0x4E08820\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_9 0x4E08824\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_10 0x4E08828\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_11 0x4E0882C\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_12 0x4E08830\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_13 0x4E08834\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_14 0x4E08838\n\n#define mmROT0_QM_ARC_AUX_ARC_REGION_CFG_15 0x4E0883C\n\n#define mmROT0_QM_ARC_AUX_DCCM_TRMINATE_AWADDR_ERR 0x4E08840\n\n#define mmROT0_QM_ARC_AUX_DCCM_TRMINATE_ARADDR_ERR 0x4E08844\n\n#define mmROT0_QM_ARC_AUX_CFG_DCCM_TERMINATE_BRESP 0x4E08848\n\n#define mmROT0_QM_ARC_AUX_CFG_DCCM_TERMINATE_RRESP 0x4E0884C\n\n#define mmROT0_QM_ARC_AUX_CFG_DCCM_TERMINATE_EN 0x4E08850\n\n#define mmROT0_QM_ARC_AUX_CFG_DCCM_SECURE_REGION 0x4E08854\n\n#define mmROT0_QM_ARC_AUX_ARC_AXI_ORDERING_WR_IF_CNT 0x4E08900\n\n#define mmROT0_QM_ARC_AUX_ARC_AXI_ORDERING_CTL 0x4E08904\n\n#define mmROT0_QM_ARC_AUX_ARC_AXI_ORDERING_ADDR_MSK 0x4E08908\n\n#define mmROT0_QM_ARC_AUX_ARC_AXI_ORDERING_ADDR 0x4E0890C\n\n#define mmROT0_QM_ARC_AUX_ARC_ACC_ENGS_BUSER 0x4E08910\n\n#define mmROT0_QM_ARC_AUX_MME_ARC_UPPER_DCCM_EN 0x4E08920\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}