do run.do
# ** Warning: (vlib-34) Library already exists at "test".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work test 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:47:43 on Jun 12,2024
# vlog -reportprogress 300 uart_master.sv -lint 
# -- Compiling module uart_master
# 
# Top level modules:
# 	uart_master
# End time: 21:47:43 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:47:43 on Jun 12,2024
# vlog -reportprogress 300 uart_slave.sv -lint 
# -- Compiling module uart_slave
# 
# Top level modules:
# 	uart_slave
# End time: 21:47:44 on Jun 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:47:44 on Jun 12,2024
# vlog -reportprogress 300 uart_top.sv -lint 
# -- Compiling module uart_slave
# -- Compiling module uart_master
# -- Compiling module uart_top
# ** Warning: uart_top.sv(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	uart_top
# End time: 21:47:44 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:47:44 on Jun 12,2024
# vlog -reportprogress 300 uvm_testbench.sv -lint 
# ** Note: (vlog-2286) uvm_testbench.sv(3): Using implicit +incdir+C:/questasim64_2023.3/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: uvm_testbench.sv(55): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling package uvm_testbench_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: uvm_testbench.sv(55): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling interface uart_interface
# -- Compiling module tb_uart_top
# 
# Top level modules:
# 	tb_uart_top
# End time: 21:47:45 on Jun 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Saving coverage database on exit...
# End time: 21:47:45 on Jun 12,2024, Elapsed time: 0:17:42
# Errors: 0, Warnings: 1
# vsim work.tb_uart_top 
# Start time: 21:47:45 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# End time: 21:47:59 on Jun 12,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_uart_top 
# Start time: 21:47:59 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_slave(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_master(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading work.uart_interface(fast__2)
# Loading work.uart_master(fast)
# Loading work.uart_slave(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: suggu  Hostname: REMOTELAB35  ProcessID: 10264
#           Attempting to use alternate WLF file "./wlftjh324s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjh324s
# End time: 21:48:12 on Jun 12,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 3
# vsim -coverage tb_uart_top -voptargs=""+cover=bcesfx"" 
# Start time: 21:48:12 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# End time: 21:48:20 on Jun 12,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 1
# vsim -vopt -coverage test.tb_uart_top -do "coverage save -onexit -directive -codeAll file; run -all" 
# Start time: 21:48:20 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# coverage save -onexit -directive -codeAll file
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test uart_test...
# UVM_INFO uvm_testbench.sv(79) @ 0: uvm_test_top.env.agent.seqr [sequencer] Inside Constructor!
# UVM_INFO uvm_testbench.sv(103) @ 0: uvm_test_top.env.agent.driv [Driver Class] Inside Constructor!
# UVM_INFO uvm_testbench.sv(175) @ 0: uvm_test_top.env.agent.mon [monitor] Inside monitor Constructor!
# UVM_INFO uvm_testbench.sv(108) @ 0: uvm_test_top.env.agent.driv [Driver Class] Build Phase!
# UVM_INFO uvm_testbench.sv(180) @ 0: uvm_test_top.env.agent.mon [sequencer] Build Phase!
# UVM_INFO uvm_testbench.sv(84) @ 0: uvm_test_top.env.agent.seqr [sequencer] Build Phase!
# UVM_INFO uvm_testbench.sv(118) @ 0: uvm_test_top.env.agent.driv [Driver Class] Connect Phase!
# UVM_INFO uvm_testbench.sv(192) @ 0: uvm_test_top.env.agent.mon [monitor Class] Connect Phase!
# UVM_INFO uvm_testbench.sv(89) @ 0: uvm_test_top.env.agent.seqr [sequencer] Connect Phase!
# UVM_INFO uvm_testbench.sv(369) @ 0: uvm_test_top [] --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               uart_test               -     @471 
#   env                      uart_env                -     @478 
#     agent                  uart_agent              -     @485 
#       cov                  uart_cov                -     @631 
#         analysis_imp       uvm_analysis_imp        -     @638 
#       driv                 uart_drv                -     @601 
#         rsp_port           uvm_analysis_port       -     @616 
#         seq_item_port      uvm_seq_item_pull_port  -     @608 
#       mon                  uart_monitor            -     @624 
#         monitor_port       uvm_analysis_port       -     @647 
#       seqr                 uart_seqr               -     @492 
#         rsp_export         uvm_analysis_export     -     @499 
#         seq_item_export    uvm_seq_item_pull_imp   -     @593 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
# --------------------------------------------------------------
# 
# UVM_INFO uvm_testbench.sv(60) @ 0: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(198) @ 0: uvm_test_top.env.agent.mon [monitor Class] Run Phase!
# UVM_INFO uvm_testbench.sv(123) @ 0: uvm_test_top.env.agent.driv [Driver Class] Run phase!
# UVM_INFO uvm_testbench.sv(218) @ 2604000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10111100 @ time:              2604000
# UVM_INFO uvm_testbench.sv(237) @ 2604000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 00001111 @ time:              2604000
# UVM_INFO uvm_testbench.sv(250) @ 57288000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 00001111 @ time:             57288000
# UVM_INFO uvm_testbench.sv(230) @ 57288000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10111100 @ time:             57288000
# UVM_INFO uvm_testbench.sv(231) @ 57288000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 57288000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 57288000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 75516000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11111001 @ time:             75516000
# UVM_INFO uvm_testbench.sv(237) @ 75516000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10011000 @ time:             75516000
# UVM_INFO uvm_testbench.sv(250) @ 130200000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10011000 @ time:            130200000
# UVM_INFO uvm_testbench.sv(230) @ 130200000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11111001 @ time:            130200000
# UVM_INFO uvm_testbench.sv(231) @ 130200000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 130200000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 130200000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 148428000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10010110 @ time:            148428000
# UVM_INFO uvm_testbench.sv(237) @ 148428000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01010001 @ time:            148428000
# UVM_INFO uvm_testbench.sv(250) @ 203112000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01010000 @ time:            203112000
# UVM_INFO uvm_testbench.sv(230) @ 203112000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10010011 @ time:            203112000
# UVM_INFO uvm_testbench.sv(231) @ 203112000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 203112000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 203112000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 221340000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10101011 @ time:            221340000
# UVM_INFO uvm_testbench.sv(237) @ 221340000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10011000 @ time:            221340000
# UVM_INFO uvm_testbench.sv(250) @ 276024000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10100001 @ time:            276024000
# UVM_INFO uvm_testbench.sv(230) @ 276024000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10001001 @ time:            276024000
# UVM_INFO uvm_testbench.sv(231) @ 276024000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 276024000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 276024000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(60) @ 283846000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(218) @ 294252000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 00101001 @ time:            294252000
# UVM_INFO uvm_testbench.sv(237) @ 294252000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10111000 @ time:            294252000
# UVM_INFO uvm_testbench.sv(250) @ 348936000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = zzzzzzzz @ time:            348936000
# UVM_INFO uvm_testbench.sv(230) @ 348936000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = zzzzzzzz @ time:            348936000
# UVM_INFO uvm_testbench.sv(231) @ 348936000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 348936000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 348936000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 367164000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11100110 @ time:            367164000
# UVM_INFO uvm_testbench.sv(237) @ 367164000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01010100 @ time:            367164000
# UVM_INFO uvm_testbench.sv(250) @ 421848000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01010100 @ time:            421848000
# UVM_INFO uvm_testbench.sv(230) @ 421848000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11100111 @ time:            421848000
# UVM_INFO uvm_testbench.sv(231) @ 421848000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 421848000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 421848000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 440076000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10110111 @ time:            440076000
# UVM_INFO uvm_testbench.sv(237) @ 440076000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10001110 @ time:            440076000
# UVM_INFO uvm_testbench.sv(250) @ 494760000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10000110 @ time:            494760000
# UVM_INFO uvm_testbench.sv(230) @ 494760000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10111100 @ time:            494760000
# UVM_INFO uvm_testbench.sv(231) @ 494760000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 494760000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 494760000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 512988000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 00111100 @ time:            512988000
# UVM_INFO uvm_testbench.sv(237) @ 512988000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11110110 @ time:            512988000
# UVM_INFO uvm_testbench.sv(250) @ 567672000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10000111 @ time:            567672000
# UVM_INFO uvm_testbench.sv(230) @ 567672000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01000000 @ time:            567672000
# UVM_INFO uvm_testbench.sv(231) @ 567672000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 567672000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 567672000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(60) @ 570286000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(218) @ 585900000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10101001 @ time:            585900000
# UVM_INFO uvm_testbench.sv(237) @ 585900000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10010010 @ time:            585900000
# UVM_INFO uvm_testbench.sv(250) @ 640584000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10010010 @ time:            640584000
# UVM_INFO uvm_testbench.sv(230) @ 640584000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10101001 @ time:            640584000
# UVM_INFO uvm_testbench.sv(231) @ 640584000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 640584000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 640584000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 658812000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11101000 @ time:            658812000
# UVM_INFO uvm_testbench.sv(237) @ 658812000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10100000 @ time:            658812000
# UVM_INFO uvm_testbench.sv(250) @ 713496000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10100011 @ time:            713496000
# UVM_INFO uvm_testbench.sv(230) @ 713496000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11101010 @ time:            713496000
# UVM_INFO uvm_testbench.sv(231) @ 713496000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 713496000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 713496000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 731724000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01110110 @ time:            731724000
# UVM_INFO uvm_testbench.sv(237) @ 731724000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01010011 @ time:            731724000
# UVM_INFO uvm_testbench.sv(250) @ 786408000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01011111 @ time:            786408000
# UVM_INFO uvm_testbench.sv(230) @ 786408000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01100000 @ time:            786408000
# UVM_INFO uvm_testbench.sv(231) @ 786408000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 786408000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 786408000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 804636000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01011011 @ time:            804636000
# UVM_INFO uvm_testbench.sv(237) @ 804636000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01111100 @ time:            804636000
# UVM_INFO uvm_testbench.sv(60) @ 856726000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(250) @ 859320000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01111100 @ time:            859320000
# UVM_INFO uvm_testbench.sv(230) @ 859320000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01011011 @ time:            859320000
# UVM_INFO uvm_testbench.sv(231) @ 859320000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 859320000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 859320000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 877548000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10011010 @ time:            877548000
# UVM_INFO uvm_testbench.sv(237) @ 877548000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11111100 @ time:            877548000
# UVM_INFO uvm_testbench.sv(250) @ 932232000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11111100 @ time:            932232000
# UVM_INFO uvm_testbench.sv(230) @ 932232000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10011010 @ time:            932232000
# UVM_INFO uvm_testbench.sv(231) @ 932232000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 932232000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 932232000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 950460000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01000100 @ time:            950460000
# UVM_INFO uvm_testbench.sv(237) @ 950460000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 00100100 @ time:            950460000
# UVM_INFO uvm_testbench.sv(250) @ 1005144000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 00100010 @ time:           1005144000
# UVM_INFO uvm_testbench.sv(230) @ 1005144000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01000010 @ time:           1005144000
# UVM_INFO uvm_testbench.sv(231) @ 1005144000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 1005144000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1005144000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 1023372000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11110010 @ time:           1023372000
# UVM_INFO uvm_testbench.sv(237) @ 1023372000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11111010 @ time:           1023372000
# UVM_INFO uvm_testbench.sv(250) @ 1078056000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11101001 @ time:           1078056000
# UVM_INFO uvm_testbench.sv(230) @ 1078056000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11001100 @ time:           1078056000
# UVM_INFO uvm_testbench.sv(231) @ 1078056000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 1078056000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1078056000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 1096284000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 00000111 @ time:           1096284000
# UVM_INFO uvm_testbench.sv(237) @ 1096284000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01100100 @ time:           1096284000
# UVM_INFO uvm_testbench.sv(60) @ 1143166000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(250) @ 1150968000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = zzzzzzzz @ time:           1150968000
# UVM_INFO uvm_testbench.sv(230) @ 1150968000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = zzzzzzzz @ time:           1150968000
# UVM_INFO uvm_testbench.sv(231) @ 1150968000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 1150968000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1150968000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 1169196000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01110010 @ time:           1169196000
# UVM_INFO uvm_testbench.sv(237) @ 1169196000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11001000 @ time:           1169196000
# UVM_INFO uvm_testbench.sv(250) @ 1223880000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11001001 @ time:           1223880000
# UVM_INFO uvm_testbench.sv(230) @ 1223880000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01110011 @ time:           1223880000
# UVM_INFO uvm_testbench.sv(231) @ 1223880000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 1223880000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1223880000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 1242108000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10001101 @ time:           1242108000
# UVM_INFO uvm_testbench.sv(237) @ 1242108000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10110111 @ time:           1242108000
# UVM_INFO uvm_testbench.sv(250) @ 1296792000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10111100 @ time:           1296792000
# UVM_INFO uvm_testbench.sv(230) @ 1296792000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10001111 @ time:           1296792000
# UVM_INFO uvm_testbench.sv(231) @ 1296792000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 1296792000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1296792000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 1315020000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01101111 @ time:           1315020000
# UVM_INFO uvm_testbench.sv(237) @ 1315020000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11011100 @ time:           1315020000
# UVM_INFO uvm_testbench.sv(250) @ 1369704000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10110100 @ time:           1369704000
# UVM_INFO uvm_testbench.sv(230) @ 1369704000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01111010 @ time:           1369704000
# UVM_INFO uvm_testbench.sv(231) @ 1369704000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(232) @ 1369704000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1369704000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(218) @ 1387932000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10101000 @ time:           1387932000
# UVM_INFO uvm_testbench.sv(237) @ 1387932000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11010101 @ time:           1387932000
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1429606000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  156
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# []   136
# [Driver Class]     4
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [monitor]     1
# [monitor Class]     2
# [pkt_sequence]     5
# [sequencer]     4
# ** Note: $finish    : C:/questasim64_2023.3/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1429606 ns  Iteration: 54  Instance: /tb_uart_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2023.3/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 2023.3 Coverage Utility 2023.07 Jul 17 2023
# Start time: 21:48:40 on Jun 12,2024
# vcover report -details -codeAll -html file 
# End time: 21:48:47 on Jun 12,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /uvm_testbench_sv_unit
# === Design Unit: work.uvm_testbench_sv_unit
# =================================================================================
# 
# Assertion Coverage:
#     Assertions                       1         1         0   100.00%
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /uvm_testbench_sv_unit/uart_pkt_sequence/body/#ublk#23636244#66/immed__68
#                      uvm_testbench.sv(68)               0          1
# 
# Covergroup Coverage:
#     Covergroups                      1        na        na    98.75%
#         Coverpoints/Crosses         10        na        na        na
#             Covergroup Bins         38        37         1    97.36%
# -----------------------------------------------------------------------------------------------------------------------------------
# Covergroup                                         RHS                           Metric       Goal       Bins    Status               
#                                                                                                                                    
# -----------------------------------------------------------------------------------------------------------------------------------
#  TYPE /uvm_testbench_sv_unit/uart_cov/cov_inst                                   98.75%        100          -    Uncovered            
#     covered/total bins:                                                              37         38          -                      
#     missing/total bins:                                                               1         38          -                      
#     % Hit:                                                                       97.36%        100          -                      
#     Coverpoint EN_RX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_RX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint DATA_TX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            4          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            3          1          -    Covered              
#         bin auto[224:255]                          224:255                            3          1          -    Covered              
#     Coverpoint DATA_TX2                                                          87.50%        100          -    Uncovered            
#         covered/total bins:                                                           7          8          -                      
#         missing/total bins:                                                           1          8          -                      
#         % Hit:                                                                   87.50%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              2          1          -    Covered              
#         bin auto[64:95]                            64:95                              2          1          -    Covered              
#         bin auto[96:127]                           96:127                             3          1          -    Covered              
#         bin auto[128:159]                          128:159                            3          1          -    Covered              
#         bin auto[160:191]                          160:191                            5          1          -    Covered              
#         bin auto[192:223]                          192:223                            0          1          -    ZERO                 
#         bin auto[224:255]                          224:255                            4          1          -    Covered              
#     Coverpoint DATA_RX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               2          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            2          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            2          1          -    Covered              
#         bin auto[224:255]                          224:255                            2          1          -    Covered              
#     Coverpoint DATA_RX2                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               2          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              1          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            1          1          -    Covered              
#         bin auto[160:191]                          160:191                            4          1          -    Covered              
#         bin auto[192:223]                          192:223                            1          1          -    Covered              
#         bin auto[224:255]                          224:255                            5          1          -    Covered              
#     Coverpoint U_rx_Done1                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
#     Coverpoint U_rx_Done2                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
# 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------------------------------------------
# Covergroup                                         RHS                           Metric       Goal       Bins    Status               
#                                                                                                                                    
# -----------------------------------------------------------------------------------------------------------------------------------
#  TYPE /uvm_testbench_sv_unit/uart_cov/cov_inst                                   98.75%        100          -    Uncovered            
#     covered/total bins:                                                              37         38          -                      
#     missing/total bins:                                                               1         38          -                      
#     % Hit:                                                                       97.36%        100          -                      
#     Coverpoint EN_RX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_RX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint DATA_TX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            4          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            3          1          -    Covered              
#         bin auto[224:255]                          224:255                            3          1          -    Covered              
#     Coverpoint DATA_TX2                                                          87.50%        100          -    Uncovered            
#         covered/total bins:                                                           7          8          -                      
#         missing/total bins:                                                           1          8          -                      
#         % Hit:                                                                   87.50%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              2          1          -    Covered              
#         bin auto[64:95]                            64:95                              2          1          -    Covered              
#         bin auto[96:127]                           96:127                             3          1          -    Covered              
#         bin auto[128:159]                          128:159                            3          1          -    Covered              
#         bin auto[160:191]                          160:191                            5          1          -    Covered              
#         bin auto[192:223]                          192:223                            0          1          -    ZERO                 
#         bin auto[224:255]                          224:255                            4          1          -    Covered              
#     Coverpoint DATA_RX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               2          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            2          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            2          1          -    Covered              
#         bin auto[224:255]                          224:255                            2          1          -    Covered              
#     Coverpoint DATA_RX2                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               2          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              1          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            1          1          -    Covered              
#         bin auto[160:191]                          160:191                            4          1          -    Covered              
#         bin auto[192:223]                          192:223                            1          1          -    Covered              
#         bin auto[224:255]                          224:255                            5          1          -    Covered              
#     Coverpoint U_rx_Done1                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
#     Coverpoint U_rx_Done2                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
# 
# TOTAL COVERGROUP COVERAGE: 98.75%  COVERGROUP TYPES: 1
# 
# ASSERTION RESULTS:
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /uvm_testbench_sv_unit/uart_pkt_sequence/body/#ublk#23636244#66/immed__68
#                      uvm_testbench.sv(68)               0          1
# 
# Total Coverage By Instance (filtered view): 99.37%
# 
# 
do run.do
# ** Warning: (vlib-34) Library already exists at "test".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work test 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:00:14 on Jun 12,2024
# vlog -reportprogress 300 uart_master.sv -lint 
# -- Compiling module uart_master
# 
# Top level modules:
# 	uart_master
# End time: 22:00:14 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:00:14 on Jun 12,2024
# vlog -reportprogress 300 uart_slave.sv -lint 
# -- Compiling module uart_slave
# 
# Top level modules:
# 	uart_slave
# End time: 22:00:15 on Jun 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:00:15 on Jun 12,2024
# vlog -reportprogress 300 uart_top.sv -lint 
# -- Compiling module uart_slave
# -- Compiling module uart_master
# -- Compiling module uart_top
# ** Warning: uart_top.sv(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	uart_top
# End time: 22:00:15 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:00:15 on Jun 12,2024
# vlog -reportprogress 300 uvm_testbench.sv -lint 
# ** Note: (vlog-2286) uvm_testbench.sv(3): Using implicit +incdir+C:/questasim64_2023.3/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: uvm_testbench.sv(55): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling package uvm_testbench_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: uvm_testbench.sv(55): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling interface uart_interface
# -- Compiling module tb_uart_top
# 
# Top level modules:
# 	tb_uart_top
# End time: 22:00:16 on Jun 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Saving coverage database on exit...
# End time: 22:00:16 on Jun 12,2024, Elapsed time: 0:11:56
# Errors: 0, Warnings: 1
# vsim work.tb_uart_top 
# Start time: 22:00:17 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# End time: 22:00:28 on Jun 12,2024, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_uart_top 
# Start time: 22:00:28 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_slave(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_master(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading work.uart_interface(fast__2)
# Loading work.uart_master(fast)
# Loading work.uart_slave(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: suggu  Hostname: REMOTELAB35  ProcessID: 10264
#           Attempting to use alternate WLF file "./wlftc0n3f4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc0n3f4
# End time: 22:00:40 on Jun 12,2024, Elapsed time: 0:00:12
# Errors: 0, Warnings: 3
# vsim -coverage tb_uart_top -voptargs=""+cover=bcesfx"" 
# Start time: 22:00:40 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# End time: 22:00:48 on Jun 12,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 1
# vsim -vopt -coverage test.tb_uart_top -do "coverage save -onexit -directive -codeAll file; run -all" 
# Start time: 22:00:48 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# coverage save -onexit -directive -codeAll file
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test uart_test...
# UVM_INFO uvm_testbench.sv(79) @ 0: uvm_test_top.env.agent.seqr [sequencer] Inside Constructor!
# UVM_INFO uvm_testbench.sv(103) @ 0: uvm_test_top.env.agent.driv [Driver Class] Inside Constructor!
# UVM_INFO uvm_testbench.sv(176) @ 0: uvm_test_top.env.agent.mon [monitor] Inside monitor Constructor!
# UVM_INFO uvm_testbench.sv(108) @ 0: uvm_test_top.env.agent.driv [Driver Class] Build Phase!
# UVM_INFO uvm_testbench.sv(181) @ 0: uvm_test_top.env.agent.mon [sequencer] Build Phase!
# UVM_INFO uvm_testbench.sv(84) @ 0: uvm_test_top.env.agent.seqr [sequencer] Build Phase!
# UVM_INFO uvm_testbench.sv(118) @ 0: uvm_test_top.env.agent.driv [Driver Class] Connect Phase!
# UVM_INFO uvm_testbench.sv(193) @ 0: uvm_test_top.env.agent.mon [monitor Class] Connect Phase!
# UVM_INFO uvm_testbench.sv(89) @ 0: uvm_test_top.env.agent.seqr [sequencer] Connect Phase!
# UVM_INFO uvm_testbench.sv(370) @ 0: uvm_test_top [] --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               uart_test               -     @471 
#   env                      uart_env                -     @478 
#     agent                  uart_agent              -     @485 
#       cov                  uart_cov                -     @631 
#         analysis_imp       uvm_analysis_imp        -     @638 
#       driv                 uart_drv                -     @601 
#         rsp_port           uvm_analysis_port       -     @616 
#         seq_item_port      uvm_seq_item_pull_port  -     @608 
#       mon                  uart_monitor            -     @624 
#         monitor_port       uvm_analysis_port       -     @647 
#       seqr                 uart_seqr               -     @492 
#         rsp_export         uvm_analysis_export     -     @499 
#         seq_item_export    uvm_seq_item_pull_imp   -     @593 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
# --------------------------------------------------------------
# 
# UVM_INFO uvm_testbench.sv(60) @ 0: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(199) @ 0: uvm_test_top.env.agent.mon [monitor Class] Run Phase!
# UVM_INFO uvm_testbench.sv(123) @ 0: uvm_test_top.env.agent.driv [Driver Class] Run phase!
# UVM_INFO uvm_testbench.sv(132) @ 2604000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(219) @ 2604000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10111100 @ time:              2604000
# UVM_INFO uvm_testbench.sv(238) @ 2604000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 00001111 @ time:              2604000
# UVM_INFO uvm_testbench.sv(251) @ 57288000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 00001111 @ time:             57288000
# UVM_INFO uvm_testbench.sv(231) @ 57288000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10111100 @ time:             57288000
# UVM_INFO uvm_testbench.sv(232) @ 57288000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 57288000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 57288000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(132) @ 59892000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(219) @ 75516000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11111001 @ time:             75516000
# UVM_INFO uvm_testbench.sv(238) @ 75516000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10011000 @ time:             75516000
# UVM_INFO uvm_testbench.sv(132) @ 117180000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 130200000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10011000 @ time:            130200000
# UVM_INFO uvm_testbench.sv(231) @ 130200000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11111001 @ time:            130200000
# UVM_INFO uvm_testbench.sv(232) @ 130200000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 130200000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 130200000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 148428000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10010110 @ time:            148428000
# UVM_INFO uvm_testbench.sv(238) @ 148428000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01010001 @ time:            148428000
# UVM_INFO uvm_testbench.sv(132) @ 174468000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 203112000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01010000 @ time:            203112000
# UVM_INFO uvm_testbench.sv(231) @ 203112000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10010011 @ time:            203112000
# UVM_INFO uvm_testbench.sv(232) @ 203112000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 203112000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 203112000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 221340000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10101011 @ time:            221340000
# UVM_INFO uvm_testbench.sv(238) @ 221340000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10011000 @ time:            221340000
# UVM_INFO uvm_testbench.sv(132) @ 231756000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 276024000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10100001 @ time:            276024000
# UVM_INFO uvm_testbench.sv(231) @ 276024000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10001001 @ time:            276024000
# UVM_INFO uvm_testbench.sv(232) @ 276024000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 276024000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 276024000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(60) @ 283846000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(132) @ 289044000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(219) @ 294252000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 00101001 @ time:            294252000
# UVM_INFO uvm_testbench.sv(238) @ 294252000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10111000 @ time:            294252000
# UVM_INFO uvm_testbench.sv(132) @ 346332000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 348936000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = zzzzzzzz @ time:            348936000
# UVM_INFO uvm_testbench.sv(231) @ 348936000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = zzzzzzzz @ time:            348936000
# UVM_INFO uvm_testbench.sv(232) @ 348936000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 348936000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 348936000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 367164000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11100110 @ time:            367164000
# UVM_INFO uvm_testbench.sv(238) @ 367164000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01010100 @ time:            367164000
# UVM_INFO uvm_testbench.sv(132) @ 403620000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 421848000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01010100 @ time:            421848000
# UVM_INFO uvm_testbench.sv(231) @ 421848000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11100111 @ time:            421848000
# UVM_INFO uvm_testbench.sv(232) @ 421848000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 421848000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 421848000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 440076000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10110111 @ time:            440076000
# UVM_INFO uvm_testbench.sv(238) @ 440076000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10001110 @ time:            440076000
# UVM_INFO uvm_testbench.sv(132) @ 460908000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 494760000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10000110 @ time:            494760000
# UVM_INFO uvm_testbench.sv(231) @ 494760000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10111100 @ time:            494760000
# UVM_INFO uvm_testbench.sv(232) @ 494760000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 494760000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 494760000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 512988000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 00111100 @ time:            512988000
# UVM_INFO uvm_testbench.sv(238) @ 512988000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11110110 @ time:            512988000
# UVM_INFO uvm_testbench.sv(132) @ 518196000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 567672000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10000111 @ time:            567672000
# UVM_INFO uvm_testbench.sv(231) @ 567672000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01000000 @ time:            567672000
# UVM_INFO uvm_testbench.sv(232) @ 567672000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 567672000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 567672000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(60) @ 570286000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(132) @ 575484000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(219) @ 585900000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10101001 @ time:            585900000
# UVM_INFO uvm_testbench.sv(238) @ 585900000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10010010 @ time:            585900000
# UVM_INFO uvm_testbench.sv(132) @ 632772000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 640584000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10010010 @ time:            640584000
# UVM_INFO uvm_testbench.sv(231) @ 640584000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10101001 @ time:            640584000
# UVM_INFO uvm_testbench.sv(232) @ 640584000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 640584000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 640584000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 658812000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11101000 @ time:            658812000
# UVM_INFO uvm_testbench.sv(238) @ 658812000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10100000 @ time:            658812000
# UVM_INFO uvm_testbench.sv(132) @ 690060000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 713496000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10100011 @ time:            713496000
# UVM_INFO uvm_testbench.sv(231) @ 713496000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11101010 @ time:            713496000
# UVM_INFO uvm_testbench.sv(232) @ 713496000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 713496000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 713496000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 731724000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01110110 @ time:            731724000
# UVM_INFO uvm_testbench.sv(238) @ 731724000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01010011 @ time:            731724000
# UVM_INFO uvm_testbench.sv(132) @ 747348000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 786408000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01011111 @ time:            786408000
# UVM_INFO uvm_testbench.sv(231) @ 786408000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01100000 @ time:            786408000
# UVM_INFO uvm_testbench.sv(232) @ 786408000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 786408000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 786408000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(132) @ 804636000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(219) @ 804636000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01011011 @ time:            804636000
# UVM_INFO uvm_testbench.sv(238) @ 804636000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01111100 @ time:            804636000
# UVM_INFO uvm_testbench.sv(60) @ 856726000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(251) @ 859320000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01111100 @ time:            859320000
# UVM_INFO uvm_testbench.sv(231) @ 859320000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01011011 @ time:            859320000
# UVM_INFO uvm_testbench.sv(232) @ 859320000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 859320000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 859320000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(132) @ 861924000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(219) @ 877548000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10011010 @ time:            877548000
# UVM_INFO uvm_testbench.sv(238) @ 877548000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11111100 @ time:            877548000
# UVM_INFO uvm_testbench.sv(132) @ 919212000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 932232000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11111100 @ time:            932232000
# UVM_INFO uvm_testbench.sv(231) @ 932232000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10011010 @ time:            932232000
# UVM_INFO uvm_testbench.sv(232) @ 932232000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 932232000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 932232000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 950460000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01000100 @ time:            950460000
# UVM_INFO uvm_testbench.sv(238) @ 950460000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 00100100 @ time:            950460000
# UVM_INFO uvm_testbench.sv(132) @ 976500000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 1005144000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 00100010 @ time:           1005144000
# UVM_INFO uvm_testbench.sv(231) @ 1005144000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01000010 @ time:           1005144000
# UVM_INFO uvm_testbench.sv(232) @ 1005144000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1005144000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 1005144000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 1023372000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11110010 @ time:           1023372000
# UVM_INFO uvm_testbench.sv(238) @ 1023372000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11111010 @ time:           1023372000
# UVM_INFO uvm_testbench.sv(132) @ 1033788000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 1078056000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11101001 @ time:           1078056000
# UVM_INFO uvm_testbench.sv(231) @ 1078056000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11001100 @ time:           1078056000
# UVM_INFO uvm_testbench.sv(232) @ 1078056000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1078056000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 1078056000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(132) @ 1091076000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(219) @ 1096284000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 00000111 @ time:           1096284000
# UVM_INFO uvm_testbench.sv(238) @ 1096284000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01100100 @ time:           1096284000
# UVM_INFO uvm_testbench.sv(60) @ 1143166000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(132) @ 1148364000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 1150968000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = zzzzzzzz @ time:           1150968000
# UVM_INFO uvm_testbench.sv(231) @ 1150968000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = zzzzzzzz @ time:           1150968000
# UVM_INFO uvm_testbench.sv(232) @ 1150968000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1150968000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 1150968000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 1169196000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01110010 @ time:           1169196000
# UVM_INFO uvm_testbench.sv(238) @ 1169196000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11001000 @ time:           1169196000
# UVM_INFO uvm_testbench.sv(132) @ 1205652000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 1223880000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11001001 @ time:           1223880000
# UVM_INFO uvm_testbench.sv(231) @ 1223880000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01110011 @ time:           1223880000
# UVM_INFO uvm_testbench.sv(232) @ 1223880000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1223880000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 1223880000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 1242108000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10001101 @ time:           1242108000
# UVM_INFO uvm_testbench.sv(238) @ 1242108000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10110111 @ time:           1242108000
# UVM_INFO uvm_testbench.sv(132) @ 1262940000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 1296792000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10111100 @ time:           1296792000
# UVM_INFO uvm_testbench.sv(231) @ 1296792000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10001111 @ time:           1296792000
# UVM_INFO uvm_testbench.sv(232) @ 1296792000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1296792000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 1296792000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 1315020000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01101111 @ time:           1315020000
# UVM_INFO uvm_testbench.sv(238) @ 1315020000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11011100 @ time:           1315020000
# UVM_INFO uvm_testbench.sv(132) @ 1320228000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(251) @ 1369704000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10110100 @ time:           1369704000
# UVM_INFO uvm_testbench.sv(231) @ 1369704000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01111010 @ time:           1369704000
# UVM_INFO uvm_testbench.sv(232) @ 1369704000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1369704000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 1369704000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(132) @ 1377516000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(219) @ 1387932000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10101000 @ time:           1387932000
# UVM_INFO uvm_testbench.sv(238) @ 1387932000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11010101 @ time:           1387932000
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1429606000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  181
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# []   136
# [Driver Class]     4
# [ERROR]    25
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [monitor]     1
# [monitor Class]     2
# [pkt_sequence]     5
# [sequencer]     4
# ** Note: $finish    : C:/questasim64_2023.3/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1429606 ns  Iteration: 54  Instance: /tb_uart_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2023.3/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 2023.3 Coverage Utility 2023.07 Jul 17 2023
# Start time: 22:01:17 on Jun 12,2024
# vcover report -details -codeAll -html file 
# End time: 22:01:25 on Jun 12,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /uvm_testbench_sv_unit
# === Design Unit: work.uvm_testbench_sv_unit
# =================================================================================
# 
# Assertion Coverage:
#     Assertions                       1         1         0   100.00%
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /uvm_testbench_sv_unit/uart_pkt_sequence/body/#ublk#23636244#66/immed__68
#                      uvm_testbench.sv(68)               0          1
# 
# Covergroup Coverage:
#     Covergroups                      1        na        na    98.75%
#         Coverpoints/Crosses         10        na        na        na
#             Covergroup Bins         38        37         1    97.36%
# -----------------------------------------------------------------------------------------------------------------------------------
# Covergroup                                         RHS                           Metric       Goal       Bins    Status               
#                                                                                                                                    
# -----------------------------------------------------------------------------------------------------------------------------------
#  TYPE /uvm_testbench_sv_unit/uart_cov/cov_inst                                   98.75%        100          -    Uncovered            
#     covered/total bins:                                                              37         38          -                      
#     missing/total bins:                                                               1         38          -                      
#     % Hit:                                                                       97.36%        100          -                      
#     Coverpoint EN_RX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_RX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint DATA_TX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            4          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            3          1          -    Covered              
#         bin auto[224:255]                          224:255                            3          1          -    Covered              
#     Coverpoint DATA_TX2                                                          87.50%        100          -    Uncovered            
#         covered/total bins:                                                           7          8          -                      
#         missing/total bins:                                                           1          8          -                      
#         % Hit:                                                                   87.50%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              2          1          -    Covered              
#         bin auto[64:95]                            64:95                              2          1          -    Covered              
#         bin auto[96:127]                           96:127                             3          1          -    Covered              
#         bin auto[128:159]                          128:159                            3          1          -    Covered              
#         bin auto[160:191]                          160:191                            5          1          -    Covered              
#         bin auto[192:223]                          192:223                            0          1          -    ZERO                 
#         bin auto[224:255]                          224:255                            4          1          -    Covered              
#     Coverpoint DATA_RX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               2          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            2          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            2          1          -    Covered              
#         bin auto[224:255]                          224:255                            2          1          -    Covered              
#     Coverpoint DATA_RX2                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               2          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              1          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            1          1          -    Covered              
#         bin auto[160:191]                          160:191                            4          1          -    Covered              
#         bin auto[192:223]                          192:223                            1          1          -    Covered              
#         bin auto[224:255]                          224:255                            5          1          -    Covered              
#     Coverpoint U_rx_Done1                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
#     Coverpoint U_rx_Done2                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
# 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------------------------------------------
# Covergroup                                         RHS                           Metric       Goal       Bins    Status               
#                                                                                                                                    
# -----------------------------------------------------------------------------------------------------------------------------------
#  TYPE /uvm_testbench_sv_unit/uart_cov/cov_inst                                   98.75%        100          -    Uncovered            
#     covered/total bins:                                                              37         38          -                      
#     missing/total bins:                                                               1         38          -                      
#     % Hit:                                                                       97.36%        100          -                      
#     Coverpoint EN_RX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_RX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint DATA_TX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            4          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            3          1          -    Covered              
#         bin auto[224:255]                          224:255                            3          1          -    Covered              
#     Coverpoint DATA_TX2                                                          87.50%        100          -    Uncovered            
#         covered/total bins:                                                           7          8          -                      
#         missing/total bins:                                                           1          8          -                      
#         % Hit:                                                                   87.50%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              2          1          -    Covered              
#         bin auto[64:95]                            64:95                              2          1          -    Covered              
#         bin auto[96:127]                           96:127                             3          1          -    Covered              
#         bin auto[128:159]                          128:159                            3          1          -    Covered              
#         bin auto[160:191]                          160:191                            5          1          -    Covered              
#         bin auto[192:223]                          192:223                            0          1          -    ZERO                 
#         bin auto[224:255]                          224:255                            4          1          -    Covered              
#     Coverpoint DATA_RX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               2          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            2          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            2          1          -    Covered              
#         bin auto[224:255]                          224:255                            2          1          -    Covered              
#     Coverpoint DATA_RX2                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               2          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              1          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            1          1          -    Covered              
#         bin auto[160:191]                          160:191                            4          1          -    Covered              
#         bin auto[192:223]                          192:223                            1          1          -    Covered              
#         bin auto[224:255]                          224:255                            5          1          -    Covered              
#     Coverpoint U_rx_Done1                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
#     Coverpoint U_rx_Done2                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
# 
# TOTAL COVERGROUP COVERAGE: 98.75%  COVERGROUP TYPES: 1
# 
# ASSERTION RESULTS:
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /uvm_testbench_sv_unit/uart_pkt_sequence/body/#ublk#23636244#66/immed__68
#                      uvm_testbench.sv(68)               0          1
# 
# Total Coverage By Instance (filtered view): 99.37%
# 
# 
do run.do
# ** Warning: (vlib-34) Library already exists at "test".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work test 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:02:42 on Jun 12,2024
# vlog -reportprogress 300 uart_master.sv -lint 
# -- Compiling module uart_master
# 
# Top level modules:
# 	uart_master
# End time: 22:02:42 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:02:42 on Jun 12,2024
# vlog -reportprogress 300 uart_slave.sv -lint 
# -- Compiling module uart_slave
# 
# Top level modules:
# 	uart_slave
# End time: 22:02:42 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:02:42 on Jun 12,2024
# vlog -reportprogress 300 uart_top.sv -lint 
# -- Compiling module uart_slave
# -- Compiling module uart_master
# -- Compiling module uart_top
# ** Warning: uart_top.sv(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	uart_top
# End time: 22:02:43 on Jun 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:02:43 on Jun 12,2024
# vlog -reportprogress 300 uvm_testbench.sv -lint 
# ** Note: (vlog-2286) uvm_testbench.sv(3): Using implicit +incdir+C:/questasim64_2023.3/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: uvm_testbench.sv(55): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling package uvm_testbench_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: uvm_testbench.sv(55): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling interface uart_interface
# -- Compiling module tb_uart_top
# 
# Top level modules:
# 	tb_uart_top
# End time: 22:02:44 on Jun 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Saving coverage database on exit...
# End time: 22:02:45 on Jun 12,2024, Elapsed time: 0:01:57
# Errors: 0, Warnings: 1
# vsim work.tb_uart_top 
# Start time: 22:02:45 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# End time: 22:02:56 on Jun 12,2024, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_uart_top 
# Start time: 22:02:56 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_slave(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_master(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading work.uart_interface(fast__2)
# Loading work.uart_master(fast)
# Loading work.uart_slave(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: suggu  Hostname: REMOTELAB35  ProcessID: 10264
#           Attempting to use alternate WLF file "./wlftci23rs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftci23rs
# End time: 22:03:08 on Jun 12,2024, Elapsed time: 0:00:12
# Errors: 0, Warnings: 3
# vsim -coverage tb_uart_top -voptargs=""+cover=bcesfx"" 
# Start time: 22:03:08 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# End time: 22:03:17 on Jun 12,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
# vsim -vopt -coverage test.tb_uart_top -do "coverage save -onexit -directive -codeAll file; run -all" 
# Start time: 22:03:17 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# coverage save -onexit -directive -codeAll file
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test uart_test...
# UVM_INFO uvm_testbench.sv(79) @ 0: uvm_test_top.env.agent.seqr [sequencer] Inside Constructor!
# UVM_INFO uvm_testbench.sv(103) @ 0: uvm_test_top.env.agent.driv [Driver Class] Inside Constructor!
# UVM_INFO uvm_testbench.sv(176) @ 0: uvm_test_top.env.agent.mon [monitor] Inside monitor Constructor!
# UVM_INFO uvm_testbench.sv(108) @ 0: uvm_test_top.env.agent.driv [Driver Class] Build Phase!
# UVM_INFO uvm_testbench.sv(181) @ 0: uvm_test_top.env.agent.mon [sequencer] Build Phase!
# UVM_INFO uvm_testbench.sv(84) @ 0: uvm_test_top.env.agent.seqr [sequencer] Build Phase!
# UVM_INFO uvm_testbench.sv(118) @ 0: uvm_test_top.env.agent.driv [Driver Class] Connect Phase!
# UVM_INFO uvm_testbench.sv(193) @ 0: uvm_test_top.env.agent.mon [monitor Class] Connect Phase!
# UVM_INFO uvm_testbench.sv(89) @ 0: uvm_test_top.env.agent.seqr [sequencer] Connect Phase!
# UVM_INFO uvm_testbench.sv(370) @ 0: uvm_test_top [] --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               uart_test               -     @471 
#   env                      uart_env                -     @478 
#     agent                  uart_agent              -     @485 
#       cov                  uart_cov                -     @631 
#         analysis_imp       uvm_analysis_imp        -     @638 
#       driv                 uart_drv                -     @601 
#         rsp_port           uvm_analysis_port       -     @616 
#         seq_item_port      uvm_seq_item_pull_port  -     @608 
#       mon                  uart_monitor            -     @624 
#         monitor_port       uvm_analysis_port       -     @647 
#       seqr                 uart_seqr               -     @492 
#         rsp_export         uvm_analysis_export     -     @499 
#         seq_item_export    uvm_seq_item_pull_imp   -     @593 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
# --------------------------------------------------------------
# 
# UVM_INFO uvm_testbench.sv(60) @ 0: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(199) @ 0: uvm_test_top.env.agent.mon [monitor Class] Run Phase!
# UVM_INFO uvm_testbench.sv(123) @ 0: uvm_test_top.env.agent.driv [Driver Class] Run phase!
# UVM_INFO uvm_testbench.sv(219) @ 2604000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10111100 @ time:              2604000
# UVM_INFO uvm_testbench.sv(238) @ 2604000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 00001111 @ time:              2604000
# UVM_INFO uvm_testbench.sv(251) @ 57288000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 00001111 @ time:             57288000
# UVM_INFO uvm_testbench.sv(231) @ 57288000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10111100 @ time:             57288000
# UVM_INFO uvm_testbench.sv(232) @ 57288000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 57288000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 57288000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 75516000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11111001 @ time:             75516000
# UVM_INFO uvm_testbench.sv(238) @ 75516000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10011000 @ time:             75516000
# UVM_INFO uvm_testbench.sv(251) @ 130200000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10011000 @ time:            130200000
# UVM_INFO uvm_testbench.sv(231) @ 130200000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11111001 @ time:            130200000
# UVM_INFO uvm_testbench.sv(232) @ 130200000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 130200000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 130200000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 148428000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10010110 @ time:            148428000
# UVM_INFO uvm_testbench.sv(238) @ 148428000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01010001 @ time:            148428000
# UVM_INFO uvm_testbench.sv(251) @ 203112000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01010000 @ time:            203112000
# UVM_INFO uvm_testbench.sv(231) @ 203112000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10010011 @ time:            203112000
# UVM_INFO uvm_testbench.sv(232) @ 203112000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 203112000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 203112000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 221340000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10101011 @ time:            221340000
# UVM_INFO uvm_testbench.sv(238) @ 221340000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10011000 @ time:            221340000
# UVM_INFO uvm_testbench.sv(251) @ 276024000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10100001 @ time:            276024000
# UVM_INFO uvm_testbench.sv(231) @ 276024000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10001001 @ time:            276024000
# UVM_INFO uvm_testbench.sv(232) @ 276024000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 276024000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 276024000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(60) @ 283846000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(219) @ 294252000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 00101001 @ time:            294252000
# UVM_INFO uvm_testbench.sv(238) @ 294252000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10111000 @ time:            294252000
# UVM_INFO uvm_testbench.sv(251) @ 348936000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = zzzzzzzz @ time:            348936000
# UVM_INFO uvm_testbench.sv(231) @ 348936000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = zzzzzzzz @ time:            348936000
# UVM_INFO uvm_testbench.sv(232) @ 348936000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 348936000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 348936000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 367164000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11100110 @ time:            367164000
# UVM_INFO uvm_testbench.sv(238) @ 367164000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01010100 @ time:            367164000
# UVM_INFO uvm_testbench.sv(251) @ 421848000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01010100 @ time:            421848000
# UVM_INFO uvm_testbench.sv(231) @ 421848000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11100111 @ time:            421848000
# UVM_INFO uvm_testbench.sv(232) @ 421848000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 421848000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 421848000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 440076000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10110111 @ time:            440076000
# UVM_INFO uvm_testbench.sv(238) @ 440076000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10001110 @ time:            440076000
# UVM_INFO uvm_testbench.sv(251) @ 494760000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10000110 @ time:            494760000
# UVM_INFO uvm_testbench.sv(231) @ 494760000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10111100 @ time:            494760000
# UVM_INFO uvm_testbench.sv(232) @ 494760000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 494760000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 494760000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 512988000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 00111100 @ time:            512988000
# UVM_INFO uvm_testbench.sv(238) @ 512988000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11110110 @ time:            512988000
# UVM_INFO uvm_testbench.sv(251) @ 567672000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10000111 @ time:            567672000
# UVM_INFO uvm_testbench.sv(231) @ 567672000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01000000 @ time:            567672000
# UVM_INFO uvm_testbench.sv(232) @ 567672000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 567672000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 567672000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(60) @ 570286000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(219) @ 585900000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10101001 @ time:            585900000
# UVM_INFO uvm_testbench.sv(238) @ 585900000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10010010 @ time:            585900000
# UVM_INFO uvm_testbench.sv(251) @ 640584000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10010010 @ time:            640584000
# UVM_INFO uvm_testbench.sv(231) @ 640584000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10101001 @ time:            640584000
# UVM_INFO uvm_testbench.sv(232) @ 640584000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 640584000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 640584000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 658812000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11101000 @ time:            658812000
# UVM_INFO uvm_testbench.sv(238) @ 658812000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10100000 @ time:            658812000
# UVM_INFO uvm_testbench.sv(251) @ 713496000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10100011 @ time:            713496000
# UVM_INFO uvm_testbench.sv(231) @ 713496000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11101010 @ time:            713496000
# UVM_INFO uvm_testbench.sv(232) @ 713496000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 713496000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 713496000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 731724000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01110110 @ time:            731724000
# UVM_INFO uvm_testbench.sv(238) @ 731724000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01010011 @ time:            731724000
# UVM_INFO uvm_testbench.sv(251) @ 786408000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01011111 @ time:            786408000
# UVM_INFO uvm_testbench.sv(231) @ 786408000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01100000 @ time:            786408000
# UVM_INFO uvm_testbench.sv(232) @ 786408000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 786408000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 786408000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 804636000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01011011 @ time:            804636000
# UVM_INFO uvm_testbench.sv(238) @ 804636000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01111100 @ time:            804636000
# UVM_INFO uvm_testbench.sv(60) @ 856726000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(251) @ 859320000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01111100 @ time:            859320000
# UVM_INFO uvm_testbench.sv(231) @ 859320000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01011011 @ time:            859320000
# UVM_INFO uvm_testbench.sv(232) @ 859320000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 859320000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 859320000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 877548000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10011010 @ time:            877548000
# UVM_INFO uvm_testbench.sv(238) @ 877548000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11111100 @ time:            877548000
# UVM_INFO uvm_testbench.sv(251) @ 932232000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11111100 @ time:            932232000
# UVM_INFO uvm_testbench.sv(231) @ 932232000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10011010 @ time:            932232000
# UVM_INFO uvm_testbench.sv(232) @ 932232000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 932232000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 932232000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 950460000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01000100 @ time:            950460000
# UVM_INFO uvm_testbench.sv(238) @ 950460000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 00100100 @ time:            950460000
# UVM_INFO uvm_testbench.sv(251) @ 1005144000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 00100010 @ time:           1005144000
# UVM_INFO uvm_testbench.sv(231) @ 1005144000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01000010 @ time:           1005144000
# UVM_INFO uvm_testbench.sv(232) @ 1005144000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1005144000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 1005144000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 1023372000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11110010 @ time:           1023372000
# UVM_INFO uvm_testbench.sv(238) @ 1023372000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11111010 @ time:           1023372000
# UVM_INFO uvm_testbench.sv(251) @ 1078056000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11101001 @ time:           1078056000
# UVM_INFO uvm_testbench.sv(231) @ 1078056000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11001100 @ time:           1078056000
# UVM_INFO uvm_testbench.sv(232) @ 1078056000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1078056000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 1078056000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 1096284000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 00000111 @ time:           1096284000
# UVM_INFO uvm_testbench.sv(238) @ 1096284000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01100100 @ time:           1096284000
# UVM_INFO uvm_testbench.sv(60) @ 1143166000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(251) @ 1150968000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = zzzzzzzz @ time:           1150968000
# UVM_INFO uvm_testbench.sv(231) @ 1150968000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = zzzzzzzz @ time:           1150968000
# UVM_INFO uvm_testbench.sv(232) @ 1150968000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1150968000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 1150968000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 1169196000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01110010 @ time:           1169196000
# UVM_INFO uvm_testbench.sv(238) @ 1169196000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11001000 @ time:           1169196000
# UVM_INFO uvm_testbench.sv(251) @ 1223880000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11001001 @ time:           1223880000
# UVM_INFO uvm_testbench.sv(231) @ 1223880000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01110011 @ time:           1223880000
# UVM_INFO uvm_testbench.sv(232) @ 1223880000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1223880000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 1223880000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 1242108000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10001101 @ time:           1242108000
# UVM_INFO uvm_testbench.sv(238) @ 1242108000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10110111 @ time:           1242108000
# UVM_INFO uvm_testbench.sv(251) @ 1296792000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10111100 @ time:           1296792000
# UVM_INFO uvm_testbench.sv(231) @ 1296792000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10001111 @ time:           1296792000
# UVM_INFO uvm_testbench.sv(232) @ 1296792000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1296792000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 1296792000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 1315020000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01101111 @ time:           1315020000
# UVM_INFO uvm_testbench.sv(238) @ 1315020000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11011100 @ time:           1315020000
# UVM_INFO uvm_testbench.sv(251) @ 1369704000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10110100 @ time:           1369704000
# UVM_INFO uvm_testbench.sv(231) @ 1369704000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01111010 @ time:           1369704000
# UVM_INFO uvm_testbench.sv(232) @ 1369704000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(233) @ 1369704000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(234) @ 1369704000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(219) @ 1387932000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10101000 @ time:           1387932000
# UVM_INFO uvm_testbench.sv(238) @ 1387932000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11010101 @ time:           1387932000
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1429606000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  156
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# []   136
# [Driver Class]     4
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [monitor]     1
# [monitor Class]     2
# [pkt_sequence]     5
# [sequencer]     4
# ** Note: $finish    : C:/questasim64_2023.3/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1429606 ns  Iteration: 54  Instance: /tb_uart_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2023.3/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 2023.3 Coverage Utility 2023.07 Jul 17 2023
# Start time: 22:03:40 on Jun 12,2024
# vcover report -details -codeAll -html file 
# End time: 22:03:46 on Jun 12,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /uvm_testbench_sv_unit
# === Design Unit: work.uvm_testbench_sv_unit
# =================================================================================
# 
# Assertion Coverage:
#     Assertions                       1         1         0   100.00%
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /uvm_testbench_sv_unit/uart_pkt_sequence/body/#ublk#23636244#66/immed__68
#                      uvm_testbench.sv(68)               0          1
# 
# Covergroup Coverage:
#     Covergroups                      1        na        na    98.75%
#         Coverpoints/Crosses         10        na        na        na
#             Covergroup Bins         38        37         1    97.36%
# -----------------------------------------------------------------------------------------------------------------------------------
# Covergroup                                         RHS                           Metric       Goal       Bins    Status               
#                                                                                                                                    
# -----------------------------------------------------------------------------------------------------------------------------------
#  TYPE /uvm_testbench_sv_unit/uart_cov/cov_inst                                   98.75%        100          -    Uncovered            
#     covered/total bins:                                                              37         38          -                      
#     missing/total bins:                                                               1         38          -                      
#     % Hit:                                                                       97.36%        100          -                      
#     Coverpoint EN_RX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_RX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint DATA_TX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            4          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            3          1          -    Covered              
#         bin auto[224:255]                          224:255                            3          1          -    Covered              
#     Coverpoint DATA_TX2                                                          87.50%        100          -    Uncovered            
#         covered/total bins:                                                           7          8          -                      
#         missing/total bins:                                                           1          8          -                      
#         % Hit:                                                                   87.50%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              2          1          -    Covered              
#         bin auto[64:95]                            64:95                              2          1          -    Covered              
#         bin auto[96:127]                           96:127                             3          1          -    Covered              
#         bin auto[128:159]                          128:159                            3          1          -    Covered              
#         bin auto[160:191]                          160:191                            5          1          -    Covered              
#         bin auto[192:223]                          192:223                            0          1          -    ZERO                 
#         bin auto[224:255]                          224:255                            4          1          -    Covered              
#     Coverpoint DATA_RX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               2          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            2          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            2          1          -    Covered              
#         bin auto[224:255]                          224:255                            2          1          -    Covered              
#     Coverpoint DATA_RX2                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               2          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              1          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            1          1          -    Covered              
#         bin auto[160:191]                          160:191                            4          1          -    Covered              
#         bin auto[192:223]                          192:223                            1          1          -    Covered              
#         bin auto[224:255]                          224:255                            5          1          -    Covered              
#     Coverpoint U_rx_Done1                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
#     Coverpoint U_rx_Done2                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
# 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------------------------------------------
# Covergroup                                         RHS                           Metric       Goal       Bins    Status               
#                                                                                                                                    
# -----------------------------------------------------------------------------------------------------------------------------------
#  TYPE /uvm_testbench_sv_unit/uart_cov/cov_inst                                   98.75%        100          -    Uncovered            
#     covered/total bins:                                                              37         38          -                      
#     missing/total bins:                                                               1         38          -                      
#     % Hit:                                                                       97.36%        100          -                      
#     Coverpoint EN_RX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_RX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint DATA_TX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            4          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            3          1          -    Covered              
#         bin auto[224:255]                          224:255                            3          1          -    Covered              
#     Coverpoint DATA_TX2                                                          87.50%        100          -    Uncovered            
#         covered/total bins:                                                           7          8          -                      
#         missing/total bins:                                                           1          8          -                      
#         % Hit:                                                                   87.50%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              2          1          -    Covered              
#         bin auto[64:95]                            64:95                              2          1          -    Covered              
#         bin auto[96:127]                           96:127                             3          1          -    Covered              
#         bin auto[128:159]                          128:159                            3          1          -    Covered              
#         bin auto[160:191]                          160:191                            5          1          -    Covered              
#         bin auto[192:223]                          192:223                            0          1          -    ZERO                 
#         bin auto[224:255]                          224:255                            4          1          -    Covered              
#     Coverpoint DATA_RX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               2          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            2          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            2          1          -    Covered              
#         bin auto[224:255]                          224:255                            2          1          -    Covered              
#     Coverpoint DATA_RX2                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               2          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              1          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            1          1          -    Covered              
#         bin auto[160:191]                          160:191                            4          1          -    Covered              
#         bin auto[192:223]                          192:223                            1          1          -    Covered              
#         bin auto[224:255]                          224:255                            5          1          -    Covered              
#     Coverpoint U_rx_Done1                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
#     Coverpoint U_rx_Done2                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
# 
# TOTAL COVERGROUP COVERAGE: 98.75%  COVERGROUP TYPES: 1
# 
# ASSERTION RESULTS:
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /uvm_testbench_sv_unit/uart_pkt_sequence/body/#ublk#23636244#66/immed__68
#                      uvm_testbench.sv(68)               0          1
# 
# Total Coverage By Instance (filtered view): 99.37%
# 
# 
do run.do
# ** Warning: (vlib-34) Library already exists at "test".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work test 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:05:33 on Jun 12,2024
# vlog -reportprogress 300 uart_master.sv -lint 
# -- Compiling module uart_master
# 
# Top level modules:
# 	uart_master
# End time: 22:05:33 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:05:33 on Jun 12,2024
# vlog -reportprogress 300 uart_slave.sv -lint 
# -- Compiling module uart_slave
# 
# Top level modules:
# 	uart_slave
# End time: 22:05:33 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:05:33 on Jun 12,2024
# vlog -reportprogress 300 uart_top.sv -lint 
# -- Compiling module uart_slave
# -- Compiling module uart_master
# -- Compiling module uart_top
# ** Warning: uart_top.sv(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	uart_top
# End time: 22:05:34 on Jun 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:05:34 on Jun 12,2024
# vlog -reportprogress 300 uvm_testbench.sv -lint 
# ** Note: (vlog-2286) uvm_testbench.sv(3): Using implicit +incdir+C:/questasim64_2023.3/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: uvm_testbench.sv(57): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling package uvm_testbench_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: uvm_testbench.sv(57): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
# -- Compiling interface uart_interface
# -- Compiling module tb_uart_top
# 
# Top level modules:
# 	tb_uart_top
# End time: 22:05:34 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Saving coverage database on exit...
# End time: 22:05:35 on Jun 12,2024, Elapsed time: 0:02:18
# Errors: 0, Warnings: 1
# vsim work.tb_uart_top 
# Start time: 22:05:35 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# End time: 22:05:46 on Jun 12,2024, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_uart_top 
# Start time: 22:05:46 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_slave(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_master(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading work.uart_interface(fast__2)
# Loading work.uart_master(fast)
# Loading work.uart_slave(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: suggu  Hostname: REMOTELAB35  ProcessID: 10264
#           Attempting to use alternate WLF file "./wlftirn290".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftirn290
# End time: 22:05:59 on Jun 12,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 3
# vsim -coverage tb_uart_top -voptargs=""+cover=bcesfx"" 
# Start time: 22:05:59 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# End time: 22:06:08 on Jun 12,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
# vsim -vopt -coverage test.tb_uart_top -do "coverage save -onexit -directive -codeAll file; run -all" 
# Start time: 22:06:08 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.uart_interface(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvm_testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_uart_top(fast)
# Loading C:/questasim64_2023.3/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# coverage save -onexit -directive -codeAll file
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test uart_test...
# UVM_INFO uvm_testbench.sv(81) @ 0: uvm_test_top.env.agent.seqr [sequencer] Inside Constructor!
# UVM_INFO uvm_testbench.sv(105) @ 0: uvm_test_top.env.agent.driv [Driver Class] Inside Constructor!
# UVM_INFO uvm_testbench.sv(178) @ 0: uvm_test_top.env.agent.mon [monitor] Inside monitor Constructor!
# UVM_INFO uvm_testbench.sv(110) @ 0: uvm_test_top.env.agent.driv [Driver Class] Build Phase!
# UVM_INFO uvm_testbench.sv(183) @ 0: uvm_test_top.env.agent.mon [sequencer] Build Phase!
# UVM_INFO uvm_testbench.sv(86) @ 0: uvm_test_top.env.agent.seqr [sequencer] Build Phase!
# UVM_INFO uvm_testbench.sv(120) @ 0: uvm_test_top.env.agent.driv [Driver Class] Connect Phase!
# UVM_INFO uvm_testbench.sv(195) @ 0: uvm_test_top.env.agent.mon [monitor Class] Connect Phase!
# UVM_INFO uvm_testbench.sv(91) @ 0: uvm_test_top.env.agent.seqr [sequencer] Connect Phase!
# UVM_INFO uvm_testbench.sv(372) @ 0: uvm_test_top [] --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               uart_test               -     @471 
#   env                      uart_env                -     @478 
#     agent                  uart_agent              -     @485 
#       cov                  uart_cov                -     @631 
#         analysis_imp       uvm_analysis_imp        -     @638 
#       driv                 uart_drv                -     @601 
#         rsp_port           uvm_analysis_port       -     @616 
#         seq_item_port      uvm_seq_item_pull_port  -     @608 
#       mon                  uart_monitor            -     @624 
#         monitor_port       uvm_analysis_port       -     @647 
#       seqr                 uart_seqr               -     @492 
#         rsp_export         uvm_analysis_export     -     @499 
#         seq_item_export    uvm_seq_item_pull_imp   -     @593 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
# --------------------------------------------------------------
# 
# UVM_INFO uvm_testbench.sv(62) @ 0: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(201) @ 0: uvm_test_top.env.agent.mon [monitor Class] Run Phase!
# UVM_INFO uvm_testbench.sv(125) @ 0: uvm_test_top.env.agent.driv [Driver Class] Run phase!
# UVM_INFO uvm_testbench.sv(221) @ 2604000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10111100 @ time:              2604000
# UVM_INFO uvm_testbench.sv(240) @ 2604000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 00001111 @ time:              2604000
# UVM_INFO uvm_testbench.sv(253) @ 57288000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 00001111 @ time:             57288000
# UVM_INFO uvm_testbench.sv(233) @ 57288000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10111100 @ time:             57288000
# UVM_INFO uvm_testbench.sv(234) @ 57288000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 57288000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 57288000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 75516000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11111001 @ time:             75516000
# UVM_INFO uvm_testbench.sv(240) @ 75516000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10011000 @ time:             75516000
# UVM_INFO uvm_testbench.sv(253) @ 130200000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 00001111 @ time:            130200000
# UVM_INFO uvm_testbench.sv(233) @ 130200000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11111001 @ time:            130200000
# UVM_INFO uvm_testbench.sv(234) @ 130200000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 130200000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 130200000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 148428000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10010110 @ time:            148428000
# UVM_INFO uvm_testbench.sv(240) @ 148428000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01010001 @ time:            148428000
# UVM_INFO uvm_testbench.sv(253) @ 203112000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10000000 @ time:            203112000
# UVM_INFO uvm_testbench.sv(233) @ 203112000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10010011 @ time:            203112000
# UVM_INFO uvm_testbench.sv(234) @ 203112000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 203112000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 203112000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 221340000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10101011 @ time:            221340000
# UVM_INFO uvm_testbench.sv(240) @ 221340000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10011000 @ time:            221340000
# UVM_INFO uvm_testbench.sv(134) @ 231756000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(253) @ 276024000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01000010 @ time:            276024000
# UVM_INFO uvm_testbench.sv(233) @ 276024000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10101011 @ time:            276024000
# UVM_INFO uvm_testbench.sv(234) @ 276024000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 276024000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 276024000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(62) @ 283846000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(221) @ 294252000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 00101001 @ time:            294252000
# UVM_INFO uvm_testbench.sv(240) @ 294252000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10111000 @ time:            294252000
# UVM_INFO uvm_testbench.sv(253) @ 348936000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11000010 @ time:            348936000
# UVM_INFO uvm_testbench.sv(233) @ 348936000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = zzzzzzzz @ time:            348936000
# UVM_INFO uvm_testbench.sv(234) @ 348936000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 348936000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 348936000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 367164000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11100110 @ time:            367164000
# UVM_INFO uvm_testbench.sv(240) @ 367164000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01010100 @ time:            367164000
# UVM_INFO uvm_testbench.sv(253) @ 421848000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11000010 @ time:            421848000
# UVM_INFO uvm_testbench.sv(233) @ 421848000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11100111 @ time:            421848000
# UVM_INFO uvm_testbench.sv(234) @ 421848000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 421848000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 421848000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 440076000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10110111 @ time:            440076000
# UVM_INFO uvm_testbench.sv(240) @ 440076000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10001110 @ time:            440076000
# UVM_INFO uvm_testbench.sv(253) @ 494760000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10000110 @ time:            494760000
# UVM_INFO uvm_testbench.sv(233) @ 494760000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10111100 @ time:            494760000
# UVM_INFO uvm_testbench.sv(234) @ 494760000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 494760000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 494760000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 512988000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 00111100 @ time:            512988000
# UVM_INFO uvm_testbench.sv(240) @ 512988000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11110110 @ time:            512988000
# UVM_INFO uvm_testbench.sv(253) @ 567672000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10000111 @ time:            567672000
# UVM_INFO uvm_testbench.sv(233) @ 567672000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 00111100 @ time:            567672000
# UVM_INFO uvm_testbench.sv(234) @ 567672000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 567672000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 567672000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(62) @ 570286000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(221) @ 585900000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10101001 @ time:            585900000
# UVM_INFO uvm_testbench.sv(240) @ 585900000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10010010 @ time:            585900000
# UVM_INFO uvm_testbench.sv(253) @ 640584000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10000111 @ time:            640584000
# UVM_INFO uvm_testbench.sv(233) @ 640584000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10101001 @ time:            640584000
# UVM_INFO uvm_testbench.sv(234) @ 640584000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 640584000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 640584000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 658812000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11101000 @ time:            658812000
# UVM_INFO uvm_testbench.sv(240) @ 658812000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10100000 @ time:            658812000
# UVM_INFO uvm_testbench.sv(253) @ 713496000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01000110 @ time:            713496000
# UVM_INFO uvm_testbench.sv(233) @ 713496000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11101000 @ time:            713496000
# UVM_INFO uvm_testbench.sv(234) @ 713496000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 713496000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 713496000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 731724000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01110110 @ time:            731724000
# UVM_INFO uvm_testbench.sv(240) @ 731724000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01010011 @ time:            731724000
# UVM_INFO uvm_testbench.sv(253) @ 786408000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 00100110 @ time:            786408000
# UVM_INFO uvm_testbench.sv(233) @ 786408000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 11100000 @ time:            786408000
# UVM_INFO uvm_testbench.sv(234) @ 786408000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 786408000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 786408000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(134) @ 804636000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(221) @ 804636000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01011011 @ time:            804636000
# UVM_INFO uvm_testbench.sv(240) @ 804636000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01111100 @ time:            804636000
# UVM_INFO uvm_testbench.sv(62) @ 856726000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(253) @ 859320000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10100110 @ time:            859320000
# UVM_INFO uvm_testbench.sv(233) @ 859320000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 00000000 @ time:            859320000
# UVM_INFO uvm_testbench.sv(234) @ 859320000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 859320000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 859320000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 877548000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10011010 @ time:            877548000
# UVM_INFO uvm_testbench.sv(240) @ 877548000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11111100 @ time:            877548000
# UVM_INFO uvm_testbench.sv(134) @ 919212000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(253) @ 932232000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01111110 @ time:            932232000
# UVM_INFO uvm_testbench.sv(233) @ 932232000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 00000000 @ time:            932232000
# UVM_INFO uvm_testbench.sv(234) @ 932232000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 932232000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 932232000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 950460000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01000100 @ time:            950460000
# UVM_INFO uvm_testbench.sv(240) @ 950460000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 00100100 @ time:            950460000
# UVM_INFO uvm_testbench.sv(253) @ 1005144000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 01111010 @ time:           1005144000
# UVM_INFO uvm_testbench.sv(233) @ 1005144000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 00000000 @ time:           1005144000
# UVM_INFO uvm_testbench.sv(234) @ 1005144000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 1005144000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 1005144000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 1023372000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 11110010 @ time:           1023372000
# UVM_INFO uvm_testbench.sv(240) @ 1023372000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11111010 @ time:           1023372000
# UVM_INFO uvm_testbench.sv(253) @ 1078056000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11111010 @ time:           1078056000
# UVM_INFO uvm_testbench.sv(233) @ 1078056000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 00001100 @ time:           1078056000
# UVM_INFO uvm_testbench.sv(234) @ 1078056000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 1078056000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 1078056000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 1096284000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 00000111 @ time:           1096284000
# UVM_INFO uvm_testbench.sv(240) @ 1096284000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 01100100 @ time:           1096284000
# UVM_INFO uvm_testbench.sv(62) @ 1143166000: reporter@@uart_pkt_sequence [pkt_sequence] Inside Constructor!
# UVM_INFO uvm_testbench.sv(253) @ 1150968000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11001000 @ time:           1150968000
# UVM_INFO uvm_testbench.sv(233) @ 1150968000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = zzzzzzzz @ time:           1150968000
# UVM_INFO uvm_testbench.sv(234) @ 1150968000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 1150968000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 1150968000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 1169196000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01110010 @ time:           1169196000
# UVM_INFO uvm_testbench.sv(240) @ 1169196000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11001000 @ time:           1169196000
# UVM_INFO uvm_testbench.sv(253) @ 1223880000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 10010010 @ time:           1223880000
# UVM_INFO uvm_testbench.sv(233) @ 1223880000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 01110011 @ time:           1223880000
# UVM_INFO uvm_testbench.sv(234) @ 1223880000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 1223880000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 1223880000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 1242108000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10001101 @ time:           1242108000
# UVM_INFO uvm_testbench.sv(240) @ 1242108000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 10110111 @ time:           1242108000
# UVM_INFO uvm_testbench.sv(134) @ 1262940000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(253) @ 1296792000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11101110 @ time:           1296792000
# UVM_INFO uvm_testbench.sv(233) @ 1296792000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10001101 @ time:           1296792000
# UVM_INFO uvm_testbench.sv(234) @ 1296792000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 1296792000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 1296792000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 1315020000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 01101111 @ time:           1315020000
# UVM_INFO uvm_testbench.sv(240) @ 1315020000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11011100 @ time:           1315020000
# UVM_INFO uvm_testbench.sv(134) @ 1320228000: uvm_test_top.env.agent.driv [ERROR] Invalid Transmission nad reception cant happen in same UART!
# UVM_INFO uvm_testbench.sv(253) @ 1369704000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx1 = 11101110 @ time:           1369704000
# UVM_INFO uvm_testbench.sv(233) @ 1369704000: uvm_test_top.env.agent.mon [] 	 [mon] data_rx2 = 10001101 @ time:           1369704000
# UVM_INFO uvm_testbench.sv(234) @ 1369704000: uvm_test_top.env.agent.mon [] 	 TRANSMISSION SUCESSFULL
# UVM_INFO uvm_testbench.sv(235) @ 1369704000: uvm_test_top.env.agent.mon [] 	 DATA MATCHED  SUCESSFULL
# UVM_INFO uvm_testbench.sv(236) @ 1369704000: uvm_test_top.env.agent.mon [] -----------------------------------------------------------
# UVM_INFO uvm_testbench.sv(221) @ 1387932000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx2 = 10101000 @ time:           1387932000
# UVM_INFO uvm_testbench.sv(240) @ 1387932000: uvm_test_top.env.agent.mon [] 	 [mon] data_tx1 = 11010101 @ time:           1387932000
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1429606000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  161
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# []   136
# [Driver Class]     4
# [ERROR]     5
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [monitor]     1
# [monitor Class]     2
# [pkt_sequence]     5
# [sequencer]     4
# ** Note: $finish    : C:/questasim64_2023.3/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1429606 ns  Iteration: 54  Instance: /tb_uart_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2023.3/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 2023.3 Coverage Utility 2023.07 Jul 17 2023
# Start time: 22:08:17 on Jun 12,2024
# vcover report -details -codeAll -html file 
# End time: 22:08:23 on Jun 12,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /uvm_testbench_sv_unit
# === Design Unit: work.uvm_testbench_sv_unit
# =================================================================================
# 
# Assertion Coverage:
#     Assertions                       1         1         0   100.00%
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /uvm_testbench_sv_unit/uart_pkt_sequence/body/#ublk#23636244#68/immed__70
#                      uvm_testbench.sv(70)               0          1
# 
# Covergroup Coverage:
#     Covergroups                      1        na        na    95.00%
#         Coverpoints/Crosses         10        na        na        na
#             Covergroup Bins         38        34         4    89.47%
# -----------------------------------------------------------------------------------------------------------------------------------
# Covergroup                                         RHS                           Metric       Goal       Bins    Status               
#                                                                                                                                    
# -----------------------------------------------------------------------------------------------------------------------------------
#  TYPE /uvm_testbench_sv_unit/uart_cov/cov_inst                                   95.00%        100          -    Uncovered            
#     covered/total bins:                                                              34         38          -                      
#     missing/total bins:                                                               4         38          -                      
#     % Hit:                                                                       89.47%        100          -                      
#     Coverpoint EN_RX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_RX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint DATA_TX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            4          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            3          1          -    Covered              
#         bin auto[224:255]                          224:255                            3          1          -    Covered              
#     Coverpoint DATA_TX2                                                          87.50%        100          -    Uncovered            
#         covered/total bins:                                                           7          8          -                      
#         missing/total bins:                                                           1          8          -                      
#         % Hit:                                                                   87.50%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              2          1          -    Covered              
#         bin auto[64:95]                            64:95                              2          1          -    Covered              
#         bin auto[96:127]                           96:127                             3          1          -    Covered              
#         bin auto[128:159]                          128:159                            3          1          -    Covered              
#         bin auto[160:191]                          160:191                            5          1          -    Covered              
#         bin auto[192:223]                          192:223                            0          1          -    ZERO                 
#         bin auto[224:255]                          224:255                            4          1          -    Covered              
#     Coverpoint DATA_RX1                                                          87.50%        100          -    Uncovered            
#         covered/total bins:                                                           7          8          -                      
#         missing/total bins:                                                           1          8          -                      
#         % Hit:                                                                   87.50%        100          -                      
#         bin auto[0:31]                             0:31                               3          1          -    Covered              
#         bin auto[32:63]                            32:63                              0          1          -    ZERO                 
#         bin auto[64:95]                            64:95                              1          1          -    Covered              
#         bin auto[96:127]                           96:127                             3          1          -    Covered              
#         bin auto[128:159]                          128:159                            2          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            3          1          -    Covered              
#         bin auto[224:255]                          224:255                            4          1          -    Covered              
#     Coverpoint DATA_RX2                                                          75.00%        100          -    Uncovered            
#         covered/total bins:                                                           6          8          -                      
#         missing/total bins:                                                           2          8          -                      
#         % Hit:                                                                   75.00%        100          -                      
#         bin auto[0:31]                             0:31                               5          1          -    Covered              
#         bin auto[32:63]                            32:63                              2          1          -    Covered              
#         bin auto[64:95]                            64:95                              0          1          -    ZERO                 
#         bin auto[96:127]                           96:127                             1          1          -    Covered              
#         bin auto[128:159]                          128:159                            2          1          -    Covered              
#         bin auto[160:191]                          160:191                            5          1          -    Covered              
#         bin auto[192:223]                          192:223                            0          1          -    ZERO                 
#         bin auto[224:255]                          224:255                            3          1          -    Covered              
#     Coverpoint U_rx_Done1                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
#     Coverpoint U_rx_Done2                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
# 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------------------------------------------
# Covergroup                                         RHS                           Metric       Goal       Bins    Status               
#                                                                                                                                    
# -----------------------------------------------------------------------------------------------------------------------------------
#  TYPE /uvm_testbench_sv_unit/uart_cov/cov_inst                                   95.00%        100          -    Uncovered            
#     covered/total bins:                                                              34         38          -                      
#     missing/total bins:                                                               4         38          -                      
#     % Hit:                                                                       89.47%        100          -                      
#     Coverpoint EN_RX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_RX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX1                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint EN_TX2                                                           100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               20          1          -    Covered              
#     Coverpoint DATA_TX1                                                         100.00%        100          -    Covered              
#         covered/total bins:                                                           8          8          -                      
#         missing/total bins:                                                           0          8          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              1          1          -    Covered              
#         bin auto[64:95]                            64:95                              3          1          -    Covered              
#         bin auto[96:127]                           96:127                             2          1          -    Covered              
#         bin auto[128:159]                          128:159                            4          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            3          1          -    Covered              
#         bin auto[224:255]                          224:255                            3          1          -    Covered              
#     Coverpoint DATA_TX2                                                          87.50%        100          -    Uncovered            
#         covered/total bins:                                                           7          8          -                      
#         missing/total bins:                                                           1          8          -                      
#         % Hit:                                                                   87.50%        100          -                      
#         bin auto[0:31]                             0:31                               1          1          -    Covered              
#         bin auto[32:63]                            32:63                              2          1          -    Covered              
#         bin auto[64:95]                            64:95                              2          1          -    Covered              
#         bin auto[96:127]                           96:127                             3          1          -    Covered              
#         bin auto[128:159]                          128:159                            3          1          -    Covered              
#         bin auto[160:191]                          160:191                            5          1          -    Covered              
#         bin auto[192:223]                          192:223                            0          1          -    ZERO                 
#         bin auto[224:255]                          224:255                            4          1          -    Covered              
#     Coverpoint DATA_RX1                                                          87.50%        100          -    Uncovered            
#         covered/total bins:                                                           7          8          -                      
#         missing/total bins:                                                           1          8          -                      
#         % Hit:                                                                   87.50%        100          -                      
#         bin auto[0:31]                             0:31                               3          1          -    Covered              
#         bin auto[32:63]                            32:63                              0          1          -    ZERO                 
#         bin auto[64:95]                            64:95                              1          1          -    Covered              
#         bin auto[96:127]                           96:127                             3          1          -    Covered              
#         bin auto[128:159]                          128:159                            2          1          -    Covered              
#         bin auto[160:191]                          160:191                            3          1          -    Covered              
#         bin auto[192:223]                          192:223                            3          1          -    Covered              
#         bin auto[224:255]                          224:255                            4          1          -    Covered              
#     Coverpoint DATA_RX2                                                          75.00%        100          -    Uncovered            
#         covered/total bins:                                                           6          8          -                      
#         missing/total bins:                                                           2          8          -                      
#         % Hit:                                                                   75.00%        100          -                      
#         bin auto[0:31]                             0:31                               5          1          -    Covered              
#         bin auto[32:63]                            32:63                              2          1          -    Covered              
#         bin auto[64:95]                            64:95                              0          1          -    ZERO                 
#         bin auto[96:127]                           96:127                             1          1          -    Covered              
#         bin auto[128:159]                          128:159                            2          1          -    Covered              
#         bin auto[160:191]                          160:191                            5          1          -    Covered              
#         bin auto[192:223]                          192:223                            0          1          -    ZERO                 
#         bin auto[224:255]                          224:255                            3          1          -    Covered              
#     Coverpoint U_rx_Done1                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
#     Coverpoint U_rx_Done2                                                       100.00%        100          -    Covered              
#         covered/total bins:                                                           1          1          -                      
#         missing/total bins:                                                           0          1          -                      
#         % Hit:                                                                  100.00%        100          -                      
#         bin auto[0:1]                              0:1                               19          1          -    Covered              
# 
# TOTAL COVERGROUP COVERAGE: 95.00%  COVERGROUP TYPES: 1
# 
# ASSERTION RESULTS:
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /uvm_testbench_sv_unit/uart_pkt_sequence/body/#ublk#23636244#68/immed__70
#                      uvm_testbench.sv(70)               0          1
# 
# Total Coverage By Instance (filtered view): 97.50%
# 
# 
