#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00383b78 .scope module, "ClockCycleGraph_ALU_REG_OP" "ClockCycleGraph_ALU_REG_OP" 2 1;
 .timescale 0 0;
P_00383c48 .param/l "aludelay" 0 2 7, +C4<0000000000000000000000000000000000000000000000000000000000000010>;
P_00383c68 .param/l "bsdelay" 0 2 6, +C4<0000000000000000000000000000000000000000000000000000000000000010>;
P_00383c88 .param/l "cudelay" 0 2 4, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_00383ca8 .param/l "rfdelay" 0 2 5, +C4<0000000000000000000000000000000000000000000000000000000000000010>;
P_00383cc8 .param/l "sim_time" 0 2 3, +C4<0000000000000000000000000000000000000000000000000000000000101000>;
v00384940_0 .var "A", 31 0;
v0066fe98_0 .var "B", 31 0;
v00383cf0_0 .var "C", 31 0;
v00670708_0 .var "Clk", 0 0;
v00670760_0 .var "Out", 31 0;
v006707b8_0 .var "alu_out", 0 0;
v00670810_0 .var "ir_cu", 0 0;
v00670868_0 .var "load", 0 0;
v006708c0_0 .var "opcode", 4 0;
    .scope S_00383b78;
T_0 ;
    %fork t_1, S_00383b78;
    %fork t_2, S_00383b78;
    %fork t_3, S_00383b78;
    %fork t_4, S_00383b78;
    %fork t_5, S_00383b78;
    %fork t_6, S_00383b78;
    %fork t_7, S_00383b78;
    %fork t_8, S_00383b78;
    %fork t_9, S_00383b78;
    %fork t_10, S_00383b78;
    %fork t_11, S_00383b78;
    %fork t_12, S_00383b78;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00670708_0, 0, 1;
    %end;
t_2 ;
    %delay 14, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00670868_0, 0, 1;
    %end;
t_3 ;
    %delay 14, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v006707b8_0, 0, 1;
    %end;
t_4 ;
    %delay 14, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00670810_0, 0, 1;
    %end;
t_5 ;
    %delay 14, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v006708c0_0, 0, 5;
    %end;
t_6 ;
    %delay 16, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00384940_0, 0, 32;
    %end;
t_7 ;
    %delay 16, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0066fe98_0, 0, 32;
    %end;
t_8 ;
    %delay 16, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00383cf0_0, 0, 32;
    %end;
t_9 ;
    %delay 18, 0;
    %load/vec4 v00384940_0;
    %load/vec4 v0066fe98_0;
    %add;
    %store/vec4 v00670760_0, 0, 32;
    %end;
t_10 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00670708_0, 0, 1;
    %end;
t_11 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00670708_0, 0, 1;
    %end;
t_12 ;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00670708_0, 0, 1;
    %end;
    .scope S_00383b78;
t_0 ;
    %end;
    .thread T_0;
    .scope S_00383b78;
T_1 ;
    %delay 40, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00383b78;
T_2 ;
    %vpi_call 2 24 "$dumpfile", "ClockCycleGraph_ALU_REG_OP.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_00383b78 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ClockCycleGraph_ALU_REG_OP.v";
