{"vcs1":{"timestamp_begin":1684265930.615546759, "rt":1.29, "ut":0.37, "st":0.22}}
{"vcselab":{"timestamp_begin":1684265931.996891820, "rt":1.16, "ut":0.41, "st":0.17}}
{"link":{"timestamp_begin":1684265933.228647384, "rt":0.41, "ut":0.20, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265929.966660435}
{"VCS_COMP_START_TIME": 1684265929.966660435}
{"VCS_COMP_END_TIME": 1684265935.192768579}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330320}}
{"stitch_vcselab": {"peak_mem": 211884}}
