# 
# Synthesis run script generated by Vivado
# 

namespace eval rt {
    variable rc
}
set rt::rc [catch {
  uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    rt::HARTNDb_startJobStats
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg true
    rt::set_parameter enableParallelHelperSpawn true
    set ::env(RT_TMP) "./.Xil/Vivado-20258-chipdev2.physik.uni-wuppertal.de/realtime/tmp"
    if { [ info exists ::env(RT_TMP) ] } {
      file mkdir $::env(RT_TMP)
    }

    rt::delete_design

    rt::set_parameter datapathDensePacking false
    set rt::partid xc7z020clg484-1
     file delete -force synth_hints.os

    set rt::multiChipSynthesisFlow false
    source $::env(SYNTH_COMMON)/common_vhdl.tcl
    set rt::defaultWorkLibName xil_defaultlib

    # Skipping read_* RTL commands because this is post-elab optimize flow
    set rt::useElabCache true
    if {$rt::useElabCache == false} {
      rt::read_verilog -sv -include {
    /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ipshared/8b3d
    /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ipshared/6b56/hdl
  } /mnt/storage/sw/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
      rt::read_verilog -include {
    /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ipshared/8b3d
    /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ipshared/6b56/hdl
  } {
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/Accumulator.v
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/Add_PID.v
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/CLK_Counter.v
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/Control_FSM.v
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/Control_Sys.v
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/Diff.v
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/Ftrim_En.v
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/Multi.v
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/Multi_i.v
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/Output_Scaling.v
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/PID_Regler.v
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/Phasenfehler_Reg.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/accmaskreg2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/bit_counter.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/bit_shifter.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/biterrordetect2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/bitstream_shift_register.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/bittime2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/bittiming2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/bridge_controller_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/buffer_tristate_busid.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/bus_comp.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/bus_rec_sm_fsm.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/can2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/can_elink_bridge_sm_fsm.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/can_interface_sm_fsm.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/can_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/canacari_rec_buffer.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/canakari_0_7_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/canakari_interface_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/canakari_top_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/caninterface.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/counter2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/dec1_Nbit.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/dec_8b10b_wrap_struct.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/decapsulation2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/demux1_31bit.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/demux1_Nbit.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/destuffing2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/edgepuffer2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/elink_core_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_rec_sm_fsm.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_tra_sm_fsm.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/elink_proc_in_dec8b10b_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/elink_proc_in_direct_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/elink_proc_in_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/elink_proc_out_direct_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/elink_proc_out_enc8b10b_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/elink_proc_out_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/elink_to_fifo_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/enc8b10b_wrap_struct.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/encapsulation2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/equal_id2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/erbcount2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/fastshift2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/faultfsm2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/fce2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_rxelink_wrap_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_to_elink_struct.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/fsm_register2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/generalregister2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/initialize_block.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/interruptregister2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/interruptunit2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/iocpuavalon2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/llc2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/llc_fsm2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/mac2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/macfsm2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/meslencompare2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/mopshub_core_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/mopshub_top_struct.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/multiplexeravalon2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/mux1_1bit.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/mux32_Nbit.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/mux4_Nbit.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/mux8_Nbit.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/node_rec_decoder.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/node_rec_mux_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/node_tra_demux_struct.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/osc_trim_sm_fsm.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/output_diff_buff_clk.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/prescale2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/prescalereg2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/pulse_pdxx_pwxx.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/rcrc_cell2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/rcrc_top2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/read_mux2.v
      /home/dcs/git/CANAkari/MOPSv2/ftrim/hdl/ready_counter.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/rec2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/rec_elink_buf.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/rec_mes_buf.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/recarbitreg2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/recmescontrolreg2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/recmeslen2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/recregister2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/reset_mac2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/resetgen2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/rshift_cell2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/rshift_top2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/smpldbit_reg2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/stuffing2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/sum2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/sync_detector_struct.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/tcrc_cell2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/tcrc_top2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/tec2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/timecount2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/timeoutrst_module.v
      /home/dcs/git/mopshub/mopshub_testbench/hdl/top_led_enable_sm_fsm.v
      /home/dcs/git/mopshub/mopshub_testbench/hdl/top_led_for_synth_struct.v
      /home/dcs/git/mopshub/mopshub_testbench/hdl/top_led_test.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/tra_elink_buf.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/tra_mes_buf.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/transmesconreg2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/transmitreg2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/triger_counter.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/tseg_reg2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/tshift_cell2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/tshift_top2.v
      /home/dcs/git/CANAkari/MOPSv2/canakari/hdl/write_demux2.v
      /home/dcs/git/mopshub/mopshub_lib/hdl/mopshub_top_diff_ports_struct.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/hdl/mopshub_design_wrapper.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ip/mopshub_design_mopshub_top_diff_por_0_0/synth/mopshub_design_mopshub_top_diff_por_0_0.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ip/mopshub_design_xlconstant_1_0/synth/mopshub_design_xlconstant_1_0.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ip/mopshub_design_clk_wiz_0_0/mopshub_design_clk_wiz_0_0_clk_wiz.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ip/mopshub_design_clk_wiz_0_0/mopshub_design_clk_wiz_0_0.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ip/mopshub_design_selectio_wiz_2_0/mopshub_design_selectio_wiz_2_0_selectio_wiz.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ip/mopshub_design_selectio_wiz_2_0/mopshub_design_selectio_wiz_2_0.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ip/mopshub_design_selectio_wiz_1_1/mopshub_design_selectio_wiz_1_1_selectio_wiz.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ip/mopshub_design_selectio_wiz_1_1/mopshub_design_selectio_wiz_1_1.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ip/mopshub_design_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/ip/mopshub_design_processing_system7_0_1/synth/mopshub_design_processing_system7_0_1.v
      /home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.srcs/sources_1/bd/mopshub_design/synth/mopshub_design.v
    }
      rt::read_vhdl -lib xil_defaultlib {
      /home/dcs/git/mopshub/mopshub_lib/hdl/dec_8b10b.vhd
      /home/dcs/git/mopshub/mopshub_lib/hdl/enc_8b10b.vhd
    }
      rt::read_vhdl -lib xpm /mnt/storage/sw/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd
      rt::filesetChecksum
    }
    rt::set_parameter usePostFindUniquification true
    set rt::SDCFileList ./.Xil/Vivado-20258-chipdev2.physik.uni-wuppertal.de/realtime/mopshub_design_wrapper_synth.xdc
    rt::sdcChecksum
    set rt::top mopshub_design_wrapper
    rt::set_parameter enableIncremental true
    rt::set_parameter markDebugPreservationLevel "enable"
    set rt::reportTiming false
    rt::set_parameter elaborateOnly false
    rt::set_parameter elaborateRtl false
    rt::set_parameter eliminateRedundantBitOperator true
    rt::set_parameter elaborateRtlOnlyFlow false
    rt::set_parameter writeBlackboxInterface true
    rt::set_parameter ramStyle auto
    rt::set_parameter merge_flipflops true
# MODE: 
    rt::set_parameter webTalkPath {/home/dcs/git/mopshub/mopshub_synthesis_slave/mopshub_synthesis_slave.cache/wt}
    rt::set_parameter synthDebugLog false
    rt::set_parameter printModuleName false
    rt::set_parameter enableSplitFlowPath "./.Xil/Vivado-20258-chipdev2.physik.uni-wuppertal.de/"
    set ok_to_delete_rt_tmp true 
    if { [rt::get_parameter parallelDebug] } { 
       set ok_to_delete_rt_tmp false 
    } 
    if {$rt::useElabCache == false} {
        set oldMIITMVal [rt::get_parameter maxInputIncreaseToMerge]; rt::set_parameter maxInputIncreaseToMerge 1000
        set oldCDPCRL [rt::get_parameter createDfgPartConstrRecurLimit]; rt::set_parameter createDfgPartConstrRecurLimit 1
        $rt::db readXRFFile
      rt::run_synthesis -module $rt::top
        rt::set_parameter maxInputIncreaseToMerge $oldMIITMVal
        rt::set_parameter createDfgPartConstrRecurLimit $oldCDPCRL
    }

    set rt::flowresult [ source $::env(SYNTH_COMMON)/flow.tcl ]
    rt::HARTNDb_stopJobStats
    rt::HARTNDb_reportJobStats "Synthesis Optimization Runtime"
    rt::HARTNDb_stopSystemStats
    if { $rt::flowresult == 1 } { return -code error }


  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  rt::set_parameter helper_shm_key "" 
    if { [ info exists ::env(RT_TMP) ] } {
      if { [info exists ok_to_delete_rt_tmp] && $ok_to_delete_rt_tmp } { 
        file delete -force $::env(RT_TMP)
      }
    }

    source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  } ; #end uplevel
} rt::result]

if { $rt::rc } {
  $rt::db resetHdlParse
  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  return -code "error" $rt::result
}
