# Amazon FPGA Hardware Development Kit
#
# Copyright 2016 Amazon.com, Inc. or its affiliates. All Rights Reserved.
#
# Licensed under the Amazon Software License (the "License"). You may not use
# this file except in compliance with the License. A copy of the License is
# located at
#
#    http://aws.amazon.com/asl/
#
# or in the "license" file accompanying this file. This file is distributed on
# an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, express or
# implied. See the License for the specific language governing permissions and
# limitations under the License.

${CL_ROOT}/design/vhdl/support/vhlib/util/UtilMisc_pkg.vhd
${CL_ROOT}/design/vhdl/support/vhlib/util/UtilInt_pkg.vhd
${CL_ROOT}/design/vhdl/support/vhlib/util/UtilConv_pkg.vhd
${CL_ROOT}/design/vhdl/support/vhlib/stream/Stream_pkg.vhd
${CL_ROOT}/design/vhdl/support/interconnect/Interconnect_pkg.vhd
${CL_ROOT}/design/vhdl/support/axi/AxiReadConverter.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayConfigParse_pkg.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayConfig_pkg.vhd
${CL_ROOT}/design/vhdl/support/arrays/Array_pkg.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch015.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch014.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch013.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch012.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch011.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch010.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch009.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch008.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch007.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch006.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch005.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch004.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch003.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch002.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch001.gen.vhd
${CL_ROOT}/design/vhdl/support/vhlib/stream/StreamArb.vhd
${CL_ROOT}/design/vhdl/support/interconnect/BusReadArbiterVec.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayReaderStruct.vhd
${CL_ROOT}/design/vhdl/support/buffers/Buffer_pkg.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayReaderNull.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayReaderListPrim.vhd
${CL_ROOT}/design/vhdl/support/vhlib/util/UtilStr_pkg.vhd
${CL_ROOT}/design/vhdl/support/interconnect/BusReadBuffer.vhd
${CL_ROOT}/design/vhdl/support/buffers/BufferReaderRespCtrl.vhd
${CL_ROOT}/design/vhdl/support/buffers/BufferReaderResp.vhd
${CL_ROOT}/design/vhdl/support/vhlib/stream/StreamGearboxSerializer.vhd
${CL_ROOT}/design/vhdl/support/vhlib/stream/StreamGearboxParallelizer.vhd
${CL_ROOT}/design/vhdl/support/vhlib/stream/StreamGearbox.vhd
${CL_ROOT}/design/vhdl/support/buffers/BufferReaderPost.vhd
${CL_ROOT}/design/vhdl/support/buffers/BufferReaderCmdGenBusReq.vhd
${CL_ROOT}/design/vhdl/support/buffers/BufferReaderCmd.vhd
${CL_ROOT}/design/vhdl/support/buffers/BufferReader.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayReaderUnlockCombine.vhd
${CL_ROOT}/design/vhdl/support/vhlib/stream/StreamSync.vhd
${CL_ROOT}/design/vhdl/support/vhlib/stream/StreamNormalizer.vhd
${CL_ROOT}/design/vhdl/support/vhlib/stream/StreamSlice.vhd
${CL_ROOT}/design/vhdl/support/vhlib/util/UtilRam1R1W.vhd
${CL_ROOT}/design/vhdl/support/vhlib/stream/StreamFIFOCounter.vhd
${CL_ROOT}/design/vhdl/support/vhlib/util/UtilRam_pkg.vhd
${CL_ROOT}/design/vhdl/support/vhlib/stream/StreamFIFO.vhd
${CL_ROOT}/design/vhdl/support/vhlib/stream/StreamBuffer.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayReaderListSyncDecoder.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayReaderListSync.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayReaderList.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayReaderLevel.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayReaderArb.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayReader.vhd
${CL_ROOT}/design/vhdl/Kernel_rematch000.gen.vhd
${CL_ROOT}/design/vhdl/support/arrays/ArrayCmdCtrlMerger.vhd
${CL_ROOT}/design/vhdl/vhdmmio_pkg.gen.vhd
${CL_ROOT}/design/vhdl/mmio_pkg.gen.vhd
${CL_ROOT}/design/vhdl/mmio.gen.vhd
${CL_ROOT}/design/vhdl/Matcher.vhd
${CL_ROOT}/design/vhdl/SubKernel.vhd
${CL_ROOT}/design/vhdl/Kernel.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_Nucleus.gen.vhd
${CL_ROOT}/design/vhdl/Kernel_Mantle.gen.vhd
${CL_ROOT}/design/vhdl/support/axi/Axi_pkg.vhd
${CL_ROOT}/design/vhdl/AxiTop.gen.vhd


