#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 11 18:10:05 2022
# Process ID: 14852
# Current directory: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.runs/div_gen_0_synth_1
# Command line: vivado.exe -log div_gen_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_0.tcl
# Log file: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.runs/div_gen_0_synth_1/div_gen_0.vds
# Journal file: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.runs/div_gen_0_synth_1\vivado.jou
#-----------------------------------------------------------
source div_gen_0.tcl -notrace
