#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 18 13:27:30 2016
# Process ID: 2761
# Current directory: /home/ulrich/vivado_proj/ulpi_test/ulpi_test.runs/synth_1
# Command line: vivado -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/ulrich/vivado_proj/ulpi_test/ulpi_test.runs/synth_1/top.vds
# Journal file: /home/ulrich/vivado_proj/ulpi_test/ulpi_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tftg256-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2766 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1016.613 ; gain = 123.137 ; free physical = 2094 ; free virtual = 20840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/top.vhd:17]
INFO: [Synth 8-3491] module 'ClockDomainBridge' declared at '/home/ulrich/vivado_proj/src/ClockDomainBridge.v:326' bound to instance 'clockDomainBridge_inst' of component 'ClockDomainBridge' [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/top.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ClockDomainBridge' [/home/ulrich/vivado_proj/src/ClockDomainBridge.v:326]
INFO: [Synth 8-638] synthesizing module 'AToN' [/home/ulrich/vivado_proj/src/ClockDomainBridge.v:1]
INFO: [Synth 8-256] done synthesizing module 'AToN' (1#1) [/home/ulrich/vivado_proj/src/ClockDomainBridge.v:1]
INFO: [Synth 8-638] synthesizing module 'AsyncFifo' [/home/ulrich/vivado_proj/src/ClockDomainBridge.v:103]
INFO: [Synth 8-256] done synthesizing module 'AsyncFifo' (2#1) [/home/ulrich/vivado_proj/src/ClockDomainBridge.v:103]
INFO: [Synth 8-256] done synthesizing module 'ClockDomainBridge' (3#1) [/home/ulrich/vivado_proj/src/ClockDomainBridge.v:326]
INFO: [Synth 8-638] synthesizing module 'InputBridge' [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/InputBridge.vhd:75]
	Parameter VENDORID bound to: 16'b0100101011000011 
	Parameter PRODUCTID bound to: 16'b1010001000000000 
	Parameter VERSIONBCD bound to: 16'b0000000000110001 
	Parameter VENDORSTR bound to: Pacman company - type: string 
	Parameter PRODUCTSTR bound to: The parallel awesome captcha machine associating numbers - type: string 
	Parameter SERIALSTR bound to: 17112016 - type: string 
	Parameter HSSUPPORT bound to: 1 - type: bool 
	Parameter SELFPOWERED bound to: 1 - type: bool 
	Parameter RXBUFSIZE_BITS bound to: 11 - type: integer 
	Parameter TXBUFSIZE_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'usb_serial' declared at '/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:67' bound to instance 'usb_serial_inst' of component 'usb_serial' [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/InputBridge.vhd:110]
INFO: [Synth 8-638] synthesizing module 'usb_serial' [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:169]
	Parameter VENDORID bound to: 16'b0100101011000011 
	Parameter PRODUCTID bound to: 16'b1010001000000000 
	Parameter VERSIONBCD bound to: 16'b0000000000110001 
	Parameter VENDORSTR bound to: Pacman company - type: string 
	Parameter PRODUCTSTR bound to: The parallel awesome captcha machine associating numbers - type: string 
	Parameter SERIALSTR bound to: 17112016 - type: string 
	Parameter HSSUPPORT bound to: 1 - type: bool 
	Parameter SELFPOWERED bound to: 1 - type: bool 
	Parameter RXBUFSIZE_BITS bound to: 11 - type: integer 
	Parameter TXBUFSIZE_BITS bound to: 7 - type: integer 
	Parameter HSSUPPORT bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'usb_init' declared at '/home/ulrich/vivado_proj/src/usb_utmi/usb_init.vhdl:24' bound to instance 'usb_init_inst' of component 'usb_init' [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:584]
INFO: [Synth 8-638] synthesizing module 'usb_init' [/home/ulrich/vivado_proj/src/usb_utmi/usb_init.vhdl:70]
	Parameter HSSUPPORT bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'usb_init' (4#1) [/home/ulrich/vivado_proj/src/usb_utmi/usb_init.vhdl:70]
INFO: [Synth 8-3491] module 'usb_packet' declared at '/home/ulrich/vivado_proj/src/usb_utmi/usb_packet.vhdl:56' bound to instance 'usb_packet_inst' of component 'usb_packet' [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:601]
INFO: [Synth 8-638] synthesizing module 'usb_packet' [/home/ulrich/vivado_proj/src/usb_utmi/usb_packet.vhdl:113]
INFO: [Synth 8-256] done synthesizing module 'usb_packet' (5#1) [/home/ulrich/vivado_proj/src/usb_utmi/usb_packet.vhdl:113]
	Parameter HSSUPPORT bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'usb_transact' declared at '/home/ulrich/vivado_proj/src/usb_utmi/usb_transact.vhdl:90' bound to instance 'usb_transact_inst' of component 'usb_transact' [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:622]
INFO: [Synth 8-638] synthesizing module 'usb_transact' [/home/ulrich/vivado_proj/src/usb_utmi/usb_transact.vhdl:182]
	Parameter HSSUPPORT bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'usb_transact' (6#1) [/home/ulrich/vivado_proj/src/usb_utmi/usb_transact.vhdl:182]
	Parameter NENDPT bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'usb_control' declared at '/home/ulrich/vivado_proj/src/usb_utmi/usb_control.vhdl:99' bound to instance 'usb_control_inst' of component 'usb_control' [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:655]
INFO: [Synth 8-638] synthesizing module 'usb_control' [/home/ulrich/vivado_proj/src/usb_utmi/usb_control.vhdl:208]
	Parameter NENDPT bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ulrich/vivado_proj/src/usb_utmi/usb_control.vhdl:318]
INFO: [Synth 8-256] done synthesizing module 'usb_control' (7#1) [/home/ulrich/vivado_proj/src/usb_utmi/usb_control.vhdl:208]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:753]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:754]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:758]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:759]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:761]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:762]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:769]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:772]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:775]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:778]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:786]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:787]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:792]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:793]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:795]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:796]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:851]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:853]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:1137]
INFO: [Synth 8-256] done synthesizing module 'usb_serial' (8#1) [/home/ulrich/vivado_proj/src/usb_utmi/usb_serial.vhdl:169]
INFO: [Synth 8-256] done synthesizing module 'InputBridge' (9#1) [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/InputBridge.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ulpi_port' [/home/ulrich/vivado_proj/src/ulpi_port.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'ulpi_port' (10#1) [/home/ulrich/vivado_proj/src/ulpi_port.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/sources_1/new/top.vhd:17]
WARNING: [Synth 8-3331] design ulpi_port has unconnected port utmi_reset
WARNING: [Synth 8-3331] design usb_control has unconnected port T_OUT
WARNING: [Synth 8-3331] design usb_control has unconnected port T_PING
WARNING: [Synth 8-3331] design usb_control has unconnected port T_OSYNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1066.051 ; gain = 172.574 ; free physical = 2041 ; free virtual = 20788
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1066.051 ; gain = 172.574 ; free physical = 2041 ; free virtual = 20788
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'ulpi_clk60_IBUF'. [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1428.129 ; gain = 0.000 ; free physical = 1868 ; free virtual = 20615
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1866 ; free virtual = 20613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1866 ; free virtual = 20613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for PHY_RXACTIVE. (constraint file  /home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc, line 1).
Applied set_property MARK_DEBUG = true for PHY_RXVALID. (constraint file  /home/ulrich/vivado_proj/ulpi_test/ulpi_test.srcs/constrs_1/new/debug.xdc, line 2).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1866 ; free virtual = 20613
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'usb_init'
INFO: [Synth 8-5544] ROM "s_reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_suspend" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'usb_packet'
INFO: [Synth 8-5546] ROM "s_rxgoodpacket" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PHY_DATAOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_setup" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_setup" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_ping" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_ping" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T_STALL" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "C_CLRIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_confd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_ctlparam" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_sendbyte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sendbyte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "usbt_nak" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "usbt_stall" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "usbt_send" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_init |                        000000001 |                             0000
            st_fullspeed |                        000000010 |                             0010
              st_suspend |                        000000100 |                             0011
            st_suspreset |                        000001000 |                             0100
            st_sendchirp |                        000010000 |                             0101
            st_recvchirp |                        000100000 |                             0110
              st_fsreset |                        001000000 |                             0001
            st_highspeed |                        010000000 |                             0111
             st_hsrevert |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'one-hot' in module 'usb_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_none |                             0000 |                             0000
               st_chirpk |                             0001 |                             0001
               st_tstart |                             0010 |                             0110
                st_tdata |                             0011 |                             0111
                st_tcrc1 |                             0100 |                             1000
                st_tcrc2 |                             0101 |                             1001
               st_rtoken |                             0110 |                             0011
                st_rdata |                             0111 |                             0100
               st_rshake |                             1000 |                             0101
                st_rwait |                             1001 |                             0010
                  iSTATE |                             1010 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'usb_packet'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1859 ; free virtual = 20606
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 27    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 47    
+---RAMs : 
	              16K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   8 Input     11 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24    
	  11 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	 359 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  12 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	  12 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 113   
	   9 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 25    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module AToN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module AsyncFifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module usb_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  16 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 8     
Module usb_packet 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 23    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	  11 Input      8 Bit        Muxes := 2     
	  11 Input      5 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module usb_transact 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 4     
Module usb_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
	  12 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
Module usb_serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   8 Input     11 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	 359 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 3     
Module ulpi_port 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1859 ; free virtual = 20606
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_init_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_transact_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_transact_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_control_inst/s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/usb_control_inst/C_CLRIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usb_serial_inst/n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ulpi_port has unconnected port utmi_reset
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1859 ; free virtual = 20605
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1859 ; free virtual = 20605

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM usb_serial_inst/rxbuf_reg to conserve power
warning: Removed RAM usb_serial_inst/txbuf_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM usb_serial_inst/txbuf_reg got removed due to cross hierarchy optimization. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InputBridge | usb_serial_inst/rxbuf_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|usb_serial  | txbuf_reg                 | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                    | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------------+-----------+----------------------+--------------+
|top         | clockDomainBridge_inst/AsyncFifo_inst/mem_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+-----------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clockDomainBridge_inst/AsyncFifo_inst/s1_rst_enq_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clockDomainBridge_inst/AsyncFifo_inst/s1_rst_deq_reg )
WARNING: [Synth 8-3332] Sequential element (clockDomainBridge_inst/AsyncFifo_inst/s1_rst_deq_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clockDomainBridge_inst/AsyncFifo_inst/s2_rst_deq_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clockDomainBridge_inst/AsyncFifo_inst/s1_rst_enq_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clockDomainBridge_inst/AsyncFifo_inst/s2_rst_enq_reg) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_inst/\usb_serial_inst/s_halt_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_inst/\usb_serial_inst/plusOp_inferred /\usb_serial_inst/q_txbuf_head_reg[5] )
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[0]' (FDE) to 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[1]' (FDE) to 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[2]' (FDE) to 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[3]' (FDE) to 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[4]' (FDE) to 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (test_inst/\usb_serial_inst/usb_transact_inst/s_sendpid_reg[1] )
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[5]' (FDE) to 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[6]' (FDE) to 'test_inst/usb_serial_insti_3/usb_serial_inst/txbuf_rdat_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_inst/usb_serial_insti_3/\usb_serial_inst/txbuf_rdat_reg[7] )
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/s_bufptr_reg_rep[0]' (FDRE) to 'test_inst/usb_serial_inst/s_bufptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/s_bufptr_reg_rep[1]' (FDRE) to 'test_inst/usb_serial_inst/s_bufptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/s_bufptr_reg_rep[2]' (FDRE) to 'test_inst/usb_serial_inst/s_bufptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/s_bufptr_reg_rep[3]' (FDRE) to 'test_inst/usb_serial_inst/s_bufptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/s_bufptr_reg_rep[4]' (FDRE) to 'test_inst/usb_serial_inst/s_bufptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/s_bufptr_reg_rep[5]' (FDRE) to 'test_inst/usb_serial_inst/s_bufptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/s_bufptr_reg_rep[6]' (FDRE) to 'test_inst/usb_serial_inst/s_bufptr_reg[6]'
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/txbuf_rdat_reg[7]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/txbuf_rdat_reg[6]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/txbuf_rdat_reg[5]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/txbuf_rdat_reg[4]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/txbuf_rdat_reg[3]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/txbuf_rdat_reg[2]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/txbuf_rdat_reg[1]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/txbuf_rdat_reg[0]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/descrom_raddr_reg[9]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/usb_transact_inst/s_sendpid_reg[1]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/usb_control_inst/C_SHLTOUT_reg[2]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_txbuf_head_reg[6]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_txbuf_head_reg[5]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_txbuf_head_reg[4]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_txbuf_head_reg[3]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_txbuf_head_reg[2]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_txbuf_head_reg[1]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_txbuf_head_reg[0]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/usb_control_inst/C_CLROUT_reg[2]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/s_halt_out_reg[2]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/s_bufptr_reg_rep[0]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/s_bufptr_reg_rep[1]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/s_bufptr_reg_rep[2]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/s_bufptr_reg_rep[3]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/s_bufptr_reg_rep[4]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/s_bufptr_reg_rep[5]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/s_bufptr_reg_rep[6]) is unused and will be removed from module InputBridge.
INFO: [Synth 8-3886] merging instance 'ulpi_port_inst/ulpi_otg_control_reg[1]' (FDE) to 'ulpi_port_inst/ulpi_otg_control_reg[2]'
WARNING: [Synth 8-3332] Sequential element (ulpi_otg_control_reg[1]) is unused and will be removed from module ulpi_port.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1834 ; free virtual = 20580
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1834 ; free virtual = 20580

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1779 ; free virtual = 20526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1778 ; free virtual = 20525
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg_rep[0]' (FDR) to 'clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg[0]'
INFO: [Synth 8-3886] merging instance 'clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg_rep[1]' (FDR) to 'clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg[1]'
INFO: [Synth 8-3886] merging instance 'clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg_rep[2]' (FDR) to 'clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg[2]'
INFO: [Synth 8-3886] merging instance 'clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg_rep[3]' (FDR) to 'clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg[3]'
INFO: [Synth 8-3886] merging instance 'clockDomainBridge_inst/AsyncFifo_inst/wptr_gray_reg[4]' (FDR) to 'clockDomainBridge_inst/AsyncFifo_inst/wptr_bin_reg[4]'
INFO: [Synth 8-3886] merging instance 'clockDomainBridge_inst/AsyncFifo_inst/rptr_gray_reg[4]' (FDR) to 'clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg[4]'
WARNING: [Synth 8-3332] Sequential element (clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg_rep[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg_rep[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg_rep[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clockDomainBridge_inst/AsyncFifo_inst/rptr_bin_reg_rep[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clockDomainBridge_inst/AsyncFifo_inst/wptr_gray_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clockDomainBridge_inst/AsyncFifo_inst/rptr_gray_reg[4]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/q_rxbuf_tail_reg[2]' (FDRE) to 'test_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/q_rxbuf_tail_reg[1]' (FDRE) to 'test_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/q_rxbuf_tail_reg[0]' (FDRE) to 'test_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/q_rxbuf_tail_reg[5]' (FDRE) to 'test_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/q_rxbuf_tail_reg[4]' (FDRE) to 'test_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/q_rxbuf_tail_reg[3]' (FDRE) to 'test_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/q_rxbuf_tail_reg[8]' (FDRE) to 'test_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[8]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/q_rxbuf_tail_reg[6]' (FDRE) to 'test_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/q_rxbuf_tail_reg[7]' (FDRE) to 'test_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[7]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/q_rxbuf_tail_reg[10]' (FDRE) to 'test_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[10]'
INFO: [Synth 8-3886] merging instance 'test_inst/usb_serial_inst/q_rxbuf_tail_reg[9]' (FDRE) to 'test_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[9]'
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_rxbuf_tail_reg[2]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_rxbuf_tail_reg[1]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_rxbuf_tail_reg[0]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_rxbuf_tail_reg[5]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_rxbuf_tail_reg[4]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_rxbuf_tail_reg[3]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_rxbuf_tail_reg[8]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_rxbuf_tail_reg[6]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_rxbuf_tail_reg[7]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_rxbuf_tail_reg[10]) is unused and will be removed from module InputBridge.
WARNING: [Synth 8-3332] Sequential element (usb_serial_inst/q_rxbuf_tail_reg[9]) is unused and will be removed from module InputBridge.
INFO: [Synth 8-4480] The timing for the instance usb_serial_inst/rxbuf_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1749 ; free virtual = 20495
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1749 ; free virtual = 20495

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1748 ; free virtual = 20495
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1748 ; free virtual = 20495
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1748 ; free virtual = 20495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1748 ; free virtual = 20495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1748 ; free virtual = 20495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1748 ; free virtual = 20495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1748 ; free virtual = 20495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | clockDomainBridge_inst/AToN_inst/R2_reg[7] | 4      | 8     | NO           | YES                | NO                | 8      | 0       | 
+------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    12|
|3     |LUT1     |    24|
|4     |LUT2     |   106|
|5     |LUT3     |    81|
|6     |LUT4     |   103|
|7     |LUT5     |   133|
|8     |LUT6     |   434|
|9     |MUXF7    |     8|
|10    |RAM32M   |     2|
|11    |RAMB18E1 |     1|
|12    |SRL16E   |     8|
|13    |FDRE     |   335|
|14    |FDSE     |    33|
|15    |IBUF     |     4|
|16    |IOBUF    |     8|
|17    |OBUF     |    10|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------+------------------+------+
|      |Instance                 |Module            |Cells |
+------+-------------------------+------------------+------+
|1     |top                      |                  |  1304|
|2     |  test_inst              |InputBridge       |  1046|
|3     |    usb_serial_inst      |usb_serial        |  1046|
|4     |      usb_control_inst   |usb_control       |   212|
|5     |      usb_init_inst      |usb_init          |   165|
|6     |      usb_packet_inst    |usb_packet        |   333|
|7     |      usb_transact_inst  |usb_transact      |   177|
|8     |  ulpi_port_inst         |ulpi_port         |   117|
|9     |  clockDomainBridge_inst |ClockDomainBridge |    93|
|10    |    AToN_inst            |AToN              |    27|
|11    |    AsyncFifo_inst       |AsyncFifo         |    66|
+------+-------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1748 ; free virtual = 20495
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.129 ; gain = 85.434 ; free physical = 1748 ; free virtual = 20495
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1428.129 ; gain = 534.652 ; free physical = 1748 ; free virtual = 20495
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
151 Infos, 75 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1454.160 ; gain = 486.129 ; free physical = 1750 ; free virtual = 20497
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1486.176 ; gain = 0.000 ; free physical = 1750 ; free virtual = 20497
INFO: [Common 17-206] Exiting Vivado at Fri Nov 18 13:27:57 2016...
