#define AON_IOMUX_CFGSAIF__SYSCFG_FMUX_0_ADDR              (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x0U)
#define AON_IOMUX_GPO0_DOEN_CFG_WIDTH                      0x3U
#define AON_IOMUX_GPO0_DOEN_CFG_SHIFT                      0x0U
#define AON_IOMUX_GPO0_DOEN_CFG_MASK                       0x7U
#define AON_IOMUX_GPO1_DOEN_CFG_WIDTH                      0x3U
#define AON_IOMUX_GPO1_DOEN_CFG_SHIFT                      0x8U
#define AON_IOMUX_GPO1_DOEN_CFG_MASK                       0x700U
#define AON_IOMUX_GPO2_DOEN_CFG_WIDTH                      0x3U
#define AON_IOMUX_GPO2_DOEN_CFG_SHIFT                      0x10U
#define AON_IOMUX_GPO2_DOEN_CFG_MASK                       0x70000U
#define AON_IOMUX_GPO3_DOEN_CFG_WIDTH                      0x3U
#define AON_IOMUX_GPO3_DOEN_CFG_SHIFT                      0x18U
#define AON_IOMUX_GPO3_DOEN_CFG_MASK                       0x7000000U
#define AON_IOMUX_CFGSAIF__SYSCFG_FMUX_1_ADDR              (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x4U)
#define AON_IOMUX_GPO0_DOUT_CFG_WIDTH                      0x4U
#define AON_IOMUX_GPO0_DOUT_CFG_SHIFT                      0x0U
#define AON_IOMUX_GPO0_DOUT_CFG_MASK                       0xFU
#define AON_IOMUX_GPO1_DOUT_CFG_WIDTH                      0x4U
#define AON_IOMUX_GPO1_DOUT_CFG_SHIFT                      0x8U
#define AON_IOMUX_GPO1_DOUT_CFG_MASK                       0xF00U
#define AON_IOMUX_GPO2_DOUT_CFG_WIDTH                      0x4U
#define AON_IOMUX_GPO2_DOUT_CFG_SHIFT                      0x10U
#define AON_IOMUX_GPO2_DOUT_CFG_MASK                       0xF0000U
#define AON_IOMUX_GPO3_DOUT_CFG_WIDTH                      0x4U
#define AON_IOMUX_GPO3_DOUT_CFG_SHIFT                      0x18U
#define AON_IOMUX_GPO3_DOUT_CFG_MASK                       0xF000000U
#define AON_IOMUX_CFGSAIF__SYSCFG_FMUX_2_ADDR              (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x8U)
#define AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_0_CFG_WIDTH 0x3U
#define AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_0_CFG_SHIFT 0x0U
#define AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_0_CFG_MASK 0x7U
#define AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_1_CFG_WIDTH 0x3U
#define AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_1_CFG_SHIFT 0x8U
#define AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_1_CFG_MASK 0x700U
#define AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_2_CFG_WIDTH 0x3U
#define AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_2_CFG_SHIFT 0x10U
#define AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_2_CFG_MASK 0x70000U
#define AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_3_CFG_WIDTH 0x3U
#define AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_3_CFG_SHIFT 0x18U
#define AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_3_CFG_MASK 0x7000000U
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_3_ADDR             (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0xcU)
#define AON_GPIOEN_0_REG_WIDTH                             0x1U
#define AON_GPIOEN_0_REG_SHIFT                             0x0U
#define AON_GPIOEN_0_REG_MASK                              0x1U
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_4_ADDR             (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x10U)
#define AON_GPIOIS_0_REG_WIDTH                             0x4U
#define AON_GPIOIS_0_REG_SHIFT                             0x0U
#define AON_GPIOIS_0_REG_MASK                              0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_5_ADDR             (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x14U)
#define AON_GPIOIC_0_REG_WIDTH                             0x4U
#define AON_GPIOIC_0_REG_SHIFT                             0x0U
#define AON_GPIOIC_0_REG_MASK                              0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_6_ADDR             (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x18U)
#define AON_GPIOIBE_0_REG_WIDTH                            0x4U
#define AON_GPIOIBE_0_REG_SHIFT                            0x0U
#define AON_GPIOIBE_0_REG_MASK                             0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_7_ADDR             (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x1cU)
#define AON_GPIOIEV_0_REG_WIDTH                            0x4U
#define AON_GPIOIEV_0_REG_SHIFT                            0x0U
#define AON_GPIOIEV_0_REG_MASK                             0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_8_ADDR             (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x20U)
#define AON_GPIOIE_0_REG_WIDTH                             0x4U
#define AON_GPIOIE_0_REG_SHIFT                             0x0U
#define AON_GPIOIE_0_REG_MASK                              0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_9_ADDR             (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x24U)
#define AON_GPIORIS_0_REG_WIDTH                            0x4U
#define AON_GPIORIS_0_REG_SHIFT                            0x0U
#define AON_GPIORIS_0_REG_MASK                             0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_10_ADDR            (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x28U)
#define AON_GPIOMIS_0_REG_WIDTH                            0x4U
#define AON_GPIOMIS_0_REG_SHIFT                            0x0U
#define AON_GPIOMIS_0_REG_MASK                             0xFU
#define AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_11_ADDR            (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x2cU)
#define AON_GPIO_IN_SYNC2_0_REG_WIDTH                      0x4U
#define AON_GPIO_IN_SYNC2_0_REG_SHIFT                      0x0U
#define AON_GPIO_IN_SYNC2_0_REG_MASK                       0xFU
#define AON_IOMUX_CFG__SAIF__SYSCFG_48_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x30U)
#define PADCFG_PAD_TESTEN_POS_WIDTH                        0x1U
#define PADCFG_PAD_TESTEN_POS_SHIFT                        0x0U
#define PADCFG_PAD_TESTEN_POS_MASK                         0x1U
#define AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x34U)
#define PADCFG_PAD_RGPIO0_IE_WIDTH                         0x1U
#define PADCFG_PAD_RGPIO0_IE_SHIFT                         0x0U
#define PADCFG_PAD_RGPIO0_IE_MASK                          0x1U
#define PADCFG_PAD_RGPIO0_DS_WIDTH                         0x2U
#define PADCFG_PAD_RGPIO0_DS_SHIFT                         0x1U
#define PADCFG_PAD_RGPIO0_DS_MASK                          0x6U
#define PADCFG_PAD_RGPIO0_PU_WIDTH                         0x1U
#define PADCFG_PAD_RGPIO0_PU_SHIFT                         0x3U
#define PADCFG_PAD_RGPIO0_PU_MASK                          0x8U
#define PADCFG_PAD_RGPIO0_PD_WIDTH                         0x1U
#define PADCFG_PAD_RGPIO0_PD_SHIFT                         0x4U
#define PADCFG_PAD_RGPIO0_PD_MASK                          0x10U
#define PADCFG_PAD_RGPIO0_SLEW_WIDTH                       0x1U
#define PADCFG_PAD_RGPIO0_SLEW_SHIFT                       0x5U
#define PADCFG_PAD_RGPIO0_SLEW_MASK                        0x20U
#define PADCFG_PAD_RGPIO0_SMT_WIDTH                        0x1U
#define PADCFG_PAD_RGPIO0_SMT_SHIFT                        0x6U
#define PADCFG_PAD_RGPIO0_SMT_MASK                         0x40U
#define PADCFG_PAD_RGPIO0_POS_WIDTH                        0x1U
#define PADCFG_PAD_RGPIO0_POS_SHIFT                        0x7U
#define PADCFG_PAD_RGPIO0_POS_MASK                         0x80U
#define AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x38U)
#define PADCFG_PAD_RGPIO1_IE_WIDTH                         0x1U
#define PADCFG_PAD_RGPIO1_IE_SHIFT                         0x0U
#define PADCFG_PAD_RGPIO1_IE_MASK                          0x1U
#define PADCFG_PAD_RGPIO1_DS_WIDTH                         0x2U
#define PADCFG_PAD_RGPIO1_DS_SHIFT                         0x1U
#define PADCFG_PAD_RGPIO1_DS_MASK                          0x6U
#define PADCFG_PAD_RGPIO1_PU_WIDTH                         0x1U
#define PADCFG_PAD_RGPIO1_PU_SHIFT                         0x3U
#define PADCFG_PAD_RGPIO1_PU_MASK                          0x8U
#define PADCFG_PAD_RGPIO1_PD_WIDTH                         0x1U
#define PADCFG_PAD_RGPIO1_PD_SHIFT                         0x4U
#define PADCFG_PAD_RGPIO1_PD_MASK                          0x10U
#define PADCFG_PAD_RGPIO1_SLEW_WIDTH                       0x1U
#define PADCFG_PAD_RGPIO1_SLEW_SHIFT                       0x5U
#define PADCFG_PAD_RGPIO1_SLEW_MASK                        0x20U
#define PADCFG_PAD_RGPIO1_SMT_WIDTH                        0x1U
#define PADCFG_PAD_RGPIO1_SMT_SHIFT                        0x6U
#define PADCFG_PAD_RGPIO1_SMT_MASK                         0x40U
#define PADCFG_PAD_RGPIO1_POS_WIDTH                        0x1U
#define PADCFG_PAD_RGPIO1_POS_SHIFT                        0x7U
#define PADCFG_PAD_RGPIO1_POS_MASK                         0x80U
#define AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x3cU)
#define PADCFG_PAD_RGPIO2_IE_WIDTH                         0x1U
#define PADCFG_PAD_RGPIO2_IE_SHIFT                         0x0U
#define PADCFG_PAD_RGPIO2_IE_MASK                          0x1U
#define PADCFG_PAD_RGPIO2_DS_WIDTH                         0x2U
#define PADCFG_PAD_RGPIO2_DS_SHIFT                         0x1U
#define PADCFG_PAD_RGPIO2_DS_MASK                          0x6U
#define PADCFG_PAD_RGPIO2_PU_WIDTH                         0x1U
#define PADCFG_PAD_RGPIO2_PU_SHIFT                         0x3U
#define PADCFG_PAD_RGPIO2_PU_MASK                          0x8U
#define PADCFG_PAD_RGPIO2_PD_WIDTH                         0x1U
#define PADCFG_PAD_RGPIO2_PD_SHIFT                         0x4U
#define PADCFG_PAD_RGPIO2_PD_MASK                          0x10U
#define PADCFG_PAD_RGPIO2_SLEW_WIDTH                       0x1U
#define PADCFG_PAD_RGPIO2_SLEW_SHIFT                       0x5U
#define PADCFG_PAD_RGPIO2_SLEW_MASK                        0x20U
#define PADCFG_PAD_RGPIO2_SMT_WIDTH                        0x1U
#define PADCFG_PAD_RGPIO2_SMT_SHIFT                        0x6U
#define PADCFG_PAD_RGPIO2_SMT_MASK                         0x40U
#define PADCFG_PAD_RGPIO2_POS_WIDTH                        0x1U
#define PADCFG_PAD_RGPIO2_POS_SHIFT                        0x7U
#define PADCFG_PAD_RGPIO2_POS_MASK                         0x80U
#define AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x40U)
#define PADCFG_PAD_RGPIO3_IE_WIDTH                         0x1U
#define PADCFG_PAD_RGPIO3_IE_SHIFT                         0x0U
#define PADCFG_PAD_RGPIO3_IE_MASK                          0x1U
#define PADCFG_PAD_RGPIO3_DS_WIDTH                         0x2U
#define PADCFG_PAD_RGPIO3_DS_SHIFT                         0x1U
#define PADCFG_PAD_RGPIO3_DS_MASK                          0x6U
#define PADCFG_PAD_RGPIO3_PU_WIDTH                         0x1U
#define PADCFG_PAD_RGPIO3_PU_SHIFT                         0x3U
#define PADCFG_PAD_RGPIO3_PU_MASK                          0x8U
#define PADCFG_PAD_RGPIO3_PD_WIDTH                         0x1U
#define PADCFG_PAD_RGPIO3_PD_SHIFT                         0x4U
#define PADCFG_PAD_RGPIO3_PD_MASK                          0x10U
#define PADCFG_PAD_RGPIO3_SLEW_WIDTH                       0x1U
#define PADCFG_PAD_RGPIO3_SLEW_SHIFT                       0x5U
#define PADCFG_PAD_RGPIO3_SLEW_MASK                        0x20U
#define PADCFG_PAD_RGPIO3_SMT_WIDTH                        0x1U
#define PADCFG_PAD_RGPIO3_SMT_SHIFT                        0x6U
#define PADCFG_PAD_RGPIO3_SMT_MASK                         0x40U
#define PADCFG_PAD_RGPIO3_POS_WIDTH                        0x1U
#define PADCFG_PAD_RGPIO3_POS_SHIFT                        0x7U
#define PADCFG_PAD_RGPIO3_POS_MASK                         0x80U
#define AON_IOMUX_CFG__SAIF__SYSCFG_68_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x44U)
#define PADCFG_PAD_RSTN_SMT_WIDTH                          0x1U
#define PADCFG_PAD_RSTN_SMT_SHIFT                          0x0U
#define PADCFG_PAD_RSTN_SMT_MASK                           0x1U
#define PADCFG_PAD_RSTN_POS_WIDTH                          0x1U
#define PADCFG_PAD_RSTN_POS_SHIFT                          0x1U
#define PADCFG_PAD_RSTN_POS_MASK                           0x2U
#define AON_IOMUX_CFG__SAIF__SYSCFG_72_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x48U)
#define AON_IOMUX_CFG__SAIF__SYSCFG_76_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x4cU)
#define PADCFG_PAD_RTC_DS_WIDTH                            0x2U
#define PADCFG_PAD_RTC_DS_SHIFT                            0x0U
#define PADCFG_PAD_RTC_DS_MASK                             0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_80_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x50U)
#define AON_IOMUX_CFG__SAIF__SYSCFG_84_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x54U)
#define PADCFG_PAD_OSC_DS_WIDTH                            0x2U
#define PADCFG_PAD_OSC_DS_SHIFT                            0x0U
#define PADCFG_PAD_OSC_DS_MASK                             0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_88_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x58U)
#define PADCFG_PAD_GMAC0_MDC_SYSCON_WIDTH                  0x2U
#define PADCFG_PAD_GMAC0_MDC_SYSCON_SHIFT                  0x0U
#define PADCFG_PAD_GMAC0_MDC_SYSCON_MASK                   0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_92_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x5cU)
#define PADCFG_PAD_GMAC0_MDIO_SYSCON_WIDTH                 0x2U
#define PADCFG_PAD_GMAC0_MDIO_SYSCON_SHIFT                 0x0U
#define PADCFG_PAD_GMAC0_MDIO_SYSCON_MASK                  0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_96_ADDR                (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x60U)
#define PADCFG_PAD_GMAC0_RXD0_SYSCON_WIDTH                 0x2U
#define PADCFG_PAD_GMAC0_RXD0_SYSCON_SHIFT                 0x0U
#define PADCFG_PAD_GMAC0_RXD0_SYSCON_MASK                  0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_100_ADDR               (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x64U)
#define PADCFG_PAD_GMAC0_RXD1_SYSCON_WIDTH                 0x2U
#define PADCFG_PAD_GMAC0_RXD1_SYSCON_SHIFT                 0x0U
#define PADCFG_PAD_GMAC0_RXD1_SYSCON_MASK                  0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_104_ADDR               (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x68U)
#define PADCFG_PAD_GMAC0_RXD2_SYSCON_WIDTH                 0x2U
#define PADCFG_PAD_GMAC0_RXD2_SYSCON_SHIFT                 0x0U
#define PADCFG_PAD_GMAC0_RXD2_SYSCON_MASK                  0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_108_ADDR               (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x6cU)
#define PADCFG_PAD_GMAC0_RXD3_SYSCON_WIDTH                 0x2U
#define PADCFG_PAD_GMAC0_RXD3_SYSCON_SHIFT                 0x0U
#define PADCFG_PAD_GMAC0_RXD3_SYSCON_MASK                  0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_112_ADDR               (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x70U)
#define PADCFG_PAD_GMAC0_RXDV_SYSCON_WIDTH                 0x2U
#define PADCFG_PAD_GMAC0_RXDV_SYSCON_SHIFT                 0x0U
#define PADCFG_PAD_GMAC0_RXDV_SYSCON_MASK                  0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_116_ADDR               (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x74U)
#define PADCFG_PAD_GMAC0_RXC_SYSCON_WIDTH                  0x2U
#define PADCFG_PAD_GMAC0_RXC_SYSCON_SHIFT                  0x0U
#define PADCFG_PAD_GMAC0_RXC_SYSCON_MASK                   0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_120_ADDR               (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x78U)
#define PADCFG_PAD_GMAC0_TXD0_SYSCON_WIDTH                 0x2U
#define PADCFG_PAD_GMAC0_TXD0_SYSCON_SHIFT                 0x0U
#define PADCFG_PAD_GMAC0_TXD0_SYSCON_MASK                  0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_124_ADDR               (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x7cU)
#define PADCFG_PAD_GMAC0_TXD1_SYSCON_WIDTH                 0x2U
#define PADCFG_PAD_GMAC0_TXD1_SYSCON_SHIFT                 0x0U
#define PADCFG_PAD_GMAC0_TXD1_SYSCON_MASK                  0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_128_ADDR               (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x80U)
#define PADCFG_PAD_GMAC0_TXD2_SYSCON_WIDTH                 0x2U
#define PADCFG_PAD_GMAC0_TXD2_SYSCON_SHIFT                 0x0U
#define PADCFG_PAD_GMAC0_TXD2_SYSCON_MASK                  0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_132_ADDR               (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x84U)
#define PADCFG_PAD_GMAC0_TXD3_SYSCON_WIDTH                 0x2U
#define PADCFG_PAD_GMAC0_TXD3_SYSCON_SHIFT                 0x0U
#define PADCFG_PAD_GMAC0_TXD3_SYSCON_MASK                  0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_136_ADDR               (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x88U)
#define PADCFG_PAD_GMAC0_TXEN_SYSCON_WIDTH                 0x2U
#define PADCFG_PAD_GMAC0_TXEN_SYSCON_SHIFT                 0x0U
#define PADCFG_PAD_GMAC0_TXEN_SYSCON_MASK                  0x3U
#define AON_IOMUX_CFG__SAIF__SYSCFG_140_ADDR               (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x8cU)
#define PADCFG_PAD_GMAC0_TXC_SYSCON_WIDTH                  0x2U
#define PADCFG_PAD_GMAC0_TXC_SYSCON_SHIFT                  0x0U
#define PADCFG_PAD_GMAC0_TXC_SYSCON_MASK                   0x3U
#define AON_IOMUX_CFGSAIF__SYSCFG_144_ADDR                 (U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR + 0x90U)
#define PAD_GMAC0_RXC_FUNC_SEL_WIDTH                       0x2U
#define PAD_GMAC0_RXC_FUNC_SEL_SHIFT                       0x0U
#define PAD_GMAC0_RXC_FUNC_SEL_MASK                        0x3U
#define GET_AON_IOMUX_GPO0_DOEN_CFG                        saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_0_ADDR,AON_IOMUX_GPO0_DOEN_CFG_SHIFT,AON_IOMUX_GPO0_DOEN_CFG_MASK)
#define SET_AON_IOMUX_GPO0_DOEN_CFG(data)                  saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_0_ADDR,data,AON_IOMUX_GPO0_DOEN_CFG_SHIFT,AON_IOMUX_GPO0_DOEN_CFG_MASK)
#define GET_AON_IOMUX_GPO1_DOEN_CFG                        saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_0_ADDR,AON_IOMUX_GPO1_DOEN_CFG_SHIFT,AON_IOMUX_GPO1_DOEN_CFG_MASK)
#define SET_AON_IOMUX_GPO1_DOEN_CFG(data)                  saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_0_ADDR,data,AON_IOMUX_GPO1_DOEN_CFG_SHIFT,AON_IOMUX_GPO1_DOEN_CFG_MASK)
#define GET_AON_IOMUX_GPO2_DOEN_CFG                        saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_0_ADDR,AON_IOMUX_GPO2_DOEN_CFG_SHIFT,AON_IOMUX_GPO2_DOEN_CFG_MASK)
#define SET_AON_IOMUX_GPO2_DOEN_CFG(data)                  saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_0_ADDR,data,AON_IOMUX_GPO2_DOEN_CFG_SHIFT,AON_IOMUX_GPO2_DOEN_CFG_MASK)
#define GET_AON_IOMUX_GPO3_DOEN_CFG                        saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_0_ADDR,AON_IOMUX_GPO3_DOEN_CFG_SHIFT,AON_IOMUX_GPO3_DOEN_CFG_MASK)
#define SET_AON_IOMUX_GPO3_DOEN_CFG(data)                  saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_0_ADDR,data,AON_IOMUX_GPO3_DOEN_CFG_SHIFT,AON_IOMUX_GPO3_DOEN_CFG_MASK)
#define GET_AON_IOMUX_GPO0_DOUT_CFG                        saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_1_ADDR,AON_IOMUX_GPO0_DOUT_CFG_SHIFT,AON_IOMUX_GPO0_DOUT_CFG_MASK)
#define SET_AON_IOMUX_GPO0_DOUT_CFG(data)                  saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_1_ADDR,data,AON_IOMUX_GPO0_DOUT_CFG_SHIFT,AON_IOMUX_GPO0_DOUT_CFG_MASK)
#define GET_AON_IOMUX_GPO1_DOUT_CFG                        saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_1_ADDR,AON_IOMUX_GPO1_DOUT_CFG_SHIFT,AON_IOMUX_GPO1_DOUT_CFG_MASK)
#define SET_AON_IOMUX_GPO1_DOUT_CFG(data)                  saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_1_ADDR,data,AON_IOMUX_GPO1_DOUT_CFG_SHIFT,AON_IOMUX_GPO1_DOUT_CFG_MASK)
#define GET_AON_IOMUX_GPO2_DOUT_CFG                        saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_1_ADDR,AON_IOMUX_GPO2_DOUT_CFG_SHIFT,AON_IOMUX_GPO2_DOUT_CFG_MASK)
#define SET_AON_IOMUX_GPO2_DOUT_CFG(data)                  saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_1_ADDR,data,AON_IOMUX_GPO2_DOUT_CFG_SHIFT,AON_IOMUX_GPO2_DOUT_CFG_MASK)
#define GET_AON_IOMUX_GPO3_DOUT_CFG                        saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_1_ADDR,AON_IOMUX_GPO3_DOUT_CFG_SHIFT,AON_IOMUX_GPO3_DOUT_CFG_MASK)
#define SET_AON_IOMUX_GPO3_DOUT_CFG(data)                  saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_1_ADDR,data,AON_IOMUX_GPO3_DOUT_CFG_SHIFT,AON_IOMUX_GPO3_DOUT_CFG_MASK)
#define GET_AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_0_CFG saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_2_ADDR,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_0_CFG_SHIFT,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_0_CFG_MASK)
#define SET_AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_0_CFG(data) saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_2_ADDR,data,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_0_CFG_SHIFT,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_0_CFG_MASK)
#define GET_AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_1_CFG saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_2_ADDR,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_1_CFG_SHIFT,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_1_CFG_MASK)
#define SET_AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_1_CFG(data) saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_2_ADDR,data,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_1_CFG_SHIFT,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_1_CFG_MASK)
#define GET_AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_2_CFG saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_2_ADDR,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_2_CFG_SHIFT,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_2_CFG_MASK)
#define SET_AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_2_CFG(data) saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_2_ADDR,data,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_2_CFG_SHIFT,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_2_CFG_MASK)
#define GET_AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_3_CFG saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_2_ADDR,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_3_CFG_SHIFT,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_3_CFG_MASK)
#define SET_AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_3_CFG(data) saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_FMUX_2_ADDR,data,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_3_CFG_SHIFT,AON_IOMUX_GPI_U0_PMU_IO_EVENT_STUB_GPIO_WAKEUP_3_CFG_MASK)
#define GET_AON_GPIOEN_0_REG                               saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_3_ADDR,AON_GPIOEN_0_REG_SHIFT,AON_GPIOEN_0_REG_MASK)
#define SET_AON_GPIOEN_0_REG(data)                         saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_3_ADDR,data,AON_GPIOEN_0_REG_SHIFT,AON_GPIOEN_0_REG_MASK)
#define GET_AON_GPIOIS_0_REG                               saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_4_ADDR,AON_GPIOIS_0_REG_SHIFT,AON_GPIOIS_0_REG_MASK)
#define SET_AON_GPIOIS_0_REG(data)                         saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_4_ADDR,data,AON_GPIOIS_0_REG_SHIFT,AON_GPIOIS_0_REG_MASK)
#define GET_AON_GPIOIC_0_REG                               saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_5_ADDR,AON_GPIOIC_0_REG_SHIFT,AON_GPIOIC_0_REG_MASK)
#define SET_AON_GPIOIC_0_REG(data)                         saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_5_ADDR,data,AON_GPIOIC_0_REG_SHIFT,AON_GPIOIC_0_REG_MASK)
#define GET_AON_GPIOIBE_0_REG                              saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_6_ADDR,AON_GPIOIBE_0_REG_SHIFT,AON_GPIOIBE_0_REG_MASK)
#define SET_AON_GPIOIBE_0_REG(data)                        saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_6_ADDR,data,AON_GPIOIBE_0_REG_SHIFT,AON_GPIOIBE_0_REG_MASK)
#define GET_AON_GPIOIEV_0_REG                              saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_7_ADDR,AON_GPIOIEV_0_REG_SHIFT,AON_GPIOIEV_0_REG_MASK)
#define SET_AON_GPIOIEV_0_REG(data)                        saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_7_ADDR,data,AON_GPIOIEV_0_REG_SHIFT,AON_GPIOIEV_0_REG_MASK)
#define GET_AON_GPIOIE_0_REG                               saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_8_ADDR,AON_GPIOIE_0_REG_SHIFT,AON_GPIOIE_0_REG_MASK)
#define SET_AON_GPIOIE_0_REG(data)                         saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_8_ADDR,data,AON_GPIOIE_0_REG_SHIFT,AON_GPIOIE_0_REG_MASK)
#define GET_AON_GPIORIS_0_REG                              saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_9_ADDR,AON_GPIORIS_0_REG_SHIFT,AON_GPIORIS_0_REG_MASK)
#define GET_AON_GPIOMIS_0_REG                              saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_10_ADDR,AON_GPIOMIS_0_REG_SHIFT,AON_GPIOMIS_0_REG_MASK)
#define GET_AON_GPIO_IN_SYNC2_0_REG                        saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_11_ADDR,AON_GPIO_IN_SYNC2_0_REG_SHIFT,AON_GPIO_IN_SYNC2_0_REG_MASK)
#define GET_PADCFG_PAD_TESTEN_POS                          saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_48_ADDR,PADCFG_PAD_TESTEN_POS_SHIFT,PADCFG_PAD_TESTEN_POS_MASK)
#define SET_PADCFG_PAD_TESTEN_POS(data)                    saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_48_ADDR,data,PADCFG_PAD_TESTEN_POS_SHIFT,PADCFG_PAD_TESTEN_POS_MASK)
#define GET_PADCFG_PAD_RGPIO0_IE                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,PADCFG_PAD_RGPIO0_IE_SHIFT,PADCFG_PAD_RGPIO0_IE_MASK)
#define SET_PADCFG_PAD_RGPIO0_IE(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,data,PADCFG_PAD_RGPIO0_IE_SHIFT,PADCFG_PAD_RGPIO0_IE_MASK)
#define GET_PADCFG_PAD_RGPIO0_DS                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,PADCFG_PAD_RGPIO0_DS_SHIFT,PADCFG_PAD_RGPIO0_DS_MASK)
#define SET_PADCFG_PAD_RGPIO0_DS(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,data,PADCFG_PAD_RGPIO0_DS_SHIFT,PADCFG_PAD_RGPIO0_DS_MASK)
#define GET_PADCFG_PAD_RGPIO0_PU                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,PADCFG_PAD_RGPIO0_PU_SHIFT,PADCFG_PAD_RGPIO0_PU_MASK)
#define SET_PADCFG_PAD_RGPIO0_PU(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,data,PADCFG_PAD_RGPIO0_PU_SHIFT,PADCFG_PAD_RGPIO0_PU_MASK)
#define GET_PADCFG_PAD_RGPIO0_PD                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,PADCFG_PAD_RGPIO0_PD_SHIFT,PADCFG_PAD_RGPIO0_PD_MASK)
#define SET_PADCFG_PAD_RGPIO0_PD(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,data,PADCFG_PAD_RGPIO0_PD_SHIFT,PADCFG_PAD_RGPIO0_PD_MASK)
#define GET_PADCFG_PAD_RGPIO0_SLEW                         saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,PADCFG_PAD_RGPIO0_SLEW_SHIFT,PADCFG_PAD_RGPIO0_SLEW_MASK)
#define SET_PADCFG_PAD_RGPIO0_SLEW(data)                   saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,data,PADCFG_PAD_RGPIO0_SLEW_SHIFT,PADCFG_PAD_RGPIO0_SLEW_MASK)
#define GET_PADCFG_PAD_RGPIO0_SMT                          saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,PADCFG_PAD_RGPIO0_SMT_SHIFT,PADCFG_PAD_RGPIO0_SMT_MASK)
#define SET_PADCFG_PAD_RGPIO0_SMT(data)                    saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,data,PADCFG_PAD_RGPIO0_SMT_SHIFT,PADCFG_PAD_RGPIO0_SMT_MASK)
#define GET_PADCFG_PAD_RGPIO0_POS                          saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,PADCFG_PAD_RGPIO0_POS_SHIFT,PADCFG_PAD_RGPIO0_POS_MASK)
#define SET_PADCFG_PAD_RGPIO0_POS(data)                    saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_52_ADDR,data,PADCFG_PAD_RGPIO0_POS_SHIFT,PADCFG_PAD_RGPIO0_POS_MASK)
#define GET_PADCFG_PAD_RGPIO1_IE                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,PADCFG_PAD_RGPIO1_IE_SHIFT,PADCFG_PAD_RGPIO1_IE_MASK)
#define SET_PADCFG_PAD_RGPIO1_IE(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,data,PADCFG_PAD_RGPIO1_IE_SHIFT,PADCFG_PAD_RGPIO1_IE_MASK)
#define GET_PADCFG_PAD_RGPIO1_DS                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,PADCFG_PAD_RGPIO1_DS_SHIFT,PADCFG_PAD_RGPIO1_DS_MASK)
#define SET_PADCFG_PAD_RGPIO1_DS(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,data,PADCFG_PAD_RGPIO1_DS_SHIFT,PADCFG_PAD_RGPIO1_DS_MASK)
#define GET_PADCFG_PAD_RGPIO1_PU                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,PADCFG_PAD_RGPIO1_PU_SHIFT,PADCFG_PAD_RGPIO1_PU_MASK)
#define SET_PADCFG_PAD_RGPIO1_PU(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,data,PADCFG_PAD_RGPIO1_PU_SHIFT,PADCFG_PAD_RGPIO1_PU_MASK)
#define GET_PADCFG_PAD_RGPIO1_PD                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,PADCFG_PAD_RGPIO1_PD_SHIFT,PADCFG_PAD_RGPIO1_PD_MASK)
#define SET_PADCFG_PAD_RGPIO1_PD(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,data,PADCFG_PAD_RGPIO1_PD_SHIFT,PADCFG_PAD_RGPIO1_PD_MASK)
#define GET_PADCFG_PAD_RGPIO1_SLEW                         saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,PADCFG_PAD_RGPIO1_SLEW_SHIFT,PADCFG_PAD_RGPIO1_SLEW_MASK)
#define SET_PADCFG_PAD_RGPIO1_SLEW(data)                   saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,data,PADCFG_PAD_RGPIO1_SLEW_SHIFT,PADCFG_PAD_RGPIO1_SLEW_MASK)
#define GET_PADCFG_PAD_RGPIO1_SMT                          saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,PADCFG_PAD_RGPIO1_SMT_SHIFT,PADCFG_PAD_RGPIO1_SMT_MASK)
#define SET_PADCFG_PAD_RGPIO1_SMT(data)                    saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,data,PADCFG_PAD_RGPIO1_SMT_SHIFT,PADCFG_PAD_RGPIO1_SMT_MASK)
#define GET_PADCFG_PAD_RGPIO1_POS                          saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,PADCFG_PAD_RGPIO1_POS_SHIFT,PADCFG_PAD_RGPIO1_POS_MASK)
#define SET_PADCFG_PAD_RGPIO1_POS(data)                    saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_56_ADDR,data,PADCFG_PAD_RGPIO1_POS_SHIFT,PADCFG_PAD_RGPIO1_POS_MASK)
#define GET_PADCFG_PAD_RGPIO2_IE                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,PADCFG_PAD_RGPIO2_IE_SHIFT,PADCFG_PAD_RGPIO2_IE_MASK)
#define SET_PADCFG_PAD_RGPIO2_IE(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,data,PADCFG_PAD_RGPIO2_IE_SHIFT,PADCFG_PAD_RGPIO2_IE_MASK)
#define GET_PADCFG_PAD_RGPIO2_DS                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,PADCFG_PAD_RGPIO2_DS_SHIFT,PADCFG_PAD_RGPIO2_DS_MASK)
#define SET_PADCFG_PAD_RGPIO2_DS(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,data,PADCFG_PAD_RGPIO2_DS_SHIFT,PADCFG_PAD_RGPIO2_DS_MASK)
#define GET_PADCFG_PAD_RGPIO2_PU                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,PADCFG_PAD_RGPIO2_PU_SHIFT,PADCFG_PAD_RGPIO2_PU_MASK)
#define SET_PADCFG_PAD_RGPIO2_PU(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,data,PADCFG_PAD_RGPIO2_PU_SHIFT,PADCFG_PAD_RGPIO2_PU_MASK)
#define GET_PADCFG_PAD_RGPIO2_PD                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,PADCFG_PAD_RGPIO2_PD_SHIFT,PADCFG_PAD_RGPIO2_PD_MASK)
#define SET_PADCFG_PAD_RGPIO2_PD(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,data,PADCFG_PAD_RGPIO2_PD_SHIFT,PADCFG_PAD_RGPIO2_PD_MASK)
#define GET_PADCFG_PAD_RGPIO2_SLEW                         saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,PADCFG_PAD_RGPIO2_SLEW_SHIFT,PADCFG_PAD_RGPIO2_SLEW_MASK)
#define SET_PADCFG_PAD_RGPIO2_SLEW(data)                   saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,data,PADCFG_PAD_RGPIO2_SLEW_SHIFT,PADCFG_PAD_RGPIO2_SLEW_MASK)
#define GET_PADCFG_PAD_RGPIO2_SMT                          saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,PADCFG_PAD_RGPIO2_SMT_SHIFT,PADCFG_PAD_RGPIO2_SMT_MASK)
#define SET_PADCFG_PAD_RGPIO2_SMT(data)                    saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,data,PADCFG_PAD_RGPIO2_SMT_SHIFT,PADCFG_PAD_RGPIO2_SMT_MASK)
#define GET_PADCFG_PAD_RGPIO2_POS                          saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,PADCFG_PAD_RGPIO2_POS_SHIFT,PADCFG_PAD_RGPIO2_POS_MASK)
#define SET_PADCFG_PAD_RGPIO2_POS(data)                    saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_60_ADDR,data,PADCFG_PAD_RGPIO2_POS_SHIFT,PADCFG_PAD_RGPIO2_POS_MASK)
#define GET_PADCFG_PAD_RGPIO3_IE                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,PADCFG_PAD_RGPIO3_IE_SHIFT,PADCFG_PAD_RGPIO3_IE_MASK)
#define SET_PADCFG_PAD_RGPIO3_IE(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,data,PADCFG_PAD_RGPIO3_IE_SHIFT,PADCFG_PAD_RGPIO3_IE_MASK)
#define GET_PADCFG_PAD_RGPIO3_DS                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,PADCFG_PAD_RGPIO3_DS_SHIFT,PADCFG_PAD_RGPIO3_DS_MASK)
#define SET_PADCFG_PAD_RGPIO3_DS(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,data,PADCFG_PAD_RGPIO3_DS_SHIFT,PADCFG_PAD_RGPIO3_DS_MASK)
#define GET_PADCFG_PAD_RGPIO3_PU                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,PADCFG_PAD_RGPIO3_PU_SHIFT,PADCFG_PAD_RGPIO3_PU_MASK)
#define SET_PADCFG_PAD_RGPIO3_PU(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,data,PADCFG_PAD_RGPIO3_PU_SHIFT,PADCFG_PAD_RGPIO3_PU_MASK)
#define GET_PADCFG_PAD_RGPIO3_PD                           saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,PADCFG_PAD_RGPIO3_PD_SHIFT,PADCFG_PAD_RGPIO3_PD_MASK)
#define SET_PADCFG_PAD_RGPIO3_PD(data)                     saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,data,PADCFG_PAD_RGPIO3_PD_SHIFT,PADCFG_PAD_RGPIO3_PD_MASK)
#define GET_PADCFG_PAD_RGPIO3_SLEW                         saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,PADCFG_PAD_RGPIO3_SLEW_SHIFT,PADCFG_PAD_RGPIO3_SLEW_MASK)
#define SET_PADCFG_PAD_RGPIO3_SLEW(data)                   saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,data,PADCFG_PAD_RGPIO3_SLEW_SHIFT,PADCFG_PAD_RGPIO3_SLEW_MASK)
#define GET_PADCFG_PAD_RGPIO3_SMT                          saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,PADCFG_PAD_RGPIO3_SMT_SHIFT,PADCFG_PAD_RGPIO3_SMT_MASK)
#define SET_PADCFG_PAD_RGPIO3_SMT(data)                    saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,data,PADCFG_PAD_RGPIO3_SMT_SHIFT,PADCFG_PAD_RGPIO3_SMT_MASK)
#define GET_PADCFG_PAD_RGPIO3_POS                          saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,PADCFG_PAD_RGPIO3_POS_SHIFT,PADCFG_PAD_RGPIO3_POS_MASK)
#define SET_PADCFG_PAD_RGPIO3_POS(data)                    saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_64_ADDR,data,PADCFG_PAD_RGPIO3_POS_SHIFT,PADCFG_PAD_RGPIO3_POS_MASK)
#define GET_PADCFG_PAD_RSTN_SMT                            saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_68_ADDR,PADCFG_PAD_RSTN_SMT_SHIFT,PADCFG_PAD_RSTN_SMT_MASK)
#define SET_PADCFG_PAD_RSTN_SMT(data)                      saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_68_ADDR,data,PADCFG_PAD_RSTN_SMT_SHIFT,PADCFG_PAD_RSTN_SMT_MASK)
#define GET_PADCFG_PAD_RSTN_POS                            saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_68_ADDR,PADCFG_PAD_RSTN_POS_SHIFT,PADCFG_PAD_RSTN_POS_MASK)
#define SET_PADCFG_PAD_RSTN_POS(data)                      saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_68_ADDR,data,PADCFG_PAD_RSTN_POS_SHIFT,PADCFG_PAD_RSTN_POS_MASK)
#define GET_PADCFG_PAD_RTC_DS                              saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_76_ADDR,PADCFG_PAD_RTC_DS_SHIFT,PADCFG_PAD_RTC_DS_MASK)
#define SET_PADCFG_PAD_RTC_DS(data)                        saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_76_ADDR,data,PADCFG_PAD_RTC_DS_SHIFT,PADCFG_PAD_RTC_DS_MASK)
#define GET_PADCFG_PAD_OSC_DS                              saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_84_ADDR,PADCFG_PAD_OSC_DS_SHIFT,PADCFG_PAD_OSC_DS_MASK)
#define SET_PADCFG_PAD_OSC_DS(data)                        saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_84_ADDR,data,PADCFG_PAD_OSC_DS_SHIFT,PADCFG_PAD_OSC_DS_MASK)
#define GET_PADCFG_PAD_GMAC0_MDC_SYSCON                    saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_88_ADDR,PADCFG_PAD_GMAC0_MDC_SYSCON_SHIFT,PADCFG_PAD_GMAC0_MDC_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_MDC_SYSCON(data)              saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_88_ADDR,data,PADCFG_PAD_GMAC0_MDC_SYSCON_SHIFT,PADCFG_PAD_GMAC0_MDC_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_MDIO_SYSCON                   saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_92_ADDR,PADCFG_PAD_GMAC0_MDIO_SYSCON_SHIFT,PADCFG_PAD_GMAC0_MDIO_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_MDIO_SYSCON(data)             saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_92_ADDR,data,PADCFG_PAD_GMAC0_MDIO_SYSCON_SHIFT,PADCFG_PAD_GMAC0_MDIO_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_RXD0_SYSCON                   saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_96_ADDR,PADCFG_PAD_GMAC0_RXD0_SYSCON_SHIFT,PADCFG_PAD_GMAC0_RXD0_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_RXD0_SYSCON(data)             saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_96_ADDR,data,PADCFG_PAD_GMAC0_RXD0_SYSCON_SHIFT,PADCFG_PAD_GMAC0_RXD0_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_RXD1_SYSCON                   saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_100_ADDR,PADCFG_PAD_GMAC0_RXD1_SYSCON_SHIFT,PADCFG_PAD_GMAC0_RXD1_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_RXD1_SYSCON(data)             saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_100_ADDR,data,PADCFG_PAD_GMAC0_RXD1_SYSCON_SHIFT,PADCFG_PAD_GMAC0_RXD1_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_RXD2_SYSCON                   saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_104_ADDR,PADCFG_PAD_GMAC0_RXD2_SYSCON_SHIFT,PADCFG_PAD_GMAC0_RXD2_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_RXD2_SYSCON(data)             saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_104_ADDR,data,PADCFG_PAD_GMAC0_RXD2_SYSCON_SHIFT,PADCFG_PAD_GMAC0_RXD2_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_RXD3_SYSCON                   saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_108_ADDR,PADCFG_PAD_GMAC0_RXD3_SYSCON_SHIFT,PADCFG_PAD_GMAC0_RXD3_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_RXD3_SYSCON(data)             saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_108_ADDR,data,PADCFG_PAD_GMAC0_RXD3_SYSCON_SHIFT,PADCFG_PAD_GMAC0_RXD3_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_RXDV_SYSCON                   saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_112_ADDR,PADCFG_PAD_GMAC0_RXDV_SYSCON_SHIFT,PADCFG_PAD_GMAC0_RXDV_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_RXDV_SYSCON(data)             saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_112_ADDR,data,PADCFG_PAD_GMAC0_RXDV_SYSCON_SHIFT,PADCFG_PAD_GMAC0_RXDV_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_RXC_SYSCON                    saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_116_ADDR,PADCFG_PAD_GMAC0_RXC_SYSCON_SHIFT,PADCFG_PAD_GMAC0_RXC_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_RXC_SYSCON(data)              saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_116_ADDR,data,PADCFG_PAD_GMAC0_RXC_SYSCON_SHIFT,PADCFG_PAD_GMAC0_RXC_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_TXD0_SYSCON                   saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_120_ADDR,PADCFG_PAD_GMAC0_TXD0_SYSCON_SHIFT,PADCFG_PAD_GMAC0_TXD0_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_TXD0_SYSCON(data)             saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_120_ADDR,data,PADCFG_PAD_GMAC0_TXD0_SYSCON_SHIFT,PADCFG_PAD_GMAC0_TXD0_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_TXD1_SYSCON                   saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_124_ADDR,PADCFG_PAD_GMAC0_TXD1_SYSCON_SHIFT,PADCFG_PAD_GMAC0_TXD1_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_TXD1_SYSCON(data)             saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_124_ADDR,data,PADCFG_PAD_GMAC0_TXD1_SYSCON_SHIFT,PADCFG_PAD_GMAC0_TXD1_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_TXD2_SYSCON                   saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_128_ADDR,PADCFG_PAD_GMAC0_TXD2_SYSCON_SHIFT,PADCFG_PAD_GMAC0_TXD2_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_TXD2_SYSCON(data)             saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_128_ADDR,data,PADCFG_PAD_GMAC0_TXD2_SYSCON_SHIFT,PADCFG_PAD_GMAC0_TXD2_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_TXD3_SYSCON                   saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_132_ADDR,PADCFG_PAD_GMAC0_TXD3_SYSCON_SHIFT,PADCFG_PAD_GMAC0_TXD3_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_TXD3_SYSCON(data)             saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_132_ADDR,data,PADCFG_PAD_GMAC0_TXD3_SYSCON_SHIFT,PADCFG_PAD_GMAC0_TXD3_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_TXEN_SYSCON                   saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_136_ADDR,PADCFG_PAD_GMAC0_TXEN_SYSCON_SHIFT,PADCFG_PAD_GMAC0_TXEN_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_TXEN_SYSCON(data)             saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_136_ADDR,data,PADCFG_PAD_GMAC0_TXEN_SYSCON_SHIFT,PADCFG_PAD_GMAC0_TXEN_SYSCON_MASK)
#define GET_PADCFG_PAD_GMAC0_TXC_SYSCON                    saif_get_reg(AON_IOMUX_CFG__SAIF__SYSCFG_140_ADDR,PADCFG_PAD_GMAC0_TXC_SYSCON_SHIFT,PADCFG_PAD_GMAC0_TXC_SYSCON_MASK)
#define SET_PADCFG_PAD_GMAC0_TXC_SYSCON(data)              saif_set_reg(AON_IOMUX_CFG__SAIF__SYSCFG_140_ADDR,data,PADCFG_PAD_GMAC0_TXC_SYSCON_SHIFT,PADCFG_PAD_GMAC0_TXC_SYSCON_MASK)
#define GET_PAD_GMAC0_RXC_FUNC_SEL                         saif_get_reg(AON_IOMUX_CFGSAIF__SYSCFG_144_ADDR,PAD_GMAC0_RXC_FUNC_SEL_SHIFT,PAD_GMAC0_RXC_FUNC_SEL_MASK)
#define SET_PAD_GMAC0_RXC_FUNC_SEL(data)                   saif_set_reg(AON_IOMUX_CFGSAIF__SYSCFG_144_ADDR,data,PAD_GMAC0_RXC_FUNC_SEL_SHIFT,PAD_GMAC0_RXC_FUNC_SEL_MASK)
