#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Apr  3 15:56:35 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/hdmi_test.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/hdmi_test.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/hdmi_test.v(line number: 23)] Analyzing module hdmi_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/hdmi_test.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/iic_dri.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/iic_dri.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms72xx_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms72xx_ctl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms72xx_ctl.v(line number: 22)] Analyzing module ms72xx_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms72xx_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms7200_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms7200_ctl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms7200_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms7210_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms7210_ctl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pattern_vg.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pattern_vg.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pattern_vg.v(line number: 22)] Analyzing module pattern_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pattern_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/sync_vg.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/sync_vg.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/sync_vg.v(line number: 34)] Analyzing module sync_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/sync_vg.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v successfully.
I: Module "hdmi_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.463s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/hdmi_test.v(line number: 23)] Elaborating module hdmi_test
I: Module instance {hdmi_test} parameter value:
    X_WIDTH = 4'b1100
    Y_WIDTH = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/hdmi_test.v(line number: 72)] Elaborating instance the_instance_name
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 119)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 122)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 123)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 124)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 125)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 126)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 127)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 128)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 129)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 130)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 134)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 135)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 136)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 137)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 138)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 139)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 140)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pango_hdmi_test/prj/ipcore/pll/pll.v(line number: 141)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/hdmi_test.v(line number: 79)] Elaborating instance ms72xx_ctl
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms72xx_ctl.v(line number: 22)] Elaborating module ms72xx_ctl
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms72xx_ctl.v(line number: 76)] Elaborating instance ms7200_ctl
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms7200_ctl.v(line number: 22)] Elaborating module ms7200_ctl
I: Module instance {hdmi_test.ms72xx_ctl.ms7200_ctl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms72xx_ctl.v(line number: 91)] Elaborating instance ms7210_ctl
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl
I: Module instance {hdmi_test.ms72xx_ctl.ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms72xx_ctl.v(line number: 129)] Elaborating instance iic_dri_rx
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_test.ms72xx_ctl.iic_dri_rx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/ms72xx_ctl.v(line number: 164)] Elaborating instance iic_dri_tx
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_test.ms72xx_ctl.iic_dri_tx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/hdmi_test.v(line number: 120)] Elaborating instance sync_vg
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/sync_vg.v(line number: 34)] Elaborating module sync_vg
I: Module instance {hdmi_test.sync_vg} parameter value:
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/hdmi_test.v(line number: 138)] Elaborating instance pattern_vg
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/pattern_vg.v(line number: 22)] Elaborating module pattern_vg
I: Module instance {hdmi_test.pattern_vg} parameter value:
    COCLOR_DEPP = 32'b00000000000000000000000000001000
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    H_ACT = 12'b011110000000
    V_ACT = 12'b010000111000
Executing : rtl-elaborate successfully. Time elapsed: 0.035s wall, 0.047s user + 0.000s system = 0.047s CPU (134.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.062s wall, 0.062s user + 0.000s system = 0.062s CPU (101.4%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.186s wall, 0.094s user + 0.078s system = 0.172s CPU (92.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (436.8%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (80.2%)

Start FSM inference.
I: FSM state_fsm[6:0] inferred.
I: FSM state_fsm[5:0] inferred.
I: FSM state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.034s wall, 0.031s user + 0.000s system = 0.031s CPU (92.5%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N45 (bmsWIDEMUX).
I: Constant propagation done on N52 (bmsWIDEMUX).
I: Constant propagation done on N58 (bmsWIDEMUX).
I: Constant propagation done on N66 (bmsWIDEMUX).
I: Constant propagation done on N73 (bmsWIDEMUX).
I: Constant propagation done on N80 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N142 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.041s wall, 0.031s user + 0.000s system = 0.031s CPU (75.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Apr  3 15:56:38 2024
Action compile: Peak memory pool usage is 140 MB
