Analysis & Synthesis report for bram
Sun Jul 07 11:20:00 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state
 11. State Machine - |data_translater|FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Source assignments for FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0|altsyncram_20q1:auto_generated
 19. Parameter Settings for User Entity Instance: VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER
 21. Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:PAUSE_COUNTER
 22. Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER
 23. Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset
 24. Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO
 25. Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:VIDEO_WRITE_MODE_SYNC
 26. Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:AUDIO_WRITE_MODE_SYNC
 27. Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:FIFO_FILL_COUNTER
 28. Parameter Settings for User Entity Instance: debug_clk_gen:DEBUG_CLK
 29. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 30. Parameter Settings for Inferred Entity Instance: FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "debug_clk_gen:DEBUG_CLK"
 33. Port Connectivity Checks: "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:FIFO_FILL_COUNTER"
 34. Port Connectivity Checks: "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:AUDIO_WRITE_MODE_SYNC"
 35. Port Connectivity Checks: "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO"
 36. Port Connectivity Checks: "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM"
 37. Port Connectivity Checks: "FSM_top:FSM_TOP|edge_detect:SPI_edge"
 38. Port Connectivity Checks: "FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER"
 39. Port Connectivity Checks: "FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:PAUSE_COUNTER"
 40. Port Connectivity Checks: "FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER"
 41. Port Connectivity Checks: "FSM_top:FSM_TOP|MODE_FSM:MODE_FSM"
 42. Port Connectivity Checks: "FSM_top:FSM_TOP"
 43. Port Connectivity Checks: "VGA_40MHz:clock_generation"
 44. Port Connectivity Checks: "dff_sync2:DATA_CLK"
 45. Signal Tap Logic Analyzer Settings
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Connections to In-System Debugging Instance "auto_signaltap_0"
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jul 07 11:20:00 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; bram                                        ;
; Top-level Entity Name           ; data_translater                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1257                                        ;
; Total pins                      ; 137                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,097,280                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; data_translater    ; bram               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Remove Duplicate Registers                                                      ; Off                ; On                 ;
; Analysis & Synthesis Message Level                                              ; High               ; Medium             ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/hex_display.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/hex_display.sv                                                         ;             ;
; ../testbench/top_FSM_startup.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv                                               ;             ;
; ../rtl/edgeDetect.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/edgeDetect.sv                                                          ;             ;
; ../rtl/dff_sync2.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/dff_sync2.sv                                                           ;             ;
; ../rtl/data_translater.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv                                                     ;             ;
; ../rtl/counter.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv                                                             ;             ;
; ../rtl/CALIBRATION_FSM.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/CALIBRATION_FSM.sv                                                     ;             ;
; ../rtl/params.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/params.sv                                                              ;             ;
; ../rtl/MODE_FSM.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv                                                            ;             ;
; ../rtl/DATA_FSM.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv                                                            ;             ;
; ../rtl/clk_gen.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv                                                             ;             ;
; ../rtl/VGA_top.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv                                                             ;             ;
; VGA_40MHz.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz.v                                                        ; VGA_40MHz   ;
; VGA_40MHz/VGA_40MHz_0002.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz/VGA_40MHz_0002.v                                         ; VGA_40MHz   ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                           ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                         ;             ;
; db/altsyncram_dl84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_dl84.tdf                                             ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/decode_dla.tdf                                                  ;             ;
; db/mux_mhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/mux_mhb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                         ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                      ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                              ;             ;
; db/cntr_l9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_l9i.tdf                                                    ;             ;
; db/cntr_24j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_24j.tdf                                                    ;             ;
; db/cntr_79i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_79i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                          ; altera_sld  ;
; db/ip/sldc089d141/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;             ;
; db/altsyncram_20q1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_20q1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 743                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 772                      ;
;     -- 7 input functions                    ; 2                        ;
;     -- 6 input functions                    ; 197                      ;
;     -- 5 input functions                    ; 129                      ;
;     -- 4 input functions                    ; 104                      ;
;     -- <=3 input functions                  ; 340                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 1257                     ;
;                                             ;                          ;
; I/O pins                                    ; 137                      ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 2097280                  ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 750                      ;
; Total fan-out                               ; 15274                    ;
; Average fan-out                             ; 5.94                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |data_translater                                                                                                                        ; 772 (1)             ; 1257 (25)                 ; 2097280           ; 0          ; 137  ; 0            ; |data_translater                                                                                                                                                                                                                                                                                                                                            ; data_translater                   ; work         ;
;    |FSM_top:FSM_TOP|                                                                                                                    ; 187 (0)             ; 239 (0)                   ; 128               ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP                                                                                                                                                                                                                                                                                                                            ; FSM_top                           ; work         ;
;       |DATA_FSM:DATA_FSM|                                                                                                               ; 78 (29)             ; 143 (32)                  ; 128               ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM                                                                                                                                                                                                                                                                                                          ; DATA_FSM                          ; work         ;
;          |counter:FIFO_FILL_COUNTER|                                                                                                    ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:FIFO_FILL_COUNTER                                                                                                                                                                                                                                                                                ; counter                           ; work         ;
;          |counter:VIDEO_WRITE_MODE_SYNC|                                                                                                ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:VIDEO_WRITE_MODE_SYNC                                                                                                                                                                                                                                                                            ; counter                           ; work         ;
;          |delay_reset:delay_reset|                                                                                                      ; 0 (0)               ; 81 (81)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset                                                                                                                                                                                                                                                                                  ; delay_reset                       ; work         ;
;          |sync_FIFO:SYNC_FIFO|                                                                                                          ; 26 (26)             ; 14 (14)                   ; 128               ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO                                                                                                                                                                                                                                                                                      ; sync_FIFO                         ; work         ;
;             |altsyncram:FIFO_rtl_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_20q1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0|altsyncram_20q1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_20q1                   ; work         ;
;       |MODE_FSM:MODE_FSM|                                                                                                               ; 108 (13)            ; 86 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|MODE_FSM:MODE_FSM                                                                                                                                                                                                                                                                                                          ; MODE_FSM                          ; work         ;
;          |counter:PAUSE_COUNTER|                                                                                                        ; 27 (27)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:PAUSE_COUNTER                                                                                                                                                                                                                                                                                    ; counter                           ; work         ;
;          |counter:SWITCH_MODE_COUNTER|                                                                                                  ; 34 (34)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER                                                                                                                                                                                                                                                                              ; counter                           ; work         ;
;          |counter:VGA_SYNC_COUNTER|                                                                                                     ; 34 (34)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER                                                                                                                                                                                                                                                                                 ; counter                           ; work         ;
;       |dff_sync2:DATA_WRITE_CLK|                                                                                                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|dff_sync2:DATA_WRITE_CLK                                                                                                                                                                                                                                                                                                   ; dff_sync2                         ; work         ;
;       |dff_sync2:DATA|                                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|dff_sync2:DATA                                                                                                                                                                                                                                                                                                             ; dff_sync2                         ; work         ;
;       |dff_sync2:SPI_CLK|                                                                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|dff_sync2:SPI_CLK                                                                                                                                                                                                                                                                                                          ; dff_sync2                         ; work         ;
;       |edge_detect:SPI_edge|                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|edge_detect:SPI_edge                                                                                                                                                                                                                                                                                                       ; edge_detect                       ; work         ;
;       |edge_detect:data_clk_edge|                                                                                                       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|FSM_top:FSM_TOP|edge_detect:data_clk_edge                                                                                                                                                                                                                                                                                                  ; edge_detect                       ; work         ;
;    |VGA_40MHz:clock_generation|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|VGA_40MHz:clock_generation                                                                                                                                                                                                                                                                                                                 ; VGA_40MHz                         ; VGA_40MHz    ;
;       |VGA_40MHz_0002:vga_40mhz_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst                                                                                                                                                                                                                                                                                   ; VGA_40MHz_0002                    ; VGA_40MHz    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                           ; altera_pll                        ; work         ;
;    |debug_clk_gen:DEBUG_CLK|                                                                                                            ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|debug_clk_gen:DEBUG_CLK                                                                                                                                                                                                                                                                                                                    ; debug_clk_gen                     ; work         ;
;    |dff_sync2:DATA_WRITE_CLK|                                                                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|dff_sync2:DATA_WRITE_CLK                                                                                                                                                                                                                                                                                                                   ; dff_sync2                         ; work         ;
;    |dff_sync2:SPI_CLK|                                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|dff_sync2:SPI_CLK                                                                                                                                                                                                                                                                                                                          ; dff_sync2                         ; work         ;
;    |hex_to_7segment:u0|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|hex_to_7segment:u0                                                                                                                                                                                                                                                                                                                         ; hex_to_7segment                   ; work         ;
;    |hex_to_7segment:u1|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|hex_to_7segment:u1                                                                                                                                                                                                                                                                                                                         ; hex_to_7segment                   ; work         ;
;    |hex_to_7segment:u2|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|hex_to_7segment:u2                                                                                                                                                                                                                                                                                                                         ; hex_to_7segment                   ; work         ;
;    |hex_to_7segment:u3|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|hex_to_7segment:u3                                                                                                                                                                                                                                                                                                                         ; hex_to_7segment                   ; work         ;
;    |hex_to_7segment:u4|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|hex_to_7segment:u4                                                                                                                                                                                                                                                                                                                         ; hex_to_7segment                   ; work         ;
;    |hex_to_7segment:u5|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|hex_to_7segment:u5                                                                                                                                                                                                                                                                                                                         ; hex_to_7segment                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 408 (2)             ; 865 (64)                  ; 2097152           ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 406 (0)             ; 801 (0)                   ; 2097152           ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 406 (68)            ; 801 (237)                 ; 2097152           ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 10 (0)              ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_dl84:auto_generated|                                                                                         ; 10 (0)              ; 3 (3)                     ; 2097152           ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dl84:auto_generated                                                                                                                                                 ; altsyncram_dl84                   ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dl84:auto_generated|decode_dla:decode2                                                                                                                              ; decode_dla                        ; work         ;
;                   |mux_mhb:mux3|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dl84:auto_generated|mux_mhb:mux3                                                                                                                                    ; mux_mhb                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 107 (107)           ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 41 (1)              ; 176 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 32 (0)              ; 160 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 32 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 137 (10)            ; 126 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_l9i:auto_generated|                                                                                             ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_l9i:auto_generated                                                             ; cntr_l9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_24j:auto_generated|                                                                                             ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_24j:auto_generated                                                                                      ; cntr_24j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_79i:auto_generated                                                                            ; cntr_79i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 94 (94)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |data_translater|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0|altsyncram_20q1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 1            ; 128          ; 1            ; 128     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dl84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 32           ; 65536        ; 32           ; 2097152 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |data_translater|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |data_translater|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |data_translater|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |data_translater|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |data_translater|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |data_translater|VGA_40MHz:clock_generation                                                                                                                                                                                                                                          ; VGA_40MHz.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state                                                                         ;
+------------------+----------+------------------+-----------------+-----------------+-------------+-----------------+----------------+------------+
; Name             ; state.XX ; state.EMPTY_FIFO ; state.RECEIVE_A ; state.RECEIVE_V ; state.PARSE ; state.FILL_FIFO ; state.WAIT_SPI ; state.IDLE ;
+------------------+----------+------------------+-----------------+-----------------+-------------+-----------------+----------------+------------+
; state.IDLE       ; 0        ; 0                ; 0               ; 0               ; 0           ; 0               ; 0              ; 0          ;
; state.WAIT_SPI   ; 0        ; 0                ; 0               ; 0               ; 0           ; 0               ; 1              ; 1          ;
; state.FILL_FIFO  ; 0        ; 0                ; 0               ; 0               ; 0           ; 1               ; 0              ; 1          ;
; state.PARSE      ; 0        ; 0                ; 0               ; 0               ; 1           ; 0               ; 0              ; 1          ;
; state.RECEIVE_V  ; 0        ; 0                ; 0               ; 1               ; 0           ; 0               ; 0              ; 1          ;
; state.RECEIVE_A  ; 0        ; 0                ; 1               ; 0               ; 0           ; 0               ; 0              ; 1          ;
; state.EMPTY_FIFO ; 0        ; 1                ; 0               ; 0               ; 0           ; 0               ; 0              ; 1          ;
; state.XX         ; 1        ; 0                ; 0               ; 0               ; 0           ; 0               ; 0              ; 1          ;
+------------------+----------+------------------+-----------------+-----------------+-------------+-----------------+----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |data_translater|FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state                                                                                                                        ;
+--------------------------+----------+------------------------+------------------------+-------------------------+--------------------------+-------------------+-------------------+------------+
; Name                     ; state.XX ; state.READ_B2_WRITE_B1 ; state.READ_B1_WRITE_B2 ; state.PAUSE_SCREEN_SYNC ; state.PAUSE_SCREEN_ASYNC ; state.BADAPPLE_OS ; state.VGA_STARTUP ; state.IDLE ;
+--------------------------+----------+------------------------+------------------------+-------------------------+--------------------------+-------------------+-------------------+------------+
; state.IDLE               ; 0        ; 0                      ; 0                      ; 0                       ; 0                        ; 0                 ; 0                 ; 0          ;
; state.VGA_STARTUP        ; 0        ; 0                      ; 0                      ; 0                       ; 0                        ; 0                 ; 1                 ; 1          ;
; state.BADAPPLE_OS        ; 0        ; 0                      ; 0                      ; 0                       ; 0                        ; 1                 ; 0                 ; 1          ;
; state.PAUSE_SCREEN_ASYNC ; 0        ; 0                      ; 0                      ; 0                       ; 1                        ; 0                 ; 0                 ; 1          ;
; state.PAUSE_SCREEN_SYNC  ; 0        ; 0                      ; 0                      ; 1                       ; 0                        ; 0                 ; 0                 ; 1          ;
; state.READ_B1_WRITE_B2   ; 0        ; 0                      ; 1                      ; 0                       ; 0                        ; 0                 ; 0                 ; 1          ;
; state.READ_B2_WRITE_B1   ; 0        ; 1                      ; 0                      ; 0                       ; 0                        ; 0                 ; 0                 ; 1          ;
; state.XX                 ; 1        ; 0                      ; 0                      ; 0                       ; 0                        ; 0                 ; 0                 ; 1          ;
+--------------------------+----------+------------------------+------------------------+-------------------------+--------------------------+-------------------+-------------------+------------+


+--------------------------------------------------------------------------+
; Registers Removed During Synthesis                                       ;
+-----------------------------------------------------+--------------------+
; Register name                                       ; Reason for Removal ;
+-----------------------------------------------------+--------------------+
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.RECEIVE_A   ; Lost fanout        ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.BADAPPLE_OS ; Lost fanout        ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state~2           ; Lost fanout        ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state~3           ; Lost fanout        ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state~4           ; Lost fanout        ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state~2           ; Lost fanout        ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state~3           ; Lost fanout        ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state~4           ; Lost fanout        ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state~5           ; Lost fanout        ;
; Total Number of Removed Registers = 9               ;                    ;
+-----------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1257  ;
; Number of registers using Synchronous Clear  ; 313   ;
; Number of registers using Synchronous Load   ; 161   ;
; Number of registers using Asynchronous Clear ; 435   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 647   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|delayed_rst                                                                                                                                                                                                                                                           ; 18      ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[79]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[78]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[77]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[76]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[75]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[74]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[73]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[72]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[71]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[70]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[69]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[68]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[67]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[66]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[65]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[64]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[63]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[62]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[61]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[60]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[59]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[58]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[57]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[56]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[55]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[54]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[53]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[52]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[51]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[50]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[49]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[48]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[47]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[46]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[45]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[44]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[43]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[42]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[41]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[40]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[39]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[38]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[37]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[36]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[35]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[34]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[33]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[32]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[31]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[30]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[29]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[28]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[27]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[26]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[25]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[24]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[23]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[22]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[21]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[20]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[19]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[18]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[17]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[16]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[15]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[14]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[13]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[12]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[11]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[10]                                                                                                                                                                                                                                                         ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[9]                                                                                                                                                                                                                                                          ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[8]                                                                                                                                                                                                                                                          ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[7]                                                                                                                                                                                                                                                          ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[6]                                                                                                                                                                                                                                                          ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[5]                                                                                                                                                                                                                                                          ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[4]                                                                                                                                                                                                                                                          ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[3]                                                                                                                                                                                                                                                          ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[2]                                                                                                                                                                                                                                                          ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[1]                                                                                                                                                                                                                                                          ; 1       ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[0]                                                                                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 100                                                                                                                                                                                                                                                                                        ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                            ;
+---------------------------------------------------------------+------------------------------------------------------------------+------+
; Register Name                                                 ; Megafunction                                                     ; Type ;
+---------------------------------------------------------------+------------------------------------------------------------------+------+
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|dout[0] ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|FIFO_rtl_0 ; RAM  ;
+---------------------------------------------------------------+------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[2]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|fill_FIFO                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |data_translater|debug_clk_gen:DEBUG_CLK|clk_counter[22]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|DATA_HEADER_XNOR_BUFF[6]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|DATA_HEADER_BUFF[7]                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:FIFO_FILL_COUNTER|count[5]     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |data_translater|FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:VIDEO_WRITE_MODE_SYNC|count[4] ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |data_translater|FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER|count[11]  ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |data_translater|FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER|count[19]     ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |data_translater|FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:PAUSE_COUNTER|count[10]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0|altsyncram_20q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                          ;
+--------------------------------------+------------------------+---------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                        ;
; fractional_vco_multiplier            ; true                   ; String                                                        ;
; pll_type                             ; General                ; String                                                        ;
; pll_subtype                          ; General                ; String                                                        ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                ;
; operation_mode                       ; direct                 ; String                                                        ;
; deserialization_factor               ; 4                      ; Signed Integer                                                ;
; data_rate                            ; 0                      ; Signed Integer                                                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                ;
; output_clock_frequency0              ; 40.000000 MHz          ; String                                                        ;
; phase_shift0                         ; 0 ps                   ; String                                                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency1              ; 1.000000 MHz           ; String                                                        ;
; phase_shift1                         ; 0 ps                   ; String                                                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                        ;
; phase_shift2                         ; 0 ps                   ; String                                                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                        ;
; phase_shift3                         ; 0 ps                   ; String                                                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                        ;
; phase_shift4                         ; 0 ps                   ; String                                                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                        ;
; phase_shift5                         ; 0 ps                   ; String                                                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                        ;
; phase_shift6                         ; 0 ps                   ; String                                                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                        ;
; phase_shift7                         ; 0 ps                   ; String                                                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                        ;
; phase_shift8                         ; 0 ps                   ; String                                                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                        ;
; phase_shift9                         ; 0 ps                   ; String                                                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                        ;
; phase_shift10                        ; 0 ps                   ; String                                                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                        ;
; phase_shift11                        ; 0 ps                   ; String                                                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                        ;
; phase_shift12                        ; 0 ps                   ; String                                                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                        ;
; phase_shift13                        ; 0 ps                   ; String                                                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                        ;
; phase_shift14                        ; 0 ps                   ; String                                                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                        ;
; phase_shift15                        ; 0 ps                   ; String                                                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                        ;
; phase_shift16                        ; 0 ps                   ; String                                                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                        ;
; phase_shift17                        ; 0 ps                   ; String                                                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                ;
; clock_name_0                         ;                        ; String                                                        ;
; clock_name_1                         ;                        ; String                                                        ;
; clock_name_2                         ;                        ; String                                                        ;
; clock_name_3                         ;                        ; String                                                        ;
; clock_name_4                         ;                        ; String                                                        ;
; clock_name_5                         ;                        ; String                                                        ;
; clock_name_6                         ;                        ; String                                                        ;
; clock_name_7                         ;                        ; String                                                        ;
; clock_name_8                         ;                        ; String                                                        ;
; clock_name_global_0                  ; false                  ; String                                                        ;
; clock_name_global_1                  ; false                  ; String                                                        ;
; clock_name_global_2                  ; false                  ; String                                                        ;
; clock_name_global_3                  ; false                  ; String                                                        ;
; clock_name_global_4                  ; false                  ; String                                                        ;
; clock_name_global_5                  ; false                  ; String                                                        ;
; clock_name_global_6                  ; false                  ; String                                                        ;
; clock_name_global_7                  ; false                  ; String                                                        ;
; clock_name_global_8                  ; false                  ; String                                                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                ;
; m_cnt_bypass_en                      ; false                  ; String                                                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                ;
; n_cnt_bypass_en                      ; false                  ; String                                                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en0                     ; false                  ; String                                                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en1                     ; false                  ; String                                                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en2                     ; false                  ; String                                                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en3                     ; false                  ; String                                                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en4                     ; false                  ; String                                                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en5                     ; false                  ; String                                                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en6                     ; false                  ; String                                                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en7                     ; false                  ; String                                                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en8                     ; false                  ; String                                                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en9                     ; false                  ; String                                                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en10                    ; false                  ; String                                                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en11                    ; false                  ; String                                                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en12                    ; false                  ; String                                                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en13                    ; false                  ; String                                                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en14                    ; false                  ; String                                                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en15                    ; false                  ; String                                                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en16                    ; false                  ; String                                                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en17                    ; false                  ; String                                                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                ;
; pll_slf_rst                          ; false                  ; String                                                        ;
; pll_bw_sel                           ; low                    ; String                                                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                        ;
; mimic_fbclk_type                     ; gclk                   ; String                                                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                        ;
+--------------------------------------+------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER ;
+----------------+----------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                ;
+----------------+----------------------------------+-----------------------------------------------------+
; THRESHOLD      ; 39790080                         ; Signed Integer                                      ;
; COUNT_WIDTH    ; 26                               ; Signed Integer                                      ;
; ENABLE_ON_TIME ; 00000000000000000000000000000001 ; Unsigned Binary                                     ;
+----------------+----------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:PAUSE_COUNTER ;
+----------------+--------+----------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                       ;
+----------------+--------+----------------------------------------------------------------------------+
; THRESHOLD      ; 663168 ; Signed Integer                                                             ;
; COUNT_WIDTH    ; 20     ; Signed Integer                                                             ;
; ENABLE_ON_TIME ; 1      ; Unsigned Binary                                                            ;
+----------------+--------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; THRESHOLD      ; 39790080 ; Signed Integer                                                                 ;
; COUNT_WIDTH    ; 26       ; Signed Integer                                                                 ;
; ENABLE_ON_TIME ; 1        ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 80    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DEPTH          ; 128   ; Signed Integer                                                            ;
; DWIDTH         ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:VIDEO_WRITE_MODE_SYNC ;
+----------------+----------------------------------+----------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                     ;
+----------------+----------------------------------+----------------------------------------------------------+
; THRESHOLD      ; 23                               ; Signed Integer                                           ;
; COUNT_WIDTH    ; 5                                ; Signed Integer                                           ;
; ENABLE_ON_TIME ; 00000000000000000000000000000000 ; Unsigned Binary                                          ;
+----------------+----------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:AUDIO_WRITE_MODE_SYNC ;
+----------------+----------------------------------+----------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                     ;
+----------------+----------------------------------+----------------------------------------------------------+
; THRESHOLD      ; 1000                             ; Signed Integer                                           ;
; COUNT_WIDTH    ; 10                               ; Signed Integer                                           ;
; ENABLE_ON_TIME ; 00000000000000000000000000000000 ; Unsigned Binary                                          ;
+----------------+----------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:FIFO_FILL_COUNTER ;
+----------------+----------------------------------+------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                 ;
+----------------+----------------------------------+------------------------------------------------------+
; THRESHOLD      ; 400                              ; Signed Integer                                       ;
; COUNT_WIDTH    ; 9                                ; Signed Integer                                       ;
; ENABLE_ON_TIME ; 00000000000000000000000000000000 ; Unsigned Binary                                      ;
+----------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug_clk_gen:DEBUG_CLK ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; divisor        ; 128   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 32                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 32                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 65536                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 65536                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 126                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 32                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                          ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_20q1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                           ;
; Entity Instance                           ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 1                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debug_clk_gen:DEBUG_CLK"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk_debug ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:FIFO_FILL_COUNTER" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:AUDIO_WRITE_MODE_SYNC"                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; enable_signal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM"                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; audio_data_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_top:FSM_TOP|edge_detect:SPI_edge"                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; falling_edge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:PAUSE_COUNTER" ;
+--------+-------+----------+---------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                 ;
+--------+-------+----------+---------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                            ;
+--------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                               ;
+--------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_top:FSM_TOP|MODE_FSM:MODE_FSM"                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; read_bank1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_bank2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_startup_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pause_en       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_top:FSM_TOP"                                                                                   ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; SPI_clk_rising_edge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_40MHz:clock_generation"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dff_sync2:DATA_CLK"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 32                  ; 32               ; 65536        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 301                         ;
;     CLR               ; 81                          ;
;     ENA               ; 36                          ;
;     ENA SCLR          ; 111                         ;
;     SCLR              ; 41                          ;
;     SLD               ; 1                           ;
;     plain             ; 31                          ;
; arriav_lcell_comb     ; 279                         ;
;     arith             ; 128                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 127                         ;
;     normal            ; 151                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 57                          ;
;         5 data inputs ; 23                          ;
;         6 data inputs ; 37                          ;
; boundary_port         ; 170                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                     ;
+--------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+---------+
; Name                                                               ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                  ; Details ;
+--------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+---------+
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|FIFO_read_en                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|FIFO_read_en                     ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|FIFO_read_en                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|FIFO_read_en                     ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|FIFO_write_en                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|FIFO_write_en                    ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|FIFO_write_en                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|FIFO_write_en                    ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.EMPTY_FIFO                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.EMPTY_FIFO                 ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.EMPTY_FIFO                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.EMPTY_FIFO                 ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.FILL_FIFO                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.FILL_FIFO                  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.FILL_FIFO                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.FILL_FIFO                  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.IDLE                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.IDLE~_wirecell             ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.IDLE                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.IDLE~_wirecell             ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.PARSE                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.PARSE                      ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.PARSE                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.PARSE                      ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.RECEIVE_A                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.RECEIVE_A                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.RECEIVE_V                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.RECEIVE_V                  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.RECEIVE_V                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.RECEIVE_V                  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.WAIT_SPI                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.WAIT_SPI                   ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.WAIT_SPI                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.WAIT_SPI                   ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.XX                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.XX                         ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.XX                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|state.XX                         ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[0]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[0]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[1]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[1]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[2]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[2]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[3]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[3]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[4]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[4]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[5]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[5]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[6]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[6]  ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[0] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[0] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[1] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[1] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[2] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[2] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[3] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[3] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[4] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[4] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[5] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[5] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[6] ; N/A     ;
; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[6] ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.BADAPPLE_OS                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.BADAPPLE_OS                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.IDLE                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.IDLE~_wirecell             ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.IDLE                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.IDLE~_wirecell             ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_ASYNC         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_ASYNC         ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_ASYNC         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_ASYNC         ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_SYNC          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_SYNC          ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_SYNC          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_SYNC          ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.READ_B1_WRITE_B2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.READ_B1_WRITE_B2           ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.READ_B1_WRITE_B2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.READ_B1_WRITE_B2           ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.READ_B2_WRITE_B1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.READ_B2_WRITE_B1           ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.READ_B2_WRITE_B1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.READ_B2_WRITE_B1           ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.VGA_STARTUP                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.VGA_STARTUP                ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.VGA_STARTUP                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.VGA_STARTUP                ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.XX                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.XX                         ; N/A     ;
; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.XX                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|state.XX                         ; N/A     ;
; debug_clk_gen:DEBUG_CLK|clk_debug                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; debug_clk_gen:DEBUG_CLK|clk_debug                                  ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
+--------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jul 07 11:19:21 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bad_apple -c bram
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/hex_display.sv
    Info (12023): Found entity 1: hex_to_7segment File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/hex_display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/testbench/top_fsm_startup.sv
    Info (12023): Found entity 1: FSM_top File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/edgedetect.sv
    Info (12023): Found entity 1: edge_detect File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/edgeDetect.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/dff_sync2.sv
    Info (12023): Found entity 1: dff_sync2 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/dff_sync2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/data_translater.sv
    Info (12023): Found entity 1: data_translater File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/calibration_fsm.sv
    Info (12023): Found entity 1: CALIBRATION_FSM File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/CALIBRATION_FSM.sv Line: 4
    Info (12023): Found entity 2: data_select File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/CALIBRATION_FSM.sv Line: 125
    Info (12023): Found entity 3: sync_FIFO File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/CALIBRATION_FSM.sv Line: 213
Info (12021): Found 0 design units, including 0 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/params.sv
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/mode_fsm.sv
    Info (12023): Found entity 1: MODE_FSM File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/data_fsm.sv
    Info (12023): Found entity 1: DATA_FSM File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 15
    Info (12023): Found entity 2: delay_reset File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 256
Info (12021): Found 2 design units, including 2 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/video_bank.sv
    Info (12023): Found entity 1: video_bank File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 7
    Info (12023): Found entity 2: video_bank_FSM File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 136
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/badapple_top.sv
    Info (12023): Found entity 1: badApple_top File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/screenpositiontracker.sv
    Info (12023): Found entity 1: screenPositionTracker File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/screenPositionTracker.sv Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/clk_gen.sv
    Info (12023): Found entity 1: clk_en_gen File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv Line: 8
    Info (12023): Found entity 2: hsync_gen File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv Line: 51
    Info (12023): Found entity 3: vsync_gen File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv Line: 88
    Info (12023): Found entity 4: debug_clk_gen File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv Line: 132
    Info (12023): Found entity 5: clock_mux File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv Line: 158
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/video_top.sv
    Info (12023): Found entity 1: video_top File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/video_mem_top.sv
    Info (12023): Found entity 1: video_mem_top File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_mem_top.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/videoram.sv
    Info (12023): Found entity 1: videoRam File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 4
    Info (12023): Found entity 2: single_clk_ram File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/vga_top.sv
    Info (12023): Found entity 1: VGA_top File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file vga_40mhz.v
    Info (12023): Found entity 1: VGA_40MHz File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_40mhz/vga_40mhz_0002.v
    Info (12023): Found entity 1: VGA_40MHz_0002 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz/VGA_40MHz_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(25): created implicit net for "SPI_clk" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 25
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(32): created implicit net for "data_write_clk" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 32
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(39): created implicit net for "MISO" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(52): created implicit net for "switch_mode" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 52
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(53): created implicit net for "start_data_FSM" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 53
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(54): created implicit net for "read_bank1" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 54
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(55): created implicit net for "read_bank2" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 55
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(56): created implicit net for "VGA_startup_en" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 56
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(57): created implicit net for "pause_en" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 57
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(65): created implicit net for "SPI_clk_falling_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 65
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(73): created implicit net for "data_clk_falling_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 73
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(91): created implicit net for "audio_data_ready" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 91
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(28): created implicit net for "reset" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 28
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(29): created implicit net for "init" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 29
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(30): created implicit net for "vid_start" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 30
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(42): created implicit net for "CLK_40" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 42
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(52): created implicit net for "data_clk" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 52
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(60): created implicit net for "locked" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 60
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(78): created implicit net for "received_bit" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 78
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(79): created implicit net for "video_data_ready" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 79
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(80): created implicit net for "SPI_clk_rising_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 80
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(81): created implicit net for "data_clk_rising_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 81
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(89): created implicit net for "clk_debug" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 89
Warning (10236): Verilog HDL Implicit Net warning at DATA_FSM.sv(196): created implicit net for "delayed_rst" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 196
Warning (10236): Verilog HDL Implicit Net warning at video_bank.sv(100): created implicit net for "write_en" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 100
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(38): created implicit net for "init" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 38
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(115): created implicit net for "start_req" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 115
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(118): created implicit net for "phase_cal_en" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 118
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(119): created implicit net for "VGA_sync_en" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 119
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(120): created implicit net for "pause_en" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 120
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(132): created implicit net for "video_data_ready" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 132
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(133): created implicit net for "audio_data_ready" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 133
Warning (10236): Verilog HDL Implicit Net warning at video_top.sv(75): created implicit net for "pixel_data_out" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_top.sv Line: 75
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(210): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 210
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(211): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 211
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(212): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 212
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(213): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 213
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(214): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 214
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(215): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 215
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(216): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 216
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(217): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 217
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(218): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 218
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(219): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 219
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(220): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 220
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(221): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 221
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(222): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 222
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(223): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 223
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(224): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 224
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(31): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 31
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(32): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 32
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(33): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 33
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(34): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 34
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(35): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 35
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(36): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 36
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(37): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 37
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(38): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 38
Info (12127): Elaborating entity "data_translater" for the top level hierarchy
Warning (10034): Output port "GPIO_1[39..5]" at data_translater.sv(8) has no driver File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
Warning (10034): Output port "LEDR" at data_translater.sv(9) has no driver File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 9
Info (12128): Elaborating entity "dff_sync2" for hierarchy "dff_sync2:SPI_CLK" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 46
Info (12128): Elaborating entity "VGA_40MHz" for hierarchy "VGA_40MHz:clock_generation" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 61
Info (12128): Elaborating entity "VGA_40MHz_0002" for hierarchy "VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz/VGA_40MHz_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz/VGA_40MHz_0002.v Line: 88
Info (12133): Instantiated megafunction "VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz/VGA_40MHz_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "FSM_top" for hierarchy "FSM_top:FSM_TOP" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 83
Info (12128): Elaborating entity "MODE_FSM" for hierarchy "FSM_top:FSM_TOP|MODE_FSM:MODE_FSM" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at MODE_FSM.sv(32): object "OS_done" assigned a value but never read File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 32
Warning (10270): Verilog HDL Case Statement warning at MODE_FSM.sv(50): incomplete case statement has no default case item File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 50
Info (10264): Verilog HDL Case Statement information at MODE_FSM.sv(50): all case item expressions in this case statement are onehot File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 50
Info (10264): Verilog HDL Case Statement information at MODE_FSM.sv(88): all case item expressions in this case statement are onehot File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 88
Info (12128): Elaborating entity "counter" for hierarchy "FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 131
Warning (10230): Verilog HDL assignment warning at counter.sv(22): truncated value with size 32 to match size of target (26) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv Line: 22
Info (12128): Elaborating entity "counter" for hierarchy "FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:PAUSE_COUNTER" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 145
Warning (10230): Verilog HDL assignment warning at counter.sv(22): truncated value with size 32 to match size of target (20) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv Line: 22
Info (12128): Elaborating entity "counter" for hierarchy "FSM_top:FSM_TOP|MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 156
Warning (10230): Verilog HDL assignment warning at counter.sv(22): truncated value with size 32 to match size of target (26) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv Line: 22
Info (12128): Elaborating entity "edge_detect" for hierarchy "FSM_top:FSM_TOP|edge_detect:SPI_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 66
Info (12128): Elaborating entity "DATA_FSM" for hierarchy "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 97
Warning (10036): Verilog HDL or VHDL warning at DATA_FSM.sv(86): object "cmd_bit_count" assigned a value but never read File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 86
Warning (10270): Verilog HDL Case Statement warning at DATA_FSM.sv(101): incomplete case statement has no default case item File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 101
Info (10264): Verilog HDL Case Statement information at DATA_FSM.sv(101): all case item expressions in this case statement are onehot File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 101
Info (10264): Verilog HDL Case Statement information at DATA_FSM.sv(142): all case item expressions in this case statement are onehot File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 142
Info (12128): Elaborating entity "delay_reset" for hierarchy "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|delay_reset:delay_reset" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 197
Info (12128): Elaborating entity "sync_FIFO" for hierarchy "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 220
Warning (10230): Verilog HDL assignment warning at CALIBRATION_FSM.sv(241): truncated value with size 32 to match size of target (7) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/CALIBRATION_FSM.sv Line: 241
Warning (10230): Verilog HDL assignment warning at CALIBRATION_FSM.sv(249): truncated value with size 32 to match size of target (7) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/CALIBRATION_FSM.sv Line: 249
Info (12128): Elaborating entity "counter" for hierarchy "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:VIDEO_WRITE_MODE_SYNC" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 231
Warning (10230): Verilog HDL assignment warning at counter.sv(22): truncated value with size 32 to match size of target (5) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv Line: 22
Info (12128): Elaborating entity "counter" for hierarchy "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:AUDIO_WRITE_MODE_SYNC" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 240
Warning (10230): Verilog HDL assignment warning at counter.sv(22): truncated value with size 32 to match size of target (10) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv Line: 22
Info (12128): Elaborating entity "counter" for hierarchy "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|counter:FIFO_FILL_COUNTER" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 250
Warning (10230): Verilog HDL assignment warning at counter.sv(22): truncated value with size 32 to match size of target (9) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv Line: 22
Info (12128): Elaborating entity "debug_clk_gen" for hierarchy "debug_clk_gen:DEBUG_CLK" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 90
Info (12128): Elaborating entity "hex_to_7segment" for hierarchy "hex_to_7segment:u0" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 118
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dl84.tdf
    Info (12023): Found entity 1: altsyncram_dl84 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_dl84.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/decode_dla.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mhb.tdf
    Info (12023): Found entity 1: mux_mhb File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/mux_mhb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_l9i.tdf
    Info (12023): Found entity 1: cntr_l9i File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_l9i.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_24j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf
    Info (12023): Found entity 1: cntr_79i File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_79i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.07.07.11:19:46 Progress: Loading sldc089d141/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc089d141/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|FIFO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0"
Info (12133): Instantiated megafunction "FSM_top:FSM_TOP|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20q1.tdf
    Info (12023): Found entity 1: altsyncram_20q1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_20q1.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_1[5]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[6]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[7]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[8]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[9]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[10]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[11]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[12]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[13]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[14]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[15]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[16]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[17]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[18]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[19]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[20]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[21]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[22]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[23]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[24]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[25]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[26]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[27]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[28]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[29]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[30]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[31]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[32]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[33]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[34]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[35]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[36]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[37]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[38]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "GPIO_1[39]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 8
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 9
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 9
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 9
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 9
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 9
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 9
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 9
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 9
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 9
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 9
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/output_files/bram.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 39 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 4
    Warning (15610): No output dependent on input pin "GPIO_0[2]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[3]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[4]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[5]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[6]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[7]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[8]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[9]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[10]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[11]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[12]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[13]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[14]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[15]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[16]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[17]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[18]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[19]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[20]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[21]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[22]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[23]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[24]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[25]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[26]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[27]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[28]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[29]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[30]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[31]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[32]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[33]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[34]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[35]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[36]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[37]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[38]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
    Warning (15610): No output dependent on input pin "GPIO_0[39]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 7
Info (21057): Implemented 2026 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 93 output pins
    Info (21061): Implemented 1625 logic cells
    Info (21064): Implemented 257 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings
    Info: Peak virtual memory: 4989 megabytes
    Info: Processing ended: Sun Jul 07 11:20:00 2024
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/output_files/bram.map.smsg.


