<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : intr_status3</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : intr_status3</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t.html">Register Group : Interrupt and Status Registers - ALT_NAND_STAT</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Interrupt status register for bank 3</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_TIME_OUT">ALT_NAND_STAT_INTR_STAT3_TIME_OUT</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LD_COMP">ALT_NAND_STAT_INTR_STAT3_LD_COMP</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_COMP">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_INT_ACT">ALT_NAND_STAT_INTR_STAT3_INT_ACT</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_RST_COMP">ALT_NAND_STAT_INTR_STAT3_RST_COMP</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC</a> </td></tr>
<tr>
<td align="left">[31:16] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ecc_uncor_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp95ff8c7a13e432e30261a9ebe472fe2c"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR"></a></p>
<p>Ecc logic detected uncorrectable error while reading data from flash device.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab87d995635c5c3c7c310cc80d5023ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gab87d995635c5c3c7c310cc80d5023ebd">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab87d995635c5c3c7c310cc80d5023ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c18d98fe04ed5691fcf183997d92806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga3c18d98fe04ed5691fcf183997d92806">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3c18d98fe04ed5691fcf183997d92806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38e4023cf8b162773e0fcb1747f406b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaf38e4023cf8b162773e0fcb1747f406b">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf38e4023cf8b162773e0fcb1747f406b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4488befc0bfd1a9f605ee9741650618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gab4488befc0bfd1a9f605ee9741650618">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gab4488befc0bfd1a9f605ee9741650618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49d9987819ee74985a9be0bec8927134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga49d9987819ee74985a9be0bec8927134">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga49d9987819ee74985a9be0bec8927134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6b90c866e6668e80b146b764f5e56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga3e6b90c866e6668e80b146b764f5e56d">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3e6b90c866e6668e80b146b764f5e56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515ee12d63b4c36f4abe9dc7c3697bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga515ee12d63b4c36f4abe9dc7c3697bdd">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga515ee12d63b4c36f4abe9dc7c3697bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2201cd69184ae01500aac257f3e3aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gac2201cd69184ae01500aac257f3e3aa2">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gac2201cd69184ae01500aac257f3e3aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : dma_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0c3fb017d57ab31d41845ddf44c58088"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP"></a></p>
<p>Not implemented.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabf368caf185cec220deb5e23b4062f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gabf368caf185cec220deb5e23b4062f9d">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabf368caf185cec220deb5e23b4062f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b287c84a5d9088ee982152238f1229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga30b287c84a5d9088ee982152238f1229">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga30b287c84a5d9088ee982152238f1229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae70e644b664b0a10e77709f1767f7ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gae70e644b664b0a10e77709f1767f7ec9">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae70e644b664b0a10e77709f1767f7ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3af357312b773ad76679bebe656268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga0d3af357312b773ad76679bebe656268">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga0d3af357312b773ad76679bebe656268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151720adf03973a0a6d20705e4806e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga151720adf03973a0a6d20705e4806e74">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga151720adf03973a0a6d20705e4806e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ceffaae99c51b2e10702210855b4d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga7ceffaae99c51b2e10702210855b4d3d">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7ceffaae99c51b2e10702210855b4d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2baac78a769700048711d7b52bfe88e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga2baac78a769700048711d7b52bfe88e0">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga2baac78a769700048711d7b52bfe88e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559e6bab0adb8c1a691333ba0ae28dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga559e6bab0adb8c1a691333ba0ae28dbf">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga559e6bab0adb8c1a691333ba0ae28dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : time_out </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4fd198c2e22d23f0837a2c61e9a094b0"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_TIME_OUT"></a></p>
<p>Watchdog timer has triggered in the controller due to one of the reasons like device not responding or controller state machine did not get back to idle</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3fe590fada8042a27795649361139979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga3fe590fada8042a27795649361139979">ALT_NAND_STAT_INTR_STAT3_TIME_OUT_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3fe590fada8042a27795649361139979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2c6d6e430f4c3a104eb4640f8fdee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga8f2c6d6e430f4c3a104eb4640f8fdee5">ALT_NAND_STAT_INTR_STAT3_TIME_OUT_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8f2c6d6e430f4c3a104eb4640f8fdee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb498bc194833e6537135a9da850d3de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gafb498bc194833e6537135a9da850d3de">ALT_NAND_STAT_INTR_STAT3_TIME_OUT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafb498bc194833e6537135a9da850d3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b53c30cabf34236425159fc9a814e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga16b53c30cabf34236425159fc9a814e2">ALT_NAND_STAT_INTR_STAT3_TIME_OUT_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga16b53c30cabf34236425159fc9a814e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff4378787bde7e6ffb43bb435829e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga3ff4378787bde7e6ffb43bb435829e73">ALT_NAND_STAT_INTR_STAT3_TIME_OUT_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga3ff4378787bde7e6ffb43bb435829e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b5049a1042ac37725389a2a8b38e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaa6b5049a1042ac37725389a2a8b38e93">ALT_NAND_STAT_INTR_STAT3_TIME_OUT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa6b5049a1042ac37725389a2a8b38e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39e835f2882917622e16e0820d8a5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gab39e835f2882917622e16e0820d8a5b3">ALT_NAND_STAT_INTR_STAT3_TIME_OUT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gab39e835f2882917622e16e0820d8a5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa08bb8561855b1204486870add5eb88b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaa08bb8561855b1204486870add5eb88b">ALT_NAND_STAT_INTR_STAT3_TIME_OUT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gaa08bb8561855b1204486870add5eb88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfbfed102755dfce95110c9b0bc222818"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL"></a></p>
<p>Program failure occurred in the device on issuance of a program command. err_block_addr and err_page_addr contain the block address and page address that failed program operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac5842dfc32611dde02167f766babc335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gac5842dfc32611dde02167f766babc335">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac5842dfc32611dde02167f766babc335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff053a1c64d3bdeaed0955258fe3bd76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaff053a1c64d3bdeaed0955258fe3bd76">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaff053a1c64d3bdeaed0955258fe3bd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67b76ef24c1176846391cafdf730ce8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga67b76ef24c1176846391cafdf730ce8d">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga67b76ef24c1176846391cafdf730ce8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb8ebb52e866430adaf632aa4ccb116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga9cb8ebb52e866430adaf632aa4ccb116">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga9cb8ebb52e866430adaf632aa4ccb116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga848d0a2771ba711d1f231e1c67491072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga848d0a2771ba711d1f231e1c67491072">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga848d0a2771ba711d1f231e1c67491072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04e8fca8548c26a677af603bc547d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gab04e8fca8548c26a677af603bc547d8a">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab04e8fca8548c26a677af603bc547d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07bc104f946adcc70f3f875786d1af06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga07bc104f946adcc70f3f875786d1af06">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga07bc104f946adcc70f3f875786d1af06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41471e2665f25255767ff2d6ab40dec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga41471e2665f25255767ff2d6ab40dec9">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga41471e2665f25255767ff2d6ab40dec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf6d4bec0b9e720919ec38e79c92d4944"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL"></a></p>
<p>Erase failure occurred in the device on issuance of a erase command. err_block_addr and err_page_addr contain the block address and page address that failed erase operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1a8cd57118ea26463af431b5cc47d474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga1a8cd57118ea26463af431b5cc47d474">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga1a8cd57118ea26463af431b5cc47d474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8d4337521ec57041eb81e542636da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga9f8d4337521ec57041eb81e542636da5">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga9f8d4337521ec57041eb81e542636da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d1077805e76c782de392f6b15cc65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gac5d1077805e76c782de392f6b15cc65d">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac5d1077805e76c782de392f6b15cc65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbac0d62e1445e71cef1fffa95c2e0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gadbac0d62e1445e71cef1fffa95c2e0e0">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gadbac0d62e1445e71cef1fffa95c2e0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb4a1caa6f55e32e8d170c4f47161ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga0bb4a1caa6f55e32e8d170c4f47161ab">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga0bb4a1caa6f55e32e8d170c4f47161ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff601b5814ebb29e68d09258c063619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga2ff601b5814ebb29e68d09258c063619">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2ff601b5814ebb29e68d09258c063619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc69c1008646adcd83616667c32f11d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga7dc69c1008646adcd83616667c32f11d">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga7dc69c1008646adcd83616667c32f11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82e9a488da20c7914a43c33fbe52202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaa82e9a488da20c7914a43c33fbe52202">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gaa82e9a488da20c7914a43c33fbe52202"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : load_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6468ec73d46215822803e07e6c605341"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_LD_COMP"></a></p>
<p>Device finished the last issued load command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6e2e81a39d1d4e705cd45431e1b06e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga6e2e81a39d1d4e705cd45431e1b06e37">ALT_NAND_STAT_INTR_STAT3_LD_COMP_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6e2e81a39d1d4e705cd45431e1b06e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759459932c365cafda0bb5d0fe49c747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga759459932c365cafda0bb5d0fe49c747">ALT_NAND_STAT_INTR_STAT3_LD_COMP_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga759459932c365cafda0bb5d0fe49c747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga832b3b590f4af904ed0b07ff8f103ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga832b3b590f4af904ed0b07ff8f103ad2">ALT_NAND_STAT_INTR_STAT3_LD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga832b3b590f4af904ed0b07ff8f103ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9397ed989aca62938a4a7d50107cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga6e9397ed989aca62938a4a7d50107cf0">ALT_NAND_STAT_INTR_STAT3_LD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga6e9397ed989aca62938a4a7d50107cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33fe78df4ac1d6318ed19e58174450ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga33fe78df4ac1d6318ed19e58174450ef">ALT_NAND_STAT_INTR_STAT3_LD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga33fe78df4ac1d6318ed19e58174450ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20249b8a84a9a28bb05b3e2c2e4edef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga20249b8a84a9a28bb05b3e2c2e4edef6">ALT_NAND_STAT_INTR_STAT3_LD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga20249b8a84a9a28bb05b3e2c2e4edef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e47620b38cdac266382c980085a386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaf6e47620b38cdac266382c980085a386">ALT_NAND_STAT_INTR_STAT3_LD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:gaf6e47620b38cdac266382c980085a386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8057b751b7afadfe7bb0fa804004c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaa8057b751b7afadfe7bb0fa804004c2f">ALT_NAND_STAT_INTR_STAT3_LD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:gaa8057b751b7afadfe7bb0fa804004c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd0334786d406985c1e38cdc4bc17714c"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP"></a></p>
<p>Device finished the last issued program command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga16f06a18d57f5fcd51f6381102b25bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga16f06a18d57f5fcd51f6381102b25bf4">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga16f06a18d57f5fcd51f6381102b25bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac542912dd4bf9f95855cd7ee915675b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaac542912dd4bf9f95855cd7ee915675b">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaac542912dd4bf9f95855cd7ee915675b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3d3011df31205436f32075f32d95db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gafb3d3011df31205436f32075f32d95db">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafb3d3011df31205436f32075f32d95db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9811afc9ed3fca92d0fdf6d1843858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga2b9811afc9ed3fca92d0fdf6d1843858">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:ga2b9811afc9ed3fca92d0fdf6d1843858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c261f88840d35e2b82121cd8282862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaa9c261f88840d35e2b82121cd8282862">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:gaa9c261f88840d35e2b82121cd8282862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3a0dea28d8e49e569e0e67d4ebe045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gafc3a0dea28d8e49e569e0e67d4ebe045">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafc3a0dea28d8e49e569e0e67d4ebe045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48b15110bc975e8b3a368ed9ea17baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gae48b15110bc975e8b3a368ed9ea17baf">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:gae48b15110bc975e8b3a368ed9ea17baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8f41271a9d24ad6fb213f78d36c393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gabb8f41271a9d24ad6fb213f78d36c393">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:gabb8f41271a9d24ad6fb213f78d36c393"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb958294ea3d62dbfaedfb9742452f5a8"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_ERASE_COMP"></a></p>
<p>Device erase operation complete</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga09d0f5f0ac51d613a34222c8873c23e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga09d0f5f0ac51d613a34222c8873c23e5">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga09d0f5f0ac51d613a34222c8873c23e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59707613532f3b6675dbad303a2c87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaf59707613532f3b6675dbad303a2c87d">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaf59707613532f3b6675dbad303a2c87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca82c5c63aa8e3e85d08e6cdd8912ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga7ca82c5c63aa8e3e85d08e6cdd8912ea">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7ca82c5c63aa8e3e85d08e6cdd8912ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36712702f8a3b882a7a8b1ad25e2a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gab36712702f8a3b882a7a8b1ad25e2a74">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:gab36712702f8a3b882a7a8b1ad25e2a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74579e88c7d836f92495fc5bdf3bd7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga74579e88c7d836f92495fc5bdf3bd7b5">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga74579e88c7d836f92495fc5bdf3bd7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a130a70cfdb9d5db3fc75ab826319ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga2a130a70cfdb9d5db3fc75ab826319ee">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2a130a70cfdb9d5db3fc75ab826319ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b41123a75345e4e0cd7096d1196e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gac1b41123a75345e4e0cd7096d1196e2d">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:gac1b41123a75345e4e0cd7096d1196e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6952a9f020e08397ceb7d1014b8b2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gab6952a9f020e08397ceb7d1014b8b2a4">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gab6952a9f020e08397ceb7d1014b8b2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cpybck_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp109ed663778b0cac82fd2b563006687b"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP"></a></p>
<p>A pipeline command or a copyback bank command has completed on this particular bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab4f70f0ba14c1b306899b1431a0364b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gab4f70f0ba14c1b306899b1431a0364b0">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gab4f70f0ba14c1b306899b1431a0364b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga724cff4d378f5c74b18b71e041340780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga724cff4d378f5c74b18b71e041340780">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga724cff4d378f5c74b18b71e041340780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767139847c6e2a1423763ea30934439e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga767139847c6e2a1423763ea30934439e">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga767139847c6e2a1423763ea30934439e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868def080a0909d72ab7e5af6480c1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga868def080a0909d72ab7e5af6480c1b9">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ga868def080a0909d72ab7e5af6480c1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3cfb2ff62060a98798670ca5d9598dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaf3cfb2ff62060a98798670ca5d9598dd">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:gaf3cfb2ff62060a98798670ca5d9598dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf687596db94db30ee74cd99e69b1bc9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaf687596db94db30ee74cd99e69b1bc9c">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf687596db94db30ee74cd99e69b1bc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277f63c57ec5667e02041ef1043f42ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga277f63c57ec5667e02041ef1043f42ee">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga277f63c57ec5667e02041ef1043f42ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86740d939b3e48789d0ebdf30479c1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga86740d939b3e48789d0ebdf30479c1c3">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:ga86740d939b3e48789d0ebdf30479c1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : locked_blk </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp16555d949ca2c60ef5ca54c01f6b590e"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK"></a></p>
<p>The address to program or erase operation is to a locked block and the operation failed due to this reason</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga701b64ab70af5113faf34f9b36c022b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga701b64ab70af5113faf34f9b36c022b4">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga701b64ab70af5113faf34f9b36c022b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e86e4b864289dc738a19fb0ba07c3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga4e86e4b864289dc738a19fb0ba07c3a1">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga4e86e4b864289dc738a19fb0ba07c3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235d3054092d08a1d7bafde67b5e62ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga235d3054092d08a1d7bafde67b5e62ce">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga235d3054092d08a1d7bafde67b5e62ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d016b3b327d7f8dadc2855e4cbfb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga29d016b3b327d7f8dadc2855e4cbfb08">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga29d016b3b327d7f8dadc2855e4cbfb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12804bbdd05f30aafb2d6ad784253728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga12804bbdd05f30aafb2d6ad784253728">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga12804bbdd05f30aafb2d6ad784253728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768708d00fdb57ab29555867d3651d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga768708d00fdb57ab29555867d3651d9c">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga768708d00fdb57ab29555867d3651d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1689dc5933f155d49cced4aa902f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gace1689dc5933f155d49cced4aa902f82">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:gace1689dc5933f155d49cced4aa902f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46088562698eef26ae6b1675339b266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gab46088562698eef26ae6b1675339b266">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:gab46088562698eef26ae6b1675339b266"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : unsup_cmd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp139fce8167c76d256825c0076fcd39db"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD"></a></p>
<p>An unsupported command was received. This interrupt is set when an invalid command is received, or when a command sequence is broken.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga89f1b1901e785add6e8083c0e89e46d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga89f1b1901e785add6e8083c0e89e46d4">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga89f1b1901e785add6e8083c0e89e46d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b388147cf7b950127351ad1aa95e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga54b388147cf7b950127351ad1aa95e1c">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga54b388147cf7b950127351ad1aa95e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641ee0c6a81ba26e5a570f3ae616d444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga641ee0c6a81ba26e5a570f3ae616d444">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga641ee0c6a81ba26e5a570f3ae616d444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6702caeb0afd4d2bf67f73f39faed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga3b6702caeb0afd4d2bf67f73f39faed2">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ga3b6702caeb0afd4d2bf67f73f39faed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83cf2ba5f4f07f0b868774c1a950484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gae83cf2ba5f4f07f0b868774c1a950484">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:gae83cf2ba5f4f07f0b868774c1a950484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc7d6ce01353ed3396f3f661198663e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gadc7d6ce01353ed3396f3f661198663e3">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadc7d6ce01353ed3396f3f661198663e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a604bdbb669a5328f8e793dbfb565f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga58a604bdbb669a5328f8e793dbfb565f">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:ga58a604bdbb669a5328f8e793dbfb565f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f3a16387e1838789c8949321626a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gad2f3a16387e1838789c8949321626a25">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:gad2f3a16387e1838789c8949321626a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : INT_act </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1d2597601a5447668e38984654d0e188"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_INT_ACT"></a></p>
<p>R/B pin of device transitioned from low to high</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga69a8a11ff38da8b3de6a1f2696852301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga69a8a11ff38da8b3de6a1f2696852301">ALT_NAND_STAT_INTR_STAT3_INT_ACT_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga69a8a11ff38da8b3de6a1f2696852301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75e266c2565c02f6ac9efffda94986f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaf75e266c2565c02f6ac9efffda94986f">ALT_NAND_STAT_INTR_STAT3_INT_ACT_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaf75e266c2565c02f6ac9efffda94986f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9912548cee83787c0eef14e154c86b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga5a9912548cee83787c0eef14e154c86b">ALT_NAND_STAT_INTR_STAT3_INT_ACT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5a9912548cee83787c0eef14e154c86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0fe2ebbbfdda6b3a304ef6c67d1f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga3c0fe2ebbbfdda6b3a304ef6c67d1f21">ALT_NAND_STAT_INTR_STAT3_INT_ACT_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ga3c0fe2ebbbfdda6b3a304ef6c67d1f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8933af3ab74a6054b1fc651b39a7e147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga8933af3ab74a6054b1fc651b39a7e147">ALT_NAND_STAT_INTR_STAT3_INT_ACT_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:ga8933af3ab74a6054b1fc651b39a7e147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a9914ff84fcdb0d28e34fa59bc821aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga8a9914ff84fcdb0d28e34fa59bc821aa">ALT_NAND_STAT_INTR_STAT3_INT_ACT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8a9914ff84fcdb0d28e34fa59bc821aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4834d0e74bb17010111ee5710b488d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gad4834d0e74bb17010111ee5710b488d1">ALT_NAND_STAT_INTR_STAT3_INT_ACT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:gad4834d0e74bb17010111ee5710b488d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga160c930dd8db3d33dd4c189b9c814ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga160c930dd8db3d33dd4c189b9c814ed4">ALT_NAND_STAT_INTR_STAT3_INT_ACT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga160c930dd8db3d33dd4c189b9c814ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : rst_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe55d41e38d3e6fa600206539ecb3bd1d"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_RST_COMP"></a></p>
<p>The NAND Flash Memory Controller has completed its reset and initialization process</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4cffdb1fcb355fb28c142690424d802f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga4cffdb1fcb355fb28c142690424d802f">ALT_NAND_STAT_INTR_STAT3_RST_COMP_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga4cffdb1fcb355fb28c142690424d802f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafd2904ad8e4222590aa81695d5e2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaaafd2904ad8e4222590aa81695d5e2a6">ALT_NAND_STAT_INTR_STAT3_RST_COMP_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaaafd2904ad8e4222590aa81695d5e2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734a3627c52f850e04668beb4f5afe3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga734a3627c52f850e04668beb4f5afe3b">ALT_NAND_STAT_INTR_STAT3_RST_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga734a3627c52f850e04668beb4f5afe3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23d9a381ed5edafbb841c42b9eeb813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gac23d9a381ed5edafbb841c42b9eeb813">ALT_NAND_STAT_INTR_STAT3_RST_COMP_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gac23d9a381ed5edafbb841c42b9eeb813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995b0151a185c512ecd63f052cfe87e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga995b0151a185c512ecd63f052cfe87e3">ALT_NAND_STAT_INTR_STAT3_RST_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga995b0151a185c512ecd63f052cfe87e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1fc77579c1debf00ea60ec77e5262f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga0d1fc77579c1debf00ea60ec77e5262f">ALT_NAND_STAT_INTR_STAT3_RST_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0d1fc77579c1debf00ea60ec77e5262f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008dc247db06e6ccdd738df23399f164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga008dc247db06e6ccdd738df23399f164">ALT_NAND_STAT_INTR_STAT3_RST_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga008dc247db06e6ccdd738df23399f164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe400f885a49cd0daffd89897124d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga0fe400f885a49cd0daffd89897124d9c">ALT_NAND_STAT_INTR_STAT3_RST_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga0fe400f885a49cd0daffd89897124d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cmd_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd845489ae3e963dd38a8e10147f59541"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR"></a></p>
<p>A pipeline command sequence has been violated. This occurs when Map 01 page read/write address does not match the corresponding expected address from the pipeline commands issued earlier.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8c5c7faf906a2883a22274f29b348e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga8c5c7faf906a2883a22274f29b348e3d">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga8c5c7faf906a2883a22274f29b348e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf586e7b98d460c11dfb7b19026357af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaf586e7b98d460c11dfb7b19026357af6">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaf586e7b98d460c11dfb7b19026357af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb726f3b79e46ec1287fdd8987976621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaeb726f3b79e46ec1287fdd8987976621">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaeb726f3b79e46ec1287fdd8987976621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf027e89994600c7ba79c41c7d6c5a46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaf027e89994600c7ba79c41c7d6c5a46f">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:gaf027e89994600c7ba79c41c7d6c5a46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300b7307e3435a2ddc4b0a83d1901ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga300b7307e3435a2ddc4b0a83d1901ebf">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:ga300b7307e3435a2ddc4b0a83d1901ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545ae503f1f3003a6f9e24a8159b83a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga545ae503f1f3003a6f9e24a8159b83a0">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga545ae503f1f3003a6f9e24a8159b83a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5822b63fca7603c6753f47c6de9c4937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga5822b63fca7603c6753f47c6de9c4937">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga5822b63fca7603c6753f47c6de9c4937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cea264cec17353010c521c73b5d1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga21cea264cec17353010c521c73b5d1a0">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:ga21cea264cec17353010c521c73b5d1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : page_xfer_inc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp703a87b42e1e928ff489d2883344c8e9"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC"></a></p>
<p>For every page of data transfer to or from the device, this bit will be set.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafd2f301fe18b57ca7d131694e1b15c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gafd2f301fe18b57ca7d131694e1b15c8c">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gafd2f301fe18b57ca7d131694e1b15c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa155a9a6914a4113671201fcf519776c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaa155a9a6914a4113671201fcf519776c">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaa155a9a6914a4113671201fcf519776c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb63fa714844139b5175300cd407aba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaeb63fa714844139b5175300cd407aba7">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaeb63fa714844139b5175300cd407aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c27b54fce1a969c480261f0b96fca7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga7c27b54fce1a969c480261f0b96fca7a">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:ga7c27b54fce1a969c480261f0b96fca7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9995450051e7df59363d20f1725d412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gaa9995450051e7df59363d20f1725d412">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:gaa9995450051e7df59363d20f1725d412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8824be4b5cfb309ab2ff863ab199700c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga8824be4b5cfb309ab2ff863ab199700c">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8824be4b5cfb309ab2ff863ab199700c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c31ace4002613e4fafbda0e68fda3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga91c31ace4002613e4fafbda0e68fda3c">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:ga91c31ace4002613e4fafbda0e68fda3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadade552898ce2cec1ff651eec64dbdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gadade552898ce2cec1ff651eec64dbdc5">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:gadade552898ce2cec1ff651eec64dbdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3__s">ALT_NAND_STAT_INTR_STAT3_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabc9634b285a39244ddc0818ce4be07dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#gabc9634b285a39244ddc0818ce4be07dc">ALT_NAND_STAT_INTR_STAT3_OFST</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:gabc9634b285a39244ddc0818ce4be07dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga54d56ca6eb8e6319b127fe27950854a5"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3__s">ALT_NAND_STAT_INTR_STAT3_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga54d56ca6eb8e6319b127fe27950854a5">ALT_NAND_STAT_INTR_STAT3_t</a></td></tr>
<tr class="separator:ga54d56ca6eb8e6319b127fe27950854a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3__s" id="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_STAT_INTR_STAT3_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html">ALT_NAND_STAT_INTR_STAT3</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aacd0595f7aac53730a319b5d4df85aa9"></a>uint32_t</td>
<td class="fieldname">
ecc_uncor_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a91b3e9218ce77d3bd2ad6c2eeef42473"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6ef5cff211de1ef5d36b305b3419c320"></a>uint32_t</td>
<td class="fieldname">
dma_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac333b518f58f10a09c0b7c40da747454"></a>uint32_t</td>
<td class="fieldname">
time_out: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_TIME_OUT">ALT_NAND_STAT_INTR_STAT3_TIME_OUT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a58cd2293ccc4d9168308aab7b0b6617e"></a>uint32_t</td>
<td class="fieldname">
program_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a365186311ea9d27e44c15e70250333e1"></a>uint32_t</td>
<td class="fieldname">
erase_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae8b8c8f851e11e7249e7de38573880a2"></a>uint32_t</td>
<td class="fieldname">
load_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LD_COMP">ALT_NAND_STAT_INTR_STAT3_LD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9c2f04baa74af7b5b03f6b54b3b22894"></a>uint32_t</td>
<td class="fieldname">
program_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6de8270184a3f5ecea426ee5e097b5ac"></a>uint32_t</td>
<td class="fieldname">
erase_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_COMP">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1af130d6877328f46e07cb740e45b919"></a>uint32_t</td>
<td class="fieldname">
pipe_cpybck_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6bebfe836c3f9d1eaa4fe3aef4615a39"></a>uint32_t</td>
<td class="fieldname">
locked_blk: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a70f15bc4f0a65a4d16631dd01e582ddb"></a>uint32_t</td>
<td class="fieldname">
unsup_cmd: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4fe3bf178ede00deb3a7548dc698452b"></a>uint32_t</td>
<td class="fieldname">
INT_act: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_INT_ACT">ALT_NAND_STAT_INTR_STAT3_INT_ACT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab39e29dd001a0e6ff5296e7f8e419c4c"></a>uint32_t</td>
<td class="fieldname">
rst_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_RST_COMP">ALT_NAND_STAT_INTR_STAT3_RST_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a80d53379940773f29d7399e1576eedba"></a>uint32_t</td>
<td class="fieldname">
pipe_cmd_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa63d4622a3725c6fd5a562d114e6c48c"></a>uint32_t</td>
<td class="fieldname">
page_xfer_inc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6449e63113b3352943cba94c25baec3d"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 16</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gab87d995635c5c3c7c310cc80d5023ebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3c18d98fe04ed5691fcf183997d92806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf38e4023cf8b162773e0fcb1747f406b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab4488befc0bfd1a9f605ee9741650618"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga49d9987819ee74985a9be0bec8927134"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3e6b90c866e6668e80b146b764f5e56d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga515ee12d63b4c36f4abe9dc7c3697bdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac2201cd69184ae01500aac257f3e3aa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT3_ECC_UNCOR_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabf368caf185cec220deb5e23b4062f9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga30b287c84a5d9088ee982152238f1229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae70e644b664b0a10e77709f1767f7ec9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d3af357312b773ad76679bebe656268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga151720adf03973a0a6d20705e4806e74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7ceffaae99c51b2e10702210855b4d3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2baac78a769700048711d7b52bfe88e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga559e6bab0adb8c1a691333ba0ae28dbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_DMA_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3fe590fada8042a27795649361139979"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_TIME_OUT_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_TIME_OUT">ALT_NAND_STAT_INTR_STAT3_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8f2c6d6e430f4c3a104eb4640f8fdee5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_TIME_OUT_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_TIME_OUT">ALT_NAND_STAT_INTR_STAT3_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb498bc194833e6537135a9da850d3de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_TIME_OUT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_TIME_OUT">ALT_NAND_STAT_INTR_STAT3_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga16b53c30cabf34236425159fc9a814e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_TIME_OUT_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_TIME_OUT">ALT_NAND_STAT_INTR_STAT3_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3ff4378787bde7e6ffb43bb435829e73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_TIME_OUT_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_TIME_OUT">ALT_NAND_STAT_INTR_STAT3_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa6b5049a1042ac37725389a2a8b38e93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_TIME_OUT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_TIME_OUT">ALT_NAND_STAT_INTR_STAT3_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab39e835f2882917622e16e0820d8a5b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_TIME_OUT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_TIME_OUT">ALT_NAND_STAT_INTR_STAT3_TIME_OUT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa08bb8561855b1204486870add5eb88b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_TIME_OUT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_TIME_OUT">ALT_NAND_STAT_INTR_STAT3_TIME_OUT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac5842dfc32611dde02167f766babc335"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaff053a1c64d3bdeaed0955258fe3bd76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga67b76ef24c1176846391cafdf730ce8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9cb8ebb52e866430adaf632aa4ccb116"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga848d0a2771ba711d1f231e1c67491072"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab04e8fca8548c26a677af603bc547d8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga07bc104f946adcc70f3f875786d1af06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga41471e2665f25255767ff2d6ab40dec9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT3_PROGRAM_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1a8cd57118ea26463af431b5cc47d474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9f8d4337521ec57041eb81e542636da5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5d1077805e76c782de392f6b15cc65d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadbac0d62e1445e71cef1fffa95c2e0e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0bb4a1caa6f55e32e8d170c4f47161ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2ff601b5814ebb29e68d09258c063619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7dc69c1008646adcd83616667c32f11d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa82e9a488da20c7914a43c33fbe52202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT3_ERASE_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6e2e81a39d1d4e705cd45431e1b06e37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LD_COMP_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LD_COMP">ALT_NAND_STAT_INTR_STAT3_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga759459932c365cafda0bb5d0fe49c747"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LD_COMP_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LD_COMP">ALT_NAND_STAT_INTR_STAT3_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga832b3b590f4af904ed0b07ff8f103ad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LD_COMP">ALT_NAND_STAT_INTR_STAT3_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6e9397ed989aca62938a4a7d50107cf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LD_COMP_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LD_COMP">ALT_NAND_STAT_INTR_STAT3_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga33fe78df4ac1d6318ed19e58174450ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LD_COMP_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LD_COMP">ALT_NAND_STAT_INTR_STAT3_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga20249b8a84a9a28bb05b3e2c2e4edef6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LD_COMP">ALT_NAND_STAT_INTR_STAT3_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf6e47620b38cdac266382c980085a386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LD_COMP">ALT_NAND_STAT_INTR_STAT3_LD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa8057b751b7afadfe7bb0fa804004c2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LD_COMP">ALT_NAND_STAT_INTR_STAT3_LD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga16f06a18d57f5fcd51f6381102b25bf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaac542912dd4bf9f95855cd7ee915675b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb3d3011df31205436f32075f32d95db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2b9811afc9ed3fca92d0fdf6d1843858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa9c261f88840d35e2b82121cd8282862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafc3a0dea28d8e49e569e0e67d4ebe045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae48b15110bc975e8b3a368ed9ea17baf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabb8f41271a9d24ad6fb213f78d36c393"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT3_PROGRAM_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga09d0f5f0ac51d613a34222c8873c23e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_COMP">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf59707613532f3b6675dbad303a2c87d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_COMP">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7ca82c5c63aa8e3e85d08e6cdd8912ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_COMP">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab36712702f8a3b882a7a8b1ad25e2a74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_COMP">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga74579e88c7d836f92495fc5bdf3bd7b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_COMP">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2a130a70cfdb9d5db3fc75ab826319ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_COMP">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac1b41123a75345e4e0cd7096d1196e2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_COMP">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab6952a9f020e08397ceb7d1014b8b2a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_ERASE_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_ERASE_COMP">ALT_NAND_STAT_INTR_STAT3_ERASE_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab4f70f0ba14c1b306899b1431a0364b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga724cff4d378f5c74b18b71e041340780"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga767139847c6e2a1423763ea30934439e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga868def080a0909d72ab7e5af6480c1b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf3cfb2ff62060a98798670ca5d9598dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf687596db94db30ee74cd99e69b1bc9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga277f63c57ec5667e02041ef1043f42ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga86740d939b3e48789d0ebdf30479c1c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT3_PIPE_CPYBCK_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga701b64ab70af5113faf34f9b36c022b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4e86e4b864289dc738a19fb0ba07c3a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga235d3054092d08a1d7bafde67b5e62ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga29d016b3b327d7f8dadc2855e4cbfb08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga12804bbdd05f30aafb2d6ad784253728"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga768708d00fdb57ab29555867d3651d9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gace1689dc5933f155d49cced4aa902f82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab46088562698eef26ae6b1675339b266"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT3_LOCKED_BLK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga89f1b1901e785add6e8083c0e89e46d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga54b388147cf7b950127351ad1aa95e1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga641ee0c6a81ba26e5a570f3ae616d444"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3b6702caeb0afd4d2bf67f73f39faed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae83cf2ba5f4f07f0b868774c1a950484"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadc7d6ce01353ed3396f3f661198663e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga58a604bdbb669a5328f8e793dbfb565f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad2f3a16387e1838789c8949321626a25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT3_UNSUP_CMD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga69a8a11ff38da8b3de6a1f2696852301"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_INT_ACT_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_INT_ACT">ALT_NAND_STAT_INTR_STAT3_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf75e266c2565c02f6ac9efffda94986f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_INT_ACT_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_INT_ACT">ALT_NAND_STAT_INTR_STAT3_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5a9912548cee83787c0eef14e154c86b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_INT_ACT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_INT_ACT">ALT_NAND_STAT_INTR_STAT3_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3c0fe2ebbbfdda6b3a304ef6c67d1f21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_INT_ACT_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_INT_ACT">ALT_NAND_STAT_INTR_STAT3_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8933af3ab74a6054b1fc651b39a7e147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_INT_ACT_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_INT_ACT">ALT_NAND_STAT_INTR_STAT3_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8a9914ff84fcdb0d28e34fa59bc821aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_INT_ACT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_INT_ACT">ALT_NAND_STAT_INTR_STAT3_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad4834d0e74bb17010111ee5710b488d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_INT_ACT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_INT_ACT">ALT_NAND_STAT_INTR_STAT3_INT_ACT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga160c930dd8db3d33dd4c189b9c814ed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_INT_ACT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_INT_ACT">ALT_NAND_STAT_INTR_STAT3_INT_ACT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4cffdb1fcb355fb28c142690424d802f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_RST_COMP_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_RST_COMP">ALT_NAND_STAT_INTR_STAT3_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaafd2904ad8e4222590aa81695d5e2a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_RST_COMP_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_RST_COMP">ALT_NAND_STAT_INTR_STAT3_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga734a3627c52f850e04668beb4f5afe3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_RST_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_RST_COMP">ALT_NAND_STAT_INTR_STAT3_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac23d9a381ed5edafbb841c42b9eeb813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_RST_COMP_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_RST_COMP">ALT_NAND_STAT_INTR_STAT3_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga995b0151a185c512ecd63f052cfe87e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_RST_COMP_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_RST_COMP">ALT_NAND_STAT_INTR_STAT3_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0d1fc77579c1debf00ea60ec77e5262f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_RST_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_RST_COMP">ALT_NAND_STAT_INTR_STAT3_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga008dc247db06e6ccdd738df23399f164"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_RST_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_RST_COMP">ALT_NAND_STAT_INTR_STAT3_RST_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0fe400f885a49cd0daffd89897124d9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_RST_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_RST_COMP">ALT_NAND_STAT_INTR_STAT3_RST_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8c5c7faf906a2883a22274f29b348e3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf586e7b98d460c11dfb7b19026357af6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeb726f3b79e46ec1287fdd8987976621"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf027e89994600c7ba79c41c7d6c5a46f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga300b7307e3435a2ddc4b0a83d1901ebf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga545ae503f1f3003a6f9e24a8159b83a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5822b63fca7603c6753f47c6de9c4937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga21cea264cec17353010c521c73b5d1a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT3_PIPE_CMD_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafd2f301fe18b57ca7d131694e1b15c8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa155a9a6914a4113671201fcf519776c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeb63fa714844139b5175300cd407aba7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c27b54fce1a969c480261f0b96fca7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa9995450051e7df59363d20f1725d412"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8824be4b5cfb309ab2ff863ab199700c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga91c31ace4002613e4fafbda0e68fda3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gadade552898ce2cec1ff651eec64dbdc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT3_PAGE_XFER_INC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabc9634b285a39244ddc0818ce4be07dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT3_OFST&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html">ALT_NAND_STAT_INTR_STAT3</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga54d56ca6eb8e6319b127fe27950854a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3__s">ALT_NAND_STAT_INTR_STAT3_s</a> <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html#ga54d56ca6eb8e6319b127fe27950854a5">ALT_NAND_STAT_INTR_STAT3_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t3.html">ALT_NAND_STAT_INTR_STAT3</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
