<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-a3 › mach › hwregs › asm › pio_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>pio_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __pio_defs_asm_h</span>
<span class="cp">#define __pio_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           pio.r</span>
<span class="cm"> * </span>
<span class="cm"> *   by ../../../tools/rdesc/bin/rdes2c -asm -outfile pio_defs_asm.h pio.r</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_data, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_data_offset 64</span>

<span class="cm">/* Register rw_io_access0, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access0___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access0___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access0_offset 0</span>

<span class="cm">/* Register rw_io_access1, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access1___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access1___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access1_offset 4</span>

<span class="cm">/* Register rw_io_access2, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access2___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access2___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access2_offset 8</span>

<span class="cm">/* Register rw_io_access3, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access3___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access3___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access3_offset 12</span>

<span class="cm">/* Register rw_io_access4, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access4___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access4___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access4_offset 16</span>

<span class="cm">/* Register rw_io_access5, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access5___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access5___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access5_offset 20</span>

<span class="cm">/* Register rw_io_access6, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access6___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access6___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access6_offset 24</span>

<span class="cm">/* Register rw_io_access7, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access7___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access7___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access7_offset 28</span>

<span class="cm">/* Register rw_io_access8, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access8___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access8___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access8_offset 32</span>

<span class="cm">/* Register rw_io_access9, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access9___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access9___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access9_offset 36</span>

<span class="cm">/* Register rw_io_access10, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access10___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access10___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access10_offset 40</span>

<span class="cm">/* Register rw_io_access11, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access11___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access11___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access11_offset 44</span>

<span class="cm">/* Register rw_io_access12, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access12___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access12___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access12_offset 48</span>

<span class="cm">/* Register rw_io_access13, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access13___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access13___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access13_offset 52</span>

<span class="cm">/* Register rw_io_access14, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access14___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access14___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access14_offset 56</span>

<span class="cm">/* Register rw_io_access15, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_io_access15___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_io_access15___data___width 8</span>
<span class="cp">#define reg_pio_rw_io_access15_offset 60</span>

<span class="cm">/* Register rw_ce0_cfg, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_ce0_cfg___lw___lsb 0</span>
<span class="cp">#define reg_pio_rw_ce0_cfg___lw___width 6</span>
<span class="cp">#define reg_pio_rw_ce0_cfg___ew___lsb 6</span>
<span class="cp">#define reg_pio_rw_ce0_cfg___ew___width 3</span>
<span class="cp">#define reg_pio_rw_ce0_cfg___zw___lsb 9</span>
<span class="cp">#define reg_pio_rw_ce0_cfg___zw___width 3</span>
<span class="cp">#define reg_pio_rw_ce0_cfg___aw___lsb 12</span>
<span class="cp">#define reg_pio_rw_ce0_cfg___aw___width 2</span>
<span class="cp">#define reg_pio_rw_ce0_cfg___mode___lsb 14</span>
<span class="cp">#define reg_pio_rw_ce0_cfg___mode___width 2</span>
<span class="cp">#define reg_pio_rw_ce0_cfg_offset 68</span>

<span class="cm">/* Register rw_ce1_cfg, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_ce1_cfg___lw___lsb 0</span>
<span class="cp">#define reg_pio_rw_ce1_cfg___lw___width 6</span>
<span class="cp">#define reg_pio_rw_ce1_cfg___ew___lsb 6</span>
<span class="cp">#define reg_pio_rw_ce1_cfg___ew___width 3</span>
<span class="cp">#define reg_pio_rw_ce1_cfg___zw___lsb 9</span>
<span class="cp">#define reg_pio_rw_ce1_cfg___zw___width 3</span>
<span class="cp">#define reg_pio_rw_ce1_cfg___aw___lsb 12</span>
<span class="cp">#define reg_pio_rw_ce1_cfg___aw___width 2</span>
<span class="cp">#define reg_pio_rw_ce1_cfg___mode___lsb 14</span>
<span class="cp">#define reg_pio_rw_ce1_cfg___mode___width 2</span>
<span class="cp">#define reg_pio_rw_ce1_cfg_offset 72</span>

<span class="cm">/* Register rw_ce2_cfg, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_ce2_cfg___lw___lsb 0</span>
<span class="cp">#define reg_pio_rw_ce2_cfg___lw___width 6</span>
<span class="cp">#define reg_pio_rw_ce2_cfg___ew___lsb 6</span>
<span class="cp">#define reg_pio_rw_ce2_cfg___ew___width 3</span>
<span class="cp">#define reg_pio_rw_ce2_cfg___zw___lsb 9</span>
<span class="cp">#define reg_pio_rw_ce2_cfg___zw___width 3</span>
<span class="cp">#define reg_pio_rw_ce2_cfg___aw___lsb 12</span>
<span class="cp">#define reg_pio_rw_ce2_cfg___aw___width 2</span>
<span class="cp">#define reg_pio_rw_ce2_cfg___mode___lsb 14</span>
<span class="cp">#define reg_pio_rw_ce2_cfg___mode___width 2</span>
<span class="cp">#define reg_pio_rw_ce2_cfg_offset 76</span>

<span class="cm">/* Register rw_dout, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_dout___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_dout___data___width 8</span>
<span class="cp">#define reg_pio_rw_dout___rd_n___lsb 8</span>
<span class="cp">#define reg_pio_rw_dout___rd_n___width 1</span>
<span class="cp">#define reg_pio_rw_dout___rd_n___bit 8</span>
<span class="cp">#define reg_pio_rw_dout___wr_n___lsb 9</span>
<span class="cp">#define reg_pio_rw_dout___wr_n___width 1</span>
<span class="cp">#define reg_pio_rw_dout___wr_n___bit 9</span>
<span class="cp">#define reg_pio_rw_dout___a0___lsb 10</span>
<span class="cp">#define reg_pio_rw_dout___a0___width 1</span>
<span class="cp">#define reg_pio_rw_dout___a0___bit 10</span>
<span class="cp">#define reg_pio_rw_dout___a1___lsb 11</span>
<span class="cp">#define reg_pio_rw_dout___a1___width 1</span>
<span class="cp">#define reg_pio_rw_dout___a1___bit 11</span>
<span class="cp">#define reg_pio_rw_dout___ce0_n___lsb 12</span>
<span class="cp">#define reg_pio_rw_dout___ce0_n___width 1</span>
<span class="cp">#define reg_pio_rw_dout___ce0_n___bit 12</span>
<span class="cp">#define reg_pio_rw_dout___ce1_n___lsb 13</span>
<span class="cp">#define reg_pio_rw_dout___ce1_n___width 1</span>
<span class="cp">#define reg_pio_rw_dout___ce1_n___bit 13</span>
<span class="cp">#define reg_pio_rw_dout___ce2_n___lsb 14</span>
<span class="cp">#define reg_pio_rw_dout___ce2_n___width 1</span>
<span class="cp">#define reg_pio_rw_dout___ce2_n___bit 14</span>
<span class="cp">#define reg_pio_rw_dout___rdy___lsb 15</span>
<span class="cp">#define reg_pio_rw_dout___rdy___width 1</span>
<span class="cp">#define reg_pio_rw_dout___rdy___bit 15</span>
<span class="cp">#define reg_pio_rw_dout_offset 80</span>

<span class="cm">/* Register rw_oe, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_oe___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_oe___data___width 8</span>
<span class="cp">#define reg_pio_rw_oe___rd_n___lsb 8</span>
<span class="cp">#define reg_pio_rw_oe___rd_n___width 1</span>
<span class="cp">#define reg_pio_rw_oe___rd_n___bit 8</span>
<span class="cp">#define reg_pio_rw_oe___wr_n___lsb 9</span>
<span class="cp">#define reg_pio_rw_oe___wr_n___width 1</span>
<span class="cp">#define reg_pio_rw_oe___wr_n___bit 9</span>
<span class="cp">#define reg_pio_rw_oe___a0___lsb 10</span>
<span class="cp">#define reg_pio_rw_oe___a0___width 1</span>
<span class="cp">#define reg_pio_rw_oe___a0___bit 10</span>
<span class="cp">#define reg_pio_rw_oe___a1___lsb 11</span>
<span class="cp">#define reg_pio_rw_oe___a1___width 1</span>
<span class="cp">#define reg_pio_rw_oe___a1___bit 11</span>
<span class="cp">#define reg_pio_rw_oe___ce0_n___lsb 12</span>
<span class="cp">#define reg_pio_rw_oe___ce0_n___width 1</span>
<span class="cp">#define reg_pio_rw_oe___ce0_n___bit 12</span>
<span class="cp">#define reg_pio_rw_oe___ce1_n___lsb 13</span>
<span class="cp">#define reg_pio_rw_oe___ce1_n___width 1</span>
<span class="cp">#define reg_pio_rw_oe___ce1_n___bit 13</span>
<span class="cp">#define reg_pio_rw_oe___ce2_n___lsb 14</span>
<span class="cp">#define reg_pio_rw_oe___ce2_n___width 1</span>
<span class="cp">#define reg_pio_rw_oe___ce2_n___bit 14</span>
<span class="cp">#define reg_pio_rw_oe___rdy___lsb 15</span>
<span class="cp">#define reg_pio_rw_oe___rdy___width 1</span>
<span class="cp">#define reg_pio_rw_oe___rdy___bit 15</span>
<span class="cp">#define reg_pio_rw_oe_offset 84</span>

<span class="cm">/* Register rw_man_ctrl, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_man_ctrl___data___lsb 0</span>
<span class="cp">#define reg_pio_rw_man_ctrl___data___width 8</span>
<span class="cp">#define reg_pio_rw_man_ctrl___rd_n___lsb 8</span>
<span class="cp">#define reg_pio_rw_man_ctrl___rd_n___width 1</span>
<span class="cp">#define reg_pio_rw_man_ctrl___rd_n___bit 8</span>
<span class="cp">#define reg_pio_rw_man_ctrl___wr_n___lsb 9</span>
<span class="cp">#define reg_pio_rw_man_ctrl___wr_n___width 1</span>
<span class="cp">#define reg_pio_rw_man_ctrl___wr_n___bit 9</span>
<span class="cp">#define reg_pio_rw_man_ctrl___a0___lsb 10</span>
<span class="cp">#define reg_pio_rw_man_ctrl___a0___width 1</span>
<span class="cp">#define reg_pio_rw_man_ctrl___a0___bit 10</span>
<span class="cp">#define reg_pio_rw_man_ctrl___a1___lsb 11</span>
<span class="cp">#define reg_pio_rw_man_ctrl___a1___width 1</span>
<span class="cp">#define reg_pio_rw_man_ctrl___a1___bit 11</span>
<span class="cp">#define reg_pio_rw_man_ctrl___ce0_n___lsb 12</span>
<span class="cp">#define reg_pio_rw_man_ctrl___ce0_n___width 1</span>
<span class="cp">#define reg_pio_rw_man_ctrl___ce0_n___bit 12</span>
<span class="cp">#define reg_pio_rw_man_ctrl___ce1_n___lsb 13</span>
<span class="cp">#define reg_pio_rw_man_ctrl___ce1_n___width 1</span>
<span class="cp">#define reg_pio_rw_man_ctrl___ce1_n___bit 13</span>
<span class="cp">#define reg_pio_rw_man_ctrl___ce2_n___lsb 14</span>
<span class="cp">#define reg_pio_rw_man_ctrl___ce2_n___width 1</span>
<span class="cp">#define reg_pio_rw_man_ctrl___ce2_n___bit 14</span>
<span class="cp">#define reg_pio_rw_man_ctrl___rdy___lsb 15</span>
<span class="cp">#define reg_pio_rw_man_ctrl___rdy___width 1</span>
<span class="cp">#define reg_pio_rw_man_ctrl___rdy___bit 15</span>
<span class="cp">#define reg_pio_rw_man_ctrl_offset 88</span>

<span class="cm">/* Register r_din, scope pio, type r */</span>
<span class="cp">#define reg_pio_r_din___data___lsb 0</span>
<span class="cp">#define reg_pio_r_din___data___width 8</span>
<span class="cp">#define reg_pio_r_din___rd_n___lsb 8</span>
<span class="cp">#define reg_pio_r_din___rd_n___width 1</span>
<span class="cp">#define reg_pio_r_din___rd_n___bit 8</span>
<span class="cp">#define reg_pio_r_din___wr_n___lsb 9</span>
<span class="cp">#define reg_pio_r_din___wr_n___width 1</span>
<span class="cp">#define reg_pio_r_din___wr_n___bit 9</span>
<span class="cp">#define reg_pio_r_din___a0___lsb 10</span>
<span class="cp">#define reg_pio_r_din___a0___width 1</span>
<span class="cp">#define reg_pio_r_din___a0___bit 10</span>
<span class="cp">#define reg_pio_r_din___a1___lsb 11</span>
<span class="cp">#define reg_pio_r_din___a1___width 1</span>
<span class="cp">#define reg_pio_r_din___a1___bit 11</span>
<span class="cp">#define reg_pio_r_din___ce0_n___lsb 12</span>
<span class="cp">#define reg_pio_r_din___ce0_n___width 1</span>
<span class="cp">#define reg_pio_r_din___ce0_n___bit 12</span>
<span class="cp">#define reg_pio_r_din___ce1_n___lsb 13</span>
<span class="cp">#define reg_pio_r_din___ce1_n___width 1</span>
<span class="cp">#define reg_pio_r_din___ce1_n___bit 13</span>
<span class="cp">#define reg_pio_r_din___ce2_n___lsb 14</span>
<span class="cp">#define reg_pio_r_din___ce2_n___width 1</span>
<span class="cp">#define reg_pio_r_din___ce2_n___bit 14</span>
<span class="cp">#define reg_pio_r_din___rdy___lsb 15</span>
<span class="cp">#define reg_pio_r_din___rdy___width 1</span>
<span class="cp">#define reg_pio_r_din___rdy___bit 15</span>
<span class="cp">#define reg_pio_r_din_offset 92</span>

<span class="cm">/* Register r_stat, scope pio, type r */</span>
<span class="cp">#define reg_pio_r_stat___busy___lsb 0</span>
<span class="cp">#define reg_pio_r_stat___busy___width 1</span>
<span class="cp">#define reg_pio_r_stat___busy___bit 0</span>
<span class="cp">#define reg_pio_r_stat_offset 96</span>

<span class="cm">/* Register rw_intr_mask, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_intr_mask___rdy___lsb 0</span>
<span class="cp">#define reg_pio_rw_intr_mask___rdy___width 1</span>
<span class="cp">#define reg_pio_rw_intr_mask___rdy___bit 0</span>
<span class="cp">#define reg_pio_rw_intr_mask_offset 100</span>

<span class="cm">/* Register rw_ack_intr, scope pio, type rw */</span>
<span class="cp">#define reg_pio_rw_ack_intr___rdy___lsb 0</span>
<span class="cp">#define reg_pio_rw_ack_intr___rdy___width 1</span>
<span class="cp">#define reg_pio_rw_ack_intr___rdy___bit 0</span>
<span class="cp">#define reg_pio_rw_ack_intr_offset 104</span>

<span class="cm">/* Register r_intr, scope pio, type r */</span>
<span class="cp">#define reg_pio_r_intr___rdy___lsb 0</span>
<span class="cp">#define reg_pio_r_intr___rdy___width 1</span>
<span class="cp">#define reg_pio_r_intr___rdy___bit 0</span>
<span class="cp">#define reg_pio_r_intr_offset 108</span>

<span class="cm">/* Register r_masked_intr, scope pio, type r */</span>
<span class="cp">#define reg_pio_r_masked_intr___rdy___lsb 0</span>
<span class="cp">#define reg_pio_r_masked_intr___rdy___width 1</span>
<span class="cp">#define reg_pio_r_masked_intr___rdy___bit 0</span>
<span class="cp">#define reg_pio_r_masked_intr_offset 112</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_pio_a2                               0x00000003</span>
<span class="cp">#define regk_pio_no                               0x00000000</span>
<span class="cp">#define regk_pio_normal                           0x00000000</span>
<span class="cp">#define regk_pio_rd                               0x00000001</span>
<span class="cp">#define regk_pio_rw_ce0_cfg_default               0x00000000</span>
<span class="cp">#define regk_pio_rw_ce1_cfg_default               0x00000000</span>
<span class="cp">#define regk_pio_rw_ce2_cfg_default               0x00000000</span>
<span class="cp">#define regk_pio_rw_intr_mask_default             0x00000000</span>
<span class="cp">#define regk_pio_rw_man_ctrl_default              0x00000000</span>
<span class="cp">#define regk_pio_rw_oe_default                    0x00000000</span>
<span class="cp">#define regk_pio_wr                               0x00000002</span>
<span class="cp">#define regk_pio_wr_ce2                           0x00000003</span>
<span class="cp">#define regk_pio_yes                              0x00000001</span>
<span class="cp">#define regk_pio_yes_all                          0x000000ff</span>
<span class="cp">#endif </span><span class="cm">/* __pio_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
