<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_109_p2" SOURCE="top.cpp:531" VARIABLE="i" MODULE="read_input" LOOP="VITIS_LOOP_531_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln531_fu_115_p2" SOURCE="top.cpp:531" VARIABLE="icmp_ln531" MODULE="read_input" LOOP="VITIS_LOOP_531_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_256_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_256" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_257_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_257" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_258_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_258" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_259_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_259" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_260_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_260" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_261_fu_372_p2" SOURCE="" VARIABLE="empty_261" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_262_fu_430_p2" SOURCE="" VARIABLE="empty_262" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U7" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U6" SOURCE="top.cpp:525" VARIABLE="mul_ln525_29" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_57_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_57" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_57_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_57" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_29_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_29" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_57_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_57" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_58_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_58" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_58_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_58" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_57_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_57" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_58_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_58" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_113_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_113" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_141_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_141" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_85_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_85" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_142_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_142" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_114_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_114" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_115_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_115" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_143_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_143" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_144_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_144" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_30_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_30" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_116_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_116" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_145_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_145" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_86_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_86" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_29_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_29" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_87_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_87" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_1" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_179_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_179" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_180_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_180" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_181_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_181" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_182_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_182" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_183_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_183" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_184_fu_372_p2" SOURCE="" VARIABLE="empty_184" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_185_fu_430_p2" SOURCE="" VARIABLE="empty_185" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U14" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U13" SOURCE="top.cpp:525" VARIABLE="mul_ln525_18" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_35_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_35" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_35_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_35" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_18_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_18" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_35_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_35" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_36_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_36" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_36_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_36" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_35_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_35" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_36_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_36" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_69_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_69" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_86_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_86" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_52_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_52" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_87_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_87" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_70_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_70" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_71_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_71" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_88_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_88" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_89_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_89" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_19_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_19" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_72_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_72" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_90_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_90" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_53_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_53" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_18_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_18" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_54_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_54" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_2" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_102_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_102" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_103_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_103" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_104_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_104" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_105_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_105" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_106_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_106" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_372_p2" SOURCE="" VARIABLE="empty_107" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_430_p2" SOURCE="" VARIABLE="empty_108" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U18" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U17" SOURCE="top.cpp:525" VARIABLE="mul_ln525_7" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_13_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_13" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_13_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_13" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_7_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_7" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_13_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_13" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_14_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_14" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_14_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_14" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_13_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_13" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_14_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_14" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_25_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_25" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_31_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_31" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_19_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_19" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_32_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_32" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_26_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_26" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_27_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_27" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_33_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_33" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_34_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_34" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_8_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_8" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_28_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_28" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_35_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_35" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_20_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_20" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_7_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_7" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_21_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_21" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_3" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_95_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_95" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_96_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_96" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_97_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_97" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_98_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_98" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_99_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_99" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_372_p2" SOURCE="" VARIABLE="empty_100" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_430_p2" SOURCE="" VARIABLE="empty_101" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U22" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U21" SOURCE="top.cpp:525" VARIABLE="mul_ln525_6" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_11_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_11" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_11_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_11" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_6_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_6" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_11_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_11" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_12_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_12" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_12_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_12" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_11_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_11" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_12_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_12" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_21_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_21" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_26_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_26" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_16_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_16" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_27_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_27" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_22_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_22" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_23_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_23" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_28_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_28" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_29_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_29" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_7_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_7" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_24_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_24" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_30_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_30" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_17_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_17" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_6_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_6" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_18_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_18" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_4" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_5" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_88_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_88" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_89_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_89" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_90_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_90" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_91_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_91" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_92_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_92" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_372_p2" SOURCE="" VARIABLE="empty_93" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_430_p2" SOURCE="" VARIABLE="empty_94" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U26" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U25" SOURCE="top.cpp:525" VARIABLE="mul_ln525_5" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_9_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_9" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_9_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_9" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_5_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_5" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_9_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_9" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_10_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_10" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_10_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_10" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_9_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_9" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_10_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_10" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_17_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_17" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_21_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_21" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_13_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_13" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_22_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_22" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_18_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_18" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_19_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_19" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_23_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_23" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_24_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_24" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_6_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_6" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_20_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_20" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_25_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_25" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_14_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_14" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_5_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_5" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_15_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_15" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_5" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_6" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_6" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_81_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_81" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_82_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_82" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_83_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_83" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_84_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_84" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_85_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_85" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_372_p2" SOURCE="" VARIABLE="empty_86" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_430_p2" SOURCE="" VARIABLE="empty_87" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U30" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U29" SOURCE="top.cpp:525" VARIABLE="mul_ln525_4" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_7_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_7" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_7_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_7" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_4_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_4" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_7_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_7" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_8_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_8" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_8_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_8" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_7_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_7" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_8_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_8" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_13_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_13" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_16_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_16" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_10_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_10" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_17_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_17" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_14_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_14" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_15_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_15" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_18_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_18" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_19_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_19" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_5_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_5" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_16_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_16" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_20_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_20" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_11_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_11" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_4_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_4" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_12_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_12" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_6" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_74_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_74" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_75_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_75" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_76_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_76" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_77_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_77" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_78_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_78" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_372_p2" SOURCE="" VARIABLE="empty_79" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_430_p2" SOURCE="" VARIABLE="empty_80" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U34" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U33" SOURCE="top.cpp:525" VARIABLE="mul_ln525_3" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_5_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_5" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_5_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_5" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_3_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_3" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_5_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_5" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_6_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_6" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_6_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_6" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_5_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_5" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_6_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_6" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_9_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_9" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_11_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_11" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_7_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_7" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_12_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_12" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_10_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_10" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_11_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_11" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_13_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_13" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_14_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_14" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_4_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_4" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_12_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_12" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_15_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_15" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_8_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_8" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_3_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_3" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_9_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_9" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_7" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_8" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_8" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_67_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_67" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_68_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_68" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_69_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_69" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_70_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_70" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_71_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_71" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_372_p2" SOURCE="" VARIABLE="empty_72" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_430_p2" SOURCE="" VARIABLE="empty_73" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U38" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U37" SOURCE="top.cpp:525" VARIABLE="mul_ln525_2" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_3_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_3" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_3_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_3" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_2_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_2" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_3_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_3" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_4_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_4" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_4_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_4" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_3_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_3" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_4_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_4" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_5_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_5" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_6_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_6" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_4_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_4" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_7_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_7" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_6_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_6" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_7_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_7" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_8_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_8" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_9_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_9" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_3_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_3" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_8_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_8" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_10_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_10" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_5_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_5" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_2_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_2" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_6_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_6" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_8" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_9" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_9" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_60_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_60" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_61_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_61" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_62_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_62" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_63_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_63" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_64_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_64" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_372_p2" SOURCE="" VARIABLE="empty_65" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_430_p2" SOURCE="" VARIABLE="empty_66" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U42" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U41" SOURCE="top.cpp:525" VARIABLE="mul_ln525_1" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_1_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_1" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_1_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_1" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_1_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_1" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_1_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_1" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_2_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_2" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_2_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_2" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_1_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_1" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_2_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_2" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_1_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_1" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_1_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_1" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_1_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_1" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_2_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_2" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_2_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_2" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_3_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_3" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_3_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_3" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_4_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_4" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_2_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_2" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_4_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_4" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_5_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_5" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_2_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_2" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_1_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_1" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_3_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_3" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_9" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_10" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_10" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_249_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_249" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_250_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_250" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_251_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_251" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_252_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_252" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_253_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_253" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_254_fu_372_p2" SOURCE="" VARIABLE="empty_254" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_255_fu_430_p2" SOURCE="" VARIABLE="empty_255" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U46" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U45" SOURCE="top.cpp:525" VARIABLE="mul_ln525_28" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_55_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_55" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_55_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_55" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_28_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_28" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_55_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_55" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_56_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_56" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_56_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_56" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_55_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_55" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_56_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_56" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_109_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_109" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_136_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_136" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_82_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_82" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_137_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_137" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_110_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_110" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_111_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_111" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_138_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_138" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_139_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_139" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_29_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_29" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_112_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_112" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_140_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_140" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_83_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_83" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_28_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_28" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_84_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_84" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_10" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_11" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_11" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_242_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_242" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_243_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_243" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_244_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_244" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_245_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_245" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_246_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_246" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_247_fu_372_p2" SOURCE="" VARIABLE="empty_247" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_248_fu_430_p2" SOURCE="" VARIABLE="empty_248" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U50" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U49" SOURCE="top.cpp:525" VARIABLE="mul_ln525_27" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_53_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_53" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_53_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_53" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_27_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_27" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_53_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_53" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_54_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_54" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_54_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_54" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_53_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_53" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_54_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_54" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_105_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_105" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_131_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_131" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_79_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_79" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_132_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_132" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_106_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_106" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_107_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_107" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_133_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_133" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_134_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_134" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_28_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_28" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_108_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_108" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_135_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_135" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_80_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_80" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_27_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_27" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_81_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_81" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_11" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_235_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_235" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_236_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_236" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_237_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_237" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_238_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_238" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_239_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_239" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_372_p2" SOURCE="" VARIABLE="empty_240" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_241_fu_430_p2" SOURCE="" VARIABLE="empty_241" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U54" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U53" SOURCE="top.cpp:525" VARIABLE="mul_ln525_26" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_51_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_51" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_51_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_51" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_26_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_26" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_51_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_51" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_52_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_52" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_52_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_52" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_51_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_51" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_52_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_52" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_101_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_101" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_126_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_126" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_76_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_76" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_127_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_127" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_102_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_102" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_103_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_103" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_128_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_128" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_129_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_129" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_27_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_27" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_104_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_104" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_130_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_130" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_77_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_77" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_26_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_26" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_78_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_78" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_12" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_13" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_13" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_228_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_228" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_229_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_229" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_230_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_230" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_231_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_231" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_232_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_232" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_233_fu_372_p2" SOURCE="" VARIABLE="empty_233" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_234_fu_430_p2" SOURCE="" VARIABLE="empty_234" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U58" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U57" SOURCE="top.cpp:525" VARIABLE="mul_ln525_25" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_49_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_49" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_49_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_49" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_25_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_25" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_49_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_49" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_50_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_50" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_50_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_50" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_49_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_49" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_50_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_50" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_97_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_97" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_121_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_121" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_73_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_73" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_122_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_122" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_98_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_98" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_99_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_99" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_123_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_123" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_124_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_124" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_26_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_26" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_100_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_100" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_125_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_125" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_74_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_74" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_25_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_25" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_75_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_75" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_13" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_14" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_14" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_221_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_221" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_222_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_222" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_223_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_223" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_224_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_224" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_225_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_225" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_226_fu_372_p2" SOURCE="" VARIABLE="empty_226" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_227_fu_430_p2" SOURCE="" VARIABLE="empty_227" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U62" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U61" SOURCE="top.cpp:525" VARIABLE="mul_ln525_24" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_47_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_47" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_47_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_47" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_24_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_24" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_47_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_47" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_48_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_48" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_48_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_48" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_47_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_47" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_48_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_48" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_93_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_93" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_116_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_116" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_70_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_70" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_117_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_117" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_94_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_94" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_95_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_95" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_118_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_118" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_119_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_119" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_25_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_25" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_96_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_96" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_120_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_120" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_71_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_71" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_24_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_24" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_72_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_72" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_14" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_15" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_15" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_214_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_214" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_215_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_215" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_216_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_216" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_217_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_217" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_218_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_218" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_219_fu_372_p2" SOURCE="" VARIABLE="empty_219" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_220_fu_430_p2" SOURCE="" VARIABLE="empty_220" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U66" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U65" SOURCE="top.cpp:525" VARIABLE="mul_ln525_23" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_45_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_45" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_45_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_45" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_23_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_23" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_45_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_45" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_46_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_46" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_46_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_46" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_45_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_45" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_46_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_46" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_89_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_89" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_111_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_111" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_67_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_67" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_112_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_112" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_90_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_90" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_91_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_91" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_113_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_113" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_114_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_114" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_24_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_24" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_92_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_92" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_115_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_115" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_68_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_68" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_23_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_23" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_69_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_69" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_15" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_16" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_16" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_207_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_207" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_208_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_208" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_209_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_209" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_210_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_210" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_211_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_211" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_212_fu_372_p2" SOURCE="" VARIABLE="empty_212" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_213_fu_430_p2" SOURCE="" VARIABLE="empty_213" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U70" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U69" SOURCE="top.cpp:525" VARIABLE="mul_ln525_22" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_43_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_43" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_43_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_43" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_22_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_22" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_43_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_43" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_44_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_44" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_44_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_44" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_43_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_43" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_44_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_44" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_85_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_85" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_106_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_106" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_64_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_64" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_107_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_107" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_86_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_86" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_87_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_87" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_108_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_108" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_109_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_109" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_23_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_23" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_88_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_88" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_110_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_110" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_65_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_65" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_22_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_22" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_66_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_66" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_16" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_17" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_17" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_200_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_200" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_201_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_201" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_202_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_202" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_203_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_203" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_204_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_204" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_205_fu_372_p2" SOURCE="" VARIABLE="empty_205" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_206_fu_430_p2" SOURCE="" VARIABLE="empty_206" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U74" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U73" SOURCE="top.cpp:525" VARIABLE="mul_ln525_21" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_41_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_41" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_41_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_41" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_21_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_21" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_41_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_41" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_42_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_42" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_42_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_42" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_41_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_41" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_42_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_42" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_81_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_81" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_101_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_101" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_61_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_61" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_102_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_102" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_82_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_82" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_83_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_83" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_103_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_103" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_104_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_104" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_22_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_22" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_84_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_84" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_105_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_105" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_62_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_62" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_21_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_21" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_63_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_63" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_17" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_18" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_18" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_193_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_193" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_194_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_194" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_195_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_195" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_196_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_196" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_197_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_197" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_198_fu_372_p2" SOURCE="" VARIABLE="empty_198" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_199_fu_430_p2" SOURCE="" VARIABLE="empty_199" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U78" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U77" SOURCE="top.cpp:525" VARIABLE="mul_ln525_20" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_39_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_39" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_39_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_39" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_20_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_20" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_39_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_39" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_40_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_40" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_40_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_40" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_39_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_39" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_40_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_40" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_77_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_77" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_96_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_96" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_58_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_58" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_97_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_97" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_78_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_78" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_79_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_79" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_98_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_98" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_99_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_99" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_21_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_21" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_80_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_80" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_100_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_100" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_59_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_59" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_20_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_20" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_60_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_60" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_18" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_19" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_19" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_186_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_186" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_187_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_187" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_188_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_188" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_189_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_189" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_190_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_190" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_191_fu_372_p2" SOURCE="" VARIABLE="empty_191" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_192_fu_430_p2" SOURCE="" VARIABLE="empty_192" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U82" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U81" SOURCE="top.cpp:525" VARIABLE="mul_ln525_19" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_37_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_37" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_37_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_37" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_19_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_19" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_37_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_37" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_38_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_38" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_38_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_38" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_37_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_37" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_38_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_38" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_73_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_73" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_91_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_91" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_55_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_55" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_92_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_92" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_74_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_74" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_75_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_75" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_93_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_93" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_94_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_94" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_20_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_20" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_76_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_76" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_95_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_95" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_56_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_56" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_19_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_19" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_57_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_57" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_19" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_20" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_20" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_172_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_172" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_173_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_173" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_174_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_174" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_175_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_175" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_176_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_176" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_177_fu_372_p2" SOURCE="" VARIABLE="empty_177" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_178_fu_430_p2" SOURCE="" VARIABLE="empty_178" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U86" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U85" SOURCE="top.cpp:525" VARIABLE="mul_ln525_17" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_33_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_33" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_33_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_33" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_17_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_17" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_33_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_33" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_34_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_34" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_34_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_34" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_33_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_33" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_34_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_34" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_65_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_65" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_81_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_81" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_49_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_49" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_82_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_82" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_66_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_66" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_67_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_67" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_83_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_83" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_84_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_84" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_18_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_18" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_68_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_68" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_85_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_85" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_50_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_50" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_17_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_17" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_51_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_51" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_20" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_21" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_21" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_165_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_165" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_166_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_166" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_167_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_167" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_168_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_168" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_169_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_169" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_170_fu_372_p2" SOURCE="" VARIABLE="empty_170" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_171_fu_430_p2" SOURCE="" VARIABLE="empty_171" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U90" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U89" SOURCE="top.cpp:525" VARIABLE="mul_ln525_16" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_31_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_31" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_31_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_31" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_16_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_16" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_31_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_31" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_32_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_32" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_32_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_32" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_31_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_31" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_32_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_32" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_61_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_61" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_76_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_76" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_46_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_46" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_77_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_77" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_62_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_62" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_63_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_63" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_78_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_78" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_79_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_79" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_17_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_17" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_64_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_64" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_80_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_80" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_47_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_47" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_16_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_16" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_48_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_48" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_21" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_22" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_22" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_158_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_158" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_159_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_159" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_160_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_160" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_161_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_161" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_162_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_162" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_163_fu_372_p2" SOURCE="" VARIABLE="empty_163" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_430_p2" SOURCE="" VARIABLE="empty_164" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U94" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U93" SOURCE="top.cpp:525" VARIABLE="mul_ln525_15" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_29_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_29" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_29_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_29" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_15_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_15" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_29_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_29" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_30_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_30" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_30_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_30" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_29_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_29" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_30_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_30" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_57_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_57" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_71_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_71" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_43_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_43" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_72_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_72" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_58_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_58" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_59_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_59" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_73_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_73" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_74_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_74" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_16_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_16" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_60_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_60" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_75_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_75" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_44_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_44" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_15_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_15" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_45_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_45" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_22" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_23" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_23" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_151_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_151" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_152_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_152" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_153_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_153" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_154_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_154" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_155_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_155" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_372_p2" SOURCE="" VARIABLE="empty_156" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_157_fu_430_p2" SOURCE="" VARIABLE="empty_157" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U98" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U97" SOURCE="top.cpp:525" VARIABLE="mul_ln525_14" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_27_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_27" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_27_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_27" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_14_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_14" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_27_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_27" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_28_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_28" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_28_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_28" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_27_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_27" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_28_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_28" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_53_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_53" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_66_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_66" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_40_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_40" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_67_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_67" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_54_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_54" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_55_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_55" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_68_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_68" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_69_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_69" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_15_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_15" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_56_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_56" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_70_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_70" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_41_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_41" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_14_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_14" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_42_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_42" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_23" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_24" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_24" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_144_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_144" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_145_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_145" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_146_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_146" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_147_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_147" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_148_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_148" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_372_p2" SOURCE="" VARIABLE="empty_149" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_430_p2" SOURCE="" VARIABLE="empty_150" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U102" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U101" SOURCE="top.cpp:525" VARIABLE="mul_ln525_13" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_25_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_25" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_25_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_25" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_13_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_13" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_25_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_25" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_26_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_26" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_26_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_26" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_25_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_25" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_26_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_26" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_49_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_49" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_61_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_61" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_37_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_37" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_62_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_62" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_50_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_50" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_51_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_51" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_63_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_63" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_64_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_64" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_14_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_14" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_52_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_52" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_65_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_65" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_38_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_38" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_13_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_13" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_39_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_39" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_24" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_25" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_25" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_137_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_137" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_138_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_138" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_139_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_139" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_140_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_140" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_141_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_141" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_372_p2" SOURCE="" VARIABLE="empty_142" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_430_p2" SOURCE="" VARIABLE="empty_143" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U106" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U105" SOURCE="top.cpp:525" VARIABLE="mul_ln525_12" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_23_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_23" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_23_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_23" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_12_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_12" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_23_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_23" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_24_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_24" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_24_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_24" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_23_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_23" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_24_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_24" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_45_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_45" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_56_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_56" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_34_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_34" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_57_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_57" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_46_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_46" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_47_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_47" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_58_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_58" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_59_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_59" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_13_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_13" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_48_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_48" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_60_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_60" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_35_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_35" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_12_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_12" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_36_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_36" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_25" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_26" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_26" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_130_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_130" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_131_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_131" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_132_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_132" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_133_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_133" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_134_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_134" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_135_fu_372_p2" SOURCE="" VARIABLE="empty_135" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_430_p2" SOURCE="" VARIABLE="empty_136" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U110" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U109" SOURCE="top.cpp:525" VARIABLE="mul_ln525_11" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_21_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_21" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_21_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_21" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_11_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_11" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_21_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_21" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_22_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_22" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_22_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_22" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_21_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_21" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_22_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_22" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_41_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_41" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_51_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_51" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_31_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_31" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_52_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_52" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_42_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_42" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_43_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_43" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_53_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_53" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_54_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_54" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_12_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_12" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_44_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_44" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_55_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_55" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_32_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_32" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_11_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_11" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_33_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_33" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_26" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_27" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_27" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_123_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_123" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_124_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_124" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_125_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_125" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_126_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_126" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_127_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_127" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_372_p2" SOURCE="" VARIABLE="empty_128" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_129_fu_430_p2" SOURCE="" VARIABLE="empty_129" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U114" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U113" SOURCE="top.cpp:525" VARIABLE="mul_ln525_10" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_19_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_19" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_19_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_19" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_10_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_10" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_19_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_19" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_20_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_20" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_20_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_20" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_19_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_19" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_20_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_20" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_37_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_37" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_46_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_46" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_28_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_28" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_47_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_47" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_38_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_38" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_39_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_39" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_48_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_48" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_49_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_49" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_11_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_11" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_40_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_40" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_50_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_50" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_29_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_29" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_10_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_10" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_30_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_30" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_27" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_28" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_28" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_116_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_116" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_117_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_117" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_118_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_118" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_119_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_119" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_120_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_120" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_372_p2" SOURCE="" VARIABLE="empty_121" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_430_p2" SOURCE="" VARIABLE="empty_122" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U118" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U117" SOURCE="top.cpp:525" VARIABLE="mul_ln525_9" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_17_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_17" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_17_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_17" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_9_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_9" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_17_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_17" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_18_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_18" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_18_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_18" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_17_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_17" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_18_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_18" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_33_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_33" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_41_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_41" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_25_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_25" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_42_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_42" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_34_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_34" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_35_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_35" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_43_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_43" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_44_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_44" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_10_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_10" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_36_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_36" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_45_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_45" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_26_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_26" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_9_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_9" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_27_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_27" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_28" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage_29" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage_29" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_109_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_109" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_110_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_110" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_111_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_111" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_112_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_112" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_113_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_113" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_372_p2" SOURCE="" VARIABLE="empty_114" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_430_p2" SOURCE="" VARIABLE="empty_115" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U122" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U121" SOURCE="top.cpp:525" VARIABLE="mul_ln525_8" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_15_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_15" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_15_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_15" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_8_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_8" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_15_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_15" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_16_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_16" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_16_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_16" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_15_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_15" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_16_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_16" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_29_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_29" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_36_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_36" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_22_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_22" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_37_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_37" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_30_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_30" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_31_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_31" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_38_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_38" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_39_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_39" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_9_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_9" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_32_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_32" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_40_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_40" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_23_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_23" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_8_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_8" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_24_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_24" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage_29" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" VARIABLE="line_buf" MODULE="stencil_stage" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" VARIABLE="line_buf_1" MODULE="stencil_stage" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="24 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" VARIABLE="k" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" VARIABLE="icmp_ln577" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" VARIABLE="out_idx" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" VARIABLE="empty" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_263_fu_301_p2" SOURCE="top.cpp:579" VARIABLE="empty_263" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_264_fu_307_p2" SOURCE="top.cpp:579" VARIABLE="empty_264" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_265_fu_313_p2" SOURCE="top.cpp:578" VARIABLE="empty_265" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_266_fu_319_p2" SOURCE="top.cpp:578" VARIABLE="empty_266" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_267_fu_325_p2" SOURCE="top.cpp:578" VARIABLE="empty_267" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_268_fu_372_p2" SOURCE="" VARIABLE="empty_268" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" VARIABLE="add_ln523" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" VARIABLE="sum_axis" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_269_fu_430_p2" SOURCE="" VARIABLE="empty_269" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" VARIABLE="add_ln524" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" VARIABLE="sum_diag" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U126" SOURCE="top.cpp:525" VARIABLE="mul_ln525" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U125" SOURCE="top.cpp:525" VARIABLE="mul_ln525_30" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_59_fu_543_p2" SOURCE="top.cpp:525" VARIABLE="add_ln525_59" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_59_fu_581_p2" SOURCE="top.cpp:525" VARIABLE="out_59" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_30_fu_604_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525_30" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_59_fu_610_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_59" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_60_fu_615_p2" SOURCE="top.cpp:525" VARIABLE="xor_ln525_60" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" VARIABLE="or_ln525" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" VARIABLE="and_ln525" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="out_60_fu_633_p3" SOURCE="top.cpp:525" VARIABLE="out_60" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" VARIABLE="add_ln526" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_59_fu_735_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_59" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_60_fu_741_p2" SOURCE="top.cpp:526" VARIABLE="icmp_ln526_60" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_117_fu_755_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_117" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_146_fu_761_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_146" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_88_fu_767_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_88" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_147_fu_775_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_147" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_118_fu_781_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_118" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_119_fu_793_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_119" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_148_fu_799_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_148" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_149_fu_805_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_149" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_31_fu_811_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_31" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_120_fu_817_p2" SOURCE="top.cpp:526" VARIABLE="xor_ln526_120" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_150_fu_823_p2" SOURCE="top.cpp:526" VARIABLE="and_ln526_150" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_89_fu_829_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_89" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_30_fu_837_p2" SOURCE="top.cpp:526" VARIABLE="or_ln526_30" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_90_fu_843_p3" SOURCE="top.cpp:526" VARIABLE="select_ln526_90" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" VARIABLE="icmp_ln548" MODULE="stencil_stage" LOOP="VITIS_LOOP_548_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_130_p2" SOURCE="top.cpp:594" VARIABLE="i" MODULE="write_output" LOOP="VITIS_LOOP_594_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln594_fu_136_p2" SOURCE="top.cpp:594" VARIABLE="icmp_ln594" MODULE="write_output" LOOP="VITIS_LOOP_594_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_out_c_U" SOURCE="top.cpp:610" VARIABLE="A_out_c" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="64 33 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_U" SOURCE="top.cpp:606" VARIABLE="inter_strm" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_1_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_1" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_2_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_2" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_3_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_3" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_4_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_4" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_5_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_5" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_6_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_6" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_7_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_7" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_8_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_8" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_9_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_9" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_10_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_10" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_11_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_11" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_12_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_12" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_13_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_13" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_14_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_14" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_15_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_15" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_16_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_16" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_17_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_17" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_18_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_18" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_19_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_19" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_20_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_20" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_21_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_21" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_22_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_22" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_23_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_23" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_24_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_24" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_25_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_25" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_26_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_26" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_27_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_27" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_28_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_28" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_29_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_29" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_30_U" SOURCE="top.cpp:606" VARIABLE="inter_strm_30" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="24 512 1"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="top_kernel" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="top_kernel" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="2" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="top_kernel" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem0" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem1" MODULE="top_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
