

================================================================
== Vivado HLS Report for 'sigmoid_ap_fixed_ap_fixed_sigmoid_config17_s'
================================================================
* Date:           Mon Sep 26 10:35:30 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.743|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      133|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        1|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|        9|    -|
|Register             |        -|      -|        3|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|      0|        3|      142|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sigmoid_table21_U  |sigmoid_ap_fixed_ap_fixed_sigmoid_config17_s_sigmoid_tablncg  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                                              |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln167_1_fu_170_p2             |     +    |      0|  0|  12|          10|          12|
    |index_fu_164_p2                   |     +    |      0|  0|  13|          10|          13|
    |ret_V_fu_138_p2                   |     +    |      0|  0|  13|           1|          13|
    |icmp_ln169_fu_206_p2              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln851_fu_132_p2              |   icmp   |      0|  0|  13|          10|           1|
    |p_Result_s_fu_114_p2              |   icmp   |      0|  0|  20|          25|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |select_ln168_fu_184_p3            |  select  |      0|  0|  12|           1|           1|
    |select_ln169_fu_212_p3            |  select  |      0|  0|  10|           1|           2|
    |select_ln850_fu_152_p3            |  select  |      0|  0|  13|           1|          13|
    |select_ln851_fu_144_p3            |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 133|          65|          78|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed,ap_fixed,sigmoid_config17> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed,ap_fixed,sigmoid_config17> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed,ap_fixed,sigmoid_config17> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | sigmoid<ap_fixed,ap_fixed,sigmoid_config17> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed,ap_fixed,sigmoid_config17> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | sigmoid<ap_fixed,ap_fixed,sigmoid_config17> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | sigmoid<ap_fixed,ap_fixed,sigmoid_config17> | return value |
|empty                   |  in |   15|   ap_none  |                    empty                    |    scalar    |
|layer17_out_0_V         | out |   16|   ap_vld   |               layer17_out_0_V               |    pointer   |
|layer17_out_0_V_ap_vld  | out |    1|   ap_vld   |               layer17_out_0_V               |    pointer   |
+------------------------+-----+-----+------------+---------------------------------------------+--------------+

