CCT (r1,f1,mr1,mf1,oc1,r2,f2,mr2,mf2,oc2,ic1,ic2,ic3,ic4) and4nand4(O1,O2,A1,B1,C1,D1) 

capacitor(ic1) cap1(A1);
capacitor(ic2) cap2(B1);
capacitor(ic3) cap3(C1);
capacitor(ic4) cap4(D1);
capacitor(oc1) cap5(O1);
capacitor(oc2) cap6(O2);

** WIRE DECLARATIONS

INPUT   A1 B1 C1 D1;

WIRE    (r1,f1,mr1,mf1,0) O1 = NAND(A1,B1,C1,D1);
WIRE    (r2,f2,mr2,mf2,0) O2 = NOT O1;
.

