# Reading E:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:46 on May 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:40:46 on May 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work E:/GIthub/Processor/memory_ip.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:53 on May 26,2021
# vlog -reportprogress 300 -work work E:/GIthub/Processor/memory_ip.v 
# -- Compiling module memory_ip
# 
# Top level modules:
# 	memory_ip
# End time: 12:40:53 on May 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/GIthub/Processor/memory_ip.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:54 on May 26,2021
# vlog -reportprogress 300 -work work E:/GIthub/Processor/memory_ip.v 
# -- Compiling module memory_ip
# 
# Top level modules:
# 	memory_ip
# End time: 12:40:54 on May 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/GIthub/Processor/tb/test_tb1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:58 on May 26,2021
# vlog -reportprogress 300 -work work E:/GIthub/Processor/tb/test_tb1.v 
# -- Compiling module test1_tb
# 
# Top level modules:
# 	test1_tb
# End time: 12:40:58 on May 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.test1_tb -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.test1_tb -Lf altera_mf_ver 
# Start time: 12:41:17 on May 26,2021
# Loading work.test1_tb
# Loading work.memory_ip
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint  \
sim:/test1_tb/write_en \
sim:/test1_tb/scan_file \
sim:/test1_tb/read_en \
sim:/test1_tb/q_sig \
sim:/test1_tb/data_file \
sim:/test1_tb/data_address \
sim:/test1_tb/data_ \
sim:/test1_tb/clock \
sim:/test1_tb/captured_data
run -all
# Break key hit
# Break in Module test1_tb at E:/GIthub/Processor/tb/test_tb1.v line 21
# End time: 12:45:12 on May 26,2021, Elapsed time: 0:03:55
# Errors: 0, Warnings: 0
