\hypertarget{structArmISA_1_1ISA}{
\section{クラス ISA}
\label{structArmISA_1_1ISA}\index{ArmISA::ISA@{ArmISA::ISA}}
}


{\ttfamily \#include $<$isa.hh$>$}ISAに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2cm]{structArmISA_1_1ISA}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structArmISA_1_1ISA_1_1MiscRegInitializerEntry}{MiscRegInitializerEntry}
\item 
struct \hyperlink{structArmISA_1_1ISA_1_1MiscRegLUTEntry}{MiscRegLUTEntry}
\end{DoxyCompactItemize}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
typedef ArmISAParams \hyperlink{structArmISA_1_1ISA_a44000e19d886af0a346cd5a03302d3b6}{Params}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{structArmISA_1_1ISA_ac8bb3912a3ce86b15842e79d0b421204}{clear} ()
\item 
void \hyperlink{structArmISA_1_1ISA_acfe5434ce5ff7f87e2ce263d3ac51c24}{clear64} (const ArmISAParams $\ast$p)
\item 
\hyperlink{namespaceArmISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} \hyperlink{structArmISA_1_1ISA_a17649252f355bfda86ea00dd728d8c02}{readMiscRegNoEffect} (int misc\_\-reg) const 
\item 
\hyperlink{namespaceArmISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} \hyperlink{structArmISA_1_1ISA_a5e47db3953e6f623b58fee4f22a406bd}{readMiscReg} (int misc\_\-reg, \hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc})
\item 
void \hyperlink{structArmISA_1_1ISA_a763517aaea2f3decbc1ef9d064216b6f}{setMiscRegNoEffect} (int misc\_\-reg, const \hyperlink{namespaceArmISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} \&val)
\item 
void \hyperlink{structArmISA_1_1ISA_ae4d63c6d4ee4354d39674ff8c53d9e2f}{setMiscReg} (int misc\_\-reg, const \hyperlink{namespaceArmISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} \&val, \hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc})
\item 
int \hyperlink{structArmISA_1_1ISA_aece4b88ffcab608652e8e9f0fbe643d4}{flattenIntIndex} (int reg) const 
\item 
int \hyperlink{structArmISA_1_1ISA_a85addcd4f57c5a0ffa81805dcad1eeb7}{flattenFloatIndex} (int reg) const 
\item 
int \hyperlink{structArmISA_1_1ISA_a7a5d7476bd10e5af09e6e753d1fca087}{flattenCCIndex} (int reg) const 
\item 
int \hyperlink{structArmISA_1_1ISA_a8997760aa4425793911f57440a4dd8ae}{flattenMiscIndex} (int reg) const 
\item 
void \hyperlink{structArmISA_1_1ISA_a53e036786d17361be4c7320d39c99b84}{serialize} (std::ostream \&os)
\item 
void \hyperlink{structArmISA_1_1ISA_af22e5d6d660b97db37003ac61ac4ee49}{unserialize} (\hyperlink{classCheckpoint}{Checkpoint} $\ast$cp, const std::string \&section)
\item 
void \hyperlink{structArmISA_1_1ISA_a769e733729615c529fdb54f538f11dba}{startup} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc})
\item 
const \hyperlink{structArmISA_1_1ISA_a44000e19d886af0a346cd5a03302d3b6}{Params} $\ast$ \hyperlink{structArmISA_1_1ISA_acd3c3feb78ae7a8f88fe0f110a718dff}{params} () const 
\item 
\hyperlink{structArmISA_1_1ISA_ae9132e021b3f3b20c917fc328a056bbd}{ISA} (\hyperlink{structArmISA_1_1ISA_a44000e19d886af0a346cd5a03302d3b6}{Params} $\ast$p)
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{structArmISA_1_1ISA_a2459588c548b25984ed5b75051741841}{updateRegMap} (CPSR \hyperlink{namespaceArmISA_ad377bf9b9c48f8cf3e8e918e0847b1fe}{cpsr})
\item 
::\hyperlink{classGenericTimer_1_1SystemCounter}{GenericTimer::SystemCounter} $\ast$ \hyperlink{structArmISA_1_1ISA_ae498e9dac91e31ef155c01f0f15113ff}{getSystemCounter} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc})
\item 
::\hyperlink{classGenericTimer_1_1ArchTimer}{GenericTimer::ArchTimer} $\ast$ \hyperlink{structArmISA_1_1ISA_a0b17cffd3a0fd5aa2339f4533db424d1}{getArchTimer} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc}, int cpu\_\-id)
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classArmSystem}{ArmSystem} $\ast$ \hyperlink{structArmISA_1_1ISA_a5c1351250909b50f57e70dbb5bf443d8}{system}
\item 
bool \hyperlink{structArmISA_1_1ISA_a9f135583566fb70bba3c10395368f2e4}{haveSecurity}
\item 
bool \hyperlink{structArmISA_1_1ISA_a8e8469d916956ca8b9052ebd6f155e0b}{haveLPAE}
\item 
bool \hyperlink{structArmISA_1_1ISA_a48e6871d9ab14ff31b50307f0c617f95}{haveVirtualization}
\item 
bool \hyperlink{structArmISA_1_1ISA_a3aea18414c83c86fa366401cb767e7ab}{haveLargeAsid64}
\item 
uint8\_\-t \hyperlink{structArmISA_1_1ISA_a4ab96b1a55880cac440e81e794c6f8d7}{physAddrRange64}
\item 
\hyperlink{classstd_1_1vector}{std::vector}$<$ struct \hyperlink{structArmISA_1_1ISA_1_1MiscRegLUTEntry}{MiscRegLUTEntry} $>$ \hyperlink{structArmISA_1_1ISA_ad38b21495dd061c39be969173cdd1c8d}{lookUpMiscReg}
\item 
\hyperlink{namespaceArmISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} \hyperlink{structArmISA_1_1ISA_a1719a90e78518ac5e323ce1fb9fe3639}{miscRegs} \mbox{[}\hyperlink{namespaceArmISA_a568d4aa96dd7cd963f3b1b1b0446c9c6}{NumMiscRegs}\mbox{]}
\item 
const \hyperlink{namespaceArmISA_ae64680ba9fb526106829d6bf92fc791b}{IntRegIndex} $\ast$ \hyperlink{structArmISA_1_1ISA_afb6be991f3bd99efccaadb4e55a09c1a}{intRegMap}
\end{DoxyCompactItemize}
\subsection*{Static Protected 変数}
\begin{DoxyCompactItemize}
\item 
static struct \hyperlink{structArmISA_1_1ISA_1_1MiscRegInitializerEntry}{MiscRegInitializerEntry} \hyperlink{structArmISA_1_1ISA_af82c294831fc5f1bce99f03cacdd8884}{MiscRegSwitch} \mbox{[}miscRegTranslateMax\mbox{]}
\end{DoxyCompactItemize}
\subsection*{Private メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{structArmISA_1_1ISA_aa4f7032f366383d3b3696a1d0f5410a2}{assert32} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc})
\item 
void \hyperlink{structArmISA_1_1ISA_aad0b8ae6c31a34244ccf43b9202b40eb}{assert64} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc})
\item 
void \hyperlink{structArmISA_1_1ISA_ac79ec0e36bd10b6ae9a109def0b71fb2}{tlbiVA} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc}, \hyperlink{namespaceArmISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} newVal, uint8\_\-t \hyperlink{namespaceArmISA_a92720268bdaf1e0e53fc66152af0ff18}{asid}, bool secure\_\-lookup, uint8\_\-t target\_\-el)
\item 
void \hyperlink{structArmISA_1_1ISA_a06e97933d5648bf0558da52b060bd815}{tlbiALL} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc}, bool secure\_\-lookup, uint8\_\-t target\_\-el)
\item 
void \hyperlink{structArmISA_1_1ISA_a6ea364a473aab7a0fd9d7f4f68bff214}{tlbiALLN} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc}, bool hyp, uint8\_\-t target\_\-el)
\item 
void \hyperlink{structArmISA_1_1ISA_af079c2af6d92761ccb2f8083884479a7}{tlbiMVA} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc}, \hyperlink{namespaceArmISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} newVal, bool secure\_\-lookup, bool hyp, uint8\_\-t target\_\-el)
\end{DoxyCompactItemize}


\subsection{説明}
Some registers aliase with others, and therefore need to be translated. For each entry: The first value is the misc register that is to be looked up the second value is the lower part of the translation the third the upper part 

\subsection{型定義}
\hypertarget{structArmISA_1_1ISA_a44000e19d886af0a346cd5a03302d3b6}{
\index{ArmISA::ISA@{ArmISA::ISA}!Params@{Params}}
\index{Params@{Params}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{Params}]{\setlength{\rightskip}{0pt plus 5cm}typedef ArmISAParams {\bf Params}}}
\label{structArmISA_1_1ISA_a44000e19d886af0a346cd5a03302d3b6}


\subsection{コンストラクタとデストラクタ}
\hypertarget{structArmISA_1_1ISA_ae9132e021b3f3b20c917fc328a056bbd}{
\index{ArmISA::ISA@{ArmISA::ISA}!ISA@{ISA}}
\index{ISA@{ISA}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{ISA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ISA} ({\bf Params} $\ast$ {\em p})}}
\label{structArmISA_1_1ISA_ae9132e021b3f3b20c917fc328a056bbd}



\begin{DoxyCode}
125     : SimObject(p), system(NULL), lookUpMiscReg(NUM_MISCREGS, {0,0})
\end{DoxyCode}


\subsection{関数}
\hypertarget{structArmISA_1_1ISA_aa4f7032f366383d3b3696a1d0f5410a2}{
\index{ArmISA::ISA@{ArmISA::ISA}!assert32@{assert32}}
\index{assert32@{assert32}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{assert32}]{\setlength{\rightskip}{0pt plus 5cm}void assert32 ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private\mbox{]}}}}
\label{structArmISA_1_1ISA_aa4f7032f366383d3b3696a1d0f5410a2}



\begin{DoxyCode}
206                                                 {
207             CPSR cpsr M5_VAR_USED = readMiscReg(MISCREG_CPSR, tc);
208             assert(cpsr.width);
209         }
\end{DoxyCode}
\hypertarget{structArmISA_1_1ISA_aad0b8ae6c31a34244ccf43b9202b40eb}{
\index{ArmISA::ISA@{ArmISA::ISA}!assert64@{assert64}}
\index{assert64@{assert64}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{assert64}]{\setlength{\rightskip}{0pt plus 5cm}void assert64 ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private\mbox{]}}}}
\label{structArmISA_1_1ISA_aad0b8ae6c31a34244ccf43b9202b40eb}



\begin{DoxyCode}
211                                                 {
212             CPSR cpsr M5_VAR_USED = readMiscReg(MISCREG_CPSR, tc);
213             assert(!cpsr.width);
214         }
\end{DoxyCode}
\hypertarget{structArmISA_1_1ISA_ac8bb3912a3ce86b15842e79d0b421204}{
\index{ArmISA::ISA@{ArmISA::ISA}!clear@{clear}}
\index{clear@{clear}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{clear}]{\setlength{\rightskip}{0pt plus 5cm}void clear ()}}
\label{structArmISA_1_1ISA_ac8bb3912a3ce86b15842e79d0b421204}
\hypertarget{structArmISA_1_1ISA_acfe5434ce5ff7f87e2ce263d3ac51c24}{
\index{ArmISA::ISA@{ArmISA::ISA}!clear64@{clear64}}
\index{clear64@{clear64}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{clear64}]{\setlength{\rightskip}{0pt plus 5cm}void clear64 (const ArmISAParams $\ast$ {\em p})}}
\label{structArmISA_1_1ISA_acfe5434ce5ff7f87e2ce263d3ac51c24}
\hypertarget{structArmISA_1_1ISA_a7a5d7476bd10e5af09e6e753d1fca087}{
\index{ArmISA::ISA@{ArmISA::ISA}!flattenCCIndex@{flattenCCIndex}}
\index{flattenCCIndex@{flattenCCIndex}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{flattenCCIndex}]{\setlength{\rightskip}{0pt plus 5cm}int flattenCCIndex (int {\em reg}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{structArmISA_1_1ISA_a7a5d7476bd10e5af09e6e753d1fca087}



\begin{DoxyCode}
277         {
278             return reg;
279         }
\end{DoxyCode}
\hypertarget{structArmISA_1_1ISA_a85addcd4f57c5a0ffa81805dcad1eeb7}{
\index{ArmISA::ISA@{ArmISA::ISA}!flattenFloatIndex@{flattenFloatIndex}}
\index{flattenFloatIndex@{flattenFloatIndex}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{flattenFloatIndex}]{\setlength{\rightskip}{0pt plus 5cm}int flattenFloatIndex (int {\em reg}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{structArmISA_1_1ISA_a85addcd4f57c5a0ffa81805dcad1eeb7}



\begin{DoxyCode}
270         {
271             return reg;
272         }
\end{DoxyCode}
\hypertarget{structArmISA_1_1ISA_aece4b88ffcab608652e8e9f0fbe643d4}{
\index{ArmISA::ISA@{ArmISA::ISA}!flattenIntIndex@{flattenIntIndex}}
\index{flattenIntIndex@{flattenIntIndex}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{flattenIntIndex}]{\setlength{\rightskip}{0pt plus 5cm}int flattenIntIndex (int {\em reg}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{structArmISA_1_1ISA_aece4b88ffcab608652e8e9f0fbe643d4}



\begin{DoxyCode}
237         {
238             assert(reg >= 0);
239             if (reg < NUM_ARCH_INTREGS) {
240                 return intRegMap[reg];
241             } else if (reg < NUM_INTREGS) {
242                 return reg;
243             } else if (reg == INTREG_SPX) {
244                 CPSR cpsr = miscRegs[MISCREG_CPSR];
245                 ExceptionLevel el = opModeToEL(
246                     (OperatingMode) (uint8_t) cpsr.mode);
247                 if (!cpsr.sp && el != EL0)
248                     return INTREG_SP0;
249                 switch (el) {
250                   case EL3:
251                     return INTREG_SP3;
252                   // @todo: uncomment this to enable Virtualization
253                   // case EL2:
254                   //   return INTREG_SP2;
255                   case EL1:
256                     return INTREG_SP1;
257                   case EL0:
258                     return INTREG_SP0;
259                   default:
260                     panic("Invalid exception level");
261                     break;
262                 }
263             } else {
264                 return flattenIntRegModeIndex(reg);
265             }
266         }
\end{DoxyCode}
\hypertarget{structArmISA_1_1ISA_a8997760aa4425793911f57440a4dd8ae}{
\index{ArmISA::ISA@{ArmISA::ISA}!flattenMiscIndex@{flattenMiscIndex}}
\index{flattenMiscIndex@{flattenMiscIndex}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{flattenMiscIndex}]{\setlength{\rightskip}{0pt plus 5cm}int flattenMiscIndex (int {\em reg}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{structArmISA_1_1ISA_a8997760aa4425793911f57440a4dd8ae}



\begin{DoxyCode}
283         {
284             int flat_idx = reg;
285 
286             if (reg == MISCREG_SPSR) {
287                 CPSR cpsr = miscRegs[MISCREG_CPSR];
288                 switch (cpsr.mode) {
289                   case MODE_EL0T:
290                     warn("User mode does not have SPSR\n");
291                     flat_idx = MISCREG_SPSR;
292                     break;
293                   case MODE_EL1T:
294                   case MODE_EL1H:
295                     flat_idx = MISCREG_SPSR_EL1;
296                     break;
297                   case MODE_EL2T:
298                   case MODE_EL2H:
299                     flat_idx = MISCREG_SPSR_EL2;
300                     break;
301                   case MODE_EL3T:
302                   case MODE_EL3H:
303                     flat_idx = MISCREG_SPSR_EL3;
304                     break;
305                   case MODE_USER:
306                     warn("User mode does not have SPSR\n");
307                     flat_idx = MISCREG_SPSR;
308                     break;
309                   case MODE_FIQ:
310                     flat_idx = MISCREG_SPSR_FIQ;
311                     break;
312                   case MODE_IRQ:
313                     flat_idx = MISCREG_SPSR_IRQ;
314                     break;
315                   case MODE_SVC:
316                     flat_idx = MISCREG_SPSR_SVC;
317                     break;
318                   case MODE_MON:
319                     flat_idx = MISCREG_SPSR_MON;
320                     break;
321                   case MODE_ABORT:
322                     flat_idx = MISCREG_SPSR_ABT;
323                     break;
324                   case MODE_HYP:
325                     flat_idx = MISCREG_SPSR_HYP;
326                     break;
327                   case MODE_UNDEFINED:
328                     flat_idx = MISCREG_SPSR_UND;
329                     break;
330                   default:
331                     warn("Trying to access SPSR in an invalid mode: %d\n",
332                          cpsr.mode);
333                     flat_idx = MISCREG_SPSR;
334                     break;
335                 }
336             } else if (miscRegInfo[reg][MISCREG_MUTEX]) {
337                 // Mutually exclusive CP15 register
338                 switch (reg) {
339                   case MISCREG_PRRR_MAIR0:
340                   case MISCREG_PRRR_MAIR0_NS:
341                   case MISCREG_PRRR_MAIR0_S:
342                     {
343                         TTBCR ttbcr = readMiscRegNoEffect(MISCREG_TTBCR);
344                         // If the muxed reg has been flattened, work out the
345                         // offset and apply it to the unmuxed reg
346                         int idxOffset = reg - MISCREG_PRRR_MAIR0;
347                         if (ttbcr.eae)
348                             flat_idx = flattenMiscIndex(MISCREG_MAIR0 +
349                                                         idxOffset);
350                         else
351                             flat_idx = flattenMiscIndex(MISCREG_PRRR +
352                                                         idxOffset);
353                     }
354                     break;
355                   case MISCREG_NMRR_MAIR1:
356                   case MISCREG_NMRR_MAIR1_NS:
357                   case MISCREG_NMRR_MAIR1_S:
358                     {
359                         TTBCR ttbcr = readMiscRegNoEffect(MISCREG_TTBCR);
360                         // If the muxed reg has been flattened, work out the
361                         // offset and apply it to the unmuxed reg
362                         int idxOffset = reg - MISCREG_NMRR_MAIR1;
363                         if (ttbcr.eae)
364                             flat_idx = flattenMiscIndex(MISCREG_MAIR1 +
365                                                         idxOffset);
366                         else
367                             flat_idx = flattenMiscIndex(MISCREG_NMRR +
368                                                         idxOffset);
369                     }
370                     break;
371                   case MISCREG_PMXEVTYPER_PMCCFILTR:
372                     {
373                         PMSELR pmselr = miscRegs[MISCREG_PMSELR];
374                         if (pmselr.sel == 31)
375                             flat_idx = flattenMiscIndex(MISCREG_PMCCFILTR);
376                         else
377                             flat_idx = flattenMiscIndex(MISCREG_PMXEVTYPER);
378                     }
379                     break;
380                   default:
381                     panic("Unrecognized misc. register.\n");
382                     break;
383                 }
384             } else {
385                 if (miscRegInfo[reg][MISCREG_BANKED]) {
386                     bool secureReg = haveSecurity &&
387                                      inSecureState(miscRegs[MISCREG_SCR],
388                                                    miscRegs[MISCREG_CPSR]);
389                     flat_idx += secureReg ? 2 : 1;
390                 }
391             }
392             return flat_idx;
393         }
\end{DoxyCode}
\hypertarget{structArmISA_1_1ISA_a0b17cffd3a0fd5aa2339f4533db424d1}{
\index{ArmISA::ISA@{ArmISA::ISA}!getArchTimer@{getArchTimer}}
\index{getArchTimer@{getArchTimer}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{getArchTimer}]{\setlength{\rightskip}{0pt plus 5cm}::{\bf GenericTimer::ArchTimer}$\ast$ getArchTimer ({\bf ThreadContext} $\ast$ {\em tc}, \/  int {\em cpu\_\-id})\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{structArmISA_1_1ISA_a0b17cffd3a0fd5aa2339f4533db424d1}
\hypertarget{structArmISA_1_1ISA_ae498e9dac91e31ef155c01f0f15113ff}{
\index{ArmISA::ISA@{ArmISA::ISA}!getSystemCounter@{getSystemCounter}}
\index{getSystemCounter@{getSystemCounter}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{getSystemCounter}]{\setlength{\rightskip}{0pt plus 5cm}::{\bf GenericTimer::SystemCounter}$\ast$ getSystemCounter ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{structArmISA_1_1ISA_ae498e9dac91e31ef155c01f0f15113ff}
\hypertarget{structArmISA_1_1ISA_acd3c3feb78ae7a8f88fe0f110a718dff}{
\index{ArmISA::ISA@{ArmISA::ISA}!params@{params}}
\index{params@{params}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{params}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Params}$\ast$ params () const}}
\label{structArmISA_1_1ISA_acd3c3feb78ae7a8f88fe0f110a718dff}
\hypertarget{structArmISA_1_1ISA_a5e47db3953e6f623b58fee4f22a406bd}{
\index{ArmISA::ISA@{ArmISA::ISA}!readMiscReg@{readMiscReg}}
\index{readMiscReg@{readMiscReg}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{readMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscReg (int {\em misc\_\-reg}, \/  {\bf ThreadContext} $\ast$ {\em tc})}}
\label{structArmISA_1_1ISA_a5e47db3953e6f623b58fee4f22a406bd}
\hypertarget{structArmISA_1_1ISA_a17649252f355bfda86ea00dd728d8c02}{
\index{ArmISA::ISA@{ArmISA::ISA}!readMiscRegNoEffect@{readMiscRegNoEffect}}
\index{readMiscRegNoEffect@{readMiscRegNoEffect}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{readMiscRegNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscRegNoEffect (int {\em misc\_\-reg}) const}}
\label{structArmISA_1_1ISA_a17649252f355bfda86ea00dd728d8c02}
\hypertarget{structArmISA_1_1ISA_a53e036786d17361be4c7320d39c99b84}{
\index{ArmISA::ISA@{ArmISA::ISA}!serialize@{serialize}}
\index{serialize@{serialize}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{serialize}]{\setlength{\rightskip}{0pt plus 5cm}void serialize (std::ostream \& {\em os})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{structArmISA_1_1ISA_a53e036786d17361be4c7320d39c99b84}



\begin{DoxyCode}
396         {
397             DPRINTF(Checkpoint, "Serializing Arm Misc Registers\n");
398             SERIALIZE_ARRAY(miscRegs, NumMiscRegs);
399 
400             SERIALIZE_SCALAR(haveSecurity);
401             SERIALIZE_SCALAR(haveLPAE);
402             SERIALIZE_SCALAR(haveVirtualization);
403             SERIALIZE_SCALAR(haveLargeAsid64);
404             SERIALIZE_SCALAR(physAddrRange64);
405         }
\end{DoxyCode}
\hypertarget{structArmISA_1_1ISA_ae4d63c6d4ee4354d39674ff8c53d9e2f}{
\index{ArmISA::ISA@{ArmISA::ISA}!setMiscReg@{setMiscReg}}
\index{setMiscReg@{setMiscReg}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{setMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscReg (int {\em misc\_\-reg}, \/  const {\bf MiscReg} \& {\em val}, \/  {\bf ThreadContext} $\ast$ {\em tc})}}
\label{structArmISA_1_1ISA_ae4d63c6d4ee4354d39674ff8c53d9e2f}
\hypertarget{structArmISA_1_1ISA_a763517aaea2f3decbc1ef9d064216b6f}{
\index{ArmISA::ISA@{ArmISA::ISA}!setMiscRegNoEffect@{setMiscRegNoEffect}}
\index{setMiscRegNoEffect@{setMiscRegNoEffect}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{setMiscRegNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscRegNoEffect (int {\em misc\_\-reg}, \/  const {\bf MiscReg} \& {\em val})}}
\label{structArmISA_1_1ISA_a763517aaea2f3decbc1ef9d064216b6f}
\hypertarget{structArmISA_1_1ISA_a769e733729615c529fdb54f538f11dba}{
\index{ArmISA::ISA@{ArmISA::ISA}!startup@{startup}}
\index{startup@{startup}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{startup}]{\setlength{\rightskip}{0pt plus 5cm}void startup ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{structArmISA_1_1ISA_a769e733729615c529fdb54f538f11dba}



\begin{DoxyCode}
420 {}
\end{DoxyCode}
\hypertarget{structArmISA_1_1ISA_a06e97933d5648bf0558da52b060bd815}{
\index{ArmISA::ISA@{ArmISA::ISA}!tlbiALL@{tlbiALL}}
\index{tlbiALL@{tlbiALL}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{tlbiALL}]{\setlength{\rightskip}{0pt plus 5cm}void tlbiALL ({\bf ThreadContext} $\ast$ {\em tc}, \/  bool {\em secure\_\-lookup}, \/  uint8\_\-t {\em target\_\-el})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{structArmISA_1_1ISA_a06e97933d5648bf0558da52b060bd815}
\hypertarget{structArmISA_1_1ISA_a6ea364a473aab7a0fd9d7f4f68bff214}{
\index{ArmISA::ISA@{ArmISA::ISA}!tlbiALLN@{tlbiALLN}}
\index{tlbiALLN@{tlbiALLN}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{tlbiALLN}]{\setlength{\rightskip}{0pt plus 5cm}void tlbiALLN ({\bf ThreadContext} $\ast$ {\em tc}, \/  bool {\em hyp}, \/  uint8\_\-t {\em target\_\-el})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{structArmISA_1_1ISA_a6ea364a473aab7a0fd9d7f4f68bff214}
\hypertarget{structArmISA_1_1ISA_af079c2af6d92761ccb2f8083884479a7}{
\index{ArmISA::ISA@{ArmISA::ISA}!tlbiMVA@{tlbiMVA}}
\index{tlbiMVA@{tlbiMVA}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{tlbiMVA}]{\setlength{\rightskip}{0pt plus 5cm}void tlbiMVA ({\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf MiscReg} {\em newVal}, \/  bool {\em secure\_\-lookup}, \/  bool {\em hyp}, \/  uint8\_\-t {\em target\_\-el})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{structArmISA_1_1ISA_af079c2af6d92761ccb2f8083884479a7}
\hypertarget{structArmISA_1_1ISA_ac79ec0e36bd10b6ae9a109def0b71fb2}{
\index{ArmISA::ISA@{ArmISA::ISA}!tlbiVA@{tlbiVA}}
\index{tlbiVA@{tlbiVA}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{tlbiVA}]{\setlength{\rightskip}{0pt plus 5cm}void tlbiVA ({\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf MiscReg} {\em newVal}, \/  uint8\_\-t {\em asid}, \/  bool {\em secure\_\-lookup}, \/  uint8\_\-t {\em target\_\-el})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{structArmISA_1_1ISA_ac79ec0e36bd10b6ae9a109def0b71fb2}
\hypertarget{structArmISA_1_1ISA_af22e5d6d660b97db37003ac61ac4ee49}{
\index{ArmISA::ISA@{ArmISA::ISA}!unserialize@{unserialize}}
\index{unserialize@{unserialize}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{unserialize}]{\setlength{\rightskip}{0pt plus 5cm}void unserialize ({\bf Checkpoint} $\ast$ {\em cp}, \/  const std::string \& {\em section})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{structArmISA_1_1ISA_af22e5d6d660b97db37003ac61ac4ee49}



\begin{DoxyCode}
407         {
408             DPRINTF(Checkpoint, "Unserializing Arm Misc Registers\n");
409             UNSERIALIZE_ARRAY(miscRegs, NumMiscRegs);
410             CPSR tmp_cpsr = miscRegs[MISCREG_CPSR];
411             updateRegMap(tmp_cpsr);
412 
413             UNSERIALIZE_SCALAR(haveSecurity);
414             UNSERIALIZE_SCALAR(haveLPAE);
415             UNSERIALIZE_SCALAR(haveVirtualization);
416             UNSERIALIZE_SCALAR(haveLargeAsid64);
417             UNSERIALIZE_SCALAR(physAddrRange64);
418         }
\end{DoxyCode}
\hypertarget{structArmISA_1_1ISA_a2459588c548b25984ed5b75051741841}{
\index{ArmISA::ISA@{ArmISA::ISA}!updateRegMap@{updateRegMap}}
\index{updateRegMap@{updateRegMap}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{updateRegMap}]{\setlength{\rightskip}{0pt plus 5cm}void updateRegMap (CPSR {\em cpsr})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected\mbox{]}}}}
\label{structArmISA_1_1ISA_a2459588c548b25984ed5b75051741841}



\begin{DoxyCode}
164         {
165             if (cpsr.width == 0) {
166                 intRegMap = IntReg64Map;
167             } else {
168                 switch (cpsr.mode) {
169                   case MODE_USER:
170                   case MODE_SYSTEM:
171                     intRegMap = IntRegUsrMap;
172                     break;
173                   case MODE_FIQ:
174                     intRegMap = IntRegFiqMap;
175                     break;
176                   case MODE_IRQ:
177                     intRegMap = IntRegIrqMap;
178                     break;
179                   case MODE_SVC:
180                     intRegMap = IntRegSvcMap;
181                     break;
182                   case MODE_MON:
183                     intRegMap = IntRegMonMap;
184                     break;
185                   case MODE_ABORT:
186                     intRegMap = IntRegAbtMap;
187                     break;
188                   case MODE_HYP:
189                     intRegMap = IntRegHypMap;
190                     break;
191                   case MODE_UNDEFINED:
192                     intRegMap = IntRegUndMap;
193                     break;
194                   default:
195                     panic("Unrecognized mode setting in CPSR.\n");
196                 }
197             }
198         }
\end{DoxyCode}


\subsection{変数}
\hypertarget{structArmISA_1_1ISA_a3aea18414c83c86fa366401cb767e7ab}{
\index{ArmISA::ISA@{ArmISA::ISA}!haveLargeAsid64@{haveLargeAsid64}}
\index{haveLargeAsid64@{haveLargeAsid64}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{haveLargeAsid64}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf haveLargeAsid64}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{structArmISA_1_1ISA_a3aea18414c83c86fa366401cb767e7ab}
\hypertarget{structArmISA_1_1ISA_a8e8469d916956ca8b9052ebd6f155e0b}{
\index{ArmISA::ISA@{ArmISA::ISA}!haveLPAE@{haveLPAE}}
\index{haveLPAE@{haveLPAE}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{haveLPAE}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf haveLPAE}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{structArmISA_1_1ISA_a8e8469d916956ca8b9052ebd6f155e0b}
\hypertarget{structArmISA_1_1ISA_a9f135583566fb70bba3c10395368f2e4}{
\index{ArmISA::ISA@{ArmISA::ISA}!haveSecurity@{haveSecurity}}
\index{haveSecurity@{haveSecurity}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{haveSecurity}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf haveSecurity}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{structArmISA_1_1ISA_a9f135583566fb70bba3c10395368f2e4}
\hypertarget{structArmISA_1_1ISA_a48e6871d9ab14ff31b50307f0c617f95}{
\index{ArmISA::ISA@{ArmISA::ISA}!haveVirtualization@{haveVirtualization}}
\index{haveVirtualization@{haveVirtualization}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{haveVirtualization}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf haveVirtualization}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{structArmISA_1_1ISA_a48e6871d9ab14ff31b50307f0c617f95}
\hypertarget{structArmISA_1_1ISA_afb6be991f3bd99efccaadb4e55a09c1a}{
\index{ArmISA::ISA@{ArmISA::ISA}!intRegMap@{intRegMap}}
\index{intRegMap@{intRegMap}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{intRegMap}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf IntRegIndex}$\ast$ {\bf intRegMap}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{structArmISA_1_1ISA_afb6be991f3bd99efccaadb4e55a09c1a}
\hypertarget{structArmISA_1_1ISA_ad38b21495dd061c39be969173cdd1c8d}{
\index{ArmISA::ISA@{ArmISA::ISA}!lookUpMiscReg@{lookUpMiscReg}}
\index{lookUpMiscReg@{lookUpMiscReg}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{lookUpMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std::vector}$<$struct {\bf MiscRegLUTEntry}$>$ {\bf lookUpMiscReg}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{structArmISA_1_1ISA_ad38b21495dd061c39be969173cdd1c8d}
Translation table accessible via the value of the register \hypertarget{structArmISA_1_1ISA_a1719a90e78518ac5e323ce1fb9fe3639}{
\index{ArmISA::ISA@{ArmISA::ISA}!miscRegs@{miscRegs}}
\index{miscRegs@{miscRegs}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{miscRegs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} {\bf miscRegs}\mbox{[}{\bf NumMiscRegs}\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{structArmISA_1_1ISA_a1719a90e78518ac5e323ce1fb9fe3639}
\hypertarget{structArmISA_1_1ISA_af82c294831fc5f1bce99f03cacdd8884}{
\index{ArmISA::ISA@{ArmISA::ISA}!MiscRegSwitch@{MiscRegSwitch}}
\index{MiscRegSwitch@{MiscRegSwitch}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{MiscRegSwitch}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf MiscRegInitializerEntry} {\bf MiscRegSwitch}\mbox{[}miscRegTranslateMax\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}static, read, protected\mbox{]}}}}
\label{structArmISA_1_1ISA_af82c294831fc5f1bce99f03cacdd8884}
\hyperlink{classRegister}{Register} table noting all translations \hypertarget{structArmISA_1_1ISA_a4ab96b1a55880cac440e81e794c6f8d7}{
\index{ArmISA::ISA@{ArmISA::ISA}!physAddrRange64@{physAddrRange64}}
\index{physAddrRange64@{physAddrRange64}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{physAddrRange64}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf physAddrRange64}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{structArmISA_1_1ISA_a4ab96b1a55880cac440e81e794c6f8d7}
\hypertarget{structArmISA_1_1ISA_a5c1351250909b50f57e70dbb5bf443d8}{
\index{ArmISA::ISA@{ArmISA::ISA}!system@{system}}
\index{system@{system}!ArmISA::ISA@{ArmISA::ISA}}
\subsubsection[{system}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ArmSystem}$\ast$ {\bf system}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{structArmISA_1_1ISA_a5c1351250909b50f57e70dbb5bf443d8}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/arm/\hyperlink{arm_2isa_8cc}{isa.cc}\item 
arch/arm/\hyperlink{arm_2isa_8hh}{isa.hh}\end{DoxyCompactItemize}
