// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Mon Dec  9 17:26:32 2024
// Host        : IT-RDIA-NSH running 64-bit Ubuntu 24.04.1 LTS
// Command     : write_verilog -mode funcsim -nolib -force -file
//               /home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.sim/sim_1/synth/func/xsim/tb_VGA_TOP_func_synth.v
// Design      : VGA_TOP
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module dbg_hub_CV
   (clk,
    sl_iport0_o,
    sl_oport0_i);
  input clk;
  output [0:36]sl_iport0_o;
  input [0:16]sl_oport0_i;


endmodule

module u_ila_0_CV
   (clk,
    SL_IPORT_I,
    SL_OPORT_O,
    probe0,
    probe1,
    probe2,
    probe3,
    probe4,
    probe5,
    probe6,
    probe7,
    probe8,
    probe9,
    probe10,
    probe11,
    probe12);
  input clk;
  input [0:36]SL_IPORT_I;
  output [0:16]SL_OPORT_O;
  input [0:2]probe0;
  input [0:7]probe1;
  input [0:2]probe2;
  input [0:3]probe3;
  input [0:2]probe4;
  input [0:0]probe5;
  input [0:0]probe6;
  input [0:0]probe7;
  input [0:0]probe8;
  input [0:0]probe9;
  input [0:0]probe10;
  input [0:0]probe11;
  input [0:0]probe12;


endmodule

(* NotValidForBitStream *)
module VGA_TOP
   (CLK100MHZ,
    CPU_RESETN,
    BTNC,
    BTNR,
    BTNL,
    VGA_R,
    VGA_G,
    VGA_B,
    VGA_HS,
    VGA_VS,
    SW);
  input CLK100MHZ;
  input CPU_RESETN;
  input BTNC;
  input BTNR;
  input BTNL;
  output [3:0]VGA_R;
  output [3:0]VGA_G;
  output [3:0]VGA_B;
  output VGA_HS;
  output VGA_VS;
  input [15:0]SW;

  wire [5:0]B;
  wire BTNC;
  wire BTNC_IBUF;
  wire BTNL;
  wire BTNL_IBUF;
  wire BTNR;
  wire BTNR_IBUF;
  wire [4:0]C;
  wire CLK100MHZ;
  wire CLK100MHZ_IBUF;
  wire CLK100MHZ_IBUF_BUFG;
  wire CPU_RESETN;
  wire CPU_RESETN_IBUF;
  wire [15:0]SW;
  wire [9:0]SW_IBUF;
  wire [3:0]VGA_B;
  wire [0:0]VGA_B_OBUF;
  wire [3:0]VGA_G;
  wire [0:0]VGA_G_OBUF;
  wire VGA_HS;
  wire VGA_HS_OBUF;
  wire [3:0]VGA_R;
  wire [0:0]VGA_R_OBUF;
  wire VGA_VS;
  wire VGA_VS_OBUF;
  wire cicrle_datapath_n_100;
  wire cicrle_datapath_n_101;
  wire cicrle_datapath_n_102;
  wire cicrle_datapath_n_103;
  wire cicrle_datapath_n_104;
  wire cicrle_datapath_n_105;
  wire cicrle_datapath_n_106;
  wire cicrle_datapath_n_107;
  wire cicrle_datapath_n_108;
  wire cicrle_datapath_n_109;
  wire cicrle_datapath_n_110;
  wire cicrle_datapath_n_111;
  wire cicrle_datapath_n_112;
  wire cicrle_datapath_n_113;
  wire cicrle_datapath_n_114;
  wire cicrle_datapath_n_115;
  wire cicrle_datapath_n_116;
  wire cicrle_datapath_n_117;
  wire cicrle_datapath_n_118;
  wire cicrle_datapath_n_119;
  wire cicrle_datapath_n_120;
  wire cicrle_datapath_n_121;
  wire cicrle_datapath_n_122;
  wire cicrle_datapath_n_123;
  wire cicrle_datapath_n_124;
  wire cicrle_datapath_n_125;
  wire cicrle_datapath_n_126;
  wire cicrle_datapath_n_127;
  wire cicrle_datapath_n_128;
  wire cicrle_datapath_n_129;
  wire cicrle_datapath_n_130;
  wire cicrle_datapath_n_131;
  wire cicrle_datapath_n_132;
  wire cicrle_datapath_n_133;
  wire cicrle_datapath_n_134;
  wire cicrle_datapath_n_135;
  wire cicrle_datapath_n_136;
  wire cicrle_datapath_n_137;
  wire cicrle_datapath_n_138;
  wire cicrle_datapath_n_139;
  wire cicrle_datapath_n_140;
  wire cicrle_datapath_n_141;
  wire cicrle_datapath_n_142;
  wire cicrle_datapath_n_143;
  wire cicrle_datapath_n_144;
  wire cicrle_datapath_n_145;
  wire cicrle_datapath_n_146;
  wire cicrle_datapath_n_147;
  wire cicrle_datapath_n_148;
  wire cicrle_datapath_n_149;
  wire cicrle_datapath_n_150;
  wire cicrle_datapath_n_151;
  wire cicrle_datapath_n_152;
  wire cicrle_datapath_n_153;
  wire cicrle_datapath_n_154;
  wire cicrle_datapath_n_155;
  wire cicrle_datapath_n_156;
  wire cicrle_datapath_n_157;
  wire cicrle_datapath_n_158;
  wire cicrle_datapath_n_159;
  wire cicrle_datapath_n_160;
  wire cicrle_datapath_n_161;
  wire cicrle_datapath_n_162;
  wire cicrle_datapath_n_163;
  wire cicrle_datapath_n_164;
  wire cicrle_datapath_n_165;
  wire cicrle_datapath_n_166;
  wire cicrle_datapath_n_167;
  wire cicrle_datapath_n_168;
  wire cicrle_datapath_n_169;
  wire cicrle_datapath_n_170;
  wire cicrle_datapath_n_171;
  wire cicrle_datapath_n_172;
  wire cicrle_datapath_n_173;
  wire cicrle_datapath_n_174;
  wire cicrle_datapath_n_175;
  wire cicrle_datapath_n_176;
  wire cicrle_datapath_n_177;
  wire cicrle_datapath_n_178;
  wire cicrle_datapath_n_179;
  wire cicrle_datapath_n_18;
  wire cicrle_datapath_n_180;
  wire cicrle_datapath_n_181;
  wire cicrle_datapath_n_182;
  wire cicrle_datapath_n_183;
  wire cicrle_datapath_n_184;
  wire cicrle_datapath_n_185;
  wire cicrle_datapath_n_186;
  wire cicrle_datapath_n_187;
  wire cicrle_datapath_n_188;
  wire cicrle_datapath_n_189;
  wire cicrle_datapath_n_19;
  wire cicrle_datapath_n_190;
  wire cicrle_datapath_n_191;
  wire cicrle_datapath_n_192;
  wire cicrle_datapath_n_193;
  wire cicrle_datapath_n_194;
  wire cicrle_datapath_n_195;
  wire cicrle_datapath_n_196;
  wire cicrle_datapath_n_197;
  wire cicrle_datapath_n_198;
  wire cicrle_datapath_n_199;
  wire cicrle_datapath_n_20;
  wire cicrle_datapath_n_200;
  wire cicrle_datapath_n_201;
  wire cicrle_datapath_n_202;
  wire cicrle_datapath_n_203;
  wire cicrle_datapath_n_204;
  wire cicrle_datapath_n_205;
  wire cicrle_datapath_n_206;
  wire cicrle_datapath_n_207;
  wire cicrle_datapath_n_208;
  wire cicrle_datapath_n_209;
  wire cicrle_datapath_n_21;
  wire cicrle_datapath_n_210;
  wire cicrle_datapath_n_211;
  wire cicrle_datapath_n_212;
  wire cicrle_datapath_n_213;
  wire cicrle_datapath_n_214;
  wire cicrle_datapath_n_215;
  wire cicrle_datapath_n_216;
  wire cicrle_datapath_n_217;
  wire cicrle_datapath_n_218;
  wire cicrle_datapath_n_219;
  wire cicrle_datapath_n_22;
  wire cicrle_datapath_n_220;
  wire cicrle_datapath_n_221;
  wire cicrle_datapath_n_222;
  wire cicrle_datapath_n_223;
  wire cicrle_datapath_n_224;
  wire cicrle_datapath_n_225;
  wire cicrle_datapath_n_226;
  wire cicrle_datapath_n_227;
  wire cicrle_datapath_n_228;
  wire cicrle_datapath_n_229;
  wire cicrle_datapath_n_23;
  wire cicrle_datapath_n_230;
  wire cicrle_datapath_n_231;
  wire cicrle_datapath_n_232;
  wire cicrle_datapath_n_233;
  wire cicrle_datapath_n_234;
  wire cicrle_datapath_n_235;
  wire cicrle_datapath_n_236;
  wire cicrle_datapath_n_237;
  wire cicrle_datapath_n_238;
  wire cicrle_datapath_n_239;
  wire cicrle_datapath_n_24;
  wire cicrle_datapath_n_240;
  wire cicrle_datapath_n_241;
  wire cicrle_datapath_n_242;
  wire cicrle_datapath_n_243;
  wire cicrle_datapath_n_244;
  wire cicrle_datapath_n_245;
  wire cicrle_datapath_n_246;
  wire cicrle_datapath_n_247;
  wire cicrle_datapath_n_248;
  wire cicrle_datapath_n_249;
  wire cicrle_datapath_n_25;
  wire cicrle_datapath_n_250;
  wire cicrle_datapath_n_251;
  wire cicrle_datapath_n_252;
  wire cicrle_datapath_n_253;
  wire cicrle_datapath_n_254;
  wire cicrle_datapath_n_255;
  wire cicrle_datapath_n_256;
  wire cicrle_datapath_n_257;
  wire cicrle_datapath_n_258;
  wire cicrle_datapath_n_259;
  wire cicrle_datapath_n_26;
  wire cicrle_datapath_n_260;
  wire cicrle_datapath_n_261;
  wire cicrle_datapath_n_262;
  wire cicrle_datapath_n_263;
  wire cicrle_datapath_n_264;
  wire cicrle_datapath_n_265;
  wire cicrle_datapath_n_266;
  wire cicrle_datapath_n_267;
  wire cicrle_datapath_n_268;
  wire cicrle_datapath_n_269;
  wire cicrle_datapath_n_27;
  wire cicrle_datapath_n_270;
  wire cicrle_datapath_n_271;
  wire cicrle_datapath_n_272;
  wire cicrle_datapath_n_273;
  wire cicrle_datapath_n_274;
  wire cicrle_datapath_n_275;
  wire cicrle_datapath_n_276;
  wire cicrle_datapath_n_277;
  wire cicrle_datapath_n_278;
  wire cicrle_datapath_n_279;
  wire cicrle_datapath_n_28;
  wire cicrle_datapath_n_280;
  wire cicrle_datapath_n_281;
  wire cicrle_datapath_n_282;
  wire cicrle_datapath_n_283;
  wire cicrle_datapath_n_284;
  wire cicrle_datapath_n_285;
  wire cicrle_datapath_n_286;
  wire cicrle_datapath_n_287;
  wire cicrle_datapath_n_288;
  wire cicrle_datapath_n_289;
  wire cicrle_datapath_n_29;
  wire cicrle_datapath_n_290;
  wire cicrle_datapath_n_291;
  wire cicrle_datapath_n_292;
  wire cicrle_datapath_n_293;
  wire cicrle_datapath_n_294;
  wire cicrle_datapath_n_295;
  wire cicrle_datapath_n_296;
  wire cicrle_datapath_n_297;
  wire cicrle_datapath_n_298;
  wire cicrle_datapath_n_299;
  wire cicrle_datapath_n_30;
  wire cicrle_datapath_n_300;
  wire cicrle_datapath_n_301;
  wire cicrle_datapath_n_302;
  wire cicrle_datapath_n_303;
  wire cicrle_datapath_n_304;
  wire cicrle_datapath_n_305;
  wire cicrle_datapath_n_306;
  wire cicrle_datapath_n_307;
  wire cicrle_datapath_n_308;
  wire cicrle_datapath_n_309;
  wire cicrle_datapath_n_31;
  wire cicrle_datapath_n_310;
  wire cicrle_datapath_n_311;
  wire cicrle_datapath_n_312;
  wire cicrle_datapath_n_313;
  wire cicrle_datapath_n_314;
  wire cicrle_datapath_n_315;
  wire cicrle_datapath_n_316;
  wire cicrle_datapath_n_317;
  wire cicrle_datapath_n_318;
  wire cicrle_datapath_n_319;
  wire cicrle_datapath_n_32;
  wire cicrle_datapath_n_326;
  wire cicrle_datapath_n_327;
  wire cicrle_datapath_n_328;
  wire cicrle_datapath_n_329;
  wire cicrle_datapath_n_33;
  wire cicrle_datapath_n_330;
  wire cicrle_datapath_n_331;
  wire cicrle_datapath_n_332;
  wire cicrle_datapath_n_333;
  wire cicrle_datapath_n_334;
  wire cicrle_datapath_n_335;
  wire cicrle_datapath_n_336;
  wire cicrle_datapath_n_337;
  wire cicrle_datapath_n_338;
  wire cicrle_datapath_n_339;
  wire cicrle_datapath_n_34;
  wire cicrle_datapath_n_340;
  wire cicrle_datapath_n_341;
  wire cicrle_datapath_n_342;
  wire cicrle_datapath_n_343;
  wire cicrle_datapath_n_344;
  wire cicrle_datapath_n_345;
  wire cicrle_datapath_n_346;
  wire cicrle_datapath_n_347;
  wire cicrle_datapath_n_35;
  wire cicrle_datapath_n_36;
  wire cicrle_datapath_n_37;
  wire cicrle_datapath_n_38;
  wire cicrle_datapath_n_39;
  wire cicrle_datapath_n_40;
  wire cicrle_datapath_n_41;
  wire cicrle_datapath_n_42;
  wire cicrle_datapath_n_43;
  wire cicrle_datapath_n_44;
  wire cicrle_datapath_n_45;
  wire cicrle_datapath_n_46;
  wire cicrle_datapath_n_47;
  wire cicrle_datapath_n_48;
  wire cicrle_datapath_n_49;
  wire cicrle_datapath_n_50;
  wire cicrle_datapath_n_51;
  wire cicrle_datapath_n_52;
  wire cicrle_datapath_n_53;
  wire cicrle_datapath_n_54;
  wire cicrle_datapath_n_55;
  wire cicrle_datapath_n_56;
  wire cicrle_datapath_n_57;
  wire cicrle_datapath_n_58;
  wire cicrle_datapath_n_59;
  wire cicrle_datapath_n_60;
  wire cicrle_datapath_n_61;
  wire cicrle_datapath_n_62;
  wire cicrle_datapath_n_63;
  wire cicrle_datapath_n_64;
  wire cicrle_datapath_n_65;
  wire cicrle_datapath_n_66;
  wire cicrle_datapath_n_67;
  wire cicrle_datapath_n_68;
  wire cicrle_datapath_n_69;
  wire cicrle_datapath_n_70;
  wire cicrle_datapath_n_71;
  wire cicrle_datapath_n_72;
  wire cicrle_datapath_n_73;
  wire cicrle_datapath_n_74;
  wire cicrle_datapath_n_75;
  wire cicrle_datapath_n_76;
  wire cicrle_datapath_n_77;
  wire cicrle_datapath_n_78;
  wire cicrle_datapath_n_79;
  wire cicrle_datapath_n_8;
  wire cicrle_datapath_n_80;
  wire cicrle_datapath_n_81;
  wire cicrle_datapath_n_82;
  wire cicrle_datapath_n_83;
  wire cicrle_datapath_n_84;
  wire cicrle_datapath_n_85;
  wire cicrle_datapath_n_86;
  wire cicrle_datapath_n_87;
  wire cicrle_datapath_n_88;
  wire cicrle_datapath_n_89;
  wire cicrle_datapath_n_90;
  wire cicrle_datapath_n_91;
  wire cicrle_datapath_n_92;
  wire cicrle_datapath_n_93;
  wire cicrle_datapath_n_94;
  wire cicrle_datapath_n_95;
  wire cicrle_datapath_n_96;
  wire cicrle_datapath_n_97;
  wire cicrle_datapath_n_98;
  wire cicrle_datapath_n_99;
  wire circle_ff;
  wire clear_ff;
  wire clear_press_n_1;
  wire [2:0]color_out;
  wire controlpath_inst_n_0;
  wire controlpath_inst_n_17;
  wire controlpath_inst_n_19;
  wire controlpath_inst_n_22;
  wire controlpath_inst_n_23;
  wire controlpath_inst_n_24;
  wire controlpath_inst_n_25;
  wire controlpath_inst_n_26;
  wire controlpath_inst_n_27;
  wire controlpath_inst_n_28;
  wire controlpath_inst_n_29;
  wire controlpath_inst_n_30;
  wire controlpath_inst_n_31;
  wire controlpath_inst_n_32;
  wire controlpath_inst_n_33;
  wire controlpath_inst_n_34;
  wire controlpath_inst_n_35;
  wire controlpath_inst_n_36;
  wire controlpath_inst_n_37;
  wire controlpath_inst_n_38;
  wire controlpath_inst_n_39;
  wire controlpath_inst_n_4;
  wire controlpath_inst_n_40;
  wire controlpath_inst_n_41;
  wire controlpath_inst_n_42;
  wire controlpath_inst_n_43;
  wire controlpath_inst_n_44;
  wire controlpath_inst_n_45;
  wire controlpath_inst_n_46;
  wire controlpath_inst_n_5;
  wire controlpath_inst_n_51;
  wire controlpath_inst_n_52;
  wire controlpath_inst_n_53;
  wire controlpath_inst_n_54;
  wire controlpath_inst_n_55;
  wire controlpath_inst_n_56;
  wire controlpath_inst_n_57;
  wire controlpath_inst_n_58;
  wire controlpath_inst_n_59;
  wire controlpath_inst_n_60;
  wire controlpath_inst_n_61;
  wire controlpath_inst_n_62;
  wire controlpath_inst_n_63;
  wire controlpath_inst_n_64;
  wire controlpath_inst_n_65;
  wire controlpath_inst_n_66;
  wire controlpath_inst_n_67;
  wire controlpath_inst_n_68;
  wire core_inst_n_10;
  wire core_inst_n_11;
  wire core_inst_n_12;
  wire core_inst_n_13;
  wire core_inst_n_14;
  wire core_inst_n_15;
  wire core_inst_n_16;
  wire core_inst_n_17;
  wire core_inst_n_18;
  wire core_inst_n_19;
  wire core_inst_n_20;
  wire core_inst_n_21;
  wire core_inst_n_22;
  wire core_inst_n_23;
  wire core_inst_n_24;
  wire core_inst_n_25;
  wire core_inst_n_26;
  wire core_inst_n_27;
  wire core_inst_n_28;
  wire core_inst_n_29;
  wire core_inst_n_3;
  wire core_inst_n_30;
  wire core_inst_n_31;
  wire core_inst_n_32;
  wire core_inst_n_33;
  wire core_inst_n_34;
  wire core_inst_n_35;
  wire core_inst_n_36;
  wire core_inst_n_37;
  wire core_inst_n_4;
  wire core_inst_n_5;
  wire core_inst_n_6;
  wire core_inst_n_7;
  wire core_inst_n_8;
  wire core_inst_n_9;
  wire [2:0]current_state;
  wire enC_ff;
  wire enY;
  wire line_ff;
  wire lineclear_datapath_n_15;
  wire lineclear_datapath_n_16;
  wire [4:0]p_0_in;
  wire plot;
  wire [9:9]reg_d;
  wire [4:0]reg_d3;
  wire reg_yB;
  wire [0:0]reg_yB_reg;
  wire reset0;
  wire [2:0]sel0;
  wire [0:36]sl_iport0_o_0;
  wire [0:16]sl_oport0_i_0;
  wire \u_ila_0_next_state[0] ;
  wire \u_ila_0_next_state[1] ;
  wire \u_ila_0_next_state[2] ;
  wire [14:6]write_address;
  wire [9:6]write_address1;
  wire xB_yB_comp0;
  wire x_count_reset;
  wire [7:0]x_line;
  wire [2:0]y_line;
  wire [6:3]y_line__0;

  IBUF BTNC_IBUF_inst
       (.I(BTNC),
        .O(BTNC_IBUF));
  IBUF BTNL_IBUF_inst
       (.I(BTNL),
        .O(BTNL_IBUF));
  IBUF BTNR_IBUF_inst
       (.I(BTNR),
        .O(BTNR_IBUF));
  BUFG CLK100MHZ_IBUF_BUFG_inst
       (.I(CLK100MHZ_IBUF),
        .O(CLK100MHZ_IBUF_BUFG));
  IBUF CLK100MHZ_IBUF_inst
       (.I(CLK100MHZ),
        .O(CLK100MHZ_IBUF));
  IBUF CPU_RESETN_IBUF_inst
       (.I(CPU_RESETN),
        .O(CPU_RESETN_IBUF));
  IBUF \SW_IBUF[0]_inst 
       (.I(SW[0]),
        .O(SW_IBUF[0]));
  IBUF \SW_IBUF[1]_inst 
       (.I(SW[1]),
        .O(SW_IBUF[1]));
  IBUF \SW_IBUF[2]_inst 
       (.I(SW[2]),
        .O(SW_IBUF[2]));
  IBUF \SW_IBUF[3]_inst 
       (.I(SW[3]),
        .O(SW_IBUF[3]));
  IBUF \SW_IBUF[4]_inst 
       (.I(SW[4]),
        .O(SW_IBUF[4]));
  IBUF \SW_IBUF[5]_inst 
       (.I(SW[5]),
        .O(SW_IBUF[5]));
  IBUF \SW_IBUF[6]_inst 
       (.I(SW[6]),
        .O(SW_IBUF[6]));
  IBUF \SW_IBUF[7]_inst 
       (.I(SW[7]),
        .O(SW_IBUF[7]));
  IBUF \SW_IBUF[8]_inst 
       (.I(SW[8]),
        .O(SW_IBUF[8]));
  IBUF \SW_IBUF[9]_inst 
       (.I(SW[9]),
        .O(SW_IBUF[9]));
  OBUF \VGA_B_OBUF[0]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[0]));
  OBUF \VGA_B_OBUF[1]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[1]));
  OBUF \VGA_B_OBUF[2]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[2]));
  OBUF \VGA_B_OBUF[3]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[3]));
  OBUF \VGA_G_OBUF[0]_inst 
       (.I(VGA_G_OBUF),
        .O(VGA_G[0]));
  OBUF \VGA_G_OBUF[1]_inst 
       (.I(VGA_G_OBUF),
        .O(VGA_G[1]));
  OBUF \VGA_G_OBUF[2]_inst 
       (.I(VGA_G_OBUF),
        .O(VGA_G[2]));
  OBUF \VGA_G_OBUF[3]_inst 
       (.I(VGA_G_OBUF),
        .O(VGA_G[3]));
  OBUF VGA_HS_OBUF_inst
       (.I(VGA_HS_OBUF),
        .O(VGA_HS));
  OBUF \VGA_R_OBUF[0]_inst 
       (.I(VGA_R_OBUF),
        .O(VGA_R[0]));
  OBUF \VGA_R_OBUF[1]_inst 
       (.I(VGA_R_OBUF),
        .O(VGA_R[1]));
  OBUF \VGA_R_OBUF[2]_inst 
       (.I(VGA_R_OBUF),
        .O(VGA_R[2]));
  OBUF \VGA_R_OBUF[3]_inst 
       (.I(VGA_R_OBUF),
        .O(VGA_R[3]));
  OBUF VGA_VS_OBUF_inst
       (.I(VGA_VS_OBUF),
        .O(VGA_VS));
  bresenham_algo cicrle_datapath
       (.ADDRD({C[3],C[0]}),
        .B({B[5:4],B[0]}),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .CO(xB_yB_comp0),
        .D({p_0_in[4],p_0_in[0]}),
        .DI(B[3]),
        .E(controlpath_inst_n_51),
        .\FSM_sequential_current_state_reg[0] (cicrle_datapath_n_32),
        .\FSM_sequential_current_state_reg[0]_0 (cicrle_datapath_n_34),
        .\FSM_sequential_current_state_reg[0]_1 (cicrle_datapath_n_43),
        .\FSM_sequential_current_state_reg[0]_10 (cicrle_datapath_n_78),
        .\FSM_sequential_current_state_reg[0]_11 (cicrle_datapath_n_79),
        .\FSM_sequential_current_state_reg[0]_12 (cicrle_datapath_n_108),
        .\FSM_sequential_current_state_reg[0]_13 (cicrle_datapath_n_110),
        .\FSM_sequential_current_state_reg[0]_14 (cicrle_datapath_n_113),
        .\FSM_sequential_current_state_reg[0]_15 (cicrle_datapath_n_115),
        .\FSM_sequential_current_state_reg[0]_16 (cicrle_datapath_n_116),
        .\FSM_sequential_current_state_reg[0]_17 (cicrle_datapath_n_119),
        .\FSM_sequential_current_state_reg[0]_18 (cicrle_datapath_n_120),
        .\FSM_sequential_current_state_reg[0]_19 (cicrle_datapath_n_122),
        .\FSM_sequential_current_state_reg[0]_2 (cicrle_datapath_n_44),
        .\FSM_sequential_current_state_reg[0]_20 (cicrle_datapath_n_124),
        .\FSM_sequential_current_state_reg[0]_21 (cicrle_datapath_n_125),
        .\FSM_sequential_current_state_reg[0]_22 (cicrle_datapath_n_137),
        .\FSM_sequential_current_state_reg[0]_23 (cicrle_datapath_n_138),
        .\FSM_sequential_current_state_reg[0]_24 (cicrle_datapath_n_140),
        .\FSM_sequential_current_state_reg[0]_25 (cicrle_datapath_n_143),
        .\FSM_sequential_current_state_reg[0]_26 (cicrle_datapath_n_147),
        .\FSM_sequential_current_state_reg[0]_27 (cicrle_datapath_n_154),
        .\FSM_sequential_current_state_reg[0]_28 (cicrle_datapath_n_155),
        .\FSM_sequential_current_state_reg[0]_29 (cicrle_datapath_n_157),
        .\FSM_sequential_current_state_reg[0]_3 (cicrle_datapath_n_45),
        .\FSM_sequential_current_state_reg[0]_30 (cicrle_datapath_n_160),
        .\FSM_sequential_current_state_reg[0]_31 (cicrle_datapath_n_166),
        .\FSM_sequential_current_state_reg[0]_32 (cicrle_datapath_n_168),
        .\FSM_sequential_current_state_reg[0]_33 (cicrle_datapath_n_171),
        .\FSM_sequential_current_state_reg[0]_34 (cicrle_datapath_n_182),
        .\FSM_sequential_current_state_reg[0]_35 (cicrle_datapath_n_185),
        .\FSM_sequential_current_state_reg[0]_36 (cicrle_datapath_n_269),
        .\FSM_sequential_current_state_reg[0]_37 (cicrle_datapath_n_284),
        .\FSM_sequential_current_state_reg[0]_38 (cicrle_datapath_n_289),
        .\FSM_sequential_current_state_reg[0]_39 (cicrle_datapath_n_296),
        .\FSM_sequential_current_state_reg[0]_4 (cicrle_datapath_n_46),
        .\FSM_sequential_current_state_reg[0]_40 (cicrle_datapath_n_297),
        .\FSM_sequential_current_state_reg[0]_41 (cicrle_datapath_n_298),
        .\FSM_sequential_current_state_reg[0]_42 (cicrle_datapath_n_299),
        .\FSM_sequential_current_state_reg[0]_43 (cicrle_datapath_n_300),
        .\FSM_sequential_current_state_reg[0]_44 (cicrle_datapath_n_301),
        .\FSM_sequential_current_state_reg[0]_45 (cicrle_datapath_n_306),
        .\FSM_sequential_current_state_reg[0]_46 (cicrle_datapath_n_307),
        .\FSM_sequential_current_state_reg[0]_47 (cicrle_datapath_n_308),
        .\FSM_sequential_current_state_reg[0]_48 (cicrle_datapath_n_310),
        .\FSM_sequential_current_state_reg[0]_49 (cicrle_datapath_n_311),
        .\FSM_sequential_current_state_reg[0]_5 (cicrle_datapath_n_58),
        .\FSM_sequential_current_state_reg[0]_50 (cicrle_datapath_n_312),
        .\FSM_sequential_current_state_reg[0]_51 (cicrle_datapath_n_313),
        .\FSM_sequential_current_state_reg[0]_52 (cicrle_datapath_n_314),
        .\FSM_sequential_current_state_reg[0]_53 (cicrle_datapath_n_315),
        .\FSM_sequential_current_state_reg[0]_54 (cicrle_datapath_n_316),
        .\FSM_sequential_current_state_reg[0]_6 (cicrle_datapath_n_60),
        .\FSM_sequential_current_state_reg[0]_7 (cicrle_datapath_n_61),
        .\FSM_sequential_current_state_reg[0]_8 (cicrle_datapath_n_76),
        .\FSM_sequential_current_state_reg[0]_9 (cicrle_datapath_n_77),
        .\FSM_sequential_current_state_reg[1] (cicrle_datapath_n_8),
        .\FSM_sequential_current_state_reg[1]_0 (cicrle_datapath_n_18),
        .\FSM_sequential_current_state_reg[1]_1 (cicrle_datapath_n_19),
        .\FSM_sequential_current_state_reg[1]_10 (cicrle_datapath_n_28),
        .\FSM_sequential_current_state_reg[1]_100 (cicrle_datapath_n_145),
        .\FSM_sequential_current_state_reg[1]_101 (cicrle_datapath_n_146),
        .\FSM_sequential_current_state_reg[1]_102 (cicrle_datapath_n_148),
        .\FSM_sequential_current_state_reg[1]_103 (cicrle_datapath_n_149),
        .\FSM_sequential_current_state_reg[1]_104 (cicrle_datapath_n_150),
        .\FSM_sequential_current_state_reg[1]_105 (cicrle_datapath_n_151),
        .\FSM_sequential_current_state_reg[1]_106 (cicrle_datapath_n_152),
        .\FSM_sequential_current_state_reg[1]_107 (cicrle_datapath_n_153),
        .\FSM_sequential_current_state_reg[1]_108 (cicrle_datapath_n_156),
        .\FSM_sequential_current_state_reg[1]_109 (cicrle_datapath_n_158),
        .\FSM_sequential_current_state_reg[1]_11 (cicrle_datapath_n_29),
        .\FSM_sequential_current_state_reg[1]_110 (cicrle_datapath_n_159),
        .\FSM_sequential_current_state_reg[1]_111 (cicrle_datapath_n_161),
        .\FSM_sequential_current_state_reg[1]_112 (cicrle_datapath_n_162),
        .\FSM_sequential_current_state_reg[1]_113 (cicrle_datapath_n_163),
        .\FSM_sequential_current_state_reg[1]_114 (cicrle_datapath_n_164),
        .\FSM_sequential_current_state_reg[1]_115 (cicrle_datapath_n_165),
        .\FSM_sequential_current_state_reg[1]_116 (cicrle_datapath_n_167),
        .\FSM_sequential_current_state_reg[1]_117 (cicrle_datapath_n_169),
        .\FSM_sequential_current_state_reg[1]_118 (cicrle_datapath_n_170),
        .\FSM_sequential_current_state_reg[1]_119 (cicrle_datapath_n_172),
        .\FSM_sequential_current_state_reg[1]_12 (cicrle_datapath_n_30),
        .\FSM_sequential_current_state_reg[1]_120 (cicrle_datapath_n_173),
        .\FSM_sequential_current_state_reg[1]_121 (cicrle_datapath_n_174),
        .\FSM_sequential_current_state_reg[1]_122 (cicrle_datapath_n_175),
        .\FSM_sequential_current_state_reg[1]_123 (cicrle_datapath_n_176),
        .\FSM_sequential_current_state_reg[1]_124 (cicrle_datapath_n_177),
        .\FSM_sequential_current_state_reg[1]_125 (cicrle_datapath_n_178),
        .\FSM_sequential_current_state_reg[1]_126 (cicrle_datapath_n_179),
        .\FSM_sequential_current_state_reg[1]_127 (cicrle_datapath_n_180),
        .\FSM_sequential_current_state_reg[1]_128 (cicrle_datapath_n_181),
        .\FSM_sequential_current_state_reg[1]_129 (cicrle_datapath_n_183),
        .\FSM_sequential_current_state_reg[1]_13 (cicrle_datapath_n_31),
        .\FSM_sequential_current_state_reg[1]_130 (cicrle_datapath_n_184),
        .\FSM_sequential_current_state_reg[1]_131 (cicrle_datapath_n_186),
        .\FSM_sequential_current_state_reg[1]_132 (cicrle_datapath_n_187),
        .\FSM_sequential_current_state_reg[1]_133 (cicrle_datapath_n_188),
        .\FSM_sequential_current_state_reg[1]_134 (cicrle_datapath_n_189),
        .\FSM_sequential_current_state_reg[1]_135 (cicrle_datapath_n_190),
        .\FSM_sequential_current_state_reg[1]_136 (cicrle_datapath_n_191),
        .\FSM_sequential_current_state_reg[1]_137 (cicrle_datapath_n_192),
        .\FSM_sequential_current_state_reg[1]_138 (cicrle_datapath_n_193),
        .\FSM_sequential_current_state_reg[1]_139 (cicrle_datapath_n_194),
        .\FSM_sequential_current_state_reg[1]_14 (cicrle_datapath_n_33),
        .\FSM_sequential_current_state_reg[1]_140 (cicrle_datapath_n_195),
        .\FSM_sequential_current_state_reg[1]_141 (cicrle_datapath_n_196),
        .\FSM_sequential_current_state_reg[1]_142 (cicrle_datapath_n_197),
        .\FSM_sequential_current_state_reg[1]_143 (cicrle_datapath_n_198),
        .\FSM_sequential_current_state_reg[1]_144 (cicrle_datapath_n_199),
        .\FSM_sequential_current_state_reg[1]_145 (cicrle_datapath_n_200),
        .\FSM_sequential_current_state_reg[1]_146 (cicrle_datapath_n_201),
        .\FSM_sequential_current_state_reg[1]_147 (cicrle_datapath_n_202),
        .\FSM_sequential_current_state_reg[1]_148 (cicrle_datapath_n_203),
        .\FSM_sequential_current_state_reg[1]_149 (cicrle_datapath_n_204),
        .\FSM_sequential_current_state_reg[1]_15 (cicrle_datapath_n_35),
        .\FSM_sequential_current_state_reg[1]_150 (cicrle_datapath_n_205),
        .\FSM_sequential_current_state_reg[1]_151 (cicrle_datapath_n_206),
        .\FSM_sequential_current_state_reg[1]_152 (cicrle_datapath_n_207),
        .\FSM_sequential_current_state_reg[1]_153 (cicrle_datapath_n_208),
        .\FSM_sequential_current_state_reg[1]_154 (cicrle_datapath_n_209),
        .\FSM_sequential_current_state_reg[1]_155 (cicrle_datapath_n_210),
        .\FSM_sequential_current_state_reg[1]_156 (cicrle_datapath_n_211),
        .\FSM_sequential_current_state_reg[1]_157 (cicrle_datapath_n_212),
        .\FSM_sequential_current_state_reg[1]_158 (cicrle_datapath_n_213),
        .\FSM_sequential_current_state_reg[1]_159 (cicrle_datapath_n_214),
        .\FSM_sequential_current_state_reg[1]_16 (cicrle_datapath_n_36),
        .\FSM_sequential_current_state_reg[1]_160 (cicrle_datapath_n_215),
        .\FSM_sequential_current_state_reg[1]_161 (cicrle_datapath_n_216),
        .\FSM_sequential_current_state_reg[1]_162 (cicrle_datapath_n_217),
        .\FSM_sequential_current_state_reg[1]_163 (cicrle_datapath_n_218),
        .\FSM_sequential_current_state_reg[1]_164 (cicrle_datapath_n_219),
        .\FSM_sequential_current_state_reg[1]_165 (cicrle_datapath_n_220),
        .\FSM_sequential_current_state_reg[1]_166 (cicrle_datapath_n_221),
        .\FSM_sequential_current_state_reg[1]_167 (cicrle_datapath_n_222),
        .\FSM_sequential_current_state_reg[1]_168 (cicrle_datapath_n_223),
        .\FSM_sequential_current_state_reg[1]_169 (cicrle_datapath_n_224),
        .\FSM_sequential_current_state_reg[1]_17 (cicrle_datapath_n_37),
        .\FSM_sequential_current_state_reg[1]_170 (cicrle_datapath_n_225),
        .\FSM_sequential_current_state_reg[1]_171 (cicrle_datapath_n_226),
        .\FSM_sequential_current_state_reg[1]_172 (cicrle_datapath_n_227),
        .\FSM_sequential_current_state_reg[1]_173 (cicrle_datapath_n_228),
        .\FSM_sequential_current_state_reg[1]_174 (cicrle_datapath_n_229),
        .\FSM_sequential_current_state_reg[1]_175 (cicrle_datapath_n_230),
        .\FSM_sequential_current_state_reg[1]_176 (cicrle_datapath_n_231),
        .\FSM_sequential_current_state_reg[1]_177 (cicrle_datapath_n_232),
        .\FSM_sequential_current_state_reg[1]_178 (cicrle_datapath_n_233),
        .\FSM_sequential_current_state_reg[1]_179 (cicrle_datapath_n_234),
        .\FSM_sequential_current_state_reg[1]_18 (cicrle_datapath_n_38),
        .\FSM_sequential_current_state_reg[1]_180 (cicrle_datapath_n_235),
        .\FSM_sequential_current_state_reg[1]_181 (cicrle_datapath_n_236),
        .\FSM_sequential_current_state_reg[1]_182 (cicrle_datapath_n_237),
        .\FSM_sequential_current_state_reg[1]_183 (cicrle_datapath_n_238),
        .\FSM_sequential_current_state_reg[1]_184 (cicrle_datapath_n_239),
        .\FSM_sequential_current_state_reg[1]_185 (cicrle_datapath_n_240),
        .\FSM_sequential_current_state_reg[1]_186 (cicrle_datapath_n_241),
        .\FSM_sequential_current_state_reg[1]_187 (cicrle_datapath_n_242),
        .\FSM_sequential_current_state_reg[1]_188 (cicrle_datapath_n_243),
        .\FSM_sequential_current_state_reg[1]_189 (cicrle_datapath_n_244),
        .\FSM_sequential_current_state_reg[1]_19 (cicrle_datapath_n_39),
        .\FSM_sequential_current_state_reg[1]_190 (cicrle_datapath_n_245),
        .\FSM_sequential_current_state_reg[1]_191 (cicrle_datapath_n_246),
        .\FSM_sequential_current_state_reg[1]_192 (cicrle_datapath_n_247),
        .\FSM_sequential_current_state_reg[1]_193 (cicrle_datapath_n_248),
        .\FSM_sequential_current_state_reg[1]_194 (cicrle_datapath_n_249),
        .\FSM_sequential_current_state_reg[1]_195 (cicrle_datapath_n_250),
        .\FSM_sequential_current_state_reg[1]_196 (cicrle_datapath_n_251),
        .\FSM_sequential_current_state_reg[1]_197 (cicrle_datapath_n_252),
        .\FSM_sequential_current_state_reg[1]_198 (cicrle_datapath_n_253),
        .\FSM_sequential_current_state_reg[1]_199 (cicrle_datapath_n_254),
        .\FSM_sequential_current_state_reg[1]_2 (cicrle_datapath_n_20),
        .\FSM_sequential_current_state_reg[1]_20 (cicrle_datapath_n_40),
        .\FSM_sequential_current_state_reg[1]_200 (cicrle_datapath_n_255),
        .\FSM_sequential_current_state_reg[1]_201 (cicrle_datapath_n_256),
        .\FSM_sequential_current_state_reg[1]_202 (cicrle_datapath_n_257),
        .\FSM_sequential_current_state_reg[1]_203 (cicrle_datapath_n_258),
        .\FSM_sequential_current_state_reg[1]_204 (cicrle_datapath_n_259),
        .\FSM_sequential_current_state_reg[1]_205 (cicrle_datapath_n_260),
        .\FSM_sequential_current_state_reg[1]_206 (cicrle_datapath_n_261),
        .\FSM_sequential_current_state_reg[1]_207 (cicrle_datapath_n_262),
        .\FSM_sequential_current_state_reg[1]_208 (cicrle_datapath_n_263),
        .\FSM_sequential_current_state_reg[1]_209 (cicrle_datapath_n_264),
        .\FSM_sequential_current_state_reg[1]_21 (cicrle_datapath_n_41),
        .\FSM_sequential_current_state_reg[1]_210 (cicrle_datapath_n_265),
        .\FSM_sequential_current_state_reg[1]_211 (cicrle_datapath_n_266),
        .\FSM_sequential_current_state_reg[1]_212 (cicrle_datapath_n_267),
        .\FSM_sequential_current_state_reg[1]_213 (cicrle_datapath_n_268),
        .\FSM_sequential_current_state_reg[1]_214 (cicrle_datapath_n_270),
        .\FSM_sequential_current_state_reg[1]_215 (cicrle_datapath_n_271),
        .\FSM_sequential_current_state_reg[1]_216 (cicrle_datapath_n_272),
        .\FSM_sequential_current_state_reg[1]_217 (cicrle_datapath_n_273),
        .\FSM_sequential_current_state_reg[1]_218 (cicrle_datapath_n_274),
        .\FSM_sequential_current_state_reg[1]_219 (cicrle_datapath_n_275),
        .\FSM_sequential_current_state_reg[1]_22 (cicrle_datapath_n_42),
        .\FSM_sequential_current_state_reg[1]_220 (cicrle_datapath_n_276),
        .\FSM_sequential_current_state_reg[1]_221 (cicrle_datapath_n_277),
        .\FSM_sequential_current_state_reg[1]_222 (cicrle_datapath_n_278),
        .\FSM_sequential_current_state_reg[1]_223 (cicrle_datapath_n_279),
        .\FSM_sequential_current_state_reg[1]_224 (cicrle_datapath_n_280),
        .\FSM_sequential_current_state_reg[1]_225 (cicrle_datapath_n_281),
        .\FSM_sequential_current_state_reg[1]_226 (cicrle_datapath_n_282),
        .\FSM_sequential_current_state_reg[1]_227 (cicrle_datapath_n_283),
        .\FSM_sequential_current_state_reg[1]_228 (cicrle_datapath_n_285),
        .\FSM_sequential_current_state_reg[1]_229 (cicrle_datapath_n_286),
        .\FSM_sequential_current_state_reg[1]_23 (cicrle_datapath_n_47),
        .\FSM_sequential_current_state_reg[1]_230 (cicrle_datapath_n_287),
        .\FSM_sequential_current_state_reg[1]_231 (cicrle_datapath_n_288),
        .\FSM_sequential_current_state_reg[1]_232 (cicrle_datapath_n_290),
        .\FSM_sequential_current_state_reg[1]_233 (cicrle_datapath_n_291),
        .\FSM_sequential_current_state_reg[1]_234 (cicrle_datapath_n_292),
        .\FSM_sequential_current_state_reg[1]_235 (cicrle_datapath_n_293),
        .\FSM_sequential_current_state_reg[1]_236 (cicrle_datapath_n_294),
        .\FSM_sequential_current_state_reg[1]_237 (cicrle_datapath_n_295),
        .\FSM_sequential_current_state_reg[1]_238 (cicrle_datapath_n_302),
        .\FSM_sequential_current_state_reg[1]_239 (cicrle_datapath_n_303),
        .\FSM_sequential_current_state_reg[1]_24 (cicrle_datapath_n_48),
        .\FSM_sequential_current_state_reg[1]_240 (cicrle_datapath_n_304),
        .\FSM_sequential_current_state_reg[1]_241 (cicrle_datapath_n_305),
        .\FSM_sequential_current_state_reg[1]_242 (cicrle_datapath_n_309),
        .\FSM_sequential_current_state_reg[1]_25 (cicrle_datapath_n_49),
        .\FSM_sequential_current_state_reg[1]_26 (cicrle_datapath_n_50),
        .\FSM_sequential_current_state_reg[1]_27 (cicrle_datapath_n_51),
        .\FSM_sequential_current_state_reg[1]_28 (cicrle_datapath_n_52),
        .\FSM_sequential_current_state_reg[1]_29 (cicrle_datapath_n_53),
        .\FSM_sequential_current_state_reg[1]_3 (cicrle_datapath_n_21),
        .\FSM_sequential_current_state_reg[1]_30 (cicrle_datapath_n_54),
        .\FSM_sequential_current_state_reg[1]_31 (cicrle_datapath_n_55),
        .\FSM_sequential_current_state_reg[1]_32 (cicrle_datapath_n_56),
        .\FSM_sequential_current_state_reg[1]_33 (cicrle_datapath_n_57),
        .\FSM_sequential_current_state_reg[1]_34 (cicrle_datapath_n_59),
        .\FSM_sequential_current_state_reg[1]_35 (cicrle_datapath_n_62),
        .\FSM_sequential_current_state_reg[1]_36 (cicrle_datapath_n_63),
        .\FSM_sequential_current_state_reg[1]_37 (cicrle_datapath_n_64),
        .\FSM_sequential_current_state_reg[1]_38 (cicrle_datapath_n_65),
        .\FSM_sequential_current_state_reg[1]_39 (cicrle_datapath_n_66),
        .\FSM_sequential_current_state_reg[1]_4 (cicrle_datapath_n_22),
        .\FSM_sequential_current_state_reg[1]_40 (cicrle_datapath_n_67),
        .\FSM_sequential_current_state_reg[1]_41 (cicrle_datapath_n_68),
        .\FSM_sequential_current_state_reg[1]_42 (cicrle_datapath_n_69),
        .\FSM_sequential_current_state_reg[1]_43 (cicrle_datapath_n_70),
        .\FSM_sequential_current_state_reg[1]_44 (cicrle_datapath_n_71),
        .\FSM_sequential_current_state_reg[1]_45 (cicrle_datapath_n_72),
        .\FSM_sequential_current_state_reg[1]_46 (cicrle_datapath_n_73),
        .\FSM_sequential_current_state_reg[1]_47 (cicrle_datapath_n_74),
        .\FSM_sequential_current_state_reg[1]_48 (cicrle_datapath_n_75),
        .\FSM_sequential_current_state_reg[1]_49 (cicrle_datapath_n_80),
        .\FSM_sequential_current_state_reg[1]_5 (cicrle_datapath_n_23),
        .\FSM_sequential_current_state_reg[1]_50 (cicrle_datapath_n_81),
        .\FSM_sequential_current_state_reg[1]_51 (cicrle_datapath_n_82),
        .\FSM_sequential_current_state_reg[1]_52 (cicrle_datapath_n_83),
        .\FSM_sequential_current_state_reg[1]_53 (cicrle_datapath_n_84),
        .\FSM_sequential_current_state_reg[1]_54 (cicrle_datapath_n_85),
        .\FSM_sequential_current_state_reg[1]_55 (cicrle_datapath_n_86),
        .\FSM_sequential_current_state_reg[1]_56 (cicrle_datapath_n_87),
        .\FSM_sequential_current_state_reg[1]_57 (cicrle_datapath_n_88),
        .\FSM_sequential_current_state_reg[1]_58 (cicrle_datapath_n_89),
        .\FSM_sequential_current_state_reg[1]_59 (cicrle_datapath_n_90),
        .\FSM_sequential_current_state_reg[1]_6 (cicrle_datapath_n_24),
        .\FSM_sequential_current_state_reg[1]_60 (cicrle_datapath_n_91),
        .\FSM_sequential_current_state_reg[1]_61 (cicrle_datapath_n_92),
        .\FSM_sequential_current_state_reg[1]_62 (cicrle_datapath_n_93),
        .\FSM_sequential_current_state_reg[1]_63 (cicrle_datapath_n_94),
        .\FSM_sequential_current_state_reg[1]_64 (cicrle_datapath_n_95),
        .\FSM_sequential_current_state_reg[1]_65 (cicrle_datapath_n_96),
        .\FSM_sequential_current_state_reg[1]_66 (cicrle_datapath_n_97),
        .\FSM_sequential_current_state_reg[1]_67 (cicrle_datapath_n_98),
        .\FSM_sequential_current_state_reg[1]_68 (cicrle_datapath_n_99),
        .\FSM_sequential_current_state_reg[1]_69 (cicrle_datapath_n_100),
        .\FSM_sequential_current_state_reg[1]_7 (cicrle_datapath_n_25),
        .\FSM_sequential_current_state_reg[1]_70 (cicrle_datapath_n_101),
        .\FSM_sequential_current_state_reg[1]_71 (cicrle_datapath_n_102),
        .\FSM_sequential_current_state_reg[1]_72 (cicrle_datapath_n_103),
        .\FSM_sequential_current_state_reg[1]_73 (cicrle_datapath_n_104),
        .\FSM_sequential_current_state_reg[1]_74 (cicrle_datapath_n_105),
        .\FSM_sequential_current_state_reg[1]_75 (cicrle_datapath_n_106),
        .\FSM_sequential_current_state_reg[1]_76 (cicrle_datapath_n_107),
        .\FSM_sequential_current_state_reg[1]_77 (cicrle_datapath_n_109),
        .\FSM_sequential_current_state_reg[1]_78 (cicrle_datapath_n_111),
        .\FSM_sequential_current_state_reg[1]_79 (cicrle_datapath_n_112),
        .\FSM_sequential_current_state_reg[1]_8 (cicrle_datapath_n_26),
        .\FSM_sequential_current_state_reg[1]_80 (cicrle_datapath_n_114),
        .\FSM_sequential_current_state_reg[1]_81 (cicrle_datapath_n_117),
        .\FSM_sequential_current_state_reg[1]_82 (cicrle_datapath_n_118),
        .\FSM_sequential_current_state_reg[1]_83 (cicrle_datapath_n_121),
        .\FSM_sequential_current_state_reg[1]_84 (cicrle_datapath_n_123),
        .\FSM_sequential_current_state_reg[1]_85 (cicrle_datapath_n_126),
        .\FSM_sequential_current_state_reg[1]_86 (cicrle_datapath_n_127),
        .\FSM_sequential_current_state_reg[1]_87 (cicrle_datapath_n_128),
        .\FSM_sequential_current_state_reg[1]_88 (cicrle_datapath_n_129),
        .\FSM_sequential_current_state_reg[1]_89 (cicrle_datapath_n_130),
        .\FSM_sequential_current_state_reg[1]_9 (cicrle_datapath_n_27),
        .\FSM_sequential_current_state_reg[1]_90 (cicrle_datapath_n_131),
        .\FSM_sequential_current_state_reg[1]_91 (cicrle_datapath_n_132),
        .\FSM_sequential_current_state_reg[1]_92 (cicrle_datapath_n_133),
        .\FSM_sequential_current_state_reg[1]_93 (cicrle_datapath_n_134),
        .\FSM_sequential_current_state_reg[1]_94 (cicrle_datapath_n_135),
        .\FSM_sequential_current_state_reg[1]_95 (cicrle_datapath_n_136),
        .\FSM_sequential_current_state_reg[1]_96 (cicrle_datapath_n_139),
        .\FSM_sequential_current_state_reg[1]_97 (cicrle_datapath_n_141),
        .\FSM_sequential_current_state_reg[1]_98 (cicrle_datapath_n_142),
        .\FSM_sequential_current_state_reg[1]_99 (cicrle_datapath_n_144),
        .O(write_address1),
        .Q(reg_d),
        .S(core_inst_n_34),
        .\SW[9] (cicrle_datapath_n_318),
        .SW_IBUF(SW_IBUF[9:3]),
        .enC_ff(enC_ff),
        .plot(plot),
        .qs_reg({reg_d3[4],reg_d3[0]}),
        .qs_reg_0(cicrle_datapath_n_317),
        .qs_reg_1(cicrle_datapath_n_326),
        .qs_reg_10({cicrle_datapath_n_340,cicrle_datapath_n_341}),
        .qs_reg_11({cicrle_datapath_n_342,cicrle_datapath_n_343}),
        .qs_reg_12({cicrle_datapath_n_344,cicrle_datapath_n_345}),
        .qs_reg_13(cicrle_datapath_n_346),
        .qs_reg_14(cicrle_datapath_n_347),
        .qs_reg_15(controlpath_inst_n_0),
        .qs_reg_16(controlpath_inst_n_67),
        .qs_reg_17(controlpath_inst_n_68),
        .qs_reg_18(controlpath_inst_n_66),
        .qs_reg_19(controlpath_inst_n_65),
        .qs_reg_2(cicrle_datapath_n_327),
        .qs_reg_20(controlpath_inst_n_62),
        .qs_reg_21(current_state),
        .qs_reg_22(controlpath_inst_n_4),
        .qs_reg_23(controlpath_inst_n_17),
        .qs_reg_3(cicrle_datapath_n_331),
        .qs_reg_4(cicrle_datapath_n_332),
        .qs_reg_5(cicrle_datapath_n_333),
        .qs_reg_6(cicrle_datapath_n_335),
        .qs_reg_7(cicrle_datapath_n_336),
        .qs_reg_8(cicrle_datapath_n_337),
        .qs_reg_9({cicrle_datapath_n_338,cicrle_datapath_n_339}),
        .ram_reg_0_63_0_2_i_16(controlpath_inst_n_46),
        .ram_reg_10432_10495_0_2(core_inst_n_3),
        .ram_reg_10432_10495_0_2_0(controlpath_inst_n_59),
        .ram_reg_10560_10623_0_2(core_inst_n_5),
        .ram_reg_10624_10687_0_2(core_inst_n_4),
        .ram_reg_10816_10879_0_2(core_inst_n_7),
        .ram_reg_10816_10879_0_2_0(controlpath_inst_n_60),
        .ram_reg_10880_10943_0_2(core_inst_n_6),
        .ram_reg_11008_11071_0_2(core_inst_n_18),
        .ram_reg_11392_11455_0_2(core_inst_n_9),
        .ram_reg_11776_11839_0_2(core_inst_n_29),
        .ram_reg_12992_13055_0_2(core_inst_n_17),
        .ram_reg_13184_13247_0_2(core_inst_n_26),
        .ram_reg_13568_13631_0_2(controlpath_inst_n_61),
        .ram_reg_13568_13631_0_2_0(core_inst_n_20),
        .ram_reg_13824_13887_0_2(core_inst_n_30),
        .ram_reg_14464_14527_0_2(core_inst_n_31),
        .ram_reg_15104_15167_0_2(controlpath_inst_n_53),
        .ram_reg_15104_15167_0_2_0(core_inst_n_8),
        .ram_reg_15872_15935_0_2(core_inst_n_28),
        .ram_reg_1792_1855_0_2(controlpath_inst_n_56),
        .ram_reg_1792_1855_0_2_0(core_inst_n_14),
        .ram_reg_18368_18431_0_2(controlpath_inst_n_64),
        .ram_reg_18816_18879_0_2(core_inst_n_13),
        .ram_reg_19072_19135_0_2(core_inst_n_11),
        .ram_reg_19136_19199_0_2(controlpath_inst_n_52),
        .ram_reg_1920_1983_0_2_i_3({core_inst_n_35,core_inst_n_36,core_inst_n_37}),
        .ram_reg_2944_3007_0_2(core_inst_n_22),
        .ram_reg_3136_3199_0_2(core_inst_n_12),
        .ram_reg_3200_3263_0_2(core_inst_n_16),
        .ram_reg_3328_3391_0_2(core_inst_n_24),
        .ram_reg_3584_3647_0_2(controlpath_inst_n_55),
        .ram_reg_3584_3647_0_2_0(core_inst_n_21),
        .ram_reg_3840_3903_0_2(core_inst_n_25),
        .ram_reg_5888_5951_0_2(core_inst_n_27),
        .ram_reg_7040_7103_0_2(core_inst_n_23),
        .ram_reg_7680_7743_0_2(core_inst_n_15),
        .ram_reg_7936_7999_0_2(controlpath_inst_n_54),
        .ram_reg_8640_8703_0_2(controlpath_inst_n_57),
        .ram_reg_896_959_0_2(controlpath_inst_n_58),
        .ram_reg_9088_9151_0_2(core_inst_n_10),
        .ram_reg_9600_9663_0_2(core_inst_n_19),
        .\reg_d_reg[5]_0 (controlpath_inst_n_5),
        .\reg_d_reg[9]_0 (cicrle_datapath_n_319),
        .\reg_yB_reg[0]_0 (reg_yB_reg),
        .\reg_yB_reg[0]_1 (cicrle_datapath_n_334),
        .\reg_yB_reg[3]_0 (cicrle_datapath_n_328),
        .\reg_yB_reg[4]_0 (cicrle_datapath_n_329),
        .\reg_yB_reg[4]_1 (cicrle_datapath_n_330),
        .\reg_yB_reg[7]_0 (reg_yB),
        .reset0(reset0),
        .sel0(sel0),
        .write_address(write_address),
        .x_line({x_line[3],x_line[0]}),
        .y_line(y_line[0]),
        .y_line__0(y_line__0[6:4]));
  d_flipflop circl_press
       (.BTNC_IBUF(BTNC_IBUF),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .circle_ff(circle_ff),
        .reset0(reset0));
  d_flipflop_0 clear_press
       (.BTNR_IBUF(BTNR_IBUF),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .clear_ff(clear_ff),
        .qs_reg_0(clear_press_n_1),
        .reset0(reset0));
  controlpath controlpath_inst
       (.ADDRD({C[4],C[2:1]}),
        .BTNC_IBUF(BTNC_IBUF),
        .BTNL_IBUF(BTNL_IBUF),
        .BTNR_IBUF(BTNR_IBUF),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .CO(xB_yB_comp0),
        .D({p_0_in[4],p_0_in[0]}),
        .E(controlpath_inst_n_51),
        .\FSM_sequential_current_state_reg[0]_0 (controlpath_inst_n_4),
        .\FSM_sequential_current_state_reg[0]_1 (controlpath_inst_n_63),
        .\FSM_sequential_current_state_reg[0]_2 (clear_press_n_1),
        .\FSM_sequential_current_state_reg[0]_3 (cicrle_datapath_n_319),
        .\FSM_sequential_current_state_reg[0]_4 (lineclear_datapath_n_15),
        .\FSM_sequential_current_state_reg[1]_0 (controlpath_inst_n_5),
        .\FSM_sequential_current_state_reg[1]_1 (reg_yB),
        .\FSM_sequential_current_state_reg[1]_10 (controlpath_inst_n_59),
        .\FSM_sequential_current_state_reg[1]_11 (controlpath_inst_n_60),
        .\FSM_sequential_current_state_reg[1]_12 (controlpath_inst_n_61),
        .\FSM_sequential_current_state_reg[1]_13 (controlpath_inst_n_66),
        .\FSM_sequential_current_state_reg[1]_14 (controlpath_inst_n_67),
        .\FSM_sequential_current_state_reg[1]_15 (lineclear_datapath_n_16),
        .\FSM_sequential_current_state_reg[1]_2 (controlpath_inst_n_17),
        .\FSM_sequential_current_state_reg[1]_3 (controlpath_inst_n_52),
        .\FSM_sequential_current_state_reg[1]_4 (controlpath_inst_n_53),
        .\FSM_sequential_current_state_reg[1]_5 (controlpath_inst_n_54),
        .\FSM_sequential_current_state_reg[1]_6 (controlpath_inst_n_55),
        .\FSM_sequential_current_state_reg[1]_7 (controlpath_inst_n_56),
        .\FSM_sequential_current_state_reg[1]_8 (controlpath_inst_n_57),
        .\FSM_sequential_current_state_reg[1]_9 (controlpath_inst_n_58),
        .\FSM_sequential_current_state_reg[2]_0 (controlpath_inst_n_0),
        .\FSM_sequential_current_state_reg[2]_1 (controlpath_inst_n_19),
        .\FSM_sequential_current_state_reg[2]_2 (controlpath_inst_n_64),
        .\FSM_sequential_current_state_reg[2]_3 (controlpath_inst_n_68),
        .O(write_address1),
        .Q(current_state),
        .S({core_inst_n_32,core_inst_n_33}),
        .SW_IBUF({SW_IBUF[7],SW_IBUF[3:0]}),
        .circle_ff(circle_ff),
        .clear_ff(clear_ff),
        .color_out(color_out),
        .enC_ff(enC_ff),
        .enY(enY),
        .line_ff(line_ff),
        .plot(plot),
        .qs_reg(B[3:2]),
        .qs_reg_0({controlpath_inst_n_22,controlpath_inst_n_23,controlpath_inst_n_24}),
        .qs_reg_1({controlpath_inst_n_25,controlpath_inst_n_26,controlpath_inst_n_27}),
        .qs_reg_10(controlpath_inst_n_40),
        .qs_reg_11(controlpath_inst_n_41),
        .qs_reg_12(controlpath_inst_n_42),
        .qs_reg_13(controlpath_inst_n_43),
        .qs_reg_14(controlpath_inst_n_44),
        .qs_reg_15(controlpath_inst_n_45),
        .qs_reg_16(controlpath_inst_n_46),
        .qs_reg_17(controlpath_inst_n_62),
        .qs_reg_18(controlpath_inst_n_65),
        .qs_reg_19({reg_d3[4],reg_d3[0]}),
        .qs_reg_2({controlpath_inst_n_28,controlpath_inst_n_29,controlpath_inst_n_30}),
        .qs_reg_20(cicrle_datapath_n_317),
        .qs_reg_3({controlpath_inst_n_31,controlpath_inst_n_32,controlpath_inst_n_33}),
        .qs_reg_4(controlpath_inst_n_34),
        .qs_reg_5(controlpath_inst_n_35),
        .qs_reg_6(controlpath_inst_n_36),
        .qs_reg_7(controlpath_inst_n_37),
        .qs_reg_8(controlpath_inst_n_38),
        .qs_reg_9(controlpath_inst_n_39),
        .ram_reg_0_63_0_2_i_27(cicrle_datapath_n_346),
        .ram_reg_0_63_0_2_i_27_0(cicrle_datapath_n_337),
        .ram_reg_0_63_0_2_i_28_0(cicrle_datapath_n_333),
        .ram_reg_0_63_0_2_i_40(cicrle_datapath_n_331),
        .ram_reg_18368_18431_0_2(cicrle_datapath_n_329),
        .ram_reg_18368_18431_0_2_0(cicrle_datapath_n_332),
        .ram_reg_18368_18431_0_2_1(cicrle_datapath_n_334),
        .ram_reg_64_127_0_2_i_2(B[0]),
        .\reg_yB_reg[0] (reg_yB_reg),
        .\reg_yB_reg[4] (cicrle_datapath_n_318),
        .\reg_yB_reg[4]_0 (cicrle_datapath_n_330),
        .\reg_yB_reg[7] (reg_d),
        .reset0(reset0),
        .sel0(sel0[1:0]),
        .\u_ila_0_next_state[0] (\u_ila_0_next_state[0] ),
        .\u_ila_0_next_state[1] (\u_ila_0_next_state[1] ),
        .\u_ila_0_next_state[2] (\u_ila_0_next_state[2] ),
        .write_address(write_address),
        .x_count_reset(x_count_reset),
        .x_line({x_line[4],x_line[2:1]}),
        .y_line(y_line),
        .y_line__0(y_line__0[3]));
  vga_core core_inst
       (.ADDRD(C),
        .B({B[5:2],B[0]}),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .CPU_RESETN_IBUF(CPU_RESETN_IBUF),
        .O(write_address1[7:6]),
        .S({core_inst_n_32,core_inst_n_33}),
        .VGA_B_OBUF(VGA_B_OBUF),
        .VGA_G_OBUF(VGA_G_OBUF),
        .VGA_HS_OBUF(VGA_HS_OBUF),
        .VGA_R_OBUF(VGA_R_OBUF),
        .\VGA_R_OBUF[3]_inst_i_100 (cicrle_datapath_n_101),
        .\VGA_R_OBUF[3]_inst_i_100_0 (cicrle_datapath_n_104),
        .\VGA_R_OBUF[3]_inst_i_100_1 (cicrle_datapath_n_107),
        .\VGA_R_OBUF[3]_inst_i_100_2 (cicrle_datapath_n_143),
        .\VGA_R_OBUF[3]_inst_i_101 (cicrle_datapath_n_147),
        .\VGA_R_OBUF[3]_inst_i_101_0 (cicrle_datapath_n_148),
        .\VGA_R_OBUF[3]_inst_i_101_1 (cicrle_datapath_n_150),
        .\VGA_R_OBUF[3]_inst_i_101_2 (cicrle_datapath_n_160),
        .\VGA_R_OBUF[3]_inst_i_102 (cicrle_datapath_n_161),
        .\VGA_R_OBUF[3]_inst_i_102_0 (cicrle_datapath_n_171),
        .\VGA_R_OBUF[3]_inst_i_102_1 (cicrle_datapath_n_180),
        .\VGA_R_OBUF[3]_inst_i_102_2 (cicrle_datapath_n_124),
        .\VGA_R_OBUF[3]_inst_i_103 (cicrle_datapath_n_34),
        .\VGA_R_OBUF[3]_inst_i_103_0 (cicrle_datapath_n_43),
        .\VGA_R_OBUF[3]_inst_i_103_1 (cicrle_datapath_n_46),
        .\VGA_R_OBUF[3]_inst_i_103_2 (cicrle_datapath_n_58),
        .\VGA_R_OBUF[3]_inst_i_104 (cicrle_datapath_n_45),
        .\VGA_R_OBUF[3]_inst_i_104_0 (cicrle_datapath_n_61),
        .\VGA_R_OBUF[3]_inst_i_104_1 (cicrle_datapath_n_76),
        .\VGA_R_OBUF[3]_inst_i_104_2 (cicrle_datapath_n_79),
        .\VGA_R_OBUF[3]_inst_i_105 (cicrle_datapath_n_44),
        .\VGA_R_OBUF[3]_inst_i_105_0 (cicrle_datapath_n_60),
        .\VGA_R_OBUF[3]_inst_i_105_1 (cicrle_datapath_n_78),
        .\VGA_R_OBUF[3]_inst_i_105_2 (cicrle_datapath_n_82),
        .\VGA_R_OBUF[3]_inst_i_106 (cicrle_datapath_n_100),
        .\VGA_R_OBUF[3]_inst_i_106_0 (cicrle_datapath_n_102),
        .\VGA_R_OBUF[3]_inst_i_106_1 (cicrle_datapath_n_105),
        .\VGA_R_OBUF[3]_inst_i_106_2 (cicrle_datapath_n_125),
        .\VGA_R_OBUF[3]_inst_i_107 (cicrle_datapath_n_26),
        .\VGA_R_OBUF[3]_inst_i_107_0 (cicrle_datapath_n_297),
        .\VGA_R_OBUF[3]_inst_i_107_1 (cicrle_datapath_n_302),
        .\VGA_R_OBUF[3]_inst_i_107_2 (cicrle_datapath_n_203),
        .\VGA_R_OBUF[3]_inst_i_108 (cicrle_datapath_n_307),
        .\VGA_R_OBUF[3]_inst_i_108_0 (cicrle_datapath_n_208),
        .\VGA_R_OBUF[3]_inst_i_108_1 (cicrle_datapath_n_212),
        .\VGA_R_OBUF[3]_inst_i_108_2 (cicrle_datapath_n_140),
        .\VGA_R_OBUF[3]_inst_i_109 (cicrle_datapath_n_312),
        .\VGA_R_OBUF[3]_inst_i_109_0 (cicrle_datapath_n_217),
        .\VGA_R_OBUF[3]_inst_i_109_1 (cicrle_datapath_n_221),
        .\VGA_R_OBUF[3]_inst_i_109_2 (cicrle_datapath_n_157),
        .\VGA_R_OBUF[3]_inst_i_110 (controlpath_inst_n_42),
        .\VGA_R_OBUF[3]_inst_i_110_0 (controlpath_inst_n_38),
        .\VGA_R_OBUF[3]_inst_i_110_1 (controlpath_inst_n_34),
        .\VGA_R_OBUF[3]_inst_i_110_2 ({controlpath_inst_n_22,cicrle_datapath_n_338,controlpath_inst_n_23,controlpath_inst_n_24,cicrle_datapath_n_339}),
        .\VGA_R_OBUF[3]_inst_i_110_3 (cicrle_datapath_n_225),
        .\VGA_R_OBUF[3]_inst_i_110_4 (cicrle_datapath_n_168),
        .\VGA_R_OBUF[3]_inst_i_110_5 (cicrle_datapath_n_177),
        .\VGA_R_OBUF[3]_inst_i_110_6 (cicrle_datapath_n_118),
        .\VGA_R_OBUF[3]_inst_i_111 (cicrle_datapath_n_27),
        .\VGA_R_OBUF[3]_inst_i_111_0 (cicrle_datapath_n_40),
        .\VGA_R_OBUF[3]_inst_i_111_1 (cicrle_datapath_n_52),
        .\VGA_R_OBUF[3]_inst_i_111_2 (cicrle_datapath_n_268),
        .\VGA_R_OBUF[3]_inst_i_112 (cicrle_datapath_n_67),
        .\VGA_R_OBUF[3]_inst_i_112_0 (cicrle_datapath_n_273),
        .\VGA_R_OBUF[3]_inst_i_112_1 (cicrle_datapath_n_278),
        .\VGA_R_OBUF[3]_inst_i_112_2 (cicrle_datapath_n_184),
        .\VGA_R_OBUF[3]_inst_i_113 (cicrle_datapath_n_88),
        .\VGA_R_OBUF[3]_inst_i_113_0 (cicrle_datapath_n_283),
        .\VGA_R_OBUF[3]_inst_i_113_1 (cicrle_datapath_n_288),
        .\VGA_R_OBUF[3]_inst_i_113_2 (cicrle_datapath_n_189),
        .\VGA_R_OBUF[3]_inst_i_114 (cicrle_datapath_n_293),
        .\VGA_R_OBUF[3]_inst_i_114_0 (cicrle_datapath_n_193),
        .\VGA_R_OBUF[3]_inst_i_114_1 (cicrle_datapath_n_197),
        .\VGA_R_OBUF[3]_inst_i_114_2 (cicrle_datapath_n_119),
        .\VGA_R_OBUF[3]_inst_i_115 (cicrle_datapath_n_28),
        .\VGA_R_OBUF[3]_inst_i_115_0 (cicrle_datapath_n_128),
        .\VGA_R_OBUF[3]_inst_i_115_1 (cicrle_datapath_n_131),
        .\VGA_R_OBUF[3]_inst_i_115_2 (cicrle_datapath_n_244),
        .\VGA_R_OBUF[3]_inst_i_116 (cicrle_datapath_n_134),
        .\VGA_R_OBUF[3]_inst_i_116_0 (cicrle_datapath_n_248),
        .\VGA_R_OBUF[3]_inst_i_116_1 (cicrle_datapath_n_252),
        .\VGA_R_OBUF[3]_inst_i_116_2 (cicrle_datapath_n_141),
        .\VGA_R_OBUF[3]_inst_i_117 (cicrle_datapath_n_146),
        .\VGA_R_OBUF[3]_inst_i_117_0 (cicrle_datapath_n_256),
        .\VGA_R_OBUF[3]_inst_i_117_1 (cicrle_datapath_n_260),
        .\VGA_R_OBUF[3]_inst_i_117_2 (cicrle_datapath_n_158),
        .\VGA_R_OBUF[3]_inst_i_118 (cicrle_datapath_n_264),
        .\VGA_R_OBUF[3]_inst_i_118_0 (cicrle_datapath_n_169),
        .\VGA_R_OBUF[3]_inst_i_118_1 (cicrle_datapath_n_178),
        .\VGA_R_OBUF[3]_inst_i_118_2 (cicrle_datapath_n_120),
        .\VGA_R_OBUF[3]_inst_i_119 (cicrle_datapath_n_29),
        .\VGA_R_OBUF[3]_inst_i_119_0 (cicrle_datapath_n_41),
        .\VGA_R_OBUF[3]_inst_i_119_1 (cicrle_datapath_n_53),
        .\VGA_R_OBUF[3]_inst_i_119_2 (cicrle_datapath_n_57),
        .\VGA_R_OBUF[3]_inst_i_120 (cicrle_datapath_n_68),
        .\VGA_R_OBUF[3]_inst_i_120_0 (cicrle_datapath_n_72),
        .\VGA_R_OBUF[3]_inst_i_120_1 (cicrle_datapath_n_75),
        .\VGA_R_OBUF[3]_inst_i_120_2 (cicrle_datapath_n_228),
        .\VGA_R_OBUF[3]_inst_i_121 (cicrle_datapath_n_89),
        .\VGA_R_OBUF[3]_inst_i_121_0 (cicrle_datapath_n_93),
        .\VGA_R_OBUF[3]_inst_i_121_1 (cicrle_datapath_n_96),
        .\VGA_R_OBUF[3]_inst_i_121_2 (cicrle_datapath_n_232),
        .\VGA_R_OBUF[3]_inst_i_122 (cicrle_datapath_n_99),
        .\VGA_R_OBUF[3]_inst_i_122_0 (cicrle_datapath_n_236),
        .\VGA_R_OBUF[3]_inst_i_122_1 (cicrle_datapath_n_240),
        .\VGA_R_OBUF[3]_inst_i_122_2 (cicrle_datapath_n_121),
        .\VGA_R_OBUF[3]_inst_i_123 (cicrle_datapath_n_22),
        .\VGA_R_OBUF[3]_inst_i_123_0 (cicrle_datapath_n_300),
        .\VGA_R_OBUF[3]_inst_i_123_1 (cicrle_datapath_n_305),
        .\VGA_R_OBUF[3]_inst_i_123_2 (cicrle_datapath_n_202),
        .\VGA_R_OBUF[3]_inst_i_124 (cicrle_datapath_n_310),
        .\VGA_R_OBUF[3]_inst_i_124_0 (cicrle_datapath_n_207),
        .\VGA_R_OBUF[3]_inst_i_124_1 (cicrle_datapath_n_211),
        .\VGA_R_OBUF[3]_inst_i_124_2 (cicrle_datapath_n_138),
        .\VGA_R_OBUF[3]_inst_i_125 (cicrle_datapath_n_316),
        .\VGA_R_OBUF[3]_inst_i_125_0 (cicrle_datapath_n_216),
        .\VGA_R_OBUF[3]_inst_i_125_1 (cicrle_datapath_n_220),
        .\VGA_R_OBUF[3]_inst_i_125_2 (cicrle_datapath_n_155),
        .\VGA_R_OBUF[3]_inst_i_126 (controlpath_inst_n_43),
        .\VGA_R_OBUF[3]_inst_i_126_0 (controlpath_inst_n_39),
        .\VGA_R_OBUF[3]_inst_i_126_1 (controlpath_inst_n_35),
        .\VGA_R_OBUF[3]_inst_i_126_2 ({controlpath_inst_n_25,cicrle_datapath_n_340,controlpath_inst_n_26,controlpath_inst_n_27,cicrle_datapath_n_341}),
        .\VGA_R_OBUF[3]_inst_i_126_3 (cicrle_datapath_n_224),
        .\VGA_R_OBUF[3]_inst_i_126_4 (cicrle_datapath_n_166),
        .\VGA_R_OBUF[3]_inst_i_126_5 (cicrle_datapath_n_175),
        .\VGA_R_OBUF[3]_inst_i_126_6 (cicrle_datapath_n_114),
        .\VGA_R_OBUF[3]_inst_i_127 (cicrle_datapath_n_23),
        .\VGA_R_OBUF[3]_inst_i_127_0 (cicrle_datapath_n_38),
        .\VGA_R_OBUF[3]_inst_i_127_1 (cicrle_datapath_n_50),
        .\VGA_R_OBUF[3]_inst_i_127_2 (cicrle_datapath_n_271),
        .\VGA_R_OBUF[3]_inst_i_128 (cicrle_datapath_n_65),
        .\VGA_R_OBUF[3]_inst_i_128_0 (cicrle_datapath_n_276),
        .\VGA_R_OBUF[3]_inst_i_128_1 (cicrle_datapath_n_281),
        .\VGA_R_OBUF[3]_inst_i_128_2 (cicrle_datapath_n_183),
        .\VGA_R_OBUF[3]_inst_i_129 (cicrle_datapath_n_86),
        .\VGA_R_OBUF[3]_inst_i_129_0 (cicrle_datapath_n_286),
        .\VGA_R_OBUF[3]_inst_i_129_1 (cicrle_datapath_n_291),
        .\VGA_R_OBUF[3]_inst_i_129_2 (cicrle_datapath_n_188),
        .\VGA_R_OBUF[3]_inst_i_130 (cicrle_datapath_n_295),
        .\VGA_R_OBUF[3]_inst_i_130_0 (cicrle_datapath_n_192),
        .\VGA_R_OBUF[3]_inst_i_130_1 (cicrle_datapath_n_196),
        .\VGA_R_OBUF[3]_inst_i_130_2 (cicrle_datapath_n_115),
        .\VGA_R_OBUF[3]_inst_i_131 (cicrle_datapath_n_24),
        .\VGA_R_OBUF[3]_inst_i_131_0 (cicrle_datapath_n_127),
        .\VGA_R_OBUF[3]_inst_i_131_1 (cicrle_datapath_n_130),
        .\VGA_R_OBUF[3]_inst_i_131_2 (cicrle_datapath_n_246),
        .\VGA_R_OBUF[3]_inst_i_132 (cicrle_datapath_n_133),
        .\VGA_R_OBUF[3]_inst_i_132_0 (cicrle_datapath_n_250),
        .\VGA_R_OBUF[3]_inst_i_132_1 (cicrle_datapath_n_254),
        .\VGA_R_OBUF[3]_inst_i_132_2 (cicrle_datapath_n_139),
        .\VGA_R_OBUF[3]_inst_i_133 (cicrle_datapath_n_145),
        .\VGA_R_OBUF[3]_inst_i_133_0 (cicrle_datapath_n_258),
        .\VGA_R_OBUF[3]_inst_i_133_1 (cicrle_datapath_n_262),
        .\VGA_R_OBUF[3]_inst_i_133_2 (cicrle_datapath_n_156),
        .\VGA_R_OBUF[3]_inst_i_134 (cicrle_datapath_n_266),
        .\VGA_R_OBUF[3]_inst_i_134_0 (cicrle_datapath_n_167),
        .\VGA_R_OBUF[3]_inst_i_134_1 (cicrle_datapath_n_176),
        .\VGA_R_OBUF[3]_inst_i_134_2 (cicrle_datapath_n_116),
        .\VGA_R_OBUF[3]_inst_i_135 (cicrle_datapath_n_25),
        .\VGA_R_OBUF[3]_inst_i_135_0 (cicrle_datapath_n_39),
        .\VGA_R_OBUF[3]_inst_i_135_1 (cicrle_datapath_n_51),
        .\VGA_R_OBUF[3]_inst_i_135_2 (cicrle_datapath_n_56),
        .\VGA_R_OBUF[3]_inst_i_136 (cicrle_datapath_n_66),
        .\VGA_R_OBUF[3]_inst_i_136_0 (cicrle_datapath_n_71),
        .\VGA_R_OBUF[3]_inst_i_136_1 (cicrle_datapath_n_74),
        .\VGA_R_OBUF[3]_inst_i_136_2 (cicrle_datapath_n_230),
        .\VGA_R_OBUF[3]_inst_i_137 (cicrle_datapath_n_87),
        .\VGA_R_OBUF[3]_inst_i_137_0 (cicrle_datapath_n_92),
        .\VGA_R_OBUF[3]_inst_i_137_1 (cicrle_datapath_n_95),
        .\VGA_R_OBUF[3]_inst_i_137_2 (cicrle_datapath_n_234),
        .\VGA_R_OBUF[3]_inst_i_138 (cicrle_datapath_n_98),
        .\VGA_R_OBUF[3]_inst_i_138_0 (cicrle_datapath_n_238),
        .\VGA_R_OBUF[3]_inst_i_138_1 (cicrle_datapath_n_242),
        .\VGA_R_OBUF[3]_inst_i_138_2 (cicrle_datapath_n_117),
        .\VGA_R_OBUF[3]_inst_i_139 (cicrle_datapath_n_313),
        .\VGA_R_OBUF[3]_inst_i_139_0 (cicrle_datapath_n_296),
        .\VGA_R_OBUF[3]_inst_i_139_1 (cicrle_datapath_n_301),
        .\VGA_R_OBUF[3]_inst_i_139_2 (cicrle_datapath_n_201),
        .\VGA_R_OBUF[3]_inst_i_140 (cicrle_datapath_n_306),
        .\VGA_R_OBUF[3]_inst_i_140_0 (cicrle_datapath_n_206),
        .\VGA_R_OBUF[3]_inst_i_140_1 (cicrle_datapath_n_210),
        .\VGA_R_OBUF[3]_inst_i_140_2 (cicrle_datapath_n_136),
        .\VGA_R_OBUF[3]_inst_i_141 (cicrle_datapath_n_311),
        .\VGA_R_OBUF[3]_inst_i_141_0 (cicrle_datapath_n_215),
        .\VGA_R_OBUF[3]_inst_i_141_1 (cicrle_datapath_n_219),
        .\VGA_R_OBUF[3]_inst_i_141_2 (cicrle_datapath_n_153),
        .\VGA_R_OBUF[3]_inst_i_142 (controlpath_inst_n_44),
        .\VGA_R_OBUF[3]_inst_i_142_0 (controlpath_inst_n_40),
        .\VGA_R_OBUF[3]_inst_i_142_1 (controlpath_inst_n_36),
        .\VGA_R_OBUF[3]_inst_i_142_2 ({controlpath_inst_n_28,cicrle_datapath_n_342,controlpath_inst_n_29,controlpath_inst_n_30,cicrle_datapath_n_343}),
        .\VGA_R_OBUF[3]_inst_i_142_3 (cicrle_datapath_n_223),
        .\VGA_R_OBUF[3]_inst_i_142_4 (cicrle_datapath_n_164),
        .\VGA_R_OBUF[3]_inst_i_142_5 (cicrle_datapath_n_173),
        .\VGA_R_OBUF[3]_inst_i_142_6 (cicrle_datapath_n_110),
        .\VGA_R_OBUF[3]_inst_i_143 (cicrle_datapath_n_19),
        .\VGA_R_OBUF[3]_inst_i_143_0 (cicrle_datapath_n_298),
        .\VGA_R_OBUF[3]_inst_i_143_1 (cicrle_datapath_n_303),
        .\VGA_R_OBUF[3]_inst_i_143_2 (cicrle_datapath_n_267),
        .\VGA_R_OBUF[3]_inst_i_144 (cicrle_datapath_n_308),
        .\VGA_R_OBUF[3]_inst_i_144_0 (cicrle_datapath_n_272),
        .\VGA_R_OBUF[3]_inst_i_144_1 (cicrle_datapath_n_277),
        .\VGA_R_OBUF[3]_inst_i_144_2 (cicrle_datapath_n_182),
        .\VGA_R_OBUF[3]_inst_i_145 (cicrle_datapath_n_314),
        .\VGA_R_OBUF[3]_inst_i_145_0 (cicrle_datapath_n_282),
        .\VGA_R_OBUF[3]_inst_i_145_1 (cicrle_datapath_n_287),
        .\VGA_R_OBUF[3]_inst_i_145_2 (cicrle_datapath_n_187),
        .\VGA_R_OBUF[3]_inst_i_146 (cicrle_datapath_n_292),
        .\VGA_R_OBUF[3]_inst_i_146_0 (cicrle_datapath_n_191),
        .\VGA_R_OBUF[3]_inst_i_146_1 (cicrle_datapath_n_195),
        .\VGA_R_OBUF[3]_inst_i_146_2 (cicrle_datapath_n_111),
        .\VGA_R_OBUF[3]_inst_i_147 (cicrle_datapath_n_20),
        .\VGA_R_OBUF[3]_inst_i_147_0 (cicrle_datapath_n_299),
        .\VGA_R_OBUF[3]_inst_i_147_1 (cicrle_datapath_n_304),
        .\VGA_R_OBUF[3]_inst_i_147_2 (cicrle_datapath_n_243),
        .\VGA_R_OBUF[3]_inst_i_148 (cicrle_datapath_n_309),
        .\VGA_R_OBUF[3]_inst_i_148_0 (cicrle_datapath_n_247),
        .\VGA_R_OBUF[3]_inst_i_148_1 (cicrle_datapath_n_251),
        .\VGA_R_OBUF[3]_inst_i_148_2 (cicrle_datapath_n_137),
        .\VGA_R_OBUF[3]_inst_i_149 (cicrle_datapath_n_315),
        .\VGA_R_OBUF[3]_inst_i_149_0 (cicrle_datapath_n_255),
        .\VGA_R_OBUF[3]_inst_i_149_1 (cicrle_datapath_n_259),
        .\VGA_R_OBUF[3]_inst_i_149_2 (cicrle_datapath_n_154),
        .\VGA_R_OBUF[3]_inst_i_150 (cicrle_datapath_n_263),
        .\VGA_R_OBUF[3]_inst_i_150_0 (cicrle_datapath_n_165),
        .\VGA_R_OBUF[3]_inst_i_150_1 (cicrle_datapath_n_174),
        .\VGA_R_OBUF[3]_inst_i_150_2 (cicrle_datapath_n_112),
        .\VGA_R_OBUF[3]_inst_i_151 (cicrle_datapath_n_21),
        .\VGA_R_OBUF[3]_inst_i_151_0 (cicrle_datapath_n_37),
        .\VGA_R_OBUF[3]_inst_i_151_1 (cicrle_datapath_n_49),
        .\VGA_R_OBUF[3]_inst_i_151_2 (cicrle_datapath_n_270),
        .\VGA_R_OBUF[3]_inst_i_152 (cicrle_datapath_n_64),
        .\VGA_R_OBUF[3]_inst_i_152_0 (cicrle_datapath_n_275),
        .\VGA_R_OBUF[3]_inst_i_152_1 (cicrle_datapath_n_280),
        .\VGA_R_OBUF[3]_inst_i_152_2 (cicrle_datapath_n_227),
        .\VGA_R_OBUF[3]_inst_i_153 (cicrle_datapath_n_85),
        .\VGA_R_OBUF[3]_inst_i_153_0 (cicrle_datapath_n_285),
        .\VGA_R_OBUF[3]_inst_i_153_1 (cicrle_datapath_n_290),
        .\VGA_R_OBUF[3]_inst_i_153_2 (cicrle_datapath_n_231),
        .\VGA_R_OBUF[3]_inst_i_154 (cicrle_datapath_n_294),
        .\VGA_R_OBUF[3]_inst_i_154_0 (cicrle_datapath_n_235),
        .\VGA_R_OBUF[3]_inst_i_154_1 (cicrle_datapath_n_239),
        .\VGA_R_OBUF[3]_inst_i_154_2 (cicrle_datapath_n_113),
        .\VGA_R_OBUF[3]_inst_i_22 (cicrle_datapath_n_8),
        .\VGA_R_OBUF[3]_inst_i_22_0 (cicrle_datapath_n_35),
        .\VGA_R_OBUF[3]_inst_i_22_1 (cicrle_datapath_n_47),
        .\VGA_R_OBUF[3]_inst_i_22_2 (cicrle_datapath_n_269),
        .\VGA_R_OBUF[3]_inst_i_23 (cicrle_datapath_n_62),
        .\VGA_R_OBUF[3]_inst_i_23_0 (cicrle_datapath_n_274),
        .\VGA_R_OBUF[3]_inst_i_23_1 (cicrle_datapath_n_279),
        .\VGA_R_OBUF[3]_inst_i_23_2 (cicrle_datapath_n_181),
        .\VGA_R_OBUF[3]_inst_i_24 (cicrle_datapath_n_83),
        .\VGA_R_OBUF[3]_inst_i_24_0 (cicrle_datapath_n_284),
        .\VGA_R_OBUF[3]_inst_i_24_1 (cicrle_datapath_n_289),
        .\VGA_R_OBUF[3]_inst_i_24_2 (cicrle_datapath_n_186),
        .\VGA_R_OBUF[3]_inst_i_51 (cicrle_datapath_n_144),
        .\VGA_R_OBUF[3]_inst_i_51_0 (cicrle_datapath_n_257),
        .\VGA_R_OBUF[3]_inst_i_51_1 (cicrle_datapath_n_261),
        .\VGA_R_OBUF[3]_inst_i_51_2 (cicrle_datapath_n_152),
        .\VGA_R_OBUF[3]_inst_i_52 (controlpath_inst_n_45),
        .\VGA_R_OBUF[3]_inst_i_52_0 (controlpath_inst_n_41),
        .\VGA_R_OBUF[3]_inst_i_52_1 (controlpath_inst_n_37),
        .\VGA_R_OBUF[3]_inst_i_52_2 ({controlpath_inst_n_31,cicrle_datapath_n_344,controlpath_inst_n_32,controlpath_inst_n_33,cicrle_datapath_n_345}),
        .\VGA_R_OBUF[3]_inst_i_52_3 (cicrle_datapath_n_265),
        .\VGA_R_OBUF[3]_inst_i_52_4 (cicrle_datapath_n_163),
        .\VGA_R_OBUF[3]_inst_i_52_5 (cicrle_datapath_n_172),
        .\VGA_R_OBUF[3]_inst_i_52_6 (cicrle_datapath_n_108),
        .\VGA_R_OBUF[3]_inst_i_53 (cicrle_datapath_n_18),
        .\VGA_R_OBUF[3]_inst_i_53_0 (cicrle_datapath_n_126),
        .\VGA_R_OBUF[3]_inst_i_53_1 (cicrle_datapath_n_129),
        .\VGA_R_OBUF[3]_inst_i_53_2 (cicrle_datapath_n_245),
        .\VGA_R_OBUF[3]_inst_i_54 (cicrle_datapath_n_132),
        .\VGA_R_OBUF[3]_inst_i_54_0 (cicrle_datapath_n_249),
        .\VGA_R_OBUF[3]_inst_i_54_1 (cicrle_datapath_n_253),
        .\VGA_R_OBUF[3]_inst_i_54_2 (cicrle_datapath_n_135),
        .\VGA_R_OBUF[3]_inst_i_55 (cicrle_datapath_n_84),
        .\VGA_R_OBUF[3]_inst_i_55_0 (cicrle_datapath_n_91),
        .\VGA_R_OBUF[3]_inst_i_55_1 (cicrle_datapath_n_94),
        .\VGA_R_OBUF[3]_inst_i_55_2 (cicrle_datapath_n_233),
        .\VGA_R_OBUF[3]_inst_i_56 (cicrle_datapath_n_97),
        .\VGA_R_OBUF[3]_inst_i_56_0 (cicrle_datapath_n_237),
        .\VGA_R_OBUF[3]_inst_i_56_1 (cicrle_datapath_n_241),
        .\VGA_R_OBUF[3]_inst_i_56_2 (cicrle_datapath_n_109),
        .\VGA_R_OBUF[3]_inst_i_57 (cicrle_datapath_n_33),
        .\VGA_R_OBUF[3]_inst_i_57_0 (cicrle_datapath_n_36),
        .\VGA_R_OBUF[3]_inst_i_57_1 (cicrle_datapath_n_48),
        .\VGA_R_OBUF[3]_inst_i_57_2 (cicrle_datapath_n_55),
        .\VGA_R_OBUF[3]_inst_i_58 (cicrle_datapath_n_63),
        .\VGA_R_OBUF[3]_inst_i_58_0 (cicrle_datapath_n_70),
        .\VGA_R_OBUF[3]_inst_i_58_1 (cicrle_datapath_n_73),
        .\VGA_R_OBUF[3]_inst_i_58_2 (cicrle_datapath_n_229),
        .\VGA_R_OBUF[3]_inst_i_91 (cicrle_datapath_n_30),
        .\VGA_R_OBUF[3]_inst_i_91_0 (cicrle_datapath_n_199),
        .\VGA_R_OBUF[3]_inst_i_91_1 (cicrle_datapath_n_200),
        .\VGA_R_OBUF[3]_inst_i_91_2 (cicrle_datapath_n_204),
        .\VGA_R_OBUF[3]_inst_i_92 (cicrle_datapath_n_205),
        .\VGA_R_OBUF[3]_inst_i_92_0 (cicrle_datapath_n_209),
        .\VGA_R_OBUF[3]_inst_i_92_1 (cicrle_datapath_n_213),
        .\VGA_R_OBUF[3]_inst_i_92_2 (cicrle_datapath_n_142),
        .\VGA_R_OBUF[3]_inst_i_93 (cicrle_datapath_n_214),
        .\VGA_R_OBUF[3]_inst_i_93_0 (cicrle_datapath_n_218),
        .\VGA_R_OBUF[3]_inst_i_93_1 (cicrle_datapath_n_222),
        .\VGA_R_OBUF[3]_inst_i_93_2 (cicrle_datapath_n_159),
        .\VGA_R_OBUF[3]_inst_i_94 (cicrle_datapath_n_226),
        .\VGA_R_OBUF[3]_inst_i_94_0 (cicrle_datapath_n_170),
        .\VGA_R_OBUF[3]_inst_i_94_1 (cicrle_datapath_n_179),
        .\VGA_R_OBUF[3]_inst_i_94_2 (cicrle_datapath_n_122),
        .\VGA_R_OBUF[3]_inst_i_95 (cicrle_datapath_n_31),
        .\VGA_R_OBUF[3]_inst_i_95_0 (cicrle_datapath_n_42),
        .\VGA_R_OBUF[3]_inst_i_95_1 (cicrle_datapath_n_54),
        .\VGA_R_OBUF[3]_inst_i_95_2 (cicrle_datapath_n_80),
        .\VGA_R_OBUF[3]_inst_i_96 (cicrle_datapath_n_69),
        .\VGA_R_OBUF[3]_inst_i_96_0 (cicrle_datapath_n_103),
        .\VGA_R_OBUF[3]_inst_i_96_1 (cicrle_datapath_n_106),
        .\VGA_R_OBUF[3]_inst_i_96_2 (cicrle_datapath_n_185),
        .\VGA_R_OBUF[3]_inst_i_97 (cicrle_datapath_n_90),
        .\VGA_R_OBUF[3]_inst_i_97_0 (cicrle_datapath_n_149),
        .\VGA_R_OBUF[3]_inst_i_97_1 (cicrle_datapath_n_151),
        .\VGA_R_OBUF[3]_inst_i_97_2 (cicrle_datapath_n_190),
        .\VGA_R_OBUF[3]_inst_i_98 (cicrle_datapath_n_162),
        .\VGA_R_OBUF[3]_inst_i_98_0 (cicrle_datapath_n_194),
        .\VGA_R_OBUF[3]_inst_i_98_1 (cicrle_datapath_n_198),
        .\VGA_R_OBUF[3]_inst_i_98_2 (cicrle_datapath_n_123),
        .\VGA_R_OBUF[3]_inst_i_99 (cicrle_datapath_n_32),
        .\VGA_R_OBUF[3]_inst_i_99_0 (cicrle_datapath_n_59),
        .\VGA_R_OBUF[3]_inst_i_99_1 (cicrle_datapath_n_77),
        .\VGA_R_OBUF[3]_inst_i_99_2 (cicrle_datapath_n_81),
        .VGA_VS_OBUF(VGA_VS_OBUF),
        .color_out(color_out),
        .qs_reg(core_inst_n_34),
        .qs_reg_0({core_inst_n_35,core_inst_n_36,core_inst_n_37}),
        .ram_reg_0_63_0_2_i_13(core_inst_n_15),
        .ram_reg_0_63_0_2_i_16(core_inst_n_10),
        .ram_reg_0_63_0_2_i_16_0(core_inst_n_11),
        .ram_reg_0_63_0_2_i_16_1(core_inst_n_13),
        .ram_reg_0_63_0_2_i_16_10(core_inst_n_27),
        .ram_reg_0_63_0_2_i_16_11(core_inst_n_28),
        .ram_reg_0_63_0_2_i_16_12(core_inst_n_29),
        .ram_reg_0_63_0_2_i_16_13(core_inst_n_30),
        .ram_reg_0_63_0_2_i_16_14(core_inst_n_31),
        .ram_reg_0_63_0_2_i_16_2(core_inst_n_14),
        .ram_reg_0_63_0_2_i_16_3(core_inst_n_19),
        .ram_reg_0_63_0_2_i_16_4(core_inst_n_21),
        .ram_reg_0_63_0_2_i_16_5(core_inst_n_22),
        .ram_reg_0_63_0_2_i_16_6(core_inst_n_23),
        .ram_reg_0_63_0_2_i_16_7(core_inst_n_24),
        .ram_reg_0_63_0_2_i_16_8(core_inst_n_25),
        .ram_reg_0_63_0_2_i_16_9(core_inst_n_26),
        .ram_reg_0_63_0_2_i_28(reg_yB_reg),
        .ram_reg_0_63_0_2_i_28_0(reg_d3[0]),
        .ram_reg_18432_18495_0_2(controlpath_inst_n_64),
        .ram_reg_18432_18495_0_2_0(cicrle_datapath_n_336),
        .ram_reg_18432_18495_0_2_1(cicrle_datapath_n_328),
        .ram_reg_64_127_0_2_i_2(core_inst_n_3),
        .ram_reg_64_127_0_2_i_2_0(core_inst_n_4),
        .ram_reg_64_127_0_2_i_2_1(core_inst_n_5),
        .ram_reg_64_127_0_2_i_2_10(core_inst_n_20),
        .ram_reg_64_127_0_2_i_2_11(cicrle_datapath_n_327),
        .ram_reg_64_127_0_2_i_2_12(cicrle_datapath_n_347),
        .ram_reg_64_127_0_2_i_2_13(cicrle_datapath_n_335),
        .ram_reg_64_127_0_2_i_2_14(cicrle_datapath_n_326),
        .ram_reg_64_127_0_2_i_2_2(core_inst_n_6),
        .ram_reg_64_127_0_2_i_2_3(core_inst_n_7),
        .ram_reg_64_127_0_2_i_2_4(core_inst_n_8),
        .ram_reg_64_127_0_2_i_2_5(core_inst_n_9),
        .ram_reg_64_127_0_2_i_2_6(core_inst_n_12),
        .ram_reg_64_127_0_2_i_2_7(core_inst_n_16),
        .ram_reg_64_127_0_2_i_2_8(core_inst_n_17),
        .ram_reg_64_127_0_2_i_2_9(core_inst_n_18),
        .ram_reg_7680_7743_0_2_i_1(write_address),
        .reset0(reset0),
        .sel0(sel0[2]),
        .x_line(x_line[7:5]),
        .y_line(y_line[0]));
  (* DEBUG_PORT_clk = "" *) 
  (* IS_DEBUG_CORE *) 
  dbg_hub_CV dbg_hub
       (.clk(CLK100MHZ_IBUF_BUFG),
        .sl_iport0_o(sl_iport0_o_0),
        .sl_oport0_i(sl_oport0_i_0));
  d_flipflop_1 line_press
       (.BTNL_IBUF(BTNL_IBUF),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .line_ff(line_ff),
        .reset0(reset0));
  lineclear_algo lineclear_datapath
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .Q(current_state),
        .enY(enY),
        .qs_reg(lineclear_datapath_n_15),
        .qs_reg_0(lineclear_datapath_n_16),
        .qs_reg_1(controlpath_inst_n_19),
        .qs_reg_2(controlpath_inst_n_63),
        .x_count_reset(x_count_reset),
        .x_line(x_line),
        .y_line(y_line),
        .y_line__0(y_line__0));
  (* DEBUG_PORT_clk = "n:CLK100MHZ_IBUF_BUFG" *) 
  (* DEBUG_PORT_probe0 = "n:current_state[2],n:current_state[1],n:current_state[0]" *) 
  (* DEBUG_PORT_probe1 = "n:x_line[7],n:x_line[6],n:x_line[5],n:x_line[4],n:x_line[3],n:x_line[2],n:x_line[1],n:x_line[0]" *) 
  (* DEBUG_PORT_probe10 = "n:xB_yB_comp0" *) 
  (* DEBUG_PORT_probe11 = "n:lineclear_datapath/enY" *) 
  (* DEBUG_PORT_probe12 = "n:lineclear_datapath/x_count_reset" *) 
  (* DEBUG_PORT_probe2 = "n:y_line[2],n:y_line[1],n:y_line[0]" *) 
  (* DEBUG_PORT_probe3 = "n:y_line__0[6],n:y_line__0[5],n:y_line__0[4],n:y_line__0[3]" *) 
  (* DEBUG_PORT_probe4 = "n:controlpath_inst/next_state[2],n:controlpath_inst/next_state[1],n:controlpath_inst/next_state[0]" *) 
  (* DEBUG_PORT_probe5 = "n:controlpath_inst/BTNC_IBUF" *) 
  (* DEBUG_PORT_probe6 = "n:controlpath_inst/BTNL_IBUF" *) 
  (* DEBUG_PORT_probe7 = "n:controlpath_inst/BTNR_IBUF" *) 
  (* DEBUG_PORT_probe8 = "n:CLK100MHZ_IBUF" *) 
  (* DEBUG_PORT_probe9 = "n:plot" *) 
  (* IS_DEBUG_CORE *) 
  u_ila_0_CV u_ila_0
       (.SL_IPORT_I(sl_iport0_o_0),
        .SL_OPORT_O(sl_oport0_i_0),
        .clk(CLK100MHZ_IBUF_BUFG),
        .probe0({current_state[0],current_state[1],current_state[2]}),
        .probe1({x_line[0],x_line[1],x_line[2],x_line[3],x_line[4],x_line[5],x_line[6],x_line[7]}),
        .probe10(xB_yB_comp0),
        .probe11(enY),
        .probe12(x_count_reset),
        .probe2({y_line[0],y_line[1],y_line[2]}),
        .probe3({y_line__0[3],y_line__0[4],y_line__0[5],y_line__0[6]}),
        .probe4({\u_ila_0_next_state[0] ,\u_ila_0_next_state[1] ,\u_ila_0_next_state[2] }),
        .probe5(BTNC_IBUF),
        .probe6(BTNL_IBUF),
        .probe7(BTNR_IBUF),
        .probe8(CLK100MHZ_IBUF),
        .probe9(plot));
endmodule

module bresenham_algo
   (qs_reg,
    Q,
    CO,
    sel0,
    enC_ff,
    \FSM_sequential_current_state_reg[1] ,
    write_address,
    \FSM_sequential_current_state_reg[1]_0 ,
    \FSM_sequential_current_state_reg[1]_1 ,
    \FSM_sequential_current_state_reg[1]_2 ,
    \FSM_sequential_current_state_reg[1]_3 ,
    \FSM_sequential_current_state_reg[1]_4 ,
    \FSM_sequential_current_state_reg[1]_5 ,
    \FSM_sequential_current_state_reg[1]_6 ,
    \FSM_sequential_current_state_reg[1]_7 ,
    \FSM_sequential_current_state_reg[1]_8 ,
    \FSM_sequential_current_state_reg[1]_9 ,
    \FSM_sequential_current_state_reg[1]_10 ,
    \FSM_sequential_current_state_reg[1]_11 ,
    \FSM_sequential_current_state_reg[1]_12 ,
    \FSM_sequential_current_state_reg[1]_13 ,
    \FSM_sequential_current_state_reg[0] ,
    \FSM_sequential_current_state_reg[1]_14 ,
    \FSM_sequential_current_state_reg[0]_0 ,
    \FSM_sequential_current_state_reg[1]_15 ,
    \FSM_sequential_current_state_reg[1]_16 ,
    \FSM_sequential_current_state_reg[1]_17 ,
    \FSM_sequential_current_state_reg[1]_18 ,
    \FSM_sequential_current_state_reg[1]_19 ,
    \FSM_sequential_current_state_reg[1]_20 ,
    \FSM_sequential_current_state_reg[1]_21 ,
    \FSM_sequential_current_state_reg[1]_22 ,
    \FSM_sequential_current_state_reg[0]_1 ,
    \FSM_sequential_current_state_reg[0]_2 ,
    \FSM_sequential_current_state_reg[0]_3 ,
    \FSM_sequential_current_state_reg[0]_4 ,
    \FSM_sequential_current_state_reg[1]_23 ,
    \FSM_sequential_current_state_reg[1]_24 ,
    \FSM_sequential_current_state_reg[1]_25 ,
    \FSM_sequential_current_state_reg[1]_26 ,
    \FSM_sequential_current_state_reg[1]_27 ,
    \FSM_sequential_current_state_reg[1]_28 ,
    \FSM_sequential_current_state_reg[1]_29 ,
    \FSM_sequential_current_state_reg[1]_30 ,
    \FSM_sequential_current_state_reg[1]_31 ,
    \FSM_sequential_current_state_reg[1]_32 ,
    \FSM_sequential_current_state_reg[1]_33 ,
    \FSM_sequential_current_state_reg[0]_5 ,
    \FSM_sequential_current_state_reg[1]_34 ,
    \FSM_sequential_current_state_reg[0]_6 ,
    \FSM_sequential_current_state_reg[0]_7 ,
    \FSM_sequential_current_state_reg[1]_35 ,
    \FSM_sequential_current_state_reg[1]_36 ,
    \FSM_sequential_current_state_reg[1]_37 ,
    \FSM_sequential_current_state_reg[1]_38 ,
    \FSM_sequential_current_state_reg[1]_39 ,
    \FSM_sequential_current_state_reg[1]_40 ,
    \FSM_sequential_current_state_reg[1]_41 ,
    \FSM_sequential_current_state_reg[1]_42 ,
    \FSM_sequential_current_state_reg[1]_43 ,
    \FSM_sequential_current_state_reg[1]_44 ,
    \FSM_sequential_current_state_reg[1]_45 ,
    \FSM_sequential_current_state_reg[1]_46 ,
    \FSM_sequential_current_state_reg[1]_47 ,
    \FSM_sequential_current_state_reg[1]_48 ,
    \FSM_sequential_current_state_reg[0]_8 ,
    \FSM_sequential_current_state_reg[0]_9 ,
    \FSM_sequential_current_state_reg[0]_10 ,
    \FSM_sequential_current_state_reg[0]_11 ,
    \FSM_sequential_current_state_reg[1]_49 ,
    \FSM_sequential_current_state_reg[1]_50 ,
    \FSM_sequential_current_state_reg[1]_51 ,
    \FSM_sequential_current_state_reg[1]_52 ,
    \FSM_sequential_current_state_reg[1]_53 ,
    \FSM_sequential_current_state_reg[1]_54 ,
    \FSM_sequential_current_state_reg[1]_55 ,
    \FSM_sequential_current_state_reg[1]_56 ,
    \FSM_sequential_current_state_reg[1]_57 ,
    \FSM_sequential_current_state_reg[1]_58 ,
    \FSM_sequential_current_state_reg[1]_59 ,
    \FSM_sequential_current_state_reg[1]_60 ,
    \FSM_sequential_current_state_reg[1]_61 ,
    \FSM_sequential_current_state_reg[1]_62 ,
    \FSM_sequential_current_state_reg[1]_63 ,
    \FSM_sequential_current_state_reg[1]_64 ,
    \FSM_sequential_current_state_reg[1]_65 ,
    \FSM_sequential_current_state_reg[1]_66 ,
    \FSM_sequential_current_state_reg[1]_67 ,
    \FSM_sequential_current_state_reg[1]_68 ,
    \FSM_sequential_current_state_reg[1]_69 ,
    \FSM_sequential_current_state_reg[1]_70 ,
    \FSM_sequential_current_state_reg[1]_71 ,
    \FSM_sequential_current_state_reg[1]_72 ,
    \FSM_sequential_current_state_reg[1]_73 ,
    \FSM_sequential_current_state_reg[1]_74 ,
    \FSM_sequential_current_state_reg[1]_75 ,
    \FSM_sequential_current_state_reg[1]_76 ,
    \FSM_sequential_current_state_reg[0]_12 ,
    \FSM_sequential_current_state_reg[1]_77 ,
    \FSM_sequential_current_state_reg[0]_13 ,
    \FSM_sequential_current_state_reg[1]_78 ,
    \FSM_sequential_current_state_reg[1]_79 ,
    \FSM_sequential_current_state_reg[0]_14 ,
    \FSM_sequential_current_state_reg[1]_80 ,
    \FSM_sequential_current_state_reg[0]_15 ,
    \FSM_sequential_current_state_reg[0]_16 ,
    \FSM_sequential_current_state_reg[1]_81 ,
    \FSM_sequential_current_state_reg[1]_82 ,
    \FSM_sequential_current_state_reg[0]_17 ,
    \FSM_sequential_current_state_reg[0]_18 ,
    \FSM_sequential_current_state_reg[1]_83 ,
    \FSM_sequential_current_state_reg[0]_19 ,
    \FSM_sequential_current_state_reg[1]_84 ,
    \FSM_sequential_current_state_reg[0]_20 ,
    \FSM_sequential_current_state_reg[0]_21 ,
    \FSM_sequential_current_state_reg[1]_85 ,
    \FSM_sequential_current_state_reg[1]_86 ,
    \FSM_sequential_current_state_reg[1]_87 ,
    \FSM_sequential_current_state_reg[1]_88 ,
    \FSM_sequential_current_state_reg[1]_89 ,
    \FSM_sequential_current_state_reg[1]_90 ,
    \FSM_sequential_current_state_reg[1]_91 ,
    \FSM_sequential_current_state_reg[1]_92 ,
    \FSM_sequential_current_state_reg[1]_93 ,
    \FSM_sequential_current_state_reg[1]_94 ,
    \FSM_sequential_current_state_reg[1]_95 ,
    \FSM_sequential_current_state_reg[0]_22 ,
    \FSM_sequential_current_state_reg[0]_23 ,
    \FSM_sequential_current_state_reg[1]_96 ,
    \FSM_sequential_current_state_reg[0]_24 ,
    \FSM_sequential_current_state_reg[1]_97 ,
    \FSM_sequential_current_state_reg[1]_98 ,
    \FSM_sequential_current_state_reg[0]_25 ,
    \FSM_sequential_current_state_reg[1]_99 ,
    \FSM_sequential_current_state_reg[1]_100 ,
    \FSM_sequential_current_state_reg[1]_101 ,
    \FSM_sequential_current_state_reg[0]_26 ,
    \FSM_sequential_current_state_reg[1]_102 ,
    \FSM_sequential_current_state_reg[1]_103 ,
    \FSM_sequential_current_state_reg[1]_104 ,
    \FSM_sequential_current_state_reg[1]_105 ,
    \FSM_sequential_current_state_reg[1]_106 ,
    \FSM_sequential_current_state_reg[1]_107 ,
    \FSM_sequential_current_state_reg[0]_27 ,
    \FSM_sequential_current_state_reg[0]_28 ,
    \FSM_sequential_current_state_reg[1]_108 ,
    \FSM_sequential_current_state_reg[0]_29 ,
    \FSM_sequential_current_state_reg[1]_109 ,
    \FSM_sequential_current_state_reg[1]_110 ,
    \FSM_sequential_current_state_reg[0]_30 ,
    \FSM_sequential_current_state_reg[1]_111 ,
    \FSM_sequential_current_state_reg[1]_112 ,
    \FSM_sequential_current_state_reg[1]_113 ,
    \FSM_sequential_current_state_reg[1]_114 ,
    \FSM_sequential_current_state_reg[1]_115 ,
    \FSM_sequential_current_state_reg[0]_31 ,
    \FSM_sequential_current_state_reg[1]_116 ,
    \FSM_sequential_current_state_reg[0]_32 ,
    \FSM_sequential_current_state_reg[1]_117 ,
    \FSM_sequential_current_state_reg[1]_118 ,
    \FSM_sequential_current_state_reg[0]_33 ,
    \FSM_sequential_current_state_reg[1]_119 ,
    \FSM_sequential_current_state_reg[1]_120 ,
    \FSM_sequential_current_state_reg[1]_121 ,
    \FSM_sequential_current_state_reg[1]_122 ,
    \FSM_sequential_current_state_reg[1]_123 ,
    \FSM_sequential_current_state_reg[1]_124 ,
    \FSM_sequential_current_state_reg[1]_125 ,
    \FSM_sequential_current_state_reg[1]_126 ,
    \FSM_sequential_current_state_reg[1]_127 ,
    \FSM_sequential_current_state_reg[1]_128 ,
    \FSM_sequential_current_state_reg[0]_34 ,
    \FSM_sequential_current_state_reg[1]_129 ,
    \FSM_sequential_current_state_reg[1]_130 ,
    \FSM_sequential_current_state_reg[0]_35 ,
    \FSM_sequential_current_state_reg[1]_131 ,
    \FSM_sequential_current_state_reg[1]_132 ,
    \FSM_sequential_current_state_reg[1]_133 ,
    \FSM_sequential_current_state_reg[1]_134 ,
    \FSM_sequential_current_state_reg[1]_135 ,
    \FSM_sequential_current_state_reg[1]_136 ,
    \FSM_sequential_current_state_reg[1]_137 ,
    \FSM_sequential_current_state_reg[1]_138 ,
    \FSM_sequential_current_state_reg[1]_139 ,
    \FSM_sequential_current_state_reg[1]_140 ,
    \FSM_sequential_current_state_reg[1]_141 ,
    \FSM_sequential_current_state_reg[1]_142 ,
    \FSM_sequential_current_state_reg[1]_143 ,
    \FSM_sequential_current_state_reg[1]_144 ,
    \FSM_sequential_current_state_reg[1]_145 ,
    \FSM_sequential_current_state_reg[1]_146 ,
    \FSM_sequential_current_state_reg[1]_147 ,
    \FSM_sequential_current_state_reg[1]_148 ,
    \FSM_sequential_current_state_reg[1]_149 ,
    \FSM_sequential_current_state_reg[1]_150 ,
    \FSM_sequential_current_state_reg[1]_151 ,
    \FSM_sequential_current_state_reg[1]_152 ,
    \FSM_sequential_current_state_reg[1]_153 ,
    \FSM_sequential_current_state_reg[1]_154 ,
    \FSM_sequential_current_state_reg[1]_155 ,
    \FSM_sequential_current_state_reg[1]_156 ,
    \FSM_sequential_current_state_reg[1]_157 ,
    \FSM_sequential_current_state_reg[1]_158 ,
    \FSM_sequential_current_state_reg[1]_159 ,
    \FSM_sequential_current_state_reg[1]_160 ,
    \FSM_sequential_current_state_reg[1]_161 ,
    \FSM_sequential_current_state_reg[1]_162 ,
    \FSM_sequential_current_state_reg[1]_163 ,
    \FSM_sequential_current_state_reg[1]_164 ,
    \FSM_sequential_current_state_reg[1]_165 ,
    \FSM_sequential_current_state_reg[1]_166 ,
    \FSM_sequential_current_state_reg[1]_167 ,
    \FSM_sequential_current_state_reg[1]_168 ,
    \FSM_sequential_current_state_reg[1]_169 ,
    \FSM_sequential_current_state_reg[1]_170 ,
    \FSM_sequential_current_state_reg[1]_171 ,
    \FSM_sequential_current_state_reg[1]_172 ,
    \FSM_sequential_current_state_reg[1]_173 ,
    \FSM_sequential_current_state_reg[1]_174 ,
    \FSM_sequential_current_state_reg[1]_175 ,
    \FSM_sequential_current_state_reg[1]_176 ,
    \FSM_sequential_current_state_reg[1]_177 ,
    \FSM_sequential_current_state_reg[1]_178 ,
    \FSM_sequential_current_state_reg[1]_179 ,
    \FSM_sequential_current_state_reg[1]_180 ,
    \FSM_sequential_current_state_reg[1]_181 ,
    \FSM_sequential_current_state_reg[1]_182 ,
    \FSM_sequential_current_state_reg[1]_183 ,
    \FSM_sequential_current_state_reg[1]_184 ,
    \FSM_sequential_current_state_reg[1]_185 ,
    \FSM_sequential_current_state_reg[1]_186 ,
    \FSM_sequential_current_state_reg[1]_187 ,
    \FSM_sequential_current_state_reg[1]_188 ,
    \FSM_sequential_current_state_reg[1]_189 ,
    \FSM_sequential_current_state_reg[1]_190 ,
    \FSM_sequential_current_state_reg[1]_191 ,
    \FSM_sequential_current_state_reg[1]_192 ,
    \FSM_sequential_current_state_reg[1]_193 ,
    \FSM_sequential_current_state_reg[1]_194 ,
    \FSM_sequential_current_state_reg[1]_195 ,
    \FSM_sequential_current_state_reg[1]_196 ,
    \FSM_sequential_current_state_reg[1]_197 ,
    \FSM_sequential_current_state_reg[1]_198 ,
    \FSM_sequential_current_state_reg[1]_199 ,
    \FSM_sequential_current_state_reg[1]_200 ,
    \FSM_sequential_current_state_reg[1]_201 ,
    \FSM_sequential_current_state_reg[1]_202 ,
    \FSM_sequential_current_state_reg[1]_203 ,
    \FSM_sequential_current_state_reg[1]_204 ,
    \FSM_sequential_current_state_reg[1]_205 ,
    \FSM_sequential_current_state_reg[1]_206 ,
    \FSM_sequential_current_state_reg[1]_207 ,
    \FSM_sequential_current_state_reg[1]_208 ,
    \FSM_sequential_current_state_reg[1]_209 ,
    \FSM_sequential_current_state_reg[1]_210 ,
    \FSM_sequential_current_state_reg[1]_211 ,
    \FSM_sequential_current_state_reg[1]_212 ,
    \FSM_sequential_current_state_reg[1]_213 ,
    \FSM_sequential_current_state_reg[0]_36 ,
    \FSM_sequential_current_state_reg[1]_214 ,
    \FSM_sequential_current_state_reg[1]_215 ,
    \FSM_sequential_current_state_reg[1]_216 ,
    \FSM_sequential_current_state_reg[1]_217 ,
    \FSM_sequential_current_state_reg[1]_218 ,
    \FSM_sequential_current_state_reg[1]_219 ,
    \FSM_sequential_current_state_reg[1]_220 ,
    \FSM_sequential_current_state_reg[1]_221 ,
    \FSM_sequential_current_state_reg[1]_222 ,
    \FSM_sequential_current_state_reg[1]_223 ,
    \FSM_sequential_current_state_reg[1]_224 ,
    \FSM_sequential_current_state_reg[1]_225 ,
    \FSM_sequential_current_state_reg[1]_226 ,
    \FSM_sequential_current_state_reg[1]_227 ,
    \FSM_sequential_current_state_reg[0]_37 ,
    \FSM_sequential_current_state_reg[1]_228 ,
    \FSM_sequential_current_state_reg[1]_229 ,
    \FSM_sequential_current_state_reg[1]_230 ,
    \FSM_sequential_current_state_reg[1]_231 ,
    \FSM_sequential_current_state_reg[0]_38 ,
    \FSM_sequential_current_state_reg[1]_232 ,
    \FSM_sequential_current_state_reg[1]_233 ,
    \FSM_sequential_current_state_reg[1]_234 ,
    \FSM_sequential_current_state_reg[1]_235 ,
    \FSM_sequential_current_state_reg[1]_236 ,
    \FSM_sequential_current_state_reg[1]_237 ,
    \FSM_sequential_current_state_reg[0]_39 ,
    \FSM_sequential_current_state_reg[0]_40 ,
    \FSM_sequential_current_state_reg[0]_41 ,
    \FSM_sequential_current_state_reg[0]_42 ,
    \FSM_sequential_current_state_reg[0]_43 ,
    \FSM_sequential_current_state_reg[0]_44 ,
    \FSM_sequential_current_state_reg[1]_238 ,
    \FSM_sequential_current_state_reg[1]_239 ,
    \FSM_sequential_current_state_reg[1]_240 ,
    \FSM_sequential_current_state_reg[1]_241 ,
    \FSM_sequential_current_state_reg[0]_45 ,
    \FSM_sequential_current_state_reg[0]_46 ,
    \FSM_sequential_current_state_reg[0]_47 ,
    \FSM_sequential_current_state_reg[1]_242 ,
    \FSM_sequential_current_state_reg[0]_48 ,
    \FSM_sequential_current_state_reg[0]_49 ,
    \FSM_sequential_current_state_reg[0]_50 ,
    \FSM_sequential_current_state_reg[0]_51 ,
    \FSM_sequential_current_state_reg[0]_52 ,
    \FSM_sequential_current_state_reg[0]_53 ,
    \FSM_sequential_current_state_reg[0]_54 ,
    qs_reg_0,
    \SW[9] ,
    \reg_d_reg[9]_0 ,
    ADDRD,
    \reg_yB_reg[0]_0 ,
    B,
    qs_reg_1,
    qs_reg_2,
    \reg_yB_reg[3]_0 ,
    \reg_yB_reg[4]_0 ,
    \reg_yB_reg[4]_1 ,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    \reg_yB_reg[0]_1 ,
    qs_reg_6,
    qs_reg_7,
    qs_reg_8,
    qs_reg_9,
    qs_reg_10,
    qs_reg_11,
    qs_reg_12,
    qs_reg_13,
    qs_reg_14,
    qs_reg_15,
    qs_reg_16,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    qs_reg_17,
    qs_reg_18,
    qs_reg_19,
    qs_reg_20,
    ram_reg_19136_19199_0_2,
    ram_reg_15104_15167_0_2,
    ram_reg_7936_7999_0_2,
    ram_reg_3584_3647_0_2,
    plot,
    ram_reg_7680_7743_0_2,
    ram_reg_19072_19135_0_2,
    ram_reg_9088_9151_0_2,
    ram_reg_10432_10495_0_2,
    ram_reg_11776_11839_0_2,
    ram_reg_1792_1855_0_2,
    ram_reg_10560_10623_0_2,
    ram_reg_10624_10687_0_2,
    ram_reg_1792_1855_0_2_0,
    ram_reg_18816_18879_0_2,
    ram_reg_2944_3007_0_2,
    ram_reg_896_959_0_2,
    ram_reg_10816_10879_0_2,
    ram_reg_10880_10943_0_2,
    ram_reg_15104_15167_0_2_0,
    ram_reg_9600_9663_0_2,
    ram_reg_13824_13887_0_2,
    ram_reg_3136_3199_0_2,
    ram_reg_3200_3263_0_2,
    ram_reg_3584_3647_0_2_0,
    ram_reg_10816_10879_0_2_0,
    ram_reg_13568_13631_0_2,
    ram_reg_14464_14527_0_2,
    ram_reg_10432_10495_0_2_0,
    ram_reg_7040_7103_0_2,
    ram_reg_3328_3391_0_2,
    ram_reg_3840_3903_0_2,
    ram_reg_11008_11071_0_2,
    ram_reg_8640_8703_0_2,
    ram_reg_12992_13055_0_2,
    ram_reg_13184_13247_0_2,
    ram_reg_5888_5951_0_2,
    ram_reg_15872_15935_0_2,
    qs_reg_21,
    ram_reg_11392_11455_0_2,
    ram_reg_13568_13631_0_2_0,
    qs_reg_22,
    SW_IBUF,
    \reg_d_reg[5]_0 ,
    x_line,
    ram_reg_18368_18431_0_2,
    y_line__0,
    y_line,
    D,
    qs_reg_23,
    O,
    ram_reg_0_63_0_2_i_16,
    DI,
    S,
    ram_reg_1920_1983_0_2_i_3,
    E,
    \reg_yB_reg[7]_0 );
  output [1:0]qs_reg;
  output [0:0]Q;
  output [0:0]CO;
  output [2:0]sel0;
  output enC_ff;
  output \FSM_sequential_current_state_reg[1] ;
  output [8:0]write_address;
  output \FSM_sequential_current_state_reg[1]_0 ;
  output \FSM_sequential_current_state_reg[1]_1 ;
  output \FSM_sequential_current_state_reg[1]_2 ;
  output \FSM_sequential_current_state_reg[1]_3 ;
  output \FSM_sequential_current_state_reg[1]_4 ;
  output \FSM_sequential_current_state_reg[1]_5 ;
  output \FSM_sequential_current_state_reg[1]_6 ;
  output \FSM_sequential_current_state_reg[1]_7 ;
  output \FSM_sequential_current_state_reg[1]_8 ;
  output \FSM_sequential_current_state_reg[1]_9 ;
  output \FSM_sequential_current_state_reg[1]_10 ;
  output \FSM_sequential_current_state_reg[1]_11 ;
  output \FSM_sequential_current_state_reg[1]_12 ;
  output \FSM_sequential_current_state_reg[1]_13 ;
  output \FSM_sequential_current_state_reg[0] ;
  output \FSM_sequential_current_state_reg[1]_14 ;
  output \FSM_sequential_current_state_reg[0]_0 ;
  output \FSM_sequential_current_state_reg[1]_15 ;
  output \FSM_sequential_current_state_reg[1]_16 ;
  output \FSM_sequential_current_state_reg[1]_17 ;
  output \FSM_sequential_current_state_reg[1]_18 ;
  output \FSM_sequential_current_state_reg[1]_19 ;
  output \FSM_sequential_current_state_reg[1]_20 ;
  output \FSM_sequential_current_state_reg[1]_21 ;
  output \FSM_sequential_current_state_reg[1]_22 ;
  output \FSM_sequential_current_state_reg[0]_1 ;
  output \FSM_sequential_current_state_reg[0]_2 ;
  output \FSM_sequential_current_state_reg[0]_3 ;
  output \FSM_sequential_current_state_reg[0]_4 ;
  output \FSM_sequential_current_state_reg[1]_23 ;
  output \FSM_sequential_current_state_reg[1]_24 ;
  output \FSM_sequential_current_state_reg[1]_25 ;
  output \FSM_sequential_current_state_reg[1]_26 ;
  output \FSM_sequential_current_state_reg[1]_27 ;
  output \FSM_sequential_current_state_reg[1]_28 ;
  output \FSM_sequential_current_state_reg[1]_29 ;
  output \FSM_sequential_current_state_reg[1]_30 ;
  output \FSM_sequential_current_state_reg[1]_31 ;
  output \FSM_sequential_current_state_reg[1]_32 ;
  output \FSM_sequential_current_state_reg[1]_33 ;
  output \FSM_sequential_current_state_reg[0]_5 ;
  output \FSM_sequential_current_state_reg[1]_34 ;
  output \FSM_sequential_current_state_reg[0]_6 ;
  output \FSM_sequential_current_state_reg[0]_7 ;
  output \FSM_sequential_current_state_reg[1]_35 ;
  output \FSM_sequential_current_state_reg[1]_36 ;
  output \FSM_sequential_current_state_reg[1]_37 ;
  output \FSM_sequential_current_state_reg[1]_38 ;
  output \FSM_sequential_current_state_reg[1]_39 ;
  output \FSM_sequential_current_state_reg[1]_40 ;
  output \FSM_sequential_current_state_reg[1]_41 ;
  output \FSM_sequential_current_state_reg[1]_42 ;
  output \FSM_sequential_current_state_reg[1]_43 ;
  output \FSM_sequential_current_state_reg[1]_44 ;
  output \FSM_sequential_current_state_reg[1]_45 ;
  output \FSM_sequential_current_state_reg[1]_46 ;
  output \FSM_sequential_current_state_reg[1]_47 ;
  output \FSM_sequential_current_state_reg[1]_48 ;
  output \FSM_sequential_current_state_reg[0]_8 ;
  output \FSM_sequential_current_state_reg[0]_9 ;
  output \FSM_sequential_current_state_reg[0]_10 ;
  output \FSM_sequential_current_state_reg[0]_11 ;
  output \FSM_sequential_current_state_reg[1]_49 ;
  output \FSM_sequential_current_state_reg[1]_50 ;
  output \FSM_sequential_current_state_reg[1]_51 ;
  output \FSM_sequential_current_state_reg[1]_52 ;
  output \FSM_sequential_current_state_reg[1]_53 ;
  output \FSM_sequential_current_state_reg[1]_54 ;
  output \FSM_sequential_current_state_reg[1]_55 ;
  output \FSM_sequential_current_state_reg[1]_56 ;
  output \FSM_sequential_current_state_reg[1]_57 ;
  output \FSM_sequential_current_state_reg[1]_58 ;
  output \FSM_sequential_current_state_reg[1]_59 ;
  output \FSM_sequential_current_state_reg[1]_60 ;
  output \FSM_sequential_current_state_reg[1]_61 ;
  output \FSM_sequential_current_state_reg[1]_62 ;
  output \FSM_sequential_current_state_reg[1]_63 ;
  output \FSM_sequential_current_state_reg[1]_64 ;
  output \FSM_sequential_current_state_reg[1]_65 ;
  output \FSM_sequential_current_state_reg[1]_66 ;
  output \FSM_sequential_current_state_reg[1]_67 ;
  output \FSM_sequential_current_state_reg[1]_68 ;
  output \FSM_sequential_current_state_reg[1]_69 ;
  output \FSM_sequential_current_state_reg[1]_70 ;
  output \FSM_sequential_current_state_reg[1]_71 ;
  output \FSM_sequential_current_state_reg[1]_72 ;
  output \FSM_sequential_current_state_reg[1]_73 ;
  output \FSM_sequential_current_state_reg[1]_74 ;
  output \FSM_sequential_current_state_reg[1]_75 ;
  output \FSM_sequential_current_state_reg[1]_76 ;
  output \FSM_sequential_current_state_reg[0]_12 ;
  output \FSM_sequential_current_state_reg[1]_77 ;
  output \FSM_sequential_current_state_reg[0]_13 ;
  output \FSM_sequential_current_state_reg[1]_78 ;
  output \FSM_sequential_current_state_reg[1]_79 ;
  output \FSM_sequential_current_state_reg[0]_14 ;
  output \FSM_sequential_current_state_reg[1]_80 ;
  output \FSM_sequential_current_state_reg[0]_15 ;
  output \FSM_sequential_current_state_reg[0]_16 ;
  output \FSM_sequential_current_state_reg[1]_81 ;
  output \FSM_sequential_current_state_reg[1]_82 ;
  output \FSM_sequential_current_state_reg[0]_17 ;
  output \FSM_sequential_current_state_reg[0]_18 ;
  output \FSM_sequential_current_state_reg[1]_83 ;
  output \FSM_sequential_current_state_reg[0]_19 ;
  output \FSM_sequential_current_state_reg[1]_84 ;
  output \FSM_sequential_current_state_reg[0]_20 ;
  output \FSM_sequential_current_state_reg[0]_21 ;
  output \FSM_sequential_current_state_reg[1]_85 ;
  output \FSM_sequential_current_state_reg[1]_86 ;
  output \FSM_sequential_current_state_reg[1]_87 ;
  output \FSM_sequential_current_state_reg[1]_88 ;
  output \FSM_sequential_current_state_reg[1]_89 ;
  output \FSM_sequential_current_state_reg[1]_90 ;
  output \FSM_sequential_current_state_reg[1]_91 ;
  output \FSM_sequential_current_state_reg[1]_92 ;
  output \FSM_sequential_current_state_reg[1]_93 ;
  output \FSM_sequential_current_state_reg[1]_94 ;
  output \FSM_sequential_current_state_reg[1]_95 ;
  output \FSM_sequential_current_state_reg[0]_22 ;
  output \FSM_sequential_current_state_reg[0]_23 ;
  output \FSM_sequential_current_state_reg[1]_96 ;
  output \FSM_sequential_current_state_reg[0]_24 ;
  output \FSM_sequential_current_state_reg[1]_97 ;
  output \FSM_sequential_current_state_reg[1]_98 ;
  output \FSM_sequential_current_state_reg[0]_25 ;
  output \FSM_sequential_current_state_reg[1]_99 ;
  output \FSM_sequential_current_state_reg[1]_100 ;
  output \FSM_sequential_current_state_reg[1]_101 ;
  output \FSM_sequential_current_state_reg[0]_26 ;
  output \FSM_sequential_current_state_reg[1]_102 ;
  output \FSM_sequential_current_state_reg[1]_103 ;
  output \FSM_sequential_current_state_reg[1]_104 ;
  output \FSM_sequential_current_state_reg[1]_105 ;
  output \FSM_sequential_current_state_reg[1]_106 ;
  output \FSM_sequential_current_state_reg[1]_107 ;
  output \FSM_sequential_current_state_reg[0]_27 ;
  output \FSM_sequential_current_state_reg[0]_28 ;
  output \FSM_sequential_current_state_reg[1]_108 ;
  output \FSM_sequential_current_state_reg[0]_29 ;
  output \FSM_sequential_current_state_reg[1]_109 ;
  output \FSM_sequential_current_state_reg[1]_110 ;
  output \FSM_sequential_current_state_reg[0]_30 ;
  output \FSM_sequential_current_state_reg[1]_111 ;
  output \FSM_sequential_current_state_reg[1]_112 ;
  output \FSM_sequential_current_state_reg[1]_113 ;
  output \FSM_sequential_current_state_reg[1]_114 ;
  output \FSM_sequential_current_state_reg[1]_115 ;
  output \FSM_sequential_current_state_reg[0]_31 ;
  output \FSM_sequential_current_state_reg[1]_116 ;
  output \FSM_sequential_current_state_reg[0]_32 ;
  output \FSM_sequential_current_state_reg[1]_117 ;
  output \FSM_sequential_current_state_reg[1]_118 ;
  output \FSM_sequential_current_state_reg[0]_33 ;
  output \FSM_sequential_current_state_reg[1]_119 ;
  output \FSM_sequential_current_state_reg[1]_120 ;
  output \FSM_sequential_current_state_reg[1]_121 ;
  output \FSM_sequential_current_state_reg[1]_122 ;
  output \FSM_sequential_current_state_reg[1]_123 ;
  output \FSM_sequential_current_state_reg[1]_124 ;
  output \FSM_sequential_current_state_reg[1]_125 ;
  output \FSM_sequential_current_state_reg[1]_126 ;
  output \FSM_sequential_current_state_reg[1]_127 ;
  output \FSM_sequential_current_state_reg[1]_128 ;
  output \FSM_sequential_current_state_reg[0]_34 ;
  output \FSM_sequential_current_state_reg[1]_129 ;
  output \FSM_sequential_current_state_reg[1]_130 ;
  output \FSM_sequential_current_state_reg[0]_35 ;
  output \FSM_sequential_current_state_reg[1]_131 ;
  output \FSM_sequential_current_state_reg[1]_132 ;
  output \FSM_sequential_current_state_reg[1]_133 ;
  output \FSM_sequential_current_state_reg[1]_134 ;
  output \FSM_sequential_current_state_reg[1]_135 ;
  output \FSM_sequential_current_state_reg[1]_136 ;
  output \FSM_sequential_current_state_reg[1]_137 ;
  output \FSM_sequential_current_state_reg[1]_138 ;
  output \FSM_sequential_current_state_reg[1]_139 ;
  output \FSM_sequential_current_state_reg[1]_140 ;
  output \FSM_sequential_current_state_reg[1]_141 ;
  output \FSM_sequential_current_state_reg[1]_142 ;
  output \FSM_sequential_current_state_reg[1]_143 ;
  output \FSM_sequential_current_state_reg[1]_144 ;
  output \FSM_sequential_current_state_reg[1]_145 ;
  output \FSM_sequential_current_state_reg[1]_146 ;
  output \FSM_sequential_current_state_reg[1]_147 ;
  output \FSM_sequential_current_state_reg[1]_148 ;
  output \FSM_sequential_current_state_reg[1]_149 ;
  output \FSM_sequential_current_state_reg[1]_150 ;
  output \FSM_sequential_current_state_reg[1]_151 ;
  output \FSM_sequential_current_state_reg[1]_152 ;
  output \FSM_sequential_current_state_reg[1]_153 ;
  output \FSM_sequential_current_state_reg[1]_154 ;
  output \FSM_sequential_current_state_reg[1]_155 ;
  output \FSM_sequential_current_state_reg[1]_156 ;
  output \FSM_sequential_current_state_reg[1]_157 ;
  output \FSM_sequential_current_state_reg[1]_158 ;
  output \FSM_sequential_current_state_reg[1]_159 ;
  output \FSM_sequential_current_state_reg[1]_160 ;
  output \FSM_sequential_current_state_reg[1]_161 ;
  output \FSM_sequential_current_state_reg[1]_162 ;
  output \FSM_sequential_current_state_reg[1]_163 ;
  output \FSM_sequential_current_state_reg[1]_164 ;
  output \FSM_sequential_current_state_reg[1]_165 ;
  output \FSM_sequential_current_state_reg[1]_166 ;
  output \FSM_sequential_current_state_reg[1]_167 ;
  output \FSM_sequential_current_state_reg[1]_168 ;
  output \FSM_sequential_current_state_reg[1]_169 ;
  output \FSM_sequential_current_state_reg[1]_170 ;
  output \FSM_sequential_current_state_reg[1]_171 ;
  output \FSM_sequential_current_state_reg[1]_172 ;
  output \FSM_sequential_current_state_reg[1]_173 ;
  output \FSM_sequential_current_state_reg[1]_174 ;
  output \FSM_sequential_current_state_reg[1]_175 ;
  output \FSM_sequential_current_state_reg[1]_176 ;
  output \FSM_sequential_current_state_reg[1]_177 ;
  output \FSM_sequential_current_state_reg[1]_178 ;
  output \FSM_sequential_current_state_reg[1]_179 ;
  output \FSM_sequential_current_state_reg[1]_180 ;
  output \FSM_sequential_current_state_reg[1]_181 ;
  output \FSM_sequential_current_state_reg[1]_182 ;
  output \FSM_sequential_current_state_reg[1]_183 ;
  output \FSM_sequential_current_state_reg[1]_184 ;
  output \FSM_sequential_current_state_reg[1]_185 ;
  output \FSM_sequential_current_state_reg[1]_186 ;
  output \FSM_sequential_current_state_reg[1]_187 ;
  output \FSM_sequential_current_state_reg[1]_188 ;
  output \FSM_sequential_current_state_reg[1]_189 ;
  output \FSM_sequential_current_state_reg[1]_190 ;
  output \FSM_sequential_current_state_reg[1]_191 ;
  output \FSM_sequential_current_state_reg[1]_192 ;
  output \FSM_sequential_current_state_reg[1]_193 ;
  output \FSM_sequential_current_state_reg[1]_194 ;
  output \FSM_sequential_current_state_reg[1]_195 ;
  output \FSM_sequential_current_state_reg[1]_196 ;
  output \FSM_sequential_current_state_reg[1]_197 ;
  output \FSM_sequential_current_state_reg[1]_198 ;
  output \FSM_sequential_current_state_reg[1]_199 ;
  output \FSM_sequential_current_state_reg[1]_200 ;
  output \FSM_sequential_current_state_reg[1]_201 ;
  output \FSM_sequential_current_state_reg[1]_202 ;
  output \FSM_sequential_current_state_reg[1]_203 ;
  output \FSM_sequential_current_state_reg[1]_204 ;
  output \FSM_sequential_current_state_reg[1]_205 ;
  output \FSM_sequential_current_state_reg[1]_206 ;
  output \FSM_sequential_current_state_reg[1]_207 ;
  output \FSM_sequential_current_state_reg[1]_208 ;
  output \FSM_sequential_current_state_reg[1]_209 ;
  output \FSM_sequential_current_state_reg[1]_210 ;
  output \FSM_sequential_current_state_reg[1]_211 ;
  output \FSM_sequential_current_state_reg[1]_212 ;
  output \FSM_sequential_current_state_reg[1]_213 ;
  output \FSM_sequential_current_state_reg[0]_36 ;
  output \FSM_sequential_current_state_reg[1]_214 ;
  output \FSM_sequential_current_state_reg[1]_215 ;
  output \FSM_sequential_current_state_reg[1]_216 ;
  output \FSM_sequential_current_state_reg[1]_217 ;
  output \FSM_sequential_current_state_reg[1]_218 ;
  output \FSM_sequential_current_state_reg[1]_219 ;
  output \FSM_sequential_current_state_reg[1]_220 ;
  output \FSM_sequential_current_state_reg[1]_221 ;
  output \FSM_sequential_current_state_reg[1]_222 ;
  output \FSM_sequential_current_state_reg[1]_223 ;
  output \FSM_sequential_current_state_reg[1]_224 ;
  output \FSM_sequential_current_state_reg[1]_225 ;
  output \FSM_sequential_current_state_reg[1]_226 ;
  output \FSM_sequential_current_state_reg[1]_227 ;
  output \FSM_sequential_current_state_reg[0]_37 ;
  output \FSM_sequential_current_state_reg[1]_228 ;
  output \FSM_sequential_current_state_reg[1]_229 ;
  output \FSM_sequential_current_state_reg[1]_230 ;
  output \FSM_sequential_current_state_reg[1]_231 ;
  output \FSM_sequential_current_state_reg[0]_38 ;
  output \FSM_sequential_current_state_reg[1]_232 ;
  output \FSM_sequential_current_state_reg[1]_233 ;
  output \FSM_sequential_current_state_reg[1]_234 ;
  output \FSM_sequential_current_state_reg[1]_235 ;
  output \FSM_sequential_current_state_reg[1]_236 ;
  output \FSM_sequential_current_state_reg[1]_237 ;
  output \FSM_sequential_current_state_reg[0]_39 ;
  output \FSM_sequential_current_state_reg[0]_40 ;
  output \FSM_sequential_current_state_reg[0]_41 ;
  output \FSM_sequential_current_state_reg[0]_42 ;
  output \FSM_sequential_current_state_reg[0]_43 ;
  output \FSM_sequential_current_state_reg[0]_44 ;
  output \FSM_sequential_current_state_reg[1]_238 ;
  output \FSM_sequential_current_state_reg[1]_239 ;
  output \FSM_sequential_current_state_reg[1]_240 ;
  output \FSM_sequential_current_state_reg[1]_241 ;
  output \FSM_sequential_current_state_reg[0]_45 ;
  output \FSM_sequential_current_state_reg[0]_46 ;
  output \FSM_sequential_current_state_reg[0]_47 ;
  output \FSM_sequential_current_state_reg[1]_242 ;
  output \FSM_sequential_current_state_reg[0]_48 ;
  output \FSM_sequential_current_state_reg[0]_49 ;
  output \FSM_sequential_current_state_reg[0]_50 ;
  output \FSM_sequential_current_state_reg[0]_51 ;
  output \FSM_sequential_current_state_reg[0]_52 ;
  output \FSM_sequential_current_state_reg[0]_53 ;
  output \FSM_sequential_current_state_reg[0]_54 ;
  output qs_reg_0;
  output \SW[9] ;
  output \reg_d_reg[9]_0 ;
  output [1:0]ADDRD;
  output [0:0]\reg_yB_reg[0]_0 ;
  output [2:0]B;
  output qs_reg_1;
  output qs_reg_2;
  output \reg_yB_reg[3]_0 ;
  output \reg_yB_reg[4]_0 ;
  output \reg_yB_reg[4]_1 ;
  output qs_reg_3;
  output qs_reg_4;
  output qs_reg_5;
  output \reg_yB_reg[0]_1 ;
  output qs_reg_6;
  output qs_reg_7;
  output qs_reg_8;
  output [1:0]qs_reg_9;
  output [1:0]qs_reg_10;
  output [1:0]qs_reg_11;
  output [1:0]qs_reg_12;
  output qs_reg_13;
  output qs_reg_14;
  input qs_reg_15;
  input qs_reg_16;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input qs_reg_17;
  input qs_reg_18;
  input qs_reg_19;
  input qs_reg_20;
  input ram_reg_19136_19199_0_2;
  input ram_reg_15104_15167_0_2;
  input ram_reg_7936_7999_0_2;
  input ram_reg_3584_3647_0_2;
  input plot;
  input ram_reg_7680_7743_0_2;
  input ram_reg_19072_19135_0_2;
  input ram_reg_9088_9151_0_2;
  input ram_reg_10432_10495_0_2;
  input ram_reg_11776_11839_0_2;
  input ram_reg_1792_1855_0_2;
  input ram_reg_10560_10623_0_2;
  input ram_reg_10624_10687_0_2;
  input ram_reg_1792_1855_0_2_0;
  input ram_reg_18816_18879_0_2;
  input ram_reg_2944_3007_0_2;
  input ram_reg_896_959_0_2;
  input ram_reg_10816_10879_0_2;
  input ram_reg_10880_10943_0_2;
  input ram_reg_15104_15167_0_2_0;
  input ram_reg_9600_9663_0_2;
  input ram_reg_13824_13887_0_2;
  input ram_reg_3136_3199_0_2;
  input ram_reg_3200_3263_0_2;
  input ram_reg_3584_3647_0_2_0;
  input ram_reg_10816_10879_0_2_0;
  input ram_reg_13568_13631_0_2;
  input ram_reg_14464_14527_0_2;
  input ram_reg_10432_10495_0_2_0;
  input ram_reg_7040_7103_0_2;
  input ram_reg_3328_3391_0_2;
  input ram_reg_3840_3903_0_2;
  input ram_reg_11008_11071_0_2;
  input ram_reg_8640_8703_0_2;
  input ram_reg_12992_13055_0_2;
  input ram_reg_13184_13247_0_2;
  input ram_reg_5888_5951_0_2;
  input ram_reg_15872_15935_0_2;
  input [2:0]qs_reg_21;
  input ram_reg_11392_11455_0_2;
  input ram_reg_13568_13631_0_2_0;
  input qs_reg_22;
  input [6:0]SW_IBUF;
  input \reg_d_reg[5]_0 ;
  input [1:0]x_line;
  input ram_reg_18368_18431_0_2;
  input [2:0]y_line__0;
  input [0:0]y_line;
  input [1:0]D;
  input qs_reg_23;
  input [3:0]O;
  input [0:0]ram_reg_0_63_0_2_i_16;
  input [0:0]DI;
  input [0:0]S;
  input [2:0]ram_reg_1920_1983_0_2_i_3;
  input [0:0]E;
  input [0:0]\reg_yB_reg[7]_0 ;

  wire [1:0]ADDRD;
  wire [2:0]B;
  wire CLK100MHZ_IBUF_BUFG;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_current_state_reg[0] ;
  wire \FSM_sequential_current_state_reg[0]_0 ;
  wire \FSM_sequential_current_state_reg[0]_1 ;
  wire \FSM_sequential_current_state_reg[0]_10 ;
  wire \FSM_sequential_current_state_reg[0]_11 ;
  wire \FSM_sequential_current_state_reg[0]_12 ;
  wire \FSM_sequential_current_state_reg[0]_13 ;
  wire \FSM_sequential_current_state_reg[0]_14 ;
  wire \FSM_sequential_current_state_reg[0]_15 ;
  wire \FSM_sequential_current_state_reg[0]_16 ;
  wire \FSM_sequential_current_state_reg[0]_17 ;
  wire \FSM_sequential_current_state_reg[0]_18 ;
  wire \FSM_sequential_current_state_reg[0]_19 ;
  wire \FSM_sequential_current_state_reg[0]_2 ;
  wire \FSM_sequential_current_state_reg[0]_20 ;
  wire \FSM_sequential_current_state_reg[0]_21 ;
  wire \FSM_sequential_current_state_reg[0]_22 ;
  wire \FSM_sequential_current_state_reg[0]_23 ;
  wire \FSM_sequential_current_state_reg[0]_24 ;
  wire \FSM_sequential_current_state_reg[0]_25 ;
  wire \FSM_sequential_current_state_reg[0]_26 ;
  wire \FSM_sequential_current_state_reg[0]_27 ;
  wire \FSM_sequential_current_state_reg[0]_28 ;
  wire \FSM_sequential_current_state_reg[0]_29 ;
  wire \FSM_sequential_current_state_reg[0]_3 ;
  wire \FSM_sequential_current_state_reg[0]_30 ;
  wire \FSM_sequential_current_state_reg[0]_31 ;
  wire \FSM_sequential_current_state_reg[0]_32 ;
  wire \FSM_sequential_current_state_reg[0]_33 ;
  wire \FSM_sequential_current_state_reg[0]_34 ;
  wire \FSM_sequential_current_state_reg[0]_35 ;
  wire \FSM_sequential_current_state_reg[0]_36 ;
  wire \FSM_sequential_current_state_reg[0]_37 ;
  wire \FSM_sequential_current_state_reg[0]_38 ;
  wire \FSM_sequential_current_state_reg[0]_39 ;
  wire \FSM_sequential_current_state_reg[0]_4 ;
  wire \FSM_sequential_current_state_reg[0]_40 ;
  wire \FSM_sequential_current_state_reg[0]_41 ;
  wire \FSM_sequential_current_state_reg[0]_42 ;
  wire \FSM_sequential_current_state_reg[0]_43 ;
  wire \FSM_sequential_current_state_reg[0]_44 ;
  wire \FSM_sequential_current_state_reg[0]_45 ;
  wire \FSM_sequential_current_state_reg[0]_46 ;
  wire \FSM_sequential_current_state_reg[0]_47 ;
  wire \FSM_sequential_current_state_reg[0]_48 ;
  wire \FSM_sequential_current_state_reg[0]_49 ;
  wire \FSM_sequential_current_state_reg[0]_5 ;
  wire \FSM_sequential_current_state_reg[0]_50 ;
  wire \FSM_sequential_current_state_reg[0]_51 ;
  wire \FSM_sequential_current_state_reg[0]_52 ;
  wire \FSM_sequential_current_state_reg[0]_53 ;
  wire \FSM_sequential_current_state_reg[0]_54 ;
  wire \FSM_sequential_current_state_reg[0]_6 ;
  wire \FSM_sequential_current_state_reg[0]_7 ;
  wire \FSM_sequential_current_state_reg[0]_8 ;
  wire \FSM_sequential_current_state_reg[0]_9 ;
  wire \FSM_sequential_current_state_reg[1] ;
  wire \FSM_sequential_current_state_reg[1]_0 ;
  wire \FSM_sequential_current_state_reg[1]_1 ;
  wire \FSM_sequential_current_state_reg[1]_10 ;
  wire \FSM_sequential_current_state_reg[1]_100 ;
  wire \FSM_sequential_current_state_reg[1]_101 ;
  wire \FSM_sequential_current_state_reg[1]_102 ;
  wire \FSM_sequential_current_state_reg[1]_103 ;
  wire \FSM_sequential_current_state_reg[1]_104 ;
  wire \FSM_sequential_current_state_reg[1]_105 ;
  wire \FSM_sequential_current_state_reg[1]_106 ;
  wire \FSM_sequential_current_state_reg[1]_107 ;
  wire \FSM_sequential_current_state_reg[1]_108 ;
  wire \FSM_sequential_current_state_reg[1]_109 ;
  wire \FSM_sequential_current_state_reg[1]_11 ;
  wire \FSM_sequential_current_state_reg[1]_110 ;
  wire \FSM_sequential_current_state_reg[1]_111 ;
  wire \FSM_sequential_current_state_reg[1]_112 ;
  wire \FSM_sequential_current_state_reg[1]_113 ;
  wire \FSM_sequential_current_state_reg[1]_114 ;
  wire \FSM_sequential_current_state_reg[1]_115 ;
  wire \FSM_sequential_current_state_reg[1]_116 ;
  wire \FSM_sequential_current_state_reg[1]_117 ;
  wire \FSM_sequential_current_state_reg[1]_118 ;
  wire \FSM_sequential_current_state_reg[1]_119 ;
  wire \FSM_sequential_current_state_reg[1]_12 ;
  wire \FSM_sequential_current_state_reg[1]_120 ;
  wire \FSM_sequential_current_state_reg[1]_121 ;
  wire \FSM_sequential_current_state_reg[1]_122 ;
  wire \FSM_sequential_current_state_reg[1]_123 ;
  wire \FSM_sequential_current_state_reg[1]_124 ;
  wire \FSM_sequential_current_state_reg[1]_125 ;
  wire \FSM_sequential_current_state_reg[1]_126 ;
  wire \FSM_sequential_current_state_reg[1]_127 ;
  wire \FSM_sequential_current_state_reg[1]_128 ;
  wire \FSM_sequential_current_state_reg[1]_129 ;
  wire \FSM_sequential_current_state_reg[1]_13 ;
  wire \FSM_sequential_current_state_reg[1]_130 ;
  wire \FSM_sequential_current_state_reg[1]_131 ;
  wire \FSM_sequential_current_state_reg[1]_132 ;
  wire \FSM_sequential_current_state_reg[1]_133 ;
  wire \FSM_sequential_current_state_reg[1]_134 ;
  wire \FSM_sequential_current_state_reg[1]_135 ;
  wire \FSM_sequential_current_state_reg[1]_136 ;
  wire \FSM_sequential_current_state_reg[1]_137 ;
  wire \FSM_sequential_current_state_reg[1]_138 ;
  wire \FSM_sequential_current_state_reg[1]_139 ;
  wire \FSM_sequential_current_state_reg[1]_14 ;
  wire \FSM_sequential_current_state_reg[1]_140 ;
  wire \FSM_sequential_current_state_reg[1]_141 ;
  wire \FSM_sequential_current_state_reg[1]_142 ;
  wire \FSM_sequential_current_state_reg[1]_143 ;
  wire \FSM_sequential_current_state_reg[1]_144 ;
  wire \FSM_sequential_current_state_reg[1]_145 ;
  wire \FSM_sequential_current_state_reg[1]_146 ;
  wire \FSM_sequential_current_state_reg[1]_147 ;
  wire \FSM_sequential_current_state_reg[1]_148 ;
  wire \FSM_sequential_current_state_reg[1]_149 ;
  wire \FSM_sequential_current_state_reg[1]_15 ;
  wire \FSM_sequential_current_state_reg[1]_150 ;
  wire \FSM_sequential_current_state_reg[1]_151 ;
  wire \FSM_sequential_current_state_reg[1]_152 ;
  wire \FSM_sequential_current_state_reg[1]_153 ;
  wire \FSM_sequential_current_state_reg[1]_154 ;
  wire \FSM_sequential_current_state_reg[1]_155 ;
  wire \FSM_sequential_current_state_reg[1]_156 ;
  wire \FSM_sequential_current_state_reg[1]_157 ;
  wire \FSM_sequential_current_state_reg[1]_158 ;
  wire \FSM_sequential_current_state_reg[1]_159 ;
  wire \FSM_sequential_current_state_reg[1]_16 ;
  wire \FSM_sequential_current_state_reg[1]_160 ;
  wire \FSM_sequential_current_state_reg[1]_161 ;
  wire \FSM_sequential_current_state_reg[1]_162 ;
  wire \FSM_sequential_current_state_reg[1]_163 ;
  wire \FSM_sequential_current_state_reg[1]_164 ;
  wire \FSM_sequential_current_state_reg[1]_165 ;
  wire \FSM_sequential_current_state_reg[1]_166 ;
  wire \FSM_sequential_current_state_reg[1]_167 ;
  wire \FSM_sequential_current_state_reg[1]_168 ;
  wire \FSM_sequential_current_state_reg[1]_169 ;
  wire \FSM_sequential_current_state_reg[1]_17 ;
  wire \FSM_sequential_current_state_reg[1]_170 ;
  wire \FSM_sequential_current_state_reg[1]_171 ;
  wire \FSM_sequential_current_state_reg[1]_172 ;
  wire \FSM_sequential_current_state_reg[1]_173 ;
  wire \FSM_sequential_current_state_reg[1]_174 ;
  wire \FSM_sequential_current_state_reg[1]_175 ;
  wire \FSM_sequential_current_state_reg[1]_176 ;
  wire \FSM_sequential_current_state_reg[1]_177 ;
  wire \FSM_sequential_current_state_reg[1]_178 ;
  wire \FSM_sequential_current_state_reg[1]_179 ;
  wire \FSM_sequential_current_state_reg[1]_18 ;
  wire \FSM_sequential_current_state_reg[1]_180 ;
  wire \FSM_sequential_current_state_reg[1]_181 ;
  wire \FSM_sequential_current_state_reg[1]_182 ;
  wire \FSM_sequential_current_state_reg[1]_183 ;
  wire \FSM_sequential_current_state_reg[1]_184 ;
  wire \FSM_sequential_current_state_reg[1]_185 ;
  wire \FSM_sequential_current_state_reg[1]_186 ;
  wire \FSM_sequential_current_state_reg[1]_187 ;
  wire \FSM_sequential_current_state_reg[1]_188 ;
  wire \FSM_sequential_current_state_reg[1]_189 ;
  wire \FSM_sequential_current_state_reg[1]_19 ;
  wire \FSM_sequential_current_state_reg[1]_190 ;
  wire \FSM_sequential_current_state_reg[1]_191 ;
  wire \FSM_sequential_current_state_reg[1]_192 ;
  wire \FSM_sequential_current_state_reg[1]_193 ;
  wire \FSM_sequential_current_state_reg[1]_194 ;
  wire \FSM_sequential_current_state_reg[1]_195 ;
  wire \FSM_sequential_current_state_reg[1]_196 ;
  wire \FSM_sequential_current_state_reg[1]_197 ;
  wire \FSM_sequential_current_state_reg[1]_198 ;
  wire \FSM_sequential_current_state_reg[1]_199 ;
  wire \FSM_sequential_current_state_reg[1]_2 ;
  wire \FSM_sequential_current_state_reg[1]_20 ;
  wire \FSM_sequential_current_state_reg[1]_200 ;
  wire \FSM_sequential_current_state_reg[1]_201 ;
  wire \FSM_sequential_current_state_reg[1]_202 ;
  wire \FSM_sequential_current_state_reg[1]_203 ;
  wire \FSM_sequential_current_state_reg[1]_204 ;
  wire \FSM_sequential_current_state_reg[1]_205 ;
  wire \FSM_sequential_current_state_reg[1]_206 ;
  wire \FSM_sequential_current_state_reg[1]_207 ;
  wire \FSM_sequential_current_state_reg[1]_208 ;
  wire \FSM_sequential_current_state_reg[1]_209 ;
  wire \FSM_sequential_current_state_reg[1]_21 ;
  wire \FSM_sequential_current_state_reg[1]_210 ;
  wire \FSM_sequential_current_state_reg[1]_211 ;
  wire \FSM_sequential_current_state_reg[1]_212 ;
  wire \FSM_sequential_current_state_reg[1]_213 ;
  wire \FSM_sequential_current_state_reg[1]_214 ;
  wire \FSM_sequential_current_state_reg[1]_215 ;
  wire \FSM_sequential_current_state_reg[1]_216 ;
  wire \FSM_sequential_current_state_reg[1]_217 ;
  wire \FSM_sequential_current_state_reg[1]_218 ;
  wire \FSM_sequential_current_state_reg[1]_219 ;
  wire \FSM_sequential_current_state_reg[1]_22 ;
  wire \FSM_sequential_current_state_reg[1]_220 ;
  wire \FSM_sequential_current_state_reg[1]_221 ;
  wire \FSM_sequential_current_state_reg[1]_222 ;
  wire \FSM_sequential_current_state_reg[1]_223 ;
  wire \FSM_sequential_current_state_reg[1]_224 ;
  wire \FSM_sequential_current_state_reg[1]_225 ;
  wire \FSM_sequential_current_state_reg[1]_226 ;
  wire \FSM_sequential_current_state_reg[1]_227 ;
  wire \FSM_sequential_current_state_reg[1]_228 ;
  wire \FSM_sequential_current_state_reg[1]_229 ;
  wire \FSM_sequential_current_state_reg[1]_23 ;
  wire \FSM_sequential_current_state_reg[1]_230 ;
  wire \FSM_sequential_current_state_reg[1]_231 ;
  wire \FSM_sequential_current_state_reg[1]_232 ;
  wire \FSM_sequential_current_state_reg[1]_233 ;
  wire \FSM_sequential_current_state_reg[1]_234 ;
  wire \FSM_sequential_current_state_reg[1]_235 ;
  wire \FSM_sequential_current_state_reg[1]_236 ;
  wire \FSM_sequential_current_state_reg[1]_237 ;
  wire \FSM_sequential_current_state_reg[1]_238 ;
  wire \FSM_sequential_current_state_reg[1]_239 ;
  wire \FSM_sequential_current_state_reg[1]_24 ;
  wire \FSM_sequential_current_state_reg[1]_240 ;
  wire \FSM_sequential_current_state_reg[1]_241 ;
  wire \FSM_sequential_current_state_reg[1]_242 ;
  wire \FSM_sequential_current_state_reg[1]_25 ;
  wire \FSM_sequential_current_state_reg[1]_26 ;
  wire \FSM_sequential_current_state_reg[1]_27 ;
  wire \FSM_sequential_current_state_reg[1]_28 ;
  wire \FSM_sequential_current_state_reg[1]_29 ;
  wire \FSM_sequential_current_state_reg[1]_3 ;
  wire \FSM_sequential_current_state_reg[1]_30 ;
  wire \FSM_sequential_current_state_reg[1]_31 ;
  wire \FSM_sequential_current_state_reg[1]_32 ;
  wire \FSM_sequential_current_state_reg[1]_33 ;
  wire \FSM_sequential_current_state_reg[1]_34 ;
  wire \FSM_sequential_current_state_reg[1]_35 ;
  wire \FSM_sequential_current_state_reg[1]_36 ;
  wire \FSM_sequential_current_state_reg[1]_37 ;
  wire \FSM_sequential_current_state_reg[1]_38 ;
  wire \FSM_sequential_current_state_reg[1]_39 ;
  wire \FSM_sequential_current_state_reg[1]_4 ;
  wire \FSM_sequential_current_state_reg[1]_40 ;
  wire \FSM_sequential_current_state_reg[1]_41 ;
  wire \FSM_sequential_current_state_reg[1]_42 ;
  wire \FSM_sequential_current_state_reg[1]_43 ;
  wire \FSM_sequential_current_state_reg[1]_44 ;
  wire \FSM_sequential_current_state_reg[1]_45 ;
  wire \FSM_sequential_current_state_reg[1]_46 ;
  wire \FSM_sequential_current_state_reg[1]_47 ;
  wire \FSM_sequential_current_state_reg[1]_48 ;
  wire \FSM_sequential_current_state_reg[1]_49 ;
  wire \FSM_sequential_current_state_reg[1]_5 ;
  wire \FSM_sequential_current_state_reg[1]_50 ;
  wire \FSM_sequential_current_state_reg[1]_51 ;
  wire \FSM_sequential_current_state_reg[1]_52 ;
  wire \FSM_sequential_current_state_reg[1]_53 ;
  wire \FSM_sequential_current_state_reg[1]_54 ;
  wire \FSM_sequential_current_state_reg[1]_55 ;
  wire \FSM_sequential_current_state_reg[1]_56 ;
  wire \FSM_sequential_current_state_reg[1]_57 ;
  wire \FSM_sequential_current_state_reg[1]_58 ;
  wire \FSM_sequential_current_state_reg[1]_59 ;
  wire \FSM_sequential_current_state_reg[1]_6 ;
  wire \FSM_sequential_current_state_reg[1]_60 ;
  wire \FSM_sequential_current_state_reg[1]_61 ;
  wire \FSM_sequential_current_state_reg[1]_62 ;
  wire \FSM_sequential_current_state_reg[1]_63 ;
  wire \FSM_sequential_current_state_reg[1]_64 ;
  wire \FSM_sequential_current_state_reg[1]_65 ;
  wire \FSM_sequential_current_state_reg[1]_66 ;
  wire \FSM_sequential_current_state_reg[1]_67 ;
  wire \FSM_sequential_current_state_reg[1]_68 ;
  wire \FSM_sequential_current_state_reg[1]_69 ;
  wire \FSM_sequential_current_state_reg[1]_7 ;
  wire \FSM_sequential_current_state_reg[1]_70 ;
  wire \FSM_sequential_current_state_reg[1]_71 ;
  wire \FSM_sequential_current_state_reg[1]_72 ;
  wire \FSM_sequential_current_state_reg[1]_73 ;
  wire \FSM_sequential_current_state_reg[1]_74 ;
  wire \FSM_sequential_current_state_reg[1]_75 ;
  wire \FSM_sequential_current_state_reg[1]_76 ;
  wire \FSM_sequential_current_state_reg[1]_77 ;
  wire \FSM_sequential_current_state_reg[1]_78 ;
  wire \FSM_sequential_current_state_reg[1]_79 ;
  wire \FSM_sequential_current_state_reg[1]_8 ;
  wire \FSM_sequential_current_state_reg[1]_80 ;
  wire \FSM_sequential_current_state_reg[1]_81 ;
  wire \FSM_sequential_current_state_reg[1]_82 ;
  wire \FSM_sequential_current_state_reg[1]_83 ;
  wire \FSM_sequential_current_state_reg[1]_84 ;
  wire \FSM_sequential_current_state_reg[1]_85 ;
  wire \FSM_sequential_current_state_reg[1]_86 ;
  wire \FSM_sequential_current_state_reg[1]_87 ;
  wire \FSM_sequential_current_state_reg[1]_88 ;
  wire \FSM_sequential_current_state_reg[1]_89 ;
  wire \FSM_sequential_current_state_reg[1]_9 ;
  wire \FSM_sequential_current_state_reg[1]_90 ;
  wire \FSM_sequential_current_state_reg[1]_91 ;
  wire \FSM_sequential_current_state_reg[1]_92 ;
  wire \FSM_sequential_current_state_reg[1]_93 ;
  wire \FSM_sequential_current_state_reg[1]_94 ;
  wire \FSM_sequential_current_state_reg[1]_95 ;
  wire \FSM_sequential_current_state_reg[1]_96 ;
  wire \FSM_sequential_current_state_reg[1]_97 ;
  wire \FSM_sequential_current_state_reg[1]_98 ;
  wire \FSM_sequential_current_state_reg[1]_99 ;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire \SW[9] ;
  wire [6:0]SW_IBUF;
  wire enC_ff;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_6__0_n_0;
  wire i__carry__0_i_7__0_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3_n_0;
  wire [7:1]p_0_in;
  wire [9:0]p_1_in;
  wire plot;
  wire px_counter_n_26;
  wire [1:0]qs_reg;
  wire qs_reg_0;
  wire qs_reg_1;
  wire [1:0]qs_reg_10;
  wire [1:0]qs_reg_11;
  wire [1:0]qs_reg_12;
  wire qs_reg_13;
  wire qs_reg_14;
  wire qs_reg_15;
  wire qs_reg_16;
  wire qs_reg_17;
  wire qs_reg_18;
  wire qs_reg_19;
  wire qs_reg_2;
  wire qs_reg_20;
  wire [2:0]qs_reg_21;
  wire qs_reg_22;
  wire qs_reg_23;
  wire qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire qs_reg_6;
  wire qs_reg_7;
  wire qs_reg_8;
  wire [1:0]qs_reg_9;
  wire [0:0]ram_reg_0_63_0_2_i_16;
  wire ram_reg_0_63_0_2_i_31_n_0;
  wire ram_reg_0_63_0_2_i_57_n_0;
  wire ram_reg_0_63_0_2_i_58_n_0;
  wire ram_reg_10432_10495_0_2;
  wire ram_reg_10432_10495_0_2_0;
  wire ram_reg_10560_10623_0_2;
  wire ram_reg_10624_10687_0_2;
  wire ram_reg_10816_10879_0_2;
  wire ram_reg_10816_10879_0_2_0;
  wire ram_reg_10880_10943_0_2;
  wire ram_reg_11008_11071_0_2;
  wire ram_reg_11392_11455_0_2;
  wire ram_reg_11776_11839_0_2;
  wire ram_reg_12992_13055_0_2;
  wire ram_reg_13184_13247_0_2;
  wire ram_reg_13568_13631_0_2;
  wire ram_reg_13568_13631_0_2_0;
  wire ram_reg_13824_13887_0_2;
  wire ram_reg_14464_14527_0_2;
  wire ram_reg_15104_15167_0_2;
  wire ram_reg_15104_15167_0_2_0;
  wire ram_reg_15872_15935_0_2;
  wire ram_reg_1792_1855_0_2;
  wire ram_reg_1792_1855_0_2_0;
  wire ram_reg_18368_18431_0_2;
  wire ram_reg_18816_18879_0_2;
  wire ram_reg_19072_19135_0_2;
  wire ram_reg_19136_19199_0_2;
  wire [2:0]ram_reg_1920_1983_0_2_i_3;
  wire ram_reg_2944_3007_0_2;
  wire ram_reg_3136_3199_0_2;
  wire ram_reg_3200_3263_0_2;
  wire ram_reg_3328_3391_0_2;
  wire ram_reg_3584_3647_0_2;
  wire ram_reg_3584_3647_0_2_0;
  wire ram_reg_3840_3903_0_2;
  wire ram_reg_5888_5951_0_2;
  wire ram_reg_7040_7103_0_2;
  wire ram_reg_7680_7743_0_2;
  wire ram_reg_7936_7999_0_2;
  wire ram_reg_8640_8703_0_2;
  wire ram_reg_896_959_0_2;
  wire ram_reg_9088_9151_0_2;
  wire ram_reg_9600_9663_0_2;
  wire [8:0]reg_d;
  wire [9:0]reg_d1;
  wire \reg_d1_inferred__0/i__carry__0_n_0 ;
  wire \reg_d1_inferred__0/i__carry__0_n_1 ;
  wire \reg_d1_inferred__0/i__carry__0_n_2 ;
  wire \reg_d1_inferred__0/i__carry__0_n_3 ;
  wire \reg_d1_inferred__0/i__carry__0_n_4 ;
  wire \reg_d1_inferred__0/i__carry__0_n_5 ;
  wire \reg_d1_inferred__0/i__carry__0_n_6 ;
  wire \reg_d1_inferred__0/i__carry__0_n_7 ;
  wire \reg_d1_inferred__0/i__carry__1_n_3 ;
  wire \reg_d1_inferred__0/i__carry__1_n_6 ;
  wire \reg_d1_inferred__0/i__carry__1_n_7 ;
  wire \reg_d1_inferred__0/i__carry_n_0 ;
  wire \reg_d1_inferred__0/i__carry_n_1 ;
  wire \reg_d1_inferred__0/i__carry_n_2 ;
  wire \reg_d1_inferred__0/i__carry_n_3 ;
  wire \reg_d1_inferred__0/i__carry_n_4 ;
  wire \reg_d1_inferred__0/i__carry_n_5 ;
  wire \reg_d1_inferred__0/i__carry_n_6 ;
  wire \reg_d1_inferred__1/i__carry__0_n_0 ;
  wire \reg_d1_inferred__1/i__carry__0_n_1 ;
  wire \reg_d1_inferred__1/i__carry__0_n_2 ;
  wire \reg_d1_inferred__1/i__carry__0_n_3 ;
  wire \reg_d1_inferred__1/i__carry__1_n_3 ;
  wire \reg_d1_inferred__1/i__carry_n_0 ;
  wire \reg_d1_inferred__1/i__carry_n_1 ;
  wire \reg_d1_inferred__1/i__carry_n_2 ;
  wire \reg_d1_inferred__1/i__carry_n_3 ;
  wire [6:1]reg_d3;
  wire reg_d4_carry__0_n_1;
  wire reg_d4_carry__0_n_2;
  wire reg_d4_carry__0_n_3;
  wire reg_d4_carry__0_n_4;
  wire reg_d4_carry__0_n_5;
  wire reg_d4_carry__0_n_6;
  wire reg_d4_carry__0_n_7;
  wire reg_d4_carry_n_0;
  wire reg_d4_carry_n_1;
  wire reg_d4_carry_n_2;
  wire reg_d4_carry_n_3;
  wire reg_d4_carry_n_4;
  wire reg_d4_carry_n_5;
  wire reg_d4_carry_n_6;
  wire reg_d4_carry_n_7;
  wire \reg_d[3]_i_2_n_0 ;
  wire \reg_d[3]_i_3_n_0 ;
  wire \reg_d[4]_i_2_n_0 ;
  wire \reg_d[5]_i_2_n_0 ;
  wire \reg_d[5]_i_3_n_0 ;
  wire \reg_d[6]_i_2_n_0 ;
  wire \reg_d[9]_i_3_n_0 ;
  wire \reg_d_reg[5]_0 ;
  wire \reg_d_reg[9]_0 ;
  wire \reg_yB[3]_i_2_n_0 ;
  wire \reg_yB[6]_i_1_n_0 ;
  wire \reg_yB[7]_i_3_n_0 ;
  wire [7:1]reg_yB_reg;
  wire [0:0]\reg_yB_reg[0]_0 ;
  wire \reg_yB_reg[0]_1 ;
  wire \reg_yB_reg[3]_0 ;
  wire \reg_yB_reg[4]_0 ;
  wire \reg_yB_reg[4]_1 ;
  wire [0:0]\reg_yB_reg[7]_0 ;
  wire reset0;
  wire [2:0]sel0;
  wire [8:0]write_address;
  wire [14:10]write_address1;
  wire xB_counter_n_327;
  wire xB_counter_n_328;
  wire xB_counter_n_329;
  wire xB_counter_n_330;
  wire xB_counter_n_331;
  wire xB_counter_n_332;
  wire xB_counter_n_333;
  wire xB_counter_n_334;
  wire xB_counter_n_335;
  wire xB_counter_n_336;
  wire xB_counter_n_337;
  wire xB_counter_n_338;
  wire xB_counter_n_339;
  wire xB_counter_n_340;
  wire xB_counter_n_341;
  wire xB_counter_n_342;
  wire xB_counter_n_343;
  wire xB_counter_n_344;
  wire xB_counter_n_345;
  wire xB_counter_n_347;
  wire xB_counter_n_348;
  wire xB_counter_n_349;
  wire xB_counter_n_351;
  wire xB_counter_n_353;
  wire xB_counter_n_354;
  wire xB_counter_n_355;
  wire xB_counter_n_356;
  wire xB_counter_n_357;
  wire xB_counter_n_358;
  wire xB_counter_n_359;
  wire xB_counter_n_360;
  wire xB_counter_n_361;
  wire xB_counter_n_362;
  wire xB_counter_n_363;
  wire xB_counter_n_364;
  wire xB_counter_n_365;
  wire xB_yB_comp0_carry_n_1;
  wire xB_yB_comp0_carry_n_2;
  wire xB_yB_comp0_carry_n_3;
  wire [1:0]x_line;
  wire [0:0]y_line;
  wire [2:0]y_line__0;
  wire [3:1]\NLW_reg_d1_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_reg_d1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [0:0]\NLW_reg_d1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_reg_d1_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_reg_d1_inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [3:3]NLW_reg_d4_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_xB_yB_comp0_carry_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_1__0
       (.I0(reg_d[6]),
        .I1(reg_d4_carry__0_n_7),
        .O(i__carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_4__0
       (.I0(reg_d4_carry__0_n_7),
        .I1(reg_d[6]),
        .I2(reg_d4_carry__0_n_6),
        .I3(reg_d[7]),
        .O(i__carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_5__0
       (.I0(reg_d4_carry_n_4),
        .I1(reg_d[5]),
        .I2(reg_d4_carry__0_n_7),
        .I3(reg_d[6]),
        .O(i__carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_6__0
       (.I0(reg_d4_carry_n_5),
        .I1(reg_d[4]),
        .I2(reg_d4_carry_n_4),
        .I3(reg_d[5]),
        .O(i__carry__0_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__0_i_7__0
       (.I0(reg_d[3]),
        .I1(reg_d4_carry_n_5),
        .I2(reg_d[4]),
        .O(i__carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_1__0
       (.I0(reg_d[7]),
        .I1(reg_d4_carry__0_n_6),
        .O(i__carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__1_i_2__0
       (.I0(reg_d4_carry__0_n_5),
        .I1(reg_d[8]),
        .I2(reg_d4_carry__0_n_4),
        .I3(Q),
        .O(i__carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__1_i_3__0
       (.I0(reg_d4_carry__0_n_6),
        .I1(reg_d[7]),
        .I2(reg_d4_carry__0_n_5),
        .I3(reg_d[8]),
        .O(i__carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__0
       (.I0(reg_d[3]),
        .I1(reg_d4_carry_n_6),
        .O(i__carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(reg_d4_carry_n_7),
        .I1(reg_d[2]),
        .O(i__carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(reg_d[1]),
        .O(i__carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__0
       (.I0(reg_d[1]),
        .O(i__carry_i_3__0_n_0));
  d_flipflop_17 init_d
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .D({p_1_in[9:7],p_1_in[4],p_1_in[0]}),
        .O({\reg_d1_inferred__0/i__carry__1_n_6 ,\reg_d1_inferred__0/i__carry__1_n_7 }),
        .Q({Q,reg_d[0]}),
        .qs_reg_0(enC_ff),
        .qs_reg_1(qs_reg_20),
        .reg_d1({reg_d1[9:7],reg_d1[4],reg_d1[0]}),
        .\reg_d_reg[4] (\reg_d[4]_i_2_n_0 ),
        .\reg_d_reg[7] ({\reg_d1_inferred__0/i__carry__0_n_4 ,\reg_d1_inferred__0/i__carry__0_n_7 }),
        .\reg_d_reg[9] (\reg_d[9]_i_3_n_0 ),
        .reset0(reset0));
  nbit_counter__parameterized1 px_counter
       (.ADDRD(ADDRD),
        .B(B[2:1]),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .DI({reg_d3[1],qs_reg[0]}),
        .\FSM_sequential_current_state_reg[0] (px_counter_n_26),
        .Q({reg_yB_reg,\reg_yB_reg[0]_0 }),
        .S(S),
        .qs_reg(sel0[0]),
        .qs_reg_0(sel0[1]),
        .qs_reg_1(sel0[2]),
        .qs_reg_10(qs_reg_19),
        .qs_reg_11(qs_reg_21),
        .qs_reg_2(qs_reg_1),
        .qs_reg_3(qs_reg_2),
        .qs_reg_4(qs_reg_9),
        .qs_reg_5(qs_reg_10),
        .qs_reg_6(qs_reg_11),
        .qs_reg_7(qs_reg_12),
        .qs_reg_8(qs_reg_13),
        .qs_reg_9(qs_reg_18),
        .ram_reg_0_63_0_2_i_16(ram_reg_0_63_0_2_i_16),
        .ram_reg_0_63_0_2_i_16_0(DI),
        .ram_reg_0_63_0_2_i_27(xB_counter_n_347),
        .ram_reg_0_63_0_2_i_34(ram_reg_0_63_0_2_i_57_n_0),
        .ram_reg_0_63_0_2_i_34_0(ram_reg_0_63_0_2_i_58_n_0),
        .ram_reg_0_63_0_2_i_37(xB_counter_n_348),
        .ram_reg_0_63_0_2_i_40(xB_counter_n_349),
        .ram_reg_16384_16447_0_2_i_6(\reg_yB[3]_i_2_n_0 ),
        .ram_reg_16384_16447_0_2_i_7(\reg_yB_reg[4]_1 ),
        .ram_reg_16384_16447_0_2_i_7_0(qs_reg[1]),
        .ram_reg_16384_16447_0_2_i_7_1(xB_counter_n_351),
        .ram_reg_18368_18431_0_2(ram_reg_18368_18431_0_2),
        .ram_reg_4032_4095_0_2(xB_counter_n_353),
        .ram_reg_64_127_0_2_i_5(\reg_yB[7]_i_3_n_0 ),
        .\reg_yB_reg[0] (\reg_yB_reg[0]_1 ),
        .\reg_yB_reg[3] (\reg_yB_reg[3]_0 ),
        .\reg_yB_reg[4] (\reg_yB_reg[4]_0 ),
        .reset0(reset0),
        .write_address1(write_address1),
        .x_line(x_line),
        .y_line__0(y_line__0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    ram_reg_0_63_0_2_i_31
       (.I0(reg_yB_reg[2]),
        .I1(\reg_yB_reg[0]_0 ),
        .I2(reg_yB_reg[1]),
        .O(ram_reg_0_63_0_2_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    ram_reg_0_63_0_2_i_57
       (.I0(reg_yB_reg[2]),
        .I1(\reg_yB_reg[0]_0 ),
        .I2(reg_yB_reg[1]),
        .I3(reg_yB_reg[3]),
        .I4(reg_yB_reg[4]),
        .O(ram_reg_0_63_0_2_i_57_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_63_0_2_i_58
       (.I0(reg_yB_reg[2]),
        .I1(reg_yB_reg[3]),
        .O(ram_reg_0_63_0_2_i_58_n_0));
  CARRY4 \reg_d1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\reg_d1_inferred__0/i__carry_n_0 ,\reg_d1_inferred__0/i__carry_n_1 ,\reg_d1_inferred__0/i__carry_n_2 ,\reg_d1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({reg_d[2],qs_reg[0],reg_d[1],1'b0}),
        .O({\reg_d1_inferred__0/i__carry_n_4 ,\reg_d1_inferred__0/i__carry_n_5 ,\reg_d1_inferred__0/i__carry_n_6 ,reg_d1[0]}),
        .S({xB_counter_n_356,xB_counter_n_357,i__carry_i_3__0_n_0,reg_d[0]}));
  CARRY4 \reg_d1_inferred__0/i__carry__0 
       (.CI(\reg_d1_inferred__0/i__carry_n_0 ),
        .CO({\reg_d1_inferred__0/i__carry__0_n_0 ,\reg_d1_inferred__0/i__carry__0_n_1 ,\reg_d1_inferred__0/i__carry__0_n_2 ,\reg_d1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({xB_counter_n_327,xB_counter_n_328,xB_counter_n_329,xB_counter_n_330}),
        .O({\reg_d1_inferred__0/i__carry__0_n_4 ,\reg_d1_inferred__0/i__carry__0_n_5 ,\reg_d1_inferred__0/i__carry__0_n_6 ,\reg_d1_inferred__0/i__carry__0_n_7 }),
        .S({xB_counter_n_358,xB_counter_n_359,xB_counter_n_360,xB_counter_n_361}));
  CARRY4 \reg_d1_inferred__0/i__carry__1 
       (.CI(\reg_d1_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_reg_d1_inferred__0/i__carry__1_CO_UNCONNECTED [3:1],\reg_d1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,xB_counter_n_331}),
        .O({\NLW_reg_d1_inferred__0/i__carry__1_O_UNCONNECTED [3:2],\reg_d1_inferred__0/i__carry__1_n_6 ,\reg_d1_inferred__0/i__carry__1_n_7 }),
        .S({1'b0,1'b0,xB_counter_n_354,xB_counter_n_355}));
  CARRY4 \reg_d1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\reg_d1_inferred__1/i__carry_n_0 ,\reg_d1_inferred__1/i__carry_n_1 ,\reg_d1_inferred__1/i__carry_n_2 ,\reg_d1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({reg_d4_carry_n_6,reg_d4_carry_n_7,reg_d[1],1'b0}),
        .O({reg_d1[3:1],\NLW_reg_d1_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_1__0_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,reg_d[0]}));
  CARRY4 \reg_d1_inferred__1/i__carry__0 
       (.CI(\reg_d1_inferred__1/i__carry_n_0 ),
        .CO({\reg_d1_inferred__1/i__carry__0_n_0 ,\reg_d1_inferred__1/i__carry__0_n_1 ,\reg_d1_inferred__1/i__carry__0_n_2 ,\reg_d1_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__0_n_0,xB_counter_n_332,xB_counter_n_333,reg_d[3]}),
        .O(reg_d1[7:4]),
        .S({i__carry__0_i_4__0_n_0,i__carry__0_i_5__0_n_0,i__carry__0_i_6__0_n_0,i__carry__0_i_7__0_n_0}));
  CARRY4 \reg_d1_inferred__1/i__carry__1 
       (.CI(\reg_d1_inferred__1/i__carry__0_n_0 ),
        .CO({\NLW_reg_d1_inferred__1/i__carry__1_CO_UNCONNECTED [3:1],\reg_d1_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__1_i_1__0_n_0}),
        .O({\NLW_reg_d1_inferred__1/i__carry__1_O_UNCONNECTED [3:2],reg_d1[9:8]}),
        .S({1'b0,1'b0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0}));
  CARRY4 reg_d4_carry
       (.CI(1'b0),
        .CO({reg_d4_carry_n_0,reg_d4_carry_n_1,reg_d4_carry_n_2,reg_d4_carry_n_3}),
        .CYINIT(1'b0),
        .DI({reg_d3[3:1],qs_reg[0]}),
        .O({reg_d4_carry_n_4,reg_d4_carry_n_5,reg_d4_carry_n_6,reg_d4_carry_n_7}),
        .S({xB_counter_n_342,xB_counter_n_343,xB_counter_n_344,xB_counter_n_345}));
  CARRY4 reg_d4_carry__0
       (.CI(reg_d4_carry_n_0),
        .CO({NLW_reg_d4_carry__0_CO_UNCONNECTED[3],reg_d4_carry__0_n_1,reg_d4_carry__0_n_2,reg_d4_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,reg_d3[6:5],qs_reg[1]}),
        .O({reg_d4_carry__0_n_4,reg_d4_carry__0_n_5,reg_d4_carry__0_n_6,reg_d4_carry__0_n_7}),
        .S({xB_counter_n_362,xB_counter_n_363,xB_counter_n_364,xB_counter_n_365}));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \reg_d[2]_i_2 
       (.I0(SW_IBUF[6]),
        .I1(SW_IBUF[5]),
        .I2(SW_IBUF[2]),
        .I3(SW_IBUF[3]),
        .I4(SW_IBUF[4]),
        .O(\SW[9] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h000070F0)) 
    \reg_d[3]_i_2 
       (.I0(SW_IBUF[4]),
        .I1(SW_IBUF[3]),
        .I2(SW_IBUF[2]),
        .I3(SW_IBUF[5]),
        .I4(SW_IBUF[6]),
        .O(\reg_d[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \reg_d[3]_i_3 
       (.I0(SW_IBUF[1]),
        .I1(SW_IBUF[4]),
        .I2(SW_IBUF[3]),
        .I3(SW_IBUF[2]),
        .I4(SW_IBUF[5]),
        .I5(SW_IBUF[6]),
        .O(\reg_d[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0036)) 
    \reg_d[4]_i_2 
       (.I0(SW_IBUF[1]),
        .I1(SW_IBUF[3]),
        .I2(SW_IBUF[2]),
        .I3(SW_IBUF[6]),
        .O(\reg_d[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \reg_d[5]_i_2 
       (.I0(SW_IBUF[4]),
        .I1(SW_IBUF[6]),
        .O(\reg_d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_d[5]_i_3 
       (.I0(SW_IBUF[1]),
        .I1(SW_IBUF[3]),
        .I2(SW_IBUF[2]),
        .I3(SW_IBUF[6]),
        .O(\reg_d[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000001FFFE)) 
    \reg_d[6]_i_2 
       (.I0(SW_IBUF[1]),
        .I1(SW_IBUF[4]),
        .I2(SW_IBUF[3]),
        .I3(SW_IBUF[2]),
        .I4(SW_IBUF[5]),
        .I5(SW_IBUF[6]),
        .O(\reg_d[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_d[9]_i_3 
       (.I0(SW_IBUF[1]),
        .I1(SW_IBUF[4]),
        .I2(SW_IBUF[3]),
        .I3(SW_IBUF[2]),
        .I4(SW_IBUF[5]),
        .I5(SW_IBUF[6]),
        .O(\reg_d[9]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_d_reg[0] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(E),
        .CLR(reset0),
        .D(p_1_in[0]),
        .Q(reg_d[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_d_reg[1] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(E),
        .CLR(reset0),
        .D(p_1_in[1]),
        .Q(reg_d[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_d_reg[2] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(E),
        .CLR(reset0),
        .D(p_1_in[2]),
        .Q(reg_d[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_d_reg[3] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(E),
        .CLR(reset0),
        .D(p_1_in[3]),
        .Q(reg_d[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_d_reg[4] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(E),
        .CLR(reset0),
        .D(p_1_in[4]),
        .Q(reg_d[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_d_reg[5] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(E),
        .CLR(reset0),
        .D(p_1_in[5]),
        .Q(reg_d[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_d_reg[6] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(E),
        .CLR(reset0),
        .D(p_1_in[6]),
        .Q(reg_d[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_d_reg[7] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(E),
        .CLR(reset0),
        .D(p_1_in[7]),
        .Q(reg_d[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_d_reg[8] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(E),
        .CLR(reset0),
        .D(p_1_in[8]),
        .Q(reg_d[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_d_reg[9] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(E),
        .CLR(reset0),
        .D(p_1_in[9]),
        .Q(Q));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hC3C3AAC3)) 
    \reg_yB[1]_i_1 
       (.I0(\reg_d[3]_i_3_n_0 ),
        .I1(reg_yB_reg[1]),
        .I2(\reg_yB_reg[0]_0 ),
        .I3(qs_reg_21[0]),
        .I4(qs_reg_21[2]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h2F202F202F20202F)) 
    \reg_yB[2]_i_1 
       (.I0(SW_IBUF[2]),
        .I1(\SW[9] ),
        .I2(qs_reg_23),
        .I3(reg_yB_reg[2]),
        .I4(\reg_yB_reg[0]_0 ),
        .I5(reg_yB_reg[1]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hEFE0E0EFEFE0EFE0)) 
    \reg_yB[3]_i_1 
       (.I0(SW_IBUF[3]),
        .I1(\SW[9] ),
        .I2(qs_reg_23),
        .I3(reg_yB_reg[3]),
        .I4(reg_yB_reg[2]),
        .I5(\reg_yB[3]_i_2_n_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \reg_yB[3]_i_2 
       (.I0(reg_yB_reg[1]),
        .I1(\reg_yB_reg[0]_0 ),
        .O(\reg_yB[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \reg_yB[4]_i_2 
       (.I0(reg_yB_reg[4]),
        .I1(reg_yB_reg[2]),
        .I2(reg_yB_reg[3]),
        .I3(reg_yB_reg[1]),
        .I4(\reg_yB_reg[0]_0 ),
        .O(\reg_yB_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEF0F00FF0)) 
    \reg_yB[5]_i_1 
       (.I0(SW_IBUF[5]),
        .I1(SW_IBUF[6]),
        .I2(reg_yB_reg[5]),
        .I3(\reg_yB[7]_i_3_n_0 ),
        .I4(reg_yB_reg[4]),
        .I5(qs_reg_23),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h55450010)) 
    \reg_yB[6]_i_1 
       (.I0(qs_reg_23),
        .I1(reg_yB_reg[5]),
        .I2(\reg_yB[7]_i_3_n_0 ),
        .I3(reg_yB_reg[4]),
        .I4(reg_yB_reg[6]),
        .O(\reg_yB[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEF0010)) 
    \reg_yB[7]_i_2 
       (.I0(reg_yB_reg[6]),
        .I1(reg_yB_reg[4]),
        .I2(\reg_yB[7]_i_3_n_0 ),
        .I3(reg_yB_reg[5]),
        .I4(reg_yB_reg[7]),
        .I5(qs_reg_23),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \reg_yB[7]_i_3 
       (.I0(\reg_yB_reg[0]_0 ),
        .I1(reg_yB_reg[1]),
        .I2(reg_yB_reg[3]),
        .I3(reg_yB_reg[2]),
        .O(\reg_yB[7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_yB_reg[0] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(\reg_yB_reg[7]_0 ),
        .CLR(reset0),
        .D(D[0]),
        .Q(\reg_yB_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_yB_reg[1] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(\reg_yB_reg[7]_0 ),
        .CLR(reset0),
        .D(p_0_in[1]),
        .Q(reg_yB_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_yB_reg[2] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(\reg_yB_reg[7]_0 ),
        .CLR(reset0),
        .D(p_0_in[2]),
        .Q(reg_yB_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_yB_reg[3] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(\reg_yB_reg[7]_0 ),
        .CLR(reset0),
        .D(p_0_in[3]),
        .Q(reg_yB_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_yB_reg[4] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(\reg_yB_reg[7]_0 ),
        .CLR(reset0),
        .D(D[1]),
        .Q(reg_yB_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_yB_reg[5] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(\reg_yB_reg[7]_0 ),
        .CLR(reset0),
        .D(p_0_in[5]),
        .Q(reg_yB_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_yB_reg[6] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(\reg_yB_reg[7]_0 ),
        .CLR(reset0),
        .D(\reg_yB[6]_i_1_n_0 ),
        .Q(reg_yB_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_yB_reg[7] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(\reg_yB_reg[7]_0 ),
        .CLR(reset0),
        .D(p_0_in[7]),
        .Q(reg_yB_reg[7]));
  nbit_counter_18 xB_counter
       (.B(B[0]),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .CO(CO),
        .D({p_1_in[6:5],p_1_in[3:1]}),
        .DI({reg_d3[3:1],qs_reg[0]}),
        .\FSM_sequential_current_state_reg[0] (\FSM_sequential_current_state_reg[0] ),
        .\FSM_sequential_current_state_reg[0]_0 (\FSM_sequential_current_state_reg[0]_0 ),
        .\FSM_sequential_current_state_reg[0]_1 (\FSM_sequential_current_state_reg[0]_1 ),
        .\FSM_sequential_current_state_reg[0]_10 (\FSM_sequential_current_state_reg[0]_10 ),
        .\FSM_sequential_current_state_reg[0]_11 (\FSM_sequential_current_state_reg[0]_11 ),
        .\FSM_sequential_current_state_reg[0]_12 (\FSM_sequential_current_state_reg[0]_12 ),
        .\FSM_sequential_current_state_reg[0]_13 (\FSM_sequential_current_state_reg[0]_13 ),
        .\FSM_sequential_current_state_reg[0]_14 (\FSM_sequential_current_state_reg[0]_14 ),
        .\FSM_sequential_current_state_reg[0]_15 (\FSM_sequential_current_state_reg[0]_15 ),
        .\FSM_sequential_current_state_reg[0]_16 (\FSM_sequential_current_state_reg[0]_16 ),
        .\FSM_sequential_current_state_reg[0]_17 (\FSM_sequential_current_state_reg[0]_17 ),
        .\FSM_sequential_current_state_reg[0]_18 (\FSM_sequential_current_state_reg[0]_18 ),
        .\FSM_sequential_current_state_reg[0]_19 (\FSM_sequential_current_state_reg[0]_19 ),
        .\FSM_sequential_current_state_reg[0]_2 (\FSM_sequential_current_state_reg[0]_2 ),
        .\FSM_sequential_current_state_reg[0]_20 (\FSM_sequential_current_state_reg[0]_20 ),
        .\FSM_sequential_current_state_reg[0]_21 (\FSM_sequential_current_state_reg[0]_21 ),
        .\FSM_sequential_current_state_reg[0]_22 (\FSM_sequential_current_state_reg[0]_22 ),
        .\FSM_sequential_current_state_reg[0]_23 (\FSM_sequential_current_state_reg[0]_23 ),
        .\FSM_sequential_current_state_reg[0]_24 (\FSM_sequential_current_state_reg[0]_24 ),
        .\FSM_sequential_current_state_reg[0]_25 (\FSM_sequential_current_state_reg[0]_25 ),
        .\FSM_sequential_current_state_reg[0]_26 (\FSM_sequential_current_state_reg[0]_26 ),
        .\FSM_sequential_current_state_reg[0]_27 (\FSM_sequential_current_state_reg[0]_27 ),
        .\FSM_sequential_current_state_reg[0]_28 (\FSM_sequential_current_state_reg[0]_28 ),
        .\FSM_sequential_current_state_reg[0]_29 (\FSM_sequential_current_state_reg[0]_29 ),
        .\FSM_sequential_current_state_reg[0]_3 (\FSM_sequential_current_state_reg[0]_3 ),
        .\FSM_sequential_current_state_reg[0]_30 (\FSM_sequential_current_state_reg[0]_30 ),
        .\FSM_sequential_current_state_reg[0]_31 (\FSM_sequential_current_state_reg[0]_31 ),
        .\FSM_sequential_current_state_reg[0]_32 (\FSM_sequential_current_state_reg[0]_32 ),
        .\FSM_sequential_current_state_reg[0]_33 (\FSM_sequential_current_state_reg[0]_33 ),
        .\FSM_sequential_current_state_reg[0]_34 (\FSM_sequential_current_state_reg[0]_34 ),
        .\FSM_sequential_current_state_reg[0]_35 (\FSM_sequential_current_state_reg[0]_35 ),
        .\FSM_sequential_current_state_reg[0]_36 (\FSM_sequential_current_state_reg[0]_36 ),
        .\FSM_sequential_current_state_reg[0]_37 (\FSM_sequential_current_state_reg[0]_37 ),
        .\FSM_sequential_current_state_reg[0]_38 (\FSM_sequential_current_state_reg[0]_38 ),
        .\FSM_sequential_current_state_reg[0]_39 (\FSM_sequential_current_state_reg[0]_39 ),
        .\FSM_sequential_current_state_reg[0]_4 (\FSM_sequential_current_state_reg[0]_4 ),
        .\FSM_sequential_current_state_reg[0]_40 (\FSM_sequential_current_state_reg[0]_40 ),
        .\FSM_sequential_current_state_reg[0]_41 (\FSM_sequential_current_state_reg[0]_41 ),
        .\FSM_sequential_current_state_reg[0]_42 (\FSM_sequential_current_state_reg[0]_42 ),
        .\FSM_sequential_current_state_reg[0]_43 (\FSM_sequential_current_state_reg[0]_43 ),
        .\FSM_sequential_current_state_reg[0]_44 (\FSM_sequential_current_state_reg[0]_44 ),
        .\FSM_sequential_current_state_reg[0]_45 (\FSM_sequential_current_state_reg[0]_45 ),
        .\FSM_sequential_current_state_reg[0]_46 (\FSM_sequential_current_state_reg[0]_46 ),
        .\FSM_sequential_current_state_reg[0]_47 (\FSM_sequential_current_state_reg[0]_47 ),
        .\FSM_sequential_current_state_reg[0]_48 (\FSM_sequential_current_state_reg[0]_48 ),
        .\FSM_sequential_current_state_reg[0]_49 (\FSM_sequential_current_state_reg[0]_49 ),
        .\FSM_sequential_current_state_reg[0]_5 (\FSM_sequential_current_state_reg[0]_5 ),
        .\FSM_sequential_current_state_reg[0]_50 (\FSM_sequential_current_state_reg[0]_50 ),
        .\FSM_sequential_current_state_reg[0]_51 (\FSM_sequential_current_state_reg[0]_51 ),
        .\FSM_sequential_current_state_reg[0]_52 (\FSM_sequential_current_state_reg[0]_52 ),
        .\FSM_sequential_current_state_reg[0]_53 (\FSM_sequential_current_state_reg[0]_53 ),
        .\FSM_sequential_current_state_reg[0]_54 (\FSM_sequential_current_state_reg[0]_54 ),
        .\FSM_sequential_current_state_reg[0]_55 (px_counter_n_26),
        .\FSM_sequential_current_state_reg[0]_6 (\FSM_sequential_current_state_reg[0]_6 ),
        .\FSM_sequential_current_state_reg[0]_7 (\FSM_sequential_current_state_reg[0]_7 ),
        .\FSM_sequential_current_state_reg[0]_8 (\FSM_sequential_current_state_reg[0]_8 ),
        .\FSM_sequential_current_state_reg[0]_9 (\FSM_sequential_current_state_reg[0]_9 ),
        .\FSM_sequential_current_state_reg[1] (\FSM_sequential_current_state_reg[1] ),
        .\FSM_sequential_current_state_reg[1]_0 (\FSM_sequential_current_state_reg[1]_0 ),
        .\FSM_sequential_current_state_reg[1]_1 (\FSM_sequential_current_state_reg[1]_1 ),
        .\FSM_sequential_current_state_reg[1]_10 (\FSM_sequential_current_state_reg[1]_10 ),
        .\FSM_sequential_current_state_reg[1]_100 (\FSM_sequential_current_state_reg[1]_100 ),
        .\FSM_sequential_current_state_reg[1]_101 (\FSM_sequential_current_state_reg[1]_101 ),
        .\FSM_sequential_current_state_reg[1]_102 (\FSM_sequential_current_state_reg[1]_102 ),
        .\FSM_sequential_current_state_reg[1]_103 (\FSM_sequential_current_state_reg[1]_103 ),
        .\FSM_sequential_current_state_reg[1]_104 (\FSM_sequential_current_state_reg[1]_104 ),
        .\FSM_sequential_current_state_reg[1]_105 (\FSM_sequential_current_state_reg[1]_105 ),
        .\FSM_sequential_current_state_reg[1]_106 (\FSM_sequential_current_state_reg[1]_106 ),
        .\FSM_sequential_current_state_reg[1]_107 (\FSM_sequential_current_state_reg[1]_107 ),
        .\FSM_sequential_current_state_reg[1]_108 (\FSM_sequential_current_state_reg[1]_108 ),
        .\FSM_sequential_current_state_reg[1]_109 (\FSM_sequential_current_state_reg[1]_109 ),
        .\FSM_sequential_current_state_reg[1]_11 (\FSM_sequential_current_state_reg[1]_11 ),
        .\FSM_sequential_current_state_reg[1]_110 (\FSM_sequential_current_state_reg[1]_110 ),
        .\FSM_sequential_current_state_reg[1]_111 (\FSM_sequential_current_state_reg[1]_111 ),
        .\FSM_sequential_current_state_reg[1]_112 (\FSM_sequential_current_state_reg[1]_112 ),
        .\FSM_sequential_current_state_reg[1]_113 (\FSM_sequential_current_state_reg[1]_113 ),
        .\FSM_sequential_current_state_reg[1]_114 (\FSM_sequential_current_state_reg[1]_114 ),
        .\FSM_sequential_current_state_reg[1]_115 (\FSM_sequential_current_state_reg[1]_115 ),
        .\FSM_sequential_current_state_reg[1]_116 (\FSM_sequential_current_state_reg[1]_116 ),
        .\FSM_sequential_current_state_reg[1]_117 (\FSM_sequential_current_state_reg[1]_117 ),
        .\FSM_sequential_current_state_reg[1]_118 (\FSM_sequential_current_state_reg[1]_118 ),
        .\FSM_sequential_current_state_reg[1]_119 (\FSM_sequential_current_state_reg[1]_119 ),
        .\FSM_sequential_current_state_reg[1]_12 (\FSM_sequential_current_state_reg[1]_12 ),
        .\FSM_sequential_current_state_reg[1]_120 (\FSM_sequential_current_state_reg[1]_120 ),
        .\FSM_sequential_current_state_reg[1]_121 (\FSM_sequential_current_state_reg[1]_121 ),
        .\FSM_sequential_current_state_reg[1]_122 (\FSM_sequential_current_state_reg[1]_122 ),
        .\FSM_sequential_current_state_reg[1]_123 (\FSM_sequential_current_state_reg[1]_123 ),
        .\FSM_sequential_current_state_reg[1]_124 (\FSM_sequential_current_state_reg[1]_124 ),
        .\FSM_sequential_current_state_reg[1]_125 (\FSM_sequential_current_state_reg[1]_125 ),
        .\FSM_sequential_current_state_reg[1]_126 (\FSM_sequential_current_state_reg[1]_126 ),
        .\FSM_sequential_current_state_reg[1]_127 (\FSM_sequential_current_state_reg[1]_127 ),
        .\FSM_sequential_current_state_reg[1]_128 (\FSM_sequential_current_state_reg[1]_128 ),
        .\FSM_sequential_current_state_reg[1]_129 (\FSM_sequential_current_state_reg[1]_129 ),
        .\FSM_sequential_current_state_reg[1]_13 (\FSM_sequential_current_state_reg[1]_13 ),
        .\FSM_sequential_current_state_reg[1]_130 (\FSM_sequential_current_state_reg[1]_130 ),
        .\FSM_sequential_current_state_reg[1]_131 (\FSM_sequential_current_state_reg[1]_131 ),
        .\FSM_sequential_current_state_reg[1]_132 (\FSM_sequential_current_state_reg[1]_132 ),
        .\FSM_sequential_current_state_reg[1]_133 (\FSM_sequential_current_state_reg[1]_133 ),
        .\FSM_sequential_current_state_reg[1]_134 (\FSM_sequential_current_state_reg[1]_134 ),
        .\FSM_sequential_current_state_reg[1]_135 (\FSM_sequential_current_state_reg[1]_135 ),
        .\FSM_sequential_current_state_reg[1]_136 (\FSM_sequential_current_state_reg[1]_136 ),
        .\FSM_sequential_current_state_reg[1]_137 (\FSM_sequential_current_state_reg[1]_137 ),
        .\FSM_sequential_current_state_reg[1]_138 (\FSM_sequential_current_state_reg[1]_138 ),
        .\FSM_sequential_current_state_reg[1]_139 (\FSM_sequential_current_state_reg[1]_139 ),
        .\FSM_sequential_current_state_reg[1]_14 (\FSM_sequential_current_state_reg[1]_14 ),
        .\FSM_sequential_current_state_reg[1]_140 (\FSM_sequential_current_state_reg[1]_140 ),
        .\FSM_sequential_current_state_reg[1]_141 (\FSM_sequential_current_state_reg[1]_141 ),
        .\FSM_sequential_current_state_reg[1]_142 (\FSM_sequential_current_state_reg[1]_142 ),
        .\FSM_sequential_current_state_reg[1]_143 (\FSM_sequential_current_state_reg[1]_143 ),
        .\FSM_sequential_current_state_reg[1]_144 (\FSM_sequential_current_state_reg[1]_144 ),
        .\FSM_sequential_current_state_reg[1]_145 (\FSM_sequential_current_state_reg[1]_145 ),
        .\FSM_sequential_current_state_reg[1]_146 (\FSM_sequential_current_state_reg[1]_146 ),
        .\FSM_sequential_current_state_reg[1]_147 (\FSM_sequential_current_state_reg[1]_147 ),
        .\FSM_sequential_current_state_reg[1]_148 (\FSM_sequential_current_state_reg[1]_148 ),
        .\FSM_sequential_current_state_reg[1]_149 (\FSM_sequential_current_state_reg[1]_149 ),
        .\FSM_sequential_current_state_reg[1]_15 (\FSM_sequential_current_state_reg[1]_15 ),
        .\FSM_sequential_current_state_reg[1]_150 (\FSM_sequential_current_state_reg[1]_150 ),
        .\FSM_sequential_current_state_reg[1]_151 (\FSM_sequential_current_state_reg[1]_151 ),
        .\FSM_sequential_current_state_reg[1]_152 (\FSM_sequential_current_state_reg[1]_152 ),
        .\FSM_sequential_current_state_reg[1]_153 (\FSM_sequential_current_state_reg[1]_153 ),
        .\FSM_sequential_current_state_reg[1]_154 (\FSM_sequential_current_state_reg[1]_154 ),
        .\FSM_sequential_current_state_reg[1]_155 (\FSM_sequential_current_state_reg[1]_155 ),
        .\FSM_sequential_current_state_reg[1]_156 (\FSM_sequential_current_state_reg[1]_156 ),
        .\FSM_sequential_current_state_reg[1]_157 (\FSM_sequential_current_state_reg[1]_157 ),
        .\FSM_sequential_current_state_reg[1]_158 (\FSM_sequential_current_state_reg[1]_158 ),
        .\FSM_sequential_current_state_reg[1]_159 (\FSM_sequential_current_state_reg[1]_159 ),
        .\FSM_sequential_current_state_reg[1]_16 (\FSM_sequential_current_state_reg[1]_16 ),
        .\FSM_sequential_current_state_reg[1]_160 (\FSM_sequential_current_state_reg[1]_160 ),
        .\FSM_sequential_current_state_reg[1]_161 (\FSM_sequential_current_state_reg[1]_161 ),
        .\FSM_sequential_current_state_reg[1]_162 (\FSM_sequential_current_state_reg[1]_162 ),
        .\FSM_sequential_current_state_reg[1]_163 (\FSM_sequential_current_state_reg[1]_163 ),
        .\FSM_sequential_current_state_reg[1]_164 (\FSM_sequential_current_state_reg[1]_164 ),
        .\FSM_sequential_current_state_reg[1]_165 (\FSM_sequential_current_state_reg[1]_165 ),
        .\FSM_sequential_current_state_reg[1]_166 (\FSM_sequential_current_state_reg[1]_166 ),
        .\FSM_sequential_current_state_reg[1]_167 (\FSM_sequential_current_state_reg[1]_167 ),
        .\FSM_sequential_current_state_reg[1]_168 (\FSM_sequential_current_state_reg[1]_168 ),
        .\FSM_sequential_current_state_reg[1]_169 (\FSM_sequential_current_state_reg[1]_169 ),
        .\FSM_sequential_current_state_reg[1]_17 (\FSM_sequential_current_state_reg[1]_17 ),
        .\FSM_sequential_current_state_reg[1]_170 (\FSM_sequential_current_state_reg[1]_170 ),
        .\FSM_sequential_current_state_reg[1]_171 (\FSM_sequential_current_state_reg[1]_171 ),
        .\FSM_sequential_current_state_reg[1]_172 (\FSM_sequential_current_state_reg[1]_172 ),
        .\FSM_sequential_current_state_reg[1]_173 (\FSM_sequential_current_state_reg[1]_173 ),
        .\FSM_sequential_current_state_reg[1]_174 (\FSM_sequential_current_state_reg[1]_174 ),
        .\FSM_sequential_current_state_reg[1]_175 (\FSM_sequential_current_state_reg[1]_175 ),
        .\FSM_sequential_current_state_reg[1]_176 (\FSM_sequential_current_state_reg[1]_176 ),
        .\FSM_sequential_current_state_reg[1]_177 (\FSM_sequential_current_state_reg[1]_177 ),
        .\FSM_sequential_current_state_reg[1]_178 (\FSM_sequential_current_state_reg[1]_178 ),
        .\FSM_sequential_current_state_reg[1]_179 (\FSM_sequential_current_state_reg[1]_179 ),
        .\FSM_sequential_current_state_reg[1]_18 (\FSM_sequential_current_state_reg[1]_18 ),
        .\FSM_sequential_current_state_reg[1]_180 (\FSM_sequential_current_state_reg[1]_180 ),
        .\FSM_sequential_current_state_reg[1]_181 (\FSM_sequential_current_state_reg[1]_181 ),
        .\FSM_sequential_current_state_reg[1]_182 (\FSM_sequential_current_state_reg[1]_182 ),
        .\FSM_sequential_current_state_reg[1]_183 (\FSM_sequential_current_state_reg[1]_183 ),
        .\FSM_sequential_current_state_reg[1]_184 (\FSM_sequential_current_state_reg[1]_184 ),
        .\FSM_sequential_current_state_reg[1]_185 (\FSM_sequential_current_state_reg[1]_185 ),
        .\FSM_sequential_current_state_reg[1]_186 (\FSM_sequential_current_state_reg[1]_186 ),
        .\FSM_sequential_current_state_reg[1]_187 (\FSM_sequential_current_state_reg[1]_187 ),
        .\FSM_sequential_current_state_reg[1]_188 (\FSM_sequential_current_state_reg[1]_188 ),
        .\FSM_sequential_current_state_reg[1]_189 (\FSM_sequential_current_state_reg[1]_189 ),
        .\FSM_sequential_current_state_reg[1]_19 (\FSM_sequential_current_state_reg[1]_19 ),
        .\FSM_sequential_current_state_reg[1]_190 (\FSM_sequential_current_state_reg[1]_190 ),
        .\FSM_sequential_current_state_reg[1]_191 (\FSM_sequential_current_state_reg[1]_191 ),
        .\FSM_sequential_current_state_reg[1]_192 (\FSM_sequential_current_state_reg[1]_192 ),
        .\FSM_sequential_current_state_reg[1]_193 (\FSM_sequential_current_state_reg[1]_193 ),
        .\FSM_sequential_current_state_reg[1]_194 (\FSM_sequential_current_state_reg[1]_194 ),
        .\FSM_sequential_current_state_reg[1]_195 (\FSM_sequential_current_state_reg[1]_195 ),
        .\FSM_sequential_current_state_reg[1]_196 (\FSM_sequential_current_state_reg[1]_196 ),
        .\FSM_sequential_current_state_reg[1]_197 (\FSM_sequential_current_state_reg[1]_197 ),
        .\FSM_sequential_current_state_reg[1]_198 (\FSM_sequential_current_state_reg[1]_198 ),
        .\FSM_sequential_current_state_reg[1]_199 (\FSM_sequential_current_state_reg[1]_199 ),
        .\FSM_sequential_current_state_reg[1]_2 (\FSM_sequential_current_state_reg[1]_2 ),
        .\FSM_sequential_current_state_reg[1]_20 (\FSM_sequential_current_state_reg[1]_20 ),
        .\FSM_sequential_current_state_reg[1]_200 (\FSM_sequential_current_state_reg[1]_200 ),
        .\FSM_sequential_current_state_reg[1]_201 (\FSM_sequential_current_state_reg[1]_201 ),
        .\FSM_sequential_current_state_reg[1]_202 (\FSM_sequential_current_state_reg[1]_202 ),
        .\FSM_sequential_current_state_reg[1]_203 (\FSM_sequential_current_state_reg[1]_203 ),
        .\FSM_sequential_current_state_reg[1]_204 (\FSM_sequential_current_state_reg[1]_204 ),
        .\FSM_sequential_current_state_reg[1]_205 (\FSM_sequential_current_state_reg[1]_205 ),
        .\FSM_sequential_current_state_reg[1]_206 (\FSM_sequential_current_state_reg[1]_206 ),
        .\FSM_sequential_current_state_reg[1]_207 (\FSM_sequential_current_state_reg[1]_207 ),
        .\FSM_sequential_current_state_reg[1]_208 (\FSM_sequential_current_state_reg[1]_208 ),
        .\FSM_sequential_current_state_reg[1]_209 (\FSM_sequential_current_state_reg[1]_209 ),
        .\FSM_sequential_current_state_reg[1]_21 (\FSM_sequential_current_state_reg[1]_21 ),
        .\FSM_sequential_current_state_reg[1]_210 (\FSM_sequential_current_state_reg[1]_210 ),
        .\FSM_sequential_current_state_reg[1]_211 (\FSM_sequential_current_state_reg[1]_211 ),
        .\FSM_sequential_current_state_reg[1]_212 (\FSM_sequential_current_state_reg[1]_212 ),
        .\FSM_sequential_current_state_reg[1]_213 (\FSM_sequential_current_state_reg[1]_213 ),
        .\FSM_sequential_current_state_reg[1]_214 (\FSM_sequential_current_state_reg[1]_214 ),
        .\FSM_sequential_current_state_reg[1]_215 (\FSM_sequential_current_state_reg[1]_215 ),
        .\FSM_sequential_current_state_reg[1]_216 (\FSM_sequential_current_state_reg[1]_216 ),
        .\FSM_sequential_current_state_reg[1]_217 (\FSM_sequential_current_state_reg[1]_217 ),
        .\FSM_sequential_current_state_reg[1]_218 (\FSM_sequential_current_state_reg[1]_218 ),
        .\FSM_sequential_current_state_reg[1]_219 (\FSM_sequential_current_state_reg[1]_219 ),
        .\FSM_sequential_current_state_reg[1]_22 (\FSM_sequential_current_state_reg[1]_22 ),
        .\FSM_sequential_current_state_reg[1]_220 (\FSM_sequential_current_state_reg[1]_220 ),
        .\FSM_sequential_current_state_reg[1]_221 (\FSM_sequential_current_state_reg[1]_221 ),
        .\FSM_sequential_current_state_reg[1]_222 (\FSM_sequential_current_state_reg[1]_222 ),
        .\FSM_sequential_current_state_reg[1]_223 (\FSM_sequential_current_state_reg[1]_223 ),
        .\FSM_sequential_current_state_reg[1]_224 (\FSM_sequential_current_state_reg[1]_224 ),
        .\FSM_sequential_current_state_reg[1]_225 (\FSM_sequential_current_state_reg[1]_225 ),
        .\FSM_sequential_current_state_reg[1]_226 (\FSM_sequential_current_state_reg[1]_226 ),
        .\FSM_sequential_current_state_reg[1]_227 (\FSM_sequential_current_state_reg[1]_227 ),
        .\FSM_sequential_current_state_reg[1]_228 (\FSM_sequential_current_state_reg[1]_228 ),
        .\FSM_sequential_current_state_reg[1]_229 (\FSM_sequential_current_state_reg[1]_229 ),
        .\FSM_sequential_current_state_reg[1]_23 (\FSM_sequential_current_state_reg[1]_23 ),
        .\FSM_sequential_current_state_reg[1]_230 (\FSM_sequential_current_state_reg[1]_230 ),
        .\FSM_sequential_current_state_reg[1]_231 (\FSM_sequential_current_state_reg[1]_231 ),
        .\FSM_sequential_current_state_reg[1]_232 (\FSM_sequential_current_state_reg[1]_232 ),
        .\FSM_sequential_current_state_reg[1]_233 (\FSM_sequential_current_state_reg[1]_233 ),
        .\FSM_sequential_current_state_reg[1]_234 (\FSM_sequential_current_state_reg[1]_234 ),
        .\FSM_sequential_current_state_reg[1]_235 (\FSM_sequential_current_state_reg[1]_235 ),
        .\FSM_sequential_current_state_reg[1]_236 (\FSM_sequential_current_state_reg[1]_236 ),
        .\FSM_sequential_current_state_reg[1]_237 (\FSM_sequential_current_state_reg[1]_237 ),
        .\FSM_sequential_current_state_reg[1]_238 (\FSM_sequential_current_state_reg[1]_238 ),
        .\FSM_sequential_current_state_reg[1]_239 (\FSM_sequential_current_state_reg[1]_239 ),
        .\FSM_sequential_current_state_reg[1]_24 (\FSM_sequential_current_state_reg[1]_24 ),
        .\FSM_sequential_current_state_reg[1]_240 (\FSM_sequential_current_state_reg[1]_240 ),
        .\FSM_sequential_current_state_reg[1]_241 (\FSM_sequential_current_state_reg[1]_241 ),
        .\FSM_sequential_current_state_reg[1]_242 (\FSM_sequential_current_state_reg[1]_242 ),
        .\FSM_sequential_current_state_reg[1]_25 (\FSM_sequential_current_state_reg[1]_25 ),
        .\FSM_sequential_current_state_reg[1]_26 (\FSM_sequential_current_state_reg[1]_26 ),
        .\FSM_sequential_current_state_reg[1]_27 (\FSM_sequential_current_state_reg[1]_27 ),
        .\FSM_sequential_current_state_reg[1]_28 (\FSM_sequential_current_state_reg[1]_28 ),
        .\FSM_sequential_current_state_reg[1]_29 (\FSM_sequential_current_state_reg[1]_29 ),
        .\FSM_sequential_current_state_reg[1]_3 (\FSM_sequential_current_state_reg[1]_3 ),
        .\FSM_sequential_current_state_reg[1]_30 (\FSM_sequential_current_state_reg[1]_30 ),
        .\FSM_sequential_current_state_reg[1]_31 (\FSM_sequential_current_state_reg[1]_31 ),
        .\FSM_sequential_current_state_reg[1]_32 (\FSM_sequential_current_state_reg[1]_32 ),
        .\FSM_sequential_current_state_reg[1]_33 (\FSM_sequential_current_state_reg[1]_33 ),
        .\FSM_sequential_current_state_reg[1]_34 (\FSM_sequential_current_state_reg[1]_34 ),
        .\FSM_sequential_current_state_reg[1]_35 (\FSM_sequential_current_state_reg[1]_35 ),
        .\FSM_sequential_current_state_reg[1]_36 (\FSM_sequential_current_state_reg[1]_36 ),
        .\FSM_sequential_current_state_reg[1]_37 (\FSM_sequential_current_state_reg[1]_37 ),
        .\FSM_sequential_current_state_reg[1]_38 (\FSM_sequential_current_state_reg[1]_38 ),
        .\FSM_sequential_current_state_reg[1]_39 (\FSM_sequential_current_state_reg[1]_39 ),
        .\FSM_sequential_current_state_reg[1]_4 (\FSM_sequential_current_state_reg[1]_4 ),
        .\FSM_sequential_current_state_reg[1]_40 (\FSM_sequential_current_state_reg[1]_40 ),
        .\FSM_sequential_current_state_reg[1]_41 (\FSM_sequential_current_state_reg[1]_41 ),
        .\FSM_sequential_current_state_reg[1]_42 (\FSM_sequential_current_state_reg[1]_42 ),
        .\FSM_sequential_current_state_reg[1]_43 (\FSM_sequential_current_state_reg[1]_43 ),
        .\FSM_sequential_current_state_reg[1]_44 (\FSM_sequential_current_state_reg[1]_44 ),
        .\FSM_sequential_current_state_reg[1]_45 (\FSM_sequential_current_state_reg[1]_45 ),
        .\FSM_sequential_current_state_reg[1]_46 (\FSM_sequential_current_state_reg[1]_46 ),
        .\FSM_sequential_current_state_reg[1]_47 (\FSM_sequential_current_state_reg[1]_47 ),
        .\FSM_sequential_current_state_reg[1]_48 (\FSM_sequential_current_state_reg[1]_48 ),
        .\FSM_sequential_current_state_reg[1]_49 (\FSM_sequential_current_state_reg[1]_49 ),
        .\FSM_sequential_current_state_reg[1]_5 (\FSM_sequential_current_state_reg[1]_5 ),
        .\FSM_sequential_current_state_reg[1]_50 (\FSM_sequential_current_state_reg[1]_50 ),
        .\FSM_sequential_current_state_reg[1]_51 (\FSM_sequential_current_state_reg[1]_51 ),
        .\FSM_sequential_current_state_reg[1]_52 (\FSM_sequential_current_state_reg[1]_52 ),
        .\FSM_sequential_current_state_reg[1]_53 (\FSM_sequential_current_state_reg[1]_53 ),
        .\FSM_sequential_current_state_reg[1]_54 (\FSM_sequential_current_state_reg[1]_54 ),
        .\FSM_sequential_current_state_reg[1]_55 (\FSM_sequential_current_state_reg[1]_55 ),
        .\FSM_sequential_current_state_reg[1]_56 (\FSM_sequential_current_state_reg[1]_56 ),
        .\FSM_sequential_current_state_reg[1]_57 (\FSM_sequential_current_state_reg[1]_57 ),
        .\FSM_sequential_current_state_reg[1]_58 (\FSM_sequential_current_state_reg[1]_58 ),
        .\FSM_sequential_current_state_reg[1]_59 (\FSM_sequential_current_state_reg[1]_59 ),
        .\FSM_sequential_current_state_reg[1]_6 (\FSM_sequential_current_state_reg[1]_6 ),
        .\FSM_sequential_current_state_reg[1]_60 (\FSM_sequential_current_state_reg[1]_60 ),
        .\FSM_sequential_current_state_reg[1]_61 (\FSM_sequential_current_state_reg[1]_61 ),
        .\FSM_sequential_current_state_reg[1]_62 (\FSM_sequential_current_state_reg[1]_62 ),
        .\FSM_sequential_current_state_reg[1]_63 (\FSM_sequential_current_state_reg[1]_63 ),
        .\FSM_sequential_current_state_reg[1]_64 (\FSM_sequential_current_state_reg[1]_64 ),
        .\FSM_sequential_current_state_reg[1]_65 (\FSM_sequential_current_state_reg[1]_65 ),
        .\FSM_sequential_current_state_reg[1]_66 (\FSM_sequential_current_state_reg[1]_66 ),
        .\FSM_sequential_current_state_reg[1]_67 (\FSM_sequential_current_state_reg[1]_67 ),
        .\FSM_sequential_current_state_reg[1]_68 (\FSM_sequential_current_state_reg[1]_68 ),
        .\FSM_sequential_current_state_reg[1]_69 (\FSM_sequential_current_state_reg[1]_69 ),
        .\FSM_sequential_current_state_reg[1]_7 (\FSM_sequential_current_state_reg[1]_7 ),
        .\FSM_sequential_current_state_reg[1]_70 (\FSM_sequential_current_state_reg[1]_70 ),
        .\FSM_sequential_current_state_reg[1]_71 (\FSM_sequential_current_state_reg[1]_71 ),
        .\FSM_sequential_current_state_reg[1]_72 (\FSM_sequential_current_state_reg[1]_72 ),
        .\FSM_sequential_current_state_reg[1]_73 (\FSM_sequential_current_state_reg[1]_73 ),
        .\FSM_sequential_current_state_reg[1]_74 (\FSM_sequential_current_state_reg[1]_74 ),
        .\FSM_sequential_current_state_reg[1]_75 (\FSM_sequential_current_state_reg[1]_75 ),
        .\FSM_sequential_current_state_reg[1]_76 (\FSM_sequential_current_state_reg[1]_76 ),
        .\FSM_sequential_current_state_reg[1]_77 (\FSM_sequential_current_state_reg[1]_77 ),
        .\FSM_sequential_current_state_reg[1]_78 (\FSM_sequential_current_state_reg[1]_78 ),
        .\FSM_sequential_current_state_reg[1]_79 (\FSM_sequential_current_state_reg[1]_79 ),
        .\FSM_sequential_current_state_reg[1]_8 (\FSM_sequential_current_state_reg[1]_8 ),
        .\FSM_sequential_current_state_reg[1]_80 (\FSM_sequential_current_state_reg[1]_80 ),
        .\FSM_sequential_current_state_reg[1]_81 (\FSM_sequential_current_state_reg[1]_81 ),
        .\FSM_sequential_current_state_reg[1]_82 (\FSM_sequential_current_state_reg[1]_82 ),
        .\FSM_sequential_current_state_reg[1]_83 (\FSM_sequential_current_state_reg[1]_83 ),
        .\FSM_sequential_current_state_reg[1]_84 (\FSM_sequential_current_state_reg[1]_84 ),
        .\FSM_sequential_current_state_reg[1]_85 (\FSM_sequential_current_state_reg[1]_85 ),
        .\FSM_sequential_current_state_reg[1]_86 (\FSM_sequential_current_state_reg[1]_86 ),
        .\FSM_sequential_current_state_reg[1]_87 (\FSM_sequential_current_state_reg[1]_87 ),
        .\FSM_sequential_current_state_reg[1]_88 (\FSM_sequential_current_state_reg[1]_88 ),
        .\FSM_sequential_current_state_reg[1]_89 (\FSM_sequential_current_state_reg[1]_89 ),
        .\FSM_sequential_current_state_reg[1]_9 (\FSM_sequential_current_state_reg[1]_9 ),
        .\FSM_sequential_current_state_reg[1]_90 (\FSM_sequential_current_state_reg[1]_90 ),
        .\FSM_sequential_current_state_reg[1]_91 (\FSM_sequential_current_state_reg[1]_91 ),
        .\FSM_sequential_current_state_reg[1]_92 (\FSM_sequential_current_state_reg[1]_92 ),
        .\FSM_sequential_current_state_reg[1]_93 (\FSM_sequential_current_state_reg[1]_93 ),
        .\FSM_sequential_current_state_reg[1]_94 (\FSM_sequential_current_state_reg[1]_94 ),
        .\FSM_sequential_current_state_reg[1]_95 (\FSM_sequential_current_state_reg[1]_95 ),
        .\FSM_sequential_current_state_reg[1]_96 (\FSM_sequential_current_state_reg[1]_96 ),
        .\FSM_sequential_current_state_reg[1]_97 (\FSM_sequential_current_state_reg[1]_97 ),
        .\FSM_sequential_current_state_reg[1]_98 (\FSM_sequential_current_state_reg[1]_98 ),
        .\FSM_sequential_current_state_reg[1]_99 (\FSM_sequential_current_state_reg[1]_99 ),
        .O(write_address[6:3]),
        .Q({Q,reg_d[8:2]}),
        .S({xB_counter_n_334,xB_counter_n_335,xB_counter_n_336,xB_counter_n_337}),
        .SW_IBUF(SW_IBUF[1:0]),
        .enC_ff(enC_ff),
        .plot(plot),
        .qs_reg({reg_d3[6:5],qs_reg[1]}),
        .qs_reg_0(write_address[2:0]),
        .qs_reg_1(qs_reg_0),
        .qs_reg_10(qs_reg_7),
        .qs_reg_11(xB_counter_n_351),
        .qs_reg_12(qs_reg_8),
        .qs_reg_13(xB_counter_n_353),
        .qs_reg_14({xB_counter_n_354,xB_counter_n_355}),
        .qs_reg_15({xB_counter_n_358,xB_counter_n_359,xB_counter_n_360,xB_counter_n_361}),
        .qs_reg_16({xB_counter_n_362,xB_counter_n_363,xB_counter_n_364,xB_counter_n_365}),
        .qs_reg_17(qs_reg_14),
        .qs_reg_18(qs_reg_15),
        .qs_reg_19(qs_reg_16),
        .qs_reg_2(qs_reg_3),
        .qs_reg_20(qs_reg_17),
        .qs_reg_21(qs_reg_21),
        .qs_reg_22(qs_reg_22),
        .qs_reg_23(qs_reg_23),
        .qs_reg_3(qs_reg_4),
        .qs_reg_4(qs_reg_5),
        .qs_reg_5({xB_counter_n_342,xB_counter_n_343,xB_counter_n_344,xB_counter_n_345}),
        .qs_reg_6(qs_reg_6),
        .qs_reg_7(xB_counter_n_347),
        .qs_reg_8(xB_counter_n_348),
        .qs_reg_9(xB_counter_n_349),
        .ram_reg_0_63_0_2_i_27(write_address[8:7]),
        .ram_reg_0_63_0_2_i_28(ram_reg_18368_18431_0_2),
        .ram_reg_0_63_0_2_i_32(sel0[1]),
        .ram_reg_0_63_0_2_i_38(ram_reg_0_63_0_2_i_31_n_0),
        .ram_reg_0_63_0_2_i_41(sel0[2]),
        .ram_reg_10432_10495_0_2(ram_reg_10432_10495_0_2),
        .ram_reg_10432_10495_0_2_0(ram_reg_10432_10495_0_2_0),
        .ram_reg_10560_10623_0_2(ram_reg_10560_10623_0_2),
        .ram_reg_10624_10687_0_2(ram_reg_10624_10687_0_2),
        .ram_reg_10816_10879_0_2(ram_reg_10816_10879_0_2),
        .ram_reg_10816_10879_0_2_0(ram_reg_10816_10879_0_2_0),
        .ram_reg_10880_10943_0_2(ram_reg_10880_10943_0_2),
        .ram_reg_11008_11071_0_2(ram_reg_11008_11071_0_2),
        .ram_reg_11392_11455_0_2(ram_reg_11392_11455_0_2),
        .ram_reg_11776_11839_0_2(ram_reg_11776_11839_0_2),
        .ram_reg_12992_13055_0_2(ram_reg_12992_13055_0_2),
        .ram_reg_13184_13247_0_2(ram_reg_13184_13247_0_2),
        .ram_reg_13568_13631_0_2(ram_reg_13568_13631_0_2),
        .ram_reg_13568_13631_0_2_0(ram_reg_13568_13631_0_2_0),
        .ram_reg_13824_13887_0_2(ram_reg_13824_13887_0_2),
        .ram_reg_14464_14527_0_2(ram_reg_14464_14527_0_2),
        .ram_reg_15104_15167_0_2(ram_reg_15104_15167_0_2),
        .ram_reg_15104_15167_0_2_0(ram_reg_15104_15167_0_2_0),
        .ram_reg_15872_15935_0_2(ram_reg_15872_15935_0_2),
        .ram_reg_16384_16447_0_2_i_6(sel0[0]),
        .ram_reg_1792_1855_0_2(ram_reg_1792_1855_0_2),
        .ram_reg_1792_1855_0_2_0(ram_reg_1792_1855_0_2_0),
        .ram_reg_18816_18879_0_2(ram_reg_18816_18879_0_2),
        .ram_reg_19072_19135_0_2(ram_reg_19072_19135_0_2),
        .ram_reg_19136_19199_0_2(ram_reg_19136_19199_0_2),
        .ram_reg_1920_1983_0_2_i_3(ram_reg_1920_1983_0_2_i_3),
        .ram_reg_2944_3007_0_2(ram_reg_2944_3007_0_2),
        .ram_reg_3136_3199_0_2(ram_reg_3136_3199_0_2),
        .ram_reg_3200_3263_0_2(ram_reg_3200_3263_0_2),
        .ram_reg_3328_3391_0_2(ram_reg_3328_3391_0_2),
        .ram_reg_3584_3647_0_2(ram_reg_3584_3647_0_2),
        .ram_reg_3584_3647_0_2_0(ram_reg_3584_3647_0_2_0),
        .ram_reg_3840_3903_0_2(ram_reg_3840_3903_0_2),
        .ram_reg_5888_5951_0_2(ram_reg_5888_5951_0_2),
        .ram_reg_7040_7103_0_2(ram_reg_7040_7103_0_2),
        .ram_reg_704_767_0_2_i_2(O),
        .ram_reg_7680_7743_0_2(ram_reg_7680_7743_0_2),
        .ram_reg_7936_7999_0_2(ram_reg_7936_7999_0_2),
        .ram_reg_8640_8703_0_2(ram_reg_8640_8703_0_2),
        .ram_reg_896_959_0_2(ram_reg_896_959_0_2),
        .ram_reg_9088_9151_0_2(ram_reg_9088_9151_0_2),
        .ram_reg_9600_9663_0_2(ram_reg_9600_9663_0_2),
        .reg_d1({reg_d1[6:5],reg_d1[3:1]}),
        .\reg_d1_inferred__1/i__carry__0 ({reg_d4_carry_n_4,reg_d4_carry_n_5}),
        .reg_d4_carry__0({reg_yB_reg,\reg_yB_reg[0]_0 }),
        .reg_d4_carry__0_0(\reg_yB[3]_i_2_n_0 ),
        .reg_d4_carry__0_1(\reg_yB[7]_i_3_n_0 ),
        .\reg_d_reg[1] (\SW[9] ),
        .\reg_d_reg[2] ({xB_counter_n_356,xB_counter_n_357}),
        .\reg_d_reg[3] ({\reg_d1_inferred__0/i__carry_n_4 ,\reg_d1_inferred__0/i__carry_n_5 ,\reg_d1_inferred__0/i__carry_n_6 }),
        .\reg_d_reg[3]_0 (\reg_d[3]_i_2_n_0 ),
        .\reg_d_reg[3]_1 (\reg_d[3]_i_3_n_0 ),
        .\reg_d_reg[5] ({xB_counter_n_332,xB_counter_n_333}),
        .\reg_d_reg[5]_0 (\reg_d_reg[5]_0 ),
        .\reg_d_reg[5]_1 (\reg_d[5]_i_2_n_0 ),
        .\reg_d_reg[5]_2 (\reg_d[5]_i_3_n_0 ),
        .\reg_d_reg[6] ({xB_counter_n_327,xB_counter_n_328,xB_counter_n_329,xB_counter_n_330}),
        .\reg_d_reg[6]_0 ({\reg_d1_inferred__0/i__carry__0_n_5 ,\reg_d1_inferred__0/i__carry__0_n_6 }),
        .\reg_d_reg[6]_1 (\reg_d[6]_i_2_n_0 ),
        .\reg_d_reg[7] (xB_counter_n_331),
        .\reg_d_reg[9] (\reg_d_reg[9]_0 ),
        .\reg_yB_reg[7] ({xB_counter_n_338,xB_counter_n_339,xB_counter_n_340,xB_counter_n_341}),
        .reset0(reset0),
        .write_address1(write_address1),
        .y_line(y_line));
  CARRY4 xB_yB_comp0_carry
       (.CI(1'b0),
        .CO({CO,xB_yB_comp0_carry_n_1,xB_yB_comp0_carry_n_2,xB_yB_comp0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({xB_counter_n_338,xB_counter_n_339,xB_counter_n_340,xB_counter_n_341}),
        .O(NLW_xB_yB_comp0_carry_O_UNCONNECTED[3:0]),
        .S({xB_counter_n_334,xB_counter_n_335,xB_counter_n_336,xB_counter_n_337}));
endmodule

module controlpath
   (\FSM_sequential_current_state_reg[2]_0 ,
    Q,
    \FSM_sequential_current_state_reg[0]_0 ,
    \FSM_sequential_current_state_reg[1]_0 ,
    \FSM_sequential_current_state_reg[1]_1 ,
    enY,
    plot,
    color_out,
    ADDRD,
    qs_reg,
    \FSM_sequential_current_state_reg[1]_2 ,
    x_count_reset,
    \FSM_sequential_current_state_reg[2]_1 ,
    D,
    qs_reg_0,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    qs_reg_6,
    qs_reg_7,
    qs_reg_8,
    qs_reg_9,
    qs_reg_10,
    qs_reg_11,
    qs_reg_12,
    qs_reg_13,
    qs_reg_14,
    qs_reg_15,
    qs_reg_16,
    O,
    E,
    \FSM_sequential_current_state_reg[1]_3 ,
    \FSM_sequential_current_state_reg[1]_4 ,
    \FSM_sequential_current_state_reg[1]_5 ,
    \FSM_sequential_current_state_reg[1]_6 ,
    \FSM_sequential_current_state_reg[1]_7 ,
    \FSM_sequential_current_state_reg[1]_8 ,
    \FSM_sequential_current_state_reg[1]_9 ,
    \FSM_sequential_current_state_reg[1]_10 ,
    \FSM_sequential_current_state_reg[1]_11 ,
    \FSM_sequential_current_state_reg[1]_12 ,
    qs_reg_17,
    \FSM_sequential_current_state_reg[0]_1 ,
    \FSM_sequential_current_state_reg[2]_2 ,
    qs_reg_18,
    \FSM_sequential_current_state_reg[1]_13 ,
    \FSM_sequential_current_state_reg[1]_14 ,
    \FSM_sequential_current_state_reg[2]_3 ,
    enC_ff,
    \FSM_sequential_current_state_reg[0]_2 ,
    \FSM_sequential_current_state_reg[0]_3 ,
    \reg_yB_reg[7] ,
    \FSM_sequential_current_state_reg[1]_15 ,
    BTNC_IBUF,
    circle_ff,
    BTNR_IBUF,
    clear_ff,
    CO,
    BTNL_IBUF,
    y_line,
    SW_IBUF,
    x_line,
    ram_reg_18368_18431_0_2,
    ram_reg_18368_18431_0_2_0,
    ram_reg_18368_18431_0_2_1,
    y_line__0,
    ram_reg_0_63_0_2_i_27,
    ram_reg_0_63_0_2_i_27_0,
    ram_reg_0_63_0_2_i_40,
    ram_reg_64_127_0_2_i_2,
    ram_reg_0_63_0_2_i_28_0,
    \FSM_sequential_current_state_reg[0]_4 ,
    line_ff,
    \reg_yB_reg[4] ,
    \reg_yB_reg[4]_0 ,
    \reg_yB_reg[0] ,
    S,
    write_address,
    sel0,
    qs_reg_19,
    qs_reg_20,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    \u_ila_0_next_state[0] ,
    \u_ila_0_next_state[1] ,
    \u_ila_0_next_state[2] );
  output \FSM_sequential_current_state_reg[2]_0 ;
  output [2:0]Q;
  output \FSM_sequential_current_state_reg[0]_0 ;
  output \FSM_sequential_current_state_reg[1]_0 ;
  output [0:0]\FSM_sequential_current_state_reg[1]_1 ;
  output enY;
  output plot;
  output [2:0]color_out;
  output [2:0]ADDRD;
  output [1:0]qs_reg;
  output \FSM_sequential_current_state_reg[1]_2 ;
  output x_count_reset;
  output \FSM_sequential_current_state_reg[2]_1 ;
  output [1:0]D;
  output [2:0]qs_reg_0;
  output [2:0]qs_reg_1;
  output [2:0]qs_reg_2;
  output [2:0]qs_reg_3;
  output qs_reg_4;
  output qs_reg_5;
  output qs_reg_6;
  output qs_reg_7;
  output qs_reg_8;
  output qs_reg_9;
  output qs_reg_10;
  output qs_reg_11;
  output qs_reg_12;
  output qs_reg_13;
  output qs_reg_14;
  output qs_reg_15;
  output [0:0]qs_reg_16;
  output [3:0]O;
  output [0:0]E;
  output \FSM_sequential_current_state_reg[1]_3 ;
  output \FSM_sequential_current_state_reg[1]_4 ;
  output \FSM_sequential_current_state_reg[1]_5 ;
  output \FSM_sequential_current_state_reg[1]_6 ;
  output \FSM_sequential_current_state_reg[1]_7 ;
  output \FSM_sequential_current_state_reg[1]_8 ;
  output \FSM_sequential_current_state_reg[1]_9 ;
  output \FSM_sequential_current_state_reg[1]_10 ;
  output \FSM_sequential_current_state_reg[1]_11 ;
  output \FSM_sequential_current_state_reg[1]_12 ;
  output qs_reg_17;
  output \FSM_sequential_current_state_reg[0]_1 ;
  output \FSM_sequential_current_state_reg[2]_2 ;
  output qs_reg_18;
  output \FSM_sequential_current_state_reg[1]_13 ;
  output \FSM_sequential_current_state_reg[1]_14 ;
  output \FSM_sequential_current_state_reg[2]_3 ;
  input enC_ff;
  input \FSM_sequential_current_state_reg[0]_2 ;
  input \FSM_sequential_current_state_reg[0]_3 ;
  input [0:0]\reg_yB_reg[7] ;
  input \FSM_sequential_current_state_reg[1]_15 ;
  input BTNC_IBUF;
  input circle_ff;
  input BTNR_IBUF;
  input clear_ff;
  input [0:0]CO;
  input BTNL_IBUF;
  input [2:0]y_line;
  input [4:0]SW_IBUF;
  input [2:0]x_line;
  input ram_reg_18368_18431_0_2;
  input ram_reg_18368_18431_0_2_0;
  input ram_reg_18368_18431_0_2_1;
  input [0:0]y_line__0;
  input ram_reg_0_63_0_2_i_27;
  input ram_reg_0_63_0_2_i_27_0;
  input ram_reg_0_63_0_2_i_40;
  input [0:0]ram_reg_64_127_0_2_i_2;
  input ram_reg_0_63_0_2_i_28_0;
  input \FSM_sequential_current_state_reg[0]_4 ;
  input line_ff;
  input \reg_yB_reg[4] ;
  input \reg_yB_reg[4]_0 ;
  input [0:0]\reg_yB_reg[0] ;
  input [1:0]S;
  input [8:0]write_address;
  input [1:0]sel0;
  input [1:0]qs_reg_19;
  input qs_reg_20;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  output \u_ila_0_next_state[0] ;
  output \u_ila_0_next_state[1] ;
  output \u_ila_0_next_state[2] ;

  wire [2:0]ADDRD;
  wire [1:1]B;
  wire BTNC_IBUF;
  wire BTNL_IBUF;
  wire BTNR_IBUF;
  wire CLK100MHZ_IBUF_BUFG;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_current_state[0]_i_2_n_0 ;
  wire \FSM_sequential_current_state[1]_i_3_n_0 ;
  wire \FSM_sequential_current_state[1]_i_4_n_0 ;
  wire \FSM_sequential_current_state_reg[0]_0 ;
  wire \FSM_sequential_current_state_reg[0]_1 ;
  wire \FSM_sequential_current_state_reg[0]_2 ;
  wire \FSM_sequential_current_state_reg[0]_3 ;
  wire \FSM_sequential_current_state_reg[0]_4 ;
  wire \FSM_sequential_current_state_reg[1]_0 ;
  wire [0:0]\FSM_sequential_current_state_reg[1]_1 ;
  wire \FSM_sequential_current_state_reg[1]_10 ;
  wire \FSM_sequential_current_state_reg[1]_11 ;
  wire \FSM_sequential_current_state_reg[1]_12 ;
  wire \FSM_sequential_current_state_reg[1]_13 ;
  wire \FSM_sequential_current_state_reg[1]_14 ;
  wire \FSM_sequential_current_state_reg[1]_15 ;
  wire \FSM_sequential_current_state_reg[1]_2 ;
  wire \FSM_sequential_current_state_reg[1]_3 ;
  wire \FSM_sequential_current_state_reg[1]_4 ;
  wire \FSM_sequential_current_state_reg[1]_5 ;
  wire \FSM_sequential_current_state_reg[1]_6 ;
  wire \FSM_sequential_current_state_reg[1]_7 ;
  wire \FSM_sequential_current_state_reg[1]_8 ;
  wire \FSM_sequential_current_state_reg[1]_9 ;
  wire \FSM_sequential_current_state_reg[2]_0 ;
  wire \FSM_sequential_current_state_reg[2]_1 ;
  wire \FSM_sequential_current_state_reg[2]_2 ;
  wire \FSM_sequential_current_state_reg[2]_3 ;
  wire [3:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire [4:0]SW_IBUF;
  wire circle_ff;
  wire clear_ff;
  wire [2:0]color_out;
  wire enC_ff;
  wire enY;
  wire line_ff;
  wire [2:0]next_state;
  wire plot;
  wire [1:0]qs_reg;
  wire [2:0]qs_reg_0;
  wire [2:0]qs_reg_1;
  wire qs_reg_10;
  wire qs_reg_11;
  wire qs_reg_12;
  wire qs_reg_13;
  wire qs_reg_14;
  wire qs_reg_15;
  wire [0:0]qs_reg_16;
  wire qs_reg_17;
  wire qs_reg_18;
  wire [1:0]qs_reg_19;
  wire [2:0]qs_reg_2;
  wire qs_reg_20;
  wire [2:0]qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire qs_reg_6;
  wire qs_reg_7;
  wire qs_reg_8;
  wire qs_reg_9;
  wire ram_reg_0_63_0_2_i_27;
  wire ram_reg_0_63_0_2_i_27_0;
  wire ram_reg_0_63_0_2_i_28_0;
  wire ram_reg_0_63_0_2_i_28_n_1;
  wire ram_reg_0_63_0_2_i_28_n_2;
  wire ram_reg_0_63_0_2_i_28_n_3;
  wire ram_reg_0_63_0_2_i_40;
  wire ram_reg_0_63_0_2_i_41_n_0;
  wire ram_reg_0_63_0_2_i_43_n_0;
  wire ram_reg_18368_18431_0_2;
  wire ram_reg_18368_18431_0_2_0;
  wire ram_reg_18368_18431_0_2_1;
  wire [0:0]ram_reg_64_127_0_2_i_2;
  wire [0:0]\reg_yB_reg[0] ;
  wire \reg_yB_reg[4] ;
  wire \reg_yB_reg[4]_0 ;
  wire [0:0]\reg_yB_reg[7] ;
  wire reset0;
  wire [1:0]sel0;
  wire [8:0]write_address;
  wire x_count_reset;
  wire [2:0]x_line;
  wire [2:0]y_line;
  wire [0:0]y_line__0;

  assign \u_ila_0_next_state[0]  = next_state[0];
  assign \u_ila_0_next_state[1]  = next_state[1];
  assign \u_ila_0_next_state[2]  = next_state[2];
  LUT6 #(
    .INIT(64'h00000000000A02AA)) 
    \FSM_sequential_current_state[0]_i_1 
       (.I0(\FSM_sequential_current_state[0]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\FSM_sequential_current_state_reg[0]_2 ),
        .I5(\FSM_sequential_current_state_reg[0]_3 ),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'hFBFBFBFBAAFBAAAA)) 
    \FSM_sequential_current_state[0]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\FSM_sequential_current_state_reg[0]_4 ),
        .I3(circle_ff),
        .I4(BTNC_IBUF),
        .I5(\FSM_sequential_current_state[1]_i_3_n_0 ),
        .O(\FSM_sequential_current_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAABAAAAAAABA)) 
    \FSM_sequential_current_state[1]_i_1 
       (.I0(\FSM_sequential_current_state_reg[1]_15 ),
        .I1(\FSM_sequential_current_state[1]_i_3_n_0 ),
        .I2(BTNC_IBUF),
        .I3(circle_ff),
        .I4(Q[2]),
        .I5(\FSM_sequential_current_state[1]_i_4_n_0 ),
        .O(next_state[1]));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \FSM_sequential_current_state[1]_i_3 
       (.I0(clear_ff),
        .I1(BTNR_IBUF),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(BTNL_IBUF),
        .I5(line_ff),
        .O(\FSM_sequential_current_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000D00000000000)) 
    \FSM_sequential_current_state[1]_i_4 
       (.I0(BTNR_IBUF),
        .I1(clear_ff),
        .I2(CO),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\FSM_sequential_current_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCB00000FCB0FCB0)) 
    \FSM_sequential_current_state[2]_i_1 
       (.I0(CO),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(clear_ff),
        .I5(BTNR_IBUF),
        .O(next_state[2]));
  (* FSM_ENCODED_STATES = "Initcircle:011,Next_row:010,Next_px:001,IncX:101,Dlessthanzero:111,Dmorethanzero:110,pixel:100,IDLE:000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_current_state_reg[0] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset0),
        .D(next_state[0]),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "Initcircle:011,Next_row:010,Next_px:001,IncX:101,Dlessthanzero:111,Dmorethanzero:110,pixel:100,IDLE:000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_current_state_reg[1] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset0),
        .D(next_state[1]),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "Initcircle:011,Next_row:010,Next_px:001,IncX:101,Dlessthanzero:111,Dmorethanzero:110,pixel:100,IDLE:000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_current_state_reg[2] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset0),
        .D(next_state[2]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h60)) 
    qs_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_sequential_current_state_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h02)) 
    qs_i_1__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(enY));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h04)) 
    qs_i_1__10
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(x_count_reset));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    qs_i_1__19
       (.I0(enC_ff),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(qs_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFDFF0200)) 
    qs_i_1__21
       (.I0(sel0[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(sel0[1]),
        .O(qs_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    qs_i_1__22
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sel0[0]),
        .O(\FSM_sequential_current_state_reg[1]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    qs_i_1__24
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(qs_reg_20),
        .I3(qs_reg_19[1]),
        .O(\FSM_sequential_current_state_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h08)) 
    qs_i_2__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\FSM_sequential_current_state_reg[1]_2 ));
  LUT3 #(
    .INIT(8'h94)) 
    qs_i_2__4
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(qs_reg_19[0]),
        .O(\FSM_sequential_current_state_reg[1]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    qs_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\FSM_sequential_current_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    qs_i_3__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\FSM_sequential_current_state_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    qs_i_3__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\FSM_sequential_current_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_0_63_0_2_i_1
       (.I0(BTNL_IBUF),
        .I1(y_line[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[0]),
        .O(color_out[0]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_0_63_0_2_i_10
       (.I0(x_line[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2_1),
        .O(ADDRD[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ram_reg_0_63_0_2_i_12
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(plot));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_0_63_0_2_i_2
       (.I0(BTNL_IBUF),
        .I1(y_line[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[1]),
        .O(color_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h15)) 
    ram_reg_0_63_0_2_i_20
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_sequential_current_state_reg[2]_2 ));
  CARRY4 ram_reg_0_63_0_2_i_28
       (.CI(1'b0),
        .CO({qs_reg_16,ram_reg_0_63_0_2_i_28_n_1,ram_reg_0_63_0_2_i_28_n_2,ram_reg_0_63_0_2_i_28_n_3}),
        .CYINIT(1'b0),
        .DI({qs_reg[0],B,ram_reg_64_127_0_2_i_2,1'b0}),
        .O(O),
        .S({S[1],ram_reg_0_63_0_2_i_41_n_0,S[0],ram_reg_0_63_0_2_i_43_n_0}));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_0_63_0_2_i_3
       (.I0(BTNL_IBUF),
        .I1(y_line[2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[2]),
        .O(color_out[2]));
  LUT6 #(
    .INIT(64'hFEEEFEEEFEEE0222)) 
    ram_reg_0_63_0_2_i_33
       (.I0(y_line__0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_0_63_0_2_i_27),
        .I5(ram_reg_0_63_0_2_i_27_0),
        .O(qs_reg[1]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_0_63_0_2_i_38
       (.I0(y_line[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_0_63_0_2_i_40),
        .O(qs_reg[0]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_0_63_0_2_i_39
       (.I0(y_line[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_0_63_0_2_i_28_0),
        .O(B));
  LUT6 #(
    .INIT(64'h0111FDDDFEEE0222)) 
    ram_reg_0_63_0_2_i_41
       (.I0(y_line[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_0_63_0_2_i_28_0),
        .I5(qs_reg[1]),
        .O(ram_reg_0_63_0_2_i_41_n_0));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_0_63_0_2_i_43
       (.I0(y_line[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_0_63_0_2_i_28_0),
        .O(ram_reg_0_63_0_2_i_43_n_0));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_0_63_0_2_i_7
       (.I0(x_line[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2),
        .O(ADDRD[2]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_0_63_0_2_i_9
       (.I0(x_line[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2_0),
        .O(ADDRD[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hABFF)) 
    ram_reg_1088_1151_0_2_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(write_address[4]),
        .O(\FSM_sequential_current_state_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_12288_12351_0_2_i_1
       (.I0(BTNL_IBUF),
        .I1(y_line[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[0]),
        .O(qs_reg_14));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_12288_12351_0_2_i_10
       (.I0(x_line[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2_1),
        .O(qs_reg_2[0]));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_12288_12351_0_2_i_2
       (.I0(BTNL_IBUF),
        .I1(y_line[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[1]),
        .O(qs_reg_10));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_12288_12351_0_2_i_3
       (.I0(BTNL_IBUF),
        .I1(y_line[2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[2]),
        .O(qs_reg_6));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_12288_12351_0_2_i_7
       (.I0(x_line[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2),
        .O(qs_reg_2[2]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_12288_12351_0_2_i_9
       (.I0(x_line[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2_0),
        .O(qs_reg_2[1]));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_16384_16447_0_2_i_1
       (.I0(BTNL_IBUF),
        .I1(y_line[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[0]),
        .O(qs_reg_15));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_16384_16447_0_2_i_10
       (.I0(x_line[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2_1),
        .O(qs_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hABFF)) 
    ram_reg_16384_16447_0_2_i_12
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(write_address[8]),
        .O(\FSM_sequential_current_state_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_16384_16447_0_2_i_2
       (.I0(BTNL_IBUF),
        .I1(y_line[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[1]),
        .O(qs_reg_11));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_16384_16447_0_2_i_3
       (.I0(BTNL_IBUF),
        .I1(y_line[2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[2]),
        .O(qs_reg_7));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_16384_16447_0_2_i_7
       (.I0(x_line[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2),
        .O(qs_reg_3[2]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_16384_16447_0_2_i_9
       (.I0(x_line[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2_0),
        .O(qs_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEEEF)) 
    ram_reg_1920_1983_0_2_i_3
       (.I0(write_address[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\FSM_sequential_current_state_reg[1]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hABFF)) 
    ram_reg_2048_2111_0_2_i_3
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(write_address[5]),
        .O(\FSM_sequential_current_state_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEEEF)) 
    ram_reg_2752_2815_0_2_i_2
       (.I0(write_address[2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\FSM_sequential_current_state_reg[1]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEEEF)) 
    ram_reg_2880_2943_0_2_i_2
       (.I0(write_address[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\FSM_sequential_current_state_reg[1]_11 ));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_4096_4159_0_2_i_1
       (.I0(BTNL_IBUF),
        .I1(y_line[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[0]),
        .O(qs_reg_12));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_4096_4159_0_2_i_10
       (.I0(x_line[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2_1),
        .O(qs_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hABFF)) 
    ram_reg_4096_4159_0_2_i_12
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(write_address[6]),
        .O(\FSM_sequential_current_state_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_4096_4159_0_2_i_2
       (.I0(BTNL_IBUF),
        .I1(y_line[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[1]),
        .O(qs_reg_8));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_4096_4159_0_2_i_3
       (.I0(BTNL_IBUF),
        .I1(y_line[2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[2]),
        .O(qs_reg_4));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_4096_4159_0_2_i_7
       (.I0(x_line[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2),
        .O(qs_reg_0[2]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_4096_4159_0_2_i_9
       (.I0(x_line[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2_0),
        .O(qs_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEEEF)) 
    ram_reg_4544_4607_0_2_i_2
       (.I0(write_address[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\FSM_sequential_current_state_reg[1]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hABFF)) 
    ram_reg_704_767_0_2_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(write_address[3]),
        .O(\FSM_sequential_current_state_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_8192_8255_0_2_i_1
       (.I0(BTNL_IBUF),
        .I1(y_line[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[0]),
        .O(qs_reg_13));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_8192_8255_0_2_i_10
       (.I0(x_line[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2_1),
        .O(qs_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hABFF)) 
    ram_reg_8192_8255_0_2_i_12
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(write_address[7]),
        .O(\FSM_sequential_current_state_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_8192_8255_0_2_i_2
       (.I0(BTNL_IBUF),
        .I1(y_line[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[1]),
        .O(qs_reg_9));
  LUT6 #(
    .INIT(64'hFFF8F8F800080808)) 
    ram_reg_8192_8255_0_2_i_3
       (.I0(BTNL_IBUF),
        .I1(y_line[2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SW_IBUF[2]),
        .O(qs_reg_5));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_8192_8255_0_2_i_7
       (.I0(x_line[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2),
        .O(qs_reg_1[2]));
  LUT5 #(
    .INIT(32'hFEEE0222)) 
    ram_reg_8192_8255_0_2_i_9
       (.I0(x_line[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_18368_18431_0_2_0),
        .O(qs_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \reg_d[5]_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(enC_ff),
        .O(\FSM_sequential_current_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_d[9]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(E));
  LUT5 #(
    .INIT(32'h00E0FFEF)) 
    \reg_yB[0]_i_1 
       (.I0(SW_IBUF[3]),
        .I1(\reg_yB_reg[4] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\reg_yB_reg[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    \reg_yB[4]_i_1 
       (.I0(\reg_yB_reg[4] ),
        .I1(SW_IBUF[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\reg_yB_reg[4]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h02A0)) 
    \reg_yB[7]_i_1 
       (.I0(Q[1]),
        .I1(\reg_yB_reg[7] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\FSM_sequential_current_state_reg[1]_1 ));
endmodule

module d_flipflop
   (circle_ff,
    BTNC_IBUF,
    CLK100MHZ_IBUF_BUFG,
    reset0);
  output circle_ff;
  input BTNC_IBUF;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;

  wire BTNC_IBUF;
  wire CLK100MHZ_IBUF_BUFG;
  wire circle_ff;
  wire reset0;

  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset0),
        .D(BTNC_IBUF),
        .Q(circle_ff));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_0
   (clear_ff,
    qs_reg_0,
    BTNR_IBUF,
    CLK100MHZ_IBUF_BUFG,
    reset0);
  output clear_ff;
  output qs_reg_0;
  input BTNR_IBUF;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;

  wire BTNR_IBUF;
  wire CLK100MHZ_IBUF_BUFG;
  wire clear_ff;
  wire qs_reg_0;
  wire reset0;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_current_state[0]_i_3 
       (.I0(BTNR_IBUF),
        .I1(clear_ff),
        .O(qs_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset0),
        .D(BTNR_IBUF),
        .Q(clear_ff));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_1
   (line_ff,
    BTNL_IBUF,
    CLK100MHZ_IBUF_BUFG,
    reset0);
  output line_ff;
  input BTNL_IBUF;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;

  wire BTNL_IBUF;
  wire CLK100MHZ_IBUF_BUFG;
  wire line_ff;
  wire reset0;

  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset0),
        .D(BTNL_IBUF),
        .Q(line_ff));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_10
   (qs_reg_0,
    qs_reg_1,
    qs_reg_2,
    x_count_reset,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    qs_reg_6,
    Q);
  output qs_reg_0;
  output qs_reg_1;
  output qs_reg_2;
  input x_count_reset;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_3;
  input qs_reg_4;
  input qs_reg_5;
  input qs_reg_6;
  input [2:0]Q;

  wire CLK100MHZ_IBUF_BUFG;
  wire [2:0]Q;
  wire qs_i_1__11_n_0;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire qs_reg_6;
  wire x_count_reset;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    qs_i_1__11
       (.I0(qs_reg_0),
        .I1(qs_reg_4),
        .O(qs_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    qs_i_1__5
       (.I0(qs_reg_0),
        .I1(qs_reg_3),
        .I2(qs_reg_4),
        .I3(qs_reg_5),
        .I4(qs_reg_6),
        .O(qs_reg_1));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    qs_i_2__2
       (.I0(qs_reg_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(qs_reg_4),
        .I5(qs_reg_5),
        .O(qs_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(x_count_reset),
        .CLR(qs_reg_3),
        .D(qs_i_1__11_n_0),
        .Q(qs_reg_0));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_11
   (qs_reg_0,
    x_count_reset,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3);
  output qs_reg_0;
  input x_count_reset;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_1;
  input qs_reg_2;
  input qs_reg_3;

  wire CLK100MHZ_IBUF_BUFG;
  wire qs_i_1__12_n_0;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;
  wire x_count_reset;

  LUT3 #(
    .INIT(8'h6A)) 
    qs_i_1__12
       (.I0(qs_reg_0),
        .I1(qs_reg_2),
        .I2(qs_reg_3),
        .O(qs_i_1__12_n_0));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(x_count_reset),
        .CLR(qs_reg_1),
        .D(qs_i_1__12_n_0),
        .Q(qs_reg_0));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_12
   (qs_reg_0,
    x_count_reset,
    qs_reg_1,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_2);
  output qs_reg_0;
  input x_count_reset;
  input qs_reg_1;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_2;

  wire CLK100MHZ_IBUF_BUFG;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire x_count_reset;

  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(x_count_reset),
        .CLR(qs_reg_2),
        .D(qs_reg_1),
        .Q(qs_reg_0));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_13
   (qs_reg_0,
    x_count_reset,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5);
  output qs_reg_0;
  input x_count_reset;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_1;
  input qs_reg_2;
  input qs_reg_3;
  input qs_reg_4;
  input qs_reg_5;

  wire CLK100MHZ_IBUF_BUFG;
  wire qs_i_1__6_n_0;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire x_count_reset;

  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    qs_i_1__6
       (.I0(qs_reg_0),
        .I1(qs_reg_2),
        .I2(qs_reg_1),
        .I3(qs_reg_3),
        .I4(qs_reg_4),
        .I5(qs_reg_5),
        .O(qs_i_1__6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(x_count_reset),
        .CLR(qs_reg_1),
        .D(qs_i_1__6_n_0),
        .Q(qs_reg_0));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_14
   (qs_reg_0,
    x_count_reset,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4);
  output qs_reg_0;
  input x_count_reset;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_1;
  input qs_reg_2;
  input qs_reg_3;
  input qs_reg_4;

  wire CLK100MHZ_IBUF_BUFG;
  wire qs_i_1__7_n_0;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire x_count_reset;

  LUT4 #(
    .INIT(16'hA6AA)) 
    qs_i_1__7
       (.I0(qs_reg_0),
        .I1(qs_reg_2),
        .I2(qs_reg_3),
        .I3(qs_reg_4),
        .O(qs_i_1__7_n_0));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(x_count_reset),
        .CLR(qs_reg_1),
        .D(qs_i_1__7_n_0),
        .Q(qs_reg_0));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_15
   (qs_reg_0,
    x_count_reset,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5);
  output qs_reg_0;
  input x_count_reset;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_1;
  input qs_reg_2;
  input qs_reg_3;
  input qs_reg_4;
  input qs_reg_5;

  wire CLK100MHZ_IBUF_BUFG;
  wire qs_i_1__8_n_0;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire x_count_reset;

  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    qs_i_1__8
       (.I0(qs_reg_0),
        .I1(qs_reg_2),
        .I2(qs_reg_3),
        .I3(qs_reg_4),
        .I4(qs_reg_5),
        .O(qs_i_1__8_n_0));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(x_count_reset),
        .CLR(qs_reg_1),
        .D(qs_i_1__8_n_0),
        .Q(qs_reg_0));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_16
   (x_line,
    qs_reg_0,
    x_count_reset,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    qs_reg_6);
  output [0:0]x_line;
  output qs_reg_0;
  input x_count_reset;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_1;
  input qs_reg_2;
  input qs_reg_3;
  input qs_reg_4;
  input qs_reg_5;
  input qs_reg_6;

  wire CLK100MHZ_IBUF_BUFG;
  wire qs_i_1__9_n_0;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire qs_reg_6;
  wire x_count_reset;
  wire [0:0]x_line;

  LUT3 #(
    .INIT(8'h57)) 
    \FSM_sequential_current_state[1]_i_5 
       (.I0(x_line),
        .I1(qs_reg_6),
        .I2(qs_reg_2),
        .O(qs_reg_0));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    qs_i_1__9
       (.I0(x_line),
        .I1(qs_reg_2),
        .I2(qs_reg_3),
        .I3(qs_reg_4),
        .I4(qs_reg_5),
        .I5(qs_reg_6),
        .O(qs_i_1__9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(x_count_reset),
        .CLR(qs_reg_1),
        .D(qs_i_1__9_n_0),
        .Q(x_line));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_17
   (qs_reg_0,
    D,
    qs_reg_1,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    \reg_d_reg[9] ,
    O,
    Q,
    reg_d1,
    \reg_d_reg[7] ,
    \reg_d_reg[4] );
  output qs_reg_0;
  output [4:0]D;
  input qs_reg_1;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input \reg_d_reg[9] ;
  input [1:0]O;
  input [1:0]Q;
  input [4:0]reg_d1;
  input [1:0]\reg_d_reg[7] ;
  input \reg_d_reg[4] ;

  wire CLK100MHZ_IBUF_BUFG;
  wire [4:0]D;
  wire [1:0]O;
  wire [1:0]Q;
  wire qs_reg_0;
  wire qs_reg_1;
  wire [4:0]reg_d1;
  wire \reg_d_reg[4] ;
  wire [1:0]\reg_d_reg[7] ;
  wire \reg_d_reg[9] ;
  wire reset0;

  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset0),
        .D(qs_reg_1),
        .Q(qs_reg_0));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \reg_d[0]_i_1 
       (.I0(qs_reg_0),
        .I1(reg_d1[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \reg_d[4]_i_1 
       (.I0(\reg_d_reg[4] ),
        .I1(qs_reg_0),
        .I2(\reg_d_reg[7] [0]),
        .I3(Q[1]),
        .I4(reg_d1[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \reg_d[7]_i_1 
       (.I0(\reg_d_reg[9] ),
        .I1(qs_reg_0),
        .I2(\reg_d_reg[7] [1]),
        .I3(Q[1]),
        .I4(reg_d1[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \reg_d[8]_i_1 
       (.I0(\reg_d_reg[9] ),
        .I1(qs_reg_0),
        .I2(O[0]),
        .I3(Q[1]),
        .I4(reg_d1[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \reg_d[9]_i_2 
       (.I0(\reg_d_reg[9] ),
        .I1(qs_reg_0),
        .I2(O[1]),
        .I3(Q[1]),
        .I4(reg_d1[4]),
        .O(D[4]));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_19
   (qs_reg_0,
    \FSM_sequential_current_state_reg[1] ,
    O,
    ram_reg_0_63_0_2_i_27,
    \FSM_sequential_current_state_reg[1]_0 ,
    \FSM_sequential_current_state_reg[1]_1 ,
    \FSM_sequential_current_state_reg[1]_2 ,
    \FSM_sequential_current_state_reg[1]_3 ,
    \FSM_sequential_current_state_reg[1]_4 ,
    \FSM_sequential_current_state_reg[1]_5 ,
    \FSM_sequential_current_state_reg[1]_6 ,
    \FSM_sequential_current_state_reg[1]_7 ,
    \FSM_sequential_current_state_reg[1]_8 ,
    \FSM_sequential_current_state_reg[1]_9 ,
    \FSM_sequential_current_state_reg[1]_10 ,
    \FSM_sequential_current_state_reg[1]_11 ,
    \FSM_sequential_current_state_reg[1]_12 ,
    \FSM_sequential_current_state_reg[1]_13 ,
    \FSM_sequential_current_state_reg[0] ,
    \FSM_sequential_current_state_reg[1]_14 ,
    \FSM_sequential_current_state_reg[0]_0 ,
    qs_reg_1,
    \FSM_sequential_current_state_reg[1]_15 ,
    \FSM_sequential_current_state_reg[1]_16 ,
    \FSM_sequential_current_state_reg[1]_17 ,
    \FSM_sequential_current_state_reg[1]_18 ,
    \FSM_sequential_current_state_reg[1]_19 ,
    \FSM_sequential_current_state_reg[1]_20 ,
    \FSM_sequential_current_state_reg[1]_21 ,
    \FSM_sequential_current_state_reg[1]_22 ,
    \FSM_sequential_current_state_reg[0]_1 ,
    \FSM_sequential_current_state_reg[0]_2 ,
    \FSM_sequential_current_state_reg[0]_3 ,
    \FSM_sequential_current_state_reg[0]_4 ,
    \FSM_sequential_current_state_reg[1]_23 ,
    \FSM_sequential_current_state_reg[1]_24 ,
    \FSM_sequential_current_state_reg[1]_25 ,
    \FSM_sequential_current_state_reg[1]_26 ,
    \FSM_sequential_current_state_reg[1]_27 ,
    \FSM_sequential_current_state_reg[1]_28 ,
    \FSM_sequential_current_state_reg[1]_29 ,
    \FSM_sequential_current_state_reg[1]_30 ,
    \FSM_sequential_current_state_reg[1]_31 ,
    \FSM_sequential_current_state_reg[1]_32 ,
    \FSM_sequential_current_state_reg[1]_33 ,
    \FSM_sequential_current_state_reg[0]_5 ,
    \FSM_sequential_current_state_reg[1]_34 ,
    \FSM_sequential_current_state_reg[0]_6 ,
    \FSM_sequential_current_state_reg[0]_7 ,
    \FSM_sequential_current_state_reg[1]_35 ,
    \FSM_sequential_current_state_reg[1]_36 ,
    \FSM_sequential_current_state_reg[1]_37 ,
    \FSM_sequential_current_state_reg[1]_38 ,
    \FSM_sequential_current_state_reg[1]_39 ,
    \FSM_sequential_current_state_reg[1]_40 ,
    \FSM_sequential_current_state_reg[1]_41 ,
    \FSM_sequential_current_state_reg[1]_42 ,
    \FSM_sequential_current_state_reg[1]_43 ,
    \FSM_sequential_current_state_reg[1]_44 ,
    \FSM_sequential_current_state_reg[1]_45 ,
    \FSM_sequential_current_state_reg[1]_46 ,
    \FSM_sequential_current_state_reg[1]_47 ,
    \FSM_sequential_current_state_reg[1]_48 ,
    \FSM_sequential_current_state_reg[0]_8 ,
    \FSM_sequential_current_state_reg[0]_9 ,
    \FSM_sequential_current_state_reg[0]_10 ,
    \FSM_sequential_current_state_reg[0]_11 ,
    \FSM_sequential_current_state_reg[1]_49 ,
    \FSM_sequential_current_state_reg[1]_50 ,
    \FSM_sequential_current_state_reg[1]_51 ,
    \FSM_sequential_current_state_reg[1]_52 ,
    \FSM_sequential_current_state_reg[1]_53 ,
    \FSM_sequential_current_state_reg[1]_54 ,
    \FSM_sequential_current_state_reg[1]_55 ,
    \FSM_sequential_current_state_reg[1]_56 ,
    \FSM_sequential_current_state_reg[1]_57 ,
    \FSM_sequential_current_state_reg[1]_58 ,
    \FSM_sequential_current_state_reg[1]_59 ,
    \FSM_sequential_current_state_reg[1]_60 ,
    \FSM_sequential_current_state_reg[1]_61 ,
    \FSM_sequential_current_state_reg[1]_62 ,
    \FSM_sequential_current_state_reg[1]_63 ,
    \FSM_sequential_current_state_reg[1]_64 ,
    \FSM_sequential_current_state_reg[1]_65 ,
    \FSM_sequential_current_state_reg[1]_66 ,
    \FSM_sequential_current_state_reg[1]_67 ,
    \FSM_sequential_current_state_reg[1]_68 ,
    \FSM_sequential_current_state_reg[1]_69 ,
    \FSM_sequential_current_state_reg[1]_70 ,
    \FSM_sequential_current_state_reg[1]_71 ,
    \FSM_sequential_current_state_reg[1]_72 ,
    \FSM_sequential_current_state_reg[1]_73 ,
    \FSM_sequential_current_state_reg[1]_74 ,
    \FSM_sequential_current_state_reg[1]_75 ,
    \FSM_sequential_current_state_reg[1]_76 ,
    \FSM_sequential_current_state_reg[0]_12 ,
    \FSM_sequential_current_state_reg[1]_77 ,
    \FSM_sequential_current_state_reg[0]_13 ,
    \FSM_sequential_current_state_reg[1]_78 ,
    \FSM_sequential_current_state_reg[1]_79 ,
    \FSM_sequential_current_state_reg[0]_14 ,
    \FSM_sequential_current_state_reg[1]_80 ,
    \FSM_sequential_current_state_reg[0]_15 ,
    \FSM_sequential_current_state_reg[0]_16 ,
    \FSM_sequential_current_state_reg[1]_81 ,
    \FSM_sequential_current_state_reg[1]_82 ,
    \FSM_sequential_current_state_reg[0]_17 ,
    \FSM_sequential_current_state_reg[0]_18 ,
    \FSM_sequential_current_state_reg[1]_83 ,
    \FSM_sequential_current_state_reg[0]_19 ,
    \FSM_sequential_current_state_reg[1]_84 ,
    \FSM_sequential_current_state_reg[0]_20 ,
    \FSM_sequential_current_state_reg[0]_21 ,
    \FSM_sequential_current_state_reg[1]_85 ,
    \FSM_sequential_current_state_reg[1]_86 ,
    \FSM_sequential_current_state_reg[1]_87 ,
    \FSM_sequential_current_state_reg[1]_88 ,
    \FSM_sequential_current_state_reg[1]_89 ,
    \FSM_sequential_current_state_reg[1]_90 ,
    \FSM_sequential_current_state_reg[1]_91 ,
    \FSM_sequential_current_state_reg[1]_92 ,
    \FSM_sequential_current_state_reg[1]_93 ,
    \FSM_sequential_current_state_reg[1]_94 ,
    \FSM_sequential_current_state_reg[1]_95 ,
    \FSM_sequential_current_state_reg[0]_22 ,
    \FSM_sequential_current_state_reg[0]_23 ,
    \FSM_sequential_current_state_reg[1]_96 ,
    \FSM_sequential_current_state_reg[0]_24 ,
    \FSM_sequential_current_state_reg[1]_97 ,
    \FSM_sequential_current_state_reg[1]_98 ,
    \FSM_sequential_current_state_reg[0]_25 ,
    \FSM_sequential_current_state_reg[1]_99 ,
    \FSM_sequential_current_state_reg[1]_100 ,
    \FSM_sequential_current_state_reg[1]_101 ,
    \FSM_sequential_current_state_reg[0]_26 ,
    \FSM_sequential_current_state_reg[1]_102 ,
    \FSM_sequential_current_state_reg[1]_103 ,
    \FSM_sequential_current_state_reg[1]_104 ,
    \FSM_sequential_current_state_reg[1]_105 ,
    \FSM_sequential_current_state_reg[1]_106 ,
    \FSM_sequential_current_state_reg[1]_107 ,
    \FSM_sequential_current_state_reg[0]_27 ,
    \FSM_sequential_current_state_reg[0]_28 ,
    \FSM_sequential_current_state_reg[1]_108 ,
    \FSM_sequential_current_state_reg[0]_29 ,
    \FSM_sequential_current_state_reg[1]_109 ,
    \FSM_sequential_current_state_reg[1]_110 ,
    \FSM_sequential_current_state_reg[0]_30 ,
    \FSM_sequential_current_state_reg[1]_111 ,
    \FSM_sequential_current_state_reg[1]_112 ,
    \FSM_sequential_current_state_reg[1]_113 ,
    \FSM_sequential_current_state_reg[1]_114 ,
    \FSM_sequential_current_state_reg[1]_115 ,
    \FSM_sequential_current_state_reg[0]_31 ,
    \FSM_sequential_current_state_reg[1]_116 ,
    \FSM_sequential_current_state_reg[0]_32 ,
    \FSM_sequential_current_state_reg[1]_117 ,
    \FSM_sequential_current_state_reg[1]_118 ,
    \FSM_sequential_current_state_reg[0]_33 ,
    \FSM_sequential_current_state_reg[1]_119 ,
    \FSM_sequential_current_state_reg[1]_120 ,
    \FSM_sequential_current_state_reg[1]_121 ,
    \FSM_sequential_current_state_reg[1]_122 ,
    \FSM_sequential_current_state_reg[1]_123 ,
    \FSM_sequential_current_state_reg[1]_124 ,
    \FSM_sequential_current_state_reg[1]_125 ,
    \FSM_sequential_current_state_reg[1]_126 ,
    \FSM_sequential_current_state_reg[1]_127 ,
    \FSM_sequential_current_state_reg[1]_128 ,
    \FSM_sequential_current_state_reg[0]_34 ,
    \FSM_sequential_current_state_reg[1]_129 ,
    \FSM_sequential_current_state_reg[1]_130 ,
    \FSM_sequential_current_state_reg[0]_35 ,
    \FSM_sequential_current_state_reg[1]_131 ,
    \FSM_sequential_current_state_reg[1]_132 ,
    \FSM_sequential_current_state_reg[1]_133 ,
    \FSM_sequential_current_state_reg[1]_134 ,
    \FSM_sequential_current_state_reg[1]_135 ,
    \FSM_sequential_current_state_reg[1]_136 ,
    \FSM_sequential_current_state_reg[1]_137 ,
    \FSM_sequential_current_state_reg[1]_138 ,
    \FSM_sequential_current_state_reg[1]_139 ,
    \FSM_sequential_current_state_reg[1]_140 ,
    \FSM_sequential_current_state_reg[1]_141 ,
    \FSM_sequential_current_state_reg[1]_142 ,
    \FSM_sequential_current_state_reg[1]_143 ,
    \FSM_sequential_current_state_reg[1]_144 ,
    \FSM_sequential_current_state_reg[1]_145 ,
    \FSM_sequential_current_state_reg[1]_146 ,
    \FSM_sequential_current_state_reg[1]_147 ,
    \FSM_sequential_current_state_reg[1]_148 ,
    \FSM_sequential_current_state_reg[1]_149 ,
    \FSM_sequential_current_state_reg[1]_150 ,
    \FSM_sequential_current_state_reg[1]_151 ,
    \FSM_sequential_current_state_reg[1]_152 ,
    \FSM_sequential_current_state_reg[1]_153 ,
    \FSM_sequential_current_state_reg[1]_154 ,
    \FSM_sequential_current_state_reg[1]_155 ,
    \FSM_sequential_current_state_reg[1]_156 ,
    \FSM_sequential_current_state_reg[1]_157 ,
    \FSM_sequential_current_state_reg[1]_158 ,
    \FSM_sequential_current_state_reg[1]_159 ,
    \FSM_sequential_current_state_reg[1]_160 ,
    \FSM_sequential_current_state_reg[1]_161 ,
    \FSM_sequential_current_state_reg[1]_162 ,
    \FSM_sequential_current_state_reg[1]_163 ,
    \FSM_sequential_current_state_reg[1]_164 ,
    \FSM_sequential_current_state_reg[1]_165 ,
    \FSM_sequential_current_state_reg[1]_166 ,
    \FSM_sequential_current_state_reg[1]_167 ,
    \FSM_sequential_current_state_reg[1]_168 ,
    \FSM_sequential_current_state_reg[1]_169 ,
    \FSM_sequential_current_state_reg[1]_170 ,
    \FSM_sequential_current_state_reg[1]_171 ,
    \FSM_sequential_current_state_reg[1]_172 ,
    \FSM_sequential_current_state_reg[1]_173 ,
    \FSM_sequential_current_state_reg[1]_174 ,
    \FSM_sequential_current_state_reg[1]_175 ,
    \FSM_sequential_current_state_reg[1]_176 ,
    \FSM_sequential_current_state_reg[1]_177 ,
    \FSM_sequential_current_state_reg[1]_178 ,
    \FSM_sequential_current_state_reg[1]_179 ,
    \FSM_sequential_current_state_reg[1]_180 ,
    \FSM_sequential_current_state_reg[1]_181 ,
    \FSM_sequential_current_state_reg[1]_182 ,
    \FSM_sequential_current_state_reg[1]_183 ,
    \FSM_sequential_current_state_reg[1]_184 ,
    \FSM_sequential_current_state_reg[1]_185 ,
    \FSM_sequential_current_state_reg[1]_186 ,
    \FSM_sequential_current_state_reg[1]_187 ,
    \FSM_sequential_current_state_reg[1]_188 ,
    \FSM_sequential_current_state_reg[1]_189 ,
    \FSM_sequential_current_state_reg[1]_190 ,
    \FSM_sequential_current_state_reg[1]_191 ,
    \FSM_sequential_current_state_reg[1]_192 ,
    \FSM_sequential_current_state_reg[1]_193 ,
    \FSM_sequential_current_state_reg[1]_194 ,
    \FSM_sequential_current_state_reg[1]_195 ,
    \FSM_sequential_current_state_reg[1]_196 ,
    \FSM_sequential_current_state_reg[1]_197 ,
    \FSM_sequential_current_state_reg[1]_198 ,
    \FSM_sequential_current_state_reg[1]_199 ,
    \FSM_sequential_current_state_reg[1]_200 ,
    \FSM_sequential_current_state_reg[1]_201 ,
    \FSM_sequential_current_state_reg[1]_202 ,
    \FSM_sequential_current_state_reg[1]_203 ,
    \FSM_sequential_current_state_reg[1]_204 ,
    \FSM_sequential_current_state_reg[1]_205 ,
    \FSM_sequential_current_state_reg[1]_206 ,
    \FSM_sequential_current_state_reg[1]_207 ,
    \FSM_sequential_current_state_reg[1]_208 ,
    \FSM_sequential_current_state_reg[1]_209 ,
    \FSM_sequential_current_state_reg[1]_210 ,
    \FSM_sequential_current_state_reg[1]_211 ,
    \FSM_sequential_current_state_reg[1]_212 ,
    \FSM_sequential_current_state_reg[1]_213 ,
    \FSM_sequential_current_state_reg[0]_36 ,
    \FSM_sequential_current_state_reg[1]_214 ,
    \FSM_sequential_current_state_reg[1]_215 ,
    \FSM_sequential_current_state_reg[1]_216 ,
    \FSM_sequential_current_state_reg[1]_217 ,
    \FSM_sequential_current_state_reg[1]_218 ,
    \FSM_sequential_current_state_reg[1]_219 ,
    \FSM_sequential_current_state_reg[1]_220 ,
    \FSM_sequential_current_state_reg[1]_221 ,
    \FSM_sequential_current_state_reg[1]_222 ,
    \FSM_sequential_current_state_reg[1]_223 ,
    \FSM_sequential_current_state_reg[1]_224 ,
    \FSM_sequential_current_state_reg[1]_225 ,
    \FSM_sequential_current_state_reg[1]_226 ,
    \FSM_sequential_current_state_reg[1]_227 ,
    \FSM_sequential_current_state_reg[0]_37 ,
    \FSM_sequential_current_state_reg[1]_228 ,
    \FSM_sequential_current_state_reg[1]_229 ,
    \FSM_sequential_current_state_reg[1]_230 ,
    \FSM_sequential_current_state_reg[1]_231 ,
    \FSM_sequential_current_state_reg[0]_38 ,
    \FSM_sequential_current_state_reg[1]_232 ,
    \FSM_sequential_current_state_reg[1]_233 ,
    \FSM_sequential_current_state_reg[1]_234 ,
    \FSM_sequential_current_state_reg[1]_235 ,
    \FSM_sequential_current_state_reg[1]_236 ,
    \FSM_sequential_current_state_reg[1]_237 ,
    \FSM_sequential_current_state_reg[0]_39 ,
    \FSM_sequential_current_state_reg[0]_40 ,
    \FSM_sequential_current_state_reg[0]_41 ,
    \FSM_sequential_current_state_reg[0]_42 ,
    \FSM_sequential_current_state_reg[0]_43 ,
    \FSM_sequential_current_state_reg[0]_44 ,
    \FSM_sequential_current_state_reg[1]_238 ,
    \FSM_sequential_current_state_reg[1]_239 ,
    \FSM_sequential_current_state_reg[1]_240 ,
    \FSM_sequential_current_state_reg[1]_241 ,
    \FSM_sequential_current_state_reg[0]_45 ,
    \FSM_sequential_current_state_reg[0]_46 ,
    \FSM_sequential_current_state_reg[0]_47 ,
    \FSM_sequential_current_state_reg[1]_242 ,
    \FSM_sequential_current_state_reg[0]_48 ,
    \FSM_sequential_current_state_reg[0]_49 ,
    \FSM_sequential_current_state_reg[0]_50 ,
    \FSM_sequential_current_state_reg[0]_51 ,
    \FSM_sequential_current_state_reg[0]_52 ,
    \FSM_sequential_current_state_reg[0]_53 ,
    \FSM_sequential_current_state_reg[0]_54 ,
    D,
    B,
    qs_reg_2,
    \reg_yB_reg[0] ,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    qs_reg_6,
    \reg_d_reg[2] ,
    qs_reg_7,
    qs_reg_8,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    ram_reg_19136_19199_0_2,
    ram_reg_15104_15167_0_2,
    ram_reg_7936_7999_0_2,
    ram_reg_3584_3647_0_2,
    plot,
    ram_reg_7680_7743_0_2,
    ram_reg_19072_19135_0_2,
    ram_reg_9088_9151_0_2,
    ram_reg_10432_10495_0_2,
    ram_reg_11776_11839_0_2,
    ram_reg_1792_1855_0_2,
    ram_reg_10560_10623_0_2,
    ram_reg_10624_10687_0_2,
    ram_reg_1792_1855_0_2_0,
    ram_reg_18816_18879_0_2,
    ram_reg_2944_3007_0_2,
    ram_reg_896_959_0_2,
    ram_reg_10816_10879_0_2,
    ram_reg_10880_10943_0_2,
    ram_reg_15104_15167_0_2_0,
    ram_reg_9600_9663_0_2,
    ram_reg_13824_13887_0_2,
    ram_reg_3136_3199_0_2,
    ram_reg_3200_3263_0_2,
    ram_reg_3584_3647_0_2_0,
    ram_reg_10816_10879_0_2_0,
    ram_reg_13568_13631_0_2,
    ram_reg_14464_14527_0_2,
    ram_reg_10432_10495_0_2_0,
    ram_reg_7040_7103_0_2,
    ram_reg_3328_3391_0_2,
    ram_reg_3840_3903_0_2,
    ram_reg_11008_11071_0_2,
    ram_reg_8640_8703_0_2,
    ram_reg_12992_13055_0_2,
    ram_reg_13184_13247_0_2,
    ram_reg_5888_5951_0_2,
    ram_reg_15872_15935_0_2,
    qs_reg_9,
    ram_reg_11392_11455_0_2,
    ram_reg_13568_13631_0_2_0,
    SW_IBUF,
    \reg_d_reg[1] ,
    \reg_d_reg[1]_0 ,
    \reg_d_reg[3] ,
    Q,
    reg_d1,
    \reg_d_reg[3]_0 ,
    \reg_d_reg[3]_1 ,
    y_line,
    ram_reg_0_63_0_2_i_28,
    ram_reg_0_63_0_2_i_41,
    ram_reg_0_63_0_2_i_41_0,
    qs_reg_10,
    ram_reg_0_63_0_2_i_32,
    ram_reg_0_63_0_2_i_32_0,
    qs_reg_11,
    qs_reg_12,
    ram_reg_704_767_0_2_i_2,
    ram_reg_1920_1983_0_2_i_3,
    write_address1,
    qs_reg_13,
    qs_reg_14);
  output qs_reg_0;
  output \FSM_sequential_current_state_reg[1] ;
  output [3:0]O;
  output [1:0]ram_reg_0_63_0_2_i_27;
  output \FSM_sequential_current_state_reg[1]_0 ;
  output \FSM_sequential_current_state_reg[1]_1 ;
  output \FSM_sequential_current_state_reg[1]_2 ;
  output \FSM_sequential_current_state_reg[1]_3 ;
  output \FSM_sequential_current_state_reg[1]_4 ;
  output \FSM_sequential_current_state_reg[1]_5 ;
  output \FSM_sequential_current_state_reg[1]_6 ;
  output \FSM_sequential_current_state_reg[1]_7 ;
  output \FSM_sequential_current_state_reg[1]_8 ;
  output \FSM_sequential_current_state_reg[1]_9 ;
  output \FSM_sequential_current_state_reg[1]_10 ;
  output \FSM_sequential_current_state_reg[1]_11 ;
  output \FSM_sequential_current_state_reg[1]_12 ;
  output \FSM_sequential_current_state_reg[1]_13 ;
  output \FSM_sequential_current_state_reg[0] ;
  output \FSM_sequential_current_state_reg[1]_14 ;
  output \FSM_sequential_current_state_reg[0]_0 ;
  output [2:0]qs_reg_1;
  output \FSM_sequential_current_state_reg[1]_15 ;
  output \FSM_sequential_current_state_reg[1]_16 ;
  output \FSM_sequential_current_state_reg[1]_17 ;
  output \FSM_sequential_current_state_reg[1]_18 ;
  output \FSM_sequential_current_state_reg[1]_19 ;
  output \FSM_sequential_current_state_reg[1]_20 ;
  output \FSM_sequential_current_state_reg[1]_21 ;
  output \FSM_sequential_current_state_reg[1]_22 ;
  output \FSM_sequential_current_state_reg[0]_1 ;
  output \FSM_sequential_current_state_reg[0]_2 ;
  output \FSM_sequential_current_state_reg[0]_3 ;
  output \FSM_sequential_current_state_reg[0]_4 ;
  output \FSM_sequential_current_state_reg[1]_23 ;
  output \FSM_sequential_current_state_reg[1]_24 ;
  output \FSM_sequential_current_state_reg[1]_25 ;
  output \FSM_sequential_current_state_reg[1]_26 ;
  output \FSM_sequential_current_state_reg[1]_27 ;
  output \FSM_sequential_current_state_reg[1]_28 ;
  output \FSM_sequential_current_state_reg[1]_29 ;
  output \FSM_sequential_current_state_reg[1]_30 ;
  output \FSM_sequential_current_state_reg[1]_31 ;
  output \FSM_sequential_current_state_reg[1]_32 ;
  output \FSM_sequential_current_state_reg[1]_33 ;
  output \FSM_sequential_current_state_reg[0]_5 ;
  output \FSM_sequential_current_state_reg[1]_34 ;
  output \FSM_sequential_current_state_reg[0]_6 ;
  output \FSM_sequential_current_state_reg[0]_7 ;
  output \FSM_sequential_current_state_reg[1]_35 ;
  output \FSM_sequential_current_state_reg[1]_36 ;
  output \FSM_sequential_current_state_reg[1]_37 ;
  output \FSM_sequential_current_state_reg[1]_38 ;
  output \FSM_sequential_current_state_reg[1]_39 ;
  output \FSM_sequential_current_state_reg[1]_40 ;
  output \FSM_sequential_current_state_reg[1]_41 ;
  output \FSM_sequential_current_state_reg[1]_42 ;
  output \FSM_sequential_current_state_reg[1]_43 ;
  output \FSM_sequential_current_state_reg[1]_44 ;
  output \FSM_sequential_current_state_reg[1]_45 ;
  output \FSM_sequential_current_state_reg[1]_46 ;
  output \FSM_sequential_current_state_reg[1]_47 ;
  output \FSM_sequential_current_state_reg[1]_48 ;
  output \FSM_sequential_current_state_reg[0]_8 ;
  output \FSM_sequential_current_state_reg[0]_9 ;
  output \FSM_sequential_current_state_reg[0]_10 ;
  output \FSM_sequential_current_state_reg[0]_11 ;
  output \FSM_sequential_current_state_reg[1]_49 ;
  output \FSM_sequential_current_state_reg[1]_50 ;
  output \FSM_sequential_current_state_reg[1]_51 ;
  output \FSM_sequential_current_state_reg[1]_52 ;
  output \FSM_sequential_current_state_reg[1]_53 ;
  output \FSM_sequential_current_state_reg[1]_54 ;
  output \FSM_sequential_current_state_reg[1]_55 ;
  output \FSM_sequential_current_state_reg[1]_56 ;
  output \FSM_sequential_current_state_reg[1]_57 ;
  output \FSM_sequential_current_state_reg[1]_58 ;
  output \FSM_sequential_current_state_reg[1]_59 ;
  output \FSM_sequential_current_state_reg[1]_60 ;
  output \FSM_sequential_current_state_reg[1]_61 ;
  output \FSM_sequential_current_state_reg[1]_62 ;
  output \FSM_sequential_current_state_reg[1]_63 ;
  output \FSM_sequential_current_state_reg[1]_64 ;
  output \FSM_sequential_current_state_reg[1]_65 ;
  output \FSM_sequential_current_state_reg[1]_66 ;
  output \FSM_sequential_current_state_reg[1]_67 ;
  output \FSM_sequential_current_state_reg[1]_68 ;
  output \FSM_sequential_current_state_reg[1]_69 ;
  output \FSM_sequential_current_state_reg[1]_70 ;
  output \FSM_sequential_current_state_reg[1]_71 ;
  output \FSM_sequential_current_state_reg[1]_72 ;
  output \FSM_sequential_current_state_reg[1]_73 ;
  output \FSM_sequential_current_state_reg[1]_74 ;
  output \FSM_sequential_current_state_reg[1]_75 ;
  output \FSM_sequential_current_state_reg[1]_76 ;
  output \FSM_sequential_current_state_reg[0]_12 ;
  output \FSM_sequential_current_state_reg[1]_77 ;
  output \FSM_sequential_current_state_reg[0]_13 ;
  output \FSM_sequential_current_state_reg[1]_78 ;
  output \FSM_sequential_current_state_reg[1]_79 ;
  output \FSM_sequential_current_state_reg[0]_14 ;
  output \FSM_sequential_current_state_reg[1]_80 ;
  output \FSM_sequential_current_state_reg[0]_15 ;
  output \FSM_sequential_current_state_reg[0]_16 ;
  output \FSM_sequential_current_state_reg[1]_81 ;
  output \FSM_sequential_current_state_reg[1]_82 ;
  output \FSM_sequential_current_state_reg[0]_17 ;
  output \FSM_sequential_current_state_reg[0]_18 ;
  output \FSM_sequential_current_state_reg[1]_83 ;
  output \FSM_sequential_current_state_reg[0]_19 ;
  output \FSM_sequential_current_state_reg[1]_84 ;
  output \FSM_sequential_current_state_reg[0]_20 ;
  output \FSM_sequential_current_state_reg[0]_21 ;
  output \FSM_sequential_current_state_reg[1]_85 ;
  output \FSM_sequential_current_state_reg[1]_86 ;
  output \FSM_sequential_current_state_reg[1]_87 ;
  output \FSM_sequential_current_state_reg[1]_88 ;
  output \FSM_sequential_current_state_reg[1]_89 ;
  output \FSM_sequential_current_state_reg[1]_90 ;
  output \FSM_sequential_current_state_reg[1]_91 ;
  output \FSM_sequential_current_state_reg[1]_92 ;
  output \FSM_sequential_current_state_reg[1]_93 ;
  output \FSM_sequential_current_state_reg[1]_94 ;
  output \FSM_sequential_current_state_reg[1]_95 ;
  output \FSM_sequential_current_state_reg[0]_22 ;
  output \FSM_sequential_current_state_reg[0]_23 ;
  output \FSM_sequential_current_state_reg[1]_96 ;
  output \FSM_sequential_current_state_reg[0]_24 ;
  output \FSM_sequential_current_state_reg[1]_97 ;
  output \FSM_sequential_current_state_reg[1]_98 ;
  output \FSM_sequential_current_state_reg[0]_25 ;
  output \FSM_sequential_current_state_reg[1]_99 ;
  output \FSM_sequential_current_state_reg[1]_100 ;
  output \FSM_sequential_current_state_reg[1]_101 ;
  output \FSM_sequential_current_state_reg[0]_26 ;
  output \FSM_sequential_current_state_reg[1]_102 ;
  output \FSM_sequential_current_state_reg[1]_103 ;
  output \FSM_sequential_current_state_reg[1]_104 ;
  output \FSM_sequential_current_state_reg[1]_105 ;
  output \FSM_sequential_current_state_reg[1]_106 ;
  output \FSM_sequential_current_state_reg[1]_107 ;
  output \FSM_sequential_current_state_reg[0]_27 ;
  output \FSM_sequential_current_state_reg[0]_28 ;
  output \FSM_sequential_current_state_reg[1]_108 ;
  output \FSM_sequential_current_state_reg[0]_29 ;
  output \FSM_sequential_current_state_reg[1]_109 ;
  output \FSM_sequential_current_state_reg[1]_110 ;
  output \FSM_sequential_current_state_reg[0]_30 ;
  output \FSM_sequential_current_state_reg[1]_111 ;
  output \FSM_sequential_current_state_reg[1]_112 ;
  output \FSM_sequential_current_state_reg[1]_113 ;
  output \FSM_sequential_current_state_reg[1]_114 ;
  output \FSM_sequential_current_state_reg[1]_115 ;
  output \FSM_sequential_current_state_reg[0]_31 ;
  output \FSM_sequential_current_state_reg[1]_116 ;
  output \FSM_sequential_current_state_reg[0]_32 ;
  output \FSM_sequential_current_state_reg[1]_117 ;
  output \FSM_sequential_current_state_reg[1]_118 ;
  output \FSM_sequential_current_state_reg[0]_33 ;
  output \FSM_sequential_current_state_reg[1]_119 ;
  output \FSM_sequential_current_state_reg[1]_120 ;
  output \FSM_sequential_current_state_reg[1]_121 ;
  output \FSM_sequential_current_state_reg[1]_122 ;
  output \FSM_sequential_current_state_reg[1]_123 ;
  output \FSM_sequential_current_state_reg[1]_124 ;
  output \FSM_sequential_current_state_reg[1]_125 ;
  output \FSM_sequential_current_state_reg[1]_126 ;
  output \FSM_sequential_current_state_reg[1]_127 ;
  output \FSM_sequential_current_state_reg[1]_128 ;
  output \FSM_sequential_current_state_reg[0]_34 ;
  output \FSM_sequential_current_state_reg[1]_129 ;
  output \FSM_sequential_current_state_reg[1]_130 ;
  output \FSM_sequential_current_state_reg[0]_35 ;
  output \FSM_sequential_current_state_reg[1]_131 ;
  output \FSM_sequential_current_state_reg[1]_132 ;
  output \FSM_sequential_current_state_reg[1]_133 ;
  output \FSM_sequential_current_state_reg[1]_134 ;
  output \FSM_sequential_current_state_reg[1]_135 ;
  output \FSM_sequential_current_state_reg[1]_136 ;
  output \FSM_sequential_current_state_reg[1]_137 ;
  output \FSM_sequential_current_state_reg[1]_138 ;
  output \FSM_sequential_current_state_reg[1]_139 ;
  output \FSM_sequential_current_state_reg[1]_140 ;
  output \FSM_sequential_current_state_reg[1]_141 ;
  output \FSM_sequential_current_state_reg[1]_142 ;
  output \FSM_sequential_current_state_reg[1]_143 ;
  output \FSM_sequential_current_state_reg[1]_144 ;
  output \FSM_sequential_current_state_reg[1]_145 ;
  output \FSM_sequential_current_state_reg[1]_146 ;
  output \FSM_sequential_current_state_reg[1]_147 ;
  output \FSM_sequential_current_state_reg[1]_148 ;
  output \FSM_sequential_current_state_reg[1]_149 ;
  output \FSM_sequential_current_state_reg[1]_150 ;
  output \FSM_sequential_current_state_reg[1]_151 ;
  output \FSM_sequential_current_state_reg[1]_152 ;
  output \FSM_sequential_current_state_reg[1]_153 ;
  output \FSM_sequential_current_state_reg[1]_154 ;
  output \FSM_sequential_current_state_reg[1]_155 ;
  output \FSM_sequential_current_state_reg[1]_156 ;
  output \FSM_sequential_current_state_reg[1]_157 ;
  output \FSM_sequential_current_state_reg[1]_158 ;
  output \FSM_sequential_current_state_reg[1]_159 ;
  output \FSM_sequential_current_state_reg[1]_160 ;
  output \FSM_sequential_current_state_reg[1]_161 ;
  output \FSM_sequential_current_state_reg[1]_162 ;
  output \FSM_sequential_current_state_reg[1]_163 ;
  output \FSM_sequential_current_state_reg[1]_164 ;
  output \FSM_sequential_current_state_reg[1]_165 ;
  output \FSM_sequential_current_state_reg[1]_166 ;
  output \FSM_sequential_current_state_reg[1]_167 ;
  output \FSM_sequential_current_state_reg[1]_168 ;
  output \FSM_sequential_current_state_reg[1]_169 ;
  output \FSM_sequential_current_state_reg[1]_170 ;
  output \FSM_sequential_current_state_reg[1]_171 ;
  output \FSM_sequential_current_state_reg[1]_172 ;
  output \FSM_sequential_current_state_reg[1]_173 ;
  output \FSM_sequential_current_state_reg[1]_174 ;
  output \FSM_sequential_current_state_reg[1]_175 ;
  output \FSM_sequential_current_state_reg[1]_176 ;
  output \FSM_sequential_current_state_reg[1]_177 ;
  output \FSM_sequential_current_state_reg[1]_178 ;
  output \FSM_sequential_current_state_reg[1]_179 ;
  output \FSM_sequential_current_state_reg[1]_180 ;
  output \FSM_sequential_current_state_reg[1]_181 ;
  output \FSM_sequential_current_state_reg[1]_182 ;
  output \FSM_sequential_current_state_reg[1]_183 ;
  output \FSM_sequential_current_state_reg[1]_184 ;
  output \FSM_sequential_current_state_reg[1]_185 ;
  output \FSM_sequential_current_state_reg[1]_186 ;
  output \FSM_sequential_current_state_reg[1]_187 ;
  output \FSM_sequential_current_state_reg[1]_188 ;
  output \FSM_sequential_current_state_reg[1]_189 ;
  output \FSM_sequential_current_state_reg[1]_190 ;
  output \FSM_sequential_current_state_reg[1]_191 ;
  output \FSM_sequential_current_state_reg[1]_192 ;
  output \FSM_sequential_current_state_reg[1]_193 ;
  output \FSM_sequential_current_state_reg[1]_194 ;
  output \FSM_sequential_current_state_reg[1]_195 ;
  output \FSM_sequential_current_state_reg[1]_196 ;
  output \FSM_sequential_current_state_reg[1]_197 ;
  output \FSM_sequential_current_state_reg[1]_198 ;
  output \FSM_sequential_current_state_reg[1]_199 ;
  output \FSM_sequential_current_state_reg[1]_200 ;
  output \FSM_sequential_current_state_reg[1]_201 ;
  output \FSM_sequential_current_state_reg[1]_202 ;
  output \FSM_sequential_current_state_reg[1]_203 ;
  output \FSM_sequential_current_state_reg[1]_204 ;
  output \FSM_sequential_current_state_reg[1]_205 ;
  output \FSM_sequential_current_state_reg[1]_206 ;
  output \FSM_sequential_current_state_reg[1]_207 ;
  output \FSM_sequential_current_state_reg[1]_208 ;
  output \FSM_sequential_current_state_reg[1]_209 ;
  output \FSM_sequential_current_state_reg[1]_210 ;
  output \FSM_sequential_current_state_reg[1]_211 ;
  output \FSM_sequential_current_state_reg[1]_212 ;
  output \FSM_sequential_current_state_reg[1]_213 ;
  output \FSM_sequential_current_state_reg[0]_36 ;
  output \FSM_sequential_current_state_reg[1]_214 ;
  output \FSM_sequential_current_state_reg[1]_215 ;
  output \FSM_sequential_current_state_reg[1]_216 ;
  output \FSM_sequential_current_state_reg[1]_217 ;
  output \FSM_sequential_current_state_reg[1]_218 ;
  output \FSM_sequential_current_state_reg[1]_219 ;
  output \FSM_sequential_current_state_reg[1]_220 ;
  output \FSM_sequential_current_state_reg[1]_221 ;
  output \FSM_sequential_current_state_reg[1]_222 ;
  output \FSM_sequential_current_state_reg[1]_223 ;
  output \FSM_sequential_current_state_reg[1]_224 ;
  output \FSM_sequential_current_state_reg[1]_225 ;
  output \FSM_sequential_current_state_reg[1]_226 ;
  output \FSM_sequential_current_state_reg[1]_227 ;
  output \FSM_sequential_current_state_reg[0]_37 ;
  output \FSM_sequential_current_state_reg[1]_228 ;
  output \FSM_sequential_current_state_reg[1]_229 ;
  output \FSM_sequential_current_state_reg[1]_230 ;
  output \FSM_sequential_current_state_reg[1]_231 ;
  output \FSM_sequential_current_state_reg[0]_38 ;
  output \FSM_sequential_current_state_reg[1]_232 ;
  output \FSM_sequential_current_state_reg[1]_233 ;
  output \FSM_sequential_current_state_reg[1]_234 ;
  output \FSM_sequential_current_state_reg[1]_235 ;
  output \FSM_sequential_current_state_reg[1]_236 ;
  output \FSM_sequential_current_state_reg[1]_237 ;
  output \FSM_sequential_current_state_reg[0]_39 ;
  output \FSM_sequential_current_state_reg[0]_40 ;
  output \FSM_sequential_current_state_reg[0]_41 ;
  output \FSM_sequential_current_state_reg[0]_42 ;
  output \FSM_sequential_current_state_reg[0]_43 ;
  output \FSM_sequential_current_state_reg[0]_44 ;
  output \FSM_sequential_current_state_reg[1]_238 ;
  output \FSM_sequential_current_state_reg[1]_239 ;
  output \FSM_sequential_current_state_reg[1]_240 ;
  output \FSM_sequential_current_state_reg[1]_241 ;
  output \FSM_sequential_current_state_reg[0]_45 ;
  output \FSM_sequential_current_state_reg[0]_46 ;
  output \FSM_sequential_current_state_reg[0]_47 ;
  output \FSM_sequential_current_state_reg[1]_242 ;
  output \FSM_sequential_current_state_reg[0]_48 ;
  output \FSM_sequential_current_state_reg[0]_49 ;
  output \FSM_sequential_current_state_reg[0]_50 ;
  output \FSM_sequential_current_state_reg[0]_51 ;
  output \FSM_sequential_current_state_reg[0]_52 ;
  output \FSM_sequential_current_state_reg[0]_53 ;
  output \FSM_sequential_current_state_reg[0]_54 ;
  output [2:0]D;
  output [0:0]B;
  output qs_reg_2;
  output [0:0]\reg_yB_reg[0] ;
  output qs_reg_3;
  output qs_reg_4;
  output qs_reg_5;
  output qs_reg_6;
  output [0:0]\reg_d_reg[2] ;
  input qs_reg_7;
  input qs_reg_8;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input ram_reg_19136_19199_0_2;
  input ram_reg_15104_15167_0_2;
  input ram_reg_7936_7999_0_2;
  input ram_reg_3584_3647_0_2;
  input plot;
  input ram_reg_7680_7743_0_2;
  input ram_reg_19072_19135_0_2;
  input ram_reg_9088_9151_0_2;
  input ram_reg_10432_10495_0_2;
  input ram_reg_11776_11839_0_2;
  input ram_reg_1792_1855_0_2;
  input ram_reg_10560_10623_0_2;
  input ram_reg_10624_10687_0_2;
  input ram_reg_1792_1855_0_2_0;
  input ram_reg_18816_18879_0_2;
  input ram_reg_2944_3007_0_2;
  input ram_reg_896_959_0_2;
  input ram_reg_10816_10879_0_2;
  input ram_reg_10880_10943_0_2;
  input ram_reg_15104_15167_0_2_0;
  input ram_reg_9600_9663_0_2;
  input ram_reg_13824_13887_0_2;
  input ram_reg_3136_3199_0_2;
  input ram_reg_3200_3263_0_2;
  input ram_reg_3584_3647_0_2_0;
  input ram_reg_10816_10879_0_2_0;
  input ram_reg_13568_13631_0_2;
  input ram_reg_14464_14527_0_2;
  input ram_reg_10432_10495_0_2_0;
  input ram_reg_7040_7103_0_2;
  input ram_reg_3328_3391_0_2;
  input ram_reg_3840_3903_0_2;
  input ram_reg_11008_11071_0_2;
  input ram_reg_8640_8703_0_2;
  input ram_reg_12992_13055_0_2;
  input ram_reg_13184_13247_0_2;
  input ram_reg_5888_5951_0_2;
  input ram_reg_15872_15935_0_2;
  input [2:0]qs_reg_9;
  input ram_reg_11392_11455_0_2;
  input ram_reg_13568_13631_0_2_0;
  input [1:0]SW_IBUF;
  input \reg_d_reg[1] ;
  input \reg_d_reg[1]_0 ;
  input [2:0]\reg_d_reg[3] ;
  input [1:0]Q;
  input [2:0]reg_d1;
  input \reg_d_reg[3]_0 ;
  input \reg_d_reg[3]_1 ;
  input [0:0]y_line;
  input ram_reg_0_63_0_2_i_28;
  input ram_reg_0_63_0_2_i_41;
  input [1:0]ram_reg_0_63_0_2_i_41_0;
  input qs_reg_10;
  input ram_reg_0_63_0_2_i_32;
  input ram_reg_0_63_0_2_i_32_0;
  input qs_reg_11;
  input qs_reg_12;
  input [3:0]ram_reg_704_767_0_2_i_2;
  input [2:0]ram_reg_1920_1983_0_2_i_3;
  input [4:0]write_address1;
  input qs_reg_13;
  input qs_reg_14;

  wire [0:0]B;
  wire CLK100MHZ_IBUF_BUFG;
  wire [2:0]D;
  wire \FSM_sequential_current_state_reg[0] ;
  wire \FSM_sequential_current_state_reg[0]_0 ;
  wire \FSM_sequential_current_state_reg[0]_1 ;
  wire \FSM_sequential_current_state_reg[0]_10 ;
  wire \FSM_sequential_current_state_reg[0]_11 ;
  wire \FSM_sequential_current_state_reg[0]_12 ;
  wire \FSM_sequential_current_state_reg[0]_13 ;
  wire \FSM_sequential_current_state_reg[0]_14 ;
  wire \FSM_sequential_current_state_reg[0]_15 ;
  wire \FSM_sequential_current_state_reg[0]_16 ;
  wire \FSM_sequential_current_state_reg[0]_17 ;
  wire \FSM_sequential_current_state_reg[0]_18 ;
  wire \FSM_sequential_current_state_reg[0]_19 ;
  wire \FSM_sequential_current_state_reg[0]_2 ;
  wire \FSM_sequential_current_state_reg[0]_20 ;
  wire \FSM_sequential_current_state_reg[0]_21 ;
  wire \FSM_sequential_current_state_reg[0]_22 ;
  wire \FSM_sequential_current_state_reg[0]_23 ;
  wire \FSM_sequential_current_state_reg[0]_24 ;
  wire \FSM_sequential_current_state_reg[0]_25 ;
  wire \FSM_sequential_current_state_reg[0]_26 ;
  wire \FSM_sequential_current_state_reg[0]_27 ;
  wire \FSM_sequential_current_state_reg[0]_28 ;
  wire \FSM_sequential_current_state_reg[0]_29 ;
  wire \FSM_sequential_current_state_reg[0]_3 ;
  wire \FSM_sequential_current_state_reg[0]_30 ;
  wire \FSM_sequential_current_state_reg[0]_31 ;
  wire \FSM_sequential_current_state_reg[0]_32 ;
  wire \FSM_sequential_current_state_reg[0]_33 ;
  wire \FSM_sequential_current_state_reg[0]_34 ;
  wire \FSM_sequential_current_state_reg[0]_35 ;
  wire \FSM_sequential_current_state_reg[0]_36 ;
  wire \FSM_sequential_current_state_reg[0]_37 ;
  wire \FSM_sequential_current_state_reg[0]_38 ;
  wire \FSM_sequential_current_state_reg[0]_39 ;
  wire \FSM_sequential_current_state_reg[0]_4 ;
  wire \FSM_sequential_current_state_reg[0]_40 ;
  wire \FSM_sequential_current_state_reg[0]_41 ;
  wire \FSM_sequential_current_state_reg[0]_42 ;
  wire \FSM_sequential_current_state_reg[0]_43 ;
  wire \FSM_sequential_current_state_reg[0]_44 ;
  wire \FSM_sequential_current_state_reg[0]_45 ;
  wire \FSM_sequential_current_state_reg[0]_46 ;
  wire \FSM_sequential_current_state_reg[0]_47 ;
  wire \FSM_sequential_current_state_reg[0]_48 ;
  wire \FSM_sequential_current_state_reg[0]_49 ;
  wire \FSM_sequential_current_state_reg[0]_5 ;
  wire \FSM_sequential_current_state_reg[0]_50 ;
  wire \FSM_sequential_current_state_reg[0]_51 ;
  wire \FSM_sequential_current_state_reg[0]_52 ;
  wire \FSM_sequential_current_state_reg[0]_53 ;
  wire \FSM_sequential_current_state_reg[0]_54 ;
  wire \FSM_sequential_current_state_reg[0]_6 ;
  wire \FSM_sequential_current_state_reg[0]_7 ;
  wire \FSM_sequential_current_state_reg[0]_8 ;
  wire \FSM_sequential_current_state_reg[0]_9 ;
  wire \FSM_sequential_current_state_reg[1] ;
  wire \FSM_sequential_current_state_reg[1]_0 ;
  wire \FSM_sequential_current_state_reg[1]_1 ;
  wire \FSM_sequential_current_state_reg[1]_10 ;
  wire \FSM_sequential_current_state_reg[1]_100 ;
  wire \FSM_sequential_current_state_reg[1]_101 ;
  wire \FSM_sequential_current_state_reg[1]_102 ;
  wire \FSM_sequential_current_state_reg[1]_103 ;
  wire \FSM_sequential_current_state_reg[1]_104 ;
  wire \FSM_sequential_current_state_reg[1]_105 ;
  wire \FSM_sequential_current_state_reg[1]_106 ;
  wire \FSM_sequential_current_state_reg[1]_107 ;
  wire \FSM_sequential_current_state_reg[1]_108 ;
  wire \FSM_sequential_current_state_reg[1]_109 ;
  wire \FSM_sequential_current_state_reg[1]_11 ;
  wire \FSM_sequential_current_state_reg[1]_110 ;
  wire \FSM_sequential_current_state_reg[1]_111 ;
  wire \FSM_sequential_current_state_reg[1]_112 ;
  wire \FSM_sequential_current_state_reg[1]_113 ;
  wire \FSM_sequential_current_state_reg[1]_114 ;
  wire \FSM_sequential_current_state_reg[1]_115 ;
  wire \FSM_sequential_current_state_reg[1]_116 ;
  wire \FSM_sequential_current_state_reg[1]_117 ;
  wire \FSM_sequential_current_state_reg[1]_118 ;
  wire \FSM_sequential_current_state_reg[1]_119 ;
  wire \FSM_sequential_current_state_reg[1]_12 ;
  wire \FSM_sequential_current_state_reg[1]_120 ;
  wire \FSM_sequential_current_state_reg[1]_121 ;
  wire \FSM_sequential_current_state_reg[1]_122 ;
  wire \FSM_sequential_current_state_reg[1]_123 ;
  wire \FSM_sequential_current_state_reg[1]_124 ;
  wire \FSM_sequential_current_state_reg[1]_125 ;
  wire \FSM_sequential_current_state_reg[1]_126 ;
  wire \FSM_sequential_current_state_reg[1]_127 ;
  wire \FSM_sequential_current_state_reg[1]_128 ;
  wire \FSM_sequential_current_state_reg[1]_129 ;
  wire \FSM_sequential_current_state_reg[1]_13 ;
  wire \FSM_sequential_current_state_reg[1]_130 ;
  wire \FSM_sequential_current_state_reg[1]_131 ;
  wire \FSM_sequential_current_state_reg[1]_132 ;
  wire \FSM_sequential_current_state_reg[1]_133 ;
  wire \FSM_sequential_current_state_reg[1]_134 ;
  wire \FSM_sequential_current_state_reg[1]_135 ;
  wire \FSM_sequential_current_state_reg[1]_136 ;
  wire \FSM_sequential_current_state_reg[1]_137 ;
  wire \FSM_sequential_current_state_reg[1]_138 ;
  wire \FSM_sequential_current_state_reg[1]_139 ;
  wire \FSM_sequential_current_state_reg[1]_14 ;
  wire \FSM_sequential_current_state_reg[1]_140 ;
  wire \FSM_sequential_current_state_reg[1]_141 ;
  wire \FSM_sequential_current_state_reg[1]_142 ;
  wire \FSM_sequential_current_state_reg[1]_143 ;
  wire \FSM_sequential_current_state_reg[1]_144 ;
  wire \FSM_sequential_current_state_reg[1]_145 ;
  wire \FSM_sequential_current_state_reg[1]_146 ;
  wire \FSM_sequential_current_state_reg[1]_147 ;
  wire \FSM_sequential_current_state_reg[1]_148 ;
  wire \FSM_sequential_current_state_reg[1]_149 ;
  wire \FSM_sequential_current_state_reg[1]_15 ;
  wire \FSM_sequential_current_state_reg[1]_150 ;
  wire \FSM_sequential_current_state_reg[1]_151 ;
  wire \FSM_sequential_current_state_reg[1]_152 ;
  wire \FSM_sequential_current_state_reg[1]_153 ;
  wire \FSM_sequential_current_state_reg[1]_154 ;
  wire \FSM_sequential_current_state_reg[1]_155 ;
  wire \FSM_sequential_current_state_reg[1]_156 ;
  wire \FSM_sequential_current_state_reg[1]_157 ;
  wire \FSM_sequential_current_state_reg[1]_158 ;
  wire \FSM_sequential_current_state_reg[1]_159 ;
  wire \FSM_sequential_current_state_reg[1]_16 ;
  wire \FSM_sequential_current_state_reg[1]_160 ;
  wire \FSM_sequential_current_state_reg[1]_161 ;
  wire \FSM_sequential_current_state_reg[1]_162 ;
  wire \FSM_sequential_current_state_reg[1]_163 ;
  wire \FSM_sequential_current_state_reg[1]_164 ;
  wire \FSM_sequential_current_state_reg[1]_165 ;
  wire \FSM_sequential_current_state_reg[1]_166 ;
  wire \FSM_sequential_current_state_reg[1]_167 ;
  wire \FSM_sequential_current_state_reg[1]_168 ;
  wire \FSM_sequential_current_state_reg[1]_169 ;
  wire \FSM_sequential_current_state_reg[1]_17 ;
  wire \FSM_sequential_current_state_reg[1]_170 ;
  wire \FSM_sequential_current_state_reg[1]_171 ;
  wire \FSM_sequential_current_state_reg[1]_172 ;
  wire \FSM_sequential_current_state_reg[1]_173 ;
  wire \FSM_sequential_current_state_reg[1]_174 ;
  wire \FSM_sequential_current_state_reg[1]_175 ;
  wire \FSM_sequential_current_state_reg[1]_176 ;
  wire \FSM_sequential_current_state_reg[1]_177 ;
  wire \FSM_sequential_current_state_reg[1]_178 ;
  wire \FSM_sequential_current_state_reg[1]_179 ;
  wire \FSM_sequential_current_state_reg[1]_18 ;
  wire \FSM_sequential_current_state_reg[1]_180 ;
  wire \FSM_sequential_current_state_reg[1]_181 ;
  wire \FSM_sequential_current_state_reg[1]_182 ;
  wire \FSM_sequential_current_state_reg[1]_183 ;
  wire \FSM_sequential_current_state_reg[1]_184 ;
  wire \FSM_sequential_current_state_reg[1]_185 ;
  wire \FSM_sequential_current_state_reg[1]_186 ;
  wire \FSM_sequential_current_state_reg[1]_187 ;
  wire \FSM_sequential_current_state_reg[1]_188 ;
  wire \FSM_sequential_current_state_reg[1]_189 ;
  wire \FSM_sequential_current_state_reg[1]_19 ;
  wire \FSM_sequential_current_state_reg[1]_190 ;
  wire \FSM_sequential_current_state_reg[1]_191 ;
  wire \FSM_sequential_current_state_reg[1]_192 ;
  wire \FSM_sequential_current_state_reg[1]_193 ;
  wire \FSM_sequential_current_state_reg[1]_194 ;
  wire \FSM_sequential_current_state_reg[1]_195 ;
  wire \FSM_sequential_current_state_reg[1]_196 ;
  wire \FSM_sequential_current_state_reg[1]_197 ;
  wire \FSM_sequential_current_state_reg[1]_198 ;
  wire \FSM_sequential_current_state_reg[1]_199 ;
  wire \FSM_sequential_current_state_reg[1]_2 ;
  wire \FSM_sequential_current_state_reg[1]_20 ;
  wire \FSM_sequential_current_state_reg[1]_200 ;
  wire \FSM_sequential_current_state_reg[1]_201 ;
  wire \FSM_sequential_current_state_reg[1]_202 ;
  wire \FSM_sequential_current_state_reg[1]_203 ;
  wire \FSM_sequential_current_state_reg[1]_204 ;
  wire \FSM_sequential_current_state_reg[1]_205 ;
  wire \FSM_sequential_current_state_reg[1]_206 ;
  wire \FSM_sequential_current_state_reg[1]_207 ;
  wire \FSM_sequential_current_state_reg[1]_208 ;
  wire \FSM_sequential_current_state_reg[1]_209 ;
  wire \FSM_sequential_current_state_reg[1]_21 ;
  wire \FSM_sequential_current_state_reg[1]_210 ;
  wire \FSM_sequential_current_state_reg[1]_211 ;
  wire \FSM_sequential_current_state_reg[1]_212 ;
  wire \FSM_sequential_current_state_reg[1]_213 ;
  wire \FSM_sequential_current_state_reg[1]_214 ;
  wire \FSM_sequential_current_state_reg[1]_215 ;
  wire \FSM_sequential_current_state_reg[1]_216 ;
  wire \FSM_sequential_current_state_reg[1]_217 ;
  wire \FSM_sequential_current_state_reg[1]_218 ;
  wire \FSM_sequential_current_state_reg[1]_219 ;
  wire \FSM_sequential_current_state_reg[1]_22 ;
  wire \FSM_sequential_current_state_reg[1]_220 ;
  wire \FSM_sequential_current_state_reg[1]_221 ;
  wire \FSM_sequential_current_state_reg[1]_222 ;
  wire \FSM_sequential_current_state_reg[1]_223 ;
  wire \FSM_sequential_current_state_reg[1]_224 ;
  wire \FSM_sequential_current_state_reg[1]_225 ;
  wire \FSM_sequential_current_state_reg[1]_226 ;
  wire \FSM_sequential_current_state_reg[1]_227 ;
  wire \FSM_sequential_current_state_reg[1]_228 ;
  wire \FSM_sequential_current_state_reg[1]_229 ;
  wire \FSM_sequential_current_state_reg[1]_23 ;
  wire \FSM_sequential_current_state_reg[1]_230 ;
  wire \FSM_sequential_current_state_reg[1]_231 ;
  wire \FSM_sequential_current_state_reg[1]_232 ;
  wire \FSM_sequential_current_state_reg[1]_233 ;
  wire \FSM_sequential_current_state_reg[1]_234 ;
  wire \FSM_sequential_current_state_reg[1]_235 ;
  wire \FSM_sequential_current_state_reg[1]_236 ;
  wire \FSM_sequential_current_state_reg[1]_237 ;
  wire \FSM_sequential_current_state_reg[1]_238 ;
  wire \FSM_sequential_current_state_reg[1]_239 ;
  wire \FSM_sequential_current_state_reg[1]_24 ;
  wire \FSM_sequential_current_state_reg[1]_240 ;
  wire \FSM_sequential_current_state_reg[1]_241 ;
  wire \FSM_sequential_current_state_reg[1]_242 ;
  wire \FSM_sequential_current_state_reg[1]_25 ;
  wire \FSM_sequential_current_state_reg[1]_26 ;
  wire \FSM_sequential_current_state_reg[1]_27 ;
  wire \FSM_sequential_current_state_reg[1]_28 ;
  wire \FSM_sequential_current_state_reg[1]_29 ;
  wire \FSM_sequential_current_state_reg[1]_3 ;
  wire \FSM_sequential_current_state_reg[1]_30 ;
  wire \FSM_sequential_current_state_reg[1]_31 ;
  wire \FSM_sequential_current_state_reg[1]_32 ;
  wire \FSM_sequential_current_state_reg[1]_33 ;
  wire \FSM_sequential_current_state_reg[1]_34 ;
  wire \FSM_sequential_current_state_reg[1]_35 ;
  wire \FSM_sequential_current_state_reg[1]_36 ;
  wire \FSM_sequential_current_state_reg[1]_37 ;
  wire \FSM_sequential_current_state_reg[1]_38 ;
  wire \FSM_sequential_current_state_reg[1]_39 ;
  wire \FSM_sequential_current_state_reg[1]_4 ;
  wire \FSM_sequential_current_state_reg[1]_40 ;
  wire \FSM_sequential_current_state_reg[1]_41 ;
  wire \FSM_sequential_current_state_reg[1]_42 ;
  wire \FSM_sequential_current_state_reg[1]_43 ;
  wire \FSM_sequential_current_state_reg[1]_44 ;
  wire \FSM_sequential_current_state_reg[1]_45 ;
  wire \FSM_sequential_current_state_reg[1]_46 ;
  wire \FSM_sequential_current_state_reg[1]_47 ;
  wire \FSM_sequential_current_state_reg[1]_48 ;
  wire \FSM_sequential_current_state_reg[1]_49 ;
  wire \FSM_sequential_current_state_reg[1]_5 ;
  wire \FSM_sequential_current_state_reg[1]_50 ;
  wire \FSM_sequential_current_state_reg[1]_51 ;
  wire \FSM_sequential_current_state_reg[1]_52 ;
  wire \FSM_sequential_current_state_reg[1]_53 ;
  wire \FSM_sequential_current_state_reg[1]_54 ;
  wire \FSM_sequential_current_state_reg[1]_55 ;
  wire \FSM_sequential_current_state_reg[1]_56 ;
  wire \FSM_sequential_current_state_reg[1]_57 ;
  wire \FSM_sequential_current_state_reg[1]_58 ;
  wire \FSM_sequential_current_state_reg[1]_59 ;
  wire \FSM_sequential_current_state_reg[1]_6 ;
  wire \FSM_sequential_current_state_reg[1]_60 ;
  wire \FSM_sequential_current_state_reg[1]_61 ;
  wire \FSM_sequential_current_state_reg[1]_62 ;
  wire \FSM_sequential_current_state_reg[1]_63 ;
  wire \FSM_sequential_current_state_reg[1]_64 ;
  wire \FSM_sequential_current_state_reg[1]_65 ;
  wire \FSM_sequential_current_state_reg[1]_66 ;
  wire \FSM_sequential_current_state_reg[1]_67 ;
  wire \FSM_sequential_current_state_reg[1]_68 ;
  wire \FSM_sequential_current_state_reg[1]_69 ;
  wire \FSM_sequential_current_state_reg[1]_7 ;
  wire \FSM_sequential_current_state_reg[1]_70 ;
  wire \FSM_sequential_current_state_reg[1]_71 ;
  wire \FSM_sequential_current_state_reg[1]_72 ;
  wire \FSM_sequential_current_state_reg[1]_73 ;
  wire \FSM_sequential_current_state_reg[1]_74 ;
  wire \FSM_sequential_current_state_reg[1]_75 ;
  wire \FSM_sequential_current_state_reg[1]_76 ;
  wire \FSM_sequential_current_state_reg[1]_77 ;
  wire \FSM_sequential_current_state_reg[1]_78 ;
  wire \FSM_sequential_current_state_reg[1]_79 ;
  wire \FSM_sequential_current_state_reg[1]_8 ;
  wire \FSM_sequential_current_state_reg[1]_80 ;
  wire \FSM_sequential_current_state_reg[1]_81 ;
  wire \FSM_sequential_current_state_reg[1]_82 ;
  wire \FSM_sequential_current_state_reg[1]_83 ;
  wire \FSM_sequential_current_state_reg[1]_84 ;
  wire \FSM_sequential_current_state_reg[1]_85 ;
  wire \FSM_sequential_current_state_reg[1]_86 ;
  wire \FSM_sequential_current_state_reg[1]_87 ;
  wire \FSM_sequential_current_state_reg[1]_88 ;
  wire \FSM_sequential_current_state_reg[1]_89 ;
  wire \FSM_sequential_current_state_reg[1]_9 ;
  wire \FSM_sequential_current_state_reg[1]_90 ;
  wire \FSM_sequential_current_state_reg[1]_91 ;
  wire \FSM_sequential_current_state_reg[1]_92 ;
  wire \FSM_sequential_current_state_reg[1]_93 ;
  wire \FSM_sequential_current_state_reg[1]_94 ;
  wire \FSM_sequential_current_state_reg[1]_95 ;
  wire \FSM_sequential_current_state_reg[1]_96 ;
  wire \FSM_sequential_current_state_reg[1]_97 ;
  wire \FSM_sequential_current_state_reg[1]_98 ;
  wire \FSM_sequential_current_state_reg[1]_99 ;
  wire [3:0]O;
  wire [1:0]Q;
  wire [1:0]SW_IBUF;
  wire plot;
  wire qs_reg_0;
  wire [2:0]qs_reg_1;
  wire qs_reg_10;
  wire qs_reg_11;
  wire qs_reg_12;
  wire qs_reg_13;
  wire qs_reg_14;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire qs_reg_6;
  wire qs_reg_7;
  wire qs_reg_8;
  wire [2:0]qs_reg_9;
  wire ram_reg_0_63_0_2_i_13_n_3;
  wire ram_reg_0_63_0_2_i_14_n_0;
  wire ram_reg_0_63_0_2_i_16_n_0;
  wire ram_reg_0_63_0_2_i_16_n_1;
  wire ram_reg_0_63_0_2_i_16_n_2;
  wire ram_reg_0_63_0_2_i_16_n_3;
  wire [1:0]ram_reg_0_63_0_2_i_27;
  wire ram_reg_0_63_0_2_i_28;
  wire ram_reg_0_63_0_2_i_32;
  wire ram_reg_0_63_0_2_i_32_0;
  wire ram_reg_0_63_0_2_i_41;
  wire [1:0]ram_reg_0_63_0_2_i_41_0;
  wire ram_reg_10432_10495_0_2;
  wire ram_reg_10432_10495_0_2_0;
  wire ram_reg_10432_10495_0_2_i_2_n_0;
  wire ram_reg_10560_10623_0_2;
  wire ram_reg_10624_10687_0_2;
  wire ram_reg_10816_10879_0_2;
  wire ram_reg_10816_10879_0_2_0;
  wire ram_reg_10880_10943_0_2;
  wire ram_reg_11008_11071_0_2;
  wire ram_reg_11392_11455_0_2;
  wire ram_reg_1152_1215_0_2_i_2_n_0;
  wire ram_reg_11776_11839_0_2;
  wire ram_reg_12480_12543_0_2_i_3_n_0;
  wire ram_reg_128_191_0_2_i_2_n_0;
  wire ram_reg_12992_13055_0_2;
  wire ram_reg_13184_13247_0_2;
  wire ram_reg_13568_13631_0_2;
  wire ram_reg_13568_13631_0_2_0;
  wire ram_reg_13824_13887_0_2;
  wire ram_reg_14464_14527_0_2;
  wire ram_reg_1472_1535_0_2_i_2_n_0;
  wire ram_reg_15104_15167_0_2;
  wire ram_reg_15104_15167_0_2_0;
  wire ram_reg_1536_1599_0_2_i_2_n_0;
  wire ram_reg_15424_15487_0_2_i_2_n_0;
  wire ram_reg_15488_15551_0_2_i_2_n_0;
  wire ram_reg_15616_15679_0_2_i_2_n_0;
  wire ram_reg_15872_15935_0_2;
  wire ram_reg_1728_1791_0_2_i_2_n_0;
  wire ram_reg_1792_1855_0_2;
  wire ram_reg_1792_1855_0_2_0;
  wire ram_reg_17984_18047_0_2_i_2_n_0;
  wire ram_reg_1856_1919_0_2_i_2_n_0;
  wire ram_reg_18624_18687_0_2_i_2_n_0;
  wire ram_reg_18816_18879_0_2;
  wire ram_reg_19008_19071_0_2_i_2_n_0;
  wire ram_reg_19072_19135_0_2;
  wire ram_reg_19072_19135_0_2_i_2_n_0;
  wire ram_reg_19136_19199_0_2;
  wire ram_reg_1920_1983_0_2_i_2_n_0;
  wire [2:0]ram_reg_1920_1983_0_2_i_3;
  wire ram_reg_192_255_0_2_i_3_n_0;
  wire ram_reg_2496_2559_0_2_i_2_n_0;
  wire ram_reg_256_319_0_2_i_2_n_0;
  wire ram_reg_2944_3007_0_2;
  wire ram_reg_3136_3199_0_2;
  wire ram_reg_3200_3263_0_2;
  wire ram_reg_3328_3391_0_2;
  wire ram_reg_3584_3647_0_2;
  wire ram_reg_3584_3647_0_2_0;
  wire ram_reg_3840_3903_0_2;
  wire ram_reg_384_447_0_2_i_2_n_0;
  wire ram_reg_512_575_0_2_i_2_n_0;
  wire ram_reg_5888_5951_0_2;
  wire ram_reg_640_703_0_2_i_2_n_0;
  wire ram_reg_64_127_0_2_i_2_n_0;
  wire ram_reg_64_127_0_2_i_2_n_1;
  wire ram_reg_64_127_0_2_i_2_n_2;
  wire ram_reg_64_127_0_2_i_2_n_3;
  wire ram_reg_64_127_0_2_i_3_n_0;
  wire ram_reg_6848_6911_0_2_i_2_n_0;
  wire ram_reg_7040_7103_0_2;
  wire [3:0]ram_reg_704_767_0_2_i_2;
  wire ram_reg_7232_7295_0_2_i_2_n_0;
  wire ram_reg_7424_7487_0_2_i_2_n_0;
  wire ram_reg_7680_7743_0_2;
  wire ram_reg_7680_7743_0_2_i_2_n_0;
  wire ram_reg_7936_7999_0_2;
  wire ram_reg_8640_8703_0_2;
  wire ram_reg_896_959_0_2;
  wire ram_reg_9088_9151_0_2;
  wire ram_reg_9600_9663_0_2;
  wire ram_reg_960_1023_0_2_i_2_n_0;
  wire ram_reg_9792_9855_0_2_i_2_n_0;
  wire [2:0]reg_d1;
  wire \reg_d_reg[1] ;
  wire \reg_d_reg[1]_0 ;
  wire [0:0]\reg_d_reg[2] ;
  wire [2:0]\reg_d_reg[3] ;
  wire \reg_d_reg[3]_0 ;
  wire \reg_d_reg[3]_1 ;
  wire [0:0]\reg_yB_reg[0] ;
  wire reset0;
  wire [4:0]write_address1;
  wire [0:0]y_line;
  wire [3:1]NLW_ram_reg_0_63_0_2_i_13_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_63_0_2_i_13_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_64_127_0_2_i_2_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__0
       (.I0(Q[0]),
        .I1(qs_reg_0),
        .O(\reg_d_reg[2] ));
  LUT4 #(
    .INIT(16'hC06C)) 
    qs_i_1__13
       (.I0(qs_reg_0),
        .I1(qs_reg_10),
        .I2(qs_reg_9[2]),
        .I3(qs_reg_9[1]),
        .O(qs_reg_5));
  LUT6 #(
    .INIT(64'h5155555504000000)) 
    qs_i_1__18
       (.I0(qs_reg_13),
        .I1(qs_reg_0),
        .I2(qs_reg_14),
        .I3(qs_reg_10),
        .I4(qs_reg_12),
        .I5(qs_reg_11),
        .O(qs_reg_6));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(qs_reg_7),
        .CLR(reset0),
        .D(qs_reg_8),
        .Q(qs_reg_0));
  CARRY4 ram_reg_0_63_0_2_i_13
       (.CI(ram_reg_0_63_0_2_i_16_n_0),
        .CO({NLW_ram_reg_0_63_0_2_i_13_CO_UNCONNECTED[3:1],ram_reg_0_63_0_2_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_63_0_2_i_13_O_UNCONNECTED[3:2],ram_reg_0_63_0_2_i_27}),
        .S({1'b0,1'b0,write_address1[4:3]}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_63_0_2_i_14
       (.I0(qs_reg_1[2]),
        .I1(O[0]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[1]),
        .O(ram_reg_0_63_0_2_i_14_n_0));
  CARRY4 ram_reg_0_63_0_2_i_16
       (.CI(ram_reg_64_127_0_2_i_2_n_0),
        .CO({ram_reg_0_63_0_2_i_16_n_0,ram_reg_0_63_0_2_i_16_n_1,ram_reg_0_63_0_2_i_16_n_2,ram_reg_0_63_0_2_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O),
        .S({write_address1[2:0],ram_reg_704_767_0_2_i_2[3]}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_63_0_2_i_17
       (.I0(y_line),
        .I1(ram_reg_0_63_0_2_i_28),
        .I2(qs_reg_0),
        .I3(ram_reg_0_63_0_2_i_41),
        .I4(ram_reg_0_63_0_2_i_41_0[0]),
        .O(B));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_63_0_2_i_30
       (.I0(qs_reg_0),
        .I1(qs_reg_10),
        .I2(qs_reg_11),
        .I3(qs_reg_12),
        .O(qs_reg_4));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_0_63_0_2_i_4
       (.I0(plot),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_0_63_0_2_i_14_n_0),
        .I3(ram_reg_19072_19135_0_2),
        .I4(O[1]),
        .I5(O[2]),
        .O(\FSM_sequential_current_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h10EFF00FF00FFF00)) 
    ram_reg_0_63_0_2_i_45
       (.I0(qs_reg_0),
        .I1(qs_reg_10),
        .I2(ram_reg_0_63_0_2_i_32),
        .I3(ram_reg_0_63_0_2_i_32_0),
        .I4(qs_reg_11),
        .I5(qs_reg_12),
        .O(qs_reg_3));
  LUT6 #(
    .INIT(64'h606FCFCF6F60C0C0)) 
    ram_reg_0_63_0_2_i_54
       (.I0(qs_reg_0),
        .I1(qs_reg_10),
        .I2(ram_reg_0_63_0_2_i_41),
        .I3(ram_reg_0_63_0_2_i_41_0[0]),
        .I4(ram_reg_0_63_0_2_i_32),
        .I5(ram_reg_0_63_0_2_i_41_0[1]),
        .O(qs_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_10048_10111_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1856_1919_0_2_i_2_n_0),
        .I3(qs_reg_1[1]),
        .I4(O[2]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_116 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_10112_10175_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1920_1983_0_2_i_2_n_0),
        .I3(qs_reg_1[0]),
        .I4(O[2]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_123 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_10176_10239_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_960_1023_0_2_i_2_n_0),
        .I2(plot),
        .I3(O[2]),
        .I4(O[1]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[0]_16 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_10240_10303_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[2]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_1024_1087_0_2_i_1
       (.I0(O[1]),
        .I1(plot),
        .I2(ram_reg_0_63_0_2_i_14_n_0),
        .I3(ram_reg_7680_7743_0_2),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_10304_10367_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_64_127_0_2_i_3_n_0),
        .I2(qs_reg_1[0]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_18 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_10368_10431_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_128_191_0_2_i_2_n_0),
        .I2(qs_reg_1[1]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_26 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_10432_10495_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_10432_10495_0_2_i_2_n_0),
        .I2(ram_reg_10432_10495_0_2),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_10432_10495_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_215 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_10432_10495_0_2_i_2
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(O[2]),
        .O(ram_reg_10432_10495_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_10496_10559_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_256_319_0_2_i_2_n_0),
        .I2(qs_reg_1[2]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_38 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_10560_10623_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_10432_10495_0_2_i_2_n_0),
        .I2(ram_reg_10560_10623_0_2),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_220 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_10624_10687_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_10432_10495_0_2_i_2_n_0),
        .I2(ram_reg_10624_10687_0_2),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_225 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_10688_10751_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(qs_reg_1[2]),
        .I2(O[2]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_18816_18879_0_2),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_129 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_10752_10815_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_512_575_0_2_i_2_n_0),
        .I2(O[0]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_55 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_10816_10879_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_10432_10495_0_2_i_2_n_0),
        .I2(ram_reg_10816_10879_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_229 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_10880_10943_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_10432_10495_0_2_i_2_n_0),
        .I2(ram_reg_10880_10943_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_233 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_1088_1151_0_2_i_1
       (.I0(ram_reg_1792_1855_0_2),
        .I1(O[0]),
        .I2(O[2]),
        .I3(qs_reg_1[1]),
        .I4(qs_reg_1[2]),
        .I5(ram_reg_192_255_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[1]_34 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_10944_11007_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_6848_6911_0_2_i_2_n_0),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_133 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_11008_11071_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_10432_10495_0_2_i_2_n_0),
        .I2(ram_reg_11008_11071_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[1]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_237 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_11072_11135_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_7040_7103_0_2),
        .I2(ram_reg_10560_10623_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[1]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_137 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_11136_11199_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_7040_7103_0_2),
        .I2(ram_reg_10624_10687_0_2),
        .I3(qs_reg_1[0]),
        .I4(O[1]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_141 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_11200_11263_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_960_1023_0_2_i_2_n_0),
        .I2(plot),
        .I3(O[1]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[0]_15 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_11264_11327_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[1]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_11328_11391_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(O[2]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(qs_reg_1[0]),
        .I4(O[1]),
        .I5(ram_reg_7232_7295_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_43 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_11392_11455_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_10432_10495_0_2_i_2_n_0),
        .I2(qs_reg_1[1]),
        .I3(O[1]),
        .I4(ram_reg_11392_11455_0_2),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_241 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_11456_11519_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10432_10495_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[0]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_147 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_11520_11583_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(O[2]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_7424_7487_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_48 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_1152_1215_0_2_i_1
       (.I0(O[1]),
        .I1(plot),
        .I2(ram_reg_1152_1215_0_2_i_2_n_0),
        .I3(qs_reg_1[1]),
        .I4(ram_reg_0_63_0_2_i_27[1]),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_1152_1215_0_2_i_2
       (.I0(O[0]),
        .I1(O[2]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[2]),
        .O(ram_reg_1152_1215_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_11584_11647_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10560_10623_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[0]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_152 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_11648_11711_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10624_10687_0_2),
        .I3(qs_reg_1[0]),
        .I4(O[0]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_156 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_11712_11775_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_1472_1535_0_2_i_2_n_0),
        .I2(plot),
        .I3(O[0]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[0]_23 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_11776_11839_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(O[2]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_7680_7743_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_54 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_11840_11903_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10816_10879_0_2),
        .I3(qs_reg_1[1]),
        .I4(qs_reg_1[2]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_161 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_11904_11967_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10880_10943_0_2),
        .I3(qs_reg_1[0]),
        .I4(qs_reg_1[2]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_165 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_11968_12031_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_1728_1791_0_2_i_2_n_0),
        .I2(plot),
        .I3(qs_reg_1[2]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[0]_28 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_12032_12095_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(qs_reg_1[2]),
        .I3(O[0]),
        .I4(ram_reg_15104_15167_0_2_0),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_169 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_12096_12159_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_1856_1919_0_2_i_2_n_0),
        .I2(plot),
        .I3(qs_reg_1[1]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[0]_31 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_12160_12223_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1920_1983_0_2_i_2_n_0),
        .I3(ram_reg_13568_13631_0_2),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_122 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_1216_1279_0_2_i_1
       (.I0(ram_reg_1792_1855_0_2),
        .I1(ram_reg_1792_1855_0_2_0),
        .I2(qs_reg_1[2]),
        .I3(O[0]),
        .I4(ram_reg_10432_10495_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_50 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_12224_12287_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_960_1023_0_2_i_2_n_0),
        .I3(ram_reg_15104_15167_0_2),
        .I4(O[1]),
        .I5(O[2]),
        .O(\FSM_sequential_current_state_reg[1]_80 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_12288_12351_0_2_i_4
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[3]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[1]),
        .I5(O[2]),
        .O(\FSM_sequential_current_state_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_12352_12415_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_64_127_0_2_i_3_n_0),
        .I2(qs_reg_1[0]),
        .I3(O[3]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_17 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_12416_12479_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_128_191_0_2_i_2_n_0),
        .I2(qs_reg_1[1]),
        .I3(O[3]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_25 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_12480_12543_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_12480_12543_0_2_i_3_n_0),
        .I2(ram_reg_10432_10495_0_2),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_10432_10495_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_214 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_12480_12543_0_2_i_3
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(O[3]),
        .O(ram_reg_12480_12543_0_2_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_12544_12607_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_256_319_0_2_i_2_n_0),
        .I2(qs_reg_1[2]),
        .I3(O[3]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_37 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_12608_12671_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_12480_12543_0_2_i_3_n_0),
        .I2(ram_reg_10560_10623_0_2),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_219 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_12672_12735_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_12480_12543_0_2_i_3_n_0),
        .I2(ram_reg_10624_10687_0_2),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_224 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_12736_12799_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(qs_reg_1[2]),
        .I2(O[3]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_18816_18879_0_2),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_172 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_12800_12863_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_512_575_0_2_i_2_n_0),
        .I2(O[0]),
        .I3(O[3]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_54 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_1280_1343_0_2_i_1
       (.I0(ram_reg_1792_1855_0_2),
        .I1(ram_reg_9600_9663_0_2),
        .I2(ram_reg_15104_15167_0_2_0),
        .I3(qs_reg_1[2]),
        .I4(ram_reg_0_63_0_2_i_27[1]),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[1]_70 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_12864_12927_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_12480_12543_0_2_i_3_n_0),
        .I2(ram_reg_10816_10879_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_228 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_128_191_0_2_i_1
       (.I0(qs_reg_1[1]),
        .I1(plot),
        .I2(ram_reg_128_191_0_2_i_2_n_0),
        .I3(ram_reg_7680_7743_0_2),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_128_191_0_2_i_2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[2]),
        .O(ram_reg_128_191_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_12928_12991_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_12480_12543_0_2_i_3_n_0),
        .I2(ram_reg_10880_10943_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_232 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_12992_13055_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(O[0]),
        .I2(O[3]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_12992_13055_0_2),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_176 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_13056_13119_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_12480_12543_0_2_i_3_n_0),
        .I2(ram_reg_11008_11071_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[1]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_236 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_13120_13183_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_13184_13247_0_2),
        .I2(ram_reg_10560_10623_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[1]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_180 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_13184_13247_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_13184_13247_0_2),
        .I2(ram_reg_10624_10687_0_2),
        .I3(qs_reg_1[0]),
        .I4(O[1]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_184 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_13248_13311_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_960_1023_0_2_i_2_n_0),
        .I2(plot),
        .I3(O[1]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[0]_14 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_13312_13375_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[1]),
        .I3(O[3]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_13376_13439_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(O[3]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(qs_reg_1[0]),
        .I4(O[1]),
        .I5(ram_reg_7232_7295_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_42 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_13440_13503_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_12480_12543_0_2_i_3_n_0),
        .I2(qs_reg_1[1]),
        .I3(O[1]),
        .I4(ram_reg_11392_11455_0_2),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_240 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_1344_1407_0_2_i_1
       (.I0(ram_reg_1792_1855_0_2),
        .I1(ram_reg_1792_1855_0_2_0),
        .I2(qs_reg_1[1]),
        .I3(O[0]),
        .I4(ram_reg_10560_10623_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_73 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_13504_13567_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_5888_5951_0_2),
        .I2(ram_reg_10432_10495_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[0]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_188 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_13568_13631_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_12480_12543_0_2_i_3_n_0),
        .I2(ram_reg_13568_13631_0_2_0),
        .I3(qs_reg_1[1]),
        .I4(O[0]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_242 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_13632_13695_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_5888_5951_0_2),
        .I2(ram_reg_10560_10623_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[0]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_192 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_13696_13759_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_5888_5951_0_2),
        .I2(ram_reg_10624_10687_0_2),
        .I3(qs_reg_1[0]),
        .I4(O[0]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_196 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_13760_13823_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_1472_1535_0_2_i_2_n_0),
        .I2(plot),
        .I3(O[0]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[0]_22 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_13824_13887_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(O[3]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_7680_7743_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_53 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_13888_13951_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_5888_5951_0_2),
        .I2(ram_reg_10816_10879_0_2),
        .I3(qs_reg_1[1]),
        .I4(qs_reg_1[2]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_200 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_13952_14015_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_5888_5951_0_2),
        .I2(ram_reg_10880_10943_0_2),
        .I3(qs_reg_1[0]),
        .I4(qs_reg_1[2]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_204 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_14016_14079_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(ram_reg_1728_1791_0_2_i_2_n_0),
        .I2(plot),
        .I3(qs_reg_1[2]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[0]_27 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_14080_14143_0_2_i_1
       (.I0(ram_reg_13824_13887_0_2),
        .I1(O[1]),
        .I2(O[3]),
        .I3(ram_reg_11008_11071_0_2),
        .I4(ram_reg_15104_15167_0_2_0),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_208 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_1408_1471_0_2_i_1
       (.I0(ram_reg_1792_1855_0_2),
        .I1(ram_reg_1792_1855_0_2_0),
        .I2(qs_reg_1[0]),
        .I3(O[0]),
        .I4(ram_reg_10624_10687_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_76 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_14144_14207_0_2_i_1
       (.I0(O[2]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1856_1919_0_2_i_2_n_0),
        .I3(ram_reg_10816_10879_0_2_0),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_115 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_14208_14271_0_2_i_1
       (.I0(O[2]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1920_1983_0_2_i_2_n_0),
        .I3(ram_reg_13568_13631_0_2),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_121 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_14272_14335_0_2_i_1
       (.I0(O[2]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_960_1023_0_2_i_2_n_0),
        .I3(ram_reg_15104_15167_0_2),
        .I4(O[1]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_79 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_14336_14399_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_14400_14463_0_2_i_1
       (.I0(O[1]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_12480_12543_0_2_i_3_n_0),
        .I3(qs_reg_1[0]),
        .I4(O[2]),
        .I5(ram_reg_7232_7295_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_41 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_14464_14527_0_2_i_1
       (.I0(ram_reg_14464_14527_0_2),
        .I1(ram_reg_12480_12543_0_2_i_3_n_0),
        .I2(qs_reg_1[1]),
        .I3(O[2]),
        .I4(ram_reg_11392_11455_0_2),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_239 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_14528_14591_0_2_i_1
       (.I0(ram_reg_14464_14527_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(ram_reg_10432_10495_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[0]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_212 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_14592_14655_0_2_i_1
       (.I0(O[1]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_12480_12543_0_2_i_3_n_0),
        .I3(qs_reg_1[2]),
        .I4(O[2]),
        .I5(ram_reg_7424_7487_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_47 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_14656_14719_0_2_i_1
       (.I0(ram_reg_14464_14527_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(ram_reg_10560_10623_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[0]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_216 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_14720_14783_0_2_i_1
       (.I0(ram_reg_14464_14527_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(ram_reg_10624_10687_0_2),
        .I3(qs_reg_1[0]),
        .I4(O[0]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_221 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_1472_1535_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_1472_1535_0_2_i_2_n_0),
        .I2(O[2]),
        .I3(O[3]),
        .I4(plot),
        .I5(O[0]),
        .O(\FSM_sequential_current_state_reg[0]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_1472_1535_0_2_i_2
       (.I0(qs_reg_1[2]),
        .I1(O[1]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[1]),
        .O(ram_reg_1472_1535_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_14784_14847_0_2_i_1
       (.I0(O[1]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_2496_2559_0_2_i_2_n_0),
        .I3(plot),
        .I4(O[0]),
        .I5(ram_reg_12480_12543_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[0]_34 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_14848_14911_0_2_i_1
       (.I0(O[1]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_12480_12543_0_2_i_3_n_0),
        .I3(O[0]),
        .I4(O[2]),
        .I5(ram_reg_7680_7743_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_52 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_14912_14975_0_2_i_1
       (.I0(ram_reg_14464_14527_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(ram_reg_10816_10879_0_2),
        .I3(qs_reg_1[1]),
        .I4(qs_reg_1[2]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_226 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_14976_15039_0_2_i_1
       (.I0(ram_reg_14464_14527_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(ram_reg_10880_10943_0_2),
        .I3(qs_reg_1[0]),
        .I4(qs_reg_1[2]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_230 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_15040_15103_0_2_i_1
       (.I0(ram_reg_14464_14527_0_2),
        .I1(O[0]),
        .I2(O[2]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_10432_10495_0_2_0),
        .I5(ram_reg_12480_12543_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[1]_132 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_15104_15167_0_2_i_1
       (.I0(ram_reg_14464_14527_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(qs_reg_1[2]),
        .I3(O[0]),
        .I4(ram_reg_15104_15167_0_2_0),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_234 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_15168_15231_0_2_i_1
       (.I0(ram_reg_14464_14527_0_2),
        .I1(O[0]),
        .I2(O[2]),
        .I3(ram_reg_10560_10623_0_2),
        .I4(ram_reg_10816_10879_0_2_0),
        .I5(ram_reg_12480_12543_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[1]_136 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_15232_15295_0_2_i_1
       (.I0(ram_reg_14464_14527_0_2),
        .I1(O[0]),
        .I2(O[2]),
        .I3(ram_reg_10624_10687_0_2),
        .I4(ram_reg_13568_13631_0_2),
        .I5(ram_reg_12480_12543_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[1]_140 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_15296_15359_0_2_i_1
       (.I0(O[1]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_960_1023_0_2_i_2_n_0),
        .I3(ram_reg_15104_15167_0_2),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_78 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_15360_15423_0_2_i_1
       (.I0(O[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_12480_12543_0_2_i_3_n_0),
        .I3(O[1]),
        .I4(O[2]),
        .I5(ram_reg_7680_7743_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_51 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_1536_1599_0_2_i_1
       (.I0(O[1]),
        .I1(plot),
        .I2(ram_reg_1536_1599_0_2_i_2_n_0),
        .I3(O[0]),
        .I4(ram_reg_0_63_0_2_i_27[1]),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[0]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_1536_1599_0_2_i_2
       (.I0(qs_reg_1[2]),
        .I1(O[2]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[1]),
        .O(ram_reg_1536_1599_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_15424_15487_0_2_i_1
       (.I0(O[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_15872_15935_0_2),
        .I3(qs_reg_1[0]),
        .I4(O[1]),
        .I5(ram_reg_15424_15487_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_39 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFFF)) 
    ram_reg_15424_15487_0_2_i_2
       (.I0(qs_reg_1[1]),
        .I1(qs_reg_1[2]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(qs_reg_9[0]),
        .I4(qs_reg_9[2]),
        .I5(qs_reg_9[1]),
        .O(ram_reg_15424_15487_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_15488_15551_0_2_i_1
       (.I0(O[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_15872_15935_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[1]),
        .I5(ram_reg_15488_15551_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_44 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFFF)) 
    ram_reg_15488_15551_0_2_i_2
       (.I0(qs_reg_1[0]),
        .I1(qs_reg_1[2]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(qs_reg_9[0]),
        .I4(qs_reg_9[2]),
        .I5(qs_reg_9[1]),
        .O(ram_reg_15488_15551_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_15552_15615_0_2_i_1
       (.I0(O[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_3840_3903_0_2),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_10432_10495_0_2_0),
        .I5(ram_reg_12480_12543_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[1]_146 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_15616_15679_0_2_i_1
       (.I0(O[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_15872_15935_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_15616_15679_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_45 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFFF)) 
    ram_reg_15616_15679_0_2_i_2
       (.I0(qs_reg_1[0]),
        .I1(qs_reg_1[1]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(qs_reg_9[0]),
        .I4(qs_reg_9[2]),
        .I5(qs_reg_9[1]),
        .O(ram_reg_15616_15679_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_15680_15743_0_2_i_1
       (.I0(O[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_3840_3903_0_2),
        .I3(ram_reg_10560_10623_0_2),
        .I4(ram_reg_10816_10879_0_2_0),
        .I5(ram_reg_12480_12543_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[1]_151 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_15744_15807_0_2_i_1
       (.I0(O[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_3840_3903_0_2),
        .I3(ram_reg_10624_10687_0_2),
        .I4(ram_reg_13568_13631_0_2),
        .I5(ram_reg_12480_12543_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[1]_155 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_15808_15871_0_2_i_1
       (.I0(O[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1472_1535_0_2_i_2_n_0),
        .I3(ram_reg_15104_15167_0_2),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_95 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_15872_15935_0_2_i_1
       (.I0(qs_reg_1[2]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_15872_15935_0_2),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_15616_15679_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_49 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_15936_15999_0_2_i_1
       (.I0(qs_reg_1[2]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_3840_3903_0_2),
        .I3(ram_reg_10816_10879_0_2),
        .I4(ram_reg_10816_10879_0_2_0),
        .I5(ram_reg_12480_12543_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[1]_160 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_16000_16063_0_2_i_1
       (.I0(qs_reg_1[2]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_3840_3903_0_2),
        .I3(ram_reg_10880_10943_0_2),
        .I4(ram_reg_13568_13631_0_2),
        .I5(ram_reg_12480_12543_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[1]_164 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_1600_1663_0_2_i_1
       (.I0(ram_reg_1792_1855_0_2),
        .I1(ram_reg_1792_1855_0_2_0),
        .I2(qs_reg_1[1]),
        .I3(qs_reg_1[2]),
        .I4(ram_reg_10816_10879_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_102 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_16064_16127_0_2_i_1
       (.I0(qs_reg_1[2]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1728_1791_0_2_i_2_n_0),
        .I3(ram_reg_15104_15167_0_2),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_107 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_16128_16191_0_2_i_1
       (.I0(qs_reg_1[1]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_3840_3903_0_2),
        .I3(ram_reg_11008_11071_0_2),
        .I4(ram_reg_13568_13631_0_2),
        .I5(ram_reg_12480_12543_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[1]_168 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_16192_16255_0_2_i_1
       (.I0(qs_reg_1[1]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1856_1919_0_2_i_2_n_0),
        .I3(ram_reg_15104_15167_0_2),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_114 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_16256_16319_0_2_i_1
       (.I0(qs_reg_1[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1920_1983_0_2_i_2_n_0),
        .I3(ram_reg_15104_15167_0_2),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_120 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_16320_16383_0_2_i_1
       (.I0(plot),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_960_1023_0_2_i_2_n_0),
        .I3(ram_reg_12480_12543_0_2_i_3_n_0),
        .I4(O[1]),
        .I5(O[2]),
        .O(\FSM_sequential_current_state_reg[0]_13 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_16384_16447_0_2_i_4
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[3]),
        .I3(ram_reg_0_63_0_2_i_27[0]),
        .I4(O[1]),
        .I5(O[2]),
        .O(\FSM_sequential_current_state_reg[1]_14 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_16448_16511_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_64_127_0_2_i_3_n_0),
        .I2(qs_reg_1[0]),
        .I3(ram_reg_0_63_0_2_i_27[0]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_16 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_16512_16575_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_128_191_0_2_i_2_n_0),
        .I2(qs_reg_1[1]),
        .I3(ram_reg_0_63_0_2_i_27[0]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_24 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_16576_16639_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[2]),
        .I3(O[0]),
        .I4(ram_reg_10432_10495_0_2),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[1]_31 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_16640_16703_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_256_319_0_2_i_2_n_0),
        .I2(qs_reg_1[2]),
        .I3(ram_reg_0_63_0_2_i_27[0]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_36 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_1664_1727_0_2_i_1
       (.I0(ram_reg_1792_1855_0_2),
        .I1(ram_reg_1792_1855_0_2_0),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[2]),
        .I4(ram_reg_10880_10943_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_104 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_16704_16767_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[1]),
        .I3(O[0]),
        .I4(ram_reg_10560_10623_0_2),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[1]_43 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_16768_16831_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[0]),
        .I3(O[0]),
        .I4(ram_reg_10624_10687_0_2),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[1]_46 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_16832_16895_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(qs_reg_1[2]),
        .I2(ram_reg_0_63_0_2_i_27[1]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_9088_9151_0_2),
        .I5(ram_reg_8640_8703_0_2),
        .O(\FSM_sequential_current_state_reg[1]_174 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_16896_16959_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_512_575_0_2_i_2_n_0),
        .I2(O[0]),
        .I3(ram_reg_0_63_0_2_i_27[0]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_53 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_16960_17023_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[1]),
        .I3(qs_reg_1[2]),
        .I4(ram_reg_10816_10879_0_2),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[1]_60 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_17024_17087_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[2]),
        .I4(ram_reg_10880_10943_0_2),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[1]_63 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_17088_17151_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(O[0]),
        .I2(ram_reg_0_63_0_2_i_27[1]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_9088_9151_0_2),
        .I5(ram_reg_10432_10495_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_178 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_17152_17215_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(ram_reg_15104_15167_0_2_0),
        .I3(qs_reg_1[2]),
        .I4(O[0]),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[1]_66 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_17216_17279_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(O[0]),
        .I2(ram_reg_0_63_0_2_i_27[1]),
        .I3(ram_reg_10560_10623_0_2),
        .I4(ram_reg_9088_9151_0_2),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_182 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_17280_17343_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(O[0]),
        .I2(ram_reg_0_63_0_2_i_27[1]),
        .I3(ram_reg_10624_10687_0_2),
        .I4(ram_reg_9088_9151_0_2),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_186 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_1728_1791_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_1728_1791_0_2_i_2_n_0),
        .I2(O[2]),
        .I3(O[3]),
        .I4(plot),
        .I5(qs_reg_1[2]),
        .O(\FSM_sequential_current_state_reg[0]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_1728_1791_0_2_i_2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[1]),
        .O(ram_reg_1728_1791_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_17344_17407_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[0]),
        .I2(ram_reg_960_1023_0_2_i_2_n_0),
        .I3(O[1]),
        .I4(O[2]),
        .I5(ram_reg_19136_19199_0_2),
        .O(\FSM_sequential_current_state_reg[1]_77 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_17408_17471_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[1]),
        .I3(ram_reg_0_63_0_2_i_27[0]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_17472_17535_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_9600_9663_0_2),
        .I2(ram_reg_3136_3199_0_2),
        .I3(qs_reg_1[0]),
        .I4(O[1]),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[1]_85 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_17536_17599_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_1152_1215_0_2_i_2_n_0),
        .I2(qs_reg_1[1]),
        .I3(O[1]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_88 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_17600_17663_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(O[1]),
        .I2(ram_reg_0_63_0_2_i_27[1]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_9600_9663_0_2),
        .I5(ram_reg_10432_10495_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_190 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_17664_17727_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_9600_9663_0_2),
        .I2(ram_reg_15104_15167_0_2_0),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[1]_91 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_17728_17791_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(O[1]),
        .I2(ram_reg_0_63_0_2_i_27[1]),
        .I3(ram_reg_10560_10623_0_2),
        .I4(ram_reg_9600_9663_0_2),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_194 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_17792_17855_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(O[1]),
        .I2(ram_reg_0_63_0_2_i_27[1]),
        .I3(ram_reg_10624_10687_0_2),
        .I4(ram_reg_9600_9663_0_2),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_198 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_17856_17919_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[0]),
        .I2(ram_reg_1472_1535_0_2_i_2_n_0),
        .I3(O[0]),
        .I4(O[2]),
        .I5(ram_reg_19136_19199_0_2),
        .O(\FSM_sequential_current_state_reg[1]_94 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_17920_17983_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(qs_reg_1[2]),
        .I2(O[2]),
        .I3(ram_reg_15104_15167_0_2_0),
        .I4(ram_reg_3584_3647_0_2_0),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[1]_99 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_1792_1855_0_2_i_1
       (.I0(ram_reg_1792_1855_0_2),
        .I1(ram_reg_1792_1855_0_2_0),
        .I2(ram_reg_15104_15167_0_2_0),
        .I3(qs_reg_1[2]),
        .I4(O[0]),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_111 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_17984_18047_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(ram_reg_17984_18047_0_2_i_2_n_0),
        .I2(ram_reg_10816_10879_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[2]),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_202 ));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_17984_18047_0_2_i_2
       (.I0(ram_reg_0_63_0_2_i_27[1]),
        .I1(O[1]),
        .O(ram_reg_17984_18047_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_18048_18111_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(ram_reg_17984_18047_0_2_i_2_n_0),
        .I2(ram_reg_10880_10943_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[2]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_206 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_18112_18175_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[0]),
        .I2(ram_reg_1728_1791_0_2_i_2_n_0),
        .I3(qs_reg_1[2]),
        .I4(O[2]),
        .I5(ram_reg_19136_19199_0_2),
        .O(\FSM_sequential_current_state_reg[1]_106 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_18176_18239_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(ram_reg_17984_18047_0_2_i_2_n_0),
        .I2(ram_reg_11008_11071_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[2]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_210 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_18240_18303_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[0]),
        .I2(ram_reg_1856_1919_0_2_i_2_n_0),
        .I3(qs_reg_1[1]),
        .I4(O[2]),
        .I5(ram_reg_19136_19199_0_2),
        .O(\FSM_sequential_current_state_reg[1]_113 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_18304_18367_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[0]),
        .I2(ram_reg_1920_1983_0_2_i_2_n_0),
        .I3(qs_reg_1[0]),
        .I4(O[2]),
        .I5(ram_reg_19136_19199_0_2),
        .O(\FSM_sequential_current_state_reg[1]_119 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_18368_18431_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(ram_reg_960_1023_0_2_i_2_n_0),
        .I2(plot),
        .I3(O[2]),
        .I4(O[1]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[0]_12 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_18432_18495_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[2]),
        .I3(ram_reg_0_63_0_2_i_27[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_18496_18559_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_64_127_0_2_i_3_n_0),
        .I2(qs_reg_1[0]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_15 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_18560_18623_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_128_191_0_2_i_2_n_0),
        .I2(qs_reg_1[1]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_23 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_1856_1919_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_1856_1919_0_2_i_2_n_0),
        .I2(O[2]),
        .I3(O[3]),
        .I4(plot),
        .I5(qs_reg_1[1]),
        .O(\FSM_sequential_current_state_reg[0]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_1856_1919_0_2_i_2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[2]),
        .O(ram_reg_1856_1919_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_18624_18687_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(O[2]),
        .I2(ram_reg_0_63_0_2_i_27[1]),
        .I3(qs_reg_1[0]),
        .I4(qs_reg_1[1]),
        .I5(ram_reg_18624_18687_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_36 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    ram_reg_18624_18687_0_2_i_2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(qs_reg_9[0]),
        .I3(qs_reg_9[2]),
        .I4(qs_reg_9[1]),
        .I5(qs_reg_1[2]),
        .O(ram_reg_18624_18687_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_18688_18751_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_256_319_0_2_i_2_n_0),
        .I2(qs_reg_1[2]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_35 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_18752_18815_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(O[2]),
        .I2(ram_reg_0_63_0_2_i_27[1]),
        .I3(ram_reg_10560_10623_0_2),
        .I4(ram_reg_18816_18879_0_2),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_218 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_18816_18879_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(O[2]),
        .I2(ram_reg_0_63_0_2_i_27[1]),
        .I3(ram_reg_10624_10687_0_2),
        .I4(ram_reg_18816_18879_0_2),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_223 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_18880_18943_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(qs_reg_1[2]),
        .I2(O[2]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_18816_18879_0_2),
        .I5(ram_reg_19136_19199_0_2),
        .O(\FSM_sequential_current_state_reg[1]_128 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_18944_19007_0_2_i_1
       (.I0(ram_reg_19136_19199_0_2),
        .I1(ram_reg_512_575_0_2_i_2_n_0),
        .I2(O[0]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_52 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_19008_19071_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(O[2]),
        .I2(ram_reg_0_63_0_2_i_27[1]),
        .I3(qs_reg_1[0]),
        .I4(O[0]),
        .I5(ram_reg_19008_19071_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_37 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    ram_reg_19008_19071_0_2_i_2
       (.I0(qs_reg_1[2]),
        .I1(O[1]),
        .I2(qs_reg_9[0]),
        .I3(qs_reg_9[2]),
        .I4(qs_reg_9[1]),
        .I5(qs_reg_1[1]),
        .O(ram_reg_19008_19071_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_19072_19135_0_2_i_1
       (.I0(ram_reg_19072_19135_0_2),
        .I1(O[2]),
        .I2(ram_reg_0_63_0_2_i_27[1]),
        .I3(qs_reg_1[1]),
        .I4(O[0]),
        .I5(ram_reg_19072_19135_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_38 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    ram_reg_19072_19135_0_2_i_2
       (.I0(qs_reg_1[2]),
        .I1(O[1]),
        .I2(qs_reg_9[0]),
        .I3(qs_reg_9[2]),
        .I4(qs_reg_9[1]),
        .I5(qs_reg_1[0]),
        .O(ram_reg_19072_19135_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_19136_19199_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[0]),
        .I2(ram_reg_6848_6911_0_2_i_2_n_0),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_19136_19199_0_2),
        .O(\FSM_sequential_current_state_reg[1]_131 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_1920_1983_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1920_1983_0_2_i_2_n_0),
        .I3(O[2]),
        .I4(O[3]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_127 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_1920_1983_0_2_i_2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(qs_reg_1[1]),
        .I3(qs_reg_1[2]),
        .O(ram_reg_1920_1983_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_192_255_0_2_i_1
       (.I0(qs_reg_1[1]),
        .I1(plot),
        .I2(ram_reg_9088_9151_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[0]),
        .I5(ram_reg_192_255_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    ram_reg_192_255_0_2_i_3
       (.I0(qs_reg_1[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(O[3]),
        .I3(ram_reg_0_63_0_2_i_27[0]),
        .O(ram_reg_192_255_0_2_i_3_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_1984_2047_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_960_1023_0_2_i_2_n_0),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(plot),
        .O(\FSM_sequential_current_state_reg[0]_20 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_2048_2111_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_13 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_2112_2175_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_64_127_0_2_i_3_n_0),
        .I2(qs_reg_1[0]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_22 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_2176_2239_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_128_191_0_2_i_2_n_0),
        .I2(qs_reg_1[1]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_30 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_2240_2303_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_2944_3007_0_2),
        .I2(qs_reg_1[2]),
        .I3(O[0]),
        .I4(ram_reg_10432_10495_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_49 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_2304_2367_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_256_319_0_2_i_2_n_0),
        .I2(qs_reg_1[2]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_42 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_2368_2431_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_2944_3007_0_2),
        .I2(qs_reg_1[1]),
        .I3(O[0]),
        .I4(ram_reg_10560_10623_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_72 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_2432_2495_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_2944_3007_0_2),
        .I2(qs_reg_1[0]),
        .I3(O[0]),
        .I4(ram_reg_10624_10687_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_75 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_2496_2559_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_2496_2559_0_2_i_2_n_0),
        .I2(O[1]),
        .I3(O[3]),
        .I4(plot),
        .I5(O[0]),
        .O(\FSM_sequential_current_state_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_2496_2559_0_2_i_2
       (.I0(qs_reg_1[2]),
        .I1(O[2]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[1]),
        .O(ram_reg_2496_2559_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_2560_2623_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_512_575_0_2_i_2_n_0),
        .I2(O[0]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_59 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_256_319_0_2_i_1
       (.I0(qs_reg_1[2]),
        .I1(plot),
        .I2(ram_reg_256_319_0_2_i_2_n_0),
        .I3(ram_reg_7680_7743_0_2),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_256_319_0_2_i_2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[1]),
        .O(ram_reg_256_319_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_2624_2687_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_2944_3007_0_2),
        .I2(qs_reg_1[1]),
        .I3(qs_reg_1[2]),
        .I4(ram_reg_10816_10879_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_103 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_2688_2751_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_2944_3007_0_2),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[2]),
        .I4(ram_reg_10880_10943_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_105 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_2752_2815_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(O[0]),
        .I2(O[2]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_2944_3007_0_2),
        .I5(ram_reg_10432_10495_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_135 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_2816_2879_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_2944_3007_0_2),
        .I2(ram_reg_15104_15167_0_2_0),
        .I3(qs_reg_1[2]),
        .I4(O[0]),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_112 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_2880_2943_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(O[0]),
        .I2(O[2]),
        .I3(ram_reg_10560_10623_0_2),
        .I4(ram_reg_2944_3007_0_2),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_139 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_2944_3007_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(O[0]),
        .I2(O[2]),
        .I3(ram_reg_10624_10687_0_2),
        .I4(ram_reg_2944_3007_0_2),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_143 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_3008_3071_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_960_1023_0_2_i_2_n_0),
        .I3(O[1]),
        .I4(O[3]),
        .I5(ram_reg_3584_3647_0_2),
        .O(\FSM_sequential_current_state_reg[1]_84 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_3072_3135_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[1]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_12 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_3136_3199_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_3328_3391_0_2),
        .I2(ram_reg_3136_3199_0_2),
        .I3(qs_reg_1[0]),
        .I4(O[1]),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_144 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_3200_3263_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_3328_3391_0_2),
        .I2(ram_reg_3200_3263_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[1]),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_145 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_320_383_0_2_i_1
       (.I0(qs_reg_1[2]),
        .I1(plot),
        .I2(ram_reg_9088_9151_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[0]),
        .I5(ram_reg_192_255_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_3264_3327_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10432_10495_0_2),
        .I3(O[0]),
        .I4(O[3]),
        .I5(ram_reg_10432_10495_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_149 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_3328_3391_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(ram_reg_3328_3391_0_2),
        .I2(ram_reg_15104_15167_0_2_0),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_150 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_3392_3455_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10560_10623_0_2),
        .I3(O[0]),
        .I4(O[3]),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_154 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_3456_3519_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10624_10687_0_2),
        .I3(O[0]),
        .I4(O[3]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_158 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_3520_3583_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1472_1535_0_2_i_2_n_0),
        .I3(O[0]),
        .I4(O[3]),
        .I5(ram_reg_3584_3647_0_2),
        .O(\FSM_sequential_current_state_reg[1]_98 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_3584_3647_0_2_i_1
       (.I0(ram_reg_3584_3647_0_2),
        .I1(qs_reg_1[2]),
        .I2(O[3]),
        .I3(ram_reg_15104_15167_0_2_0),
        .I4(ram_reg_3584_3647_0_2_0),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_159 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_3648_3711_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10816_10879_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[3]),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_163 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_3712_3775_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10880_10943_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[3]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_167 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_3776_3839_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1728_1791_0_2_i_2_n_0),
        .I3(qs_reg_1[2]),
        .I4(O[3]),
        .I5(ram_reg_3584_3647_0_2),
        .O(\FSM_sequential_current_state_reg[1]_110 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_3840_3903_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_11008_11071_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[3]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_171 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_384_447_0_2_i_1
       (.I0(qs_reg_1[2]),
        .I1(plot),
        .I2(ram_reg_384_447_0_2_i_2_n_0),
        .I3(qs_reg_1[1]),
        .I4(ram_reg_0_63_0_2_i_27[1]),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_384_447_0_2_i_2
       (.I0(O[1]),
        .I1(O[2]),
        .I2(qs_reg_1[0]),
        .I3(O[0]),
        .O(ram_reg_384_447_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_3904_3967_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1856_1919_0_2_i_2_n_0),
        .I3(qs_reg_1[1]),
        .I4(O[3]),
        .I5(ram_reg_3584_3647_0_2),
        .O(\FSM_sequential_current_state_reg[1]_118 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_3968_4031_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1920_1983_0_2_i_2_n_0),
        .I3(qs_reg_1[0]),
        .I4(O[3]),
        .I5(ram_reg_3584_3647_0_2),
        .O(\FSM_sequential_current_state_reg[1]_126 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_4032_4095_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_960_1023_0_2_i_2_n_0),
        .I2(plot),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[2]),
        .O(\FSM_sequential_current_state_reg[0]_19 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_4096_4159_0_2_i_4
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[1]),
        .I5(O[2]),
        .O(\FSM_sequential_current_state_reg[1]_11 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_4160_4223_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_64_127_0_2_i_3_n_0),
        .I2(qs_reg_1[0]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_21 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_4224_4287_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_128_191_0_2_i_2_n_0),
        .I2(qs_reg_1[1]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_29 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_4288_4351_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[2]),
        .I3(O[0]),
        .I4(ram_reg_10432_10495_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_33 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_4352_4415_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_256_319_0_2_i_2_n_0),
        .I2(qs_reg_1[2]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_41 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_4416_4479_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[1]),
        .I3(O[0]),
        .I4(ram_reg_10560_10623_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_45 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_4480_4543_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[0]),
        .I3(O[0]),
        .I4(ram_reg_10624_10687_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_48 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_448_511_0_2_i_1
       (.I0(qs_reg_1[2]),
        .I1(plot),
        .I2(ram_reg_1792_1855_0_2_0),
        .I3(ram_reg_18816_18879_0_2),
        .I4(ram_reg_10432_10495_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[0]_11 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_4544_4607_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(qs_reg_1[2]),
        .I2(O[3]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_9088_9151_0_2),
        .I5(ram_reg_8640_8703_0_2),
        .O(\FSM_sequential_current_state_reg[1]_173 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_4608_4671_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_512_575_0_2_i_2_n_0),
        .I2(O[0]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_58 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_4672_4735_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[1]),
        .I3(qs_reg_1[2]),
        .I4(ram_reg_10816_10879_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_62 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_4736_4799_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[2]),
        .I4(ram_reg_10880_10943_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_65 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_4800_4863_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(O[0]),
        .I2(O[3]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_9088_9151_0_2),
        .I5(ram_reg_10432_10495_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_177 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_4864_4927_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(ram_reg_15104_15167_0_2_0),
        .I3(qs_reg_1[2]),
        .I4(O[0]),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_68 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_4928_4991_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(O[0]),
        .I2(O[3]),
        .I3(ram_reg_10560_10623_0_2),
        .I4(ram_reg_9088_9151_0_2),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_181 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_4992_5055_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(O[0]),
        .I2(O[3]),
        .I3(ram_reg_10624_10687_0_2),
        .I4(ram_reg_9088_9151_0_2),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_185 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_5056_5119_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_960_1023_0_2_i_2_n_0),
        .I3(O[1]),
        .I4(O[2]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_83 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_5120_5183_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[1]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[2]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_10 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_512_575_0_2_i_1
       (.I0(O[0]),
        .I1(plot),
        .I2(ram_reg_512_575_0_2_i_2_n_0),
        .I3(ram_reg_7680_7743_0_2),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_512_575_0_2_i_2
       (.I0(qs_reg_1[2]),
        .I1(O[1]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[1]),
        .O(ram_reg_512_575_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_5184_5247_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_9600_9663_0_2),
        .I2(ram_reg_3136_3199_0_2),
        .I3(qs_reg_1[0]),
        .I4(O[1]),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_87 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_5248_5311_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_9600_9663_0_2),
        .I2(ram_reg_3200_3263_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[1]),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_90 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_5312_5375_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_5888_5951_0_2),
        .I2(ram_reg_10432_10495_0_2),
        .I3(O[0]),
        .I4(O[2]),
        .I5(ram_reg_10432_10495_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_189 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_5376_5439_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_9600_9663_0_2),
        .I2(ram_reg_15104_15167_0_2_0),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_93 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_5440_5503_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_5888_5951_0_2),
        .I2(ram_reg_10560_10623_0_2),
        .I3(O[0]),
        .I4(O[2]),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_193 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_5504_5567_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_5888_5951_0_2),
        .I2(ram_reg_10624_10687_0_2),
        .I3(O[0]),
        .I4(O[2]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_197 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_5568_5631_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1472_1535_0_2_i_2_n_0),
        .I3(O[0]),
        .I4(O[2]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_97 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_5632_5695_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(qs_reg_1[2]),
        .I2(O[2]),
        .I3(ram_reg_15104_15167_0_2_0),
        .I4(ram_reg_3584_3647_0_2_0),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_101 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_5696_5759_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_5888_5951_0_2),
        .I2(ram_reg_10816_10879_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[2]),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_201 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_5760_5823_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_5888_5951_0_2),
        .I2(ram_reg_10880_10943_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[2]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_205 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_576_639_0_2_i_1
       (.I0(O[0]),
        .I1(plot),
        .I2(ram_reg_9088_9151_0_2),
        .I3(qs_reg_1[1]),
        .I4(qs_reg_1[2]),
        .I5(ram_reg_192_255_0_2_i_3_n_0),
        .O(\FSM_sequential_current_state_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_5824_5887_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1728_1791_0_2_i_2_n_0),
        .I3(qs_reg_1[2]),
        .I4(O[2]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_109 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_5888_5951_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_5888_5951_0_2),
        .I2(ram_reg_11008_11071_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[2]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_209 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_5952_6015_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1856_1919_0_2_i_2_n_0),
        .I3(qs_reg_1[1]),
        .I4(O[2]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_117 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_6016_6079_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1920_1983_0_2_i_2_n_0),
        .I3(qs_reg_1[0]),
        .I4(O[2]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_125 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_6080_6143_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_960_1023_0_2_i_2_n_0),
        .I2(plot),
        .I3(O[2]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[0]_18 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_6144_6207_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[2]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[1]),
        .I5(ram_reg_0_63_0_2_i_27[0]),
        .O(\FSM_sequential_current_state_reg[1]_9 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_6208_6271_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_64_127_0_2_i_3_n_0),
        .I2(qs_reg_1[0]),
        .I3(O[2]),
        .I4(ram_reg_0_63_0_2_i_27[0]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_20 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_6272_6335_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_128_191_0_2_i_2_n_0),
        .I2(qs_reg_1[1]),
        .I3(O[2]),
        .I4(ram_reg_0_63_0_2_i_27[0]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_28 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_6336_6399_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(ram_reg_10432_10495_0_2),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_10432_10495_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_213 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_6400_6463_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_256_319_0_2_i_2_n_0),
        .I2(qs_reg_1[2]),
        .I3(O[2]),
        .I4(ram_reg_0_63_0_2_i_27[0]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_40 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_640_703_0_2_i_1
       (.I0(O[0]),
        .I1(plot),
        .I2(ram_reg_640_703_0_2_i_2_n_0),
        .I3(qs_reg_1[1]),
        .I4(ram_reg_0_63_0_2_i_27[1]),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_640_703_0_2_i_2
       (.I0(O[1]),
        .I1(O[2]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[2]),
        .O(ram_reg_640_703_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_6464_6527_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(ram_reg_10560_10623_0_2),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_217 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_64_127_0_2_i_1
       (.I0(qs_reg_1[0]),
        .I1(plot),
        .I2(ram_reg_64_127_0_2_i_3_n_0),
        .I3(ram_reg_7680_7743_0_2),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[0]_1 ));
  CARRY4 ram_reg_64_127_0_2_i_2
       (.CI(1'b0),
        .CO({ram_reg_64_127_0_2_i_2_n_0,ram_reg_64_127_0_2_i_2_n_1,ram_reg_64_127_0_2_i_2_n_2,ram_reg_64_127_0_2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_704_767_0_2_i_2[1:0],B}),
        .O({qs_reg_1,NLW_ram_reg_64_127_0_2_i_2_O_UNCONNECTED[0]}),
        .S({ram_reg_704_767_0_2_i_2[2],ram_reg_1920_1983_0_2_i_3}));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_64_127_0_2_i_3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(qs_reg_1[1]),
        .I3(qs_reg_1[2]),
        .O(ram_reg_64_127_0_2_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_6528_6591_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(ram_reg_10624_10687_0_2),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_222 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_6592_6655_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(qs_reg_1[2]),
        .I2(O[2]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_18816_18879_0_2),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_130 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_6656_6719_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_512_575_0_2_i_2_n_0),
        .I2(O[0]),
        .I3(O[2]),
        .I4(ram_reg_0_63_0_2_i_27[0]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_57 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_6720_6783_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(ram_reg_10816_10879_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_227 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_6784_6847_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(ram_reg_10880_10943_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_231 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_6848_6911_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_6848_6911_0_2_i_2_n_0),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_134 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_6848_6911_0_2_i_2
       (.I0(O[0]),
        .I1(O[2]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[1]),
        .O(ram_reg_6848_6911_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_6912_6975_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(ram_reg_11008_11071_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[1]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_235 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_6976_7039_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_7040_7103_0_2),
        .I2(ram_reg_10560_10623_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[1]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_138 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_7040_7103_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_7040_7103_0_2),
        .I2(ram_reg_10624_10687_0_2),
        .I3(qs_reg_1[0]),
        .I4(O[1]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_142 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_704_767_0_2_i_1
       (.I0(ram_reg_896_959_0_2),
        .I1(ram_reg_1792_1855_0_2_0),
        .I2(qs_reg_1[2]),
        .I3(O[1]),
        .I4(ram_reg_10432_10495_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_51 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_7104_7167_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_960_1023_0_2_i_2_n_0),
        .I2(plot),
        .I3(O[1]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[0]_17 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_7168_7231_0_2_i_1
       (.I0(ram_reg_7936_7999_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[1]),
        .I3(O[2]),
        .I4(ram_reg_0_63_0_2_i_27[0]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_8 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_7232_7295_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(O[2]),
        .I2(O[3]),
        .I3(qs_reg_1[0]),
        .I4(O[1]),
        .I5(ram_reg_7232_7295_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    ram_reg_7232_7295_0_2_i_2
       (.I0(qs_reg_1[2]),
        .I1(O[0]),
        .I2(qs_reg_9[0]),
        .I3(qs_reg_9[2]),
        .I4(qs_reg_9[1]),
        .I5(qs_reg_1[1]),
        .O(ram_reg_7232_7295_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_7296_7359_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_15872_15935_0_2),
        .I2(qs_reg_1[1]),
        .I3(O[1]),
        .I4(ram_reg_11392_11455_0_2),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_238 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_7360_7423_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10432_10495_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[0]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_148 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_7424_7487_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(O[2]),
        .I2(O[3]),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_7424_7487_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_46 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    ram_reg_7424_7487_0_2_i_2
       (.I0(qs_reg_1[1]),
        .I1(O[0]),
        .I2(qs_reg_9[0]),
        .I3(qs_reg_9[2]),
        .I4(qs_reg_9[1]),
        .I5(qs_reg_1[0]),
        .O(ram_reg_7424_7487_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_7488_7551_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10560_10623_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[0]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_153 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_7552_7615_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10624_10687_0_2),
        .I3(qs_reg_1[0]),
        .I4(O[0]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_157 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_7616_7679_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_1472_1535_0_2_i_2_n_0),
        .I2(plot),
        .I3(O[0]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[0]_24 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_7680_7743_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(ram_reg_7680_7743_0_2_i_2_n_0),
        .O(\FSM_sequential_current_state_reg[0]_50 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    ram_reg_7680_7743_0_2_i_2
       (.I0(qs_reg_1[1]),
        .I1(qs_reg_1[2]),
        .I2(qs_reg_9[0]),
        .I3(qs_reg_9[2]),
        .I4(qs_reg_9[1]),
        .I5(qs_reg_1[0]),
        .O(ram_reg_7680_7743_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_768_831_0_2_i_1
       (.I0(ram_reg_896_959_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(ram_reg_15104_15167_0_2_0),
        .I3(qs_reg_1[2]),
        .I4(ram_reg_0_63_0_2_i_27[1]),
        .I5(ram_reg_19072_19135_0_2),
        .O(\FSM_sequential_current_state_reg[1]_69 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_7744_7807_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10816_10879_0_2),
        .I3(qs_reg_1[1]),
        .I4(qs_reg_1[2]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_162 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_7808_7871_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(ram_reg_10880_10943_0_2),
        .I3(qs_reg_1[0]),
        .I4(qs_reg_1[2]),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_166 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_7872_7935_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_1728_1791_0_2_i_2_n_0),
        .I2(plot),
        .I3(qs_reg_1[2]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[0]_29 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_7936_7999_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_3840_3903_0_2),
        .I2(qs_reg_1[2]),
        .I3(O[0]),
        .I4(ram_reg_15104_15167_0_2_0),
        .I5(ram_reg_7936_7999_0_2),
        .O(\FSM_sequential_current_state_reg[1]_170 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram_reg_8000_8063_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_1856_1919_0_2_i_2_n_0),
        .I2(plot),
        .I3(qs_reg_1[1]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[0]_32 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_8064_8127_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1920_1983_0_2_i_2_n_0),
        .I3(ram_reg_13568_13631_0_2),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_124 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_8128_8191_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_960_1023_0_2_i_2_n_0),
        .I3(ram_reg_7936_7999_0_2),
        .I4(O[1]),
        .I5(O[2]),
        .O(\FSM_sequential_current_state_reg[1]_82 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_8192_8255_0_2_i_4
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[3]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[1]),
        .I5(O[2]),
        .O(\FSM_sequential_current_state_reg[1]_7 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_8256_8319_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_64_127_0_2_i_3_n_0),
        .I2(qs_reg_1[0]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_19 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_8320_8383_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_128_191_0_2_i_2_n_0),
        .I2(qs_reg_1[1]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_27 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_832_895_0_2_i_1
       (.I0(ram_reg_896_959_0_2),
        .I1(ram_reg_1792_1855_0_2_0),
        .I2(qs_reg_1[1]),
        .I3(O[1]),
        .I4(ram_reg_10560_10623_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_71 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_8384_8447_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[2]),
        .I3(O[0]),
        .I4(ram_reg_10432_10495_0_2),
        .I5(ram_reg_11776_11839_0_2),
        .O(\FSM_sequential_current_state_reg[1]_32 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_8448_8511_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_256_319_0_2_i_2_n_0),
        .I2(qs_reg_1[2]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_39 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_8512_8575_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[1]),
        .I3(O[0]),
        .I4(ram_reg_10560_10623_0_2),
        .I5(ram_reg_11776_11839_0_2),
        .O(\FSM_sequential_current_state_reg[1]_44 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_8576_8639_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[0]),
        .I3(O[0]),
        .I4(ram_reg_10624_10687_0_2),
        .I5(ram_reg_11776_11839_0_2),
        .O(\FSM_sequential_current_state_reg[1]_47 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_8640_8703_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(qs_reg_1[2]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_9088_9151_0_2),
        .I5(ram_reg_8640_8703_0_2),
        .O(\FSM_sequential_current_state_reg[1]_175 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_8704_8767_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_512_575_0_2_i_2_n_0),
        .I2(O[0]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_56 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_8768_8831_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[1]),
        .I3(qs_reg_1[2]),
        .I4(ram_reg_10816_10879_0_2),
        .I5(ram_reg_11776_11839_0_2),
        .O(\FSM_sequential_current_state_reg[1]_61 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_8832_8895_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[2]),
        .I4(ram_reg_10880_10943_0_2),
        .I5(ram_reg_11776_11839_0_2),
        .O(\FSM_sequential_current_state_reg[1]_64 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_8896_8959_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(O[0]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_9088_9151_0_2),
        .I5(ram_reg_10432_10495_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_179 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_8960_9023_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_9088_9151_0_2),
        .I2(ram_reg_15104_15167_0_2_0),
        .I3(qs_reg_1[2]),
        .I4(O[0]),
        .I5(ram_reg_11776_11839_0_2),
        .O(\FSM_sequential_current_state_reg[1]_67 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_896_959_0_2_i_1
       (.I0(ram_reg_896_959_0_2),
        .I1(ram_reg_1792_1855_0_2_0),
        .I2(qs_reg_1[0]),
        .I3(O[1]),
        .I4(ram_reg_10624_10687_0_2),
        .I5(ram_reg_7680_7743_0_2),
        .O(\FSM_sequential_current_state_reg[1]_74 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_9024_9087_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(O[0]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(ram_reg_10560_10623_0_2),
        .I4(ram_reg_9088_9151_0_2),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_183 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_9088_9151_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(O[0]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(ram_reg_10624_10687_0_2),
        .I4(ram_reg_9088_9151_0_2),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_187 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_9152_9215_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_960_1023_0_2_i_2_n_0),
        .I3(O[1]),
        .I4(O[2]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_81 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_9216_9279_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_0_63_0_2_i_14_n_0),
        .I2(O[1]),
        .I3(ram_reg_0_63_0_2_i_27[1]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\FSM_sequential_current_state_reg[1]_6 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_9280_9343_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_9600_9663_0_2),
        .I2(ram_reg_3136_3199_0_2),
        .I3(qs_reg_1[0]),
        .I4(O[1]),
        .I5(ram_reg_11776_11839_0_2),
        .O(\FSM_sequential_current_state_reg[1]_86 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_9344_9407_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_1152_1215_0_2_i_2_n_0),
        .I2(qs_reg_1[1]),
        .I3(O[1]),
        .I4(O[3]),
        .I5(ram_reg_0_63_0_2_i_27[1]),
        .O(\FSM_sequential_current_state_reg[1]_89 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_9408_9471_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(O[1]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(ram_reg_10432_10495_0_2),
        .I4(ram_reg_9600_9663_0_2),
        .I5(ram_reg_10432_10495_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_191 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_9472_9535_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(ram_reg_9600_9663_0_2),
        .I2(ram_reg_15104_15167_0_2_0),
        .I3(qs_reg_1[2]),
        .I4(O[1]),
        .I5(ram_reg_11776_11839_0_2),
        .O(\FSM_sequential_current_state_reg[1]_92 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_9536_9599_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(O[1]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(ram_reg_10560_10623_0_2),
        .I4(ram_reg_9600_9663_0_2),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_195 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_9600_9663_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(O[1]),
        .I2(ram_reg_0_63_0_2_i_27[0]),
        .I3(ram_reg_10624_10687_0_2),
        .I4(ram_reg_9600_9663_0_2),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_199 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_960_1023_0_2_i_1
       (.I0(ram_reg_7680_7743_0_2),
        .I1(ram_reg_960_1023_0_2_i_2_n_0),
        .I2(O[2]),
        .I3(O[3]),
        .I4(plot),
        .I5(O[1]),
        .O(\FSM_sequential_current_state_reg[0]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_960_1023_0_2_i_2
       (.I0(qs_reg_1[2]),
        .I1(O[0]),
        .I2(qs_reg_1[0]),
        .I3(qs_reg_1[1]),
        .O(ram_reg_960_1023_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_9664_9727_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1472_1535_0_2_i_2_n_0),
        .I3(O[0]),
        .I4(O[2]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_96 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_9728_9791_0_2_i_1
       (.I0(ram_reg_15104_15167_0_2),
        .I1(qs_reg_1[2]),
        .I2(O[2]),
        .I3(ram_reg_15104_15167_0_2_0),
        .I4(ram_reg_3584_3647_0_2_0),
        .I5(ram_reg_11776_11839_0_2),
        .O(\FSM_sequential_current_state_reg[1]_100 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_9792_9855_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_9792_9855_0_2_i_2_n_0),
        .I2(ram_reg_10816_10879_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[2]),
        .I5(ram_reg_10816_10879_0_2_0),
        .O(\FSM_sequential_current_state_reg[1]_203 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_9792_9855_0_2_i_2
       (.I0(ram_reg_0_63_0_2_i_27[0]),
        .I1(O[1]),
        .O(ram_reg_9792_9855_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_9856_9919_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_9792_9855_0_2_i_2_n_0),
        .I2(ram_reg_10880_10943_0_2),
        .I3(qs_reg_1[2]),
        .I4(O[2]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_207 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_9920_9983_0_2_i_1
       (.I0(O[3]),
        .I1(ram_reg_0_63_0_2_i_27[1]),
        .I2(ram_reg_1728_1791_0_2_i_2_n_0),
        .I3(qs_reg_1[2]),
        .I4(O[2]),
        .I5(ram_reg_15104_15167_0_2),
        .O(\FSM_sequential_current_state_reg[1]_108 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_9984_10047_0_2_i_1
       (.I0(ram_reg_11776_11839_0_2),
        .I1(ram_reg_9792_9855_0_2_i_2_n_0),
        .I2(ram_reg_11008_11071_0_2),
        .I3(qs_reg_1[1]),
        .I4(O[2]),
        .I5(ram_reg_13568_13631_0_2),
        .O(\FSM_sequential_current_state_reg[1]_211 ));
  LUT2 #(
    .INIT(4'h6)) 
    reg_d4_carry_i_4
       (.I0(ram_reg_0_63_0_2_i_41_0[0]),
        .I1(qs_reg_0),
        .O(\reg_yB_reg[0] ));
  LUT6 #(
    .INIT(64'h1F101F1F1F101010)) 
    \reg_d[1]_i_1 
       (.I0(SW_IBUF[0]),
        .I1(\reg_d_reg[1] ),
        .I2(\reg_d_reg[1]_0 ),
        .I3(\reg_d_reg[3] [0]),
        .I4(Q[1]),
        .I5(reg_d1[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \reg_d[2]_i_1 
       (.I0(SW_IBUF[1]),
        .I1(\reg_d_reg[1] ),
        .I2(\reg_d_reg[1]_0 ),
        .I3(\reg_d_reg[3] [1]),
        .I4(Q[1]),
        .I5(reg_d1[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    \reg_d[3]_i_1 
       (.I0(\reg_d_reg[3]_0 ),
        .I1(\reg_d_reg[3]_1 ),
        .I2(\reg_d_reg[1]_0 ),
        .I3(\reg_d_reg[3] [2]),
        .I4(Q[1]),
        .I5(reg_d1[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_2
   (qs_reg_0,
    enY,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_1);
  output qs_reg_0;
  input enY;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_1;

  wire CLK100MHZ_IBUF_BUFG;
  wire enY;
  wire qs_i_2__5_n_0;
  wire qs_reg_0;
  wire qs_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    qs_i_2__5
       (.I0(qs_reg_0),
        .O(qs_i_2__5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(enY),
        .CLR(qs_reg_1),
        .D(qs_i_2__5_n_0),
        .Q(qs_reg_0));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_20
   (qs_reg_0,
    qs_reg_1,
    qs_reg_2,
    \reg_d_reg[3] ,
    S,
    \reg_yB_reg[1] ,
    qs_reg_3,
    qs_reg_4,
    \reg_d_reg[2] ,
    qs_reg_5,
    qs_reg_6,
    qs_reg_7,
    qs_reg_8,
    qs_reg_9,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    qs_reg_10,
    ram_reg_16384_16447_0_2_i_9,
    ram_reg_0_63_0_2_i_38,
    ram_reg_0_63_0_2_i_52,
    ram_reg_0_63_0_2_i_38_0,
    ram_reg_16384_16447_0_2_i_6,
    Q,
    qs_reg_11,
    ram_reg_0_63_0_2_i_52_0,
    ram_reg_0_63_0_2_i_52_1,
    ram_reg_16384_16447_0_2_i_6_0,
    qs_reg_12);
  output qs_reg_0;
  output qs_reg_1;
  output qs_reg_2;
  output [0:0]\reg_d_reg[3] ;
  output [0:0]S;
  output [0:0]\reg_yB_reg[1] ;
  output qs_reg_3;
  output qs_reg_4;
  output [0:0]\reg_d_reg[2] ;
  output [0:0]qs_reg_5;
  output [0:0]qs_reg_6;
  output qs_reg_7;
  input qs_reg_8;
  input qs_reg_9;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input qs_reg_10;
  input ram_reg_16384_16447_0_2_i_9;
  input ram_reg_0_63_0_2_i_38;
  input ram_reg_0_63_0_2_i_52;
  input [2:0]ram_reg_0_63_0_2_i_38_0;
  input ram_reg_16384_16447_0_2_i_6;
  input [2:0]Q;
  input qs_reg_11;
  input ram_reg_0_63_0_2_i_52_0;
  input ram_reg_0_63_0_2_i_52_1;
  input ram_reg_16384_16447_0_2_i_6_0;
  input [1:0]qs_reg_12;

  wire CLK100MHZ_IBUF_BUFG;
  wire [2:0]Q;
  wire [0:0]S;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_10;
  wire qs_reg_11;
  wire [1:0]qs_reg_12;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire [0:0]qs_reg_5;
  wire [0:0]qs_reg_6;
  wire qs_reg_7;
  wire qs_reg_8;
  wire qs_reg_9;
  wire ram_reg_0_63_0_2_i_29_n_0;
  wire ram_reg_0_63_0_2_i_38;
  wire [2:0]ram_reg_0_63_0_2_i_38_0;
  wire ram_reg_0_63_0_2_i_52;
  wire ram_reg_0_63_0_2_i_52_0;
  wire ram_reg_0_63_0_2_i_52_1;
  wire ram_reg_16384_16447_0_2_i_6;
  wire ram_reg_16384_16447_0_2_i_6_0;
  wire ram_reg_16384_16447_0_2_i_9;
  wire [0:0]\reg_d_reg[2] ;
  wire [0:0]\reg_d_reg[3] ;
  wire [0:0]\reg_yB_reg[1] ;
  wire reset0;

  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_4
       (.I0(Q[1]),
        .I1(qs_reg_0),
        .O(\reg_d_reg[3] ));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_8
       (.I0(qs_reg_0),
        .I1(Q[1]),
        .I2(qs_reg_10),
        .I3(Q[2]),
        .O(qs_reg_5));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1
       (.I0(Q[0]),
        .I1(qs_reg_0),
        .I2(Q[1]),
        .O(\reg_d_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hD3F32000)) 
    qs_i_1__23
       (.I0(qs_reg_0),
        .I1(qs_reg_12[0]),
        .I2(qs_reg_12[1]),
        .I3(qs_reg_11),
        .I4(qs_reg_10),
        .O(qs_reg_7));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(qs_reg_8),
        .CLR(reset0),
        .D(qs_reg_9),
        .Q(qs_reg_0));
  LUT6 #(
    .INIT(64'h0200FFFFFDFF0000)) 
    ram_reg_0_63_0_2_i_18
       (.I0(ram_reg_0_63_0_2_i_29_n_0),
        .I1(ram_reg_0_63_0_2_i_52_1),
        .I2(qs_reg_10),
        .I3(ram_reg_16384_16447_0_2_i_6),
        .I4(ram_reg_16384_16447_0_2_i_6_0),
        .I5(ram_reg_0_63_0_2_i_52_0),
        .O(qs_reg_4));
  LUT6 #(
    .INIT(64'h0FFF0F0099CC99CC)) 
    ram_reg_0_63_0_2_i_24
       (.I0(ram_reg_0_63_0_2_i_29_n_0),
        .I1(qs_reg_10),
        .I2(ram_reg_0_63_0_2_i_38),
        .I3(ram_reg_16384_16447_0_2_i_6),
        .I4(ram_reg_0_63_0_2_i_38_0[2]),
        .I5(ram_reg_16384_16447_0_2_i_9),
        .O(qs_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_63_0_2_i_29
       (.I0(qs_reg_0),
        .I1(qs_reg_11),
        .O(ram_reg_0_63_0_2_i_29_n_0));
  LUT6 #(
    .INIT(64'h783C3C3C3C3C3C0F)) 
    ram_reg_0_63_0_2_i_50
       (.I0(ram_reg_0_63_0_2_i_29_n_0),
        .I1(ram_reg_0_63_0_2_i_52),
        .I2(ram_reg_0_63_0_2_i_52_0),
        .I3(qs_reg_10),
        .I4(ram_reg_0_63_0_2_i_52_1),
        .I5(ram_reg_16384_16447_0_2_i_6_0),
        .O(qs_reg_3));
  LUT6 #(
    .INIT(64'h6F6030306F603F3F)) 
    ram_reg_0_63_0_2_i_53
       (.I0(ram_reg_0_63_0_2_i_29_n_0),
        .I1(qs_reg_10),
        .I2(ram_reg_16384_16447_0_2_i_9),
        .I3(ram_reg_0_63_0_2_i_38),
        .I4(ram_reg_0_63_0_2_i_52),
        .I5(ram_reg_0_63_0_2_i_38_0[2]),
        .O(qs_reg_1));
  LUT3 #(
    .INIT(8'h96)) 
    reg_d4_carry_i_3
       (.I0(qs_reg_0),
        .I1(ram_reg_0_63_0_2_i_38_0[0]),
        .I2(ram_reg_0_63_0_2_i_38_0[1]),
        .O(qs_reg_6));
  LUT4 #(
    .INIT(16'h2B22)) 
    xB_yB_comp0_carry_i_4
       (.I0(ram_reg_0_63_0_2_i_38_0[1]),
        .I1(qs_reg_0),
        .I2(qs_reg_11),
        .I3(ram_reg_0_63_0_2_i_38_0[0]),
        .O(\reg_yB_reg[1] ));
  LUT4 #(
    .INIT(16'h9009)) 
    xB_yB_comp0_carry_i_8
       (.I0(qs_reg_0),
        .I1(ram_reg_0_63_0_2_i_38_0[1]),
        .I2(qs_reg_11),
        .I3(ram_reg_0_63_0_2_i_38_0[0]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_21
   (qs_reg_0,
    \reg_d_reg[4] ,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    Q,
    \reg_d1_inferred__0/i__carry__0 ,
    reg_d4_carry);
  output qs_reg_0;
  output [0:0]\reg_d_reg[4] ;
  output qs_reg_1;
  output [0:0]qs_reg_2;
  output [0:0]qs_reg_3;
  input qs_reg_4;
  input qs_reg_5;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input [1:0]Q;
  input \reg_d1_inferred__0/i__carry__0 ;
  input [2:0]reg_d4_carry;

  wire CLK100MHZ_IBUF_BUFG;
  wire [1:0]Q;
  wire qs_reg_0;
  wire qs_reg_1;
  wire [0:0]qs_reg_2;
  wire [0:0]qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire \reg_d1_inferred__0/i__carry__0 ;
  wire [2:0]reg_d4_carry;
  wire [0:0]\reg_d_reg[4] ;
  wire reset0;

  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3
       (.I0(Q[0]),
        .I1(qs_reg_0),
        .O(\reg_d_reg[4] ));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_7
       (.I0(qs_reg_0),
        .I1(Q[0]),
        .I2(\reg_d1_inferred__0/i__carry__0 ),
        .I3(Q[1]),
        .O(qs_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(qs_reg_4),
        .CLR(reset0),
        .D(qs_reg_5),
        .Q(qs_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_63_0_2_i_56
       (.I0(qs_reg_0),
        .I1(\reg_d1_inferred__0/i__carry__0 ),
        .O(qs_reg_1));
  LUT4 #(
    .INIT(16'hA956)) 
    reg_d4_carry_i_2
       (.I0(qs_reg_0),
        .I1(reg_d4_carry[1]),
        .I2(reg_d4_carry[0]),
        .I3(reg_d4_carry[2]),
        .O(qs_reg_3));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_22
   (qs_reg_0,
    qs_reg_1,
    \reg_d_reg[5] ,
    \reg_d_reg[5]_0 ,
    S,
    \reg_yB_reg[3] ,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    \FSM_sequential_current_state_reg[2] ,
    qs_reg_6,
    qs_reg_7,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    qs_reg_8,
    qs_reg_9,
    qs_reg_10,
    qs_reg_11,
    Q,
    \reg_d1_inferred__1/i__carry__0 ,
    reg_d4_carry,
    ram_reg_0_63_0_2_i_33,
    ram_reg_0_63_0_2_i_33_0,
    ram_reg_0_63_0_2_i_8,
    qs_reg_12,
    qs_reg_13,
    qs_reg_14);
  output qs_reg_0;
  output qs_reg_1;
  output [0:0]\reg_d_reg[5] ;
  output [1:0]\reg_d_reg[5]_0 ;
  output [0:0]S;
  output [0:0]\reg_yB_reg[3] ;
  output qs_reg_2;
  output qs_reg_3;
  output [0:0]qs_reg_4;
  output [0:0]qs_reg_5;
  output \FSM_sequential_current_state_reg[2] ;
  input qs_reg_6;
  input qs_reg_7;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input qs_reg_8;
  input qs_reg_9;
  input qs_reg_10;
  input qs_reg_11;
  input [2:0]Q;
  input [1:0]\reg_d1_inferred__1/i__carry__0 ;
  input [3:0]reg_d4_carry;
  input ram_reg_0_63_0_2_i_33;
  input ram_reg_0_63_0_2_i_33_0;
  input ram_reg_0_63_0_2_i_8;
  input qs_reg_12;
  input [1:0]qs_reg_13;
  input qs_reg_14;

  wire CLK100MHZ_IBUF_BUFG;
  wire \FSM_sequential_current_state_reg[2] ;
  wire [2:0]Q;
  wire [0:0]S;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_10;
  wire qs_reg_11;
  wire qs_reg_12;
  wire [1:0]qs_reg_13;
  wire qs_reg_14;
  wire qs_reg_2;
  wire qs_reg_3;
  wire [0:0]qs_reg_4;
  wire [0:0]qs_reg_5;
  wire qs_reg_6;
  wire qs_reg_7;
  wire qs_reg_8;
  wire qs_reg_9;
  wire ram_reg_0_63_0_2_i_33;
  wire ram_reg_0_63_0_2_i_33_0;
  wire ram_reg_0_63_0_2_i_8;
  wire [1:0]\reg_d1_inferred__1/i__carry__0 ;
  wire [3:0]reg_d4_carry;
  wire [0:0]\reg_d_reg[5] ;
  wire [1:0]\reg_d_reg[5]_0 ;
  wire [0:0]\reg_yB_reg[3] ;
  wire reset0;

  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_2
       (.I0(Q[1]),
        .I1(qs_reg_0),
        .O(\reg_d_reg[5] ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_2__0
       (.I0(Q[1]),
        .I1(\reg_d1_inferred__1/i__carry__0 [1]),
        .O(\reg_d_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3__0
       (.I0(Q[0]),
        .I1(\reg_d1_inferred__1/i__carry__0 [0]),
        .O(\reg_d_reg[5]_0 [0]));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_6
       (.I0(qs_reg_0),
        .I1(Q[1]),
        .I2(qs_reg_12),
        .I3(Q[2]),
        .O(qs_reg_4));
  LUT5 #(
    .INIT(32'h0BBBB000)) 
    qs_i_1__25
       (.I0(qs_reg_13[1]),
        .I1(qs_reg_13[0]),
        .I2(qs_reg_1),
        .I3(qs_reg_12),
        .I4(qs_reg_14),
        .O(\FSM_sequential_current_state_reg[2] ));
  LUT5 #(
    .INIT(32'h00800000)) 
    qs_i_2
       (.I0(qs_reg_0),
        .I1(qs_reg_8),
        .I2(qs_reg_9),
        .I3(qs_reg_10),
        .I4(qs_reg_11),
        .O(qs_reg_1));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(qs_reg_6),
        .CLR(reset0),
        .D(qs_reg_7),
        .Q(qs_reg_0));
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    ram_reg_0_63_0_2_i_23
       (.I0(qs_reg_0),
        .I1(qs_reg_11),
        .I2(qs_reg_9),
        .I3(qs_reg_8),
        .I4(ram_reg_0_63_0_2_i_8),
        .O(qs_reg_3));
  LUT6 #(
    .INIT(64'h8282828282822282)) 
    ram_reg_0_63_0_2_i_47
       (.I0(ram_reg_0_63_0_2_i_33),
        .I1(qs_reg_0),
        .I2(qs_reg_8),
        .I3(ram_reg_0_63_0_2_i_33_0),
        .I4(qs_reg_11),
        .I5(qs_reg_9),
        .O(qs_reg_2));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    reg_d4_carry_i_1
       (.I0(qs_reg_0),
        .I1(reg_d4_carry[0]),
        .I2(reg_d4_carry[1]),
        .I3(reg_d4_carry[2]),
        .I4(reg_d4_carry[3]),
        .O(qs_reg_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    xB_yB_comp0_carry_i_3
       (.I0(reg_d4_carry[3]),
        .I1(qs_reg_0),
        .I2(reg_d4_carry[2]),
        .I3(qs_reg_8),
        .O(\reg_yB_reg[3] ));
  LUT4 #(
    .INIT(16'h9009)) 
    xB_yB_comp0_carry_i_7
       (.I0(qs_reg_0),
        .I1(reg_d4_carry[3]),
        .I2(qs_reg_8),
        .I3(reg_d4_carry[2]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_23
   (qs_reg_0,
    D,
    \reg_d_reg[6] ,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    qs_reg_6,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    \reg_d_reg[5] ,
    \reg_d_reg[5]_0 ,
    \reg_d_reg[5]_1 ,
    \reg_d_reg[6]_0 ,
    Q,
    reg_d1,
    ram_reg_0_63_0_2_i_36,
    qs_reg_7,
    qs_reg_8,
    ram_reg_0_63_0_2_i_36_0,
    ram_reg_0_63_0_2_i_48_0,
    ram_reg_0_63_0_2_i_48_1,
    ram_reg_0_63_0_2_i_48_2,
    ram_reg_0_63_0_2_i_48_3,
    \reg_d_reg[6]_1 ,
    enC_ff,
    qs_reg_9,
    qs_reg_10,
    reg_d4_carry__0);
  output qs_reg_0;
  output [1:0]D;
  output [0:0]\reg_d_reg[6] ;
  output qs_reg_1;
  output [0:0]qs_reg_2;
  output qs_reg_3;
  output [0:0]qs_reg_4;
  input qs_reg_5;
  input qs_reg_6;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input \reg_d_reg[5] ;
  input \reg_d_reg[5]_0 ;
  input \reg_d_reg[5]_1 ;
  input [1:0]\reg_d_reg[6]_0 ;
  input [2:0]Q;
  input [1:0]reg_d1;
  input ram_reg_0_63_0_2_i_36;
  input qs_reg_7;
  input qs_reg_8;
  input ram_reg_0_63_0_2_i_36_0;
  input ram_reg_0_63_0_2_i_48_0;
  input ram_reg_0_63_0_2_i_48_1;
  input ram_reg_0_63_0_2_i_48_2;
  input ram_reg_0_63_0_2_i_48_3;
  input \reg_d_reg[6]_1 ;
  input enC_ff;
  input qs_reg_9;
  input qs_reg_10;
  input [4:0]reg_d4_carry__0;

  wire CLK100MHZ_IBUF_BUFG;
  wire [1:0]D;
  wire [2:0]Q;
  wire enC_ff;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_10;
  wire [0:0]qs_reg_2;
  wire qs_reg_3;
  wire [0:0]qs_reg_4;
  wire qs_reg_5;
  wire qs_reg_6;
  wire qs_reg_7;
  wire qs_reg_8;
  wire qs_reg_9;
  wire ram_reg_0_63_0_2_i_36;
  wire ram_reg_0_63_0_2_i_36_0;
  wire ram_reg_0_63_0_2_i_48_0;
  wire ram_reg_0_63_0_2_i_48_1;
  wire ram_reg_0_63_0_2_i_48_2;
  wire ram_reg_0_63_0_2_i_48_3;
  wire ram_reg_0_63_0_2_i_55_n_0;
  wire [1:0]reg_d1;
  wire [4:0]reg_d4_carry__0;
  wire \reg_d_reg[5] ;
  wire \reg_d_reg[5]_0 ;
  wire \reg_d_reg[5]_1 ;
  wire [0:0]\reg_d_reg[6] ;
  wire [1:0]\reg_d_reg[6]_0 ;
  wire \reg_d_reg[6]_1 ;
  wire reset0;

  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_1
       (.I0(Q[0]),
        .I1(qs_reg_0),
        .O(\reg_d_reg[6] ));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__0_i_5
       (.I0(qs_reg_0),
        .I1(Q[0]),
        .I2(qs_reg_8),
        .I3(Q[1]),
        .O(qs_reg_2));
  LUT5 #(
    .INIT(32'h15554000)) 
    qs_i_1__16
       (.I0(qs_reg_9),
        .I1(qs_reg_0),
        .I2(qs_reg_10),
        .I3(qs_reg_8),
        .I4(qs_reg_7),
        .O(qs_reg_3));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(qs_reg_5),
        .CLR(reset0),
        .D(qs_reg_6),
        .Q(qs_reg_0));
  LUT6 #(
    .INIT(64'h4BC34BC34BC34BF0)) 
    ram_reg_0_63_0_2_i_48
       (.I0(ram_reg_0_63_0_2_i_55_n_0),
        .I1(ram_reg_0_63_0_2_i_36),
        .I2(qs_reg_7),
        .I3(qs_reg_8),
        .I4(qs_reg_0),
        .I5(ram_reg_0_63_0_2_i_36_0),
        .O(qs_reg_1));
  LUT5 #(
    .INIT(32'h88800000)) 
    ram_reg_0_63_0_2_i_55
       (.I0(qs_reg_0),
        .I1(ram_reg_0_63_0_2_i_48_0),
        .I2(ram_reg_0_63_0_2_i_48_1),
        .I3(ram_reg_0_63_0_2_i_48_2),
        .I4(ram_reg_0_63_0_2_i_48_3),
        .O(ram_reg_0_63_0_2_i_55_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    reg_d4_carry__0_i_4
       (.I0(qs_reg_0),
        .I1(reg_d4_carry__0[0]),
        .I2(reg_d4_carry__0[1]),
        .I3(reg_d4_carry__0[3]),
        .I4(reg_d4_carry__0[2]),
        .I5(reg_d4_carry__0[4]),
        .O(qs_reg_4));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \reg_d[5]_i_1 
       (.I0(\reg_d_reg[5] ),
        .I1(\reg_d_reg[5]_0 ),
        .I2(\reg_d_reg[5]_1 ),
        .I3(\reg_d_reg[6]_0 [0]),
        .I4(Q[2]),
        .I5(reg_d1[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \reg_d[6]_i_1 
       (.I0(\reg_d_reg[6]_1 ),
        .I1(enC_ff),
        .I2(\reg_d_reg[6]_0 [1]),
        .I3(Q[2]),
        .I4(reg_d1[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_24
   (qs_reg_0,
    \reg_d_reg[7] ,
    S,
    \reg_yB_reg[5] ,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    qs_reg_6,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    Q,
    reg_d4_carry__0,
    ram_reg_64_127_0_2_i_8_0,
    ram_reg_64_127_0_2_i_6,
    reg_d3,
    \reg_d1_inferred__0/i__carry__1 ,
    reg_d4_carry__0_0,
    ram_reg_64_127_0_2_i_6_0,
    ram_reg_64_127_0_2_i_8_1,
    ram_reg_64_127_0_2_i_8_2,
    ram_reg_64_127_0_2_i_8_3,
    ram_reg_64_127_0_2_i_8_4);
  output qs_reg_0;
  output [0:0]\reg_d_reg[7] ;
  output [0:0]S;
  output [0:0]\reg_yB_reg[5] ;
  output qs_reg_1;
  output [0:0]qs_reg_2;
  output [0:0]qs_reg_3;
  output qs_reg_4;
  input qs_reg_5;
  input qs_reg_6;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input [1:0]Q;
  input [3:0]reg_d4_carry__0;
  input ram_reg_64_127_0_2_i_8_0;
  input ram_reg_64_127_0_2_i_6;
  input [0:0]reg_d3;
  input \reg_d1_inferred__0/i__carry__1 ;
  input reg_d4_carry__0_0;
  input ram_reg_64_127_0_2_i_6_0;
  input ram_reg_64_127_0_2_i_8_1;
  input ram_reg_64_127_0_2_i_8_2;
  input ram_reg_64_127_0_2_i_8_3;
  input ram_reg_64_127_0_2_i_8_4;

  wire CLK100MHZ_IBUF_BUFG;
  wire [1:0]Q;
  wire [0:0]S;
  wire qs_reg_0;
  wire qs_reg_1;
  wire [0:0]qs_reg_2;
  wire [0:0]qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire qs_reg_6;
  wire ram_reg_64_127_0_2_i_12_n_0;
  wire ram_reg_64_127_0_2_i_6;
  wire ram_reg_64_127_0_2_i_6_0;
  wire ram_reg_64_127_0_2_i_8_0;
  wire ram_reg_64_127_0_2_i_8_1;
  wire ram_reg_64_127_0_2_i_8_2;
  wire ram_reg_64_127_0_2_i_8_3;
  wire ram_reg_64_127_0_2_i_8_4;
  wire \reg_d1_inferred__0/i__carry__1 ;
  wire [0:0]reg_d3;
  wire [3:0]reg_d4_carry__0;
  wire reg_d4_carry__0_0;
  wire [0:0]\reg_d_reg[7] ;
  wire [0:0]\reg_yB_reg[5] ;
  wire reset0;

  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_1
       (.I0(Q[0]),
        .I1(qs_reg_0),
        .O(\reg_d_reg[7] ));
  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__1_i_3
       (.I0(qs_reg_0),
        .I1(Q[0]),
        .I2(\reg_d1_inferred__0/i__carry__1 ),
        .I3(Q[1]),
        .O(qs_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(qs_reg_5),
        .CLR(reset0),
        .D(qs_reg_6),
        .Q(qs_reg_0));
  LUT6 #(
    .INIT(64'h0055401555004015)) 
    ram_reg_64_127_0_2_i_11
       (.I0(ram_reg_64_127_0_2_i_6_0),
        .I1(ram_reg_64_127_0_2_i_8_0),
        .I2(qs_reg_0),
        .I3(\reg_d1_inferred__0/i__carry__1 ),
        .I4(ram_reg_64_127_0_2_i_6),
        .I5(ram_reg_64_127_0_2_i_12_n_0),
        .O(qs_reg_4));
  LUT6 #(
    .INIT(64'h0000000155555555)) 
    ram_reg_64_127_0_2_i_12
       (.I0(qs_reg_0),
        .I1(ram_reg_64_127_0_2_i_8_1),
        .I2(ram_reg_64_127_0_2_i_8_2),
        .I3(ram_reg_64_127_0_2_i_8_3),
        .I4(ram_reg_64_127_0_2_i_8_4),
        .I5(ram_reg_64_127_0_2_i_8_0),
        .O(ram_reg_64_127_0_2_i_12_n_0));
  LUT6 #(
    .INIT(64'h87878787C3F0F0F0)) 
    ram_reg_64_127_0_2_i_8
       (.I0(ram_reg_64_127_0_2_i_12_n_0),
        .I1(ram_reg_64_127_0_2_i_6),
        .I2(reg_d3),
        .I3(ram_reg_64_127_0_2_i_8_0),
        .I4(qs_reg_0),
        .I5(\reg_d1_inferred__0/i__carry__1 ),
        .O(qs_reg_1));
  LUT6 #(
    .INIT(64'hAAA9AAAA55565555)) 
    reg_d4_carry__0_i_3
       (.I0(qs_reg_0),
        .I1(reg_d4_carry__0[2]),
        .I2(reg_d4_carry__0[0]),
        .I3(reg_d4_carry__0[1]),
        .I4(reg_d4_carry__0_0),
        .I5(reg_d4_carry__0[3]),
        .O(qs_reg_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    xB_yB_comp0_carry_i_2
       (.I0(reg_d4_carry__0[3]),
        .I1(qs_reg_0),
        .I2(reg_d4_carry__0[2]),
        .I3(ram_reg_64_127_0_2_i_8_0),
        .O(\reg_yB_reg[5] ));
  LUT4 #(
    .INIT(16'h9009)) 
    xB_yB_comp0_carry_i_6
       (.I0(qs_reg_0),
        .I1(reg_d4_carry__0[3]),
        .I2(ram_reg_64_127_0_2_i_8_0),
        .I3(reg_d4_carry__0[2]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_25
   (qs_reg_0,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    Q,
    reg_d3,
    reg_d4_carry__0,
    reg_d4_carry__0_0,
    qs_reg_6,
    qs_reg_7,
    qs_reg_8,
    qs_reg_9);
  output qs_reg_0;
  output [0:0]qs_reg_1;
  output [0:0]qs_reg_2;
  output qs_reg_3;
  input qs_reg_4;
  input qs_reg_5;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input [1:0]Q;
  input [0:0]reg_d3;
  input [2:0]reg_d4_carry__0;
  input reg_d4_carry__0_0;
  input qs_reg_6;
  input qs_reg_7;
  input qs_reg_8;
  input qs_reg_9;

  wire CLK100MHZ_IBUF_BUFG;
  wire [1:0]Q;
  wire qs_reg_0;
  wire [0:0]qs_reg_1;
  wire [0:0]qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire qs_reg_6;
  wire qs_reg_7;
  wire qs_reg_8;
  wire qs_reg_9;
  wire [0:0]reg_d3;
  wire [2:0]reg_d4_carry__0;
  wire reg_d4_carry__0_0;
  wire reset0;

  LUT4 #(
    .INIT(16'h8778)) 
    i__carry__1_i_2
       (.I0(qs_reg_0),
        .I1(Q[0]),
        .I2(reg_d3),
        .I3(Q[1]),
        .O(qs_reg_1));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    qs_i_1__17
       (.I0(qs_reg_6),
        .I1(qs_reg_0),
        .I2(qs_reg_7),
        .I3(qs_reg_8),
        .I4(qs_reg_9),
        .I5(reg_d3),
        .O(qs_reg_3));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(qs_reg_4),
        .CLR(reset0),
        .D(qs_reg_5),
        .Q(qs_reg_0));
  LUT5 #(
    .INIT(32'hAA9A5565)) 
    reg_d4_carry__0_i_2
       (.I0(qs_reg_0),
        .I1(reg_d4_carry__0[1]),
        .I2(reg_d4_carry__0_0),
        .I3(reg_d4_carry__0[0]),
        .I4(reg_d4_carry__0[2]),
        .O(qs_reg_2));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_26
   (reg_d3,
    \reg_d_reg[9] ,
    S,
    \reg_yB_reg[7] ,
    qs_reg_0,
    qs_reg_1,
    qs_reg_2,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    Q,
    \FSM_sequential_current_state_reg[0] ,
    CO,
    \FSM_sequential_current_state_reg[0]_0 ,
    reg_d4_carry__0,
    xB_yB_comp0_carry,
    reg_d4_carry__0_0);
  output [0:0]reg_d3;
  output \reg_d_reg[9] ;
  output [0:0]S;
  output [0:0]\reg_yB_reg[7] ;
  output [0:0]qs_reg_0;
  input qs_reg_1;
  input qs_reg_2;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input [0:0]Q;
  input [2:0]\FSM_sequential_current_state_reg[0] ;
  input [0:0]CO;
  input \FSM_sequential_current_state_reg[0]_0 ;
  input [3:0]reg_d4_carry__0;
  input xB_yB_comp0_carry;
  input reg_d4_carry__0_0;

  wire CLK100MHZ_IBUF_BUFG;
  wire [0:0]CO;
  wire [2:0]\FSM_sequential_current_state_reg[0] ;
  wire \FSM_sequential_current_state_reg[0]_0 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire [0:0]reg_d3;
  wire [3:0]reg_d4_carry__0;
  wire reg_d4_carry__0_0;
  wire \reg_d_reg[9] ;
  wire [0:0]\reg_yB_reg[7] ;
  wire reset0;
  wire xB_yB_comp0_carry;

  LUT6 #(
    .INIT(64'h00000000777FFFFF)) 
    \FSM_sequential_current_state[0]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_current_state_reg[0] [0]),
        .I2(\FSM_sequential_current_state_reg[0] [1]),
        .I3(\FSM_sequential_current_state_reg[0] [2]),
        .I4(CO),
        .I5(\FSM_sequential_current_state_reg[0]_0 ),
        .O(\reg_d_reg[9] ));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(qs_reg_1),
        .CLR(reset0),
        .D(qs_reg_2),
        .Q(reg_d3));
  LUT6 #(
    .INIT(64'hAAAAA9AA55555655)) 
    reg_d4_carry__0_i_1
       (.I0(reg_d3),
        .I1(reg_d4_carry__0[2]),
        .I2(reg_d4_carry__0[0]),
        .I3(reg_d4_carry__0_0),
        .I4(reg_d4_carry__0[1]),
        .I5(reg_d4_carry__0[3]),
        .O(qs_reg_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    xB_yB_comp0_carry_i_1
       (.I0(reg_d4_carry__0[3]),
        .I1(reg_d3),
        .I2(reg_d4_carry__0[2]),
        .I3(xB_yB_comp0_carry),
        .O(\reg_yB_reg[7] ));
  LUT4 #(
    .INIT(16'h9009)) 
    xB_yB_comp0_carry_i_5
       (.I0(reg_d3),
        .I1(reg_d4_carry__0[3]),
        .I2(xB_yB_comp0_carry),
        .I3(reg_d4_carry__0[2]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_27
   (qs_reg_0,
    ADDRD,
    qs_reg_1,
    \reg_yB_reg[3] ,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    qs_reg_6,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    x_line,
    ram_reg_18368_18431_0_2,
    ram_reg_18368_18431_0_2_0,
    ram_reg_4032_4095_0_2,
    ram_reg_64_127_0_2_i_5,
    Q,
    ram_reg_16384_16447_0_2_i_6);
  output qs_reg_0;
  output [0:0]ADDRD;
  output qs_reg_1;
  output \reg_yB_reg[3] ;
  output [0:0]qs_reg_2;
  output [0:0]qs_reg_3;
  output [0:0]qs_reg_4;
  output [0:0]qs_reg_5;
  input qs_reg_6;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input [0:0]x_line;
  input ram_reg_18368_18431_0_2;
  input ram_reg_18368_18431_0_2_0;
  input ram_reg_4032_4095_0_2;
  input ram_reg_64_127_0_2_i_5;
  input [7:0]Q;
  input ram_reg_16384_16447_0_2_i_6;

  wire [0:0]ADDRD;
  wire CLK100MHZ_IBUF_BUFG;
  wire [7:0]Q;
  wire qs_reg_0;
  wire qs_reg_1;
  wire [0:0]qs_reg_2;
  wire [0:0]qs_reg_3;
  wire [0:0]qs_reg_4;
  wire [0:0]qs_reg_5;
  wire qs_reg_6;
  wire ram_reg_0_63_0_2_i_22_n_0;
  wire ram_reg_16384_16447_0_2_i_6;
  wire ram_reg_18368_18431_0_2;
  wire ram_reg_18368_18431_0_2_0;
  wire ram_reg_4032_4095_0_2;
  wire ram_reg_64_127_0_2_i_5;
  wire \reg_yB_reg[3] ;
  wire reset0;
  wire [0:0]x_line;

  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset0),
        .D(qs_reg_6),
        .Q(qs_reg_0));
  LUT6 #(
    .INIT(64'hFDFF00000200FFFF)) 
    ram_reg_0_63_0_2_i_19
       (.I0(ram_reg_16384_16447_0_2_i_6),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(qs_reg_0),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\reg_yB_reg[3] ));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    ram_reg_0_63_0_2_i_22
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(qs_reg_0),
        .I4(Q[3]),
        .O(ram_reg_0_63_0_2_i_22_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_63_0_2_i_8
       (.I0(x_line),
        .I1(ram_reg_18368_18431_0_2),
        .I2(ram_reg_0_63_0_2_i_22_n_0),
        .I3(ram_reg_18368_18431_0_2_0),
        .I4(ram_reg_4032_4095_0_2),
        .O(ADDRD));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_12288_12351_0_2_i_8
       (.I0(x_line),
        .I1(ram_reg_18368_18431_0_2),
        .I2(ram_reg_0_63_0_2_i_22_n_0),
        .I3(ram_reg_18368_18431_0_2_0),
        .I4(ram_reg_4032_4095_0_2),
        .O(qs_reg_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_16384_16447_0_2_i_8
       (.I0(x_line),
        .I1(ram_reg_18368_18431_0_2),
        .I2(ram_reg_0_63_0_2_i_22_n_0),
        .I3(ram_reg_18368_18431_0_2_0),
        .I4(ram_reg_4032_4095_0_2),
        .O(qs_reg_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_4096_4159_0_2_i_8
       (.I0(x_line),
        .I1(ram_reg_18368_18431_0_2),
        .I2(ram_reg_0_63_0_2_i_22_n_0),
        .I3(ram_reg_18368_18431_0_2_0),
        .I4(ram_reg_4032_4095_0_2),
        .O(qs_reg_2));
  LUT6 #(
    .INIT(64'h0F0F87C3C3F0F0F0)) 
    ram_reg_64_127_0_2_i_9
       (.I0(ram_reg_64_127_0_2_i_5),
        .I1(qs_reg_0),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(qs_reg_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_8192_8255_0_2_i_8
       (.I0(x_line),
        .I1(ram_reg_18368_18431_0_2),
        .I2(ram_reg_0_63_0_2_i_22_n_0),
        .I3(ram_reg_18368_18431_0_2_0),
        .I4(ram_reg_4032_4095_0_2),
        .O(qs_reg_3));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_28
   (qs_reg_0,
    B,
    qs_reg_1,
    qs_reg_2,
    write_address1,
    qs_reg_3,
    \FSM_sequential_current_state_reg[0] ,
    qs_reg_4,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    y_line__0,
    ram_reg_0_63_0_2_i_27_0,
    ram_reg_0_63_0_2_i_40,
    qs_reg_5,
    Q,
    ram_reg_0_63_0_2_i_34,
    ram_reg_0_63_0_2_i_34_0,
    ram_reg_0_63_0_2_i_16,
    ram_reg_0_63_0_2_i_16_0,
    S,
    qs_reg_6,
    qs_reg_7,
    ram_reg_0_63_0_2_i_27_1);
  output qs_reg_0;
  output [0:0]B;
  output qs_reg_1;
  output qs_reg_2;
  output [4:0]write_address1;
  output qs_reg_3;
  output \FSM_sequential_current_state_reg[0] ;
  input qs_reg_4;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input [1:0]y_line__0;
  input ram_reg_0_63_0_2_i_27_0;
  input ram_reg_0_63_0_2_i_40;
  input qs_reg_5;
  input [6:0]Q;
  input ram_reg_0_63_0_2_i_34;
  input ram_reg_0_63_0_2_i_34_0;
  input [0:0]ram_reg_0_63_0_2_i_16;
  input [0:0]ram_reg_0_63_0_2_i_16_0;
  input [2:0]S;
  input qs_reg_6;
  input [2:0]qs_reg_7;
  input ram_reg_0_63_0_2_i_27_1;

  wire [0:0]B;
  wire CLK100MHZ_IBUF_BUFG;
  wire \FSM_sequential_current_state_reg[0] ;
  wire [6:0]Q;
  wire [2:0]S;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire qs_reg_6;
  wire [2:0]qs_reg_7;
  wire [0:0]ram_reg_0_63_0_2_i_16;
  wire [0:0]ram_reg_0_63_0_2_i_16_0;
  wire ram_reg_0_63_0_2_i_27_0;
  wire ram_reg_0_63_0_2_i_27_1;
  wire ram_reg_0_63_0_2_i_27_n_0;
  wire ram_reg_0_63_0_2_i_27_n_1;
  wire ram_reg_0_63_0_2_i_27_n_2;
  wire ram_reg_0_63_0_2_i_27_n_3;
  wire ram_reg_0_63_0_2_i_34;
  wire ram_reg_0_63_0_2_i_34_0;
  wire ram_reg_0_63_0_2_i_36_n_0;
  wire ram_reg_0_63_0_2_i_40;
  wire ram_reg_0_63_0_2_i_44_n_0;
  wire reset0;
  wire [4:0]write_address1;
  wire [1:0]y_line__0;
  wire [3:1]NLW_ram_reg_0_63_0_2_i_26_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_63_0_2_i_26_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \FSM_sequential_current_state[0]_i_5 
       (.I0(qs_reg_7[0]),
        .I1(qs_reg_0),
        .I2(qs_reg_5),
        .I3(qs_reg_6),
        .I4(qs_reg_7[2]),
        .O(\FSM_sequential_current_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF00080000)) 
    qs_i_1__20
       (.I0(qs_reg_0),
        .I1(qs_reg_6),
        .I2(qs_reg_7[1]),
        .I3(qs_reg_7[0]),
        .I4(qs_reg_7[2]),
        .I5(qs_reg_5),
        .O(qs_reg_3));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset0),
        .D(qs_reg_4),
        .Q(qs_reg_0));
  CARRY4 ram_reg_0_63_0_2_i_26
       (.CI(ram_reg_0_63_0_2_i_27_n_0),
        .CO({NLW_ram_reg_0_63_0_2_i_26_CO_UNCONNECTED[3:1],write_address1[4]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_63_0_2_i_26_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 ram_reg_0_63_0_2_i_27
       (.CI(ram_reg_0_63_0_2_i_16),
        .CO({ram_reg_0_63_0_2_i_27_n_0,ram_reg_0_63_0_2_i_27_n_1,ram_reg_0_63_0_2_i_27_n_2,ram_reg_0_63_0_2_i_27_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,B,ram_reg_0_63_0_2_i_16_0}),
        .O(write_address1[3:0]),
        .S({S[2:1],ram_reg_0_63_0_2_i_36_n_0,S[0]}));
  LUT5 #(
    .INIT(32'h88BB8B8B)) 
    ram_reg_0_63_0_2_i_32
       (.I0(y_line__0[0]),
        .I1(ram_reg_0_63_0_2_i_27_0),
        .I2(ram_reg_0_63_0_2_i_44_n_0),
        .I3(ram_reg_0_63_0_2_i_40),
        .I4(qs_reg_5),
        .O(B));
  LUT6 #(
    .INIT(64'h47444777B8BBB888)) 
    ram_reg_0_63_0_2_i_36
       (.I0(y_line__0[1]),
        .I1(ram_reg_0_63_0_2_i_27_0),
        .I2(ram_reg_0_63_0_2_i_27_1),
        .I3(qs_reg_5),
        .I4(qs_reg_1),
        .I5(B),
        .O(ram_reg_0_63_0_2_i_36_n_0));
  LUT6 #(
    .INIT(64'h10EFF00FF00FFF00)) 
    ram_reg_0_63_0_2_i_44
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(qs_reg_0),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(ram_reg_0_63_0_2_i_44_n_0));
  LUT6 #(
    .INIT(64'h87878787C3C3C3F0)) 
    ram_reg_0_63_0_2_i_49
       (.I0(ram_reg_0_63_0_2_i_34),
        .I1(qs_reg_0),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(ram_reg_0_63_0_2_i_34_0),
        .I5(Q[5]),
        .O(qs_reg_1));
  LUT6 #(
    .INIT(64'hDDD5555555554444)) 
    ram_reg_0_63_0_2_i_51
       (.I0(qs_reg_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(qs_reg_2));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_29
   (qs_reg_0,
    ADDRD,
    B,
    qs_reg_1,
    \reg_yB_reg[4] ,
    \reg_yB_reg[0] ,
    S,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    qs_reg_6,
    qs_reg_7,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    x_line,
    ram_reg_18368_18431_0_2,
    Q,
    DI,
    y_line__0,
    ram_reg_0_63_0_2_i_37,
    ram_reg_0_63_0_2_i_27,
    ram_reg_16384_16447_0_2_i_10,
    ram_reg_64_127_0_2_i_6,
    ram_reg_16384_16447_0_2_i_7,
    ram_reg_16384_16447_0_2_i_7_0,
    ram_reg_16384_16447_0_2_i_7_1,
    ram_reg_0_63_0_2_i_27_0,
    ram_reg_0_63_0_2_i_27_1,
    ram_reg_0_63_0_2_i_33);
  output qs_reg_0;
  output [0:0]ADDRD;
  output [0:0]B;
  output qs_reg_1;
  output \reg_yB_reg[4] ;
  output \reg_yB_reg[0] ;
  output [1:0]S;
  output [0:0]qs_reg_2;
  output [0:0]qs_reg_3;
  output [0:0]qs_reg_4;
  output [0:0]qs_reg_5;
  output qs_reg_6;
  input qs_reg_7;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input [0:0]x_line;
  input ram_reg_18368_18431_0_2;
  input [6:0]Q;
  input [1:0]DI;
  input [1:0]y_line__0;
  input ram_reg_0_63_0_2_i_37;
  input ram_reg_0_63_0_2_i_27;
  input ram_reg_16384_16447_0_2_i_10;
  input ram_reg_64_127_0_2_i_6;
  input ram_reg_16384_16447_0_2_i_7;
  input [0:0]ram_reg_16384_16447_0_2_i_7_0;
  input ram_reg_16384_16447_0_2_i_7_1;
  input ram_reg_0_63_0_2_i_27_0;
  input ram_reg_0_63_0_2_i_27_1;
  input ram_reg_0_63_0_2_i_33;

  wire [0:0]ADDRD;
  wire [0:0]B;
  wire CLK100MHZ_IBUF_BUFG;
  wire [1:0]DI;
  wire [6:0]Q;
  wire [1:0]S;
  wire qs_reg_0;
  wire qs_reg_1;
  wire [0:0]qs_reg_2;
  wire [0:0]qs_reg_3;
  wire [0:0]qs_reg_4;
  wire [0:0]qs_reg_5;
  wire qs_reg_6;
  wire qs_reg_7;
  wire ram_reg_0_63_0_2_i_27;
  wire ram_reg_0_63_0_2_i_27_0;
  wire ram_reg_0_63_0_2_i_27_1;
  wire ram_reg_0_63_0_2_i_33;
  wire ram_reg_0_63_0_2_i_37;
  wire ram_reg_16384_16447_0_2_i_10;
  wire ram_reg_16384_16447_0_2_i_7;
  wire [0:0]ram_reg_16384_16447_0_2_i_7_0;
  wire ram_reg_16384_16447_0_2_i_7_1;
  wire ram_reg_18368_18431_0_2;
  wire ram_reg_64_127_0_2_i_6;
  wire \reg_yB_reg[0] ;
  wire \reg_yB_reg[4] ;
  wire reset0;
  wire [0:0]x_line;
  wire [1:0]y_line__0;

  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset0),
        .D(qs_reg_7),
        .Q(qs_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_63_0_2_i_11
       (.I0(x_line),
        .I1(ram_reg_18368_18431_0_2),
        .I2(Q[0]),
        .I3(qs_reg_0),
        .I4(DI[0]),
        .O(ADDRD));
  LUT6 #(
    .INIT(64'hA0AFAFA0303F303F)) 
    ram_reg_0_63_0_2_i_21
       (.I0(ram_reg_16384_16447_0_2_i_7),
        .I1(Q[4]),
        .I2(qs_reg_0),
        .I3(ram_reg_16384_16447_0_2_i_7_0),
        .I4(ram_reg_16384_16447_0_2_i_7_1),
        .I5(ram_reg_16384_16447_0_2_i_10),
        .O(\reg_yB_reg[4] ));
  LUT6 #(
    .INIT(64'h606FCFCF6F60C0C0)) 
    ram_reg_0_63_0_2_i_25
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(qs_reg_0),
        .I3(DI[0]),
        .I4(ram_reg_16384_16447_0_2_i_10),
        .I5(DI[1]),
        .O(\reg_yB_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_63_0_2_i_34
       (.I0(y_line__0[1]),
        .I1(ram_reg_18368_18431_0_2),
        .I2(ram_reg_0_63_0_2_i_27_0),
        .I3(qs_reg_0),
        .I4(ram_reg_0_63_0_2_i_27_1),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B8BB)) 
    ram_reg_0_63_0_2_i_35
       (.I0(y_line__0[0]),
        .I1(ram_reg_18368_18431_0_2),
        .I2(ram_reg_0_63_0_2_i_37),
        .I3(qs_reg_0),
        .I4(Q[5]),
        .I5(ram_reg_0_63_0_2_i_27),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h4141414141411141)) 
    ram_reg_0_63_0_2_i_46
       (.I0(qs_reg_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(ram_reg_0_63_0_2_i_33),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(qs_reg_6));
  LUT6 #(
    .INIT(64'hB8BBB888B888B8BB)) 
    ram_reg_0_63_0_2_i_52
       (.I0(y_line__0[0]),
        .I1(ram_reg_18368_18431_0_2),
        .I2(ram_reg_0_63_0_2_i_37),
        .I3(qs_reg_0),
        .I4(Q[5]),
        .I5(ram_reg_0_63_0_2_i_27),
        .O(B));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_12288_12351_0_2_i_11
       (.I0(x_line),
        .I1(ram_reg_18368_18431_0_2),
        .I2(Q[0]),
        .I3(qs_reg_0),
        .I4(DI[0]),
        .O(qs_reg_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_16384_16447_0_2_i_11
       (.I0(x_line),
        .I1(ram_reg_18368_18431_0_2),
        .I2(Q[0]),
        .I3(qs_reg_0),
        .I4(DI[0]),
        .O(qs_reg_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_4096_4159_0_2_i_11
       (.I0(x_line),
        .I1(ram_reg_18368_18431_0_2),
        .I2(Q[0]),
        .I3(qs_reg_0),
        .I4(DI[0]),
        .O(qs_reg_2));
  LUT6 #(
    .INIT(64'hA00A802AA802802A)) 
    ram_reg_64_127_0_2_i_10
       (.I0(qs_reg_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ram_reg_16384_16447_0_2_i_10),
        .I5(ram_reg_64_127_0_2_i_6),
        .O(qs_reg_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_8192_8255_0_2_i_11
       (.I0(x_line),
        .I1(ram_reg_18368_18431_0_2),
        .I2(Q[0]),
        .I3(qs_reg_0),
        .I4(DI[0]),
        .O(qs_reg_3));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_3
   (qs_reg_0,
    qs_reg_1,
    qs_reg_2,
    enY,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_3,
    qs_reg_4,
    Q,
    qs_reg_5,
    y_line);
  output qs_reg_0;
  output qs_reg_1;
  output qs_reg_2;
  input enY;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_3;
  input qs_reg_4;
  input [2:0]Q;
  input qs_reg_5;
  input [0:0]y_line;

  wire CLK100MHZ_IBUF_BUFG;
  wire [2:0]Q;
  wire enY;
  wire qs_i_1__14_n_0;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire [0:0]y_line;

  LUT2 #(
    .INIT(4'h9)) 
    qs_i_1__1
       (.I0(qs_reg_2),
        .I1(qs_reg_4),
        .O(qs_reg_1));
  LUT2 #(
    .INIT(4'h6)) 
    qs_i_1__14
       (.I0(qs_reg_0),
        .I1(qs_reg_5),
        .O(qs_i_1__14_n_0));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    qs_i_2__0
       (.I0(qs_reg_0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(qs_reg_5),
        .I5(y_line),
        .O(qs_reg_2));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(enY),
        .CLR(qs_reg_3),
        .D(qs_i_1__14_n_0),
        .Q(qs_reg_0));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_4
   (y_line,
    enY,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_0,
    qs_reg_1,
    qs_reg_2);
  output [0:0]y_line;
  input enY;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_0;
  input qs_reg_1;
  input qs_reg_2;

  wire CLK100MHZ_IBUF_BUFG;
  wire enY;
  wire qs_i_1__15_n_0;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire [0:0]y_line;

  LUT3 #(
    .INIT(8'h6A)) 
    qs_i_1__15
       (.I0(y_line),
        .I1(qs_reg_1),
        .I2(qs_reg_2),
        .O(qs_i_1__15_n_0));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(enY),
        .CLR(qs_reg_0),
        .D(qs_i_1__15_n_0),
        .Q(y_line));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_5
   (qs_reg_0,
    enY,
    qs_reg_1,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_2);
  output qs_reg_0;
  input enY;
  input qs_reg_1;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_2;

  wire CLK100MHZ_IBUF_BUFG;
  wire enY;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;

  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(enY),
        .CLR(qs_reg_2),
        .D(qs_reg_1),
        .Q(qs_reg_0));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_6
   (qs_reg_0,
    enY,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3);
  output qs_reg_0;
  input enY;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_1;
  input qs_reg_2;
  input qs_reg_3;

  wire CLK100MHZ_IBUF_BUFG;
  wire enY;
  wire qs_i_1__2_n_0;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;

  LUT3 #(
    .INIT(8'h9A)) 
    qs_i_1__2
       (.I0(qs_reg_0),
        .I1(qs_reg_2),
        .I2(qs_reg_3),
        .O(qs_i_1__2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(enY),
        .CLR(qs_reg_1),
        .D(qs_i_1__2_n_0),
        .Q(qs_reg_0));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_7
   (qs_reg_0,
    enY,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4);
  output qs_reg_0;
  input enY;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_1;
  input qs_reg_2;
  input qs_reg_3;
  input qs_reg_4;

  wire CLK100MHZ_IBUF_BUFG;
  wire enY;
  wire qs_i_1__3_n_0;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;

  LUT4 #(
    .INIT(16'h9AAA)) 
    qs_i_1__3
       (.I0(qs_reg_0),
        .I1(qs_reg_2),
        .I2(qs_reg_3),
        .I3(qs_reg_4),
        .O(qs_i_1__3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(enY),
        .CLR(qs_reg_1),
        .D(qs_i_1__3_n_0),
        .Q(qs_reg_0));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_8
   (y_line__0,
    qs_reg_0,
    enY,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    \FSM_sequential_current_state_reg[1] ,
    \FSM_sequential_current_state_reg[1]_0 );
  output [0:0]y_line__0;
  output qs_reg_0;
  input enY;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_1;
  input qs_reg_2;
  input qs_reg_3;
  input qs_reg_4;
  input qs_reg_5;
  input \FSM_sequential_current_state_reg[1] ;
  input \FSM_sequential_current_state_reg[1]_0 ;

  wire CLK100MHZ_IBUF_BUFG;
  wire \FSM_sequential_current_state_reg[1] ;
  wire \FSM_sequential_current_state_reg[1]_0 ;
  wire enY;
  wire qs_i_1__4_n_0;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire [0:0]y_line__0;

  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \FSM_sequential_current_state[1]_i_2 
       (.I0(\FSM_sequential_current_state_reg[1] ),
        .I1(\FSM_sequential_current_state_reg[1]_0 ),
        .I2(y_line__0),
        .I3(qs_reg_5),
        .I4(qs_reg_2),
        .I5(qs_reg_3),
        .O(qs_reg_0));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    qs_i_1__4
       (.I0(y_line__0),
        .I1(qs_reg_2),
        .I2(qs_reg_3),
        .I3(qs_reg_4),
        .I4(qs_reg_5),
        .O(qs_i_1__4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(enY),
        .CLR(qs_reg_1),
        .D(qs_i_1__4_n_0),
        .Q(y_line__0));
endmodule

(* ORIG_REF_NAME = "d_flipflop" *) 
module d_flipflop_9
   (qs_reg_0,
    x_count_reset,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_1);
  output qs_reg_0;
  input x_count_reset;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_1;

  wire CLK100MHZ_IBUF_BUFG;
  wire qs_i_2__3_n_0;
  wire qs_reg_0;
  wire qs_reg_1;
  wire x_count_reset;

  LUT1 #(
    .INIT(2'h1)) 
    qs_i_2__3
       (.I0(qs_reg_0),
        .O(qs_i_2__3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    qs_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(x_count_reset),
        .CLR(qs_reg_1),
        .D(qs_i_2__3_n_0),
        .Q(qs_reg_0));
endmodule

module lineclear_algo
   (x_line,
    y_line,
    y_line__0,
    qs_reg,
    qs_reg_0,
    x_count_reset,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_1,
    enY,
    qs_reg_2,
    Q);
  output [7:0]x_line;
  output [2:0]y_line;
  output [3:0]y_line__0;
  output qs_reg;
  output qs_reg_0;
  input x_count_reset;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_1;
  input enY;
  input qs_reg_2;
  input [2:0]Q;

  wire CLK100MHZ_IBUF_BUFG;
  wire [2:0]Q;
  wire enY;
  wire qs_reg;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire x_count_reset;
  wire [7:0]x_line;
  wire [2:0]y_line;
  wire [3:0]y_line__0;

  nbit_counter x_counter
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .Q(Q),
        .qs_reg(x_line[0]),
        .qs_reg_0(x_line[1]),
        .qs_reg_1(x_line[2]),
        .qs_reg_2(x_line[3]),
        .qs_reg_3(x_line[4]),
        .qs_reg_4(x_line[5]),
        .qs_reg_5(x_line[6]),
        .qs_reg_6(qs_reg),
        .qs_reg_7(qs_reg_1),
        .x_count_reset(x_count_reset),
        .x_line(x_line[7]));
  nbit_counter__parameterized0 y_counter
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .\FSM_sequential_current_state_reg[1] (qs_reg_1),
        .\FSM_sequential_current_state_reg[1]_0 (qs_reg),
        .Q(Q),
        .enY(enY),
        .qs_reg(y_line[0]),
        .qs_reg_0(y_line[1]),
        .qs_reg_1(y_line__0[0]),
        .qs_reg_2(y_line__0[1]),
        .qs_reg_3(y_line__0[2]),
        .qs_reg_4(qs_reg_0),
        .qs_reg_5(qs_reg_2),
        .y_line(y_line[2]),
        .y_line__0(y_line__0[3]));
endmodule

module nbit_counter
   (qs_reg,
    qs_reg_0,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    qs_reg_5,
    x_line,
    qs_reg_6,
    x_count_reset,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_7,
    Q);
  output qs_reg;
  output qs_reg_0;
  output qs_reg_1;
  output qs_reg_2;
  output qs_reg_3;
  output qs_reg_4;
  output qs_reg_5;
  output [0:0]x_line;
  output qs_reg_6;
  input x_count_reset;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_7;
  input [2:0]Q;

  wire CLK100MHZ_IBUF_BUFG;
  wire [2:0]Q;
  wire \flipflop_gen_loop[1].FF_n_1 ;
  wire \flipflop_gen_loop[1].FF_n_2 ;
  wire qs_reg;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire qs_reg_6;
  wire qs_reg_7;
  wire x_count_reset;
  wire [0:0]x_line;

  d_flipflop_9 \flipflop_gen_loop[0].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .qs_reg_0(qs_reg),
        .qs_reg_1(qs_reg_7),
        .x_count_reset(x_count_reset));
  d_flipflop_10 \flipflop_gen_loop[1].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .Q(Q),
        .qs_reg_0(qs_reg_0),
        .qs_reg_1(\flipflop_gen_loop[1].FF_n_1 ),
        .qs_reg_2(\flipflop_gen_loop[1].FF_n_2 ),
        .qs_reg_3(qs_reg_7),
        .qs_reg_4(qs_reg),
        .qs_reg_5(qs_reg_1),
        .qs_reg_6(qs_reg_2),
        .x_count_reset(x_count_reset));
  d_flipflop_11 \flipflop_gen_loop[2].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .qs_reg_0(qs_reg_1),
        .qs_reg_1(qs_reg_7),
        .qs_reg_2(qs_reg),
        .qs_reg_3(qs_reg_0),
        .x_count_reset(x_count_reset));
  d_flipflop_12 \flipflop_gen_loop[3].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .qs_reg_0(qs_reg_2),
        .qs_reg_1(\flipflop_gen_loop[1].FF_n_1 ),
        .qs_reg_2(qs_reg_7),
        .x_count_reset(x_count_reset));
  d_flipflop_13 \flipflop_gen_loop[4].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .qs_reg_0(qs_reg_3),
        .qs_reg_1(qs_reg_7),
        .qs_reg_2(qs_reg_0),
        .qs_reg_3(qs_reg),
        .qs_reg_4(qs_reg_1),
        .qs_reg_5(qs_reg_2),
        .x_count_reset(x_count_reset));
  d_flipflop_14 \flipflop_gen_loop[5].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .qs_reg_0(qs_reg_4),
        .qs_reg_1(qs_reg_7),
        .qs_reg_2(qs_reg_2),
        .qs_reg_3(\flipflop_gen_loop[1].FF_n_2 ),
        .qs_reg_4(qs_reg_3),
        .x_count_reset(x_count_reset));
  d_flipflop_15 \flipflop_gen_loop[6].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .qs_reg_0(qs_reg_5),
        .qs_reg_1(qs_reg_7),
        .qs_reg_2(qs_reg_3),
        .qs_reg_3(\flipflop_gen_loop[1].FF_n_2 ),
        .qs_reg_4(qs_reg_2),
        .qs_reg_5(qs_reg_4),
        .x_count_reset(x_count_reset));
  d_flipflop_16 \flipflop_gen_loop[7].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .qs_reg_0(qs_reg_6),
        .qs_reg_1(qs_reg_7),
        .qs_reg_2(qs_reg_4),
        .qs_reg_3(qs_reg_2),
        .qs_reg_4(\flipflop_gen_loop[1].FF_n_2 ),
        .qs_reg_5(qs_reg_3),
        .qs_reg_6(qs_reg_5),
        .x_count_reset(x_count_reset),
        .x_line(x_line));
endmodule

(* ORIG_REF_NAME = "nbit_counter" *) 
module nbit_counter_18
   (DI,
    qs_reg,
    \FSM_sequential_current_state_reg[1] ,
    O,
    ram_reg_0_63_0_2_i_27,
    \FSM_sequential_current_state_reg[1]_0 ,
    \FSM_sequential_current_state_reg[1]_1 ,
    \FSM_sequential_current_state_reg[1]_2 ,
    \FSM_sequential_current_state_reg[1]_3 ,
    \FSM_sequential_current_state_reg[1]_4 ,
    \FSM_sequential_current_state_reg[1]_5 ,
    \FSM_sequential_current_state_reg[1]_6 ,
    \FSM_sequential_current_state_reg[1]_7 ,
    \FSM_sequential_current_state_reg[1]_8 ,
    \FSM_sequential_current_state_reg[1]_9 ,
    \FSM_sequential_current_state_reg[1]_10 ,
    \FSM_sequential_current_state_reg[1]_11 ,
    \FSM_sequential_current_state_reg[1]_12 ,
    \FSM_sequential_current_state_reg[1]_13 ,
    \FSM_sequential_current_state_reg[0] ,
    \FSM_sequential_current_state_reg[1]_14 ,
    \FSM_sequential_current_state_reg[0]_0 ,
    qs_reg_0,
    \FSM_sequential_current_state_reg[1]_15 ,
    \FSM_sequential_current_state_reg[1]_16 ,
    \FSM_sequential_current_state_reg[1]_17 ,
    \FSM_sequential_current_state_reg[1]_18 ,
    \FSM_sequential_current_state_reg[1]_19 ,
    \FSM_sequential_current_state_reg[1]_20 ,
    \FSM_sequential_current_state_reg[1]_21 ,
    \FSM_sequential_current_state_reg[1]_22 ,
    \FSM_sequential_current_state_reg[0]_1 ,
    \FSM_sequential_current_state_reg[0]_2 ,
    \FSM_sequential_current_state_reg[0]_3 ,
    \FSM_sequential_current_state_reg[0]_4 ,
    \FSM_sequential_current_state_reg[1]_23 ,
    \FSM_sequential_current_state_reg[1]_24 ,
    \FSM_sequential_current_state_reg[1]_25 ,
    \FSM_sequential_current_state_reg[1]_26 ,
    \FSM_sequential_current_state_reg[1]_27 ,
    \FSM_sequential_current_state_reg[1]_28 ,
    \FSM_sequential_current_state_reg[1]_29 ,
    \FSM_sequential_current_state_reg[1]_30 ,
    \FSM_sequential_current_state_reg[1]_31 ,
    \FSM_sequential_current_state_reg[1]_32 ,
    \FSM_sequential_current_state_reg[1]_33 ,
    \FSM_sequential_current_state_reg[0]_5 ,
    \FSM_sequential_current_state_reg[1]_34 ,
    \FSM_sequential_current_state_reg[0]_6 ,
    \FSM_sequential_current_state_reg[0]_7 ,
    \FSM_sequential_current_state_reg[1]_35 ,
    \FSM_sequential_current_state_reg[1]_36 ,
    \FSM_sequential_current_state_reg[1]_37 ,
    \FSM_sequential_current_state_reg[1]_38 ,
    \FSM_sequential_current_state_reg[1]_39 ,
    \FSM_sequential_current_state_reg[1]_40 ,
    \FSM_sequential_current_state_reg[1]_41 ,
    \FSM_sequential_current_state_reg[1]_42 ,
    \FSM_sequential_current_state_reg[1]_43 ,
    \FSM_sequential_current_state_reg[1]_44 ,
    \FSM_sequential_current_state_reg[1]_45 ,
    \FSM_sequential_current_state_reg[1]_46 ,
    \FSM_sequential_current_state_reg[1]_47 ,
    \FSM_sequential_current_state_reg[1]_48 ,
    \FSM_sequential_current_state_reg[0]_8 ,
    \FSM_sequential_current_state_reg[0]_9 ,
    \FSM_sequential_current_state_reg[0]_10 ,
    \FSM_sequential_current_state_reg[0]_11 ,
    \FSM_sequential_current_state_reg[1]_49 ,
    \FSM_sequential_current_state_reg[1]_50 ,
    \FSM_sequential_current_state_reg[1]_51 ,
    \FSM_sequential_current_state_reg[1]_52 ,
    \FSM_sequential_current_state_reg[1]_53 ,
    \FSM_sequential_current_state_reg[1]_54 ,
    \FSM_sequential_current_state_reg[1]_55 ,
    \FSM_sequential_current_state_reg[1]_56 ,
    \FSM_sequential_current_state_reg[1]_57 ,
    \FSM_sequential_current_state_reg[1]_58 ,
    \FSM_sequential_current_state_reg[1]_59 ,
    \FSM_sequential_current_state_reg[1]_60 ,
    \FSM_sequential_current_state_reg[1]_61 ,
    \FSM_sequential_current_state_reg[1]_62 ,
    \FSM_sequential_current_state_reg[1]_63 ,
    \FSM_sequential_current_state_reg[1]_64 ,
    \FSM_sequential_current_state_reg[1]_65 ,
    \FSM_sequential_current_state_reg[1]_66 ,
    \FSM_sequential_current_state_reg[1]_67 ,
    \FSM_sequential_current_state_reg[1]_68 ,
    \FSM_sequential_current_state_reg[1]_69 ,
    \FSM_sequential_current_state_reg[1]_70 ,
    \FSM_sequential_current_state_reg[1]_71 ,
    \FSM_sequential_current_state_reg[1]_72 ,
    \FSM_sequential_current_state_reg[1]_73 ,
    \FSM_sequential_current_state_reg[1]_74 ,
    \FSM_sequential_current_state_reg[1]_75 ,
    \FSM_sequential_current_state_reg[1]_76 ,
    \FSM_sequential_current_state_reg[0]_12 ,
    \FSM_sequential_current_state_reg[1]_77 ,
    \FSM_sequential_current_state_reg[0]_13 ,
    \FSM_sequential_current_state_reg[1]_78 ,
    \FSM_sequential_current_state_reg[1]_79 ,
    \FSM_sequential_current_state_reg[0]_14 ,
    \FSM_sequential_current_state_reg[1]_80 ,
    \FSM_sequential_current_state_reg[0]_15 ,
    \FSM_sequential_current_state_reg[0]_16 ,
    \FSM_sequential_current_state_reg[1]_81 ,
    \FSM_sequential_current_state_reg[1]_82 ,
    \FSM_sequential_current_state_reg[0]_17 ,
    \FSM_sequential_current_state_reg[0]_18 ,
    \FSM_sequential_current_state_reg[1]_83 ,
    \FSM_sequential_current_state_reg[0]_19 ,
    \FSM_sequential_current_state_reg[1]_84 ,
    \FSM_sequential_current_state_reg[0]_20 ,
    \FSM_sequential_current_state_reg[0]_21 ,
    \FSM_sequential_current_state_reg[1]_85 ,
    \FSM_sequential_current_state_reg[1]_86 ,
    \FSM_sequential_current_state_reg[1]_87 ,
    \FSM_sequential_current_state_reg[1]_88 ,
    \FSM_sequential_current_state_reg[1]_89 ,
    \FSM_sequential_current_state_reg[1]_90 ,
    \FSM_sequential_current_state_reg[1]_91 ,
    \FSM_sequential_current_state_reg[1]_92 ,
    \FSM_sequential_current_state_reg[1]_93 ,
    \FSM_sequential_current_state_reg[1]_94 ,
    \FSM_sequential_current_state_reg[1]_95 ,
    \FSM_sequential_current_state_reg[0]_22 ,
    \FSM_sequential_current_state_reg[0]_23 ,
    \FSM_sequential_current_state_reg[1]_96 ,
    \FSM_sequential_current_state_reg[0]_24 ,
    \FSM_sequential_current_state_reg[1]_97 ,
    \FSM_sequential_current_state_reg[1]_98 ,
    \FSM_sequential_current_state_reg[0]_25 ,
    \FSM_sequential_current_state_reg[1]_99 ,
    \FSM_sequential_current_state_reg[1]_100 ,
    \FSM_sequential_current_state_reg[1]_101 ,
    \FSM_sequential_current_state_reg[0]_26 ,
    \FSM_sequential_current_state_reg[1]_102 ,
    \FSM_sequential_current_state_reg[1]_103 ,
    \FSM_sequential_current_state_reg[1]_104 ,
    \FSM_sequential_current_state_reg[1]_105 ,
    \FSM_sequential_current_state_reg[1]_106 ,
    \FSM_sequential_current_state_reg[1]_107 ,
    \FSM_sequential_current_state_reg[0]_27 ,
    \FSM_sequential_current_state_reg[0]_28 ,
    \FSM_sequential_current_state_reg[1]_108 ,
    \FSM_sequential_current_state_reg[0]_29 ,
    \FSM_sequential_current_state_reg[1]_109 ,
    \FSM_sequential_current_state_reg[1]_110 ,
    \FSM_sequential_current_state_reg[0]_30 ,
    \FSM_sequential_current_state_reg[1]_111 ,
    \FSM_sequential_current_state_reg[1]_112 ,
    \FSM_sequential_current_state_reg[1]_113 ,
    \FSM_sequential_current_state_reg[1]_114 ,
    \FSM_sequential_current_state_reg[1]_115 ,
    \FSM_sequential_current_state_reg[0]_31 ,
    \FSM_sequential_current_state_reg[1]_116 ,
    \FSM_sequential_current_state_reg[0]_32 ,
    \FSM_sequential_current_state_reg[1]_117 ,
    \FSM_sequential_current_state_reg[1]_118 ,
    \FSM_sequential_current_state_reg[0]_33 ,
    \FSM_sequential_current_state_reg[1]_119 ,
    \FSM_sequential_current_state_reg[1]_120 ,
    \FSM_sequential_current_state_reg[1]_121 ,
    \FSM_sequential_current_state_reg[1]_122 ,
    \FSM_sequential_current_state_reg[1]_123 ,
    \FSM_sequential_current_state_reg[1]_124 ,
    \FSM_sequential_current_state_reg[1]_125 ,
    \FSM_sequential_current_state_reg[1]_126 ,
    \FSM_sequential_current_state_reg[1]_127 ,
    \FSM_sequential_current_state_reg[1]_128 ,
    \FSM_sequential_current_state_reg[0]_34 ,
    \FSM_sequential_current_state_reg[1]_129 ,
    \FSM_sequential_current_state_reg[1]_130 ,
    \FSM_sequential_current_state_reg[0]_35 ,
    \FSM_sequential_current_state_reg[1]_131 ,
    \FSM_sequential_current_state_reg[1]_132 ,
    \FSM_sequential_current_state_reg[1]_133 ,
    \FSM_sequential_current_state_reg[1]_134 ,
    \FSM_sequential_current_state_reg[1]_135 ,
    \FSM_sequential_current_state_reg[1]_136 ,
    \FSM_sequential_current_state_reg[1]_137 ,
    \FSM_sequential_current_state_reg[1]_138 ,
    \FSM_sequential_current_state_reg[1]_139 ,
    \FSM_sequential_current_state_reg[1]_140 ,
    \FSM_sequential_current_state_reg[1]_141 ,
    \FSM_sequential_current_state_reg[1]_142 ,
    \FSM_sequential_current_state_reg[1]_143 ,
    \FSM_sequential_current_state_reg[1]_144 ,
    \FSM_sequential_current_state_reg[1]_145 ,
    \FSM_sequential_current_state_reg[1]_146 ,
    \FSM_sequential_current_state_reg[1]_147 ,
    \FSM_sequential_current_state_reg[1]_148 ,
    \FSM_sequential_current_state_reg[1]_149 ,
    \FSM_sequential_current_state_reg[1]_150 ,
    \FSM_sequential_current_state_reg[1]_151 ,
    \FSM_sequential_current_state_reg[1]_152 ,
    \FSM_sequential_current_state_reg[1]_153 ,
    \FSM_sequential_current_state_reg[1]_154 ,
    \FSM_sequential_current_state_reg[1]_155 ,
    \FSM_sequential_current_state_reg[1]_156 ,
    \FSM_sequential_current_state_reg[1]_157 ,
    \FSM_sequential_current_state_reg[1]_158 ,
    \FSM_sequential_current_state_reg[1]_159 ,
    \FSM_sequential_current_state_reg[1]_160 ,
    \FSM_sequential_current_state_reg[1]_161 ,
    \FSM_sequential_current_state_reg[1]_162 ,
    \FSM_sequential_current_state_reg[1]_163 ,
    \FSM_sequential_current_state_reg[1]_164 ,
    \FSM_sequential_current_state_reg[1]_165 ,
    \FSM_sequential_current_state_reg[1]_166 ,
    \FSM_sequential_current_state_reg[1]_167 ,
    \FSM_sequential_current_state_reg[1]_168 ,
    \FSM_sequential_current_state_reg[1]_169 ,
    \FSM_sequential_current_state_reg[1]_170 ,
    \FSM_sequential_current_state_reg[1]_171 ,
    \FSM_sequential_current_state_reg[1]_172 ,
    \FSM_sequential_current_state_reg[1]_173 ,
    \FSM_sequential_current_state_reg[1]_174 ,
    \FSM_sequential_current_state_reg[1]_175 ,
    \FSM_sequential_current_state_reg[1]_176 ,
    \FSM_sequential_current_state_reg[1]_177 ,
    \FSM_sequential_current_state_reg[1]_178 ,
    \FSM_sequential_current_state_reg[1]_179 ,
    \FSM_sequential_current_state_reg[1]_180 ,
    \FSM_sequential_current_state_reg[1]_181 ,
    \FSM_sequential_current_state_reg[1]_182 ,
    \FSM_sequential_current_state_reg[1]_183 ,
    \FSM_sequential_current_state_reg[1]_184 ,
    \FSM_sequential_current_state_reg[1]_185 ,
    \FSM_sequential_current_state_reg[1]_186 ,
    \FSM_sequential_current_state_reg[1]_187 ,
    \FSM_sequential_current_state_reg[1]_188 ,
    \FSM_sequential_current_state_reg[1]_189 ,
    \FSM_sequential_current_state_reg[1]_190 ,
    \FSM_sequential_current_state_reg[1]_191 ,
    \FSM_sequential_current_state_reg[1]_192 ,
    \FSM_sequential_current_state_reg[1]_193 ,
    \FSM_sequential_current_state_reg[1]_194 ,
    \FSM_sequential_current_state_reg[1]_195 ,
    \FSM_sequential_current_state_reg[1]_196 ,
    \FSM_sequential_current_state_reg[1]_197 ,
    \FSM_sequential_current_state_reg[1]_198 ,
    \FSM_sequential_current_state_reg[1]_199 ,
    \FSM_sequential_current_state_reg[1]_200 ,
    \FSM_sequential_current_state_reg[1]_201 ,
    \FSM_sequential_current_state_reg[1]_202 ,
    \FSM_sequential_current_state_reg[1]_203 ,
    \FSM_sequential_current_state_reg[1]_204 ,
    \FSM_sequential_current_state_reg[1]_205 ,
    \FSM_sequential_current_state_reg[1]_206 ,
    \FSM_sequential_current_state_reg[1]_207 ,
    \FSM_sequential_current_state_reg[1]_208 ,
    \FSM_sequential_current_state_reg[1]_209 ,
    \FSM_sequential_current_state_reg[1]_210 ,
    \FSM_sequential_current_state_reg[1]_211 ,
    \FSM_sequential_current_state_reg[1]_212 ,
    \FSM_sequential_current_state_reg[1]_213 ,
    \FSM_sequential_current_state_reg[0]_36 ,
    \FSM_sequential_current_state_reg[1]_214 ,
    \FSM_sequential_current_state_reg[1]_215 ,
    \FSM_sequential_current_state_reg[1]_216 ,
    \FSM_sequential_current_state_reg[1]_217 ,
    \FSM_sequential_current_state_reg[1]_218 ,
    \FSM_sequential_current_state_reg[1]_219 ,
    \FSM_sequential_current_state_reg[1]_220 ,
    \FSM_sequential_current_state_reg[1]_221 ,
    \FSM_sequential_current_state_reg[1]_222 ,
    \FSM_sequential_current_state_reg[1]_223 ,
    \FSM_sequential_current_state_reg[1]_224 ,
    \FSM_sequential_current_state_reg[1]_225 ,
    \FSM_sequential_current_state_reg[1]_226 ,
    \FSM_sequential_current_state_reg[1]_227 ,
    \FSM_sequential_current_state_reg[0]_37 ,
    \FSM_sequential_current_state_reg[1]_228 ,
    \FSM_sequential_current_state_reg[1]_229 ,
    \FSM_sequential_current_state_reg[1]_230 ,
    \FSM_sequential_current_state_reg[1]_231 ,
    \FSM_sequential_current_state_reg[0]_38 ,
    \FSM_sequential_current_state_reg[1]_232 ,
    \FSM_sequential_current_state_reg[1]_233 ,
    \FSM_sequential_current_state_reg[1]_234 ,
    \FSM_sequential_current_state_reg[1]_235 ,
    \FSM_sequential_current_state_reg[1]_236 ,
    \FSM_sequential_current_state_reg[1]_237 ,
    \FSM_sequential_current_state_reg[0]_39 ,
    \FSM_sequential_current_state_reg[0]_40 ,
    \FSM_sequential_current_state_reg[0]_41 ,
    \FSM_sequential_current_state_reg[0]_42 ,
    \FSM_sequential_current_state_reg[0]_43 ,
    \FSM_sequential_current_state_reg[0]_44 ,
    \FSM_sequential_current_state_reg[1]_238 ,
    \FSM_sequential_current_state_reg[1]_239 ,
    \FSM_sequential_current_state_reg[1]_240 ,
    \FSM_sequential_current_state_reg[1]_241 ,
    \FSM_sequential_current_state_reg[0]_45 ,
    \FSM_sequential_current_state_reg[0]_46 ,
    \FSM_sequential_current_state_reg[0]_47 ,
    \FSM_sequential_current_state_reg[1]_242 ,
    \FSM_sequential_current_state_reg[0]_48 ,
    \FSM_sequential_current_state_reg[0]_49 ,
    \FSM_sequential_current_state_reg[0]_50 ,
    \FSM_sequential_current_state_reg[0]_51 ,
    \FSM_sequential_current_state_reg[0]_52 ,
    \FSM_sequential_current_state_reg[0]_53 ,
    \FSM_sequential_current_state_reg[0]_54 ,
    qs_reg_1,
    D,
    \reg_d_reg[9] ,
    B,
    qs_reg_2,
    qs_reg_3,
    qs_reg_4,
    \reg_d_reg[6] ,
    \reg_d_reg[7] ,
    \reg_d_reg[5] ,
    S,
    \reg_yB_reg[7] ,
    qs_reg_5,
    qs_reg_6,
    qs_reg_7,
    qs_reg_8,
    qs_reg_9,
    qs_reg_10,
    qs_reg_11,
    qs_reg_12,
    qs_reg_13,
    qs_reg_14,
    \reg_d_reg[2] ,
    qs_reg_15,
    qs_reg_16,
    qs_reg_17,
    qs_reg_18,
    qs_reg_19,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    qs_reg_20,
    ram_reg_19136_19199_0_2,
    ram_reg_15104_15167_0_2,
    ram_reg_7936_7999_0_2,
    ram_reg_3584_3647_0_2,
    plot,
    ram_reg_7680_7743_0_2,
    ram_reg_19072_19135_0_2,
    ram_reg_9088_9151_0_2,
    ram_reg_10432_10495_0_2,
    ram_reg_11776_11839_0_2,
    ram_reg_1792_1855_0_2,
    ram_reg_10560_10623_0_2,
    ram_reg_10624_10687_0_2,
    ram_reg_1792_1855_0_2_0,
    ram_reg_18816_18879_0_2,
    ram_reg_2944_3007_0_2,
    ram_reg_896_959_0_2,
    ram_reg_10816_10879_0_2,
    ram_reg_10880_10943_0_2,
    ram_reg_15104_15167_0_2_0,
    ram_reg_9600_9663_0_2,
    ram_reg_13824_13887_0_2,
    ram_reg_3136_3199_0_2,
    ram_reg_3200_3263_0_2,
    ram_reg_3584_3647_0_2_0,
    ram_reg_10816_10879_0_2_0,
    ram_reg_13568_13631_0_2,
    ram_reg_14464_14527_0_2,
    ram_reg_10432_10495_0_2_0,
    ram_reg_7040_7103_0_2,
    ram_reg_3328_3391_0_2,
    ram_reg_3840_3903_0_2,
    ram_reg_11008_11071_0_2,
    ram_reg_8640_8703_0_2,
    ram_reg_12992_13055_0_2,
    ram_reg_13184_13247_0_2,
    ram_reg_5888_5951_0_2,
    ram_reg_15872_15935_0_2,
    qs_reg_21,
    ram_reg_11392_11455_0_2,
    ram_reg_13568_13631_0_2_0,
    qs_reg_22,
    SW_IBUF,
    \reg_d_reg[1] ,
    \reg_d_reg[5]_0 ,
    \reg_d_reg[3] ,
    Q,
    reg_d1,
    \reg_d_reg[3]_0 ,
    \reg_d_reg[3]_1 ,
    \reg_d_reg[5]_1 ,
    \reg_d_reg[5]_2 ,
    \reg_d_reg[6]_0 ,
    CO,
    \FSM_sequential_current_state_reg[0]_55 ,
    y_line,
    ram_reg_0_63_0_2_i_28,
    ram_reg_0_63_0_2_i_41,
    reg_d4_carry__0,
    ram_reg_0_63_0_2_i_38,
    ram_reg_0_63_0_2_i_32,
    ram_reg_16384_16447_0_2_i_6,
    \reg_d1_inferred__1/i__carry__0 ,
    \reg_d_reg[6]_1 ,
    enC_ff,
    ram_reg_704_767_0_2_i_2,
    ram_reg_1920_1983_0_2_i_3,
    write_address1,
    reg_d4_carry__0_0,
    reg_d4_carry__0_1,
    qs_reg_23);
  output [3:0]DI;
  output [2:0]qs_reg;
  output \FSM_sequential_current_state_reg[1] ;
  output [3:0]O;
  output [1:0]ram_reg_0_63_0_2_i_27;
  output \FSM_sequential_current_state_reg[1]_0 ;
  output \FSM_sequential_current_state_reg[1]_1 ;
  output \FSM_sequential_current_state_reg[1]_2 ;
  output \FSM_sequential_current_state_reg[1]_3 ;
  output \FSM_sequential_current_state_reg[1]_4 ;
  output \FSM_sequential_current_state_reg[1]_5 ;
  output \FSM_sequential_current_state_reg[1]_6 ;
  output \FSM_sequential_current_state_reg[1]_7 ;
  output \FSM_sequential_current_state_reg[1]_8 ;
  output \FSM_sequential_current_state_reg[1]_9 ;
  output \FSM_sequential_current_state_reg[1]_10 ;
  output \FSM_sequential_current_state_reg[1]_11 ;
  output \FSM_sequential_current_state_reg[1]_12 ;
  output \FSM_sequential_current_state_reg[1]_13 ;
  output \FSM_sequential_current_state_reg[0] ;
  output \FSM_sequential_current_state_reg[1]_14 ;
  output \FSM_sequential_current_state_reg[0]_0 ;
  output [2:0]qs_reg_0;
  output \FSM_sequential_current_state_reg[1]_15 ;
  output \FSM_sequential_current_state_reg[1]_16 ;
  output \FSM_sequential_current_state_reg[1]_17 ;
  output \FSM_sequential_current_state_reg[1]_18 ;
  output \FSM_sequential_current_state_reg[1]_19 ;
  output \FSM_sequential_current_state_reg[1]_20 ;
  output \FSM_sequential_current_state_reg[1]_21 ;
  output \FSM_sequential_current_state_reg[1]_22 ;
  output \FSM_sequential_current_state_reg[0]_1 ;
  output \FSM_sequential_current_state_reg[0]_2 ;
  output \FSM_sequential_current_state_reg[0]_3 ;
  output \FSM_sequential_current_state_reg[0]_4 ;
  output \FSM_sequential_current_state_reg[1]_23 ;
  output \FSM_sequential_current_state_reg[1]_24 ;
  output \FSM_sequential_current_state_reg[1]_25 ;
  output \FSM_sequential_current_state_reg[1]_26 ;
  output \FSM_sequential_current_state_reg[1]_27 ;
  output \FSM_sequential_current_state_reg[1]_28 ;
  output \FSM_sequential_current_state_reg[1]_29 ;
  output \FSM_sequential_current_state_reg[1]_30 ;
  output \FSM_sequential_current_state_reg[1]_31 ;
  output \FSM_sequential_current_state_reg[1]_32 ;
  output \FSM_sequential_current_state_reg[1]_33 ;
  output \FSM_sequential_current_state_reg[0]_5 ;
  output \FSM_sequential_current_state_reg[1]_34 ;
  output \FSM_sequential_current_state_reg[0]_6 ;
  output \FSM_sequential_current_state_reg[0]_7 ;
  output \FSM_sequential_current_state_reg[1]_35 ;
  output \FSM_sequential_current_state_reg[1]_36 ;
  output \FSM_sequential_current_state_reg[1]_37 ;
  output \FSM_sequential_current_state_reg[1]_38 ;
  output \FSM_sequential_current_state_reg[1]_39 ;
  output \FSM_sequential_current_state_reg[1]_40 ;
  output \FSM_sequential_current_state_reg[1]_41 ;
  output \FSM_sequential_current_state_reg[1]_42 ;
  output \FSM_sequential_current_state_reg[1]_43 ;
  output \FSM_sequential_current_state_reg[1]_44 ;
  output \FSM_sequential_current_state_reg[1]_45 ;
  output \FSM_sequential_current_state_reg[1]_46 ;
  output \FSM_sequential_current_state_reg[1]_47 ;
  output \FSM_sequential_current_state_reg[1]_48 ;
  output \FSM_sequential_current_state_reg[0]_8 ;
  output \FSM_sequential_current_state_reg[0]_9 ;
  output \FSM_sequential_current_state_reg[0]_10 ;
  output \FSM_sequential_current_state_reg[0]_11 ;
  output \FSM_sequential_current_state_reg[1]_49 ;
  output \FSM_sequential_current_state_reg[1]_50 ;
  output \FSM_sequential_current_state_reg[1]_51 ;
  output \FSM_sequential_current_state_reg[1]_52 ;
  output \FSM_sequential_current_state_reg[1]_53 ;
  output \FSM_sequential_current_state_reg[1]_54 ;
  output \FSM_sequential_current_state_reg[1]_55 ;
  output \FSM_sequential_current_state_reg[1]_56 ;
  output \FSM_sequential_current_state_reg[1]_57 ;
  output \FSM_sequential_current_state_reg[1]_58 ;
  output \FSM_sequential_current_state_reg[1]_59 ;
  output \FSM_sequential_current_state_reg[1]_60 ;
  output \FSM_sequential_current_state_reg[1]_61 ;
  output \FSM_sequential_current_state_reg[1]_62 ;
  output \FSM_sequential_current_state_reg[1]_63 ;
  output \FSM_sequential_current_state_reg[1]_64 ;
  output \FSM_sequential_current_state_reg[1]_65 ;
  output \FSM_sequential_current_state_reg[1]_66 ;
  output \FSM_sequential_current_state_reg[1]_67 ;
  output \FSM_sequential_current_state_reg[1]_68 ;
  output \FSM_sequential_current_state_reg[1]_69 ;
  output \FSM_sequential_current_state_reg[1]_70 ;
  output \FSM_sequential_current_state_reg[1]_71 ;
  output \FSM_sequential_current_state_reg[1]_72 ;
  output \FSM_sequential_current_state_reg[1]_73 ;
  output \FSM_sequential_current_state_reg[1]_74 ;
  output \FSM_sequential_current_state_reg[1]_75 ;
  output \FSM_sequential_current_state_reg[1]_76 ;
  output \FSM_sequential_current_state_reg[0]_12 ;
  output \FSM_sequential_current_state_reg[1]_77 ;
  output \FSM_sequential_current_state_reg[0]_13 ;
  output \FSM_sequential_current_state_reg[1]_78 ;
  output \FSM_sequential_current_state_reg[1]_79 ;
  output \FSM_sequential_current_state_reg[0]_14 ;
  output \FSM_sequential_current_state_reg[1]_80 ;
  output \FSM_sequential_current_state_reg[0]_15 ;
  output \FSM_sequential_current_state_reg[0]_16 ;
  output \FSM_sequential_current_state_reg[1]_81 ;
  output \FSM_sequential_current_state_reg[1]_82 ;
  output \FSM_sequential_current_state_reg[0]_17 ;
  output \FSM_sequential_current_state_reg[0]_18 ;
  output \FSM_sequential_current_state_reg[1]_83 ;
  output \FSM_sequential_current_state_reg[0]_19 ;
  output \FSM_sequential_current_state_reg[1]_84 ;
  output \FSM_sequential_current_state_reg[0]_20 ;
  output \FSM_sequential_current_state_reg[0]_21 ;
  output \FSM_sequential_current_state_reg[1]_85 ;
  output \FSM_sequential_current_state_reg[1]_86 ;
  output \FSM_sequential_current_state_reg[1]_87 ;
  output \FSM_sequential_current_state_reg[1]_88 ;
  output \FSM_sequential_current_state_reg[1]_89 ;
  output \FSM_sequential_current_state_reg[1]_90 ;
  output \FSM_sequential_current_state_reg[1]_91 ;
  output \FSM_sequential_current_state_reg[1]_92 ;
  output \FSM_sequential_current_state_reg[1]_93 ;
  output \FSM_sequential_current_state_reg[1]_94 ;
  output \FSM_sequential_current_state_reg[1]_95 ;
  output \FSM_sequential_current_state_reg[0]_22 ;
  output \FSM_sequential_current_state_reg[0]_23 ;
  output \FSM_sequential_current_state_reg[1]_96 ;
  output \FSM_sequential_current_state_reg[0]_24 ;
  output \FSM_sequential_current_state_reg[1]_97 ;
  output \FSM_sequential_current_state_reg[1]_98 ;
  output \FSM_sequential_current_state_reg[0]_25 ;
  output \FSM_sequential_current_state_reg[1]_99 ;
  output \FSM_sequential_current_state_reg[1]_100 ;
  output \FSM_sequential_current_state_reg[1]_101 ;
  output \FSM_sequential_current_state_reg[0]_26 ;
  output \FSM_sequential_current_state_reg[1]_102 ;
  output \FSM_sequential_current_state_reg[1]_103 ;
  output \FSM_sequential_current_state_reg[1]_104 ;
  output \FSM_sequential_current_state_reg[1]_105 ;
  output \FSM_sequential_current_state_reg[1]_106 ;
  output \FSM_sequential_current_state_reg[1]_107 ;
  output \FSM_sequential_current_state_reg[0]_27 ;
  output \FSM_sequential_current_state_reg[0]_28 ;
  output \FSM_sequential_current_state_reg[1]_108 ;
  output \FSM_sequential_current_state_reg[0]_29 ;
  output \FSM_sequential_current_state_reg[1]_109 ;
  output \FSM_sequential_current_state_reg[1]_110 ;
  output \FSM_sequential_current_state_reg[0]_30 ;
  output \FSM_sequential_current_state_reg[1]_111 ;
  output \FSM_sequential_current_state_reg[1]_112 ;
  output \FSM_sequential_current_state_reg[1]_113 ;
  output \FSM_sequential_current_state_reg[1]_114 ;
  output \FSM_sequential_current_state_reg[1]_115 ;
  output \FSM_sequential_current_state_reg[0]_31 ;
  output \FSM_sequential_current_state_reg[1]_116 ;
  output \FSM_sequential_current_state_reg[0]_32 ;
  output \FSM_sequential_current_state_reg[1]_117 ;
  output \FSM_sequential_current_state_reg[1]_118 ;
  output \FSM_sequential_current_state_reg[0]_33 ;
  output \FSM_sequential_current_state_reg[1]_119 ;
  output \FSM_sequential_current_state_reg[1]_120 ;
  output \FSM_sequential_current_state_reg[1]_121 ;
  output \FSM_sequential_current_state_reg[1]_122 ;
  output \FSM_sequential_current_state_reg[1]_123 ;
  output \FSM_sequential_current_state_reg[1]_124 ;
  output \FSM_sequential_current_state_reg[1]_125 ;
  output \FSM_sequential_current_state_reg[1]_126 ;
  output \FSM_sequential_current_state_reg[1]_127 ;
  output \FSM_sequential_current_state_reg[1]_128 ;
  output \FSM_sequential_current_state_reg[0]_34 ;
  output \FSM_sequential_current_state_reg[1]_129 ;
  output \FSM_sequential_current_state_reg[1]_130 ;
  output \FSM_sequential_current_state_reg[0]_35 ;
  output \FSM_sequential_current_state_reg[1]_131 ;
  output \FSM_sequential_current_state_reg[1]_132 ;
  output \FSM_sequential_current_state_reg[1]_133 ;
  output \FSM_sequential_current_state_reg[1]_134 ;
  output \FSM_sequential_current_state_reg[1]_135 ;
  output \FSM_sequential_current_state_reg[1]_136 ;
  output \FSM_sequential_current_state_reg[1]_137 ;
  output \FSM_sequential_current_state_reg[1]_138 ;
  output \FSM_sequential_current_state_reg[1]_139 ;
  output \FSM_sequential_current_state_reg[1]_140 ;
  output \FSM_sequential_current_state_reg[1]_141 ;
  output \FSM_sequential_current_state_reg[1]_142 ;
  output \FSM_sequential_current_state_reg[1]_143 ;
  output \FSM_sequential_current_state_reg[1]_144 ;
  output \FSM_sequential_current_state_reg[1]_145 ;
  output \FSM_sequential_current_state_reg[1]_146 ;
  output \FSM_sequential_current_state_reg[1]_147 ;
  output \FSM_sequential_current_state_reg[1]_148 ;
  output \FSM_sequential_current_state_reg[1]_149 ;
  output \FSM_sequential_current_state_reg[1]_150 ;
  output \FSM_sequential_current_state_reg[1]_151 ;
  output \FSM_sequential_current_state_reg[1]_152 ;
  output \FSM_sequential_current_state_reg[1]_153 ;
  output \FSM_sequential_current_state_reg[1]_154 ;
  output \FSM_sequential_current_state_reg[1]_155 ;
  output \FSM_sequential_current_state_reg[1]_156 ;
  output \FSM_sequential_current_state_reg[1]_157 ;
  output \FSM_sequential_current_state_reg[1]_158 ;
  output \FSM_sequential_current_state_reg[1]_159 ;
  output \FSM_sequential_current_state_reg[1]_160 ;
  output \FSM_sequential_current_state_reg[1]_161 ;
  output \FSM_sequential_current_state_reg[1]_162 ;
  output \FSM_sequential_current_state_reg[1]_163 ;
  output \FSM_sequential_current_state_reg[1]_164 ;
  output \FSM_sequential_current_state_reg[1]_165 ;
  output \FSM_sequential_current_state_reg[1]_166 ;
  output \FSM_sequential_current_state_reg[1]_167 ;
  output \FSM_sequential_current_state_reg[1]_168 ;
  output \FSM_sequential_current_state_reg[1]_169 ;
  output \FSM_sequential_current_state_reg[1]_170 ;
  output \FSM_sequential_current_state_reg[1]_171 ;
  output \FSM_sequential_current_state_reg[1]_172 ;
  output \FSM_sequential_current_state_reg[1]_173 ;
  output \FSM_sequential_current_state_reg[1]_174 ;
  output \FSM_sequential_current_state_reg[1]_175 ;
  output \FSM_sequential_current_state_reg[1]_176 ;
  output \FSM_sequential_current_state_reg[1]_177 ;
  output \FSM_sequential_current_state_reg[1]_178 ;
  output \FSM_sequential_current_state_reg[1]_179 ;
  output \FSM_sequential_current_state_reg[1]_180 ;
  output \FSM_sequential_current_state_reg[1]_181 ;
  output \FSM_sequential_current_state_reg[1]_182 ;
  output \FSM_sequential_current_state_reg[1]_183 ;
  output \FSM_sequential_current_state_reg[1]_184 ;
  output \FSM_sequential_current_state_reg[1]_185 ;
  output \FSM_sequential_current_state_reg[1]_186 ;
  output \FSM_sequential_current_state_reg[1]_187 ;
  output \FSM_sequential_current_state_reg[1]_188 ;
  output \FSM_sequential_current_state_reg[1]_189 ;
  output \FSM_sequential_current_state_reg[1]_190 ;
  output \FSM_sequential_current_state_reg[1]_191 ;
  output \FSM_sequential_current_state_reg[1]_192 ;
  output \FSM_sequential_current_state_reg[1]_193 ;
  output \FSM_sequential_current_state_reg[1]_194 ;
  output \FSM_sequential_current_state_reg[1]_195 ;
  output \FSM_sequential_current_state_reg[1]_196 ;
  output \FSM_sequential_current_state_reg[1]_197 ;
  output \FSM_sequential_current_state_reg[1]_198 ;
  output \FSM_sequential_current_state_reg[1]_199 ;
  output \FSM_sequential_current_state_reg[1]_200 ;
  output \FSM_sequential_current_state_reg[1]_201 ;
  output \FSM_sequential_current_state_reg[1]_202 ;
  output \FSM_sequential_current_state_reg[1]_203 ;
  output \FSM_sequential_current_state_reg[1]_204 ;
  output \FSM_sequential_current_state_reg[1]_205 ;
  output \FSM_sequential_current_state_reg[1]_206 ;
  output \FSM_sequential_current_state_reg[1]_207 ;
  output \FSM_sequential_current_state_reg[1]_208 ;
  output \FSM_sequential_current_state_reg[1]_209 ;
  output \FSM_sequential_current_state_reg[1]_210 ;
  output \FSM_sequential_current_state_reg[1]_211 ;
  output \FSM_sequential_current_state_reg[1]_212 ;
  output \FSM_sequential_current_state_reg[1]_213 ;
  output \FSM_sequential_current_state_reg[0]_36 ;
  output \FSM_sequential_current_state_reg[1]_214 ;
  output \FSM_sequential_current_state_reg[1]_215 ;
  output \FSM_sequential_current_state_reg[1]_216 ;
  output \FSM_sequential_current_state_reg[1]_217 ;
  output \FSM_sequential_current_state_reg[1]_218 ;
  output \FSM_sequential_current_state_reg[1]_219 ;
  output \FSM_sequential_current_state_reg[1]_220 ;
  output \FSM_sequential_current_state_reg[1]_221 ;
  output \FSM_sequential_current_state_reg[1]_222 ;
  output \FSM_sequential_current_state_reg[1]_223 ;
  output \FSM_sequential_current_state_reg[1]_224 ;
  output \FSM_sequential_current_state_reg[1]_225 ;
  output \FSM_sequential_current_state_reg[1]_226 ;
  output \FSM_sequential_current_state_reg[1]_227 ;
  output \FSM_sequential_current_state_reg[0]_37 ;
  output \FSM_sequential_current_state_reg[1]_228 ;
  output \FSM_sequential_current_state_reg[1]_229 ;
  output \FSM_sequential_current_state_reg[1]_230 ;
  output \FSM_sequential_current_state_reg[1]_231 ;
  output \FSM_sequential_current_state_reg[0]_38 ;
  output \FSM_sequential_current_state_reg[1]_232 ;
  output \FSM_sequential_current_state_reg[1]_233 ;
  output \FSM_sequential_current_state_reg[1]_234 ;
  output \FSM_sequential_current_state_reg[1]_235 ;
  output \FSM_sequential_current_state_reg[1]_236 ;
  output \FSM_sequential_current_state_reg[1]_237 ;
  output \FSM_sequential_current_state_reg[0]_39 ;
  output \FSM_sequential_current_state_reg[0]_40 ;
  output \FSM_sequential_current_state_reg[0]_41 ;
  output \FSM_sequential_current_state_reg[0]_42 ;
  output \FSM_sequential_current_state_reg[0]_43 ;
  output \FSM_sequential_current_state_reg[0]_44 ;
  output \FSM_sequential_current_state_reg[1]_238 ;
  output \FSM_sequential_current_state_reg[1]_239 ;
  output \FSM_sequential_current_state_reg[1]_240 ;
  output \FSM_sequential_current_state_reg[1]_241 ;
  output \FSM_sequential_current_state_reg[0]_45 ;
  output \FSM_sequential_current_state_reg[0]_46 ;
  output \FSM_sequential_current_state_reg[0]_47 ;
  output \FSM_sequential_current_state_reg[1]_242 ;
  output \FSM_sequential_current_state_reg[0]_48 ;
  output \FSM_sequential_current_state_reg[0]_49 ;
  output \FSM_sequential_current_state_reg[0]_50 ;
  output \FSM_sequential_current_state_reg[0]_51 ;
  output \FSM_sequential_current_state_reg[0]_52 ;
  output \FSM_sequential_current_state_reg[0]_53 ;
  output \FSM_sequential_current_state_reg[0]_54 ;
  output qs_reg_1;
  output [4:0]D;
  output \reg_d_reg[9] ;
  output [0:0]B;
  output qs_reg_2;
  output qs_reg_3;
  output qs_reg_4;
  output [3:0]\reg_d_reg[6] ;
  output [0:0]\reg_d_reg[7] ;
  output [1:0]\reg_d_reg[5] ;
  output [3:0]S;
  output [3:0]\reg_yB_reg[7] ;
  output [3:0]qs_reg_5;
  output qs_reg_6;
  output qs_reg_7;
  output qs_reg_8;
  output qs_reg_9;
  output qs_reg_10;
  output qs_reg_11;
  output qs_reg_12;
  output qs_reg_13;
  output [1:0]qs_reg_14;
  output [1:0]\reg_d_reg[2] ;
  output [3:0]qs_reg_15;
  output [3:0]qs_reg_16;
  output qs_reg_17;
  input qs_reg_18;
  input qs_reg_19;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input qs_reg_20;
  input ram_reg_19136_19199_0_2;
  input ram_reg_15104_15167_0_2;
  input ram_reg_7936_7999_0_2;
  input ram_reg_3584_3647_0_2;
  input plot;
  input ram_reg_7680_7743_0_2;
  input ram_reg_19072_19135_0_2;
  input ram_reg_9088_9151_0_2;
  input ram_reg_10432_10495_0_2;
  input ram_reg_11776_11839_0_2;
  input ram_reg_1792_1855_0_2;
  input ram_reg_10560_10623_0_2;
  input ram_reg_10624_10687_0_2;
  input ram_reg_1792_1855_0_2_0;
  input ram_reg_18816_18879_0_2;
  input ram_reg_2944_3007_0_2;
  input ram_reg_896_959_0_2;
  input ram_reg_10816_10879_0_2;
  input ram_reg_10880_10943_0_2;
  input ram_reg_15104_15167_0_2_0;
  input ram_reg_9600_9663_0_2;
  input ram_reg_13824_13887_0_2;
  input ram_reg_3136_3199_0_2;
  input ram_reg_3200_3263_0_2;
  input ram_reg_3584_3647_0_2_0;
  input ram_reg_10816_10879_0_2_0;
  input ram_reg_13568_13631_0_2;
  input ram_reg_14464_14527_0_2;
  input ram_reg_10432_10495_0_2_0;
  input ram_reg_7040_7103_0_2;
  input ram_reg_3328_3391_0_2;
  input ram_reg_3840_3903_0_2;
  input ram_reg_11008_11071_0_2;
  input ram_reg_8640_8703_0_2;
  input ram_reg_12992_13055_0_2;
  input ram_reg_13184_13247_0_2;
  input ram_reg_5888_5951_0_2;
  input ram_reg_15872_15935_0_2;
  input [2:0]qs_reg_21;
  input ram_reg_11392_11455_0_2;
  input ram_reg_13568_13631_0_2_0;
  input qs_reg_22;
  input [1:0]SW_IBUF;
  input \reg_d_reg[1] ;
  input \reg_d_reg[5]_0 ;
  input [2:0]\reg_d_reg[3] ;
  input [7:0]Q;
  input [4:0]reg_d1;
  input \reg_d_reg[3]_0 ;
  input \reg_d_reg[3]_1 ;
  input \reg_d_reg[5]_1 ;
  input \reg_d_reg[5]_2 ;
  input [1:0]\reg_d_reg[6]_0 ;
  input [0:0]CO;
  input \FSM_sequential_current_state_reg[0]_55 ;
  input [0:0]y_line;
  input ram_reg_0_63_0_2_i_28;
  input ram_reg_0_63_0_2_i_41;
  input [7:0]reg_d4_carry__0;
  input ram_reg_0_63_0_2_i_38;
  input ram_reg_0_63_0_2_i_32;
  input ram_reg_16384_16447_0_2_i_6;
  input [1:0]\reg_d1_inferred__1/i__carry__0 ;
  input \reg_d_reg[6]_1 ;
  input enC_ff;
  input [3:0]ram_reg_704_767_0_2_i_2;
  input [2:0]ram_reg_1920_1983_0_2_i_3;
  input [4:0]write_address1;
  input reg_d4_carry__0_0;
  input reg_d4_carry__0_1;
  input qs_reg_23;

  wire [0:0]B;
  wire CLK100MHZ_IBUF_BUFG;
  wire [0:0]CO;
  wire [4:0]D;
  wire [3:0]DI;
  wire \FSM_sequential_current_state_reg[0] ;
  wire \FSM_sequential_current_state_reg[0]_0 ;
  wire \FSM_sequential_current_state_reg[0]_1 ;
  wire \FSM_sequential_current_state_reg[0]_10 ;
  wire \FSM_sequential_current_state_reg[0]_11 ;
  wire \FSM_sequential_current_state_reg[0]_12 ;
  wire \FSM_sequential_current_state_reg[0]_13 ;
  wire \FSM_sequential_current_state_reg[0]_14 ;
  wire \FSM_sequential_current_state_reg[0]_15 ;
  wire \FSM_sequential_current_state_reg[0]_16 ;
  wire \FSM_sequential_current_state_reg[0]_17 ;
  wire \FSM_sequential_current_state_reg[0]_18 ;
  wire \FSM_sequential_current_state_reg[0]_19 ;
  wire \FSM_sequential_current_state_reg[0]_2 ;
  wire \FSM_sequential_current_state_reg[0]_20 ;
  wire \FSM_sequential_current_state_reg[0]_21 ;
  wire \FSM_sequential_current_state_reg[0]_22 ;
  wire \FSM_sequential_current_state_reg[0]_23 ;
  wire \FSM_sequential_current_state_reg[0]_24 ;
  wire \FSM_sequential_current_state_reg[0]_25 ;
  wire \FSM_sequential_current_state_reg[0]_26 ;
  wire \FSM_sequential_current_state_reg[0]_27 ;
  wire \FSM_sequential_current_state_reg[0]_28 ;
  wire \FSM_sequential_current_state_reg[0]_29 ;
  wire \FSM_sequential_current_state_reg[0]_3 ;
  wire \FSM_sequential_current_state_reg[0]_30 ;
  wire \FSM_sequential_current_state_reg[0]_31 ;
  wire \FSM_sequential_current_state_reg[0]_32 ;
  wire \FSM_sequential_current_state_reg[0]_33 ;
  wire \FSM_sequential_current_state_reg[0]_34 ;
  wire \FSM_sequential_current_state_reg[0]_35 ;
  wire \FSM_sequential_current_state_reg[0]_36 ;
  wire \FSM_sequential_current_state_reg[0]_37 ;
  wire \FSM_sequential_current_state_reg[0]_38 ;
  wire \FSM_sequential_current_state_reg[0]_39 ;
  wire \FSM_sequential_current_state_reg[0]_4 ;
  wire \FSM_sequential_current_state_reg[0]_40 ;
  wire \FSM_sequential_current_state_reg[0]_41 ;
  wire \FSM_sequential_current_state_reg[0]_42 ;
  wire \FSM_sequential_current_state_reg[0]_43 ;
  wire \FSM_sequential_current_state_reg[0]_44 ;
  wire \FSM_sequential_current_state_reg[0]_45 ;
  wire \FSM_sequential_current_state_reg[0]_46 ;
  wire \FSM_sequential_current_state_reg[0]_47 ;
  wire \FSM_sequential_current_state_reg[0]_48 ;
  wire \FSM_sequential_current_state_reg[0]_49 ;
  wire \FSM_sequential_current_state_reg[0]_5 ;
  wire \FSM_sequential_current_state_reg[0]_50 ;
  wire \FSM_sequential_current_state_reg[0]_51 ;
  wire \FSM_sequential_current_state_reg[0]_52 ;
  wire \FSM_sequential_current_state_reg[0]_53 ;
  wire \FSM_sequential_current_state_reg[0]_54 ;
  wire \FSM_sequential_current_state_reg[0]_55 ;
  wire \FSM_sequential_current_state_reg[0]_6 ;
  wire \FSM_sequential_current_state_reg[0]_7 ;
  wire \FSM_sequential_current_state_reg[0]_8 ;
  wire \FSM_sequential_current_state_reg[0]_9 ;
  wire \FSM_sequential_current_state_reg[1] ;
  wire \FSM_sequential_current_state_reg[1]_0 ;
  wire \FSM_sequential_current_state_reg[1]_1 ;
  wire \FSM_sequential_current_state_reg[1]_10 ;
  wire \FSM_sequential_current_state_reg[1]_100 ;
  wire \FSM_sequential_current_state_reg[1]_101 ;
  wire \FSM_sequential_current_state_reg[1]_102 ;
  wire \FSM_sequential_current_state_reg[1]_103 ;
  wire \FSM_sequential_current_state_reg[1]_104 ;
  wire \FSM_sequential_current_state_reg[1]_105 ;
  wire \FSM_sequential_current_state_reg[1]_106 ;
  wire \FSM_sequential_current_state_reg[1]_107 ;
  wire \FSM_sequential_current_state_reg[1]_108 ;
  wire \FSM_sequential_current_state_reg[1]_109 ;
  wire \FSM_sequential_current_state_reg[1]_11 ;
  wire \FSM_sequential_current_state_reg[1]_110 ;
  wire \FSM_sequential_current_state_reg[1]_111 ;
  wire \FSM_sequential_current_state_reg[1]_112 ;
  wire \FSM_sequential_current_state_reg[1]_113 ;
  wire \FSM_sequential_current_state_reg[1]_114 ;
  wire \FSM_sequential_current_state_reg[1]_115 ;
  wire \FSM_sequential_current_state_reg[1]_116 ;
  wire \FSM_sequential_current_state_reg[1]_117 ;
  wire \FSM_sequential_current_state_reg[1]_118 ;
  wire \FSM_sequential_current_state_reg[1]_119 ;
  wire \FSM_sequential_current_state_reg[1]_12 ;
  wire \FSM_sequential_current_state_reg[1]_120 ;
  wire \FSM_sequential_current_state_reg[1]_121 ;
  wire \FSM_sequential_current_state_reg[1]_122 ;
  wire \FSM_sequential_current_state_reg[1]_123 ;
  wire \FSM_sequential_current_state_reg[1]_124 ;
  wire \FSM_sequential_current_state_reg[1]_125 ;
  wire \FSM_sequential_current_state_reg[1]_126 ;
  wire \FSM_sequential_current_state_reg[1]_127 ;
  wire \FSM_sequential_current_state_reg[1]_128 ;
  wire \FSM_sequential_current_state_reg[1]_129 ;
  wire \FSM_sequential_current_state_reg[1]_13 ;
  wire \FSM_sequential_current_state_reg[1]_130 ;
  wire \FSM_sequential_current_state_reg[1]_131 ;
  wire \FSM_sequential_current_state_reg[1]_132 ;
  wire \FSM_sequential_current_state_reg[1]_133 ;
  wire \FSM_sequential_current_state_reg[1]_134 ;
  wire \FSM_sequential_current_state_reg[1]_135 ;
  wire \FSM_sequential_current_state_reg[1]_136 ;
  wire \FSM_sequential_current_state_reg[1]_137 ;
  wire \FSM_sequential_current_state_reg[1]_138 ;
  wire \FSM_sequential_current_state_reg[1]_139 ;
  wire \FSM_sequential_current_state_reg[1]_14 ;
  wire \FSM_sequential_current_state_reg[1]_140 ;
  wire \FSM_sequential_current_state_reg[1]_141 ;
  wire \FSM_sequential_current_state_reg[1]_142 ;
  wire \FSM_sequential_current_state_reg[1]_143 ;
  wire \FSM_sequential_current_state_reg[1]_144 ;
  wire \FSM_sequential_current_state_reg[1]_145 ;
  wire \FSM_sequential_current_state_reg[1]_146 ;
  wire \FSM_sequential_current_state_reg[1]_147 ;
  wire \FSM_sequential_current_state_reg[1]_148 ;
  wire \FSM_sequential_current_state_reg[1]_149 ;
  wire \FSM_sequential_current_state_reg[1]_15 ;
  wire \FSM_sequential_current_state_reg[1]_150 ;
  wire \FSM_sequential_current_state_reg[1]_151 ;
  wire \FSM_sequential_current_state_reg[1]_152 ;
  wire \FSM_sequential_current_state_reg[1]_153 ;
  wire \FSM_sequential_current_state_reg[1]_154 ;
  wire \FSM_sequential_current_state_reg[1]_155 ;
  wire \FSM_sequential_current_state_reg[1]_156 ;
  wire \FSM_sequential_current_state_reg[1]_157 ;
  wire \FSM_sequential_current_state_reg[1]_158 ;
  wire \FSM_sequential_current_state_reg[1]_159 ;
  wire \FSM_sequential_current_state_reg[1]_16 ;
  wire \FSM_sequential_current_state_reg[1]_160 ;
  wire \FSM_sequential_current_state_reg[1]_161 ;
  wire \FSM_sequential_current_state_reg[1]_162 ;
  wire \FSM_sequential_current_state_reg[1]_163 ;
  wire \FSM_sequential_current_state_reg[1]_164 ;
  wire \FSM_sequential_current_state_reg[1]_165 ;
  wire \FSM_sequential_current_state_reg[1]_166 ;
  wire \FSM_sequential_current_state_reg[1]_167 ;
  wire \FSM_sequential_current_state_reg[1]_168 ;
  wire \FSM_sequential_current_state_reg[1]_169 ;
  wire \FSM_sequential_current_state_reg[1]_17 ;
  wire \FSM_sequential_current_state_reg[1]_170 ;
  wire \FSM_sequential_current_state_reg[1]_171 ;
  wire \FSM_sequential_current_state_reg[1]_172 ;
  wire \FSM_sequential_current_state_reg[1]_173 ;
  wire \FSM_sequential_current_state_reg[1]_174 ;
  wire \FSM_sequential_current_state_reg[1]_175 ;
  wire \FSM_sequential_current_state_reg[1]_176 ;
  wire \FSM_sequential_current_state_reg[1]_177 ;
  wire \FSM_sequential_current_state_reg[1]_178 ;
  wire \FSM_sequential_current_state_reg[1]_179 ;
  wire \FSM_sequential_current_state_reg[1]_18 ;
  wire \FSM_sequential_current_state_reg[1]_180 ;
  wire \FSM_sequential_current_state_reg[1]_181 ;
  wire \FSM_sequential_current_state_reg[1]_182 ;
  wire \FSM_sequential_current_state_reg[1]_183 ;
  wire \FSM_sequential_current_state_reg[1]_184 ;
  wire \FSM_sequential_current_state_reg[1]_185 ;
  wire \FSM_sequential_current_state_reg[1]_186 ;
  wire \FSM_sequential_current_state_reg[1]_187 ;
  wire \FSM_sequential_current_state_reg[1]_188 ;
  wire \FSM_sequential_current_state_reg[1]_189 ;
  wire \FSM_sequential_current_state_reg[1]_19 ;
  wire \FSM_sequential_current_state_reg[1]_190 ;
  wire \FSM_sequential_current_state_reg[1]_191 ;
  wire \FSM_sequential_current_state_reg[1]_192 ;
  wire \FSM_sequential_current_state_reg[1]_193 ;
  wire \FSM_sequential_current_state_reg[1]_194 ;
  wire \FSM_sequential_current_state_reg[1]_195 ;
  wire \FSM_sequential_current_state_reg[1]_196 ;
  wire \FSM_sequential_current_state_reg[1]_197 ;
  wire \FSM_sequential_current_state_reg[1]_198 ;
  wire \FSM_sequential_current_state_reg[1]_199 ;
  wire \FSM_sequential_current_state_reg[1]_2 ;
  wire \FSM_sequential_current_state_reg[1]_20 ;
  wire \FSM_sequential_current_state_reg[1]_200 ;
  wire \FSM_sequential_current_state_reg[1]_201 ;
  wire \FSM_sequential_current_state_reg[1]_202 ;
  wire \FSM_sequential_current_state_reg[1]_203 ;
  wire \FSM_sequential_current_state_reg[1]_204 ;
  wire \FSM_sequential_current_state_reg[1]_205 ;
  wire \FSM_sequential_current_state_reg[1]_206 ;
  wire \FSM_sequential_current_state_reg[1]_207 ;
  wire \FSM_sequential_current_state_reg[1]_208 ;
  wire \FSM_sequential_current_state_reg[1]_209 ;
  wire \FSM_sequential_current_state_reg[1]_21 ;
  wire \FSM_sequential_current_state_reg[1]_210 ;
  wire \FSM_sequential_current_state_reg[1]_211 ;
  wire \FSM_sequential_current_state_reg[1]_212 ;
  wire \FSM_sequential_current_state_reg[1]_213 ;
  wire \FSM_sequential_current_state_reg[1]_214 ;
  wire \FSM_sequential_current_state_reg[1]_215 ;
  wire \FSM_sequential_current_state_reg[1]_216 ;
  wire \FSM_sequential_current_state_reg[1]_217 ;
  wire \FSM_sequential_current_state_reg[1]_218 ;
  wire \FSM_sequential_current_state_reg[1]_219 ;
  wire \FSM_sequential_current_state_reg[1]_22 ;
  wire \FSM_sequential_current_state_reg[1]_220 ;
  wire \FSM_sequential_current_state_reg[1]_221 ;
  wire \FSM_sequential_current_state_reg[1]_222 ;
  wire \FSM_sequential_current_state_reg[1]_223 ;
  wire \FSM_sequential_current_state_reg[1]_224 ;
  wire \FSM_sequential_current_state_reg[1]_225 ;
  wire \FSM_sequential_current_state_reg[1]_226 ;
  wire \FSM_sequential_current_state_reg[1]_227 ;
  wire \FSM_sequential_current_state_reg[1]_228 ;
  wire \FSM_sequential_current_state_reg[1]_229 ;
  wire \FSM_sequential_current_state_reg[1]_23 ;
  wire \FSM_sequential_current_state_reg[1]_230 ;
  wire \FSM_sequential_current_state_reg[1]_231 ;
  wire \FSM_sequential_current_state_reg[1]_232 ;
  wire \FSM_sequential_current_state_reg[1]_233 ;
  wire \FSM_sequential_current_state_reg[1]_234 ;
  wire \FSM_sequential_current_state_reg[1]_235 ;
  wire \FSM_sequential_current_state_reg[1]_236 ;
  wire \FSM_sequential_current_state_reg[1]_237 ;
  wire \FSM_sequential_current_state_reg[1]_238 ;
  wire \FSM_sequential_current_state_reg[1]_239 ;
  wire \FSM_sequential_current_state_reg[1]_24 ;
  wire \FSM_sequential_current_state_reg[1]_240 ;
  wire \FSM_sequential_current_state_reg[1]_241 ;
  wire \FSM_sequential_current_state_reg[1]_242 ;
  wire \FSM_sequential_current_state_reg[1]_25 ;
  wire \FSM_sequential_current_state_reg[1]_26 ;
  wire \FSM_sequential_current_state_reg[1]_27 ;
  wire \FSM_sequential_current_state_reg[1]_28 ;
  wire \FSM_sequential_current_state_reg[1]_29 ;
  wire \FSM_sequential_current_state_reg[1]_3 ;
  wire \FSM_sequential_current_state_reg[1]_30 ;
  wire \FSM_sequential_current_state_reg[1]_31 ;
  wire \FSM_sequential_current_state_reg[1]_32 ;
  wire \FSM_sequential_current_state_reg[1]_33 ;
  wire \FSM_sequential_current_state_reg[1]_34 ;
  wire \FSM_sequential_current_state_reg[1]_35 ;
  wire \FSM_sequential_current_state_reg[1]_36 ;
  wire \FSM_sequential_current_state_reg[1]_37 ;
  wire \FSM_sequential_current_state_reg[1]_38 ;
  wire \FSM_sequential_current_state_reg[1]_39 ;
  wire \FSM_sequential_current_state_reg[1]_4 ;
  wire \FSM_sequential_current_state_reg[1]_40 ;
  wire \FSM_sequential_current_state_reg[1]_41 ;
  wire \FSM_sequential_current_state_reg[1]_42 ;
  wire \FSM_sequential_current_state_reg[1]_43 ;
  wire \FSM_sequential_current_state_reg[1]_44 ;
  wire \FSM_sequential_current_state_reg[1]_45 ;
  wire \FSM_sequential_current_state_reg[1]_46 ;
  wire \FSM_sequential_current_state_reg[1]_47 ;
  wire \FSM_sequential_current_state_reg[1]_48 ;
  wire \FSM_sequential_current_state_reg[1]_49 ;
  wire \FSM_sequential_current_state_reg[1]_5 ;
  wire \FSM_sequential_current_state_reg[1]_50 ;
  wire \FSM_sequential_current_state_reg[1]_51 ;
  wire \FSM_sequential_current_state_reg[1]_52 ;
  wire \FSM_sequential_current_state_reg[1]_53 ;
  wire \FSM_sequential_current_state_reg[1]_54 ;
  wire \FSM_sequential_current_state_reg[1]_55 ;
  wire \FSM_sequential_current_state_reg[1]_56 ;
  wire \FSM_sequential_current_state_reg[1]_57 ;
  wire \FSM_sequential_current_state_reg[1]_58 ;
  wire \FSM_sequential_current_state_reg[1]_59 ;
  wire \FSM_sequential_current_state_reg[1]_6 ;
  wire \FSM_sequential_current_state_reg[1]_60 ;
  wire \FSM_sequential_current_state_reg[1]_61 ;
  wire \FSM_sequential_current_state_reg[1]_62 ;
  wire \FSM_sequential_current_state_reg[1]_63 ;
  wire \FSM_sequential_current_state_reg[1]_64 ;
  wire \FSM_sequential_current_state_reg[1]_65 ;
  wire \FSM_sequential_current_state_reg[1]_66 ;
  wire \FSM_sequential_current_state_reg[1]_67 ;
  wire \FSM_sequential_current_state_reg[1]_68 ;
  wire \FSM_sequential_current_state_reg[1]_69 ;
  wire \FSM_sequential_current_state_reg[1]_7 ;
  wire \FSM_sequential_current_state_reg[1]_70 ;
  wire \FSM_sequential_current_state_reg[1]_71 ;
  wire \FSM_sequential_current_state_reg[1]_72 ;
  wire \FSM_sequential_current_state_reg[1]_73 ;
  wire \FSM_sequential_current_state_reg[1]_74 ;
  wire \FSM_sequential_current_state_reg[1]_75 ;
  wire \FSM_sequential_current_state_reg[1]_76 ;
  wire \FSM_sequential_current_state_reg[1]_77 ;
  wire \FSM_sequential_current_state_reg[1]_78 ;
  wire \FSM_sequential_current_state_reg[1]_79 ;
  wire \FSM_sequential_current_state_reg[1]_8 ;
  wire \FSM_sequential_current_state_reg[1]_80 ;
  wire \FSM_sequential_current_state_reg[1]_81 ;
  wire \FSM_sequential_current_state_reg[1]_82 ;
  wire \FSM_sequential_current_state_reg[1]_83 ;
  wire \FSM_sequential_current_state_reg[1]_84 ;
  wire \FSM_sequential_current_state_reg[1]_85 ;
  wire \FSM_sequential_current_state_reg[1]_86 ;
  wire \FSM_sequential_current_state_reg[1]_87 ;
  wire \FSM_sequential_current_state_reg[1]_88 ;
  wire \FSM_sequential_current_state_reg[1]_89 ;
  wire \FSM_sequential_current_state_reg[1]_9 ;
  wire \FSM_sequential_current_state_reg[1]_90 ;
  wire \FSM_sequential_current_state_reg[1]_91 ;
  wire \FSM_sequential_current_state_reg[1]_92 ;
  wire \FSM_sequential_current_state_reg[1]_93 ;
  wire \FSM_sequential_current_state_reg[1]_94 ;
  wire \FSM_sequential_current_state_reg[1]_95 ;
  wire \FSM_sequential_current_state_reg[1]_96 ;
  wire \FSM_sequential_current_state_reg[1]_97 ;
  wire \FSM_sequential_current_state_reg[1]_98 ;
  wire \FSM_sequential_current_state_reg[1]_99 ;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]SW_IBUF;
  wire enC_ff;
  wire \flipflop_gen_loop[0].FF_n_318 ;
  wire \flipflop_gen_loop[0].FF_n_319 ;
  wire \flipflop_gen_loop[1].FF_n_11 ;
  wire \flipflop_gen_loop[2].FF_n_2 ;
  wire \flipflop_gen_loop[3].FF_n_11 ;
  wire \flipflop_gen_loop[4].FF_n_6 ;
  wire \flipflop_gen_loop[6].FF_n_3 ;
  wire plot;
  wire [2:0]qs_reg;
  wire [2:0]qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_10;
  wire qs_reg_11;
  wire qs_reg_12;
  wire qs_reg_13;
  wire [1:0]qs_reg_14;
  wire [3:0]qs_reg_15;
  wire [3:0]qs_reg_16;
  wire qs_reg_17;
  wire qs_reg_18;
  wire qs_reg_19;
  wire qs_reg_2;
  wire qs_reg_20;
  wire [2:0]qs_reg_21;
  wire qs_reg_22;
  wire qs_reg_23;
  wire qs_reg_3;
  wire qs_reg_4;
  wire [3:0]qs_reg_5;
  wire qs_reg_6;
  wire qs_reg_7;
  wire qs_reg_8;
  wire qs_reg_9;
  wire [1:0]ram_reg_0_63_0_2_i_27;
  wire ram_reg_0_63_0_2_i_28;
  wire ram_reg_0_63_0_2_i_32;
  wire ram_reg_0_63_0_2_i_38;
  wire ram_reg_0_63_0_2_i_41;
  wire ram_reg_10432_10495_0_2;
  wire ram_reg_10432_10495_0_2_0;
  wire ram_reg_10560_10623_0_2;
  wire ram_reg_10624_10687_0_2;
  wire ram_reg_10816_10879_0_2;
  wire ram_reg_10816_10879_0_2_0;
  wire ram_reg_10880_10943_0_2;
  wire ram_reg_11008_11071_0_2;
  wire ram_reg_11392_11455_0_2;
  wire ram_reg_11776_11839_0_2;
  wire ram_reg_12992_13055_0_2;
  wire ram_reg_13184_13247_0_2;
  wire ram_reg_13568_13631_0_2;
  wire ram_reg_13568_13631_0_2_0;
  wire ram_reg_13824_13887_0_2;
  wire ram_reg_14464_14527_0_2;
  wire ram_reg_15104_15167_0_2;
  wire ram_reg_15104_15167_0_2_0;
  wire ram_reg_15872_15935_0_2;
  wire ram_reg_16384_16447_0_2_i_6;
  wire ram_reg_1792_1855_0_2;
  wire ram_reg_1792_1855_0_2_0;
  wire ram_reg_18816_18879_0_2;
  wire ram_reg_19072_19135_0_2;
  wire ram_reg_19136_19199_0_2;
  wire [2:0]ram_reg_1920_1983_0_2_i_3;
  wire ram_reg_2944_3007_0_2;
  wire ram_reg_3136_3199_0_2;
  wire ram_reg_3200_3263_0_2;
  wire ram_reg_3328_3391_0_2;
  wire ram_reg_3584_3647_0_2;
  wire ram_reg_3584_3647_0_2_0;
  wire ram_reg_3840_3903_0_2;
  wire ram_reg_5888_5951_0_2;
  wire ram_reg_7040_7103_0_2;
  wire [3:0]ram_reg_704_767_0_2_i_2;
  wire ram_reg_7680_7743_0_2;
  wire ram_reg_7936_7999_0_2;
  wire ram_reg_8640_8703_0_2;
  wire ram_reg_896_959_0_2;
  wire ram_reg_9088_9151_0_2;
  wire ram_reg_9600_9663_0_2;
  wire [4:0]reg_d1;
  wire [1:0]\reg_d1_inferred__1/i__carry__0 ;
  wire [7:7]reg_d3;
  wire [7:0]reg_d4_carry__0;
  wire reg_d4_carry__0_0;
  wire reg_d4_carry__0_1;
  wire \reg_d_reg[1] ;
  wire [1:0]\reg_d_reg[2] ;
  wire [2:0]\reg_d_reg[3] ;
  wire \reg_d_reg[3]_0 ;
  wire \reg_d_reg[3]_1 ;
  wire [1:0]\reg_d_reg[5] ;
  wire \reg_d_reg[5]_0 ;
  wire \reg_d_reg[5]_1 ;
  wire \reg_d_reg[5]_2 ;
  wire [3:0]\reg_d_reg[6] ;
  wire [1:0]\reg_d_reg[6]_0 ;
  wire \reg_d_reg[6]_1 ;
  wire [0:0]\reg_d_reg[7] ;
  wire \reg_d_reg[9] ;
  wire [3:0]\reg_yB_reg[7] ;
  wire reset0;
  wire [4:0]write_address1;
  wire [0:0]y_line;

  d_flipflop_19 \flipflop_gen_loop[0].FF 
       (.B(B),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .D(D[2:0]),
        .\FSM_sequential_current_state_reg[0] (\FSM_sequential_current_state_reg[0] ),
        .\FSM_sequential_current_state_reg[0]_0 (\FSM_sequential_current_state_reg[0]_0 ),
        .\FSM_sequential_current_state_reg[0]_1 (\FSM_sequential_current_state_reg[0]_1 ),
        .\FSM_sequential_current_state_reg[0]_10 (\FSM_sequential_current_state_reg[0]_10 ),
        .\FSM_sequential_current_state_reg[0]_11 (\FSM_sequential_current_state_reg[0]_11 ),
        .\FSM_sequential_current_state_reg[0]_12 (\FSM_sequential_current_state_reg[0]_12 ),
        .\FSM_sequential_current_state_reg[0]_13 (\FSM_sequential_current_state_reg[0]_13 ),
        .\FSM_sequential_current_state_reg[0]_14 (\FSM_sequential_current_state_reg[0]_14 ),
        .\FSM_sequential_current_state_reg[0]_15 (\FSM_sequential_current_state_reg[0]_15 ),
        .\FSM_sequential_current_state_reg[0]_16 (\FSM_sequential_current_state_reg[0]_16 ),
        .\FSM_sequential_current_state_reg[0]_17 (\FSM_sequential_current_state_reg[0]_17 ),
        .\FSM_sequential_current_state_reg[0]_18 (\FSM_sequential_current_state_reg[0]_18 ),
        .\FSM_sequential_current_state_reg[0]_19 (\FSM_sequential_current_state_reg[0]_19 ),
        .\FSM_sequential_current_state_reg[0]_2 (\FSM_sequential_current_state_reg[0]_2 ),
        .\FSM_sequential_current_state_reg[0]_20 (\FSM_sequential_current_state_reg[0]_20 ),
        .\FSM_sequential_current_state_reg[0]_21 (\FSM_sequential_current_state_reg[0]_21 ),
        .\FSM_sequential_current_state_reg[0]_22 (\FSM_sequential_current_state_reg[0]_22 ),
        .\FSM_sequential_current_state_reg[0]_23 (\FSM_sequential_current_state_reg[0]_23 ),
        .\FSM_sequential_current_state_reg[0]_24 (\FSM_sequential_current_state_reg[0]_24 ),
        .\FSM_sequential_current_state_reg[0]_25 (\FSM_sequential_current_state_reg[0]_25 ),
        .\FSM_sequential_current_state_reg[0]_26 (\FSM_sequential_current_state_reg[0]_26 ),
        .\FSM_sequential_current_state_reg[0]_27 (\FSM_sequential_current_state_reg[0]_27 ),
        .\FSM_sequential_current_state_reg[0]_28 (\FSM_sequential_current_state_reg[0]_28 ),
        .\FSM_sequential_current_state_reg[0]_29 (\FSM_sequential_current_state_reg[0]_29 ),
        .\FSM_sequential_current_state_reg[0]_3 (\FSM_sequential_current_state_reg[0]_3 ),
        .\FSM_sequential_current_state_reg[0]_30 (\FSM_sequential_current_state_reg[0]_30 ),
        .\FSM_sequential_current_state_reg[0]_31 (\FSM_sequential_current_state_reg[0]_31 ),
        .\FSM_sequential_current_state_reg[0]_32 (\FSM_sequential_current_state_reg[0]_32 ),
        .\FSM_sequential_current_state_reg[0]_33 (\FSM_sequential_current_state_reg[0]_33 ),
        .\FSM_sequential_current_state_reg[0]_34 (\FSM_sequential_current_state_reg[0]_34 ),
        .\FSM_sequential_current_state_reg[0]_35 (\FSM_sequential_current_state_reg[0]_35 ),
        .\FSM_sequential_current_state_reg[0]_36 (\FSM_sequential_current_state_reg[0]_36 ),
        .\FSM_sequential_current_state_reg[0]_37 (\FSM_sequential_current_state_reg[0]_37 ),
        .\FSM_sequential_current_state_reg[0]_38 (\FSM_sequential_current_state_reg[0]_38 ),
        .\FSM_sequential_current_state_reg[0]_39 (\FSM_sequential_current_state_reg[0]_39 ),
        .\FSM_sequential_current_state_reg[0]_4 (\FSM_sequential_current_state_reg[0]_4 ),
        .\FSM_sequential_current_state_reg[0]_40 (\FSM_sequential_current_state_reg[0]_40 ),
        .\FSM_sequential_current_state_reg[0]_41 (\FSM_sequential_current_state_reg[0]_41 ),
        .\FSM_sequential_current_state_reg[0]_42 (\FSM_sequential_current_state_reg[0]_42 ),
        .\FSM_sequential_current_state_reg[0]_43 (\FSM_sequential_current_state_reg[0]_43 ),
        .\FSM_sequential_current_state_reg[0]_44 (\FSM_sequential_current_state_reg[0]_44 ),
        .\FSM_sequential_current_state_reg[0]_45 (\FSM_sequential_current_state_reg[0]_45 ),
        .\FSM_sequential_current_state_reg[0]_46 (\FSM_sequential_current_state_reg[0]_46 ),
        .\FSM_sequential_current_state_reg[0]_47 (\FSM_sequential_current_state_reg[0]_47 ),
        .\FSM_sequential_current_state_reg[0]_48 (\FSM_sequential_current_state_reg[0]_48 ),
        .\FSM_sequential_current_state_reg[0]_49 (\FSM_sequential_current_state_reg[0]_49 ),
        .\FSM_sequential_current_state_reg[0]_5 (\FSM_sequential_current_state_reg[0]_5 ),
        .\FSM_sequential_current_state_reg[0]_50 (\FSM_sequential_current_state_reg[0]_50 ),
        .\FSM_sequential_current_state_reg[0]_51 (\FSM_sequential_current_state_reg[0]_51 ),
        .\FSM_sequential_current_state_reg[0]_52 (\FSM_sequential_current_state_reg[0]_52 ),
        .\FSM_sequential_current_state_reg[0]_53 (\FSM_sequential_current_state_reg[0]_53 ),
        .\FSM_sequential_current_state_reg[0]_54 (\FSM_sequential_current_state_reg[0]_54 ),
        .\FSM_sequential_current_state_reg[0]_6 (\FSM_sequential_current_state_reg[0]_6 ),
        .\FSM_sequential_current_state_reg[0]_7 (\FSM_sequential_current_state_reg[0]_7 ),
        .\FSM_sequential_current_state_reg[0]_8 (\FSM_sequential_current_state_reg[0]_8 ),
        .\FSM_sequential_current_state_reg[0]_9 (\FSM_sequential_current_state_reg[0]_9 ),
        .\FSM_sequential_current_state_reg[1] (\FSM_sequential_current_state_reg[1] ),
        .\FSM_sequential_current_state_reg[1]_0 (\FSM_sequential_current_state_reg[1]_0 ),
        .\FSM_sequential_current_state_reg[1]_1 (\FSM_sequential_current_state_reg[1]_1 ),
        .\FSM_sequential_current_state_reg[1]_10 (\FSM_sequential_current_state_reg[1]_10 ),
        .\FSM_sequential_current_state_reg[1]_100 (\FSM_sequential_current_state_reg[1]_100 ),
        .\FSM_sequential_current_state_reg[1]_101 (\FSM_sequential_current_state_reg[1]_101 ),
        .\FSM_sequential_current_state_reg[1]_102 (\FSM_sequential_current_state_reg[1]_102 ),
        .\FSM_sequential_current_state_reg[1]_103 (\FSM_sequential_current_state_reg[1]_103 ),
        .\FSM_sequential_current_state_reg[1]_104 (\FSM_sequential_current_state_reg[1]_104 ),
        .\FSM_sequential_current_state_reg[1]_105 (\FSM_sequential_current_state_reg[1]_105 ),
        .\FSM_sequential_current_state_reg[1]_106 (\FSM_sequential_current_state_reg[1]_106 ),
        .\FSM_sequential_current_state_reg[1]_107 (\FSM_sequential_current_state_reg[1]_107 ),
        .\FSM_sequential_current_state_reg[1]_108 (\FSM_sequential_current_state_reg[1]_108 ),
        .\FSM_sequential_current_state_reg[1]_109 (\FSM_sequential_current_state_reg[1]_109 ),
        .\FSM_sequential_current_state_reg[1]_11 (\FSM_sequential_current_state_reg[1]_11 ),
        .\FSM_sequential_current_state_reg[1]_110 (\FSM_sequential_current_state_reg[1]_110 ),
        .\FSM_sequential_current_state_reg[1]_111 (\FSM_sequential_current_state_reg[1]_111 ),
        .\FSM_sequential_current_state_reg[1]_112 (\FSM_sequential_current_state_reg[1]_112 ),
        .\FSM_sequential_current_state_reg[1]_113 (\FSM_sequential_current_state_reg[1]_113 ),
        .\FSM_sequential_current_state_reg[1]_114 (\FSM_sequential_current_state_reg[1]_114 ),
        .\FSM_sequential_current_state_reg[1]_115 (\FSM_sequential_current_state_reg[1]_115 ),
        .\FSM_sequential_current_state_reg[1]_116 (\FSM_sequential_current_state_reg[1]_116 ),
        .\FSM_sequential_current_state_reg[1]_117 (\FSM_sequential_current_state_reg[1]_117 ),
        .\FSM_sequential_current_state_reg[1]_118 (\FSM_sequential_current_state_reg[1]_118 ),
        .\FSM_sequential_current_state_reg[1]_119 (\FSM_sequential_current_state_reg[1]_119 ),
        .\FSM_sequential_current_state_reg[1]_12 (\FSM_sequential_current_state_reg[1]_12 ),
        .\FSM_sequential_current_state_reg[1]_120 (\FSM_sequential_current_state_reg[1]_120 ),
        .\FSM_sequential_current_state_reg[1]_121 (\FSM_sequential_current_state_reg[1]_121 ),
        .\FSM_sequential_current_state_reg[1]_122 (\FSM_sequential_current_state_reg[1]_122 ),
        .\FSM_sequential_current_state_reg[1]_123 (\FSM_sequential_current_state_reg[1]_123 ),
        .\FSM_sequential_current_state_reg[1]_124 (\FSM_sequential_current_state_reg[1]_124 ),
        .\FSM_sequential_current_state_reg[1]_125 (\FSM_sequential_current_state_reg[1]_125 ),
        .\FSM_sequential_current_state_reg[1]_126 (\FSM_sequential_current_state_reg[1]_126 ),
        .\FSM_sequential_current_state_reg[1]_127 (\FSM_sequential_current_state_reg[1]_127 ),
        .\FSM_sequential_current_state_reg[1]_128 (\FSM_sequential_current_state_reg[1]_128 ),
        .\FSM_sequential_current_state_reg[1]_129 (\FSM_sequential_current_state_reg[1]_129 ),
        .\FSM_sequential_current_state_reg[1]_13 (\FSM_sequential_current_state_reg[1]_13 ),
        .\FSM_sequential_current_state_reg[1]_130 (\FSM_sequential_current_state_reg[1]_130 ),
        .\FSM_sequential_current_state_reg[1]_131 (\FSM_sequential_current_state_reg[1]_131 ),
        .\FSM_sequential_current_state_reg[1]_132 (\FSM_sequential_current_state_reg[1]_132 ),
        .\FSM_sequential_current_state_reg[1]_133 (\FSM_sequential_current_state_reg[1]_133 ),
        .\FSM_sequential_current_state_reg[1]_134 (\FSM_sequential_current_state_reg[1]_134 ),
        .\FSM_sequential_current_state_reg[1]_135 (\FSM_sequential_current_state_reg[1]_135 ),
        .\FSM_sequential_current_state_reg[1]_136 (\FSM_sequential_current_state_reg[1]_136 ),
        .\FSM_sequential_current_state_reg[1]_137 (\FSM_sequential_current_state_reg[1]_137 ),
        .\FSM_sequential_current_state_reg[1]_138 (\FSM_sequential_current_state_reg[1]_138 ),
        .\FSM_sequential_current_state_reg[1]_139 (\FSM_sequential_current_state_reg[1]_139 ),
        .\FSM_sequential_current_state_reg[1]_14 (\FSM_sequential_current_state_reg[1]_14 ),
        .\FSM_sequential_current_state_reg[1]_140 (\FSM_sequential_current_state_reg[1]_140 ),
        .\FSM_sequential_current_state_reg[1]_141 (\FSM_sequential_current_state_reg[1]_141 ),
        .\FSM_sequential_current_state_reg[1]_142 (\FSM_sequential_current_state_reg[1]_142 ),
        .\FSM_sequential_current_state_reg[1]_143 (\FSM_sequential_current_state_reg[1]_143 ),
        .\FSM_sequential_current_state_reg[1]_144 (\FSM_sequential_current_state_reg[1]_144 ),
        .\FSM_sequential_current_state_reg[1]_145 (\FSM_sequential_current_state_reg[1]_145 ),
        .\FSM_sequential_current_state_reg[1]_146 (\FSM_sequential_current_state_reg[1]_146 ),
        .\FSM_sequential_current_state_reg[1]_147 (\FSM_sequential_current_state_reg[1]_147 ),
        .\FSM_sequential_current_state_reg[1]_148 (\FSM_sequential_current_state_reg[1]_148 ),
        .\FSM_sequential_current_state_reg[1]_149 (\FSM_sequential_current_state_reg[1]_149 ),
        .\FSM_sequential_current_state_reg[1]_15 (\FSM_sequential_current_state_reg[1]_15 ),
        .\FSM_sequential_current_state_reg[1]_150 (\FSM_sequential_current_state_reg[1]_150 ),
        .\FSM_sequential_current_state_reg[1]_151 (\FSM_sequential_current_state_reg[1]_151 ),
        .\FSM_sequential_current_state_reg[1]_152 (\FSM_sequential_current_state_reg[1]_152 ),
        .\FSM_sequential_current_state_reg[1]_153 (\FSM_sequential_current_state_reg[1]_153 ),
        .\FSM_sequential_current_state_reg[1]_154 (\FSM_sequential_current_state_reg[1]_154 ),
        .\FSM_sequential_current_state_reg[1]_155 (\FSM_sequential_current_state_reg[1]_155 ),
        .\FSM_sequential_current_state_reg[1]_156 (\FSM_sequential_current_state_reg[1]_156 ),
        .\FSM_sequential_current_state_reg[1]_157 (\FSM_sequential_current_state_reg[1]_157 ),
        .\FSM_sequential_current_state_reg[1]_158 (\FSM_sequential_current_state_reg[1]_158 ),
        .\FSM_sequential_current_state_reg[1]_159 (\FSM_sequential_current_state_reg[1]_159 ),
        .\FSM_sequential_current_state_reg[1]_16 (\FSM_sequential_current_state_reg[1]_16 ),
        .\FSM_sequential_current_state_reg[1]_160 (\FSM_sequential_current_state_reg[1]_160 ),
        .\FSM_sequential_current_state_reg[1]_161 (\FSM_sequential_current_state_reg[1]_161 ),
        .\FSM_sequential_current_state_reg[1]_162 (\FSM_sequential_current_state_reg[1]_162 ),
        .\FSM_sequential_current_state_reg[1]_163 (\FSM_sequential_current_state_reg[1]_163 ),
        .\FSM_sequential_current_state_reg[1]_164 (\FSM_sequential_current_state_reg[1]_164 ),
        .\FSM_sequential_current_state_reg[1]_165 (\FSM_sequential_current_state_reg[1]_165 ),
        .\FSM_sequential_current_state_reg[1]_166 (\FSM_sequential_current_state_reg[1]_166 ),
        .\FSM_sequential_current_state_reg[1]_167 (\FSM_sequential_current_state_reg[1]_167 ),
        .\FSM_sequential_current_state_reg[1]_168 (\FSM_sequential_current_state_reg[1]_168 ),
        .\FSM_sequential_current_state_reg[1]_169 (\FSM_sequential_current_state_reg[1]_169 ),
        .\FSM_sequential_current_state_reg[1]_17 (\FSM_sequential_current_state_reg[1]_17 ),
        .\FSM_sequential_current_state_reg[1]_170 (\FSM_sequential_current_state_reg[1]_170 ),
        .\FSM_sequential_current_state_reg[1]_171 (\FSM_sequential_current_state_reg[1]_171 ),
        .\FSM_sequential_current_state_reg[1]_172 (\FSM_sequential_current_state_reg[1]_172 ),
        .\FSM_sequential_current_state_reg[1]_173 (\FSM_sequential_current_state_reg[1]_173 ),
        .\FSM_sequential_current_state_reg[1]_174 (\FSM_sequential_current_state_reg[1]_174 ),
        .\FSM_sequential_current_state_reg[1]_175 (\FSM_sequential_current_state_reg[1]_175 ),
        .\FSM_sequential_current_state_reg[1]_176 (\FSM_sequential_current_state_reg[1]_176 ),
        .\FSM_sequential_current_state_reg[1]_177 (\FSM_sequential_current_state_reg[1]_177 ),
        .\FSM_sequential_current_state_reg[1]_178 (\FSM_sequential_current_state_reg[1]_178 ),
        .\FSM_sequential_current_state_reg[1]_179 (\FSM_sequential_current_state_reg[1]_179 ),
        .\FSM_sequential_current_state_reg[1]_18 (\FSM_sequential_current_state_reg[1]_18 ),
        .\FSM_sequential_current_state_reg[1]_180 (\FSM_sequential_current_state_reg[1]_180 ),
        .\FSM_sequential_current_state_reg[1]_181 (\FSM_sequential_current_state_reg[1]_181 ),
        .\FSM_sequential_current_state_reg[1]_182 (\FSM_sequential_current_state_reg[1]_182 ),
        .\FSM_sequential_current_state_reg[1]_183 (\FSM_sequential_current_state_reg[1]_183 ),
        .\FSM_sequential_current_state_reg[1]_184 (\FSM_sequential_current_state_reg[1]_184 ),
        .\FSM_sequential_current_state_reg[1]_185 (\FSM_sequential_current_state_reg[1]_185 ),
        .\FSM_sequential_current_state_reg[1]_186 (\FSM_sequential_current_state_reg[1]_186 ),
        .\FSM_sequential_current_state_reg[1]_187 (\FSM_sequential_current_state_reg[1]_187 ),
        .\FSM_sequential_current_state_reg[1]_188 (\FSM_sequential_current_state_reg[1]_188 ),
        .\FSM_sequential_current_state_reg[1]_189 (\FSM_sequential_current_state_reg[1]_189 ),
        .\FSM_sequential_current_state_reg[1]_19 (\FSM_sequential_current_state_reg[1]_19 ),
        .\FSM_sequential_current_state_reg[1]_190 (\FSM_sequential_current_state_reg[1]_190 ),
        .\FSM_sequential_current_state_reg[1]_191 (\FSM_sequential_current_state_reg[1]_191 ),
        .\FSM_sequential_current_state_reg[1]_192 (\FSM_sequential_current_state_reg[1]_192 ),
        .\FSM_sequential_current_state_reg[1]_193 (\FSM_sequential_current_state_reg[1]_193 ),
        .\FSM_sequential_current_state_reg[1]_194 (\FSM_sequential_current_state_reg[1]_194 ),
        .\FSM_sequential_current_state_reg[1]_195 (\FSM_sequential_current_state_reg[1]_195 ),
        .\FSM_sequential_current_state_reg[1]_196 (\FSM_sequential_current_state_reg[1]_196 ),
        .\FSM_sequential_current_state_reg[1]_197 (\FSM_sequential_current_state_reg[1]_197 ),
        .\FSM_sequential_current_state_reg[1]_198 (\FSM_sequential_current_state_reg[1]_198 ),
        .\FSM_sequential_current_state_reg[1]_199 (\FSM_sequential_current_state_reg[1]_199 ),
        .\FSM_sequential_current_state_reg[1]_2 (\FSM_sequential_current_state_reg[1]_2 ),
        .\FSM_sequential_current_state_reg[1]_20 (\FSM_sequential_current_state_reg[1]_20 ),
        .\FSM_sequential_current_state_reg[1]_200 (\FSM_sequential_current_state_reg[1]_200 ),
        .\FSM_sequential_current_state_reg[1]_201 (\FSM_sequential_current_state_reg[1]_201 ),
        .\FSM_sequential_current_state_reg[1]_202 (\FSM_sequential_current_state_reg[1]_202 ),
        .\FSM_sequential_current_state_reg[1]_203 (\FSM_sequential_current_state_reg[1]_203 ),
        .\FSM_sequential_current_state_reg[1]_204 (\FSM_sequential_current_state_reg[1]_204 ),
        .\FSM_sequential_current_state_reg[1]_205 (\FSM_sequential_current_state_reg[1]_205 ),
        .\FSM_sequential_current_state_reg[1]_206 (\FSM_sequential_current_state_reg[1]_206 ),
        .\FSM_sequential_current_state_reg[1]_207 (\FSM_sequential_current_state_reg[1]_207 ),
        .\FSM_sequential_current_state_reg[1]_208 (\FSM_sequential_current_state_reg[1]_208 ),
        .\FSM_sequential_current_state_reg[1]_209 (\FSM_sequential_current_state_reg[1]_209 ),
        .\FSM_sequential_current_state_reg[1]_21 (\FSM_sequential_current_state_reg[1]_21 ),
        .\FSM_sequential_current_state_reg[1]_210 (\FSM_sequential_current_state_reg[1]_210 ),
        .\FSM_sequential_current_state_reg[1]_211 (\FSM_sequential_current_state_reg[1]_211 ),
        .\FSM_sequential_current_state_reg[1]_212 (\FSM_sequential_current_state_reg[1]_212 ),
        .\FSM_sequential_current_state_reg[1]_213 (\FSM_sequential_current_state_reg[1]_213 ),
        .\FSM_sequential_current_state_reg[1]_214 (\FSM_sequential_current_state_reg[1]_214 ),
        .\FSM_sequential_current_state_reg[1]_215 (\FSM_sequential_current_state_reg[1]_215 ),
        .\FSM_sequential_current_state_reg[1]_216 (\FSM_sequential_current_state_reg[1]_216 ),
        .\FSM_sequential_current_state_reg[1]_217 (\FSM_sequential_current_state_reg[1]_217 ),
        .\FSM_sequential_current_state_reg[1]_218 (\FSM_sequential_current_state_reg[1]_218 ),
        .\FSM_sequential_current_state_reg[1]_219 (\FSM_sequential_current_state_reg[1]_219 ),
        .\FSM_sequential_current_state_reg[1]_22 (\FSM_sequential_current_state_reg[1]_22 ),
        .\FSM_sequential_current_state_reg[1]_220 (\FSM_sequential_current_state_reg[1]_220 ),
        .\FSM_sequential_current_state_reg[1]_221 (\FSM_sequential_current_state_reg[1]_221 ),
        .\FSM_sequential_current_state_reg[1]_222 (\FSM_sequential_current_state_reg[1]_222 ),
        .\FSM_sequential_current_state_reg[1]_223 (\FSM_sequential_current_state_reg[1]_223 ),
        .\FSM_sequential_current_state_reg[1]_224 (\FSM_sequential_current_state_reg[1]_224 ),
        .\FSM_sequential_current_state_reg[1]_225 (\FSM_sequential_current_state_reg[1]_225 ),
        .\FSM_sequential_current_state_reg[1]_226 (\FSM_sequential_current_state_reg[1]_226 ),
        .\FSM_sequential_current_state_reg[1]_227 (\FSM_sequential_current_state_reg[1]_227 ),
        .\FSM_sequential_current_state_reg[1]_228 (\FSM_sequential_current_state_reg[1]_228 ),
        .\FSM_sequential_current_state_reg[1]_229 (\FSM_sequential_current_state_reg[1]_229 ),
        .\FSM_sequential_current_state_reg[1]_23 (\FSM_sequential_current_state_reg[1]_23 ),
        .\FSM_sequential_current_state_reg[1]_230 (\FSM_sequential_current_state_reg[1]_230 ),
        .\FSM_sequential_current_state_reg[1]_231 (\FSM_sequential_current_state_reg[1]_231 ),
        .\FSM_sequential_current_state_reg[1]_232 (\FSM_sequential_current_state_reg[1]_232 ),
        .\FSM_sequential_current_state_reg[1]_233 (\FSM_sequential_current_state_reg[1]_233 ),
        .\FSM_sequential_current_state_reg[1]_234 (\FSM_sequential_current_state_reg[1]_234 ),
        .\FSM_sequential_current_state_reg[1]_235 (\FSM_sequential_current_state_reg[1]_235 ),
        .\FSM_sequential_current_state_reg[1]_236 (\FSM_sequential_current_state_reg[1]_236 ),
        .\FSM_sequential_current_state_reg[1]_237 (\FSM_sequential_current_state_reg[1]_237 ),
        .\FSM_sequential_current_state_reg[1]_238 (\FSM_sequential_current_state_reg[1]_238 ),
        .\FSM_sequential_current_state_reg[1]_239 (\FSM_sequential_current_state_reg[1]_239 ),
        .\FSM_sequential_current_state_reg[1]_24 (\FSM_sequential_current_state_reg[1]_24 ),
        .\FSM_sequential_current_state_reg[1]_240 (\FSM_sequential_current_state_reg[1]_240 ),
        .\FSM_sequential_current_state_reg[1]_241 (\FSM_sequential_current_state_reg[1]_241 ),
        .\FSM_sequential_current_state_reg[1]_242 (\FSM_sequential_current_state_reg[1]_242 ),
        .\FSM_sequential_current_state_reg[1]_25 (\FSM_sequential_current_state_reg[1]_25 ),
        .\FSM_sequential_current_state_reg[1]_26 (\FSM_sequential_current_state_reg[1]_26 ),
        .\FSM_sequential_current_state_reg[1]_27 (\FSM_sequential_current_state_reg[1]_27 ),
        .\FSM_sequential_current_state_reg[1]_28 (\FSM_sequential_current_state_reg[1]_28 ),
        .\FSM_sequential_current_state_reg[1]_29 (\FSM_sequential_current_state_reg[1]_29 ),
        .\FSM_sequential_current_state_reg[1]_3 (\FSM_sequential_current_state_reg[1]_3 ),
        .\FSM_sequential_current_state_reg[1]_30 (\FSM_sequential_current_state_reg[1]_30 ),
        .\FSM_sequential_current_state_reg[1]_31 (\FSM_sequential_current_state_reg[1]_31 ),
        .\FSM_sequential_current_state_reg[1]_32 (\FSM_sequential_current_state_reg[1]_32 ),
        .\FSM_sequential_current_state_reg[1]_33 (\FSM_sequential_current_state_reg[1]_33 ),
        .\FSM_sequential_current_state_reg[1]_34 (\FSM_sequential_current_state_reg[1]_34 ),
        .\FSM_sequential_current_state_reg[1]_35 (\FSM_sequential_current_state_reg[1]_35 ),
        .\FSM_sequential_current_state_reg[1]_36 (\FSM_sequential_current_state_reg[1]_36 ),
        .\FSM_sequential_current_state_reg[1]_37 (\FSM_sequential_current_state_reg[1]_37 ),
        .\FSM_sequential_current_state_reg[1]_38 (\FSM_sequential_current_state_reg[1]_38 ),
        .\FSM_sequential_current_state_reg[1]_39 (\FSM_sequential_current_state_reg[1]_39 ),
        .\FSM_sequential_current_state_reg[1]_4 (\FSM_sequential_current_state_reg[1]_4 ),
        .\FSM_sequential_current_state_reg[1]_40 (\FSM_sequential_current_state_reg[1]_40 ),
        .\FSM_sequential_current_state_reg[1]_41 (\FSM_sequential_current_state_reg[1]_41 ),
        .\FSM_sequential_current_state_reg[1]_42 (\FSM_sequential_current_state_reg[1]_42 ),
        .\FSM_sequential_current_state_reg[1]_43 (\FSM_sequential_current_state_reg[1]_43 ),
        .\FSM_sequential_current_state_reg[1]_44 (\FSM_sequential_current_state_reg[1]_44 ),
        .\FSM_sequential_current_state_reg[1]_45 (\FSM_sequential_current_state_reg[1]_45 ),
        .\FSM_sequential_current_state_reg[1]_46 (\FSM_sequential_current_state_reg[1]_46 ),
        .\FSM_sequential_current_state_reg[1]_47 (\FSM_sequential_current_state_reg[1]_47 ),
        .\FSM_sequential_current_state_reg[1]_48 (\FSM_sequential_current_state_reg[1]_48 ),
        .\FSM_sequential_current_state_reg[1]_49 (\FSM_sequential_current_state_reg[1]_49 ),
        .\FSM_sequential_current_state_reg[1]_5 (\FSM_sequential_current_state_reg[1]_5 ),
        .\FSM_sequential_current_state_reg[1]_50 (\FSM_sequential_current_state_reg[1]_50 ),
        .\FSM_sequential_current_state_reg[1]_51 (\FSM_sequential_current_state_reg[1]_51 ),
        .\FSM_sequential_current_state_reg[1]_52 (\FSM_sequential_current_state_reg[1]_52 ),
        .\FSM_sequential_current_state_reg[1]_53 (\FSM_sequential_current_state_reg[1]_53 ),
        .\FSM_sequential_current_state_reg[1]_54 (\FSM_sequential_current_state_reg[1]_54 ),
        .\FSM_sequential_current_state_reg[1]_55 (\FSM_sequential_current_state_reg[1]_55 ),
        .\FSM_sequential_current_state_reg[1]_56 (\FSM_sequential_current_state_reg[1]_56 ),
        .\FSM_sequential_current_state_reg[1]_57 (\FSM_sequential_current_state_reg[1]_57 ),
        .\FSM_sequential_current_state_reg[1]_58 (\FSM_sequential_current_state_reg[1]_58 ),
        .\FSM_sequential_current_state_reg[1]_59 (\FSM_sequential_current_state_reg[1]_59 ),
        .\FSM_sequential_current_state_reg[1]_6 (\FSM_sequential_current_state_reg[1]_6 ),
        .\FSM_sequential_current_state_reg[1]_60 (\FSM_sequential_current_state_reg[1]_60 ),
        .\FSM_sequential_current_state_reg[1]_61 (\FSM_sequential_current_state_reg[1]_61 ),
        .\FSM_sequential_current_state_reg[1]_62 (\FSM_sequential_current_state_reg[1]_62 ),
        .\FSM_sequential_current_state_reg[1]_63 (\FSM_sequential_current_state_reg[1]_63 ),
        .\FSM_sequential_current_state_reg[1]_64 (\FSM_sequential_current_state_reg[1]_64 ),
        .\FSM_sequential_current_state_reg[1]_65 (\FSM_sequential_current_state_reg[1]_65 ),
        .\FSM_sequential_current_state_reg[1]_66 (\FSM_sequential_current_state_reg[1]_66 ),
        .\FSM_sequential_current_state_reg[1]_67 (\FSM_sequential_current_state_reg[1]_67 ),
        .\FSM_sequential_current_state_reg[1]_68 (\FSM_sequential_current_state_reg[1]_68 ),
        .\FSM_sequential_current_state_reg[1]_69 (\FSM_sequential_current_state_reg[1]_69 ),
        .\FSM_sequential_current_state_reg[1]_7 (\FSM_sequential_current_state_reg[1]_7 ),
        .\FSM_sequential_current_state_reg[1]_70 (\FSM_sequential_current_state_reg[1]_70 ),
        .\FSM_sequential_current_state_reg[1]_71 (\FSM_sequential_current_state_reg[1]_71 ),
        .\FSM_sequential_current_state_reg[1]_72 (\FSM_sequential_current_state_reg[1]_72 ),
        .\FSM_sequential_current_state_reg[1]_73 (\FSM_sequential_current_state_reg[1]_73 ),
        .\FSM_sequential_current_state_reg[1]_74 (\FSM_sequential_current_state_reg[1]_74 ),
        .\FSM_sequential_current_state_reg[1]_75 (\FSM_sequential_current_state_reg[1]_75 ),
        .\FSM_sequential_current_state_reg[1]_76 (\FSM_sequential_current_state_reg[1]_76 ),
        .\FSM_sequential_current_state_reg[1]_77 (\FSM_sequential_current_state_reg[1]_77 ),
        .\FSM_sequential_current_state_reg[1]_78 (\FSM_sequential_current_state_reg[1]_78 ),
        .\FSM_sequential_current_state_reg[1]_79 (\FSM_sequential_current_state_reg[1]_79 ),
        .\FSM_sequential_current_state_reg[1]_8 (\FSM_sequential_current_state_reg[1]_8 ),
        .\FSM_sequential_current_state_reg[1]_80 (\FSM_sequential_current_state_reg[1]_80 ),
        .\FSM_sequential_current_state_reg[1]_81 (\FSM_sequential_current_state_reg[1]_81 ),
        .\FSM_sequential_current_state_reg[1]_82 (\FSM_sequential_current_state_reg[1]_82 ),
        .\FSM_sequential_current_state_reg[1]_83 (\FSM_sequential_current_state_reg[1]_83 ),
        .\FSM_sequential_current_state_reg[1]_84 (\FSM_sequential_current_state_reg[1]_84 ),
        .\FSM_sequential_current_state_reg[1]_85 (\FSM_sequential_current_state_reg[1]_85 ),
        .\FSM_sequential_current_state_reg[1]_86 (\FSM_sequential_current_state_reg[1]_86 ),
        .\FSM_sequential_current_state_reg[1]_87 (\FSM_sequential_current_state_reg[1]_87 ),
        .\FSM_sequential_current_state_reg[1]_88 (\FSM_sequential_current_state_reg[1]_88 ),
        .\FSM_sequential_current_state_reg[1]_89 (\FSM_sequential_current_state_reg[1]_89 ),
        .\FSM_sequential_current_state_reg[1]_9 (\FSM_sequential_current_state_reg[1]_9 ),
        .\FSM_sequential_current_state_reg[1]_90 (\FSM_sequential_current_state_reg[1]_90 ),
        .\FSM_sequential_current_state_reg[1]_91 (\FSM_sequential_current_state_reg[1]_91 ),
        .\FSM_sequential_current_state_reg[1]_92 (\FSM_sequential_current_state_reg[1]_92 ),
        .\FSM_sequential_current_state_reg[1]_93 (\FSM_sequential_current_state_reg[1]_93 ),
        .\FSM_sequential_current_state_reg[1]_94 (\FSM_sequential_current_state_reg[1]_94 ),
        .\FSM_sequential_current_state_reg[1]_95 (\FSM_sequential_current_state_reg[1]_95 ),
        .\FSM_sequential_current_state_reg[1]_96 (\FSM_sequential_current_state_reg[1]_96 ),
        .\FSM_sequential_current_state_reg[1]_97 (\FSM_sequential_current_state_reg[1]_97 ),
        .\FSM_sequential_current_state_reg[1]_98 (\FSM_sequential_current_state_reg[1]_98 ),
        .\FSM_sequential_current_state_reg[1]_99 (\FSM_sequential_current_state_reg[1]_99 ),
        .O(O),
        .Q({Q[7],Q[0]}),
        .SW_IBUF(SW_IBUF),
        .plot(plot),
        .qs_reg_0(DI[0]),
        .qs_reg_1(qs_reg_0),
        .qs_reg_10(DI[1]),
        .qs_reg_11(DI[3]),
        .qs_reg_12(DI[2]),
        .qs_reg_13(qs_reg_23),
        .qs_reg_14(qs_reg_22),
        .qs_reg_2(qs_reg_4),
        .qs_reg_3(qs_reg_9),
        .qs_reg_4(qs_reg_11),
        .qs_reg_5(\flipflop_gen_loop[0].FF_n_318 ),
        .qs_reg_6(\flipflop_gen_loop[0].FF_n_319 ),
        .qs_reg_7(qs_reg_18),
        .qs_reg_8(qs_reg_19),
        .qs_reg_9(qs_reg_21),
        .ram_reg_0_63_0_2_i_27(ram_reg_0_63_0_2_i_27),
        .ram_reg_0_63_0_2_i_28(ram_reg_0_63_0_2_i_28),
        .ram_reg_0_63_0_2_i_32(ram_reg_0_63_0_2_i_32),
        .ram_reg_0_63_0_2_i_32_0(qs_reg[0]),
        .ram_reg_0_63_0_2_i_41(ram_reg_0_63_0_2_i_41),
        .ram_reg_0_63_0_2_i_41_0(reg_d4_carry__0[1:0]),
        .ram_reg_10432_10495_0_2(ram_reg_10432_10495_0_2),
        .ram_reg_10432_10495_0_2_0(ram_reg_10432_10495_0_2_0),
        .ram_reg_10560_10623_0_2(ram_reg_10560_10623_0_2),
        .ram_reg_10624_10687_0_2(ram_reg_10624_10687_0_2),
        .ram_reg_10816_10879_0_2(ram_reg_10816_10879_0_2),
        .ram_reg_10816_10879_0_2_0(ram_reg_10816_10879_0_2_0),
        .ram_reg_10880_10943_0_2(ram_reg_10880_10943_0_2),
        .ram_reg_11008_11071_0_2(ram_reg_11008_11071_0_2),
        .ram_reg_11392_11455_0_2(ram_reg_11392_11455_0_2),
        .ram_reg_11776_11839_0_2(ram_reg_11776_11839_0_2),
        .ram_reg_12992_13055_0_2(ram_reg_12992_13055_0_2),
        .ram_reg_13184_13247_0_2(ram_reg_13184_13247_0_2),
        .ram_reg_13568_13631_0_2(ram_reg_13568_13631_0_2),
        .ram_reg_13568_13631_0_2_0(ram_reg_13568_13631_0_2_0),
        .ram_reg_13824_13887_0_2(ram_reg_13824_13887_0_2),
        .ram_reg_14464_14527_0_2(ram_reg_14464_14527_0_2),
        .ram_reg_15104_15167_0_2(ram_reg_15104_15167_0_2),
        .ram_reg_15104_15167_0_2_0(ram_reg_15104_15167_0_2_0),
        .ram_reg_15872_15935_0_2(ram_reg_15872_15935_0_2),
        .ram_reg_1792_1855_0_2(ram_reg_1792_1855_0_2),
        .ram_reg_1792_1855_0_2_0(ram_reg_1792_1855_0_2_0),
        .ram_reg_18816_18879_0_2(ram_reg_18816_18879_0_2),
        .ram_reg_19072_19135_0_2(ram_reg_19072_19135_0_2),
        .ram_reg_19136_19199_0_2(ram_reg_19136_19199_0_2),
        .ram_reg_1920_1983_0_2_i_3(ram_reg_1920_1983_0_2_i_3),
        .ram_reg_2944_3007_0_2(ram_reg_2944_3007_0_2),
        .ram_reg_3136_3199_0_2(ram_reg_3136_3199_0_2),
        .ram_reg_3200_3263_0_2(ram_reg_3200_3263_0_2),
        .ram_reg_3328_3391_0_2(ram_reg_3328_3391_0_2),
        .ram_reg_3584_3647_0_2(ram_reg_3584_3647_0_2),
        .ram_reg_3584_3647_0_2_0(ram_reg_3584_3647_0_2_0),
        .ram_reg_3840_3903_0_2(ram_reg_3840_3903_0_2),
        .ram_reg_5888_5951_0_2(ram_reg_5888_5951_0_2),
        .ram_reg_7040_7103_0_2(ram_reg_7040_7103_0_2),
        .ram_reg_704_767_0_2_i_2(ram_reg_704_767_0_2_i_2),
        .ram_reg_7680_7743_0_2(ram_reg_7680_7743_0_2),
        .ram_reg_7936_7999_0_2(ram_reg_7936_7999_0_2),
        .ram_reg_8640_8703_0_2(ram_reg_8640_8703_0_2),
        .ram_reg_896_959_0_2(ram_reg_896_959_0_2),
        .ram_reg_9088_9151_0_2(ram_reg_9088_9151_0_2),
        .ram_reg_9600_9663_0_2(ram_reg_9600_9663_0_2),
        .reg_d1(reg_d1[2:0]),
        .\reg_d_reg[1] (\reg_d_reg[1] ),
        .\reg_d_reg[1]_0 (\reg_d_reg[5]_0 ),
        .\reg_d_reg[2] (\reg_d_reg[2] [0]),
        .\reg_d_reg[3] (\reg_d_reg[3] ),
        .\reg_d_reg[3]_0 (\reg_d_reg[3]_0 ),
        .\reg_d_reg[3]_1 (\reg_d_reg[3]_1 ),
        .\reg_yB_reg[0] (qs_reg_5[0]),
        .reset0(reset0),
        .write_address1(write_address1),
        .y_line(y_line));
  d_flipflop_20 \flipflop_gen_loop[1].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .Q(Q[2:0]),
        .S(S[0]),
        .qs_reg_0(DI[1]),
        .qs_reg_1(qs_reg_2),
        .qs_reg_10(DI[2]),
        .qs_reg_11(DI[0]),
        .qs_reg_12(qs_reg_21[2:1]),
        .qs_reg_2(qs_reg_3),
        .qs_reg_3(qs_reg_8),
        .qs_reg_4(qs_reg_10),
        .qs_reg_5(qs_reg_15[0]),
        .qs_reg_6(qs_reg_5[1]),
        .qs_reg_7(\flipflop_gen_loop[1].FF_n_11 ),
        .qs_reg_8(qs_reg_18),
        .qs_reg_9(\flipflop_gen_loop[0].FF_n_318 ),
        .ram_reg_0_63_0_2_i_38(ram_reg_0_63_0_2_i_38),
        .ram_reg_0_63_0_2_i_38_0(reg_d4_carry__0[2:0]),
        .ram_reg_0_63_0_2_i_52(ram_reg_0_63_0_2_i_32),
        .ram_reg_0_63_0_2_i_52_0(qs_reg[1]),
        .ram_reg_0_63_0_2_i_52_1(DI[3]),
        .ram_reg_16384_16447_0_2_i_6(ram_reg_16384_16447_0_2_i_6),
        .ram_reg_16384_16447_0_2_i_6_0(qs_reg[0]),
        .ram_reg_16384_16447_0_2_i_9(ram_reg_0_63_0_2_i_41),
        .\reg_d_reg[2] (\reg_d_reg[2] [1]),
        .\reg_d_reg[3] (\reg_d_reg[6] [0]),
        .\reg_yB_reg[1] (\reg_yB_reg[7] [0]),
        .reset0(reset0));
  d_flipflop_21 \flipflop_gen_loop[2].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .Q(Q[3:2]),
        .qs_reg_0(DI[2]),
        .qs_reg_1(\flipflop_gen_loop[2].FF_n_2 ),
        .qs_reg_2(qs_reg_15[1]),
        .qs_reg_3(qs_reg_5[2]),
        .qs_reg_4(qs_reg_18),
        .qs_reg_5(\flipflop_gen_loop[1].FF_n_11 ),
        .\reg_d1_inferred__0/i__carry__0 (DI[3]),
        .reg_d4_carry(reg_d4_carry__0[2:0]),
        .\reg_d_reg[4] (\reg_d_reg[6] [1]),
        .reset0(reset0));
  d_flipflop_22 \flipflop_gen_loop[3].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .\FSM_sequential_current_state_reg[2] (\flipflop_gen_loop[3].FF_n_11 ),
        .Q(Q[4:2]),
        .S(S[1]),
        .qs_reg_0(DI[3]),
        .qs_reg_1(qs_reg_1),
        .qs_reg_10(qs_reg_22),
        .qs_reg_11(DI[0]),
        .qs_reg_12(qs_reg[0]),
        .qs_reg_13(qs_reg_21[2:1]),
        .qs_reg_14(qs_reg[1]),
        .qs_reg_2(qs_reg_12),
        .qs_reg_3(qs_reg_13),
        .qs_reg_4(qs_reg_15[2]),
        .qs_reg_5(qs_reg_5[3]),
        .qs_reg_6(qs_reg_18),
        .qs_reg_7(\flipflop_gen_loop[0].FF_n_319 ),
        .qs_reg_8(DI[2]),
        .qs_reg_9(DI[1]),
        .ram_reg_0_63_0_2_i_33(ram_reg_0_63_0_2_i_41),
        .ram_reg_0_63_0_2_i_33_0(ram_reg_0_63_0_2_i_32),
        .ram_reg_0_63_0_2_i_8(ram_reg_16384_16447_0_2_i_6),
        .\reg_d1_inferred__1/i__carry__0 (\reg_d1_inferred__1/i__carry__0 ),
        .reg_d4_carry(reg_d4_carry__0[3:0]),
        .\reg_d_reg[5] (\reg_d_reg[6] [2]),
        .\reg_d_reg[5]_0 (\reg_d_reg[5] ),
        .\reg_yB_reg[3] (\reg_yB_reg[7] [1]),
        .reset0(reset0));
  d_flipflop_23 \flipflop_gen_loop[4].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .D(D[4:3]),
        .Q({Q[7],Q[5:4]}),
        .enC_ff(enC_ff),
        .qs_reg_0(qs_reg[0]),
        .qs_reg_1(qs_reg_7),
        .qs_reg_10(qs_reg_1),
        .qs_reg_2(qs_reg_15[3]),
        .qs_reg_3(\flipflop_gen_loop[4].FF_n_6 ),
        .qs_reg_4(qs_reg_16[0]),
        .qs_reg_5(qs_reg_18),
        .qs_reg_6(qs_reg_20),
        .qs_reg_7(qs_reg[2]),
        .qs_reg_8(qs_reg[1]),
        .qs_reg_9(qs_reg_23),
        .ram_reg_0_63_0_2_i_36(ram_reg_0_63_0_2_i_32),
        .ram_reg_0_63_0_2_i_36_0(\flipflop_gen_loop[2].FF_n_2 ),
        .ram_reg_0_63_0_2_i_48_0(DI[3]),
        .ram_reg_0_63_0_2_i_48_1(DI[0]),
        .ram_reg_0_63_0_2_i_48_2(DI[1]),
        .ram_reg_0_63_0_2_i_48_3(DI[2]),
        .reg_d1(reg_d1[4:3]),
        .reg_d4_carry__0(reg_d4_carry__0[4:0]),
        .\reg_d_reg[5] (\reg_d_reg[5]_1 ),
        .\reg_d_reg[5]_0 (\reg_d_reg[5]_2 ),
        .\reg_d_reg[5]_1 (\reg_d_reg[5]_0 ),
        .\reg_d_reg[6] (\reg_d_reg[6] [3]),
        .\reg_d_reg[6]_0 (\reg_d_reg[6]_0 ),
        .\reg_d_reg[6]_1 (\reg_d_reg[6]_1 ),
        .reset0(reset0));
  d_flipflop_24 \flipflop_gen_loop[5].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .Q(Q[6:5]),
        .S(S[2]),
        .qs_reg_0(qs_reg[1]),
        .qs_reg_1(qs_reg_6),
        .qs_reg_2(qs_reg_14[0]),
        .qs_reg_3(qs_reg_16[1]),
        .qs_reg_4(qs_reg_17),
        .qs_reg_5(qs_reg_18),
        .qs_reg_6(\flipflop_gen_loop[3].FF_n_11 ),
        .ram_reg_64_127_0_2_i_6(ram_reg_16384_16447_0_2_i_6),
        .ram_reg_64_127_0_2_i_6_0(ram_reg_0_63_0_2_i_41),
        .ram_reg_64_127_0_2_i_8_0(qs_reg[0]),
        .ram_reg_64_127_0_2_i_8_1(DI[0]),
        .ram_reg_64_127_0_2_i_8_2(DI[1]),
        .ram_reg_64_127_0_2_i_8_3(DI[3]),
        .ram_reg_64_127_0_2_i_8_4(DI[2]),
        .\reg_d1_inferred__0/i__carry__1 (qs_reg[2]),
        .reg_d3(reg_d3),
        .reg_d4_carry__0(reg_d4_carry__0[5:2]),
        .reg_d4_carry__0_0(reg_d4_carry__0_0),
        .\reg_d_reg[7] (\reg_d_reg[7] ),
        .\reg_yB_reg[5] (\reg_yB_reg[7] [2]),
        .reset0(reset0));
  d_flipflop_25 \flipflop_gen_loop[6].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .Q(Q[7:6]),
        .qs_reg_0(qs_reg[2]),
        .qs_reg_1(qs_reg_14[1]),
        .qs_reg_2(qs_reg_16[2]),
        .qs_reg_3(\flipflop_gen_loop[6].FF_n_3 ),
        .qs_reg_4(qs_reg_18),
        .qs_reg_5(\flipflop_gen_loop[4].FF_n_6 ),
        .qs_reg_6(qs_reg_23),
        .qs_reg_7(qs_reg[0]),
        .qs_reg_8(qs_reg[1]),
        .qs_reg_9(qs_reg_1),
        .reg_d3(reg_d3),
        .reg_d4_carry__0(reg_d4_carry__0[6:4]),
        .reg_d4_carry__0_0(reg_d4_carry__0_1),
        .reset0(reset0));
  d_flipflop_26 \flipflop_gen_loop[7].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .CO(CO),
        .\FSM_sequential_current_state_reg[0] (qs_reg_21),
        .\FSM_sequential_current_state_reg[0]_0 (\FSM_sequential_current_state_reg[0]_55 ),
        .Q(Q[7]),
        .S(S[3]),
        .qs_reg_0(qs_reg_16[3]),
        .qs_reg_1(qs_reg_18),
        .qs_reg_2(\flipflop_gen_loop[6].FF_n_3 ),
        .reg_d3(reg_d3),
        .reg_d4_carry__0(reg_d4_carry__0[7:4]),
        .reg_d4_carry__0_0(reg_d4_carry__0_1),
        .\reg_d_reg[9] (\reg_d_reg[9] ),
        .\reg_yB_reg[7] (\reg_yB_reg[7] [3]),
        .reset0(reset0),
        .xB_yB_comp0_carry(qs_reg[2]));
endmodule

(* ORIG_REF_NAME = "nbit_counter" *) 
module nbit_counter__parameterized0
   (qs_reg,
    qs_reg_0,
    y_line,
    qs_reg_1,
    qs_reg_2,
    qs_reg_3,
    y_line__0,
    qs_reg_4,
    enY,
    CLK100MHZ_IBUF_BUFG,
    qs_reg_5,
    Q,
    \FSM_sequential_current_state_reg[1] ,
    \FSM_sequential_current_state_reg[1]_0 );
  output qs_reg;
  output qs_reg_0;
  output [0:0]y_line;
  output qs_reg_1;
  output qs_reg_2;
  output qs_reg_3;
  output [0:0]y_line__0;
  output qs_reg_4;
  input enY;
  input CLK100MHZ_IBUF_BUFG;
  input qs_reg_5;
  input [2:0]Q;
  input \FSM_sequential_current_state_reg[1] ;
  input \FSM_sequential_current_state_reg[1]_0 ;

  wire CLK100MHZ_IBUF_BUFG;
  wire \FSM_sequential_current_state_reg[1] ;
  wire \FSM_sequential_current_state_reg[1]_0 ;
  wire [2:0]Q;
  wire enY;
  wire \flipflop_gen_loop[1].FF_n_1 ;
  wire \flipflop_gen_loop[1].FF_n_2 ;
  wire qs_reg;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_2;
  wire qs_reg_3;
  wire qs_reg_4;
  wire qs_reg_5;
  wire [0:0]y_line;
  wire [0:0]y_line__0;

  d_flipflop_2 \flipflop_gen_loop[0].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .enY(enY),
        .qs_reg_0(qs_reg),
        .qs_reg_1(qs_reg_5));
  d_flipflop_3 \flipflop_gen_loop[1].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .Q(Q),
        .enY(enY),
        .qs_reg_0(qs_reg_0),
        .qs_reg_1(\flipflop_gen_loop[1].FF_n_1 ),
        .qs_reg_2(\flipflop_gen_loop[1].FF_n_2 ),
        .qs_reg_3(qs_reg_5),
        .qs_reg_4(qs_reg_1),
        .qs_reg_5(qs_reg),
        .y_line(y_line));
  d_flipflop_4 \flipflop_gen_loop[2].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .enY(enY),
        .qs_reg_0(qs_reg_5),
        .qs_reg_1(qs_reg),
        .qs_reg_2(qs_reg_0),
        .y_line(y_line));
  d_flipflop_5 \flipflop_gen_loop[3].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .enY(enY),
        .qs_reg_0(qs_reg_1),
        .qs_reg_1(\flipflop_gen_loop[1].FF_n_1 ),
        .qs_reg_2(qs_reg_5));
  d_flipflop_6 \flipflop_gen_loop[4].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .enY(enY),
        .qs_reg_0(qs_reg_2),
        .qs_reg_1(qs_reg_5),
        .qs_reg_2(\flipflop_gen_loop[1].FF_n_2 ),
        .qs_reg_3(qs_reg_1));
  d_flipflop_7 \flipflop_gen_loop[5].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .enY(enY),
        .qs_reg_0(qs_reg_3),
        .qs_reg_1(qs_reg_5),
        .qs_reg_2(\flipflop_gen_loop[1].FF_n_2 ),
        .qs_reg_3(qs_reg_1),
        .qs_reg_4(qs_reg_2));
  d_flipflop_8 \flipflop_gen_loop[6].FF 
       (.CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .\FSM_sequential_current_state_reg[1] (\FSM_sequential_current_state_reg[1] ),
        .\FSM_sequential_current_state_reg[1]_0 (\FSM_sequential_current_state_reg[1]_0 ),
        .enY(enY),
        .qs_reg_0(qs_reg_4),
        .qs_reg_1(qs_reg_5),
        .qs_reg_2(qs_reg_2),
        .qs_reg_3(qs_reg_1),
        .qs_reg_4(\flipflop_gen_loop[1].FF_n_2 ),
        .qs_reg_5(qs_reg_3),
        .y_line__0(y_line__0));
endmodule

(* ORIG_REF_NAME = "nbit_counter" *) 
module nbit_counter__parameterized1
   (qs_reg,
    qs_reg_0,
    qs_reg_1,
    ADDRD,
    B,
    qs_reg_2,
    qs_reg_3,
    \reg_yB_reg[3] ,
    \reg_yB_reg[4] ,
    \reg_yB_reg[0] ,
    qs_reg_4,
    qs_reg_5,
    qs_reg_6,
    qs_reg_7,
    write_address1,
    qs_reg_8,
    \FSM_sequential_current_state_reg[0] ,
    qs_reg_9,
    CLK100MHZ_IBUF_BUFG,
    reset0,
    qs_reg_10,
    x_line,
    ram_reg_18368_18431_0_2,
    ram_reg_4032_4095_0_2,
    Q,
    DI,
    y_line__0,
    ram_reg_0_63_0_2_i_37,
    ram_reg_0_63_0_2_i_40,
    ram_reg_0_63_0_2_i_34,
    ram_reg_0_63_0_2_i_34_0,
    ram_reg_64_127_0_2_i_5,
    ram_reg_16384_16447_0_2_i_6,
    ram_reg_16384_16447_0_2_i_7,
    ram_reg_16384_16447_0_2_i_7_0,
    ram_reg_16384_16447_0_2_i_7_1,
    ram_reg_0_63_0_2_i_27,
    ram_reg_0_63_0_2_i_16,
    ram_reg_0_63_0_2_i_16_0,
    S,
    qs_reg_11);
  output qs_reg;
  output qs_reg_0;
  output qs_reg_1;
  output [1:0]ADDRD;
  output [1:0]B;
  output qs_reg_2;
  output qs_reg_3;
  output \reg_yB_reg[3] ;
  output \reg_yB_reg[4] ;
  output \reg_yB_reg[0] ;
  output [1:0]qs_reg_4;
  output [1:0]qs_reg_5;
  output [1:0]qs_reg_6;
  output [1:0]qs_reg_7;
  output [4:0]write_address1;
  output qs_reg_8;
  output \FSM_sequential_current_state_reg[0] ;
  input qs_reg_9;
  input CLK100MHZ_IBUF_BUFG;
  input reset0;
  input qs_reg_10;
  input [1:0]x_line;
  input ram_reg_18368_18431_0_2;
  input ram_reg_4032_4095_0_2;
  input [7:0]Q;
  input [1:0]DI;
  input [2:0]y_line__0;
  input ram_reg_0_63_0_2_i_37;
  input ram_reg_0_63_0_2_i_40;
  input ram_reg_0_63_0_2_i_34;
  input ram_reg_0_63_0_2_i_34_0;
  input ram_reg_64_127_0_2_i_5;
  input ram_reg_16384_16447_0_2_i_6;
  input ram_reg_16384_16447_0_2_i_7;
  input [0:0]ram_reg_16384_16447_0_2_i_7_0;
  input ram_reg_16384_16447_0_2_i_7_1;
  input ram_reg_0_63_0_2_i_27;
  input [0:0]ram_reg_0_63_0_2_i_16;
  input [0:0]ram_reg_0_63_0_2_i_16_0;
  input [0:0]S;
  input [2:0]qs_reg_11;

  wire [1:0]ADDRD;
  wire [1:0]B;
  wire CLK100MHZ_IBUF_BUFG;
  wire [1:0]DI;
  wire \FSM_sequential_current_state_reg[0] ;
  wire [7:0]Q;
  wire [0:0]S;
  wire \flipflop_gen_loop[1].FF_n_2 ;
  wire \flipflop_gen_loop[1].FF_n_3 ;
  wire \flipflop_gen_loop[1].FF_n_9 ;
  wire \flipflop_gen_loop[2].FF_n_6 ;
  wire \flipflop_gen_loop[2].FF_n_7 ;
  wire qs_reg;
  wire qs_reg_0;
  wire qs_reg_1;
  wire qs_reg_10;
  wire [2:0]qs_reg_11;
  wire qs_reg_2;
  wire qs_reg_3;
  wire [1:0]qs_reg_4;
  wire [1:0]qs_reg_5;
  wire [1:0]qs_reg_6;
  wire [1:0]qs_reg_7;
  wire qs_reg_8;
  wire qs_reg_9;
  wire [0:0]ram_reg_0_63_0_2_i_16;
  wire [0:0]ram_reg_0_63_0_2_i_16_0;
  wire ram_reg_0_63_0_2_i_27;
  wire ram_reg_0_63_0_2_i_34;
  wire ram_reg_0_63_0_2_i_34_0;
  wire ram_reg_0_63_0_2_i_37;
  wire ram_reg_0_63_0_2_i_40;
  wire ram_reg_16384_16447_0_2_i_6;
  wire ram_reg_16384_16447_0_2_i_7;
  wire [0:0]ram_reg_16384_16447_0_2_i_7_0;
  wire ram_reg_16384_16447_0_2_i_7_1;
  wire ram_reg_18368_18431_0_2;
  wire ram_reg_4032_4095_0_2;
  wire ram_reg_64_127_0_2_i_5;
  wire \reg_yB_reg[0] ;
  wire \reg_yB_reg[3] ;
  wire \reg_yB_reg[4] ;
  wire reset0;
  wire [4:0]write_address1;
  wire [1:0]x_line;
  wire [2:0]y_line__0;

  d_flipflop_27 \flipflop_gen_loop[0].FF 
       (.ADDRD(ADDRD[1]),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .Q(Q),
        .qs_reg_0(qs_reg),
        .qs_reg_1(qs_reg_2),
        .qs_reg_2(qs_reg_4[1]),
        .qs_reg_3(qs_reg_5[1]),
        .qs_reg_4(qs_reg_6[1]),
        .qs_reg_5(qs_reg_7[1]),
        .qs_reg_6(qs_reg_9),
        .ram_reg_16384_16447_0_2_i_6(ram_reg_16384_16447_0_2_i_6),
        .ram_reg_18368_18431_0_2(ram_reg_18368_18431_0_2),
        .ram_reg_18368_18431_0_2_0(qs_reg_1),
        .ram_reg_4032_4095_0_2(ram_reg_4032_4095_0_2),
        .ram_reg_64_127_0_2_i_5(ram_reg_64_127_0_2_i_5),
        .\reg_yB_reg[3] (\reg_yB_reg[3] ),
        .reset0(reset0),
        .x_line(x_line[1]));
  d_flipflop_28 \flipflop_gen_loop[1].FF 
       (.B(B[0]),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .\FSM_sequential_current_state_reg[0] (\FSM_sequential_current_state_reg[0] ),
        .Q(Q[6:0]),
        .S({\flipflop_gen_loop[2].FF_n_6 ,\flipflop_gen_loop[2].FF_n_7 ,S}),
        .qs_reg_0(qs_reg_0),
        .qs_reg_1(\flipflop_gen_loop[1].FF_n_2 ),
        .qs_reg_2(\flipflop_gen_loop[1].FF_n_3 ),
        .qs_reg_3(\flipflop_gen_loop[1].FF_n_9 ),
        .qs_reg_4(qs_reg_10),
        .qs_reg_5(qs_reg_1),
        .qs_reg_6(qs_reg),
        .qs_reg_7(qs_reg_11),
        .ram_reg_0_63_0_2_i_16(ram_reg_0_63_0_2_i_16),
        .ram_reg_0_63_0_2_i_16_0(ram_reg_0_63_0_2_i_16_0),
        .ram_reg_0_63_0_2_i_27_0(ram_reg_18368_18431_0_2),
        .ram_reg_0_63_0_2_i_27_1(ram_reg_0_63_0_2_i_27),
        .ram_reg_0_63_0_2_i_34(ram_reg_0_63_0_2_i_34),
        .ram_reg_0_63_0_2_i_34_0(ram_reg_0_63_0_2_i_34_0),
        .ram_reg_0_63_0_2_i_40(ram_reg_0_63_0_2_i_40),
        .reset0(reset0),
        .write_address1(write_address1),
        .y_line__0({y_line__0[2],y_line__0[0]}));
  d_flipflop_29 \flipflop_gen_loop[2].FF 
       (.ADDRD(ADDRD[0]),
        .B(B[1]),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .DI(DI),
        .Q(Q[6:0]),
        .S({\flipflop_gen_loop[2].FF_n_6 ,\flipflop_gen_loop[2].FF_n_7 }),
        .qs_reg_0(qs_reg_1),
        .qs_reg_1(qs_reg_3),
        .qs_reg_2(qs_reg_4[0]),
        .qs_reg_3(qs_reg_5[0]),
        .qs_reg_4(qs_reg_6[0]),
        .qs_reg_5(qs_reg_7[0]),
        .qs_reg_6(qs_reg_8),
        .qs_reg_7(\flipflop_gen_loop[1].FF_n_9 ),
        .ram_reg_0_63_0_2_i_27(\flipflop_gen_loop[1].FF_n_3 ),
        .ram_reg_0_63_0_2_i_27_0(ram_reg_0_63_0_2_i_27),
        .ram_reg_0_63_0_2_i_27_1(\flipflop_gen_loop[1].FF_n_2 ),
        .ram_reg_0_63_0_2_i_33(qs_reg_0),
        .ram_reg_0_63_0_2_i_37(ram_reg_0_63_0_2_i_37),
        .ram_reg_16384_16447_0_2_i_10(qs_reg),
        .ram_reg_16384_16447_0_2_i_7(ram_reg_16384_16447_0_2_i_7),
        .ram_reg_16384_16447_0_2_i_7_0(ram_reg_16384_16447_0_2_i_7_0),
        .ram_reg_16384_16447_0_2_i_7_1(ram_reg_16384_16447_0_2_i_7_1),
        .ram_reg_18368_18431_0_2(ram_reg_18368_18431_0_2),
        .ram_reg_64_127_0_2_i_6(ram_reg_64_127_0_2_i_5),
        .\reg_yB_reg[0] (\reg_yB_reg[0] ),
        .\reg_yB_reg[4] (\reg_yB_reg[4] ),
        .reset0(reset0),
        .x_line(x_line[0]),
        .y_line__0(y_line__0[2:1]));
endmodule

module vga_controller
   (VGA_HS_OBUF,
    AR,
    VGA_VS_OBUF,
    \v_count_reg_reg[6]_0 ,
    DI,
    Q,
    \h_count_reg_reg[9]_0 ,
    \h_count_reg_reg[4]_rep_0 ,
    ADDRC,
    \h_count_reg_reg[5]_rep__1_0 ,
    \h_count_reg_reg[5]_rep__2_0 ,
    \h_count_reg_reg[5]_rep__3_0 ,
    \h_count_reg_reg[5]_rep__4_0 ,
    \h_count_reg_reg[5]_rep__5_0 ,
    \h_count_reg_reg[5]_rep__6_0 ,
    \h_count_reg_reg[5]_rep__7_0 ,
    \h_count_reg_reg[5]_rep_0 ,
    VGA_B_OBUF,
    VGA_G_OBUF,
    VGA_R_OBUF,
    CLK100MHZ_IBUF_BUFG,
    CPU_RESETN_IBUF,
    \VGA_B_OBUF[3]_inst_i_1_0 ,
    \VGA_B_OBUF[3]_inst_i_1_1 ,
    \VGA_G_OBUF[3]_inst_i_1_0 ,
    \VGA_G_OBUF[3]_inst_i_1_1 ,
    \VGA_R_OBUF[3]_inst_i_1_0 ,
    \VGA_R_OBUF[3]_inst_i_1_1 ,
    S,
    \VGA_R_OBUF[3]_inst_i_9_0 ,
    \VGA_R_OBUF[3]_inst_i_24 ,
    \VGA_B[0] ,
    \VGA_G[0] ,
    \VGA_R[0] );
  output VGA_HS_OBUF;
  output [0:0]AR;
  output VGA_VS_OBUF;
  output [7:0]\v_count_reg_reg[6]_0 ;
  output [2:0]DI;
  output [5:0]Q;
  output [7:0]\h_count_reg_reg[9]_0 ;
  output \h_count_reg_reg[4]_rep_0 ;
  output [3:0]ADDRC;
  output [3:0]\h_count_reg_reg[5]_rep__1_0 ;
  output [3:0]\h_count_reg_reg[5]_rep__2_0 ;
  output [3:0]\h_count_reg_reg[5]_rep__3_0 ;
  output [3:0]\h_count_reg_reg[5]_rep__4_0 ;
  output [1:0]\h_count_reg_reg[5]_rep__5_0 ;
  output [3:0]\h_count_reg_reg[5]_rep__6_0 ;
  output [3:0]\h_count_reg_reg[5]_rep__7_0 ;
  output \h_count_reg_reg[5]_rep_0 ;
  output [0:0]VGA_B_OBUF;
  output [0:0]VGA_G_OBUF;
  output [0:0]VGA_R_OBUF;
  input CLK100MHZ_IBUF_BUFG;
  input CPU_RESETN_IBUF;
  input \VGA_B_OBUF[3]_inst_i_1_0 ;
  input \VGA_B_OBUF[3]_inst_i_1_1 ;
  input \VGA_G_OBUF[3]_inst_i_1_0 ;
  input \VGA_G_OBUF[3]_inst_i_1_1 ;
  input \VGA_R_OBUF[3]_inst_i_1_0 ;
  input \VGA_R_OBUF[3]_inst_i_1_1 ;
  input [2:0]S;
  input [1:0]\VGA_R_OBUF[3]_inst_i_9_0 ;
  input [2:0]\VGA_R_OBUF[3]_inst_i_24 ;
  input \VGA_B[0] ;
  input \VGA_G[0] ;
  input \VGA_R[0] ;

  wire [3:0]ADDRC;
  wire [0:0]AR;
  wire CLK100MHZ_IBUF_BUFG;
  wire CPU_RESETN_IBUF;
  wire [2:0]DI;
  wire [5:0]Q;
  wire [2:0]S;
  wire \VGA_B[0] ;
  wire [0:0]VGA_B_OBUF;
  wire \VGA_B_OBUF[3]_inst_i_1_0 ;
  wire \VGA_B_OBUF[3]_inst_i_1_1 ;
  wire \VGA_B_OBUF[3]_inst_i_3_n_0 ;
  wire \VGA_G[0] ;
  wire [0:0]VGA_G_OBUF;
  wire \VGA_G_OBUF[3]_inst_i_1_0 ;
  wire \VGA_G_OBUF[3]_inst_i_1_1 ;
  wire \VGA_G_OBUF[3]_inst_i_3_n_0 ;
  wire VGA_HS_OBUF;
  wire \VGA_R[0] ;
  wire [0:0]VGA_R_OBUF;
  wire \VGA_R_OBUF[3]_inst_i_11_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_11_n_1 ;
  wire \VGA_R_OBUF[3]_inst_i_11_n_2 ;
  wire \VGA_R_OBUF[3]_inst_i_11_n_3 ;
  wire \VGA_R_OBUF[3]_inst_i_18_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_18_n_1 ;
  wire \VGA_R_OBUF[3]_inst_i_18_n_2 ;
  wire \VGA_R_OBUF[3]_inst_i_18_n_3 ;
  wire \VGA_R_OBUF[3]_inst_i_19_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_19_n_1 ;
  wire \VGA_R_OBUF[3]_inst_i_19_n_2 ;
  wire \VGA_R_OBUF[3]_inst_i_19_n_3 ;
  wire \VGA_R_OBUF[3]_inst_i_1_0 ;
  wire \VGA_R_OBUF[3]_inst_i_1_1 ;
  wire [2:0]\VGA_R_OBUF[3]_inst_i_24 ;
  wire \VGA_R_OBUF[3]_inst_i_2_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_4_n_3 ;
  wire \VGA_R_OBUF[3]_inst_i_5_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_6_n_0 ;
  wire [1:0]\VGA_R_OBUF[3]_inst_i_9_0 ;
  wire \VGA_R_OBUF[3]_inst_i_9_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_9_n_1 ;
  wire \VGA_R_OBUF[3]_inst_i_9_n_2 ;
  wire \VGA_R_OBUF[3]_inst_i_9_n_3 ;
  wire VGA_VS_OBUF;
  wire [9:0]h_count_next;
  wire \h_count_next[9]_i_2_n_0 ;
  wire [9:0]h_count_next_0;
  wire \h_count_reg_reg[4]_rep_0 ;
  wire \h_count_reg_reg[5]_rep_0 ;
  wire [3:0]\h_count_reg_reg[5]_rep__1_0 ;
  wire [3:0]\h_count_reg_reg[5]_rep__2_0 ;
  wire [3:0]\h_count_reg_reg[5]_rep__3_0 ;
  wire [3:0]\h_count_reg_reg[5]_rep__4_0 ;
  wire [1:0]\h_count_reg_reg[5]_rep__5_0 ;
  wire [3:0]\h_count_reg_reg[5]_rep__6_0 ;
  wire [3:0]\h_count_reg_reg[5]_rep__7_0 ;
  wire [7:0]\h_count_reg_reg[9]_0 ;
  wire \h_count_reg_reg_n_0_[0] ;
  wire \h_count_reg_reg_n_0_[1] ;
  wire h_sync_next;
  wire \r_25MHz[0]_i_1_n_0 ;
  wire \r_25MHz[1]_i_1_n_0 ;
  wire \r_25MHz_reg_n_0_[0] ;
  wire [14:14]read_address;
  wire [14:8]read_address0;
  wire [9:0]v_count_next;
  wire \v_count_next[0]_i_1_n_0 ;
  wire \v_count_next[1]_i_1_n_0 ;
  wire \v_count_next[2]_i_1_n_0 ;
  wire \v_count_next[3]_i_1_n_0 ;
  wire \v_count_next[3]_i_2_n_0 ;
  wire \v_count_next[4]_i_1_n_0 ;
  wire \v_count_next[5]_i_1_n_0 ;
  wire \v_count_next[6]_i_1_n_0 ;
  wire \v_count_next[7]_i_1_n_0 ;
  wire \v_count_next[8]_i_1_n_0 ;
  wire \v_count_next[8]_i_2_n_0 ;
  wire \v_count_next[9]_i_2_n_0 ;
  wire \v_count_next[9]_i_3_n_0 ;
  wire \v_count_next[9]_i_4_n_0 ;
  wire v_count_next_1;
  wire [7:0]\v_count_reg_reg[6]_0 ;
  wire \v_count_reg_reg_n_0_[0] ;
  wire \v_count_reg_reg_n_0_[1] ;
  wire \v_count_reg_reg_n_0_[9] ;
  wire v_sync_next;
  wire w_25MHz;
  wire [3:1]\NLW_VGA_R_OBUF[3]_inst_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_VGA_R_OBUF[3]_inst_i_10_O_UNCONNECTED ;
  wire [0:0]\NLW_VGA_R_OBUF[3]_inst_i_18_O_UNCONNECTED ;
  wire [3:1]\NLW_VGA_R_OBUF[3]_inst_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_VGA_R_OBUF[3]_inst_i_4_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_current_state[2]_i_2 
       (.I0(CPU_RESETN_IBUF),
        .O(AR));
  LUT6 #(
    .INIT(64'h0000A80800000000)) 
    \VGA_B_OBUF[3]_inst_i_1 
       (.I0(\VGA_R_OBUF[3]_inst_i_2_n_0 ),
        .I1(\VGA_B[0] ),
        .I2(read_address),
        .I3(\VGA_B_OBUF[3]_inst_i_3_n_0 ),
        .I4(\v_count_reg_reg_n_0_[9] ),
        .I5(\VGA_R_OBUF[3]_inst_i_6_n_0 ),
        .O(VGA_B_OBUF));
  LUT5 #(
    .INIT(32'h00004540)) 
    \VGA_B_OBUF[3]_inst_i_3 
       (.I0(\v_count_reg_reg[6]_0 [6]),
        .I1(\VGA_B_OBUF[3]_inst_i_1_0 ),
        .I2(\v_count_reg_reg[6]_0 [5]),
        .I3(\VGA_B_OBUF[3]_inst_i_1_1 ),
        .I4(\v_count_reg_reg[6]_0 [7]),
        .O(\VGA_B_OBUF[3]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000A80800000000)) 
    \VGA_G_OBUF[3]_inst_i_1 
       (.I0(\VGA_R_OBUF[3]_inst_i_2_n_0 ),
        .I1(\VGA_G[0] ),
        .I2(read_address),
        .I3(\VGA_G_OBUF[3]_inst_i_3_n_0 ),
        .I4(\v_count_reg_reg_n_0_[9] ),
        .I5(\VGA_R_OBUF[3]_inst_i_6_n_0 ),
        .O(VGA_G_OBUF));
  LUT5 #(
    .INIT(32'h00004540)) 
    \VGA_G_OBUF[3]_inst_i_3 
       (.I0(\v_count_reg_reg[6]_0 [6]),
        .I1(\VGA_G_OBUF[3]_inst_i_1_0 ),
        .I2(\v_count_reg_reg[6]_0 [5]),
        .I3(\VGA_G_OBUF[3]_inst_i_1_1 ),
        .I4(\v_count_reg_reg[6]_0 [7]),
        .O(\VGA_G_OBUF[3]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000A80800000000)) 
    \VGA_R_OBUF[3]_inst_i_1 
       (.I0(\VGA_R_OBUF[3]_inst_i_2_n_0 ),
        .I1(\VGA_R[0] ),
        .I2(read_address),
        .I3(\VGA_R_OBUF[3]_inst_i_5_n_0 ),
        .I4(\v_count_reg_reg_n_0_[9] ),
        .I5(\VGA_R_OBUF[3]_inst_i_6_n_0 ),
        .O(VGA_R_OBUF));
  CARRY4 \VGA_R_OBUF[3]_inst_i_10 
       (.CI(\VGA_R_OBUF[3]_inst_i_11_n_0 ),
        .CO({\NLW_VGA_R_OBUF[3]_inst_i_10_CO_UNCONNECTED [3:1],read_address0[14]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_VGA_R_OBUF[3]_inst_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \VGA_R_OBUF[3]_inst_i_11 
       (.CI(\VGA_R_OBUF[3]_inst_i_19_n_0 ),
        .CO({\VGA_R_OBUF[3]_inst_i_11_n_0 ,\VGA_R_OBUF[3]_inst_i_11_n_1 ,\VGA_R_OBUF[3]_inst_i_11_n_2 ,\VGA_R_OBUF[3]_inst_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[3:2]}),
        .O(read_address0[13:10]),
        .S({Q[5:4],\VGA_R_OBUF[3]_inst_i_9_0 }));
  CARRY4 \VGA_R_OBUF[3]_inst_i_18 
       (.CI(1'b0),
        .CO({\VGA_R_OBUF[3]_inst_i_18_n_0 ,\VGA_R_OBUF[3]_inst_i_18_n_1 ,\VGA_R_OBUF[3]_inst_i_18_n_2 ,\VGA_R_OBUF[3]_inst_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DI}),
        .O({\v_count_reg_reg[6]_0 [2:0],\NLW_VGA_R_OBUF[3]_inst_i_18_O_UNCONNECTED [0]}),
        .S({read_address0[8],\VGA_R_OBUF[3]_inst_i_24 }));
  CARRY4 \VGA_R_OBUF[3]_inst_i_19 
       (.CI(1'b0),
        .CO({\VGA_R_OBUF[3]_inst_i_19_n_0 ,\VGA_R_OBUF[3]_inst_i_19_n_1 ,\VGA_R_OBUF[3]_inst_i_19_n_2 ,\VGA_R_OBUF[3]_inst_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[1:0],DI[0],1'b0}),
        .O({read_address0[9:8],DI[2:1]}),
        .S({S,Q[0]}));
  LUT3 #(
    .INIT(8'h1F)) 
    \VGA_R_OBUF[3]_inst_i_2 
       (.I0(\h_count_reg_reg[9]_0 [6]),
        .I1(\h_count_reg_reg[9]_0 [5]),
        .I2(\h_count_reg_reg[9]_0 [7]),
        .O(\VGA_R_OBUF[3]_inst_i_2_n_0 ));
  CARRY4 \VGA_R_OBUF[3]_inst_i_4 
       (.CI(\VGA_R_OBUF[3]_inst_i_9_n_0 ),
        .CO({\NLW_VGA_R_OBUF[3]_inst_i_4_CO_UNCONNECTED [3:1],\VGA_R_OBUF[3]_inst_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_VGA_R_OBUF[3]_inst_i_4_O_UNCONNECTED [3:2],read_address,\v_count_reg_reg[6]_0 [7]}),
        .S({1'b0,1'b0,read_address0[14:13]}));
  LUT5 #(
    .INIT(32'h00004540)) 
    \VGA_R_OBUF[3]_inst_i_5 
       (.I0(\v_count_reg_reg[6]_0 [6]),
        .I1(\VGA_R_OBUF[3]_inst_i_1_0 ),
        .I2(\v_count_reg_reg[6]_0 [5]),
        .I3(\VGA_R_OBUF[3]_inst_i_1_1 ),
        .I4(\v_count_reg_reg[6]_0 [7]),
        .O(\VGA_R_OBUF[3]_inst_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \VGA_R_OBUF[3]_inst_i_6 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\VGA_R_OBUF[3]_inst_i_6_n_0 ));
  CARRY4 \VGA_R_OBUF[3]_inst_i_9 
       (.CI(\VGA_R_OBUF[3]_inst_i_18_n_0 ),
        .CO({\VGA_R_OBUF[3]_inst_i_9_n_0 ,\VGA_R_OBUF[3]_inst_i_9_n_1 ,\VGA_R_OBUF[3]_inst_i_9_n_2 ,\VGA_R_OBUF[3]_inst_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\v_count_reg_reg[6]_0 [6:3]),
        .S(read_address0[12:9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \h_count_next[0]_i_1 
       (.I0(\h_count_reg_reg_n_0_[0] ),
        .O(h_count_next_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \h_count_next[1]_i_1 
       (.I0(\h_count_reg_reg_n_0_[0] ),
        .I1(\h_count_reg_reg_n_0_[1] ),
        .O(h_count_next_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \h_count_next[2]_i_1 
       (.I0(\h_count_reg_reg_n_0_[1] ),
        .I1(\h_count_reg_reg_n_0_[0] ),
        .I2(\h_count_reg_reg[9]_0 [0]),
        .O(h_count_next_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \h_count_next[3]_i_1 
       (.I0(\h_count_reg_reg[9]_0 [0]),
        .I1(\h_count_reg_reg_n_0_[0] ),
        .I2(\h_count_reg_reg_n_0_[1] ),
        .I3(\h_count_reg_reg[9]_0 [1]),
        .O(h_count_next_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \h_count_next[4]_i_1 
       (.I0(\h_count_reg_reg[5]_rep__7_0 [1]),
        .I1(\h_count_reg_reg_n_0_[1] ),
        .I2(\h_count_reg_reg_n_0_[0] ),
        .I3(\h_count_reg_reg[5]_rep__7_0 [0]),
        .I4(\h_count_reg_reg[4]_rep_0 ),
        .O(h_count_next_0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAA55515555)) 
    \h_count_next[5]_i_1 
       (.I0(\h_count_next[9]_i_2_n_0 ),
        .I1(\h_count_reg_reg[9]_0 [6]),
        .I2(\h_count_reg_reg[9]_0 [5]),
        .I3(\h_count_reg_reg[9]_0 [4]),
        .I4(\h_count_reg_reg[9]_0 [7]),
        .I5(\h_count_reg_reg[5]_rep_0 ),
        .O(h_count_next_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \h_count_next[6]_i_1 
       (.I0(\h_count_reg_reg[5]_rep_0 ),
        .I1(\h_count_next[9]_i_2_n_0 ),
        .I2(\h_count_reg_reg[9]_0 [4]),
        .O(h_count_next_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \h_count_next[7]_i_1 
       (.I0(\h_count_next[9]_i_2_n_0 ),
        .I1(\h_count_reg_reg[5]_rep_0 ),
        .I2(\h_count_reg_reg[9]_0 [4]),
        .I3(\h_count_reg_reg[9]_0 [5]),
        .O(h_count_next_0[7]));
  LUT6 #(
    .INIT(64'hCCCCCCCC3CCCCCC4)) 
    \h_count_next[8]_i_1 
       (.I0(\h_count_reg_reg[9]_0 [7]),
        .I1(\h_count_reg_reg[9]_0 [6]),
        .I2(\h_count_reg_reg[5]_rep_0 ),
        .I3(\h_count_reg_reg[9]_0 [4]),
        .I4(\h_count_reg_reg[9]_0 [5]),
        .I5(\h_count_next[9]_i_2_n_0 ),
        .O(h_count_next_0[8]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAA2)) 
    \h_count_next[9]_i_1 
       (.I0(\h_count_reg_reg[9]_0 [7]),
        .I1(\h_count_reg_reg[9]_0 [6]),
        .I2(\h_count_reg_reg[9]_0 [4]),
        .I3(\h_count_reg_reg[5]_rep_0 ),
        .I4(\h_count_next[9]_i_2_n_0 ),
        .I5(\h_count_reg_reg[9]_0 [5]),
        .O(h_count_next_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \h_count_next[9]_i_2 
       (.I0(ADDRC[1]),
        .I1(\h_count_reg_reg_n_0_[1] ),
        .I2(\h_count_reg_reg_n_0_[0] ),
        .I3(ADDRC[0]),
        .I4(\h_count_reg_reg[4]_rep_0 ),
        .O(\h_count_next[9]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_next_reg[0] 
       (.C(w_25MHz),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next_0[0]),
        .Q(h_count_next[0]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_next_reg[1] 
       (.C(w_25MHz),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next_0[1]),
        .Q(h_count_next[1]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_next_reg[2] 
       (.C(w_25MHz),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next_0[2]),
        .Q(h_count_next[2]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_next_reg[3] 
       (.C(w_25MHz),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next_0[3]),
        .Q(h_count_next[3]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_next_reg[4] 
       (.C(w_25MHz),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next_0[4]),
        .Q(h_count_next[4]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_next_reg[5] 
       (.C(w_25MHz),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next_0[5]),
        .Q(h_count_next[5]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_next_reg[6] 
       (.C(w_25MHz),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next_0[6]),
        .Q(h_count_next[6]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_next_reg[7] 
       (.C(w_25MHz),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next_0[7]),
        .Q(h_count_next[7]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_next_reg[8] 
       (.C(w_25MHz),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next_0[8]),
        .Q(h_count_next[8]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_next_reg[9] 
       (.C(w_25MHz),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next_0[9]),
        .Q(h_count_next[9]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[0] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[0]),
        .Q(\h_count_reg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[1] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[1]),
        .Q(\h_count_reg_reg_n_0_[1] ));
  (* ORIG_CELL_NAME = "h_count_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[2] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[2]),
        .Q(\h_count_reg_reg[9]_0 [0]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[2]_rep 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[2]),
        .Q(\h_count_reg_reg[5]_rep__7_0 [0]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[2]_rep__0 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[2]),
        .Q(\h_count_reg_reg[5]_rep__6_0 [0]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[2]_rep__1 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[2]),
        .Q(\h_count_reg_reg[5]_rep__4_0 [0]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[2]_rep__2 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[2]),
        .Q(\h_count_reg_reg[5]_rep__3_0 [0]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[2]_rep__3 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[2]),
        .Q(\h_count_reg_reg[5]_rep__2_0 [0]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[2]_rep__4 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[2]),
        .Q(\h_count_reg_reg[5]_rep__1_0 [0]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[2]_rep__5 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[2]),
        .Q(ADDRC[0]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[3] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[3]),
        .Q(\h_count_reg_reg[9]_0 [1]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[3]_rep 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[3]),
        .Q(\h_count_reg_reg[5]_rep__7_0 [1]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[3]_rep__0 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[3]),
        .Q(\h_count_reg_reg[5]_rep__6_0 [1]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[3]_rep__1 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[3]),
        .Q(\h_count_reg_reg[5]_rep__4_0 [1]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[3]_rep__2 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[3]),
        .Q(\h_count_reg_reg[5]_rep__3_0 [1]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[3]_rep__3 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[3]),
        .Q(\h_count_reg_reg[5]_rep__2_0 [1]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[3]_rep__4 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[3]),
        .Q(\h_count_reg_reg[5]_rep__1_0 [1]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[3]_rep__5 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[3]),
        .Q(ADDRC[1]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[4] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[4]),
        .Q(\h_count_reg_reg[9]_0 [2]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[4]_rep 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[4]),
        .Q(\h_count_reg_reg[4]_rep_0 ));
  (* ORIG_CELL_NAME = "h_count_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[4]_rep__0 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[4]),
        .Q(ADDRC[2]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[4]_rep__1 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[4]),
        .Q(\h_count_reg_reg[5]_rep__1_0 [2]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[4]_rep__2 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[4]),
        .Q(\h_count_reg_reg[5]_rep__2_0 [2]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[4]_rep__3 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[4]),
        .Q(\h_count_reg_reg[5]_rep__3_0 [2]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[4]_rep__4 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[4]),
        .Q(\h_count_reg_reg[5]_rep__4_0 [2]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[4]_rep__5 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[4]),
        .Q(\h_count_reg_reg[5]_rep__5_0 [0]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[4]_rep__6 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[4]),
        .Q(\h_count_reg_reg[5]_rep__6_0 [2]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[4]_rep__7 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[4]),
        .Q(\h_count_reg_reg[5]_rep__7_0 [2]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[5] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[5]),
        .Q(\h_count_reg_reg[9]_0 [3]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[5]_rep 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[5]),
        .Q(\h_count_reg_reg[5]_rep_0 ));
  (* ORIG_CELL_NAME = "h_count_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[5]_rep__0 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[5]),
        .Q(ADDRC[3]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[5]_rep__1 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[5]),
        .Q(\h_count_reg_reg[5]_rep__1_0 [3]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[5]_rep__2 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[5]),
        .Q(\h_count_reg_reg[5]_rep__2_0 [3]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[5]_rep__3 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[5]),
        .Q(\h_count_reg_reg[5]_rep__3_0 [3]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[5]_rep__4 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[5]),
        .Q(\h_count_reg_reg[5]_rep__4_0 [3]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[5]_rep__5 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[5]),
        .Q(\h_count_reg_reg[5]_rep__5_0 [1]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[5]_rep__6 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[5]),
        .Q(\h_count_reg_reg[5]_rep__6_0 [3]));
  (* ORIG_CELL_NAME = "h_count_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[5]_rep__7 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[5]),
        .Q(\h_count_reg_reg[5]_rep__7_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[6] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[6]),
        .Q(\h_count_reg_reg[9]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[7] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[7]),
        .Q(\h_count_reg_reg[9]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[8] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[8]),
        .Q(\h_count_reg_reg[9]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \h_count_reg_reg[9] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_count_next[9]),
        .Q(\h_count_reg_reg[9]_0 [7]));
  LUT6 #(
    .INIT(64'h0000000070E00000)) 
    h_sync_reg_i_1
       (.I0(\h_count_reg_reg[5]_rep_0 ),
        .I1(\h_count_reg_reg[9]_0 [4]),
        .I2(\h_count_reg_reg[9]_0 [5]),
        .I3(\h_count_reg_reg[4]_rep_0 ),
        .I4(\h_count_reg_reg[9]_0 [7]),
        .I5(\h_count_reg_reg[9]_0 [6]),
        .O(h_sync_next));
  FDCE #(
    .INIT(1'b0)) 
    h_sync_reg_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(h_sync_next),
        .Q(VGA_HS_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \r_25MHz[0]_i_1 
       (.I0(\r_25MHz_reg_n_0_[0] ),
        .O(\r_25MHz[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_25MHz[1]_i_1 
       (.I0(\r_25MHz_reg_n_0_[0] ),
        .I1(w_25MHz),
        .O(\r_25MHz[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \r_25MHz_reg[0] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\r_25MHz[0]_i_1_n_0 ),
        .Q(\r_25MHz_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \r_25MHz_reg[1] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(\r_25MHz[1]_i_1_n_0 ),
        .Q(w_25MHz));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00FF00BF)) 
    \v_count_next[0]_i_1 
       (.I0(\v_count_next[3]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(DI[0]),
        .I3(\v_count_reg_reg_n_0_[0] ),
        .I4(\v_count_reg_reg_n_0_[1] ),
        .O(\v_count_next[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \v_count_next[1]_i_1 
       (.I0(\v_count_reg_reg_n_0_[0] ),
        .I1(\v_count_reg_reg_n_0_[1] ),
        .O(\v_count_next[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h33CCCCC4)) 
    \v_count_next[2]_i_1 
       (.I0(Q[0]),
        .I1(DI[0]),
        .I2(\v_count_next[3]_i_2_n_0 ),
        .I3(\v_count_reg_reg_n_0_[1] ),
        .I4(\v_count_reg_reg_n_0_[0] ),
        .O(\v_count_next[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h66CCCCC4)) 
    \v_count_next[3]_i_1 
       (.I0(DI[0]),
        .I1(Q[0]),
        .I2(\v_count_next[3]_i_2_n_0 ),
        .I3(\v_count_reg_reg_n_0_[1] ),
        .I4(\v_count_reg_reg_n_0_[0] ),
        .O(\v_count_next[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \v_count_next[3]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(\v_count_reg_reg_n_0_[9] ),
        .O(\v_count_next[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \v_count_next[4]_i_1 
       (.I0(DI[0]),
        .I1(Q[0]),
        .I2(\v_count_reg_reg_n_0_[0] ),
        .I3(\v_count_reg_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\v_count_next[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \v_count_next[5]_i_1 
       (.I0(Q[1]),
        .I1(\v_count_reg_reg_n_0_[1] ),
        .I2(\v_count_reg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(DI[0]),
        .I5(Q[2]),
        .O(\v_count_next[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \v_count_next[6]_i_1 
       (.I0(Q[2]),
        .I1(\v_count_next[8]_i_2_n_0 ),
        .I2(Q[3]),
        .O(\v_count_next[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \v_count_next[7]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\v_count_next[8]_i_2_n_0 ),
        .I3(Q[4]),
        .O(\v_count_next[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \v_count_next[8]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\v_count_next[8]_i_2_n_0 ),
        .I4(Q[5]),
        .O(\v_count_next[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \v_count_next[8]_i_2 
       (.I0(DI[0]),
        .I1(Q[0]),
        .I2(\v_count_reg_reg_n_0_[0] ),
        .I3(\v_count_reg_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\v_count_next[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \v_count_next[9]_i_1 
       (.I0(\h_count_reg_reg[5]_rep_0 ),
        .I1(\h_count_reg_reg[9]_0 [7]),
        .I2(\h_count_reg_reg[9]_0 [4]),
        .I3(\h_count_reg_reg[9]_0 [5]),
        .I4(\h_count_reg_reg[9]_0 [6]),
        .I5(\h_count_next[9]_i_2_n_0 ),
        .O(v_count_next_1));
  LUT6 #(
    .INIT(64'hBFAAFFAAFFAABFAA)) 
    \v_count_next[9]_i_2 
       (.I0(\v_count_next[9]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(DI[0]),
        .I3(\v_count_reg_reg_n_0_[9] ),
        .I4(\v_count_reg_reg_n_0_[0] ),
        .I5(\v_count_reg_reg_n_0_[1] ),
        .O(\v_count_next[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF0505CCCC0505)) 
    \v_count_next[9]_i_3 
       (.I0(\v_count_next[8]_i_2_n_0 ),
        .I1(\v_count_next[9]_i_4_n_0 ),
        .I2(\VGA_R_OBUF[3]_inst_i_6_n_0 ),
        .I3(Q[1]),
        .I4(\v_count_reg_reg_n_0_[9] ),
        .I5(\v_count_reg_reg_n_0_[1] ),
        .O(\v_count_next[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \v_count_next[9]_i_4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(\v_count_next[9]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_next_reg[0] 
       (.C(w_25MHz),
        .CE(v_count_next_1),
        .CLR(AR),
        .D(\v_count_next[0]_i_1_n_0 ),
        .Q(v_count_next[0]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_next_reg[1] 
       (.C(w_25MHz),
        .CE(v_count_next_1),
        .CLR(AR),
        .D(\v_count_next[1]_i_1_n_0 ),
        .Q(v_count_next[1]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_next_reg[2] 
       (.C(w_25MHz),
        .CE(v_count_next_1),
        .CLR(AR),
        .D(\v_count_next[2]_i_1_n_0 ),
        .Q(v_count_next[2]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_next_reg[3] 
       (.C(w_25MHz),
        .CE(v_count_next_1),
        .CLR(AR),
        .D(\v_count_next[3]_i_1_n_0 ),
        .Q(v_count_next[3]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_next_reg[4] 
       (.C(w_25MHz),
        .CE(v_count_next_1),
        .CLR(AR),
        .D(\v_count_next[4]_i_1_n_0 ),
        .Q(v_count_next[4]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_next_reg[5] 
       (.C(w_25MHz),
        .CE(v_count_next_1),
        .CLR(AR),
        .D(\v_count_next[5]_i_1_n_0 ),
        .Q(v_count_next[5]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_next_reg[6] 
       (.C(w_25MHz),
        .CE(v_count_next_1),
        .CLR(AR),
        .D(\v_count_next[6]_i_1_n_0 ),
        .Q(v_count_next[6]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_next_reg[7] 
       (.C(w_25MHz),
        .CE(v_count_next_1),
        .CLR(AR),
        .D(\v_count_next[7]_i_1_n_0 ),
        .Q(v_count_next[7]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_next_reg[8] 
       (.C(w_25MHz),
        .CE(v_count_next_1),
        .CLR(AR),
        .D(\v_count_next[8]_i_1_n_0 ),
        .Q(v_count_next[8]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_next_reg[9] 
       (.C(w_25MHz),
        .CE(v_count_next_1),
        .CLR(AR),
        .D(\v_count_next[9]_i_2_n_0 ),
        .Q(v_count_next[9]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_reg_reg[0] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(v_count_next[0]),
        .Q(\v_count_reg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_reg_reg[1] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(v_count_next[1]),
        .Q(\v_count_reg_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_reg_reg[2] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(v_count_next[2]),
        .Q(DI[0]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_reg_reg[3] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(v_count_next[3]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_reg_reg[4] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(v_count_next[4]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_reg_reg[5] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(v_count_next[5]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_reg_reg[6] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(v_count_next[6]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_reg_reg[7] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(v_count_next[7]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_reg_reg[8] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(v_count_next[8]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \v_count_reg_reg[9] 
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(v_count_next[9]),
        .Q(\v_count_reg_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h00000006)) 
    v_sync_reg_i_1
       (.I0(\v_count_reg_reg_n_0_[0] ),
        .I1(\v_count_reg_reg_n_0_[1] ),
        .I2(DI[0]),
        .I3(Q[0]),
        .I4(\v_count_next[3]_i_2_n_0 ),
        .O(v_sync_next));
  FDCE #(
    .INIT(1'b0)) 
    v_sync_reg_reg
       (.C(CLK100MHZ_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(v_sync_next),
        .Q(VGA_VS_OBUF));
endmodule

module vga_core
   (VGA_HS_OBUF,
    reset0,
    VGA_VS_OBUF,
    ram_reg_64_127_0_2_i_2,
    ram_reg_64_127_0_2_i_2_0,
    ram_reg_64_127_0_2_i_2_1,
    ram_reg_64_127_0_2_i_2_2,
    ram_reg_64_127_0_2_i_2_3,
    ram_reg_64_127_0_2_i_2_4,
    ram_reg_64_127_0_2_i_2_5,
    ram_reg_0_63_0_2_i_16,
    ram_reg_0_63_0_2_i_16_0,
    ram_reg_64_127_0_2_i_2_6,
    ram_reg_0_63_0_2_i_16_1,
    ram_reg_0_63_0_2_i_16_2,
    ram_reg_0_63_0_2_i_13,
    ram_reg_64_127_0_2_i_2_7,
    ram_reg_64_127_0_2_i_2_8,
    ram_reg_64_127_0_2_i_2_9,
    ram_reg_0_63_0_2_i_16_3,
    ram_reg_64_127_0_2_i_2_10,
    ram_reg_0_63_0_2_i_16_4,
    ram_reg_0_63_0_2_i_16_5,
    ram_reg_0_63_0_2_i_16_6,
    ram_reg_0_63_0_2_i_16_7,
    ram_reg_0_63_0_2_i_16_8,
    ram_reg_0_63_0_2_i_16_9,
    ram_reg_0_63_0_2_i_16_10,
    ram_reg_0_63_0_2_i_16_11,
    ram_reg_0_63_0_2_i_16_12,
    ram_reg_0_63_0_2_i_16_13,
    ram_reg_0_63_0_2_i_16_14,
    S,
    qs_reg,
    qs_reg_0,
    VGA_B_OBUF,
    VGA_G_OBUF,
    VGA_R_OBUF,
    CLK100MHZ_IBUF_BUFG,
    color_out,
    \VGA_R_OBUF[3]_inst_i_103 ,
    ram_reg_7680_7743_0_2_i_1,
    ADDRD,
    \VGA_R_OBUF[3]_inst_i_103_0 ,
    \VGA_R_OBUF[3]_inst_i_103_1 ,
    \VGA_R_OBUF[3]_inst_i_103_2 ,
    \VGA_R_OBUF[3]_inst_i_104 ,
    \VGA_R_OBUF[3]_inst_i_104_0 ,
    \VGA_R_OBUF[3]_inst_i_104_1 ,
    \VGA_R_OBUF[3]_inst_i_104_2 ,
    \VGA_R_OBUF[3]_inst_i_105 ,
    \VGA_R_OBUF[3]_inst_i_105_0 ,
    \VGA_R_OBUF[3]_inst_i_105_1 ,
    \VGA_R_OBUF[3]_inst_i_105_2 ,
    \VGA_R_OBUF[3]_inst_i_106 ,
    \VGA_R_OBUF[3]_inst_i_106_0 ,
    \VGA_R_OBUF[3]_inst_i_106_1 ,
    \VGA_R_OBUF[3]_inst_i_106_2 ,
    \VGA_R_OBUF[3]_inst_i_99 ,
    \VGA_R_OBUF[3]_inst_i_99_0 ,
    \VGA_R_OBUF[3]_inst_i_99_1 ,
    \VGA_R_OBUF[3]_inst_i_99_2 ,
    \VGA_R_OBUF[3]_inst_i_100 ,
    \VGA_R_OBUF[3]_inst_i_100_0 ,
    \VGA_R_OBUF[3]_inst_i_100_1 ,
    \VGA_R_OBUF[3]_inst_i_100_2 ,
    \VGA_R_OBUF[3]_inst_i_101 ,
    \VGA_R_OBUF[3]_inst_i_101_0 ,
    \VGA_R_OBUF[3]_inst_i_101_1 ,
    \VGA_R_OBUF[3]_inst_i_101_2 ,
    \VGA_R_OBUF[3]_inst_i_102 ,
    \VGA_R_OBUF[3]_inst_i_102_0 ,
    \VGA_R_OBUF[3]_inst_i_102_1 ,
    \VGA_R_OBUF[3]_inst_i_102_2 ,
    \VGA_R_OBUF[3]_inst_i_95 ,
    \VGA_R_OBUF[3]_inst_i_95_0 ,
    \VGA_R_OBUF[3]_inst_i_95_1 ,
    \VGA_R_OBUF[3]_inst_i_95_2 ,
    \VGA_R_OBUF[3]_inst_i_96 ,
    \VGA_R_OBUF[3]_inst_i_96_0 ,
    \VGA_R_OBUF[3]_inst_i_96_1 ,
    \VGA_R_OBUF[3]_inst_i_96_2 ,
    \VGA_R_OBUF[3]_inst_i_97 ,
    \VGA_R_OBUF[3]_inst_i_97_0 ,
    \VGA_R_OBUF[3]_inst_i_97_1 ,
    \VGA_R_OBUF[3]_inst_i_97_2 ,
    \VGA_R_OBUF[3]_inst_i_98 ,
    \VGA_R_OBUF[3]_inst_i_98_0 ,
    \VGA_R_OBUF[3]_inst_i_98_1 ,
    \VGA_R_OBUF[3]_inst_i_98_2 ,
    \VGA_R_OBUF[3]_inst_i_91 ,
    \VGA_R_OBUF[3]_inst_i_91_0 ,
    \VGA_R_OBUF[3]_inst_i_91_1 ,
    \VGA_R_OBUF[3]_inst_i_91_2 ,
    \VGA_R_OBUF[3]_inst_i_92 ,
    \VGA_R_OBUF[3]_inst_i_92_0 ,
    \VGA_R_OBUF[3]_inst_i_92_1 ,
    \VGA_R_OBUF[3]_inst_i_92_2 ,
    \VGA_R_OBUF[3]_inst_i_93 ,
    \VGA_R_OBUF[3]_inst_i_93_0 ,
    \VGA_R_OBUF[3]_inst_i_93_1 ,
    \VGA_R_OBUF[3]_inst_i_93_2 ,
    \VGA_R_OBUF[3]_inst_i_94 ,
    \VGA_R_OBUF[3]_inst_i_94_0 ,
    \VGA_R_OBUF[3]_inst_i_94_1 ,
    \VGA_R_OBUF[3]_inst_i_94_2 ,
    \VGA_R_OBUF[3]_inst_i_110 ,
    \VGA_R_OBUF[3]_inst_i_110_0 ,
    \VGA_R_OBUF[3]_inst_i_110_1 ,
    \VGA_R_OBUF[3]_inst_i_119 ,
    \VGA_R_OBUF[3]_inst_i_110_2 ,
    \VGA_R_OBUF[3]_inst_i_119_0 ,
    \VGA_R_OBUF[3]_inst_i_119_1 ,
    \VGA_R_OBUF[3]_inst_i_119_2 ,
    \VGA_R_OBUF[3]_inst_i_120 ,
    \VGA_R_OBUF[3]_inst_i_120_0 ,
    \VGA_R_OBUF[3]_inst_i_120_1 ,
    \VGA_R_OBUF[3]_inst_i_120_2 ,
    \VGA_R_OBUF[3]_inst_i_121 ,
    \VGA_R_OBUF[3]_inst_i_121_0 ,
    \VGA_R_OBUF[3]_inst_i_121_1 ,
    \VGA_R_OBUF[3]_inst_i_121_2 ,
    \VGA_R_OBUF[3]_inst_i_122 ,
    \VGA_R_OBUF[3]_inst_i_122_0 ,
    \VGA_R_OBUF[3]_inst_i_122_1 ,
    \VGA_R_OBUF[3]_inst_i_122_2 ,
    \VGA_R_OBUF[3]_inst_i_115 ,
    \VGA_R_OBUF[3]_inst_i_115_0 ,
    \VGA_R_OBUF[3]_inst_i_115_1 ,
    \VGA_R_OBUF[3]_inst_i_115_2 ,
    \VGA_R_OBUF[3]_inst_i_116 ,
    \VGA_R_OBUF[3]_inst_i_116_0 ,
    \VGA_R_OBUF[3]_inst_i_116_1 ,
    \VGA_R_OBUF[3]_inst_i_116_2 ,
    \VGA_R_OBUF[3]_inst_i_117 ,
    \VGA_R_OBUF[3]_inst_i_117_0 ,
    \VGA_R_OBUF[3]_inst_i_117_1 ,
    \VGA_R_OBUF[3]_inst_i_117_2 ,
    \VGA_R_OBUF[3]_inst_i_118 ,
    \VGA_R_OBUF[3]_inst_i_118_0 ,
    \VGA_R_OBUF[3]_inst_i_118_1 ,
    \VGA_R_OBUF[3]_inst_i_118_2 ,
    \VGA_R_OBUF[3]_inst_i_111 ,
    \VGA_R_OBUF[3]_inst_i_111_0 ,
    \VGA_R_OBUF[3]_inst_i_111_1 ,
    \VGA_R_OBUF[3]_inst_i_111_2 ,
    \VGA_R_OBUF[3]_inst_i_112 ,
    \VGA_R_OBUF[3]_inst_i_112_0 ,
    \VGA_R_OBUF[3]_inst_i_112_1 ,
    \VGA_R_OBUF[3]_inst_i_112_2 ,
    \VGA_R_OBUF[3]_inst_i_113 ,
    \VGA_R_OBUF[3]_inst_i_113_0 ,
    \VGA_R_OBUF[3]_inst_i_113_1 ,
    \VGA_R_OBUF[3]_inst_i_113_2 ,
    \VGA_R_OBUF[3]_inst_i_114 ,
    \VGA_R_OBUF[3]_inst_i_114_0 ,
    \VGA_R_OBUF[3]_inst_i_114_1 ,
    \VGA_R_OBUF[3]_inst_i_114_2 ,
    \VGA_R_OBUF[3]_inst_i_107 ,
    \VGA_R_OBUF[3]_inst_i_107_0 ,
    \VGA_R_OBUF[3]_inst_i_107_1 ,
    \VGA_R_OBUF[3]_inst_i_107_2 ,
    \VGA_R_OBUF[3]_inst_i_108 ,
    \VGA_R_OBUF[3]_inst_i_108_0 ,
    \VGA_R_OBUF[3]_inst_i_108_1 ,
    \VGA_R_OBUF[3]_inst_i_108_2 ,
    \VGA_R_OBUF[3]_inst_i_109 ,
    \VGA_R_OBUF[3]_inst_i_109_0 ,
    \VGA_R_OBUF[3]_inst_i_109_1 ,
    \VGA_R_OBUF[3]_inst_i_109_2 ,
    \VGA_R_OBUF[3]_inst_i_110_3 ,
    \VGA_R_OBUF[3]_inst_i_110_4 ,
    \VGA_R_OBUF[3]_inst_i_110_5 ,
    \VGA_R_OBUF[3]_inst_i_110_6 ,
    \VGA_R_OBUF[3]_inst_i_126 ,
    \VGA_R_OBUF[3]_inst_i_126_0 ,
    \VGA_R_OBUF[3]_inst_i_126_1 ,
    \VGA_R_OBUF[3]_inst_i_135 ,
    \VGA_R_OBUF[3]_inst_i_126_2 ,
    \VGA_R_OBUF[3]_inst_i_135_0 ,
    \VGA_R_OBUF[3]_inst_i_135_1 ,
    \VGA_R_OBUF[3]_inst_i_135_2 ,
    \VGA_R_OBUF[3]_inst_i_136 ,
    \VGA_R_OBUF[3]_inst_i_136_0 ,
    \VGA_R_OBUF[3]_inst_i_136_1 ,
    \VGA_R_OBUF[3]_inst_i_136_2 ,
    \VGA_R_OBUF[3]_inst_i_137 ,
    \VGA_R_OBUF[3]_inst_i_137_0 ,
    \VGA_R_OBUF[3]_inst_i_137_1 ,
    \VGA_R_OBUF[3]_inst_i_137_2 ,
    \VGA_R_OBUF[3]_inst_i_138 ,
    \VGA_R_OBUF[3]_inst_i_138_0 ,
    \VGA_R_OBUF[3]_inst_i_138_1 ,
    \VGA_R_OBUF[3]_inst_i_138_2 ,
    \VGA_R_OBUF[3]_inst_i_131 ,
    \VGA_R_OBUF[3]_inst_i_131_0 ,
    \VGA_R_OBUF[3]_inst_i_131_1 ,
    \VGA_R_OBUF[3]_inst_i_131_2 ,
    \VGA_R_OBUF[3]_inst_i_132 ,
    \VGA_R_OBUF[3]_inst_i_132_0 ,
    \VGA_R_OBUF[3]_inst_i_132_1 ,
    \VGA_R_OBUF[3]_inst_i_132_2 ,
    \VGA_R_OBUF[3]_inst_i_133 ,
    \VGA_R_OBUF[3]_inst_i_133_0 ,
    \VGA_R_OBUF[3]_inst_i_133_1 ,
    \VGA_R_OBUF[3]_inst_i_133_2 ,
    \VGA_R_OBUF[3]_inst_i_134 ,
    \VGA_R_OBUF[3]_inst_i_134_0 ,
    \VGA_R_OBUF[3]_inst_i_134_1 ,
    \VGA_R_OBUF[3]_inst_i_134_2 ,
    \VGA_R_OBUF[3]_inst_i_127 ,
    \VGA_R_OBUF[3]_inst_i_127_0 ,
    \VGA_R_OBUF[3]_inst_i_127_1 ,
    \VGA_R_OBUF[3]_inst_i_127_2 ,
    \VGA_R_OBUF[3]_inst_i_128 ,
    \VGA_R_OBUF[3]_inst_i_128_0 ,
    \VGA_R_OBUF[3]_inst_i_128_1 ,
    \VGA_R_OBUF[3]_inst_i_128_2 ,
    \VGA_R_OBUF[3]_inst_i_129 ,
    \VGA_R_OBUF[3]_inst_i_129_0 ,
    \VGA_R_OBUF[3]_inst_i_129_1 ,
    \VGA_R_OBUF[3]_inst_i_129_2 ,
    \VGA_R_OBUF[3]_inst_i_130 ,
    \VGA_R_OBUF[3]_inst_i_130_0 ,
    \VGA_R_OBUF[3]_inst_i_130_1 ,
    \VGA_R_OBUF[3]_inst_i_130_2 ,
    \VGA_R_OBUF[3]_inst_i_123 ,
    \VGA_R_OBUF[3]_inst_i_123_0 ,
    \VGA_R_OBUF[3]_inst_i_123_1 ,
    \VGA_R_OBUF[3]_inst_i_123_2 ,
    \VGA_R_OBUF[3]_inst_i_124 ,
    \VGA_R_OBUF[3]_inst_i_124_0 ,
    \VGA_R_OBUF[3]_inst_i_124_1 ,
    \VGA_R_OBUF[3]_inst_i_124_2 ,
    \VGA_R_OBUF[3]_inst_i_125 ,
    \VGA_R_OBUF[3]_inst_i_125_0 ,
    \VGA_R_OBUF[3]_inst_i_125_1 ,
    \VGA_R_OBUF[3]_inst_i_125_2 ,
    \VGA_R_OBUF[3]_inst_i_126_3 ,
    \VGA_R_OBUF[3]_inst_i_126_4 ,
    \VGA_R_OBUF[3]_inst_i_126_5 ,
    \VGA_R_OBUF[3]_inst_i_126_6 ,
    \VGA_R_OBUF[3]_inst_i_142 ,
    \VGA_R_OBUF[3]_inst_i_142_0 ,
    \VGA_R_OBUF[3]_inst_i_142_1 ,
    \VGA_R_OBUF[3]_inst_i_151 ,
    \VGA_R_OBUF[3]_inst_i_142_2 ,
    \VGA_R_OBUF[3]_inst_i_151_0 ,
    \VGA_R_OBUF[3]_inst_i_151_1 ,
    \VGA_R_OBUF[3]_inst_i_151_2 ,
    \VGA_R_OBUF[3]_inst_i_152 ,
    \VGA_R_OBUF[3]_inst_i_152_0 ,
    \VGA_R_OBUF[3]_inst_i_152_1 ,
    \VGA_R_OBUF[3]_inst_i_152_2 ,
    \VGA_R_OBUF[3]_inst_i_153 ,
    \VGA_R_OBUF[3]_inst_i_153_0 ,
    \VGA_R_OBUF[3]_inst_i_153_1 ,
    \VGA_R_OBUF[3]_inst_i_153_2 ,
    \VGA_R_OBUF[3]_inst_i_154 ,
    \VGA_R_OBUF[3]_inst_i_154_0 ,
    \VGA_R_OBUF[3]_inst_i_154_1 ,
    \VGA_R_OBUF[3]_inst_i_154_2 ,
    \VGA_R_OBUF[3]_inst_i_147 ,
    \VGA_R_OBUF[3]_inst_i_147_0 ,
    \VGA_R_OBUF[3]_inst_i_147_1 ,
    \VGA_R_OBUF[3]_inst_i_147_2 ,
    \VGA_R_OBUF[3]_inst_i_148 ,
    \VGA_R_OBUF[3]_inst_i_148_0 ,
    \VGA_R_OBUF[3]_inst_i_148_1 ,
    \VGA_R_OBUF[3]_inst_i_148_2 ,
    \VGA_R_OBUF[3]_inst_i_149 ,
    \VGA_R_OBUF[3]_inst_i_149_0 ,
    \VGA_R_OBUF[3]_inst_i_149_1 ,
    \VGA_R_OBUF[3]_inst_i_149_2 ,
    \VGA_R_OBUF[3]_inst_i_150 ,
    \VGA_R_OBUF[3]_inst_i_150_0 ,
    \VGA_R_OBUF[3]_inst_i_150_1 ,
    \VGA_R_OBUF[3]_inst_i_150_2 ,
    \VGA_R_OBUF[3]_inst_i_143 ,
    \VGA_R_OBUF[3]_inst_i_143_0 ,
    \VGA_R_OBUF[3]_inst_i_143_1 ,
    \VGA_R_OBUF[3]_inst_i_143_2 ,
    \VGA_R_OBUF[3]_inst_i_144 ,
    \VGA_R_OBUF[3]_inst_i_144_0 ,
    \VGA_R_OBUF[3]_inst_i_144_1 ,
    \VGA_R_OBUF[3]_inst_i_144_2 ,
    \VGA_R_OBUF[3]_inst_i_145 ,
    \VGA_R_OBUF[3]_inst_i_145_0 ,
    \VGA_R_OBUF[3]_inst_i_145_1 ,
    \VGA_R_OBUF[3]_inst_i_145_2 ,
    \VGA_R_OBUF[3]_inst_i_146 ,
    \VGA_R_OBUF[3]_inst_i_146_0 ,
    \VGA_R_OBUF[3]_inst_i_146_1 ,
    \VGA_R_OBUF[3]_inst_i_146_2 ,
    \VGA_R_OBUF[3]_inst_i_139 ,
    \VGA_R_OBUF[3]_inst_i_139_0 ,
    \VGA_R_OBUF[3]_inst_i_139_1 ,
    \VGA_R_OBUF[3]_inst_i_139_2 ,
    \VGA_R_OBUF[3]_inst_i_140 ,
    \VGA_R_OBUF[3]_inst_i_140_0 ,
    \VGA_R_OBUF[3]_inst_i_140_1 ,
    \VGA_R_OBUF[3]_inst_i_140_2 ,
    \VGA_R_OBUF[3]_inst_i_141 ,
    \VGA_R_OBUF[3]_inst_i_141_0 ,
    \VGA_R_OBUF[3]_inst_i_141_1 ,
    \VGA_R_OBUF[3]_inst_i_141_2 ,
    \VGA_R_OBUF[3]_inst_i_142_3 ,
    \VGA_R_OBUF[3]_inst_i_142_4 ,
    \VGA_R_OBUF[3]_inst_i_142_5 ,
    \VGA_R_OBUF[3]_inst_i_142_6 ,
    \VGA_R_OBUF[3]_inst_i_52 ,
    \VGA_R_OBUF[3]_inst_i_52_0 ,
    \VGA_R_OBUF[3]_inst_i_52_1 ,
    \VGA_R_OBUF[3]_inst_i_57 ,
    \VGA_R_OBUF[3]_inst_i_52_2 ,
    \VGA_R_OBUF[3]_inst_i_57_0 ,
    \VGA_R_OBUF[3]_inst_i_57_1 ,
    \VGA_R_OBUF[3]_inst_i_57_2 ,
    \VGA_R_OBUF[3]_inst_i_58 ,
    \VGA_R_OBUF[3]_inst_i_58_0 ,
    \VGA_R_OBUF[3]_inst_i_58_1 ,
    \VGA_R_OBUF[3]_inst_i_58_2 ,
    \VGA_R_OBUF[3]_inst_i_55 ,
    \VGA_R_OBUF[3]_inst_i_55_0 ,
    \VGA_R_OBUF[3]_inst_i_55_1 ,
    \VGA_R_OBUF[3]_inst_i_55_2 ,
    \VGA_R_OBUF[3]_inst_i_56 ,
    \VGA_R_OBUF[3]_inst_i_56_0 ,
    \VGA_R_OBUF[3]_inst_i_56_1 ,
    \VGA_R_OBUF[3]_inst_i_56_2 ,
    \VGA_R_OBUF[3]_inst_i_53 ,
    \VGA_R_OBUF[3]_inst_i_53_0 ,
    \VGA_R_OBUF[3]_inst_i_53_1 ,
    \VGA_R_OBUF[3]_inst_i_53_2 ,
    \VGA_R_OBUF[3]_inst_i_54 ,
    \VGA_R_OBUF[3]_inst_i_54_0 ,
    \VGA_R_OBUF[3]_inst_i_54_1 ,
    \VGA_R_OBUF[3]_inst_i_54_2 ,
    \VGA_R_OBUF[3]_inst_i_51 ,
    \VGA_R_OBUF[3]_inst_i_51_0 ,
    \VGA_R_OBUF[3]_inst_i_51_1 ,
    \VGA_R_OBUF[3]_inst_i_51_2 ,
    \VGA_R_OBUF[3]_inst_i_52_3 ,
    \VGA_R_OBUF[3]_inst_i_52_4 ,
    \VGA_R_OBUF[3]_inst_i_52_5 ,
    \VGA_R_OBUF[3]_inst_i_52_6 ,
    \VGA_R_OBUF[3]_inst_i_22 ,
    \VGA_R_OBUF[3]_inst_i_22_0 ,
    \VGA_R_OBUF[3]_inst_i_22_1 ,
    \VGA_R_OBUF[3]_inst_i_22_2 ,
    \VGA_R_OBUF[3]_inst_i_23 ,
    \VGA_R_OBUF[3]_inst_i_23_0 ,
    \VGA_R_OBUF[3]_inst_i_23_1 ,
    \VGA_R_OBUF[3]_inst_i_23_2 ,
    \VGA_R_OBUF[3]_inst_i_24 ,
    \VGA_R_OBUF[3]_inst_i_24_0 ,
    \VGA_R_OBUF[3]_inst_i_24_1 ,
    \VGA_R_OBUF[3]_inst_i_24_2 ,
    CPU_RESETN_IBUF,
    ram_reg_0_63_0_2_i_28,
    sel0,
    ram_reg_0_63_0_2_i_28_0,
    ram_reg_18432_18495_0_2,
    y_line,
    B,
    ram_reg_18432_18495_0_2_0,
    ram_reg_18432_18495_0_2_1,
    x_line,
    O,
    ram_reg_64_127_0_2_i_2_11,
    ram_reg_64_127_0_2_i_2_12,
    ram_reg_64_127_0_2_i_2_13,
    ram_reg_64_127_0_2_i_2_14);
  output VGA_HS_OBUF;
  output reset0;
  output VGA_VS_OBUF;
  output ram_reg_64_127_0_2_i_2;
  output ram_reg_64_127_0_2_i_2_0;
  output ram_reg_64_127_0_2_i_2_1;
  output ram_reg_64_127_0_2_i_2_2;
  output ram_reg_64_127_0_2_i_2_3;
  output ram_reg_64_127_0_2_i_2_4;
  output ram_reg_64_127_0_2_i_2_5;
  output ram_reg_0_63_0_2_i_16;
  output ram_reg_0_63_0_2_i_16_0;
  output ram_reg_64_127_0_2_i_2_6;
  output ram_reg_0_63_0_2_i_16_1;
  output ram_reg_0_63_0_2_i_16_2;
  output ram_reg_0_63_0_2_i_13;
  output ram_reg_64_127_0_2_i_2_7;
  output ram_reg_64_127_0_2_i_2_8;
  output ram_reg_64_127_0_2_i_2_9;
  output ram_reg_0_63_0_2_i_16_3;
  output ram_reg_64_127_0_2_i_2_10;
  output ram_reg_0_63_0_2_i_16_4;
  output ram_reg_0_63_0_2_i_16_5;
  output ram_reg_0_63_0_2_i_16_6;
  output ram_reg_0_63_0_2_i_16_7;
  output ram_reg_0_63_0_2_i_16_8;
  output ram_reg_0_63_0_2_i_16_9;
  output ram_reg_0_63_0_2_i_16_10;
  output ram_reg_0_63_0_2_i_16_11;
  output ram_reg_0_63_0_2_i_16_12;
  output ram_reg_0_63_0_2_i_16_13;
  output ram_reg_0_63_0_2_i_16_14;
  output [1:0]S;
  output [0:0]qs_reg;
  output [2:0]qs_reg_0;
  output [0:0]VGA_B_OBUF;
  output [0:0]VGA_G_OBUF;
  output [0:0]VGA_R_OBUF;
  input CLK100MHZ_IBUF_BUFG;
  input [2:0]color_out;
  input \VGA_R_OBUF[3]_inst_i_103 ;
  input [8:0]ram_reg_7680_7743_0_2_i_1;
  input [4:0]ADDRD;
  input \VGA_R_OBUF[3]_inst_i_103_0 ;
  input \VGA_R_OBUF[3]_inst_i_103_1 ;
  input \VGA_R_OBUF[3]_inst_i_103_2 ;
  input \VGA_R_OBUF[3]_inst_i_104 ;
  input \VGA_R_OBUF[3]_inst_i_104_0 ;
  input \VGA_R_OBUF[3]_inst_i_104_1 ;
  input \VGA_R_OBUF[3]_inst_i_104_2 ;
  input \VGA_R_OBUF[3]_inst_i_105 ;
  input \VGA_R_OBUF[3]_inst_i_105_0 ;
  input \VGA_R_OBUF[3]_inst_i_105_1 ;
  input \VGA_R_OBUF[3]_inst_i_105_2 ;
  input \VGA_R_OBUF[3]_inst_i_106 ;
  input \VGA_R_OBUF[3]_inst_i_106_0 ;
  input \VGA_R_OBUF[3]_inst_i_106_1 ;
  input \VGA_R_OBUF[3]_inst_i_106_2 ;
  input \VGA_R_OBUF[3]_inst_i_99 ;
  input \VGA_R_OBUF[3]_inst_i_99_0 ;
  input \VGA_R_OBUF[3]_inst_i_99_1 ;
  input \VGA_R_OBUF[3]_inst_i_99_2 ;
  input \VGA_R_OBUF[3]_inst_i_100 ;
  input \VGA_R_OBUF[3]_inst_i_100_0 ;
  input \VGA_R_OBUF[3]_inst_i_100_1 ;
  input \VGA_R_OBUF[3]_inst_i_100_2 ;
  input \VGA_R_OBUF[3]_inst_i_101 ;
  input \VGA_R_OBUF[3]_inst_i_101_0 ;
  input \VGA_R_OBUF[3]_inst_i_101_1 ;
  input \VGA_R_OBUF[3]_inst_i_101_2 ;
  input \VGA_R_OBUF[3]_inst_i_102 ;
  input \VGA_R_OBUF[3]_inst_i_102_0 ;
  input \VGA_R_OBUF[3]_inst_i_102_1 ;
  input \VGA_R_OBUF[3]_inst_i_102_2 ;
  input \VGA_R_OBUF[3]_inst_i_95 ;
  input \VGA_R_OBUF[3]_inst_i_95_0 ;
  input \VGA_R_OBUF[3]_inst_i_95_1 ;
  input \VGA_R_OBUF[3]_inst_i_95_2 ;
  input \VGA_R_OBUF[3]_inst_i_96 ;
  input \VGA_R_OBUF[3]_inst_i_96_0 ;
  input \VGA_R_OBUF[3]_inst_i_96_1 ;
  input \VGA_R_OBUF[3]_inst_i_96_2 ;
  input \VGA_R_OBUF[3]_inst_i_97 ;
  input \VGA_R_OBUF[3]_inst_i_97_0 ;
  input \VGA_R_OBUF[3]_inst_i_97_1 ;
  input \VGA_R_OBUF[3]_inst_i_97_2 ;
  input \VGA_R_OBUF[3]_inst_i_98 ;
  input \VGA_R_OBUF[3]_inst_i_98_0 ;
  input \VGA_R_OBUF[3]_inst_i_98_1 ;
  input \VGA_R_OBUF[3]_inst_i_98_2 ;
  input \VGA_R_OBUF[3]_inst_i_91 ;
  input \VGA_R_OBUF[3]_inst_i_91_0 ;
  input \VGA_R_OBUF[3]_inst_i_91_1 ;
  input \VGA_R_OBUF[3]_inst_i_91_2 ;
  input \VGA_R_OBUF[3]_inst_i_92 ;
  input \VGA_R_OBUF[3]_inst_i_92_0 ;
  input \VGA_R_OBUF[3]_inst_i_92_1 ;
  input \VGA_R_OBUF[3]_inst_i_92_2 ;
  input \VGA_R_OBUF[3]_inst_i_93 ;
  input \VGA_R_OBUF[3]_inst_i_93_0 ;
  input \VGA_R_OBUF[3]_inst_i_93_1 ;
  input \VGA_R_OBUF[3]_inst_i_93_2 ;
  input \VGA_R_OBUF[3]_inst_i_94 ;
  input \VGA_R_OBUF[3]_inst_i_94_0 ;
  input \VGA_R_OBUF[3]_inst_i_94_1 ;
  input \VGA_R_OBUF[3]_inst_i_94_2 ;
  input \VGA_R_OBUF[3]_inst_i_110 ;
  input \VGA_R_OBUF[3]_inst_i_110_0 ;
  input \VGA_R_OBUF[3]_inst_i_110_1 ;
  input \VGA_R_OBUF[3]_inst_i_119 ;
  input [4:0]\VGA_R_OBUF[3]_inst_i_110_2 ;
  input \VGA_R_OBUF[3]_inst_i_119_0 ;
  input \VGA_R_OBUF[3]_inst_i_119_1 ;
  input \VGA_R_OBUF[3]_inst_i_119_2 ;
  input \VGA_R_OBUF[3]_inst_i_120 ;
  input \VGA_R_OBUF[3]_inst_i_120_0 ;
  input \VGA_R_OBUF[3]_inst_i_120_1 ;
  input \VGA_R_OBUF[3]_inst_i_120_2 ;
  input \VGA_R_OBUF[3]_inst_i_121 ;
  input \VGA_R_OBUF[3]_inst_i_121_0 ;
  input \VGA_R_OBUF[3]_inst_i_121_1 ;
  input \VGA_R_OBUF[3]_inst_i_121_2 ;
  input \VGA_R_OBUF[3]_inst_i_122 ;
  input \VGA_R_OBUF[3]_inst_i_122_0 ;
  input \VGA_R_OBUF[3]_inst_i_122_1 ;
  input \VGA_R_OBUF[3]_inst_i_122_2 ;
  input \VGA_R_OBUF[3]_inst_i_115 ;
  input \VGA_R_OBUF[3]_inst_i_115_0 ;
  input \VGA_R_OBUF[3]_inst_i_115_1 ;
  input \VGA_R_OBUF[3]_inst_i_115_2 ;
  input \VGA_R_OBUF[3]_inst_i_116 ;
  input \VGA_R_OBUF[3]_inst_i_116_0 ;
  input \VGA_R_OBUF[3]_inst_i_116_1 ;
  input \VGA_R_OBUF[3]_inst_i_116_2 ;
  input \VGA_R_OBUF[3]_inst_i_117 ;
  input \VGA_R_OBUF[3]_inst_i_117_0 ;
  input \VGA_R_OBUF[3]_inst_i_117_1 ;
  input \VGA_R_OBUF[3]_inst_i_117_2 ;
  input \VGA_R_OBUF[3]_inst_i_118 ;
  input \VGA_R_OBUF[3]_inst_i_118_0 ;
  input \VGA_R_OBUF[3]_inst_i_118_1 ;
  input \VGA_R_OBUF[3]_inst_i_118_2 ;
  input \VGA_R_OBUF[3]_inst_i_111 ;
  input \VGA_R_OBUF[3]_inst_i_111_0 ;
  input \VGA_R_OBUF[3]_inst_i_111_1 ;
  input \VGA_R_OBUF[3]_inst_i_111_2 ;
  input \VGA_R_OBUF[3]_inst_i_112 ;
  input \VGA_R_OBUF[3]_inst_i_112_0 ;
  input \VGA_R_OBUF[3]_inst_i_112_1 ;
  input \VGA_R_OBUF[3]_inst_i_112_2 ;
  input \VGA_R_OBUF[3]_inst_i_113 ;
  input \VGA_R_OBUF[3]_inst_i_113_0 ;
  input \VGA_R_OBUF[3]_inst_i_113_1 ;
  input \VGA_R_OBUF[3]_inst_i_113_2 ;
  input \VGA_R_OBUF[3]_inst_i_114 ;
  input \VGA_R_OBUF[3]_inst_i_114_0 ;
  input \VGA_R_OBUF[3]_inst_i_114_1 ;
  input \VGA_R_OBUF[3]_inst_i_114_2 ;
  input \VGA_R_OBUF[3]_inst_i_107 ;
  input \VGA_R_OBUF[3]_inst_i_107_0 ;
  input \VGA_R_OBUF[3]_inst_i_107_1 ;
  input \VGA_R_OBUF[3]_inst_i_107_2 ;
  input \VGA_R_OBUF[3]_inst_i_108 ;
  input \VGA_R_OBUF[3]_inst_i_108_0 ;
  input \VGA_R_OBUF[3]_inst_i_108_1 ;
  input \VGA_R_OBUF[3]_inst_i_108_2 ;
  input \VGA_R_OBUF[3]_inst_i_109 ;
  input \VGA_R_OBUF[3]_inst_i_109_0 ;
  input \VGA_R_OBUF[3]_inst_i_109_1 ;
  input \VGA_R_OBUF[3]_inst_i_109_2 ;
  input \VGA_R_OBUF[3]_inst_i_110_3 ;
  input \VGA_R_OBUF[3]_inst_i_110_4 ;
  input \VGA_R_OBUF[3]_inst_i_110_5 ;
  input \VGA_R_OBUF[3]_inst_i_110_6 ;
  input \VGA_R_OBUF[3]_inst_i_126 ;
  input \VGA_R_OBUF[3]_inst_i_126_0 ;
  input \VGA_R_OBUF[3]_inst_i_126_1 ;
  input \VGA_R_OBUF[3]_inst_i_135 ;
  input [4:0]\VGA_R_OBUF[3]_inst_i_126_2 ;
  input \VGA_R_OBUF[3]_inst_i_135_0 ;
  input \VGA_R_OBUF[3]_inst_i_135_1 ;
  input \VGA_R_OBUF[3]_inst_i_135_2 ;
  input \VGA_R_OBUF[3]_inst_i_136 ;
  input \VGA_R_OBUF[3]_inst_i_136_0 ;
  input \VGA_R_OBUF[3]_inst_i_136_1 ;
  input \VGA_R_OBUF[3]_inst_i_136_2 ;
  input \VGA_R_OBUF[3]_inst_i_137 ;
  input \VGA_R_OBUF[3]_inst_i_137_0 ;
  input \VGA_R_OBUF[3]_inst_i_137_1 ;
  input \VGA_R_OBUF[3]_inst_i_137_2 ;
  input \VGA_R_OBUF[3]_inst_i_138 ;
  input \VGA_R_OBUF[3]_inst_i_138_0 ;
  input \VGA_R_OBUF[3]_inst_i_138_1 ;
  input \VGA_R_OBUF[3]_inst_i_138_2 ;
  input \VGA_R_OBUF[3]_inst_i_131 ;
  input \VGA_R_OBUF[3]_inst_i_131_0 ;
  input \VGA_R_OBUF[3]_inst_i_131_1 ;
  input \VGA_R_OBUF[3]_inst_i_131_2 ;
  input \VGA_R_OBUF[3]_inst_i_132 ;
  input \VGA_R_OBUF[3]_inst_i_132_0 ;
  input \VGA_R_OBUF[3]_inst_i_132_1 ;
  input \VGA_R_OBUF[3]_inst_i_132_2 ;
  input \VGA_R_OBUF[3]_inst_i_133 ;
  input \VGA_R_OBUF[3]_inst_i_133_0 ;
  input \VGA_R_OBUF[3]_inst_i_133_1 ;
  input \VGA_R_OBUF[3]_inst_i_133_2 ;
  input \VGA_R_OBUF[3]_inst_i_134 ;
  input \VGA_R_OBUF[3]_inst_i_134_0 ;
  input \VGA_R_OBUF[3]_inst_i_134_1 ;
  input \VGA_R_OBUF[3]_inst_i_134_2 ;
  input \VGA_R_OBUF[3]_inst_i_127 ;
  input \VGA_R_OBUF[3]_inst_i_127_0 ;
  input \VGA_R_OBUF[3]_inst_i_127_1 ;
  input \VGA_R_OBUF[3]_inst_i_127_2 ;
  input \VGA_R_OBUF[3]_inst_i_128 ;
  input \VGA_R_OBUF[3]_inst_i_128_0 ;
  input \VGA_R_OBUF[3]_inst_i_128_1 ;
  input \VGA_R_OBUF[3]_inst_i_128_2 ;
  input \VGA_R_OBUF[3]_inst_i_129 ;
  input \VGA_R_OBUF[3]_inst_i_129_0 ;
  input \VGA_R_OBUF[3]_inst_i_129_1 ;
  input \VGA_R_OBUF[3]_inst_i_129_2 ;
  input \VGA_R_OBUF[3]_inst_i_130 ;
  input \VGA_R_OBUF[3]_inst_i_130_0 ;
  input \VGA_R_OBUF[3]_inst_i_130_1 ;
  input \VGA_R_OBUF[3]_inst_i_130_2 ;
  input \VGA_R_OBUF[3]_inst_i_123 ;
  input \VGA_R_OBUF[3]_inst_i_123_0 ;
  input \VGA_R_OBUF[3]_inst_i_123_1 ;
  input \VGA_R_OBUF[3]_inst_i_123_2 ;
  input \VGA_R_OBUF[3]_inst_i_124 ;
  input \VGA_R_OBUF[3]_inst_i_124_0 ;
  input \VGA_R_OBUF[3]_inst_i_124_1 ;
  input \VGA_R_OBUF[3]_inst_i_124_2 ;
  input \VGA_R_OBUF[3]_inst_i_125 ;
  input \VGA_R_OBUF[3]_inst_i_125_0 ;
  input \VGA_R_OBUF[3]_inst_i_125_1 ;
  input \VGA_R_OBUF[3]_inst_i_125_2 ;
  input \VGA_R_OBUF[3]_inst_i_126_3 ;
  input \VGA_R_OBUF[3]_inst_i_126_4 ;
  input \VGA_R_OBUF[3]_inst_i_126_5 ;
  input \VGA_R_OBUF[3]_inst_i_126_6 ;
  input \VGA_R_OBUF[3]_inst_i_142 ;
  input \VGA_R_OBUF[3]_inst_i_142_0 ;
  input \VGA_R_OBUF[3]_inst_i_142_1 ;
  input \VGA_R_OBUF[3]_inst_i_151 ;
  input [4:0]\VGA_R_OBUF[3]_inst_i_142_2 ;
  input \VGA_R_OBUF[3]_inst_i_151_0 ;
  input \VGA_R_OBUF[3]_inst_i_151_1 ;
  input \VGA_R_OBUF[3]_inst_i_151_2 ;
  input \VGA_R_OBUF[3]_inst_i_152 ;
  input \VGA_R_OBUF[3]_inst_i_152_0 ;
  input \VGA_R_OBUF[3]_inst_i_152_1 ;
  input \VGA_R_OBUF[3]_inst_i_152_2 ;
  input \VGA_R_OBUF[3]_inst_i_153 ;
  input \VGA_R_OBUF[3]_inst_i_153_0 ;
  input \VGA_R_OBUF[3]_inst_i_153_1 ;
  input \VGA_R_OBUF[3]_inst_i_153_2 ;
  input \VGA_R_OBUF[3]_inst_i_154 ;
  input \VGA_R_OBUF[3]_inst_i_154_0 ;
  input \VGA_R_OBUF[3]_inst_i_154_1 ;
  input \VGA_R_OBUF[3]_inst_i_154_2 ;
  input \VGA_R_OBUF[3]_inst_i_147 ;
  input \VGA_R_OBUF[3]_inst_i_147_0 ;
  input \VGA_R_OBUF[3]_inst_i_147_1 ;
  input \VGA_R_OBUF[3]_inst_i_147_2 ;
  input \VGA_R_OBUF[3]_inst_i_148 ;
  input \VGA_R_OBUF[3]_inst_i_148_0 ;
  input \VGA_R_OBUF[3]_inst_i_148_1 ;
  input \VGA_R_OBUF[3]_inst_i_148_2 ;
  input \VGA_R_OBUF[3]_inst_i_149 ;
  input \VGA_R_OBUF[3]_inst_i_149_0 ;
  input \VGA_R_OBUF[3]_inst_i_149_1 ;
  input \VGA_R_OBUF[3]_inst_i_149_2 ;
  input \VGA_R_OBUF[3]_inst_i_150 ;
  input \VGA_R_OBUF[3]_inst_i_150_0 ;
  input \VGA_R_OBUF[3]_inst_i_150_1 ;
  input \VGA_R_OBUF[3]_inst_i_150_2 ;
  input \VGA_R_OBUF[3]_inst_i_143 ;
  input \VGA_R_OBUF[3]_inst_i_143_0 ;
  input \VGA_R_OBUF[3]_inst_i_143_1 ;
  input \VGA_R_OBUF[3]_inst_i_143_2 ;
  input \VGA_R_OBUF[3]_inst_i_144 ;
  input \VGA_R_OBUF[3]_inst_i_144_0 ;
  input \VGA_R_OBUF[3]_inst_i_144_1 ;
  input \VGA_R_OBUF[3]_inst_i_144_2 ;
  input \VGA_R_OBUF[3]_inst_i_145 ;
  input \VGA_R_OBUF[3]_inst_i_145_0 ;
  input \VGA_R_OBUF[3]_inst_i_145_1 ;
  input \VGA_R_OBUF[3]_inst_i_145_2 ;
  input \VGA_R_OBUF[3]_inst_i_146 ;
  input \VGA_R_OBUF[3]_inst_i_146_0 ;
  input \VGA_R_OBUF[3]_inst_i_146_1 ;
  input \VGA_R_OBUF[3]_inst_i_146_2 ;
  input \VGA_R_OBUF[3]_inst_i_139 ;
  input \VGA_R_OBUF[3]_inst_i_139_0 ;
  input \VGA_R_OBUF[3]_inst_i_139_1 ;
  input \VGA_R_OBUF[3]_inst_i_139_2 ;
  input \VGA_R_OBUF[3]_inst_i_140 ;
  input \VGA_R_OBUF[3]_inst_i_140_0 ;
  input \VGA_R_OBUF[3]_inst_i_140_1 ;
  input \VGA_R_OBUF[3]_inst_i_140_2 ;
  input \VGA_R_OBUF[3]_inst_i_141 ;
  input \VGA_R_OBUF[3]_inst_i_141_0 ;
  input \VGA_R_OBUF[3]_inst_i_141_1 ;
  input \VGA_R_OBUF[3]_inst_i_141_2 ;
  input \VGA_R_OBUF[3]_inst_i_142_3 ;
  input \VGA_R_OBUF[3]_inst_i_142_4 ;
  input \VGA_R_OBUF[3]_inst_i_142_5 ;
  input \VGA_R_OBUF[3]_inst_i_142_6 ;
  input \VGA_R_OBUF[3]_inst_i_52 ;
  input \VGA_R_OBUF[3]_inst_i_52_0 ;
  input \VGA_R_OBUF[3]_inst_i_52_1 ;
  input \VGA_R_OBUF[3]_inst_i_57 ;
  input [4:0]\VGA_R_OBUF[3]_inst_i_52_2 ;
  input \VGA_R_OBUF[3]_inst_i_57_0 ;
  input \VGA_R_OBUF[3]_inst_i_57_1 ;
  input \VGA_R_OBUF[3]_inst_i_57_2 ;
  input \VGA_R_OBUF[3]_inst_i_58 ;
  input \VGA_R_OBUF[3]_inst_i_58_0 ;
  input \VGA_R_OBUF[3]_inst_i_58_1 ;
  input \VGA_R_OBUF[3]_inst_i_58_2 ;
  input \VGA_R_OBUF[3]_inst_i_55 ;
  input \VGA_R_OBUF[3]_inst_i_55_0 ;
  input \VGA_R_OBUF[3]_inst_i_55_1 ;
  input \VGA_R_OBUF[3]_inst_i_55_2 ;
  input \VGA_R_OBUF[3]_inst_i_56 ;
  input \VGA_R_OBUF[3]_inst_i_56_0 ;
  input \VGA_R_OBUF[3]_inst_i_56_1 ;
  input \VGA_R_OBUF[3]_inst_i_56_2 ;
  input \VGA_R_OBUF[3]_inst_i_53 ;
  input \VGA_R_OBUF[3]_inst_i_53_0 ;
  input \VGA_R_OBUF[3]_inst_i_53_1 ;
  input \VGA_R_OBUF[3]_inst_i_53_2 ;
  input \VGA_R_OBUF[3]_inst_i_54 ;
  input \VGA_R_OBUF[3]_inst_i_54_0 ;
  input \VGA_R_OBUF[3]_inst_i_54_1 ;
  input \VGA_R_OBUF[3]_inst_i_54_2 ;
  input \VGA_R_OBUF[3]_inst_i_51 ;
  input \VGA_R_OBUF[3]_inst_i_51_0 ;
  input \VGA_R_OBUF[3]_inst_i_51_1 ;
  input \VGA_R_OBUF[3]_inst_i_51_2 ;
  input \VGA_R_OBUF[3]_inst_i_52_3 ;
  input \VGA_R_OBUF[3]_inst_i_52_4 ;
  input \VGA_R_OBUF[3]_inst_i_52_5 ;
  input \VGA_R_OBUF[3]_inst_i_52_6 ;
  input \VGA_R_OBUF[3]_inst_i_22 ;
  input \VGA_R_OBUF[3]_inst_i_22_0 ;
  input \VGA_R_OBUF[3]_inst_i_22_1 ;
  input \VGA_R_OBUF[3]_inst_i_22_2 ;
  input \VGA_R_OBUF[3]_inst_i_23 ;
  input \VGA_R_OBUF[3]_inst_i_23_0 ;
  input \VGA_R_OBUF[3]_inst_i_23_1 ;
  input \VGA_R_OBUF[3]_inst_i_23_2 ;
  input \VGA_R_OBUF[3]_inst_i_24 ;
  input \VGA_R_OBUF[3]_inst_i_24_0 ;
  input \VGA_R_OBUF[3]_inst_i_24_1 ;
  input \VGA_R_OBUF[3]_inst_i_24_2 ;
  input CPU_RESETN_IBUF;
  input [0:0]ram_reg_0_63_0_2_i_28;
  input [0:0]sel0;
  input [0:0]ram_reg_0_63_0_2_i_28_0;
  input ram_reg_18432_18495_0_2;
  input [0:0]y_line;
  input [4:0]B;
  input ram_reg_18432_18495_0_2_0;
  input ram_reg_18432_18495_0_2_1;
  input [2:0]x_line;
  input [1:0]O;
  input ram_reg_64_127_0_2_i_2_11;
  input ram_reg_64_127_0_2_i_2_12;
  input ram_reg_64_127_0_2_i_2_13;
  input ram_reg_64_127_0_2_i_2_14;

  wire [4:0]ADDRD;
  wire [4:0]B;
  wire CLK100MHZ_IBUF_BUFG;
  wire CPU_RESETN_IBUF;
  wire [1:0]O;
  wire [1:0]S;
  wire [0:0]VGA_B_OBUF;
  wire [0:0]VGA_G_OBUF;
  wire VGA_HS_OBUF;
  wire [0:0]VGA_R_OBUF;
  wire \VGA_R_OBUF[3]_inst_i_100 ;
  wire \VGA_R_OBUF[3]_inst_i_100_0 ;
  wire \VGA_R_OBUF[3]_inst_i_100_1 ;
  wire \VGA_R_OBUF[3]_inst_i_100_2 ;
  wire \VGA_R_OBUF[3]_inst_i_101 ;
  wire \VGA_R_OBUF[3]_inst_i_101_0 ;
  wire \VGA_R_OBUF[3]_inst_i_101_1 ;
  wire \VGA_R_OBUF[3]_inst_i_101_2 ;
  wire \VGA_R_OBUF[3]_inst_i_102 ;
  wire \VGA_R_OBUF[3]_inst_i_102_0 ;
  wire \VGA_R_OBUF[3]_inst_i_102_1 ;
  wire \VGA_R_OBUF[3]_inst_i_102_2 ;
  wire \VGA_R_OBUF[3]_inst_i_103 ;
  wire \VGA_R_OBUF[3]_inst_i_103_0 ;
  wire \VGA_R_OBUF[3]_inst_i_103_1 ;
  wire \VGA_R_OBUF[3]_inst_i_103_2 ;
  wire \VGA_R_OBUF[3]_inst_i_104 ;
  wire \VGA_R_OBUF[3]_inst_i_104_0 ;
  wire \VGA_R_OBUF[3]_inst_i_104_1 ;
  wire \VGA_R_OBUF[3]_inst_i_104_2 ;
  wire \VGA_R_OBUF[3]_inst_i_105 ;
  wire \VGA_R_OBUF[3]_inst_i_105_0 ;
  wire \VGA_R_OBUF[3]_inst_i_105_1 ;
  wire \VGA_R_OBUF[3]_inst_i_105_2 ;
  wire \VGA_R_OBUF[3]_inst_i_106 ;
  wire \VGA_R_OBUF[3]_inst_i_106_0 ;
  wire \VGA_R_OBUF[3]_inst_i_106_1 ;
  wire \VGA_R_OBUF[3]_inst_i_106_2 ;
  wire \VGA_R_OBUF[3]_inst_i_107 ;
  wire \VGA_R_OBUF[3]_inst_i_107_0 ;
  wire \VGA_R_OBUF[3]_inst_i_107_1 ;
  wire \VGA_R_OBUF[3]_inst_i_107_2 ;
  wire \VGA_R_OBUF[3]_inst_i_108 ;
  wire \VGA_R_OBUF[3]_inst_i_108_0 ;
  wire \VGA_R_OBUF[3]_inst_i_108_1 ;
  wire \VGA_R_OBUF[3]_inst_i_108_2 ;
  wire \VGA_R_OBUF[3]_inst_i_109 ;
  wire \VGA_R_OBUF[3]_inst_i_109_0 ;
  wire \VGA_R_OBUF[3]_inst_i_109_1 ;
  wire \VGA_R_OBUF[3]_inst_i_109_2 ;
  wire \VGA_R_OBUF[3]_inst_i_110 ;
  wire \VGA_R_OBUF[3]_inst_i_110_0 ;
  wire \VGA_R_OBUF[3]_inst_i_110_1 ;
  wire [4:0]\VGA_R_OBUF[3]_inst_i_110_2 ;
  wire \VGA_R_OBUF[3]_inst_i_110_3 ;
  wire \VGA_R_OBUF[3]_inst_i_110_4 ;
  wire \VGA_R_OBUF[3]_inst_i_110_5 ;
  wire \VGA_R_OBUF[3]_inst_i_110_6 ;
  wire \VGA_R_OBUF[3]_inst_i_111 ;
  wire \VGA_R_OBUF[3]_inst_i_111_0 ;
  wire \VGA_R_OBUF[3]_inst_i_111_1 ;
  wire \VGA_R_OBUF[3]_inst_i_111_2 ;
  wire \VGA_R_OBUF[3]_inst_i_112 ;
  wire \VGA_R_OBUF[3]_inst_i_112_0 ;
  wire \VGA_R_OBUF[3]_inst_i_112_1 ;
  wire \VGA_R_OBUF[3]_inst_i_112_2 ;
  wire \VGA_R_OBUF[3]_inst_i_113 ;
  wire \VGA_R_OBUF[3]_inst_i_113_0 ;
  wire \VGA_R_OBUF[3]_inst_i_113_1 ;
  wire \VGA_R_OBUF[3]_inst_i_113_2 ;
  wire \VGA_R_OBUF[3]_inst_i_114 ;
  wire \VGA_R_OBUF[3]_inst_i_114_0 ;
  wire \VGA_R_OBUF[3]_inst_i_114_1 ;
  wire \VGA_R_OBUF[3]_inst_i_114_2 ;
  wire \VGA_R_OBUF[3]_inst_i_115 ;
  wire \VGA_R_OBUF[3]_inst_i_115_0 ;
  wire \VGA_R_OBUF[3]_inst_i_115_1 ;
  wire \VGA_R_OBUF[3]_inst_i_115_2 ;
  wire \VGA_R_OBUF[3]_inst_i_116 ;
  wire \VGA_R_OBUF[3]_inst_i_116_0 ;
  wire \VGA_R_OBUF[3]_inst_i_116_1 ;
  wire \VGA_R_OBUF[3]_inst_i_116_2 ;
  wire \VGA_R_OBUF[3]_inst_i_117 ;
  wire \VGA_R_OBUF[3]_inst_i_117_0 ;
  wire \VGA_R_OBUF[3]_inst_i_117_1 ;
  wire \VGA_R_OBUF[3]_inst_i_117_2 ;
  wire \VGA_R_OBUF[3]_inst_i_118 ;
  wire \VGA_R_OBUF[3]_inst_i_118_0 ;
  wire \VGA_R_OBUF[3]_inst_i_118_1 ;
  wire \VGA_R_OBUF[3]_inst_i_118_2 ;
  wire \VGA_R_OBUF[3]_inst_i_119 ;
  wire \VGA_R_OBUF[3]_inst_i_119_0 ;
  wire \VGA_R_OBUF[3]_inst_i_119_1 ;
  wire \VGA_R_OBUF[3]_inst_i_119_2 ;
  wire \VGA_R_OBUF[3]_inst_i_120 ;
  wire \VGA_R_OBUF[3]_inst_i_120_0 ;
  wire \VGA_R_OBUF[3]_inst_i_120_1 ;
  wire \VGA_R_OBUF[3]_inst_i_120_2 ;
  wire \VGA_R_OBUF[3]_inst_i_121 ;
  wire \VGA_R_OBUF[3]_inst_i_121_0 ;
  wire \VGA_R_OBUF[3]_inst_i_121_1 ;
  wire \VGA_R_OBUF[3]_inst_i_121_2 ;
  wire \VGA_R_OBUF[3]_inst_i_122 ;
  wire \VGA_R_OBUF[3]_inst_i_122_0 ;
  wire \VGA_R_OBUF[3]_inst_i_122_1 ;
  wire \VGA_R_OBUF[3]_inst_i_122_2 ;
  wire \VGA_R_OBUF[3]_inst_i_123 ;
  wire \VGA_R_OBUF[3]_inst_i_123_0 ;
  wire \VGA_R_OBUF[3]_inst_i_123_1 ;
  wire \VGA_R_OBUF[3]_inst_i_123_2 ;
  wire \VGA_R_OBUF[3]_inst_i_124 ;
  wire \VGA_R_OBUF[3]_inst_i_124_0 ;
  wire \VGA_R_OBUF[3]_inst_i_124_1 ;
  wire \VGA_R_OBUF[3]_inst_i_124_2 ;
  wire \VGA_R_OBUF[3]_inst_i_125 ;
  wire \VGA_R_OBUF[3]_inst_i_125_0 ;
  wire \VGA_R_OBUF[3]_inst_i_125_1 ;
  wire \VGA_R_OBUF[3]_inst_i_125_2 ;
  wire \VGA_R_OBUF[3]_inst_i_126 ;
  wire \VGA_R_OBUF[3]_inst_i_126_0 ;
  wire \VGA_R_OBUF[3]_inst_i_126_1 ;
  wire [4:0]\VGA_R_OBUF[3]_inst_i_126_2 ;
  wire \VGA_R_OBUF[3]_inst_i_126_3 ;
  wire \VGA_R_OBUF[3]_inst_i_126_4 ;
  wire \VGA_R_OBUF[3]_inst_i_126_5 ;
  wire \VGA_R_OBUF[3]_inst_i_126_6 ;
  wire \VGA_R_OBUF[3]_inst_i_127 ;
  wire \VGA_R_OBUF[3]_inst_i_127_0 ;
  wire \VGA_R_OBUF[3]_inst_i_127_1 ;
  wire \VGA_R_OBUF[3]_inst_i_127_2 ;
  wire \VGA_R_OBUF[3]_inst_i_128 ;
  wire \VGA_R_OBUF[3]_inst_i_128_0 ;
  wire \VGA_R_OBUF[3]_inst_i_128_1 ;
  wire \VGA_R_OBUF[3]_inst_i_128_2 ;
  wire \VGA_R_OBUF[3]_inst_i_129 ;
  wire \VGA_R_OBUF[3]_inst_i_129_0 ;
  wire \VGA_R_OBUF[3]_inst_i_129_1 ;
  wire \VGA_R_OBUF[3]_inst_i_129_2 ;
  wire \VGA_R_OBUF[3]_inst_i_130 ;
  wire \VGA_R_OBUF[3]_inst_i_130_0 ;
  wire \VGA_R_OBUF[3]_inst_i_130_1 ;
  wire \VGA_R_OBUF[3]_inst_i_130_2 ;
  wire \VGA_R_OBUF[3]_inst_i_131 ;
  wire \VGA_R_OBUF[3]_inst_i_131_0 ;
  wire \VGA_R_OBUF[3]_inst_i_131_1 ;
  wire \VGA_R_OBUF[3]_inst_i_131_2 ;
  wire \VGA_R_OBUF[3]_inst_i_132 ;
  wire \VGA_R_OBUF[3]_inst_i_132_0 ;
  wire \VGA_R_OBUF[3]_inst_i_132_1 ;
  wire \VGA_R_OBUF[3]_inst_i_132_2 ;
  wire \VGA_R_OBUF[3]_inst_i_133 ;
  wire \VGA_R_OBUF[3]_inst_i_133_0 ;
  wire \VGA_R_OBUF[3]_inst_i_133_1 ;
  wire \VGA_R_OBUF[3]_inst_i_133_2 ;
  wire \VGA_R_OBUF[3]_inst_i_134 ;
  wire \VGA_R_OBUF[3]_inst_i_134_0 ;
  wire \VGA_R_OBUF[3]_inst_i_134_1 ;
  wire \VGA_R_OBUF[3]_inst_i_134_2 ;
  wire \VGA_R_OBUF[3]_inst_i_135 ;
  wire \VGA_R_OBUF[3]_inst_i_135_0 ;
  wire \VGA_R_OBUF[3]_inst_i_135_1 ;
  wire \VGA_R_OBUF[3]_inst_i_135_2 ;
  wire \VGA_R_OBUF[3]_inst_i_136 ;
  wire \VGA_R_OBUF[3]_inst_i_136_0 ;
  wire \VGA_R_OBUF[3]_inst_i_136_1 ;
  wire \VGA_R_OBUF[3]_inst_i_136_2 ;
  wire \VGA_R_OBUF[3]_inst_i_137 ;
  wire \VGA_R_OBUF[3]_inst_i_137_0 ;
  wire \VGA_R_OBUF[3]_inst_i_137_1 ;
  wire \VGA_R_OBUF[3]_inst_i_137_2 ;
  wire \VGA_R_OBUF[3]_inst_i_138 ;
  wire \VGA_R_OBUF[3]_inst_i_138_0 ;
  wire \VGA_R_OBUF[3]_inst_i_138_1 ;
  wire \VGA_R_OBUF[3]_inst_i_138_2 ;
  wire \VGA_R_OBUF[3]_inst_i_139 ;
  wire \VGA_R_OBUF[3]_inst_i_139_0 ;
  wire \VGA_R_OBUF[3]_inst_i_139_1 ;
  wire \VGA_R_OBUF[3]_inst_i_139_2 ;
  wire \VGA_R_OBUF[3]_inst_i_140 ;
  wire \VGA_R_OBUF[3]_inst_i_140_0 ;
  wire \VGA_R_OBUF[3]_inst_i_140_1 ;
  wire \VGA_R_OBUF[3]_inst_i_140_2 ;
  wire \VGA_R_OBUF[3]_inst_i_141 ;
  wire \VGA_R_OBUF[3]_inst_i_141_0 ;
  wire \VGA_R_OBUF[3]_inst_i_141_1 ;
  wire \VGA_R_OBUF[3]_inst_i_141_2 ;
  wire \VGA_R_OBUF[3]_inst_i_142 ;
  wire \VGA_R_OBUF[3]_inst_i_142_0 ;
  wire \VGA_R_OBUF[3]_inst_i_142_1 ;
  wire [4:0]\VGA_R_OBUF[3]_inst_i_142_2 ;
  wire \VGA_R_OBUF[3]_inst_i_142_3 ;
  wire \VGA_R_OBUF[3]_inst_i_142_4 ;
  wire \VGA_R_OBUF[3]_inst_i_142_5 ;
  wire \VGA_R_OBUF[3]_inst_i_142_6 ;
  wire \VGA_R_OBUF[3]_inst_i_143 ;
  wire \VGA_R_OBUF[3]_inst_i_143_0 ;
  wire \VGA_R_OBUF[3]_inst_i_143_1 ;
  wire \VGA_R_OBUF[3]_inst_i_143_2 ;
  wire \VGA_R_OBUF[3]_inst_i_144 ;
  wire \VGA_R_OBUF[3]_inst_i_144_0 ;
  wire \VGA_R_OBUF[3]_inst_i_144_1 ;
  wire \VGA_R_OBUF[3]_inst_i_144_2 ;
  wire \VGA_R_OBUF[3]_inst_i_145 ;
  wire \VGA_R_OBUF[3]_inst_i_145_0 ;
  wire \VGA_R_OBUF[3]_inst_i_145_1 ;
  wire \VGA_R_OBUF[3]_inst_i_145_2 ;
  wire \VGA_R_OBUF[3]_inst_i_146 ;
  wire \VGA_R_OBUF[3]_inst_i_146_0 ;
  wire \VGA_R_OBUF[3]_inst_i_146_1 ;
  wire \VGA_R_OBUF[3]_inst_i_146_2 ;
  wire \VGA_R_OBUF[3]_inst_i_147 ;
  wire \VGA_R_OBUF[3]_inst_i_147_0 ;
  wire \VGA_R_OBUF[3]_inst_i_147_1 ;
  wire \VGA_R_OBUF[3]_inst_i_147_2 ;
  wire \VGA_R_OBUF[3]_inst_i_148 ;
  wire \VGA_R_OBUF[3]_inst_i_148_0 ;
  wire \VGA_R_OBUF[3]_inst_i_148_1 ;
  wire \VGA_R_OBUF[3]_inst_i_148_2 ;
  wire \VGA_R_OBUF[3]_inst_i_149 ;
  wire \VGA_R_OBUF[3]_inst_i_149_0 ;
  wire \VGA_R_OBUF[3]_inst_i_149_1 ;
  wire \VGA_R_OBUF[3]_inst_i_149_2 ;
  wire \VGA_R_OBUF[3]_inst_i_150 ;
  wire \VGA_R_OBUF[3]_inst_i_150_0 ;
  wire \VGA_R_OBUF[3]_inst_i_150_1 ;
  wire \VGA_R_OBUF[3]_inst_i_150_2 ;
  wire \VGA_R_OBUF[3]_inst_i_151 ;
  wire \VGA_R_OBUF[3]_inst_i_151_0 ;
  wire \VGA_R_OBUF[3]_inst_i_151_1 ;
  wire \VGA_R_OBUF[3]_inst_i_151_2 ;
  wire \VGA_R_OBUF[3]_inst_i_152 ;
  wire \VGA_R_OBUF[3]_inst_i_152_0 ;
  wire \VGA_R_OBUF[3]_inst_i_152_1 ;
  wire \VGA_R_OBUF[3]_inst_i_152_2 ;
  wire \VGA_R_OBUF[3]_inst_i_153 ;
  wire \VGA_R_OBUF[3]_inst_i_153_0 ;
  wire \VGA_R_OBUF[3]_inst_i_153_1 ;
  wire \VGA_R_OBUF[3]_inst_i_153_2 ;
  wire \VGA_R_OBUF[3]_inst_i_154 ;
  wire \VGA_R_OBUF[3]_inst_i_154_0 ;
  wire \VGA_R_OBUF[3]_inst_i_154_1 ;
  wire \VGA_R_OBUF[3]_inst_i_154_2 ;
  wire \VGA_R_OBUF[3]_inst_i_20_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_21_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_22 ;
  wire \VGA_R_OBUF[3]_inst_i_22_0 ;
  wire \VGA_R_OBUF[3]_inst_i_22_1 ;
  wire \VGA_R_OBUF[3]_inst_i_22_2 ;
  wire \VGA_R_OBUF[3]_inst_i_23 ;
  wire \VGA_R_OBUF[3]_inst_i_23_0 ;
  wire \VGA_R_OBUF[3]_inst_i_23_1 ;
  wire \VGA_R_OBUF[3]_inst_i_23_2 ;
  wire \VGA_R_OBUF[3]_inst_i_24 ;
  wire \VGA_R_OBUF[3]_inst_i_24_0 ;
  wire \VGA_R_OBUF[3]_inst_i_24_1 ;
  wire \VGA_R_OBUF[3]_inst_i_24_2 ;
  wire \VGA_R_OBUF[3]_inst_i_45_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_46_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_47_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_48_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_49_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_50_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_51 ;
  wire \VGA_R_OBUF[3]_inst_i_51_0 ;
  wire \VGA_R_OBUF[3]_inst_i_51_1 ;
  wire \VGA_R_OBUF[3]_inst_i_51_2 ;
  wire \VGA_R_OBUF[3]_inst_i_52 ;
  wire \VGA_R_OBUF[3]_inst_i_52_0 ;
  wire \VGA_R_OBUF[3]_inst_i_52_1 ;
  wire [4:0]\VGA_R_OBUF[3]_inst_i_52_2 ;
  wire \VGA_R_OBUF[3]_inst_i_52_3 ;
  wire \VGA_R_OBUF[3]_inst_i_52_4 ;
  wire \VGA_R_OBUF[3]_inst_i_52_5 ;
  wire \VGA_R_OBUF[3]_inst_i_52_6 ;
  wire \VGA_R_OBUF[3]_inst_i_53 ;
  wire \VGA_R_OBUF[3]_inst_i_53_0 ;
  wire \VGA_R_OBUF[3]_inst_i_53_1 ;
  wire \VGA_R_OBUF[3]_inst_i_53_2 ;
  wire \VGA_R_OBUF[3]_inst_i_54 ;
  wire \VGA_R_OBUF[3]_inst_i_54_0 ;
  wire \VGA_R_OBUF[3]_inst_i_54_1 ;
  wire \VGA_R_OBUF[3]_inst_i_54_2 ;
  wire \VGA_R_OBUF[3]_inst_i_55 ;
  wire \VGA_R_OBUF[3]_inst_i_55_0 ;
  wire \VGA_R_OBUF[3]_inst_i_55_1 ;
  wire \VGA_R_OBUF[3]_inst_i_55_2 ;
  wire \VGA_R_OBUF[3]_inst_i_56 ;
  wire \VGA_R_OBUF[3]_inst_i_56_0 ;
  wire \VGA_R_OBUF[3]_inst_i_56_1 ;
  wire \VGA_R_OBUF[3]_inst_i_56_2 ;
  wire \VGA_R_OBUF[3]_inst_i_57 ;
  wire \VGA_R_OBUF[3]_inst_i_57_0 ;
  wire \VGA_R_OBUF[3]_inst_i_57_1 ;
  wire \VGA_R_OBUF[3]_inst_i_57_2 ;
  wire \VGA_R_OBUF[3]_inst_i_58 ;
  wire \VGA_R_OBUF[3]_inst_i_58_0 ;
  wire \VGA_R_OBUF[3]_inst_i_58_1 ;
  wire \VGA_R_OBUF[3]_inst_i_58_2 ;
  wire \VGA_R_OBUF[3]_inst_i_91 ;
  wire \VGA_R_OBUF[3]_inst_i_91_0 ;
  wire \VGA_R_OBUF[3]_inst_i_91_1 ;
  wire \VGA_R_OBUF[3]_inst_i_91_2 ;
  wire \VGA_R_OBUF[3]_inst_i_92 ;
  wire \VGA_R_OBUF[3]_inst_i_92_0 ;
  wire \VGA_R_OBUF[3]_inst_i_92_1 ;
  wire \VGA_R_OBUF[3]_inst_i_92_2 ;
  wire \VGA_R_OBUF[3]_inst_i_93 ;
  wire \VGA_R_OBUF[3]_inst_i_93_0 ;
  wire \VGA_R_OBUF[3]_inst_i_93_1 ;
  wire \VGA_R_OBUF[3]_inst_i_93_2 ;
  wire \VGA_R_OBUF[3]_inst_i_94 ;
  wire \VGA_R_OBUF[3]_inst_i_94_0 ;
  wire \VGA_R_OBUF[3]_inst_i_94_1 ;
  wire \VGA_R_OBUF[3]_inst_i_94_2 ;
  wire \VGA_R_OBUF[3]_inst_i_95 ;
  wire \VGA_R_OBUF[3]_inst_i_95_0 ;
  wire \VGA_R_OBUF[3]_inst_i_95_1 ;
  wire \VGA_R_OBUF[3]_inst_i_95_2 ;
  wire \VGA_R_OBUF[3]_inst_i_96 ;
  wire \VGA_R_OBUF[3]_inst_i_96_0 ;
  wire \VGA_R_OBUF[3]_inst_i_96_1 ;
  wire \VGA_R_OBUF[3]_inst_i_96_2 ;
  wire \VGA_R_OBUF[3]_inst_i_97 ;
  wire \VGA_R_OBUF[3]_inst_i_97_0 ;
  wire \VGA_R_OBUF[3]_inst_i_97_1 ;
  wire \VGA_R_OBUF[3]_inst_i_97_2 ;
  wire \VGA_R_OBUF[3]_inst_i_98 ;
  wire \VGA_R_OBUF[3]_inst_i_98_0 ;
  wire \VGA_R_OBUF[3]_inst_i_98_1 ;
  wire \VGA_R_OBUF[3]_inst_i_98_2 ;
  wire \VGA_R_OBUF[3]_inst_i_99 ;
  wire \VGA_R_OBUF[3]_inst_i_99_0 ;
  wire \VGA_R_OBUF[3]_inst_i_99_1 ;
  wire \VGA_R_OBUF[3]_inst_i_99_2 ;
  wire VGA_VS_OBUF;
  wire [2:0]color_out;
  wire [9:2]current_x;
  wire [8:2]current_y;
  wire [0:0]qs_reg;
  wire [2:0]qs_reg_0;
  wire ram_reg_0_63_0_2_i_13;
  wire ram_reg_0_63_0_2_i_16;
  wire ram_reg_0_63_0_2_i_16_0;
  wire ram_reg_0_63_0_2_i_16_1;
  wire ram_reg_0_63_0_2_i_16_10;
  wire ram_reg_0_63_0_2_i_16_11;
  wire ram_reg_0_63_0_2_i_16_12;
  wire ram_reg_0_63_0_2_i_16_13;
  wire ram_reg_0_63_0_2_i_16_14;
  wire ram_reg_0_63_0_2_i_16_2;
  wire ram_reg_0_63_0_2_i_16_3;
  wire ram_reg_0_63_0_2_i_16_4;
  wire ram_reg_0_63_0_2_i_16_5;
  wire ram_reg_0_63_0_2_i_16_6;
  wire ram_reg_0_63_0_2_i_16_7;
  wire ram_reg_0_63_0_2_i_16_8;
  wire ram_reg_0_63_0_2_i_16_9;
  wire [0:0]ram_reg_0_63_0_2_i_28;
  wire [0:0]ram_reg_0_63_0_2_i_28_0;
  wire ram_reg_0_63_0_2_i_5_n_0;
  wire ram_reg_10240_10303_0_2_i_2_n_0;
  wire ram_reg_12288_12351_0_2_i_5_n_0;
  wire ram_reg_12288_12351_0_2_i_6_n_0;
  wire ram_reg_14336_14399_0_2_i_2_n_0;
  wire ram_reg_16384_16447_0_2_i_6_n_0;
  wire ram_reg_18432_18495_0_2;
  wire ram_reg_18432_18495_0_2_0;
  wire ram_reg_18432_18495_0_2_1;
  wire ram_reg_18432_18495_0_2_i_2_n_0;
  wire ram_reg_2048_2111_0_2_i_2_n_0;
  wire ram_reg_4096_4159_0_2_i_5_n_0;
  wire ram_reg_4096_4159_0_2_i_6_n_0;
  wire ram_reg_6144_6207_0_2_i_2_n_0;
  wire ram_reg_64_127_0_2_i_2;
  wire ram_reg_64_127_0_2_i_2_0;
  wire ram_reg_64_127_0_2_i_2_1;
  wire ram_reg_64_127_0_2_i_2_10;
  wire ram_reg_64_127_0_2_i_2_11;
  wire ram_reg_64_127_0_2_i_2_12;
  wire ram_reg_64_127_0_2_i_2_13;
  wire ram_reg_64_127_0_2_i_2_14;
  wire ram_reg_64_127_0_2_i_2_2;
  wire ram_reg_64_127_0_2_i_2_3;
  wire ram_reg_64_127_0_2_i_2_4;
  wire ram_reg_64_127_0_2_i_2_5;
  wire ram_reg_64_127_0_2_i_2_6;
  wire ram_reg_64_127_0_2_i_2_7;
  wire ram_reg_64_127_0_2_i_2_8;
  wire ram_reg_64_127_0_2_i_2_9;
  wire [8:0]ram_reg_7680_7743_0_2_i_1;
  wire ram_reg_8192_8255_0_2_i_5_n_0;
  wire ram_reg_8192_8255_0_2_i_6_n_0;
  wire [13:5]read_address;
  wire [7:6]read_address0;
  wire reset0;
  wire [0:0]sel0;
  wire vga_timing_n_28;
  wire vga_timing_n_29;
  wire vga_timing_n_30;
  wire vga_timing_n_31;
  wire vga_timing_n_32;
  wire vga_timing_n_33;
  wire vga_timing_n_34;
  wire vga_timing_n_35;
  wire vga_timing_n_36;
  wire vga_timing_n_37;
  wire vga_timing_n_38;
  wire vga_timing_n_39;
  wire vga_timing_n_40;
  wire vga_timing_n_41;
  wire vga_timing_n_42;
  wire vga_timing_n_43;
  wire vga_timing_n_44;
  wire vga_timing_n_45;
  wire vga_timing_n_46;
  wire vga_timing_n_47;
  wire vga_timing_n_48;
  wire vga_timing_n_49;
  wire vga_timing_n_50;
  wire vga_timing_n_51;
  wire vga_timing_n_52;
  wire vga_timing_n_53;
  wire vga_timing_n_54;
  wire vga_timing_n_55;
  wire vga_timing_n_56;
  wire vga_timing_n_57;
  wire vga_timing_n_58;
  wire vga_timing_n_59;
  wire video_mem_n_0;
  wire video_mem_n_1;
  wire video_mem_n_2;
  wire video_mem_n_3;
  wire video_mem_n_4;
  wire video_mem_n_5;
  wire video_mem_n_6;
  wire video_mem_n_7;
  wire video_mem_n_8;
  wire [5:5]write_address;
  wire [2:0]x_line;
  wire [0:0]y_line;

  LUT2 #(
    .INIT(4'h6)) 
    \VGA_R_OBUF[3]_inst_i_20 
       (.I0(current_y[6]),
        .I1(current_y[8]),
        .O(\VGA_R_OBUF[3]_inst_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \VGA_R_OBUF[3]_inst_i_21 
       (.I0(current_y[5]),
        .I1(current_y[7]),
        .O(\VGA_R_OBUF[3]_inst_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \VGA_R_OBUF[3]_inst_i_45 
       (.I0(read_address0[7]),
        .I1(current_x[9]),
        .O(\VGA_R_OBUF[3]_inst_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \VGA_R_OBUF[3]_inst_i_46 
       (.I0(read_address0[6]),
        .I1(current_x[8]),
        .O(\VGA_R_OBUF[3]_inst_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \VGA_R_OBUF[3]_inst_i_47 
       (.I0(current_y[2]),
        .I1(current_x[7]),
        .O(\VGA_R_OBUF[3]_inst_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \VGA_R_OBUF[3]_inst_i_48 
       (.I0(current_y[4]),
        .I1(current_y[6]),
        .O(\VGA_R_OBUF[3]_inst_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \VGA_R_OBUF[3]_inst_i_49 
       (.I0(current_y[3]),
        .I1(current_y[5]),
        .O(\VGA_R_OBUF[3]_inst_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \VGA_R_OBUF[3]_inst_i_50 
       (.I0(current_y[2]),
        .I1(current_y[4]),
        .O(\VGA_R_OBUF[3]_inst_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_63_0_2_i_37
       (.I0(B[2]),
        .I1(B[4]),
        .O(qs_reg));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_63_0_2_i_40
       (.I0(B[1]),
        .I1(B[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    ram_reg_0_63_0_2_i_42
       (.I0(ram_reg_0_63_0_2_i_28),
        .I1(sel0),
        .I2(ram_reg_0_63_0_2_i_28_0),
        .I3(ram_reg_18432_18495_0_2),
        .I4(y_line),
        .I5(B[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_63_0_2_i_5
       (.I0(current_y[2]),
        .I1(current_x[7]),
        .O(ram_reg_0_63_0_2_i_5_n_0));
  LUT6 #(
    .INIT(64'h5555A656AAAAA656)) 
    ram_reg_0_63_0_2_i_6
       (.I0(B[0]),
        .I1(ram_reg_18432_18495_0_2_0),
        .I2(sel0),
        .I3(ram_reg_18432_18495_0_2_1),
        .I4(ram_reg_18432_18495_0_2),
        .I5(x_line[0]),
        .O(write_address));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_10240_10303_0_2_i_2
       (.I0(current_y[2]),
        .I1(current_x[7]),
        .O(ram_reg_10240_10303_0_2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_12288_12351_0_2_i_5
       (.I0(current_y[2]),
        .I1(current_x[7]),
        .O(ram_reg_12288_12351_0_2_i_5_n_0));
  LUT6 #(
    .INIT(64'h5555A656AAAAA656)) 
    ram_reg_12288_12351_0_2_i_6
       (.I0(B[0]),
        .I1(ram_reg_18432_18495_0_2_0),
        .I2(sel0),
        .I3(ram_reg_18432_18495_0_2_1),
        .I4(ram_reg_18432_18495_0_2),
        .I5(x_line[0]),
        .O(ram_reg_12288_12351_0_2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_14336_14399_0_2_i_2
       (.I0(current_y[2]),
        .I1(current_x[7]),
        .O(ram_reg_14336_14399_0_2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_16384_16447_0_2_i_5
       (.I0(current_y[2]),
        .I1(current_x[7]),
        .O(read_address[5]));
  LUT6 #(
    .INIT(64'h5555A656AAAAA656)) 
    ram_reg_16384_16447_0_2_i_6
       (.I0(B[0]),
        .I1(ram_reg_18432_18495_0_2_0),
        .I2(sel0),
        .I3(ram_reg_18432_18495_0_2_1),
        .I4(ram_reg_18432_18495_0_2),
        .I5(x_line[0]),
        .O(ram_reg_16384_16447_0_2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_18432_18495_0_2_i_2
       (.I0(current_y[2]),
        .I1(current_x[7]),
        .O(ram_reg_18432_18495_0_2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2048_2111_0_2_i_2
       (.I0(current_y[2]),
        .I1(current_x[7]),
        .O(ram_reg_2048_2111_0_2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4096_4159_0_2_i_5
       (.I0(current_y[2]),
        .I1(current_x[7]),
        .O(ram_reg_4096_4159_0_2_i_5_n_0));
  LUT6 #(
    .INIT(64'h5555A656AAAAA656)) 
    ram_reg_4096_4159_0_2_i_6
       (.I0(B[0]),
        .I1(ram_reg_18432_18495_0_2_0),
        .I2(sel0),
        .I3(ram_reg_18432_18495_0_2_1),
        .I4(ram_reg_18432_18495_0_2),
        .I5(x_line[0]),
        .O(ram_reg_4096_4159_0_2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_6144_6207_0_2_i_2
       (.I0(current_y[2]),
        .I1(current_x[7]),
        .O(ram_reg_6144_6207_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    ram_reg_64_127_0_2_i_5
       (.I0(O[1]),
        .I1(ram_reg_64_127_0_2_i_2_13),
        .I2(sel0),
        .I3(ram_reg_64_127_0_2_i_2_14),
        .I4(ram_reg_18432_18495_0_2),
        .I5(x_line[2]),
        .O(qs_reg_0[2]));
  LUT5 #(
    .INIT(32'h5556AA56)) 
    ram_reg_64_127_0_2_i_6
       (.I0(O[0]),
        .I1(ram_reg_64_127_0_2_i_2_11),
        .I2(ram_reg_64_127_0_2_i_2_12),
        .I3(ram_reg_18432_18495_0_2),
        .I4(x_line[1]),
        .O(qs_reg_0[1]));
  LUT6 #(
    .INIT(64'h5555A656AAAAA656)) 
    ram_reg_64_127_0_2_i_7
       (.I0(B[0]),
        .I1(ram_reg_18432_18495_0_2_0),
        .I2(sel0),
        .I3(ram_reg_18432_18495_0_2_1),
        .I4(ram_reg_18432_18495_0_2),
        .I5(x_line[0]),
        .O(qs_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_8192_8255_0_2_i_5
       (.I0(current_y[2]),
        .I1(current_x[7]),
        .O(ram_reg_8192_8255_0_2_i_5_n_0));
  LUT6 #(
    .INIT(64'h5555A656AAAAA656)) 
    ram_reg_8192_8255_0_2_i_6
       (.I0(B[0]),
        .I1(ram_reg_18432_18495_0_2_0),
        .I2(sel0),
        .I3(ram_reg_18432_18495_0_2_1),
        .I4(ram_reg_18432_18495_0_2),
        .I5(x_line[0]),
        .O(ram_reg_8192_8255_0_2_i_6_n_0));
  vga_controller vga_timing
       (.ADDRC({vga_timing_n_29,vga_timing_n_30,vga_timing_n_31,vga_timing_n_32}),
        .AR(reset0),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .CPU_RESETN_IBUF(CPU_RESETN_IBUF),
        .DI({read_address0,current_y[2]}),
        .Q(current_y[8:3]),
        .S({\VGA_R_OBUF[3]_inst_i_48_n_0 ,\VGA_R_OBUF[3]_inst_i_49_n_0 ,\VGA_R_OBUF[3]_inst_i_50_n_0 }),
        .\VGA_B[0] (video_mem_n_0),
        .VGA_B_OBUF(VGA_B_OBUF),
        .\VGA_B_OBUF[3]_inst_i_1_0 (video_mem_n_6),
        .\VGA_B_OBUF[3]_inst_i_1_1 (video_mem_n_3),
        .\VGA_G[0] (video_mem_n_1),
        .VGA_G_OBUF(VGA_G_OBUF),
        .\VGA_G_OBUF[3]_inst_i_1_0 (video_mem_n_7),
        .\VGA_G_OBUF[3]_inst_i_1_1 (video_mem_n_4),
        .VGA_HS_OBUF(VGA_HS_OBUF),
        .\VGA_R[0] (video_mem_n_2),
        .VGA_R_OBUF(VGA_R_OBUF),
        .\VGA_R_OBUF[3]_inst_i_1_0 (video_mem_n_8),
        .\VGA_R_OBUF[3]_inst_i_1_1 (video_mem_n_5),
        .\VGA_R_OBUF[3]_inst_i_24 ({\VGA_R_OBUF[3]_inst_i_45_n_0 ,\VGA_R_OBUF[3]_inst_i_46_n_0 ,\VGA_R_OBUF[3]_inst_i_47_n_0 }),
        .\VGA_R_OBUF[3]_inst_i_9_0 ({\VGA_R_OBUF[3]_inst_i_20_n_0 ,\VGA_R_OBUF[3]_inst_i_21_n_0 }),
        .VGA_VS_OBUF(VGA_VS_OBUF),
        .\h_count_reg_reg[4]_rep_0 (vga_timing_n_28),
        .\h_count_reg_reg[5]_rep_0 (vga_timing_n_59),
        .\h_count_reg_reg[5]_rep__1_0 ({vga_timing_n_33,vga_timing_n_34,vga_timing_n_35,vga_timing_n_36}),
        .\h_count_reg_reg[5]_rep__2_0 ({vga_timing_n_37,vga_timing_n_38,vga_timing_n_39,vga_timing_n_40}),
        .\h_count_reg_reg[5]_rep__3_0 ({vga_timing_n_41,vga_timing_n_42,vga_timing_n_43,vga_timing_n_44}),
        .\h_count_reg_reg[5]_rep__4_0 ({vga_timing_n_45,vga_timing_n_46,vga_timing_n_47,vga_timing_n_48}),
        .\h_count_reg_reg[5]_rep__5_0 ({vga_timing_n_49,vga_timing_n_50}),
        .\h_count_reg_reg[5]_rep__6_0 ({vga_timing_n_51,vga_timing_n_52,vga_timing_n_53,vga_timing_n_54}),
        .\h_count_reg_reg[5]_rep__7_0 ({vga_timing_n_55,vga_timing_n_56,vga_timing_n_57,vga_timing_n_58}),
        .\h_count_reg_reg[9]_0 (current_x),
        .\v_count_reg_reg[6]_0 (read_address[13:6]));
  video_memory video_mem
       (.ADDRA({ram_reg_6144_6207_0_2_i_2_n_0,vga_timing_n_37,vga_timing_n_38,vga_timing_n_39,vga_timing_n_40}),
        .ADDRC({ram_reg_0_63_0_2_i_5_n_0,current_x[6],vga_timing_n_33,vga_timing_n_34,vga_timing_n_35,vga_timing_n_36}),
        .ADDRD({write_address,ADDRD}),
        .CLK100MHZ_IBUF_BUFG(CLK100MHZ_IBUF_BUFG),
        .\VGA_B_OBUF[3]_inst_i_18_0 (video_mem_n_3),
        .\VGA_B_OBUF[3]_inst_i_5_0 (video_mem_n_0),
        .\VGA_G_OBUF[3]_inst_i_18_0 (video_mem_n_4),
        .\VGA_G_OBUF[3]_inst_i_5_0 (video_mem_n_1),
        .\VGA_R_OBUF[3]_inst_i_100_0 (\VGA_R_OBUF[3]_inst_i_100 ),
        .\VGA_R_OBUF[3]_inst_i_100_1 (\VGA_R_OBUF[3]_inst_i_100_0 ),
        .\VGA_R_OBUF[3]_inst_i_100_2 (\VGA_R_OBUF[3]_inst_i_100_1 ),
        .\VGA_R_OBUF[3]_inst_i_100_3 (\VGA_R_OBUF[3]_inst_i_100_2 ),
        .\VGA_R_OBUF[3]_inst_i_101_0 (\VGA_R_OBUF[3]_inst_i_101 ),
        .\VGA_R_OBUF[3]_inst_i_101_1 (\VGA_R_OBUF[3]_inst_i_101_0 ),
        .\VGA_R_OBUF[3]_inst_i_101_2 (\VGA_R_OBUF[3]_inst_i_101_1 ),
        .\VGA_R_OBUF[3]_inst_i_101_3 (\VGA_R_OBUF[3]_inst_i_101_2 ),
        .\VGA_R_OBUF[3]_inst_i_102_0 (\VGA_R_OBUF[3]_inst_i_102 ),
        .\VGA_R_OBUF[3]_inst_i_102_1 (\VGA_R_OBUF[3]_inst_i_102_0 ),
        .\VGA_R_OBUF[3]_inst_i_102_2 (\VGA_R_OBUF[3]_inst_i_102_1 ),
        .\VGA_R_OBUF[3]_inst_i_102_3 (\VGA_R_OBUF[3]_inst_i_102_2 ),
        .\VGA_R_OBUF[3]_inst_i_103_0 (\VGA_R_OBUF[3]_inst_i_103 ),
        .\VGA_R_OBUF[3]_inst_i_103_1 (\VGA_R_OBUF[3]_inst_i_103_0 ),
        .\VGA_R_OBUF[3]_inst_i_103_2 (\VGA_R_OBUF[3]_inst_i_103_1 ),
        .\VGA_R_OBUF[3]_inst_i_103_3 (\VGA_R_OBUF[3]_inst_i_103_2 ),
        .\VGA_R_OBUF[3]_inst_i_104_0 (\VGA_R_OBUF[3]_inst_i_104 ),
        .\VGA_R_OBUF[3]_inst_i_104_1 (\VGA_R_OBUF[3]_inst_i_104_0 ),
        .\VGA_R_OBUF[3]_inst_i_104_2 (\VGA_R_OBUF[3]_inst_i_104_1 ),
        .\VGA_R_OBUF[3]_inst_i_104_3 (\VGA_R_OBUF[3]_inst_i_104_2 ),
        .\VGA_R_OBUF[3]_inst_i_105_0 (\VGA_R_OBUF[3]_inst_i_105 ),
        .\VGA_R_OBUF[3]_inst_i_105_1 (\VGA_R_OBUF[3]_inst_i_105_0 ),
        .\VGA_R_OBUF[3]_inst_i_105_2 (\VGA_R_OBUF[3]_inst_i_105_1 ),
        .\VGA_R_OBUF[3]_inst_i_105_3 (\VGA_R_OBUF[3]_inst_i_105_2 ),
        .\VGA_R_OBUF[3]_inst_i_106_0 (\VGA_R_OBUF[3]_inst_i_106 ),
        .\VGA_R_OBUF[3]_inst_i_106_1 (\VGA_R_OBUF[3]_inst_i_106_0 ),
        .\VGA_R_OBUF[3]_inst_i_106_2 (\VGA_R_OBUF[3]_inst_i_106_1 ),
        .\VGA_R_OBUF[3]_inst_i_106_3 (\VGA_R_OBUF[3]_inst_i_106_2 ),
        .\VGA_R_OBUF[3]_inst_i_107_0 (\VGA_R_OBUF[3]_inst_i_107 ),
        .\VGA_R_OBUF[3]_inst_i_107_1 (\VGA_R_OBUF[3]_inst_i_107_0 ),
        .\VGA_R_OBUF[3]_inst_i_107_2 (\VGA_R_OBUF[3]_inst_i_107_1 ),
        .\VGA_R_OBUF[3]_inst_i_107_3 (\VGA_R_OBUF[3]_inst_i_107_2 ),
        .\VGA_R_OBUF[3]_inst_i_108_0 (\VGA_R_OBUF[3]_inst_i_108 ),
        .\VGA_R_OBUF[3]_inst_i_108_1 (\VGA_R_OBUF[3]_inst_i_108_0 ),
        .\VGA_R_OBUF[3]_inst_i_108_2 (\VGA_R_OBUF[3]_inst_i_108_1 ),
        .\VGA_R_OBUF[3]_inst_i_108_3 (\VGA_R_OBUF[3]_inst_i_108_2 ),
        .\VGA_R_OBUF[3]_inst_i_109_0 (\VGA_R_OBUF[3]_inst_i_109 ),
        .\VGA_R_OBUF[3]_inst_i_109_1 (\VGA_R_OBUF[3]_inst_i_109_0 ),
        .\VGA_R_OBUF[3]_inst_i_109_2 (\VGA_R_OBUF[3]_inst_i_109_1 ),
        .\VGA_R_OBUF[3]_inst_i_109_3 (\VGA_R_OBUF[3]_inst_i_109_2 ),
        .\VGA_R_OBUF[3]_inst_i_110_0 (\VGA_R_OBUF[3]_inst_i_110 ),
        .\VGA_R_OBUF[3]_inst_i_110_1 (\VGA_R_OBUF[3]_inst_i_110_0 ),
        .\VGA_R_OBUF[3]_inst_i_110_2 (\VGA_R_OBUF[3]_inst_i_110_1 ),
        .\VGA_R_OBUF[3]_inst_i_110_3 (\VGA_R_OBUF[3]_inst_i_110_3 ),
        .\VGA_R_OBUF[3]_inst_i_110_4 (\VGA_R_OBUF[3]_inst_i_110_4 ),
        .\VGA_R_OBUF[3]_inst_i_110_5 (\VGA_R_OBUF[3]_inst_i_110_5 ),
        .\VGA_R_OBUF[3]_inst_i_110_6 (\VGA_R_OBUF[3]_inst_i_110_6 ),
        .\VGA_R_OBUF[3]_inst_i_111_0 (\VGA_R_OBUF[3]_inst_i_111 ),
        .\VGA_R_OBUF[3]_inst_i_111_1 (\VGA_R_OBUF[3]_inst_i_111_0 ),
        .\VGA_R_OBUF[3]_inst_i_111_2 (\VGA_R_OBUF[3]_inst_i_111_1 ),
        .\VGA_R_OBUF[3]_inst_i_111_3 (\VGA_R_OBUF[3]_inst_i_111_2 ),
        .\VGA_R_OBUF[3]_inst_i_112_0 (\VGA_R_OBUF[3]_inst_i_112 ),
        .\VGA_R_OBUF[3]_inst_i_112_1 (\VGA_R_OBUF[3]_inst_i_112_0 ),
        .\VGA_R_OBUF[3]_inst_i_112_2 (\VGA_R_OBUF[3]_inst_i_112_1 ),
        .\VGA_R_OBUF[3]_inst_i_112_3 (\VGA_R_OBUF[3]_inst_i_112_2 ),
        .\VGA_R_OBUF[3]_inst_i_113_0 (\VGA_R_OBUF[3]_inst_i_113 ),
        .\VGA_R_OBUF[3]_inst_i_113_1 (\VGA_R_OBUF[3]_inst_i_113_0 ),
        .\VGA_R_OBUF[3]_inst_i_113_2 (\VGA_R_OBUF[3]_inst_i_113_1 ),
        .\VGA_R_OBUF[3]_inst_i_113_3 (\VGA_R_OBUF[3]_inst_i_113_2 ),
        .\VGA_R_OBUF[3]_inst_i_114_0 (\VGA_R_OBUF[3]_inst_i_114 ),
        .\VGA_R_OBUF[3]_inst_i_114_1 (\VGA_R_OBUF[3]_inst_i_114_0 ),
        .\VGA_R_OBUF[3]_inst_i_114_2 (\VGA_R_OBUF[3]_inst_i_114_1 ),
        .\VGA_R_OBUF[3]_inst_i_114_3 (\VGA_R_OBUF[3]_inst_i_114_2 ),
        .\VGA_R_OBUF[3]_inst_i_115_0 (\VGA_R_OBUF[3]_inst_i_115 ),
        .\VGA_R_OBUF[3]_inst_i_115_1 (\VGA_R_OBUF[3]_inst_i_115_0 ),
        .\VGA_R_OBUF[3]_inst_i_115_2 (\VGA_R_OBUF[3]_inst_i_115_1 ),
        .\VGA_R_OBUF[3]_inst_i_115_3 (\VGA_R_OBUF[3]_inst_i_115_2 ),
        .\VGA_R_OBUF[3]_inst_i_116_0 (\VGA_R_OBUF[3]_inst_i_116 ),
        .\VGA_R_OBUF[3]_inst_i_116_1 (\VGA_R_OBUF[3]_inst_i_116_0 ),
        .\VGA_R_OBUF[3]_inst_i_116_2 (\VGA_R_OBUF[3]_inst_i_116_1 ),
        .\VGA_R_OBUF[3]_inst_i_116_3 (\VGA_R_OBUF[3]_inst_i_116_2 ),
        .\VGA_R_OBUF[3]_inst_i_117_0 (\VGA_R_OBUF[3]_inst_i_117 ),
        .\VGA_R_OBUF[3]_inst_i_117_1 (\VGA_R_OBUF[3]_inst_i_117_0 ),
        .\VGA_R_OBUF[3]_inst_i_117_2 (\VGA_R_OBUF[3]_inst_i_117_1 ),
        .\VGA_R_OBUF[3]_inst_i_117_3 (\VGA_R_OBUF[3]_inst_i_117_2 ),
        .\VGA_R_OBUF[3]_inst_i_118_0 (\VGA_R_OBUF[3]_inst_i_118 ),
        .\VGA_R_OBUF[3]_inst_i_118_1 (\VGA_R_OBUF[3]_inst_i_118_0 ),
        .\VGA_R_OBUF[3]_inst_i_118_2 (\VGA_R_OBUF[3]_inst_i_118_1 ),
        .\VGA_R_OBUF[3]_inst_i_118_3 (\VGA_R_OBUF[3]_inst_i_118_2 ),
        .\VGA_R_OBUF[3]_inst_i_119_0 (\VGA_R_OBUF[3]_inst_i_119 ),
        .\VGA_R_OBUF[3]_inst_i_119_1 ({ram_reg_4096_4159_0_2_i_5_n_0,vga_timing_n_41,vga_timing_n_42,vga_timing_n_43,vga_timing_n_44}),
        .\VGA_R_OBUF[3]_inst_i_119_2 ({ram_reg_4096_4159_0_2_i_6_n_0,\VGA_R_OBUF[3]_inst_i_110_2 }),
        .\VGA_R_OBUF[3]_inst_i_119_3 (\VGA_R_OBUF[3]_inst_i_119_0 ),
        .\VGA_R_OBUF[3]_inst_i_119_4 (\VGA_R_OBUF[3]_inst_i_119_1 ),
        .\VGA_R_OBUF[3]_inst_i_119_5 (\VGA_R_OBUF[3]_inst_i_119_2 ),
        .\VGA_R_OBUF[3]_inst_i_120_0 (\VGA_R_OBUF[3]_inst_i_120 ),
        .\VGA_R_OBUF[3]_inst_i_120_1 (\VGA_R_OBUF[3]_inst_i_120_0 ),
        .\VGA_R_OBUF[3]_inst_i_120_2 (\VGA_R_OBUF[3]_inst_i_120_1 ),
        .\VGA_R_OBUF[3]_inst_i_120_3 (\VGA_R_OBUF[3]_inst_i_120_2 ),
        .\VGA_R_OBUF[3]_inst_i_121_0 (\VGA_R_OBUF[3]_inst_i_121 ),
        .\VGA_R_OBUF[3]_inst_i_121_1 (\VGA_R_OBUF[3]_inst_i_121_0 ),
        .\VGA_R_OBUF[3]_inst_i_121_2 (\VGA_R_OBUF[3]_inst_i_121_1 ),
        .\VGA_R_OBUF[3]_inst_i_121_3 (\VGA_R_OBUF[3]_inst_i_121_2 ),
        .\VGA_R_OBUF[3]_inst_i_122_0 (\VGA_R_OBUF[3]_inst_i_122 ),
        .\VGA_R_OBUF[3]_inst_i_122_1 (\VGA_R_OBUF[3]_inst_i_122_0 ),
        .\VGA_R_OBUF[3]_inst_i_122_2 (\VGA_R_OBUF[3]_inst_i_122_1 ),
        .\VGA_R_OBUF[3]_inst_i_122_3 (\VGA_R_OBUF[3]_inst_i_122_2 ),
        .\VGA_R_OBUF[3]_inst_i_123_0 (\VGA_R_OBUF[3]_inst_i_123 ),
        .\VGA_R_OBUF[3]_inst_i_123_1 (\VGA_R_OBUF[3]_inst_i_123_0 ),
        .\VGA_R_OBUF[3]_inst_i_123_2 (\VGA_R_OBUF[3]_inst_i_123_1 ),
        .\VGA_R_OBUF[3]_inst_i_123_3 (\VGA_R_OBUF[3]_inst_i_123_2 ),
        .\VGA_R_OBUF[3]_inst_i_124_0 (\VGA_R_OBUF[3]_inst_i_124 ),
        .\VGA_R_OBUF[3]_inst_i_124_1 (\VGA_R_OBUF[3]_inst_i_124_0 ),
        .\VGA_R_OBUF[3]_inst_i_124_2 (\VGA_R_OBUF[3]_inst_i_124_1 ),
        .\VGA_R_OBUF[3]_inst_i_124_3 (\VGA_R_OBUF[3]_inst_i_124_2 ),
        .\VGA_R_OBUF[3]_inst_i_125_0 (\VGA_R_OBUF[3]_inst_i_125 ),
        .\VGA_R_OBUF[3]_inst_i_125_1 (\VGA_R_OBUF[3]_inst_i_125_0 ),
        .\VGA_R_OBUF[3]_inst_i_125_2 (\VGA_R_OBUF[3]_inst_i_125_1 ),
        .\VGA_R_OBUF[3]_inst_i_125_3 (\VGA_R_OBUF[3]_inst_i_125_2 ),
        .\VGA_R_OBUF[3]_inst_i_126_0 (\VGA_R_OBUF[3]_inst_i_126 ),
        .\VGA_R_OBUF[3]_inst_i_126_1 (\VGA_R_OBUF[3]_inst_i_126_0 ),
        .\VGA_R_OBUF[3]_inst_i_126_2 (\VGA_R_OBUF[3]_inst_i_126_1 ),
        .\VGA_R_OBUF[3]_inst_i_126_3 (\VGA_R_OBUF[3]_inst_i_126_3 ),
        .\VGA_R_OBUF[3]_inst_i_126_4 (\VGA_R_OBUF[3]_inst_i_126_4 ),
        .\VGA_R_OBUF[3]_inst_i_126_5 (\VGA_R_OBUF[3]_inst_i_126_5 ),
        .\VGA_R_OBUF[3]_inst_i_126_6 (\VGA_R_OBUF[3]_inst_i_126_6 ),
        .\VGA_R_OBUF[3]_inst_i_127_0 (\VGA_R_OBUF[3]_inst_i_127 ),
        .\VGA_R_OBUF[3]_inst_i_127_1 ({ram_reg_10240_10303_0_2_i_2_n_0,vga_timing_n_45,vga_timing_n_46}),
        .\VGA_R_OBUF[3]_inst_i_127_2 (\VGA_R_OBUF[3]_inst_i_127_0 ),
        .\VGA_R_OBUF[3]_inst_i_127_3 (\VGA_R_OBUF[3]_inst_i_127_1 ),
        .\VGA_R_OBUF[3]_inst_i_127_4 (\VGA_R_OBUF[3]_inst_i_127_2 ),
        .\VGA_R_OBUF[3]_inst_i_128_0 (\VGA_R_OBUF[3]_inst_i_128 ),
        .\VGA_R_OBUF[3]_inst_i_128_1 (\VGA_R_OBUF[3]_inst_i_128_0 ),
        .\VGA_R_OBUF[3]_inst_i_128_2 (\VGA_R_OBUF[3]_inst_i_128_1 ),
        .\VGA_R_OBUF[3]_inst_i_128_3 (\VGA_R_OBUF[3]_inst_i_128_2 ),
        .\VGA_R_OBUF[3]_inst_i_129_0 (\VGA_R_OBUF[3]_inst_i_129 ),
        .\VGA_R_OBUF[3]_inst_i_129_1 (\VGA_R_OBUF[3]_inst_i_129_0 ),
        .\VGA_R_OBUF[3]_inst_i_129_2 (\VGA_R_OBUF[3]_inst_i_129_1 ),
        .\VGA_R_OBUF[3]_inst_i_129_3 (\VGA_R_OBUF[3]_inst_i_129_2 ),
        .\VGA_R_OBUF[3]_inst_i_130_0 (\VGA_R_OBUF[3]_inst_i_130 ),
        .\VGA_R_OBUF[3]_inst_i_130_1 (\VGA_R_OBUF[3]_inst_i_130_0 ),
        .\VGA_R_OBUF[3]_inst_i_130_2 (\VGA_R_OBUF[3]_inst_i_130_1 ),
        .\VGA_R_OBUF[3]_inst_i_130_3 (\VGA_R_OBUF[3]_inst_i_130_2 ),
        .\VGA_R_OBUF[3]_inst_i_131_0 (\VGA_R_OBUF[3]_inst_i_131 ),
        .\VGA_R_OBUF[3]_inst_i_131_1 (\VGA_R_OBUF[3]_inst_i_131_0 ),
        .\VGA_R_OBUF[3]_inst_i_131_2 (\VGA_R_OBUF[3]_inst_i_131_1 ),
        .\VGA_R_OBUF[3]_inst_i_131_3 (\VGA_R_OBUF[3]_inst_i_131_2 ),
        .\VGA_R_OBUF[3]_inst_i_132_0 (\VGA_R_OBUF[3]_inst_i_132 ),
        .\VGA_R_OBUF[3]_inst_i_132_1 (\VGA_R_OBUF[3]_inst_i_132_0 ),
        .\VGA_R_OBUF[3]_inst_i_132_2 (\VGA_R_OBUF[3]_inst_i_132_1 ),
        .\VGA_R_OBUF[3]_inst_i_132_3 (\VGA_R_OBUF[3]_inst_i_132_2 ),
        .\VGA_R_OBUF[3]_inst_i_133_0 (\VGA_R_OBUF[3]_inst_i_133 ),
        .\VGA_R_OBUF[3]_inst_i_133_1 (\VGA_R_OBUF[3]_inst_i_133_0 ),
        .\VGA_R_OBUF[3]_inst_i_133_2 (\VGA_R_OBUF[3]_inst_i_133_1 ),
        .\VGA_R_OBUF[3]_inst_i_133_3 (\VGA_R_OBUF[3]_inst_i_133_2 ),
        .\VGA_R_OBUF[3]_inst_i_134_0 (\VGA_R_OBUF[3]_inst_i_134 ),
        .\VGA_R_OBUF[3]_inst_i_134_1 (\VGA_R_OBUF[3]_inst_i_134_0 ),
        .\VGA_R_OBUF[3]_inst_i_134_2 (\VGA_R_OBUF[3]_inst_i_134_1 ),
        .\VGA_R_OBUF[3]_inst_i_134_3 (\VGA_R_OBUF[3]_inst_i_134_2 ),
        .\VGA_R_OBUF[3]_inst_i_135_0 (\VGA_R_OBUF[3]_inst_i_135 ),
        .\VGA_R_OBUF[3]_inst_i_135_1 ({ram_reg_8192_8255_0_2_i_5_n_0,vga_timing_n_49,vga_timing_n_50,vga_timing_n_47,vga_timing_n_48}),
        .\VGA_R_OBUF[3]_inst_i_135_2 ({ram_reg_8192_8255_0_2_i_6_n_0,\VGA_R_OBUF[3]_inst_i_126_2 }),
        .\VGA_R_OBUF[3]_inst_i_135_3 (\VGA_R_OBUF[3]_inst_i_135_0 ),
        .\VGA_R_OBUF[3]_inst_i_135_4 (\VGA_R_OBUF[3]_inst_i_135_1 ),
        .\VGA_R_OBUF[3]_inst_i_135_5 (\VGA_R_OBUF[3]_inst_i_135_2 ),
        .\VGA_R_OBUF[3]_inst_i_136_0 (\VGA_R_OBUF[3]_inst_i_136 ),
        .\VGA_R_OBUF[3]_inst_i_136_1 (\VGA_R_OBUF[3]_inst_i_136_0 ),
        .\VGA_R_OBUF[3]_inst_i_136_2 (\VGA_R_OBUF[3]_inst_i_136_1 ),
        .\VGA_R_OBUF[3]_inst_i_136_3 (\VGA_R_OBUF[3]_inst_i_136_2 ),
        .\VGA_R_OBUF[3]_inst_i_137_0 (\VGA_R_OBUF[3]_inst_i_137 ),
        .\VGA_R_OBUF[3]_inst_i_137_1 (\VGA_R_OBUF[3]_inst_i_137_0 ),
        .\VGA_R_OBUF[3]_inst_i_137_2 (\VGA_R_OBUF[3]_inst_i_137_1 ),
        .\VGA_R_OBUF[3]_inst_i_137_3 (\VGA_R_OBUF[3]_inst_i_137_2 ),
        .\VGA_R_OBUF[3]_inst_i_138_0 (\VGA_R_OBUF[3]_inst_i_138 ),
        .\VGA_R_OBUF[3]_inst_i_138_1 (\VGA_R_OBUF[3]_inst_i_138_0 ),
        .\VGA_R_OBUF[3]_inst_i_138_2 (\VGA_R_OBUF[3]_inst_i_138_1 ),
        .\VGA_R_OBUF[3]_inst_i_138_3 (\VGA_R_OBUF[3]_inst_i_138_2 ),
        .\VGA_R_OBUF[3]_inst_i_139_0 (\VGA_R_OBUF[3]_inst_i_139 ),
        .\VGA_R_OBUF[3]_inst_i_139_1 (\VGA_R_OBUF[3]_inst_i_139_0 ),
        .\VGA_R_OBUF[3]_inst_i_139_2 (\VGA_R_OBUF[3]_inst_i_139_1 ),
        .\VGA_R_OBUF[3]_inst_i_139_3 (\VGA_R_OBUF[3]_inst_i_139_2 ),
        .\VGA_R_OBUF[3]_inst_i_140_0 (\VGA_R_OBUF[3]_inst_i_140 ),
        .\VGA_R_OBUF[3]_inst_i_140_1 (\VGA_R_OBUF[3]_inst_i_140_0 ),
        .\VGA_R_OBUF[3]_inst_i_140_2 (\VGA_R_OBUF[3]_inst_i_140_1 ),
        .\VGA_R_OBUF[3]_inst_i_140_3 (\VGA_R_OBUF[3]_inst_i_140_2 ),
        .\VGA_R_OBUF[3]_inst_i_141_0 (\VGA_R_OBUF[3]_inst_i_141 ),
        .\VGA_R_OBUF[3]_inst_i_141_1 (\VGA_R_OBUF[3]_inst_i_141_0 ),
        .\VGA_R_OBUF[3]_inst_i_141_2 (\VGA_R_OBUF[3]_inst_i_141_1 ),
        .\VGA_R_OBUF[3]_inst_i_141_3 (\VGA_R_OBUF[3]_inst_i_141_2 ),
        .\VGA_R_OBUF[3]_inst_i_142_0 (\VGA_R_OBUF[3]_inst_i_142 ),
        .\VGA_R_OBUF[3]_inst_i_142_1 (\VGA_R_OBUF[3]_inst_i_142_0 ),
        .\VGA_R_OBUF[3]_inst_i_142_2 (\VGA_R_OBUF[3]_inst_i_142_1 ),
        .\VGA_R_OBUF[3]_inst_i_142_3 (\VGA_R_OBUF[3]_inst_i_142_3 ),
        .\VGA_R_OBUF[3]_inst_i_142_4 (\VGA_R_OBUF[3]_inst_i_142_4 ),
        .\VGA_R_OBUF[3]_inst_i_142_5 (\VGA_R_OBUF[3]_inst_i_142_5 ),
        .\VGA_R_OBUF[3]_inst_i_142_6 (\VGA_R_OBUF[3]_inst_i_142_6 ),
        .\VGA_R_OBUF[3]_inst_i_143_0 ({vga_timing_n_51,vga_timing_n_52,vga_timing_n_53,vga_timing_n_54}),
        .\VGA_R_OBUF[3]_inst_i_143_1 (\VGA_R_OBUF[3]_inst_i_143 ),
        .\VGA_R_OBUF[3]_inst_i_143_2 (ram_reg_14336_14399_0_2_i_2_n_0),
        .\VGA_R_OBUF[3]_inst_i_143_3 (\VGA_R_OBUF[3]_inst_i_143_0 ),
        .\VGA_R_OBUF[3]_inst_i_143_4 (\VGA_R_OBUF[3]_inst_i_143_1 ),
        .\VGA_R_OBUF[3]_inst_i_143_5 (\VGA_R_OBUF[3]_inst_i_143_2 ),
        .\VGA_R_OBUF[3]_inst_i_144_0 (\VGA_R_OBUF[3]_inst_i_144 ),
        .\VGA_R_OBUF[3]_inst_i_144_1 (\VGA_R_OBUF[3]_inst_i_144_0 ),
        .\VGA_R_OBUF[3]_inst_i_144_2 (\VGA_R_OBUF[3]_inst_i_144_1 ),
        .\VGA_R_OBUF[3]_inst_i_144_3 (\VGA_R_OBUF[3]_inst_i_144_2 ),
        .\VGA_R_OBUF[3]_inst_i_145_0 (\VGA_R_OBUF[3]_inst_i_145 ),
        .\VGA_R_OBUF[3]_inst_i_145_1 (\VGA_R_OBUF[3]_inst_i_145_0 ),
        .\VGA_R_OBUF[3]_inst_i_145_2 (\VGA_R_OBUF[3]_inst_i_145_1 ),
        .\VGA_R_OBUF[3]_inst_i_145_3 (\VGA_R_OBUF[3]_inst_i_145_2 ),
        .\VGA_R_OBUF[3]_inst_i_146_0 (\VGA_R_OBUF[3]_inst_i_146 ),
        .\VGA_R_OBUF[3]_inst_i_146_1 (\VGA_R_OBUF[3]_inst_i_146_0 ),
        .\VGA_R_OBUF[3]_inst_i_146_2 (\VGA_R_OBUF[3]_inst_i_146_1 ),
        .\VGA_R_OBUF[3]_inst_i_146_3 (\VGA_R_OBUF[3]_inst_i_146_2 ),
        .\VGA_R_OBUF[3]_inst_i_147_0 (\VGA_R_OBUF[3]_inst_i_147 ),
        .\VGA_R_OBUF[3]_inst_i_147_1 (\VGA_R_OBUF[3]_inst_i_147_0 ),
        .\VGA_R_OBUF[3]_inst_i_147_2 (\VGA_R_OBUF[3]_inst_i_147_1 ),
        .\VGA_R_OBUF[3]_inst_i_147_3 (\VGA_R_OBUF[3]_inst_i_147_2 ),
        .\VGA_R_OBUF[3]_inst_i_148_0 (\VGA_R_OBUF[3]_inst_i_148 ),
        .\VGA_R_OBUF[3]_inst_i_148_1 (\VGA_R_OBUF[3]_inst_i_148_0 ),
        .\VGA_R_OBUF[3]_inst_i_148_2 (\VGA_R_OBUF[3]_inst_i_148_1 ),
        .\VGA_R_OBUF[3]_inst_i_148_3 (\VGA_R_OBUF[3]_inst_i_148_2 ),
        .\VGA_R_OBUF[3]_inst_i_149_0 (\VGA_R_OBUF[3]_inst_i_149 ),
        .\VGA_R_OBUF[3]_inst_i_149_1 (\VGA_R_OBUF[3]_inst_i_149_0 ),
        .\VGA_R_OBUF[3]_inst_i_149_2 (\VGA_R_OBUF[3]_inst_i_149_1 ),
        .\VGA_R_OBUF[3]_inst_i_149_3 (\VGA_R_OBUF[3]_inst_i_149_2 ),
        .\VGA_R_OBUF[3]_inst_i_150_0 (\VGA_R_OBUF[3]_inst_i_150 ),
        .\VGA_R_OBUF[3]_inst_i_150_1 (\VGA_R_OBUF[3]_inst_i_150_0 ),
        .\VGA_R_OBUF[3]_inst_i_150_2 (\VGA_R_OBUF[3]_inst_i_150_1 ),
        .\VGA_R_OBUF[3]_inst_i_150_3 (\VGA_R_OBUF[3]_inst_i_150_2 ),
        .\VGA_R_OBUF[3]_inst_i_151_0 (\VGA_R_OBUF[3]_inst_i_151 ),
        .\VGA_R_OBUF[3]_inst_i_151_1 ({ram_reg_12288_12351_0_2_i_5_n_0,vga_timing_n_55,vga_timing_n_56,vga_timing_n_57,vga_timing_n_58}),
        .\VGA_R_OBUF[3]_inst_i_151_2 ({ram_reg_12288_12351_0_2_i_6_n_0,\VGA_R_OBUF[3]_inst_i_142_2 }),
        .\VGA_R_OBUF[3]_inst_i_151_3 (\VGA_R_OBUF[3]_inst_i_151_0 ),
        .\VGA_R_OBUF[3]_inst_i_151_4 (\VGA_R_OBUF[3]_inst_i_151_1 ),
        .\VGA_R_OBUF[3]_inst_i_151_5 (\VGA_R_OBUF[3]_inst_i_151_2 ),
        .\VGA_R_OBUF[3]_inst_i_152_0 (\VGA_R_OBUF[3]_inst_i_152 ),
        .\VGA_R_OBUF[3]_inst_i_152_1 (\VGA_R_OBUF[3]_inst_i_152_0 ),
        .\VGA_R_OBUF[3]_inst_i_152_2 (\VGA_R_OBUF[3]_inst_i_152_1 ),
        .\VGA_R_OBUF[3]_inst_i_152_3 (\VGA_R_OBUF[3]_inst_i_152_2 ),
        .\VGA_R_OBUF[3]_inst_i_153_0 (\VGA_R_OBUF[3]_inst_i_153 ),
        .\VGA_R_OBUF[3]_inst_i_153_1 (\VGA_R_OBUF[3]_inst_i_153_0 ),
        .\VGA_R_OBUF[3]_inst_i_153_2 (\VGA_R_OBUF[3]_inst_i_153_1 ),
        .\VGA_R_OBUF[3]_inst_i_153_3 (\VGA_R_OBUF[3]_inst_i_153_2 ),
        .\VGA_R_OBUF[3]_inst_i_154_0 (\VGA_R_OBUF[3]_inst_i_154 ),
        .\VGA_R_OBUF[3]_inst_i_154_1 (\VGA_R_OBUF[3]_inst_i_154_0 ),
        .\VGA_R_OBUF[3]_inst_i_154_2 (\VGA_R_OBUF[3]_inst_i_154_1 ),
        .\VGA_R_OBUF[3]_inst_i_154_3 (\VGA_R_OBUF[3]_inst_i_154_2 ),
        .\VGA_R_OBUF[3]_inst_i_22_0 ({ram_reg_16384_16447_0_2_i_6_n_0,\VGA_R_OBUF[3]_inst_i_52_2 }),
        .\VGA_R_OBUF[3]_inst_i_22_1 (\VGA_R_OBUF[3]_inst_i_22 ),
        .\VGA_R_OBUF[3]_inst_i_22_2 ({ram_reg_18432_18495_0_2_i_2_n_0,vga_timing_n_59,vga_timing_n_28}),
        .\VGA_R_OBUF[3]_inst_i_22_3 (\VGA_R_OBUF[3]_inst_i_22_0 ),
        .\VGA_R_OBUF[3]_inst_i_22_4 (\VGA_R_OBUF[3]_inst_i_22_1 ),
        .\VGA_R_OBUF[3]_inst_i_22_5 (\VGA_R_OBUF[3]_inst_i_22_2 ),
        .\VGA_R_OBUF[3]_inst_i_23_0 (\VGA_R_OBUF[3]_inst_i_23 ),
        .\VGA_R_OBUF[3]_inst_i_23_1 (\VGA_R_OBUF[3]_inst_i_23_0 ),
        .\VGA_R_OBUF[3]_inst_i_23_2 (\VGA_R_OBUF[3]_inst_i_23_1 ),
        .\VGA_R_OBUF[3]_inst_i_23_3 (\VGA_R_OBUF[3]_inst_i_23_2 ),
        .\VGA_R_OBUF[3]_inst_i_24_0 (\VGA_R_OBUF[3]_inst_i_24 ),
        .\VGA_R_OBUF[3]_inst_i_24_1 (\VGA_R_OBUF[3]_inst_i_24_0 ),
        .\VGA_R_OBUF[3]_inst_i_24_2 (\VGA_R_OBUF[3]_inst_i_24_1 ),
        .\VGA_R_OBUF[3]_inst_i_24_3 (\VGA_R_OBUF[3]_inst_i_24_2 ),
        .\VGA_R_OBUF[3]_inst_i_28_0 (video_mem_n_5),
        .\VGA_R_OBUF[3]_inst_i_51_0 (\VGA_R_OBUF[3]_inst_i_51 ),
        .\VGA_R_OBUF[3]_inst_i_51_1 (\VGA_R_OBUF[3]_inst_i_51_0 ),
        .\VGA_R_OBUF[3]_inst_i_51_2 (\VGA_R_OBUF[3]_inst_i_51_1 ),
        .\VGA_R_OBUF[3]_inst_i_51_3 (\VGA_R_OBUF[3]_inst_i_51_2 ),
        .\VGA_R_OBUF[3]_inst_i_52_0 (\VGA_R_OBUF[3]_inst_i_52 ),
        .\VGA_R_OBUF[3]_inst_i_52_1 (\VGA_R_OBUF[3]_inst_i_52_0 ),
        .\VGA_R_OBUF[3]_inst_i_52_2 (\VGA_R_OBUF[3]_inst_i_52_1 ),
        .\VGA_R_OBUF[3]_inst_i_52_3 (\VGA_R_OBUF[3]_inst_i_52_3 ),
        .\VGA_R_OBUF[3]_inst_i_52_4 (\VGA_R_OBUF[3]_inst_i_52_4 ),
        .\VGA_R_OBUF[3]_inst_i_52_5 (\VGA_R_OBUF[3]_inst_i_52_5 ),
        .\VGA_R_OBUF[3]_inst_i_52_6 (\VGA_R_OBUF[3]_inst_i_52_6 ),
        .\VGA_R_OBUF[3]_inst_i_53_0 (\VGA_R_OBUF[3]_inst_i_53 ),
        .\VGA_R_OBUF[3]_inst_i_53_1 (\VGA_R_OBUF[3]_inst_i_53_0 ),
        .\VGA_R_OBUF[3]_inst_i_53_2 (\VGA_R_OBUF[3]_inst_i_53_1 ),
        .\VGA_R_OBUF[3]_inst_i_53_3 (\VGA_R_OBUF[3]_inst_i_53_2 ),
        .\VGA_R_OBUF[3]_inst_i_54_0 (\VGA_R_OBUF[3]_inst_i_54 ),
        .\VGA_R_OBUF[3]_inst_i_54_1 (\VGA_R_OBUF[3]_inst_i_54_0 ),
        .\VGA_R_OBUF[3]_inst_i_54_2 (\VGA_R_OBUF[3]_inst_i_54_1 ),
        .\VGA_R_OBUF[3]_inst_i_54_3 (\VGA_R_OBUF[3]_inst_i_54_2 ),
        .\VGA_R_OBUF[3]_inst_i_55_0 (\VGA_R_OBUF[3]_inst_i_55 ),
        .\VGA_R_OBUF[3]_inst_i_55_1 (\VGA_R_OBUF[3]_inst_i_55_0 ),
        .\VGA_R_OBUF[3]_inst_i_55_2 (\VGA_R_OBUF[3]_inst_i_55_1 ),
        .\VGA_R_OBUF[3]_inst_i_55_3 (\VGA_R_OBUF[3]_inst_i_55_2 ),
        .\VGA_R_OBUF[3]_inst_i_56_0 (\VGA_R_OBUF[3]_inst_i_56 ),
        .\VGA_R_OBUF[3]_inst_i_56_1 (\VGA_R_OBUF[3]_inst_i_56_0 ),
        .\VGA_R_OBUF[3]_inst_i_56_2 (\VGA_R_OBUF[3]_inst_i_56_1 ),
        .\VGA_R_OBUF[3]_inst_i_56_3 (\VGA_R_OBUF[3]_inst_i_56_2 ),
        .\VGA_R_OBUF[3]_inst_i_57_0 (\VGA_R_OBUF[3]_inst_i_57 ),
        .\VGA_R_OBUF[3]_inst_i_57_1 (current_x[5:2]),
        .\VGA_R_OBUF[3]_inst_i_57_2 (\VGA_R_OBUF[3]_inst_i_57_0 ),
        .\VGA_R_OBUF[3]_inst_i_57_3 (\VGA_R_OBUF[3]_inst_i_57_1 ),
        .\VGA_R_OBUF[3]_inst_i_57_4 (\VGA_R_OBUF[3]_inst_i_57_2 ),
        .\VGA_R_OBUF[3]_inst_i_58_0 (\VGA_R_OBUF[3]_inst_i_58 ),
        .\VGA_R_OBUF[3]_inst_i_58_1 (\VGA_R_OBUF[3]_inst_i_58_0 ),
        .\VGA_R_OBUF[3]_inst_i_58_2 (\VGA_R_OBUF[3]_inst_i_58_1 ),
        .\VGA_R_OBUF[3]_inst_i_58_3 (\VGA_R_OBUF[3]_inst_i_58_2 ),
        .\VGA_R_OBUF[3]_inst_i_8_0 (video_mem_n_2),
        .\VGA_R_OBUF[3]_inst_i_91_0 (\VGA_R_OBUF[3]_inst_i_91 ),
        .\VGA_R_OBUF[3]_inst_i_91_1 (\VGA_R_OBUF[3]_inst_i_91_0 ),
        .\VGA_R_OBUF[3]_inst_i_91_2 (\VGA_R_OBUF[3]_inst_i_91_1 ),
        .\VGA_R_OBUF[3]_inst_i_91_3 (\VGA_R_OBUF[3]_inst_i_91_2 ),
        .\VGA_R_OBUF[3]_inst_i_92_0 (\VGA_R_OBUF[3]_inst_i_92 ),
        .\VGA_R_OBUF[3]_inst_i_92_1 (\VGA_R_OBUF[3]_inst_i_92_0 ),
        .\VGA_R_OBUF[3]_inst_i_92_2 (\VGA_R_OBUF[3]_inst_i_92_1 ),
        .\VGA_R_OBUF[3]_inst_i_92_3 (\VGA_R_OBUF[3]_inst_i_92_2 ),
        .\VGA_R_OBUF[3]_inst_i_93_0 (\VGA_R_OBUF[3]_inst_i_93 ),
        .\VGA_R_OBUF[3]_inst_i_93_1 (\VGA_R_OBUF[3]_inst_i_93_0 ),
        .\VGA_R_OBUF[3]_inst_i_93_2 (\VGA_R_OBUF[3]_inst_i_93_1 ),
        .\VGA_R_OBUF[3]_inst_i_93_3 (\VGA_R_OBUF[3]_inst_i_93_2 ),
        .\VGA_R_OBUF[3]_inst_i_94_0 (\VGA_R_OBUF[3]_inst_i_94 ),
        .\VGA_R_OBUF[3]_inst_i_94_1 (\VGA_R_OBUF[3]_inst_i_94_0 ),
        .\VGA_R_OBUF[3]_inst_i_94_2 (\VGA_R_OBUF[3]_inst_i_94_1 ),
        .\VGA_R_OBUF[3]_inst_i_94_3 (\VGA_R_OBUF[3]_inst_i_94_2 ),
        .\VGA_R_OBUF[3]_inst_i_95_0 (\VGA_R_OBUF[3]_inst_i_95 ),
        .\VGA_R_OBUF[3]_inst_i_95_1 ({ram_reg_2048_2111_0_2_i_2_n_0,vga_timing_n_29,vga_timing_n_30,vga_timing_n_31,vga_timing_n_32}),
        .\VGA_R_OBUF[3]_inst_i_95_2 (\VGA_R_OBUF[3]_inst_i_95_0 ),
        .\VGA_R_OBUF[3]_inst_i_95_3 (\VGA_R_OBUF[3]_inst_i_95_1 ),
        .\VGA_R_OBUF[3]_inst_i_95_4 (\VGA_R_OBUF[3]_inst_i_95_2 ),
        .\VGA_R_OBUF[3]_inst_i_96_0 (\VGA_R_OBUF[3]_inst_i_96 ),
        .\VGA_R_OBUF[3]_inst_i_96_1 (\VGA_R_OBUF[3]_inst_i_96_0 ),
        .\VGA_R_OBUF[3]_inst_i_96_2 (\VGA_R_OBUF[3]_inst_i_96_1 ),
        .\VGA_R_OBUF[3]_inst_i_96_3 (\VGA_R_OBUF[3]_inst_i_96_2 ),
        .\VGA_R_OBUF[3]_inst_i_97_0 (\VGA_R_OBUF[3]_inst_i_97 ),
        .\VGA_R_OBUF[3]_inst_i_97_1 (\VGA_R_OBUF[3]_inst_i_97_0 ),
        .\VGA_R_OBUF[3]_inst_i_97_2 (\VGA_R_OBUF[3]_inst_i_97_1 ),
        .\VGA_R_OBUF[3]_inst_i_97_3 (\VGA_R_OBUF[3]_inst_i_97_2 ),
        .\VGA_R_OBUF[3]_inst_i_98_0 (\VGA_R_OBUF[3]_inst_i_98 ),
        .\VGA_R_OBUF[3]_inst_i_98_1 (\VGA_R_OBUF[3]_inst_i_98_0 ),
        .\VGA_R_OBUF[3]_inst_i_98_2 (\VGA_R_OBUF[3]_inst_i_98_1 ),
        .\VGA_R_OBUF[3]_inst_i_98_3 (\VGA_R_OBUF[3]_inst_i_98_2 ),
        .\VGA_R_OBUF[3]_inst_i_99_0 (\VGA_R_OBUF[3]_inst_i_99 ),
        .\VGA_R_OBUF[3]_inst_i_99_1 (\VGA_R_OBUF[3]_inst_i_99_0 ),
        .\VGA_R_OBUF[3]_inst_i_99_2 (\VGA_R_OBUF[3]_inst_i_99_1 ),
        .\VGA_R_OBUF[3]_inst_i_99_3 (\VGA_R_OBUF[3]_inst_i_99_2 ),
        .color_out(color_out),
        .ram_reg_0_63_0_2_i_13(ram_reg_0_63_0_2_i_13),
        .ram_reg_0_63_0_2_i_16(ram_reg_0_63_0_2_i_16),
        .ram_reg_0_63_0_2_i_16_0(ram_reg_0_63_0_2_i_16_0),
        .ram_reg_0_63_0_2_i_16_1(ram_reg_0_63_0_2_i_16_1),
        .ram_reg_0_63_0_2_i_16_10(ram_reg_0_63_0_2_i_16_10),
        .ram_reg_0_63_0_2_i_16_11(ram_reg_0_63_0_2_i_16_11),
        .ram_reg_0_63_0_2_i_16_12(ram_reg_0_63_0_2_i_16_12),
        .ram_reg_0_63_0_2_i_16_13(ram_reg_0_63_0_2_i_16_13),
        .ram_reg_0_63_0_2_i_16_14(ram_reg_0_63_0_2_i_16_14),
        .ram_reg_0_63_0_2_i_16_2(ram_reg_0_63_0_2_i_16_2),
        .ram_reg_0_63_0_2_i_16_3(ram_reg_0_63_0_2_i_16_3),
        .ram_reg_0_63_0_2_i_16_4(ram_reg_0_63_0_2_i_16_4),
        .ram_reg_0_63_0_2_i_16_5(ram_reg_0_63_0_2_i_16_5),
        .ram_reg_0_63_0_2_i_16_6(ram_reg_0_63_0_2_i_16_6),
        .ram_reg_0_63_0_2_i_16_7(ram_reg_0_63_0_2_i_16_7),
        .ram_reg_0_63_0_2_i_16_8(ram_reg_0_63_0_2_i_16_8),
        .ram_reg_0_63_0_2_i_16_9(ram_reg_0_63_0_2_i_16_9),
        .ram_reg_64_127_0_2_i_2(ram_reg_64_127_0_2_i_2),
        .ram_reg_64_127_0_2_i_2_0(ram_reg_64_127_0_2_i_2_0),
        .ram_reg_64_127_0_2_i_2_1(ram_reg_64_127_0_2_i_2_1),
        .ram_reg_64_127_0_2_i_2_10(ram_reg_64_127_0_2_i_2_10),
        .ram_reg_64_127_0_2_i_2_2(ram_reg_64_127_0_2_i_2_2),
        .ram_reg_64_127_0_2_i_2_3(ram_reg_64_127_0_2_i_2_3),
        .ram_reg_64_127_0_2_i_2_4(ram_reg_64_127_0_2_i_2_4),
        .ram_reg_64_127_0_2_i_2_5(ram_reg_64_127_0_2_i_2_5),
        .ram_reg_64_127_0_2_i_2_6(ram_reg_64_127_0_2_i_2_6),
        .ram_reg_64_127_0_2_i_2_7(ram_reg_64_127_0_2_i_2_7),
        .ram_reg_64_127_0_2_i_2_8(ram_reg_64_127_0_2_i_2_8),
        .ram_reg_64_127_0_2_i_2_9(ram_reg_64_127_0_2_i_2_9),
        .ram_reg_7680_7743_0_2_i_1(ram_reg_7680_7743_0_2_i_1),
        .read_address(read_address),
        .\v_count_reg_reg[2] (video_mem_n_6),
        .\v_count_reg_reg[2]_0 (video_mem_n_7),
        .\v_count_reg_reg[2]_1 (video_mem_n_8));
endmodule

module video_memory
   (\VGA_B_OBUF[3]_inst_i_5_0 ,
    \VGA_G_OBUF[3]_inst_i_5_0 ,
    \VGA_R_OBUF[3]_inst_i_8_0 ,
    \VGA_B_OBUF[3]_inst_i_18_0 ,
    \VGA_G_OBUF[3]_inst_i_18_0 ,
    \VGA_R_OBUF[3]_inst_i_28_0 ,
    \v_count_reg_reg[2] ,
    \v_count_reg_reg[2]_0 ,
    \v_count_reg_reg[2]_1 ,
    ram_reg_64_127_0_2_i_2,
    ram_reg_64_127_0_2_i_2_0,
    ram_reg_64_127_0_2_i_2_1,
    ram_reg_64_127_0_2_i_2_2,
    ram_reg_64_127_0_2_i_2_3,
    ram_reg_64_127_0_2_i_2_4,
    ram_reg_64_127_0_2_i_2_5,
    ram_reg_0_63_0_2_i_16,
    ram_reg_0_63_0_2_i_16_0,
    ram_reg_64_127_0_2_i_2_6,
    ram_reg_0_63_0_2_i_16_1,
    ram_reg_0_63_0_2_i_16_2,
    ram_reg_0_63_0_2_i_13,
    ram_reg_64_127_0_2_i_2_7,
    ram_reg_64_127_0_2_i_2_8,
    ram_reg_64_127_0_2_i_2_9,
    ram_reg_0_63_0_2_i_16_3,
    ram_reg_64_127_0_2_i_2_10,
    ram_reg_0_63_0_2_i_16_4,
    ram_reg_0_63_0_2_i_16_5,
    ram_reg_0_63_0_2_i_16_6,
    ram_reg_0_63_0_2_i_16_7,
    ram_reg_0_63_0_2_i_16_8,
    ram_reg_0_63_0_2_i_16_9,
    ram_reg_0_63_0_2_i_16_10,
    ram_reg_0_63_0_2_i_16_11,
    ram_reg_0_63_0_2_i_16_12,
    ram_reg_0_63_0_2_i_16_13,
    ram_reg_0_63_0_2_i_16_14,
    CLK100MHZ_IBUF_BUFG,
    color_out,
    \VGA_R_OBUF[3]_inst_i_103_0 ,
    ADDRC,
    ADDRD,
    \VGA_R_OBUF[3]_inst_i_103_1 ,
    \VGA_R_OBUF[3]_inst_i_103_2 ,
    \VGA_R_OBUF[3]_inst_i_103_3 ,
    \VGA_R_OBUF[3]_inst_i_104_0 ,
    \VGA_R_OBUF[3]_inst_i_104_1 ,
    \VGA_R_OBUF[3]_inst_i_104_2 ,
    \VGA_R_OBUF[3]_inst_i_104_3 ,
    \VGA_R_OBUF[3]_inst_i_105_0 ,
    \VGA_R_OBUF[3]_inst_i_105_1 ,
    \VGA_R_OBUF[3]_inst_i_105_2 ,
    \VGA_R_OBUF[3]_inst_i_105_3 ,
    \VGA_R_OBUF[3]_inst_i_106_0 ,
    \VGA_R_OBUF[3]_inst_i_106_1 ,
    \VGA_R_OBUF[3]_inst_i_106_2 ,
    \VGA_R_OBUF[3]_inst_i_106_3 ,
    \VGA_R_OBUF[3]_inst_i_99_0 ,
    \VGA_R_OBUF[3]_inst_i_99_1 ,
    \VGA_R_OBUF[3]_inst_i_99_2 ,
    \VGA_R_OBUF[3]_inst_i_99_3 ,
    \VGA_R_OBUF[3]_inst_i_100_0 ,
    \VGA_R_OBUF[3]_inst_i_100_1 ,
    \VGA_R_OBUF[3]_inst_i_100_2 ,
    \VGA_R_OBUF[3]_inst_i_100_3 ,
    \VGA_R_OBUF[3]_inst_i_101_0 ,
    \VGA_R_OBUF[3]_inst_i_101_1 ,
    \VGA_R_OBUF[3]_inst_i_101_2 ,
    \VGA_R_OBUF[3]_inst_i_101_3 ,
    \VGA_R_OBUF[3]_inst_i_102_0 ,
    \VGA_R_OBUF[3]_inst_i_102_1 ,
    \VGA_R_OBUF[3]_inst_i_102_2 ,
    \VGA_R_OBUF[3]_inst_i_102_3 ,
    \VGA_R_OBUF[3]_inst_i_95_0 ,
    \VGA_R_OBUF[3]_inst_i_95_1 ,
    \VGA_R_OBUF[3]_inst_i_95_2 ,
    \VGA_R_OBUF[3]_inst_i_95_3 ,
    \VGA_R_OBUF[3]_inst_i_95_4 ,
    \VGA_R_OBUF[3]_inst_i_96_0 ,
    \VGA_R_OBUF[3]_inst_i_96_1 ,
    \VGA_R_OBUF[3]_inst_i_96_2 ,
    \VGA_R_OBUF[3]_inst_i_96_3 ,
    \VGA_R_OBUF[3]_inst_i_97_0 ,
    \VGA_R_OBUF[3]_inst_i_97_1 ,
    \VGA_R_OBUF[3]_inst_i_97_2 ,
    \VGA_R_OBUF[3]_inst_i_97_3 ,
    \VGA_R_OBUF[3]_inst_i_98_0 ,
    \VGA_R_OBUF[3]_inst_i_98_1 ,
    \VGA_R_OBUF[3]_inst_i_98_2 ,
    \VGA_R_OBUF[3]_inst_i_98_3 ,
    \VGA_R_OBUF[3]_inst_i_91_0 ,
    \VGA_R_OBUF[3]_inst_i_91_1 ,
    \VGA_R_OBUF[3]_inst_i_91_2 ,
    \VGA_R_OBUF[3]_inst_i_91_3 ,
    \VGA_R_OBUF[3]_inst_i_92_0 ,
    \VGA_R_OBUF[3]_inst_i_92_1 ,
    \VGA_R_OBUF[3]_inst_i_92_2 ,
    \VGA_R_OBUF[3]_inst_i_92_3 ,
    \VGA_R_OBUF[3]_inst_i_93_0 ,
    \VGA_R_OBUF[3]_inst_i_93_1 ,
    \VGA_R_OBUF[3]_inst_i_93_2 ,
    \VGA_R_OBUF[3]_inst_i_93_3 ,
    \VGA_R_OBUF[3]_inst_i_94_0 ,
    \VGA_R_OBUF[3]_inst_i_94_1 ,
    \VGA_R_OBUF[3]_inst_i_94_2 ,
    \VGA_R_OBUF[3]_inst_i_94_3 ,
    \VGA_R_OBUF[3]_inst_i_110_0 ,
    \VGA_R_OBUF[3]_inst_i_110_1 ,
    \VGA_R_OBUF[3]_inst_i_110_2 ,
    \VGA_R_OBUF[3]_inst_i_119_0 ,
    \VGA_R_OBUF[3]_inst_i_119_1 ,
    \VGA_R_OBUF[3]_inst_i_119_2 ,
    \VGA_R_OBUF[3]_inst_i_119_3 ,
    \VGA_R_OBUF[3]_inst_i_119_4 ,
    \VGA_R_OBUF[3]_inst_i_119_5 ,
    \VGA_R_OBUF[3]_inst_i_120_0 ,
    \VGA_R_OBUF[3]_inst_i_120_1 ,
    \VGA_R_OBUF[3]_inst_i_120_2 ,
    \VGA_R_OBUF[3]_inst_i_120_3 ,
    \VGA_R_OBUF[3]_inst_i_121_0 ,
    \VGA_R_OBUF[3]_inst_i_121_1 ,
    \VGA_R_OBUF[3]_inst_i_121_2 ,
    \VGA_R_OBUF[3]_inst_i_121_3 ,
    \VGA_R_OBUF[3]_inst_i_122_0 ,
    \VGA_R_OBUF[3]_inst_i_122_1 ,
    \VGA_R_OBUF[3]_inst_i_122_2 ,
    \VGA_R_OBUF[3]_inst_i_122_3 ,
    \VGA_R_OBUF[3]_inst_i_115_0 ,
    ADDRA,
    \VGA_R_OBUF[3]_inst_i_115_1 ,
    \VGA_R_OBUF[3]_inst_i_115_2 ,
    \VGA_R_OBUF[3]_inst_i_115_3 ,
    \VGA_R_OBUF[3]_inst_i_116_0 ,
    \VGA_R_OBUF[3]_inst_i_116_1 ,
    \VGA_R_OBUF[3]_inst_i_116_2 ,
    \VGA_R_OBUF[3]_inst_i_116_3 ,
    \VGA_R_OBUF[3]_inst_i_117_0 ,
    \VGA_R_OBUF[3]_inst_i_117_1 ,
    \VGA_R_OBUF[3]_inst_i_117_2 ,
    \VGA_R_OBUF[3]_inst_i_117_3 ,
    \VGA_R_OBUF[3]_inst_i_118_0 ,
    \VGA_R_OBUF[3]_inst_i_118_1 ,
    \VGA_R_OBUF[3]_inst_i_118_2 ,
    \VGA_R_OBUF[3]_inst_i_118_3 ,
    \VGA_R_OBUF[3]_inst_i_111_0 ,
    \VGA_R_OBUF[3]_inst_i_111_1 ,
    \VGA_R_OBUF[3]_inst_i_111_2 ,
    \VGA_R_OBUF[3]_inst_i_111_3 ,
    \VGA_R_OBUF[3]_inst_i_112_0 ,
    \VGA_R_OBUF[3]_inst_i_112_1 ,
    \VGA_R_OBUF[3]_inst_i_112_2 ,
    \VGA_R_OBUF[3]_inst_i_112_3 ,
    \VGA_R_OBUF[3]_inst_i_113_0 ,
    \VGA_R_OBUF[3]_inst_i_113_1 ,
    \VGA_R_OBUF[3]_inst_i_113_2 ,
    \VGA_R_OBUF[3]_inst_i_113_3 ,
    \VGA_R_OBUF[3]_inst_i_114_0 ,
    \VGA_R_OBUF[3]_inst_i_114_1 ,
    \VGA_R_OBUF[3]_inst_i_114_2 ,
    \VGA_R_OBUF[3]_inst_i_114_3 ,
    \VGA_R_OBUF[3]_inst_i_107_0 ,
    \VGA_R_OBUF[3]_inst_i_107_1 ,
    \VGA_R_OBUF[3]_inst_i_107_2 ,
    \VGA_R_OBUF[3]_inst_i_107_3 ,
    \VGA_R_OBUF[3]_inst_i_108_0 ,
    \VGA_R_OBUF[3]_inst_i_108_1 ,
    \VGA_R_OBUF[3]_inst_i_108_2 ,
    \VGA_R_OBUF[3]_inst_i_108_3 ,
    \VGA_R_OBUF[3]_inst_i_109_0 ,
    \VGA_R_OBUF[3]_inst_i_109_1 ,
    \VGA_R_OBUF[3]_inst_i_109_2 ,
    \VGA_R_OBUF[3]_inst_i_109_3 ,
    \VGA_R_OBUF[3]_inst_i_110_3 ,
    \VGA_R_OBUF[3]_inst_i_110_4 ,
    \VGA_R_OBUF[3]_inst_i_110_5 ,
    \VGA_R_OBUF[3]_inst_i_110_6 ,
    \VGA_R_OBUF[3]_inst_i_126_0 ,
    \VGA_R_OBUF[3]_inst_i_126_1 ,
    \VGA_R_OBUF[3]_inst_i_126_2 ,
    \VGA_R_OBUF[3]_inst_i_135_0 ,
    \VGA_R_OBUF[3]_inst_i_135_1 ,
    \VGA_R_OBUF[3]_inst_i_135_2 ,
    \VGA_R_OBUF[3]_inst_i_135_3 ,
    \VGA_R_OBUF[3]_inst_i_135_4 ,
    \VGA_R_OBUF[3]_inst_i_135_5 ,
    \VGA_R_OBUF[3]_inst_i_143_0 ,
    \VGA_R_OBUF[3]_inst_i_136_0 ,
    \VGA_R_OBUF[3]_inst_i_136_1 ,
    \VGA_R_OBUF[3]_inst_i_136_2 ,
    \VGA_R_OBUF[3]_inst_i_136_3 ,
    \VGA_R_OBUF[3]_inst_i_137_0 ,
    \VGA_R_OBUF[3]_inst_i_137_1 ,
    \VGA_R_OBUF[3]_inst_i_137_2 ,
    \VGA_R_OBUF[3]_inst_i_137_3 ,
    \VGA_R_OBUF[3]_inst_i_138_0 ,
    \VGA_R_OBUF[3]_inst_i_138_1 ,
    \VGA_R_OBUF[3]_inst_i_138_2 ,
    \VGA_R_OBUF[3]_inst_i_138_3 ,
    \VGA_R_OBUF[3]_inst_i_131_0 ,
    \VGA_R_OBUF[3]_inst_i_131_1 ,
    \VGA_R_OBUF[3]_inst_i_131_2 ,
    \VGA_R_OBUF[3]_inst_i_131_3 ,
    \VGA_R_OBUF[3]_inst_i_132_0 ,
    \VGA_R_OBUF[3]_inst_i_132_1 ,
    \VGA_R_OBUF[3]_inst_i_132_2 ,
    \VGA_R_OBUF[3]_inst_i_132_3 ,
    \VGA_R_OBUF[3]_inst_i_133_0 ,
    \VGA_R_OBUF[3]_inst_i_133_1 ,
    \VGA_R_OBUF[3]_inst_i_133_2 ,
    \VGA_R_OBUF[3]_inst_i_133_3 ,
    \VGA_R_OBUF[3]_inst_i_134_0 ,
    \VGA_R_OBUF[3]_inst_i_134_1 ,
    \VGA_R_OBUF[3]_inst_i_134_2 ,
    \VGA_R_OBUF[3]_inst_i_134_3 ,
    \VGA_R_OBUF[3]_inst_i_127_0 ,
    \VGA_R_OBUF[3]_inst_i_127_1 ,
    \VGA_R_OBUF[3]_inst_i_127_2 ,
    \VGA_R_OBUF[3]_inst_i_127_3 ,
    \VGA_R_OBUF[3]_inst_i_127_4 ,
    \VGA_R_OBUF[3]_inst_i_128_0 ,
    \VGA_R_OBUF[3]_inst_i_128_1 ,
    \VGA_R_OBUF[3]_inst_i_128_2 ,
    \VGA_R_OBUF[3]_inst_i_128_3 ,
    \VGA_R_OBUF[3]_inst_i_129_0 ,
    \VGA_R_OBUF[3]_inst_i_129_1 ,
    \VGA_R_OBUF[3]_inst_i_129_2 ,
    \VGA_R_OBUF[3]_inst_i_129_3 ,
    \VGA_R_OBUF[3]_inst_i_130_0 ,
    \VGA_R_OBUF[3]_inst_i_130_1 ,
    \VGA_R_OBUF[3]_inst_i_130_2 ,
    \VGA_R_OBUF[3]_inst_i_130_3 ,
    \VGA_R_OBUF[3]_inst_i_123_0 ,
    \VGA_R_OBUF[3]_inst_i_123_1 ,
    \VGA_R_OBUF[3]_inst_i_123_2 ,
    \VGA_R_OBUF[3]_inst_i_123_3 ,
    \VGA_R_OBUF[3]_inst_i_124_0 ,
    \VGA_R_OBUF[3]_inst_i_124_1 ,
    \VGA_R_OBUF[3]_inst_i_124_2 ,
    \VGA_R_OBUF[3]_inst_i_124_3 ,
    \VGA_R_OBUF[3]_inst_i_125_0 ,
    \VGA_R_OBUF[3]_inst_i_125_1 ,
    \VGA_R_OBUF[3]_inst_i_125_2 ,
    \VGA_R_OBUF[3]_inst_i_125_3 ,
    \VGA_R_OBUF[3]_inst_i_126_3 ,
    \VGA_R_OBUF[3]_inst_i_126_4 ,
    \VGA_R_OBUF[3]_inst_i_126_5 ,
    \VGA_R_OBUF[3]_inst_i_126_6 ,
    \VGA_R_OBUF[3]_inst_i_142_0 ,
    \VGA_R_OBUF[3]_inst_i_142_1 ,
    \VGA_R_OBUF[3]_inst_i_142_2 ,
    \VGA_R_OBUF[3]_inst_i_151_0 ,
    \VGA_R_OBUF[3]_inst_i_151_1 ,
    \VGA_R_OBUF[3]_inst_i_151_2 ,
    \VGA_R_OBUF[3]_inst_i_151_3 ,
    \VGA_R_OBUF[3]_inst_i_151_4 ,
    \VGA_R_OBUF[3]_inst_i_151_5 ,
    \VGA_R_OBUF[3]_inst_i_152_0 ,
    \VGA_R_OBUF[3]_inst_i_152_1 ,
    \VGA_R_OBUF[3]_inst_i_152_2 ,
    \VGA_R_OBUF[3]_inst_i_152_3 ,
    \VGA_R_OBUF[3]_inst_i_153_0 ,
    \VGA_R_OBUF[3]_inst_i_153_1 ,
    \VGA_R_OBUF[3]_inst_i_153_2 ,
    \VGA_R_OBUF[3]_inst_i_153_3 ,
    \VGA_R_OBUF[3]_inst_i_154_0 ,
    \VGA_R_OBUF[3]_inst_i_154_1 ,
    \VGA_R_OBUF[3]_inst_i_154_2 ,
    \VGA_R_OBUF[3]_inst_i_154_3 ,
    \VGA_R_OBUF[3]_inst_i_147_0 ,
    \VGA_R_OBUF[3]_inst_i_147_1 ,
    \VGA_R_OBUF[3]_inst_i_147_2 ,
    \VGA_R_OBUF[3]_inst_i_147_3 ,
    \VGA_R_OBUF[3]_inst_i_148_0 ,
    \VGA_R_OBUF[3]_inst_i_148_1 ,
    \VGA_R_OBUF[3]_inst_i_148_2 ,
    \VGA_R_OBUF[3]_inst_i_148_3 ,
    \VGA_R_OBUF[3]_inst_i_149_0 ,
    \VGA_R_OBUF[3]_inst_i_149_1 ,
    \VGA_R_OBUF[3]_inst_i_149_2 ,
    \VGA_R_OBUF[3]_inst_i_149_3 ,
    \VGA_R_OBUF[3]_inst_i_150_0 ,
    \VGA_R_OBUF[3]_inst_i_150_1 ,
    \VGA_R_OBUF[3]_inst_i_150_2 ,
    \VGA_R_OBUF[3]_inst_i_150_3 ,
    \VGA_R_OBUF[3]_inst_i_143_1 ,
    \VGA_R_OBUF[3]_inst_i_143_2 ,
    \VGA_R_OBUF[3]_inst_i_143_3 ,
    \VGA_R_OBUF[3]_inst_i_143_4 ,
    \VGA_R_OBUF[3]_inst_i_143_5 ,
    \VGA_R_OBUF[3]_inst_i_144_0 ,
    \VGA_R_OBUF[3]_inst_i_144_1 ,
    \VGA_R_OBUF[3]_inst_i_144_2 ,
    \VGA_R_OBUF[3]_inst_i_144_3 ,
    \VGA_R_OBUF[3]_inst_i_145_0 ,
    \VGA_R_OBUF[3]_inst_i_145_1 ,
    \VGA_R_OBUF[3]_inst_i_145_2 ,
    \VGA_R_OBUF[3]_inst_i_145_3 ,
    \VGA_R_OBUF[3]_inst_i_146_0 ,
    \VGA_R_OBUF[3]_inst_i_146_1 ,
    \VGA_R_OBUF[3]_inst_i_146_2 ,
    \VGA_R_OBUF[3]_inst_i_146_3 ,
    \VGA_R_OBUF[3]_inst_i_139_0 ,
    \VGA_R_OBUF[3]_inst_i_139_1 ,
    \VGA_R_OBUF[3]_inst_i_139_2 ,
    \VGA_R_OBUF[3]_inst_i_139_3 ,
    \VGA_R_OBUF[3]_inst_i_140_0 ,
    \VGA_R_OBUF[3]_inst_i_140_1 ,
    \VGA_R_OBUF[3]_inst_i_140_2 ,
    \VGA_R_OBUF[3]_inst_i_140_3 ,
    \VGA_R_OBUF[3]_inst_i_141_0 ,
    \VGA_R_OBUF[3]_inst_i_141_1 ,
    \VGA_R_OBUF[3]_inst_i_141_2 ,
    \VGA_R_OBUF[3]_inst_i_141_3 ,
    \VGA_R_OBUF[3]_inst_i_142_3 ,
    \VGA_R_OBUF[3]_inst_i_142_4 ,
    \VGA_R_OBUF[3]_inst_i_142_5 ,
    \VGA_R_OBUF[3]_inst_i_142_6 ,
    \VGA_R_OBUF[3]_inst_i_52_0 ,
    \VGA_R_OBUF[3]_inst_i_52_1 ,
    \VGA_R_OBUF[3]_inst_i_52_2 ,
    \VGA_R_OBUF[3]_inst_i_57_0 ,
    read_address,
    \VGA_R_OBUF[3]_inst_i_57_1 ,
    \VGA_R_OBUF[3]_inst_i_22_0 ,
    \VGA_R_OBUF[3]_inst_i_57_2 ,
    \VGA_R_OBUF[3]_inst_i_57_3 ,
    \VGA_R_OBUF[3]_inst_i_57_4 ,
    \VGA_R_OBUF[3]_inst_i_58_0 ,
    \VGA_R_OBUF[3]_inst_i_58_1 ,
    \VGA_R_OBUF[3]_inst_i_58_2 ,
    \VGA_R_OBUF[3]_inst_i_58_3 ,
    \VGA_R_OBUF[3]_inst_i_55_0 ,
    \VGA_R_OBUF[3]_inst_i_55_1 ,
    \VGA_R_OBUF[3]_inst_i_55_2 ,
    \VGA_R_OBUF[3]_inst_i_55_3 ,
    \VGA_R_OBUF[3]_inst_i_56_0 ,
    \VGA_R_OBUF[3]_inst_i_56_1 ,
    \VGA_R_OBUF[3]_inst_i_56_2 ,
    \VGA_R_OBUF[3]_inst_i_56_3 ,
    \VGA_R_OBUF[3]_inst_i_53_0 ,
    \VGA_R_OBUF[3]_inst_i_53_1 ,
    \VGA_R_OBUF[3]_inst_i_53_2 ,
    \VGA_R_OBUF[3]_inst_i_53_3 ,
    \VGA_R_OBUF[3]_inst_i_54_0 ,
    \VGA_R_OBUF[3]_inst_i_54_1 ,
    \VGA_R_OBUF[3]_inst_i_54_2 ,
    \VGA_R_OBUF[3]_inst_i_54_3 ,
    \VGA_R_OBUF[3]_inst_i_51_0 ,
    \VGA_R_OBUF[3]_inst_i_51_1 ,
    \VGA_R_OBUF[3]_inst_i_51_2 ,
    \VGA_R_OBUF[3]_inst_i_51_3 ,
    \VGA_R_OBUF[3]_inst_i_52_3 ,
    \VGA_R_OBUF[3]_inst_i_52_4 ,
    \VGA_R_OBUF[3]_inst_i_52_5 ,
    \VGA_R_OBUF[3]_inst_i_52_6 ,
    \VGA_R_OBUF[3]_inst_i_22_1 ,
    \VGA_R_OBUF[3]_inst_i_22_2 ,
    \VGA_R_OBUF[3]_inst_i_22_3 ,
    \VGA_R_OBUF[3]_inst_i_22_4 ,
    \VGA_R_OBUF[3]_inst_i_22_5 ,
    \VGA_R_OBUF[3]_inst_i_23_0 ,
    \VGA_R_OBUF[3]_inst_i_23_1 ,
    \VGA_R_OBUF[3]_inst_i_23_2 ,
    \VGA_R_OBUF[3]_inst_i_23_3 ,
    \VGA_R_OBUF[3]_inst_i_24_0 ,
    \VGA_R_OBUF[3]_inst_i_24_1 ,
    \VGA_R_OBUF[3]_inst_i_24_2 ,
    \VGA_R_OBUF[3]_inst_i_24_3 ,
    ram_reg_7680_7743_0_2_i_1);
  output \VGA_B_OBUF[3]_inst_i_5_0 ;
  output \VGA_G_OBUF[3]_inst_i_5_0 ;
  output \VGA_R_OBUF[3]_inst_i_8_0 ;
  output \VGA_B_OBUF[3]_inst_i_18_0 ;
  output \VGA_G_OBUF[3]_inst_i_18_0 ;
  output \VGA_R_OBUF[3]_inst_i_28_0 ;
  output \v_count_reg_reg[2] ;
  output \v_count_reg_reg[2]_0 ;
  output \v_count_reg_reg[2]_1 ;
  output ram_reg_64_127_0_2_i_2;
  output ram_reg_64_127_0_2_i_2_0;
  output ram_reg_64_127_0_2_i_2_1;
  output ram_reg_64_127_0_2_i_2_2;
  output ram_reg_64_127_0_2_i_2_3;
  output ram_reg_64_127_0_2_i_2_4;
  output ram_reg_64_127_0_2_i_2_5;
  output ram_reg_0_63_0_2_i_16;
  output ram_reg_0_63_0_2_i_16_0;
  output ram_reg_64_127_0_2_i_2_6;
  output ram_reg_0_63_0_2_i_16_1;
  output ram_reg_0_63_0_2_i_16_2;
  output ram_reg_0_63_0_2_i_13;
  output ram_reg_64_127_0_2_i_2_7;
  output ram_reg_64_127_0_2_i_2_8;
  output ram_reg_64_127_0_2_i_2_9;
  output ram_reg_0_63_0_2_i_16_3;
  output ram_reg_64_127_0_2_i_2_10;
  output ram_reg_0_63_0_2_i_16_4;
  output ram_reg_0_63_0_2_i_16_5;
  output ram_reg_0_63_0_2_i_16_6;
  output ram_reg_0_63_0_2_i_16_7;
  output ram_reg_0_63_0_2_i_16_8;
  output ram_reg_0_63_0_2_i_16_9;
  output ram_reg_0_63_0_2_i_16_10;
  output ram_reg_0_63_0_2_i_16_11;
  output ram_reg_0_63_0_2_i_16_12;
  output ram_reg_0_63_0_2_i_16_13;
  output ram_reg_0_63_0_2_i_16_14;
  input CLK100MHZ_IBUF_BUFG;
  input [2:0]color_out;
  input \VGA_R_OBUF[3]_inst_i_103_0 ;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input \VGA_R_OBUF[3]_inst_i_103_1 ;
  input \VGA_R_OBUF[3]_inst_i_103_2 ;
  input \VGA_R_OBUF[3]_inst_i_103_3 ;
  input \VGA_R_OBUF[3]_inst_i_104_0 ;
  input \VGA_R_OBUF[3]_inst_i_104_1 ;
  input \VGA_R_OBUF[3]_inst_i_104_2 ;
  input \VGA_R_OBUF[3]_inst_i_104_3 ;
  input \VGA_R_OBUF[3]_inst_i_105_0 ;
  input \VGA_R_OBUF[3]_inst_i_105_1 ;
  input \VGA_R_OBUF[3]_inst_i_105_2 ;
  input \VGA_R_OBUF[3]_inst_i_105_3 ;
  input \VGA_R_OBUF[3]_inst_i_106_0 ;
  input \VGA_R_OBUF[3]_inst_i_106_1 ;
  input \VGA_R_OBUF[3]_inst_i_106_2 ;
  input \VGA_R_OBUF[3]_inst_i_106_3 ;
  input \VGA_R_OBUF[3]_inst_i_99_0 ;
  input \VGA_R_OBUF[3]_inst_i_99_1 ;
  input \VGA_R_OBUF[3]_inst_i_99_2 ;
  input \VGA_R_OBUF[3]_inst_i_99_3 ;
  input \VGA_R_OBUF[3]_inst_i_100_0 ;
  input \VGA_R_OBUF[3]_inst_i_100_1 ;
  input \VGA_R_OBUF[3]_inst_i_100_2 ;
  input \VGA_R_OBUF[3]_inst_i_100_3 ;
  input \VGA_R_OBUF[3]_inst_i_101_0 ;
  input \VGA_R_OBUF[3]_inst_i_101_1 ;
  input \VGA_R_OBUF[3]_inst_i_101_2 ;
  input \VGA_R_OBUF[3]_inst_i_101_3 ;
  input \VGA_R_OBUF[3]_inst_i_102_0 ;
  input \VGA_R_OBUF[3]_inst_i_102_1 ;
  input \VGA_R_OBUF[3]_inst_i_102_2 ;
  input \VGA_R_OBUF[3]_inst_i_102_3 ;
  input \VGA_R_OBUF[3]_inst_i_95_0 ;
  input [4:0]\VGA_R_OBUF[3]_inst_i_95_1 ;
  input \VGA_R_OBUF[3]_inst_i_95_2 ;
  input \VGA_R_OBUF[3]_inst_i_95_3 ;
  input \VGA_R_OBUF[3]_inst_i_95_4 ;
  input \VGA_R_OBUF[3]_inst_i_96_0 ;
  input \VGA_R_OBUF[3]_inst_i_96_1 ;
  input \VGA_R_OBUF[3]_inst_i_96_2 ;
  input \VGA_R_OBUF[3]_inst_i_96_3 ;
  input \VGA_R_OBUF[3]_inst_i_97_0 ;
  input \VGA_R_OBUF[3]_inst_i_97_1 ;
  input \VGA_R_OBUF[3]_inst_i_97_2 ;
  input \VGA_R_OBUF[3]_inst_i_97_3 ;
  input \VGA_R_OBUF[3]_inst_i_98_0 ;
  input \VGA_R_OBUF[3]_inst_i_98_1 ;
  input \VGA_R_OBUF[3]_inst_i_98_2 ;
  input \VGA_R_OBUF[3]_inst_i_98_3 ;
  input \VGA_R_OBUF[3]_inst_i_91_0 ;
  input \VGA_R_OBUF[3]_inst_i_91_1 ;
  input \VGA_R_OBUF[3]_inst_i_91_2 ;
  input \VGA_R_OBUF[3]_inst_i_91_3 ;
  input \VGA_R_OBUF[3]_inst_i_92_0 ;
  input \VGA_R_OBUF[3]_inst_i_92_1 ;
  input \VGA_R_OBUF[3]_inst_i_92_2 ;
  input \VGA_R_OBUF[3]_inst_i_92_3 ;
  input \VGA_R_OBUF[3]_inst_i_93_0 ;
  input \VGA_R_OBUF[3]_inst_i_93_1 ;
  input \VGA_R_OBUF[3]_inst_i_93_2 ;
  input \VGA_R_OBUF[3]_inst_i_93_3 ;
  input \VGA_R_OBUF[3]_inst_i_94_0 ;
  input \VGA_R_OBUF[3]_inst_i_94_1 ;
  input \VGA_R_OBUF[3]_inst_i_94_2 ;
  input \VGA_R_OBUF[3]_inst_i_94_3 ;
  input \VGA_R_OBUF[3]_inst_i_110_0 ;
  input \VGA_R_OBUF[3]_inst_i_110_1 ;
  input \VGA_R_OBUF[3]_inst_i_110_2 ;
  input \VGA_R_OBUF[3]_inst_i_119_0 ;
  input [4:0]\VGA_R_OBUF[3]_inst_i_119_1 ;
  input [5:0]\VGA_R_OBUF[3]_inst_i_119_2 ;
  input \VGA_R_OBUF[3]_inst_i_119_3 ;
  input \VGA_R_OBUF[3]_inst_i_119_4 ;
  input \VGA_R_OBUF[3]_inst_i_119_5 ;
  input \VGA_R_OBUF[3]_inst_i_120_0 ;
  input \VGA_R_OBUF[3]_inst_i_120_1 ;
  input \VGA_R_OBUF[3]_inst_i_120_2 ;
  input \VGA_R_OBUF[3]_inst_i_120_3 ;
  input \VGA_R_OBUF[3]_inst_i_121_0 ;
  input \VGA_R_OBUF[3]_inst_i_121_1 ;
  input \VGA_R_OBUF[3]_inst_i_121_2 ;
  input \VGA_R_OBUF[3]_inst_i_121_3 ;
  input \VGA_R_OBUF[3]_inst_i_122_0 ;
  input \VGA_R_OBUF[3]_inst_i_122_1 ;
  input \VGA_R_OBUF[3]_inst_i_122_2 ;
  input \VGA_R_OBUF[3]_inst_i_122_3 ;
  input \VGA_R_OBUF[3]_inst_i_115_0 ;
  input [4:0]ADDRA;
  input \VGA_R_OBUF[3]_inst_i_115_1 ;
  input \VGA_R_OBUF[3]_inst_i_115_2 ;
  input \VGA_R_OBUF[3]_inst_i_115_3 ;
  input \VGA_R_OBUF[3]_inst_i_116_0 ;
  input \VGA_R_OBUF[3]_inst_i_116_1 ;
  input \VGA_R_OBUF[3]_inst_i_116_2 ;
  input \VGA_R_OBUF[3]_inst_i_116_3 ;
  input \VGA_R_OBUF[3]_inst_i_117_0 ;
  input \VGA_R_OBUF[3]_inst_i_117_1 ;
  input \VGA_R_OBUF[3]_inst_i_117_2 ;
  input \VGA_R_OBUF[3]_inst_i_117_3 ;
  input \VGA_R_OBUF[3]_inst_i_118_0 ;
  input \VGA_R_OBUF[3]_inst_i_118_1 ;
  input \VGA_R_OBUF[3]_inst_i_118_2 ;
  input \VGA_R_OBUF[3]_inst_i_118_3 ;
  input \VGA_R_OBUF[3]_inst_i_111_0 ;
  input \VGA_R_OBUF[3]_inst_i_111_1 ;
  input \VGA_R_OBUF[3]_inst_i_111_2 ;
  input \VGA_R_OBUF[3]_inst_i_111_3 ;
  input \VGA_R_OBUF[3]_inst_i_112_0 ;
  input \VGA_R_OBUF[3]_inst_i_112_1 ;
  input \VGA_R_OBUF[3]_inst_i_112_2 ;
  input \VGA_R_OBUF[3]_inst_i_112_3 ;
  input \VGA_R_OBUF[3]_inst_i_113_0 ;
  input \VGA_R_OBUF[3]_inst_i_113_1 ;
  input \VGA_R_OBUF[3]_inst_i_113_2 ;
  input \VGA_R_OBUF[3]_inst_i_113_3 ;
  input \VGA_R_OBUF[3]_inst_i_114_0 ;
  input \VGA_R_OBUF[3]_inst_i_114_1 ;
  input \VGA_R_OBUF[3]_inst_i_114_2 ;
  input \VGA_R_OBUF[3]_inst_i_114_3 ;
  input \VGA_R_OBUF[3]_inst_i_107_0 ;
  input \VGA_R_OBUF[3]_inst_i_107_1 ;
  input \VGA_R_OBUF[3]_inst_i_107_2 ;
  input \VGA_R_OBUF[3]_inst_i_107_3 ;
  input \VGA_R_OBUF[3]_inst_i_108_0 ;
  input \VGA_R_OBUF[3]_inst_i_108_1 ;
  input \VGA_R_OBUF[3]_inst_i_108_2 ;
  input \VGA_R_OBUF[3]_inst_i_108_3 ;
  input \VGA_R_OBUF[3]_inst_i_109_0 ;
  input \VGA_R_OBUF[3]_inst_i_109_1 ;
  input \VGA_R_OBUF[3]_inst_i_109_2 ;
  input \VGA_R_OBUF[3]_inst_i_109_3 ;
  input \VGA_R_OBUF[3]_inst_i_110_3 ;
  input \VGA_R_OBUF[3]_inst_i_110_4 ;
  input \VGA_R_OBUF[3]_inst_i_110_5 ;
  input \VGA_R_OBUF[3]_inst_i_110_6 ;
  input \VGA_R_OBUF[3]_inst_i_126_0 ;
  input \VGA_R_OBUF[3]_inst_i_126_1 ;
  input \VGA_R_OBUF[3]_inst_i_126_2 ;
  input \VGA_R_OBUF[3]_inst_i_135_0 ;
  input [4:0]\VGA_R_OBUF[3]_inst_i_135_1 ;
  input [5:0]\VGA_R_OBUF[3]_inst_i_135_2 ;
  input \VGA_R_OBUF[3]_inst_i_135_3 ;
  input \VGA_R_OBUF[3]_inst_i_135_4 ;
  input \VGA_R_OBUF[3]_inst_i_135_5 ;
  input [3:0]\VGA_R_OBUF[3]_inst_i_143_0 ;
  input \VGA_R_OBUF[3]_inst_i_136_0 ;
  input \VGA_R_OBUF[3]_inst_i_136_1 ;
  input \VGA_R_OBUF[3]_inst_i_136_2 ;
  input \VGA_R_OBUF[3]_inst_i_136_3 ;
  input \VGA_R_OBUF[3]_inst_i_137_0 ;
  input \VGA_R_OBUF[3]_inst_i_137_1 ;
  input \VGA_R_OBUF[3]_inst_i_137_2 ;
  input \VGA_R_OBUF[3]_inst_i_137_3 ;
  input \VGA_R_OBUF[3]_inst_i_138_0 ;
  input \VGA_R_OBUF[3]_inst_i_138_1 ;
  input \VGA_R_OBUF[3]_inst_i_138_2 ;
  input \VGA_R_OBUF[3]_inst_i_138_3 ;
  input \VGA_R_OBUF[3]_inst_i_131_0 ;
  input \VGA_R_OBUF[3]_inst_i_131_1 ;
  input \VGA_R_OBUF[3]_inst_i_131_2 ;
  input \VGA_R_OBUF[3]_inst_i_131_3 ;
  input \VGA_R_OBUF[3]_inst_i_132_0 ;
  input \VGA_R_OBUF[3]_inst_i_132_1 ;
  input \VGA_R_OBUF[3]_inst_i_132_2 ;
  input \VGA_R_OBUF[3]_inst_i_132_3 ;
  input \VGA_R_OBUF[3]_inst_i_133_0 ;
  input \VGA_R_OBUF[3]_inst_i_133_1 ;
  input \VGA_R_OBUF[3]_inst_i_133_2 ;
  input \VGA_R_OBUF[3]_inst_i_133_3 ;
  input \VGA_R_OBUF[3]_inst_i_134_0 ;
  input \VGA_R_OBUF[3]_inst_i_134_1 ;
  input \VGA_R_OBUF[3]_inst_i_134_2 ;
  input \VGA_R_OBUF[3]_inst_i_134_3 ;
  input \VGA_R_OBUF[3]_inst_i_127_0 ;
  input [2:0]\VGA_R_OBUF[3]_inst_i_127_1 ;
  input \VGA_R_OBUF[3]_inst_i_127_2 ;
  input \VGA_R_OBUF[3]_inst_i_127_3 ;
  input \VGA_R_OBUF[3]_inst_i_127_4 ;
  input \VGA_R_OBUF[3]_inst_i_128_0 ;
  input \VGA_R_OBUF[3]_inst_i_128_1 ;
  input \VGA_R_OBUF[3]_inst_i_128_2 ;
  input \VGA_R_OBUF[3]_inst_i_128_3 ;
  input \VGA_R_OBUF[3]_inst_i_129_0 ;
  input \VGA_R_OBUF[3]_inst_i_129_1 ;
  input \VGA_R_OBUF[3]_inst_i_129_2 ;
  input \VGA_R_OBUF[3]_inst_i_129_3 ;
  input \VGA_R_OBUF[3]_inst_i_130_0 ;
  input \VGA_R_OBUF[3]_inst_i_130_1 ;
  input \VGA_R_OBUF[3]_inst_i_130_2 ;
  input \VGA_R_OBUF[3]_inst_i_130_3 ;
  input \VGA_R_OBUF[3]_inst_i_123_0 ;
  input \VGA_R_OBUF[3]_inst_i_123_1 ;
  input \VGA_R_OBUF[3]_inst_i_123_2 ;
  input \VGA_R_OBUF[3]_inst_i_123_3 ;
  input \VGA_R_OBUF[3]_inst_i_124_0 ;
  input \VGA_R_OBUF[3]_inst_i_124_1 ;
  input \VGA_R_OBUF[3]_inst_i_124_2 ;
  input \VGA_R_OBUF[3]_inst_i_124_3 ;
  input \VGA_R_OBUF[3]_inst_i_125_0 ;
  input \VGA_R_OBUF[3]_inst_i_125_1 ;
  input \VGA_R_OBUF[3]_inst_i_125_2 ;
  input \VGA_R_OBUF[3]_inst_i_125_3 ;
  input \VGA_R_OBUF[3]_inst_i_126_3 ;
  input \VGA_R_OBUF[3]_inst_i_126_4 ;
  input \VGA_R_OBUF[3]_inst_i_126_5 ;
  input \VGA_R_OBUF[3]_inst_i_126_6 ;
  input \VGA_R_OBUF[3]_inst_i_142_0 ;
  input \VGA_R_OBUF[3]_inst_i_142_1 ;
  input \VGA_R_OBUF[3]_inst_i_142_2 ;
  input \VGA_R_OBUF[3]_inst_i_151_0 ;
  input [4:0]\VGA_R_OBUF[3]_inst_i_151_1 ;
  input [5:0]\VGA_R_OBUF[3]_inst_i_151_2 ;
  input \VGA_R_OBUF[3]_inst_i_151_3 ;
  input \VGA_R_OBUF[3]_inst_i_151_4 ;
  input \VGA_R_OBUF[3]_inst_i_151_5 ;
  input \VGA_R_OBUF[3]_inst_i_152_0 ;
  input \VGA_R_OBUF[3]_inst_i_152_1 ;
  input \VGA_R_OBUF[3]_inst_i_152_2 ;
  input \VGA_R_OBUF[3]_inst_i_152_3 ;
  input \VGA_R_OBUF[3]_inst_i_153_0 ;
  input \VGA_R_OBUF[3]_inst_i_153_1 ;
  input \VGA_R_OBUF[3]_inst_i_153_2 ;
  input \VGA_R_OBUF[3]_inst_i_153_3 ;
  input \VGA_R_OBUF[3]_inst_i_154_0 ;
  input \VGA_R_OBUF[3]_inst_i_154_1 ;
  input \VGA_R_OBUF[3]_inst_i_154_2 ;
  input \VGA_R_OBUF[3]_inst_i_154_3 ;
  input \VGA_R_OBUF[3]_inst_i_147_0 ;
  input \VGA_R_OBUF[3]_inst_i_147_1 ;
  input \VGA_R_OBUF[3]_inst_i_147_2 ;
  input \VGA_R_OBUF[3]_inst_i_147_3 ;
  input \VGA_R_OBUF[3]_inst_i_148_0 ;
  input \VGA_R_OBUF[3]_inst_i_148_1 ;
  input \VGA_R_OBUF[3]_inst_i_148_2 ;
  input \VGA_R_OBUF[3]_inst_i_148_3 ;
  input \VGA_R_OBUF[3]_inst_i_149_0 ;
  input \VGA_R_OBUF[3]_inst_i_149_1 ;
  input \VGA_R_OBUF[3]_inst_i_149_2 ;
  input \VGA_R_OBUF[3]_inst_i_149_3 ;
  input \VGA_R_OBUF[3]_inst_i_150_0 ;
  input \VGA_R_OBUF[3]_inst_i_150_1 ;
  input \VGA_R_OBUF[3]_inst_i_150_2 ;
  input \VGA_R_OBUF[3]_inst_i_150_3 ;
  input \VGA_R_OBUF[3]_inst_i_143_1 ;
  input [0:0]\VGA_R_OBUF[3]_inst_i_143_2 ;
  input \VGA_R_OBUF[3]_inst_i_143_3 ;
  input \VGA_R_OBUF[3]_inst_i_143_4 ;
  input \VGA_R_OBUF[3]_inst_i_143_5 ;
  input \VGA_R_OBUF[3]_inst_i_144_0 ;
  input \VGA_R_OBUF[3]_inst_i_144_1 ;
  input \VGA_R_OBUF[3]_inst_i_144_2 ;
  input \VGA_R_OBUF[3]_inst_i_144_3 ;
  input \VGA_R_OBUF[3]_inst_i_145_0 ;
  input \VGA_R_OBUF[3]_inst_i_145_1 ;
  input \VGA_R_OBUF[3]_inst_i_145_2 ;
  input \VGA_R_OBUF[3]_inst_i_145_3 ;
  input \VGA_R_OBUF[3]_inst_i_146_0 ;
  input \VGA_R_OBUF[3]_inst_i_146_1 ;
  input \VGA_R_OBUF[3]_inst_i_146_2 ;
  input \VGA_R_OBUF[3]_inst_i_146_3 ;
  input \VGA_R_OBUF[3]_inst_i_139_0 ;
  input \VGA_R_OBUF[3]_inst_i_139_1 ;
  input \VGA_R_OBUF[3]_inst_i_139_2 ;
  input \VGA_R_OBUF[3]_inst_i_139_3 ;
  input \VGA_R_OBUF[3]_inst_i_140_0 ;
  input \VGA_R_OBUF[3]_inst_i_140_1 ;
  input \VGA_R_OBUF[3]_inst_i_140_2 ;
  input \VGA_R_OBUF[3]_inst_i_140_3 ;
  input \VGA_R_OBUF[3]_inst_i_141_0 ;
  input \VGA_R_OBUF[3]_inst_i_141_1 ;
  input \VGA_R_OBUF[3]_inst_i_141_2 ;
  input \VGA_R_OBUF[3]_inst_i_141_3 ;
  input \VGA_R_OBUF[3]_inst_i_142_3 ;
  input \VGA_R_OBUF[3]_inst_i_142_4 ;
  input \VGA_R_OBUF[3]_inst_i_142_5 ;
  input \VGA_R_OBUF[3]_inst_i_142_6 ;
  input \VGA_R_OBUF[3]_inst_i_52_0 ;
  input \VGA_R_OBUF[3]_inst_i_52_1 ;
  input \VGA_R_OBUF[3]_inst_i_52_2 ;
  input \VGA_R_OBUF[3]_inst_i_57_0 ;
  input [8:0]read_address;
  input [3:0]\VGA_R_OBUF[3]_inst_i_57_1 ;
  input [5:0]\VGA_R_OBUF[3]_inst_i_22_0 ;
  input \VGA_R_OBUF[3]_inst_i_57_2 ;
  input \VGA_R_OBUF[3]_inst_i_57_3 ;
  input \VGA_R_OBUF[3]_inst_i_57_4 ;
  input \VGA_R_OBUF[3]_inst_i_58_0 ;
  input \VGA_R_OBUF[3]_inst_i_58_1 ;
  input \VGA_R_OBUF[3]_inst_i_58_2 ;
  input \VGA_R_OBUF[3]_inst_i_58_3 ;
  input \VGA_R_OBUF[3]_inst_i_55_0 ;
  input \VGA_R_OBUF[3]_inst_i_55_1 ;
  input \VGA_R_OBUF[3]_inst_i_55_2 ;
  input \VGA_R_OBUF[3]_inst_i_55_3 ;
  input \VGA_R_OBUF[3]_inst_i_56_0 ;
  input \VGA_R_OBUF[3]_inst_i_56_1 ;
  input \VGA_R_OBUF[3]_inst_i_56_2 ;
  input \VGA_R_OBUF[3]_inst_i_56_3 ;
  input \VGA_R_OBUF[3]_inst_i_53_0 ;
  input \VGA_R_OBUF[3]_inst_i_53_1 ;
  input \VGA_R_OBUF[3]_inst_i_53_2 ;
  input \VGA_R_OBUF[3]_inst_i_53_3 ;
  input \VGA_R_OBUF[3]_inst_i_54_0 ;
  input \VGA_R_OBUF[3]_inst_i_54_1 ;
  input \VGA_R_OBUF[3]_inst_i_54_2 ;
  input \VGA_R_OBUF[3]_inst_i_54_3 ;
  input \VGA_R_OBUF[3]_inst_i_51_0 ;
  input \VGA_R_OBUF[3]_inst_i_51_1 ;
  input \VGA_R_OBUF[3]_inst_i_51_2 ;
  input \VGA_R_OBUF[3]_inst_i_51_3 ;
  input \VGA_R_OBUF[3]_inst_i_52_3 ;
  input \VGA_R_OBUF[3]_inst_i_52_4 ;
  input \VGA_R_OBUF[3]_inst_i_52_5 ;
  input \VGA_R_OBUF[3]_inst_i_52_6 ;
  input \VGA_R_OBUF[3]_inst_i_22_1 ;
  input [2:0]\VGA_R_OBUF[3]_inst_i_22_2 ;
  input \VGA_R_OBUF[3]_inst_i_22_3 ;
  input \VGA_R_OBUF[3]_inst_i_22_4 ;
  input \VGA_R_OBUF[3]_inst_i_22_5 ;
  input \VGA_R_OBUF[3]_inst_i_23_0 ;
  input \VGA_R_OBUF[3]_inst_i_23_1 ;
  input \VGA_R_OBUF[3]_inst_i_23_2 ;
  input \VGA_R_OBUF[3]_inst_i_23_3 ;
  input \VGA_R_OBUF[3]_inst_i_24_0 ;
  input \VGA_R_OBUF[3]_inst_i_24_1 ;
  input \VGA_R_OBUF[3]_inst_i_24_2 ;
  input \VGA_R_OBUF[3]_inst_i_24_3 ;
  input [8:0]ram_reg_7680_7743_0_2_i_1;

  wire [4:0]ADDRA;
  wire [5:0]ADDRC;
  wire [5:0]ADDRD;
  wire CLK100MHZ_IBUF_BUFG;
  wire \VGA_B_OBUF[3]_inst_i_100_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_101_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_102_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_103_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_104_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_105_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_106_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_107_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_108_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_109_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_10_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_110_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_111_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_112_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_113_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_114_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_115_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_116_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_117_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_118_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_119_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_11_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_120_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_121_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_122_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_123_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_124_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_125_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_126_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_127_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_128_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_129_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_12_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_130_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_131_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_132_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_133_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_134_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_135_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_136_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_137_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_138_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_13_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_14_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_15_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_16_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_17_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_18_0 ;
  wire \VGA_B_OBUF[3]_inst_i_18_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_19_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_20_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_21_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_22_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_23_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_24_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_25_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_26_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_27_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_28_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_29_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_30_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_31_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_32_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_33_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_34_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_35_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_36_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_37_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_38_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_39_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_40_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_41_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_42_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_43_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_44_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_45_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_46_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_47_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_48_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_49_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_4_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_50_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_51_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_52_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_53_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_54_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_55_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_56_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_57_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_58_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_59_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_5_0 ;
  wire \VGA_B_OBUF[3]_inst_i_5_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_60_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_61_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_62_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_63_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_64_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_65_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_66_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_67_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_68_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_69_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_70_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_71_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_72_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_73_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_74_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_75_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_76_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_77_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_78_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_79_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_80_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_81_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_82_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_83_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_84_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_85_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_86_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_87_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_88_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_89_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_8_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_90_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_91_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_92_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_93_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_94_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_95_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_96_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_97_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_98_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_99_n_0 ;
  wire \VGA_B_OBUF[3]_inst_i_9_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_100_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_101_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_102_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_103_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_104_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_105_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_106_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_107_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_108_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_109_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_10_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_110_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_111_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_112_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_113_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_114_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_115_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_116_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_117_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_118_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_119_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_11_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_120_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_121_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_122_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_123_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_124_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_125_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_126_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_127_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_128_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_129_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_12_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_130_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_131_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_132_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_133_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_134_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_135_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_136_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_137_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_138_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_13_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_14_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_15_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_16_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_17_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_18_0 ;
  wire \VGA_G_OBUF[3]_inst_i_18_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_19_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_20_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_21_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_22_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_23_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_24_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_25_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_26_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_27_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_28_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_29_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_30_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_31_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_32_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_33_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_34_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_35_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_36_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_37_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_38_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_39_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_40_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_41_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_42_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_43_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_44_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_45_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_46_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_47_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_48_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_49_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_4_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_50_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_51_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_52_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_53_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_54_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_55_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_56_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_57_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_58_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_59_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_5_0 ;
  wire \VGA_G_OBUF[3]_inst_i_5_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_60_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_61_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_62_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_63_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_64_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_65_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_66_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_67_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_68_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_69_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_70_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_71_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_72_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_73_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_74_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_75_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_76_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_77_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_78_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_79_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_80_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_81_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_82_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_83_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_84_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_85_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_86_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_87_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_88_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_89_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_8_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_90_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_91_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_92_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_93_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_94_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_95_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_96_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_97_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_98_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_99_n_0 ;
  wire \VGA_G_OBUF[3]_inst_i_9_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_100_0 ;
  wire \VGA_R_OBUF[3]_inst_i_100_1 ;
  wire \VGA_R_OBUF[3]_inst_i_100_2 ;
  wire \VGA_R_OBUF[3]_inst_i_100_3 ;
  wire \VGA_R_OBUF[3]_inst_i_100_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_101_0 ;
  wire \VGA_R_OBUF[3]_inst_i_101_1 ;
  wire \VGA_R_OBUF[3]_inst_i_101_2 ;
  wire \VGA_R_OBUF[3]_inst_i_101_3 ;
  wire \VGA_R_OBUF[3]_inst_i_101_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_102_0 ;
  wire \VGA_R_OBUF[3]_inst_i_102_1 ;
  wire \VGA_R_OBUF[3]_inst_i_102_2 ;
  wire \VGA_R_OBUF[3]_inst_i_102_3 ;
  wire \VGA_R_OBUF[3]_inst_i_102_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_103_0 ;
  wire \VGA_R_OBUF[3]_inst_i_103_1 ;
  wire \VGA_R_OBUF[3]_inst_i_103_2 ;
  wire \VGA_R_OBUF[3]_inst_i_103_3 ;
  wire \VGA_R_OBUF[3]_inst_i_103_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_104_0 ;
  wire \VGA_R_OBUF[3]_inst_i_104_1 ;
  wire \VGA_R_OBUF[3]_inst_i_104_2 ;
  wire \VGA_R_OBUF[3]_inst_i_104_3 ;
  wire \VGA_R_OBUF[3]_inst_i_104_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_105_0 ;
  wire \VGA_R_OBUF[3]_inst_i_105_1 ;
  wire \VGA_R_OBUF[3]_inst_i_105_2 ;
  wire \VGA_R_OBUF[3]_inst_i_105_3 ;
  wire \VGA_R_OBUF[3]_inst_i_105_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_106_0 ;
  wire \VGA_R_OBUF[3]_inst_i_106_1 ;
  wire \VGA_R_OBUF[3]_inst_i_106_2 ;
  wire \VGA_R_OBUF[3]_inst_i_106_3 ;
  wire \VGA_R_OBUF[3]_inst_i_106_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_107_0 ;
  wire \VGA_R_OBUF[3]_inst_i_107_1 ;
  wire \VGA_R_OBUF[3]_inst_i_107_2 ;
  wire \VGA_R_OBUF[3]_inst_i_107_3 ;
  wire \VGA_R_OBUF[3]_inst_i_107_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_108_0 ;
  wire \VGA_R_OBUF[3]_inst_i_108_1 ;
  wire \VGA_R_OBUF[3]_inst_i_108_2 ;
  wire \VGA_R_OBUF[3]_inst_i_108_3 ;
  wire \VGA_R_OBUF[3]_inst_i_108_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_109_0 ;
  wire \VGA_R_OBUF[3]_inst_i_109_1 ;
  wire \VGA_R_OBUF[3]_inst_i_109_2 ;
  wire \VGA_R_OBUF[3]_inst_i_109_3 ;
  wire \VGA_R_OBUF[3]_inst_i_109_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_110_0 ;
  wire \VGA_R_OBUF[3]_inst_i_110_1 ;
  wire \VGA_R_OBUF[3]_inst_i_110_2 ;
  wire \VGA_R_OBUF[3]_inst_i_110_3 ;
  wire \VGA_R_OBUF[3]_inst_i_110_4 ;
  wire \VGA_R_OBUF[3]_inst_i_110_5 ;
  wire \VGA_R_OBUF[3]_inst_i_110_6 ;
  wire \VGA_R_OBUF[3]_inst_i_110_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_111_0 ;
  wire \VGA_R_OBUF[3]_inst_i_111_1 ;
  wire \VGA_R_OBUF[3]_inst_i_111_2 ;
  wire \VGA_R_OBUF[3]_inst_i_111_3 ;
  wire \VGA_R_OBUF[3]_inst_i_111_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_112_0 ;
  wire \VGA_R_OBUF[3]_inst_i_112_1 ;
  wire \VGA_R_OBUF[3]_inst_i_112_2 ;
  wire \VGA_R_OBUF[3]_inst_i_112_3 ;
  wire \VGA_R_OBUF[3]_inst_i_112_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_113_0 ;
  wire \VGA_R_OBUF[3]_inst_i_113_1 ;
  wire \VGA_R_OBUF[3]_inst_i_113_2 ;
  wire \VGA_R_OBUF[3]_inst_i_113_3 ;
  wire \VGA_R_OBUF[3]_inst_i_113_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_114_0 ;
  wire \VGA_R_OBUF[3]_inst_i_114_1 ;
  wire \VGA_R_OBUF[3]_inst_i_114_2 ;
  wire \VGA_R_OBUF[3]_inst_i_114_3 ;
  wire \VGA_R_OBUF[3]_inst_i_114_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_115_0 ;
  wire \VGA_R_OBUF[3]_inst_i_115_1 ;
  wire \VGA_R_OBUF[3]_inst_i_115_2 ;
  wire \VGA_R_OBUF[3]_inst_i_115_3 ;
  wire \VGA_R_OBUF[3]_inst_i_115_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_116_0 ;
  wire \VGA_R_OBUF[3]_inst_i_116_1 ;
  wire \VGA_R_OBUF[3]_inst_i_116_2 ;
  wire \VGA_R_OBUF[3]_inst_i_116_3 ;
  wire \VGA_R_OBUF[3]_inst_i_116_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_117_0 ;
  wire \VGA_R_OBUF[3]_inst_i_117_1 ;
  wire \VGA_R_OBUF[3]_inst_i_117_2 ;
  wire \VGA_R_OBUF[3]_inst_i_117_3 ;
  wire \VGA_R_OBUF[3]_inst_i_117_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_118_0 ;
  wire \VGA_R_OBUF[3]_inst_i_118_1 ;
  wire \VGA_R_OBUF[3]_inst_i_118_2 ;
  wire \VGA_R_OBUF[3]_inst_i_118_3 ;
  wire \VGA_R_OBUF[3]_inst_i_118_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_119_0 ;
  wire [4:0]\VGA_R_OBUF[3]_inst_i_119_1 ;
  wire [5:0]\VGA_R_OBUF[3]_inst_i_119_2 ;
  wire \VGA_R_OBUF[3]_inst_i_119_3 ;
  wire \VGA_R_OBUF[3]_inst_i_119_4 ;
  wire \VGA_R_OBUF[3]_inst_i_119_5 ;
  wire \VGA_R_OBUF[3]_inst_i_119_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_120_0 ;
  wire \VGA_R_OBUF[3]_inst_i_120_1 ;
  wire \VGA_R_OBUF[3]_inst_i_120_2 ;
  wire \VGA_R_OBUF[3]_inst_i_120_3 ;
  wire \VGA_R_OBUF[3]_inst_i_120_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_121_0 ;
  wire \VGA_R_OBUF[3]_inst_i_121_1 ;
  wire \VGA_R_OBUF[3]_inst_i_121_2 ;
  wire \VGA_R_OBUF[3]_inst_i_121_3 ;
  wire \VGA_R_OBUF[3]_inst_i_121_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_122_0 ;
  wire \VGA_R_OBUF[3]_inst_i_122_1 ;
  wire \VGA_R_OBUF[3]_inst_i_122_2 ;
  wire \VGA_R_OBUF[3]_inst_i_122_3 ;
  wire \VGA_R_OBUF[3]_inst_i_122_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_123_0 ;
  wire \VGA_R_OBUF[3]_inst_i_123_1 ;
  wire \VGA_R_OBUF[3]_inst_i_123_2 ;
  wire \VGA_R_OBUF[3]_inst_i_123_3 ;
  wire \VGA_R_OBUF[3]_inst_i_123_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_124_0 ;
  wire \VGA_R_OBUF[3]_inst_i_124_1 ;
  wire \VGA_R_OBUF[3]_inst_i_124_2 ;
  wire \VGA_R_OBUF[3]_inst_i_124_3 ;
  wire \VGA_R_OBUF[3]_inst_i_124_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_125_0 ;
  wire \VGA_R_OBUF[3]_inst_i_125_1 ;
  wire \VGA_R_OBUF[3]_inst_i_125_2 ;
  wire \VGA_R_OBUF[3]_inst_i_125_3 ;
  wire \VGA_R_OBUF[3]_inst_i_125_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_126_0 ;
  wire \VGA_R_OBUF[3]_inst_i_126_1 ;
  wire \VGA_R_OBUF[3]_inst_i_126_2 ;
  wire \VGA_R_OBUF[3]_inst_i_126_3 ;
  wire \VGA_R_OBUF[3]_inst_i_126_4 ;
  wire \VGA_R_OBUF[3]_inst_i_126_5 ;
  wire \VGA_R_OBUF[3]_inst_i_126_6 ;
  wire \VGA_R_OBUF[3]_inst_i_126_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_127_0 ;
  wire [2:0]\VGA_R_OBUF[3]_inst_i_127_1 ;
  wire \VGA_R_OBUF[3]_inst_i_127_2 ;
  wire \VGA_R_OBUF[3]_inst_i_127_3 ;
  wire \VGA_R_OBUF[3]_inst_i_127_4 ;
  wire \VGA_R_OBUF[3]_inst_i_127_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_128_0 ;
  wire \VGA_R_OBUF[3]_inst_i_128_1 ;
  wire \VGA_R_OBUF[3]_inst_i_128_2 ;
  wire \VGA_R_OBUF[3]_inst_i_128_3 ;
  wire \VGA_R_OBUF[3]_inst_i_128_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_129_0 ;
  wire \VGA_R_OBUF[3]_inst_i_129_1 ;
  wire \VGA_R_OBUF[3]_inst_i_129_2 ;
  wire \VGA_R_OBUF[3]_inst_i_129_3 ;
  wire \VGA_R_OBUF[3]_inst_i_129_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_130_0 ;
  wire \VGA_R_OBUF[3]_inst_i_130_1 ;
  wire \VGA_R_OBUF[3]_inst_i_130_2 ;
  wire \VGA_R_OBUF[3]_inst_i_130_3 ;
  wire \VGA_R_OBUF[3]_inst_i_130_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_131_0 ;
  wire \VGA_R_OBUF[3]_inst_i_131_1 ;
  wire \VGA_R_OBUF[3]_inst_i_131_2 ;
  wire \VGA_R_OBUF[3]_inst_i_131_3 ;
  wire \VGA_R_OBUF[3]_inst_i_131_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_132_0 ;
  wire \VGA_R_OBUF[3]_inst_i_132_1 ;
  wire \VGA_R_OBUF[3]_inst_i_132_2 ;
  wire \VGA_R_OBUF[3]_inst_i_132_3 ;
  wire \VGA_R_OBUF[3]_inst_i_132_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_133_0 ;
  wire \VGA_R_OBUF[3]_inst_i_133_1 ;
  wire \VGA_R_OBUF[3]_inst_i_133_2 ;
  wire \VGA_R_OBUF[3]_inst_i_133_3 ;
  wire \VGA_R_OBUF[3]_inst_i_133_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_134_0 ;
  wire \VGA_R_OBUF[3]_inst_i_134_1 ;
  wire \VGA_R_OBUF[3]_inst_i_134_2 ;
  wire \VGA_R_OBUF[3]_inst_i_134_3 ;
  wire \VGA_R_OBUF[3]_inst_i_134_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_135_0 ;
  wire [4:0]\VGA_R_OBUF[3]_inst_i_135_1 ;
  wire [5:0]\VGA_R_OBUF[3]_inst_i_135_2 ;
  wire \VGA_R_OBUF[3]_inst_i_135_3 ;
  wire \VGA_R_OBUF[3]_inst_i_135_4 ;
  wire \VGA_R_OBUF[3]_inst_i_135_5 ;
  wire \VGA_R_OBUF[3]_inst_i_135_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_136_0 ;
  wire \VGA_R_OBUF[3]_inst_i_136_1 ;
  wire \VGA_R_OBUF[3]_inst_i_136_2 ;
  wire \VGA_R_OBUF[3]_inst_i_136_3 ;
  wire \VGA_R_OBUF[3]_inst_i_136_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_137_0 ;
  wire \VGA_R_OBUF[3]_inst_i_137_1 ;
  wire \VGA_R_OBUF[3]_inst_i_137_2 ;
  wire \VGA_R_OBUF[3]_inst_i_137_3 ;
  wire \VGA_R_OBUF[3]_inst_i_137_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_138_0 ;
  wire \VGA_R_OBUF[3]_inst_i_138_1 ;
  wire \VGA_R_OBUF[3]_inst_i_138_2 ;
  wire \VGA_R_OBUF[3]_inst_i_138_3 ;
  wire \VGA_R_OBUF[3]_inst_i_138_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_139_0 ;
  wire \VGA_R_OBUF[3]_inst_i_139_1 ;
  wire \VGA_R_OBUF[3]_inst_i_139_2 ;
  wire \VGA_R_OBUF[3]_inst_i_139_3 ;
  wire \VGA_R_OBUF[3]_inst_i_139_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_140_0 ;
  wire \VGA_R_OBUF[3]_inst_i_140_1 ;
  wire \VGA_R_OBUF[3]_inst_i_140_2 ;
  wire \VGA_R_OBUF[3]_inst_i_140_3 ;
  wire \VGA_R_OBUF[3]_inst_i_140_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_141_0 ;
  wire \VGA_R_OBUF[3]_inst_i_141_1 ;
  wire \VGA_R_OBUF[3]_inst_i_141_2 ;
  wire \VGA_R_OBUF[3]_inst_i_141_3 ;
  wire \VGA_R_OBUF[3]_inst_i_141_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_142_0 ;
  wire \VGA_R_OBUF[3]_inst_i_142_1 ;
  wire \VGA_R_OBUF[3]_inst_i_142_2 ;
  wire \VGA_R_OBUF[3]_inst_i_142_3 ;
  wire \VGA_R_OBUF[3]_inst_i_142_4 ;
  wire \VGA_R_OBUF[3]_inst_i_142_5 ;
  wire \VGA_R_OBUF[3]_inst_i_142_6 ;
  wire \VGA_R_OBUF[3]_inst_i_142_n_0 ;
  wire [3:0]\VGA_R_OBUF[3]_inst_i_143_0 ;
  wire \VGA_R_OBUF[3]_inst_i_143_1 ;
  wire [0:0]\VGA_R_OBUF[3]_inst_i_143_2 ;
  wire \VGA_R_OBUF[3]_inst_i_143_3 ;
  wire \VGA_R_OBUF[3]_inst_i_143_4 ;
  wire \VGA_R_OBUF[3]_inst_i_143_5 ;
  wire \VGA_R_OBUF[3]_inst_i_143_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_144_0 ;
  wire \VGA_R_OBUF[3]_inst_i_144_1 ;
  wire \VGA_R_OBUF[3]_inst_i_144_2 ;
  wire \VGA_R_OBUF[3]_inst_i_144_3 ;
  wire \VGA_R_OBUF[3]_inst_i_144_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_145_0 ;
  wire \VGA_R_OBUF[3]_inst_i_145_1 ;
  wire \VGA_R_OBUF[3]_inst_i_145_2 ;
  wire \VGA_R_OBUF[3]_inst_i_145_3 ;
  wire \VGA_R_OBUF[3]_inst_i_145_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_146_0 ;
  wire \VGA_R_OBUF[3]_inst_i_146_1 ;
  wire \VGA_R_OBUF[3]_inst_i_146_2 ;
  wire \VGA_R_OBUF[3]_inst_i_146_3 ;
  wire \VGA_R_OBUF[3]_inst_i_146_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_147_0 ;
  wire \VGA_R_OBUF[3]_inst_i_147_1 ;
  wire \VGA_R_OBUF[3]_inst_i_147_2 ;
  wire \VGA_R_OBUF[3]_inst_i_147_3 ;
  wire \VGA_R_OBUF[3]_inst_i_147_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_148_0 ;
  wire \VGA_R_OBUF[3]_inst_i_148_1 ;
  wire \VGA_R_OBUF[3]_inst_i_148_2 ;
  wire \VGA_R_OBUF[3]_inst_i_148_3 ;
  wire \VGA_R_OBUF[3]_inst_i_148_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_149_0 ;
  wire \VGA_R_OBUF[3]_inst_i_149_1 ;
  wire \VGA_R_OBUF[3]_inst_i_149_2 ;
  wire \VGA_R_OBUF[3]_inst_i_149_3 ;
  wire \VGA_R_OBUF[3]_inst_i_149_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_14_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_150_0 ;
  wire \VGA_R_OBUF[3]_inst_i_150_1 ;
  wire \VGA_R_OBUF[3]_inst_i_150_2 ;
  wire \VGA_R_OBUF[3]_inst_i_150_3 ;
  wire \VGA_R_OBUF[3]_inst_i_150_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_151_0 ;
  wire [4:0]\VGA_R_OBUF[3]_inst_i_151_1 ;
  wire [5:0]\VGA_R_OBUF[3]_inst_i_151_2 ;
  wire \VGA_R_OBUF[3]_inst_i_151_3 ;
  wire \VGA_R_OBUF[3]_inst_i_151_4 ;
  wire \VGA_R_OBUF[3]_inst_i_151_5 ;
  wire \VGA_R_OBUF[3]_inst_i_151_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_152_0 ;
  wire \VGA_R_OBUF[3]_inst_i_152_1 ;
  wire \VGA_R_OBUF[3]_inst_i_152_2 ;
  wire \VGA_R_OBUF[3]_inst_i_152_3 ;
  wire \VGA_R_OBUF[3]_inst_i_152_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_153_0 ;
  wire \VGA_R_OBUF[3]_inst_i_153_1 ;
  wire \VGA_R_OBUF[3]_inst_i_153_2 ;
  wire \VGA_R_OBUF[3]_inst_i_153_3 ;
  wire \VGA_R_OBUF[3]_inst_i_153_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_154_0 ;
  wire \VGA_R_OBUF[3]_inst_i_154_1 ;
  wire \VGA_R_OBUF[3]_inst_i_154_2 ;
  wire \VGA_R_OBUF[3]_inst_i_154_3 ;
  wire \VGA_R_OBUF[3]_inst_i_154_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_15_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_16_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_17_n_0 ;
  wire [5:0]\VGA_R_OBUF[3]_inst_i_22_0 ;
  wire \VGA_R_OBUF[3]_inst_i_22_1 ;
  wire [2:0]\VGA_R_OBUF[3]_inst_i_22_2 ;
  wire \VGA_R_OBUF[3]_inst_i_22_3 ;
  wire \VGA_R_OBUF[3]_inst_i_22_4 ;
  wire \VGA_R_OBUF[3]_inst_i_22_5 ;
  wire \VGA_R_OBUF[3]_inst_i_22_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_23_0 ;
  wire \VGA_R_OBUF[3]_inst_i_23_1 ;
  wire \VGA_R_OBUF[3]_inst_i_23_2 ;
  wire \VGA_R_OBUF[3]_inst_i_23_3 ;
  wire \VGA_R_OBUF[3]_inst_i_23_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_24_0 ;
  wire \VGA_R_OBUF[3]_inst_i_24_1 ;
  wire \VGA_R_OBUF[3]_inst_i_24_2 ;
  wire \VGA_R_OBUF[3]_inst_i_24_3 ;
  wire \VGA_R_OBUF[3]_inst_i_24_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_25_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_26_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_27_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_28_0 ;
  wire \VGA_R_OBUF[3]_inst_i_28_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_29_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_30_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_31_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_32_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_33_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_34_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_35_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_36_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_37_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_38_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_39_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_40_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_41_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_42_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_43_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_44_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_51_0 ;
  wire \VGA_R_OBUF[3]_inst_i_51_1 ;
  wire \VGA_R_OBUF[3]_inst_i_51_2 ;
  wire \VGA_R_OBUF[3]_inst_i_51_3 ;
  wire \VGA_R_OBUF[3]_inst_i_51_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_52_0 ;
  wire \VGA_R_OBUF[3]_inst_i_52_1 ;
  wire \VGA_R_OBUF[3]_inst_i_52_2 ;
  wire \VGA_R_OBUF[3]_inst_i_52_3 ;
  wire \VGA_R_OBUF[3]_inst_i_52_4 ;
  wire \VGA_R_OBUF[3]_inst_i_52_5 ;
  wire \VGA_R_OBUF[3]_inst_i_52_6 ;
  wire \VGA_R_OBUF[3]_inst_i_52_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_53_0 ;
  wire \VGA_R_OBUF[3]_inst_i_53_1 ;
  wire \VGA_R_OBUF[3]_inst_i_53_2 ;
  wire \VGA_R_OBUF[3]_inst_i_53_3 ;
  wire \VGA_R_OBUF[3]_inst_i_53_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_54_0 ;
  wire \VGA_R_OBUF[3]_inst_i_54_1 ;
  wire \VGA_R_OBUF[3]_inst_i_54_2 ;
  wire \VGA_R_OBUF[3]_inst_i_54_3 ;
  wire \VGA_R_OBUF[3]_inst_i_54_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_55_0 ;
  wire \VGA_R_OBUF[3]_inst_i_55_1 ;
  wire \VGA_R_OBUF[3]_inst_i_55_2 ;
  wire \VGA_R_OBUF[3]_inst_i_55_3 ;
  wire \VGA_R_OBUF[3]_inst_i_55_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_56_0 ;
  wire \VGA_R_OBUF[3]_inst_i_56_1 ;
  wire \VGA_R_OBUF[3]_inst_i_56_2 ;
  wire \VGA_R_OBUF[3]_inst_i_56_3 ;
  wire \VGA_R_OBUF[3]_inst_i_56_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_57_0 ;
  wire [3:0]\VGA_R_OBUF[3]_inst_i_57_1 ;
  wire \VGA_R_OBUF[3]_inst_i_57_2 ;
  wire \VGA_R_OBUF[3]_inst_i_57_3 ;
  wire \VGA_R_OBUF[3]_inst_i_57_4 ;
  wire \VGA_R_OBUF[3]_inst_i_57_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_58_0 ;
  wire \VGA_R_OBUF[3]_inst_i_58_1 ;
  wire \VGA_R_OBUF[3]_inst_i_58_2 ;
  wire \VGA_R_OBUF[3]_inst_i_58_3 ;
  wire \VGA_R_OBUF[3]_inst_i_58_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_59_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_60_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_61_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_62_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_63_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_64_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_65_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_66_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_67_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_68_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_69_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_70_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_71_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_72_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_73_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_74_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_75_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_76_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_77_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_78_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_79_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_7_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_80_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_81_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_82_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_83_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_84_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_85_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_86_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_87_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_88_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_89_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_8_0 ;
  wire \VGA_R_OBUF[3]_inst_i_8_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_90_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_91_0 ;
  wire \VGA_R_OBUF[3]_inst_i_91_1 ;
  wire \VGA_R_OBUF[3]_inst_i_91_2 ;
  wire \VGA_R_OBUF[3]_inst_i_91_3 ;
  wire \VGA_R_OBUF[3]_inst_i_91_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_92_0 ;
  wire \VGA_R_OBUF[3]_inst_i_92_1 ;
  wire \VGA_R_OBUF[3]_inst_i_92_2 ;
  wire \VGA_R_OBUF[3]_inst_i_92_3 ;
  wire \VGA_R_OBUF[3]_inst_i_92_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_93_0 ;
  wire \VGA_R_OBUF[3]_inst_i_93_1 ;
  wire \VGA_R_OBUF[3]_inst_i_93_2 ;
  wire \VGA_R_OBUF[3]_inst_i_93_3 ;
  wire \VGA_R_OBUF[3]_inst_i_93_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_94_0 ;
  wire \VGA_R_OBUF[3]_inst_i_94_1 ;
  wire \VGA_R_OBUF[3]_inst_i_94_2 ;
  wire \VGA_R_OBUF[3]_inst_i_94_3 ;
  wire \VGA_R_OBUF[3]_inst_i_94_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_95_0 ;
  wire [4:0]\VGA_R_OBUF[3]_inst_i_95_1 ;
  wire \VGA_R_OBUF[3]_inst_i_95_2 ;
  wire \VGA_R_OBUF[3]_inst_i_95_3 ;
  wire \VGA_R_OBUF[3]_inst_i_95_4 ;
  wire \VGA_R_OBUF[3]_inst_i_95_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_96_0 ;
  wire \VGA_R_OBUF[3]_inst_i_96_1 ;
  wire \VGA_R_OBUF[3]_inst_i_96_2 ;
  wire \VGA_R_OBUF[3]_inst_i_96_3 ;
  wire \VGA_R_OBUF[3]_inst_i_96_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_97_0 ;
  wire \VGA_R_OBUF[3]_inst_i_97_1 ;
  wire \VGA_R_OBUF[3]_inst_i_97_2 ;
  wire \VGA_R_OBUF[3]_inst_i_97_3 ;
  wire \VGA_R_OBUF[3]_inst_i_97_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_98_0 ;
  wire \VGA_R_OBUF[3]_inst_i_98_1 ;
  wire \VGA_R_OBUF[3]_inst_i_98_2 ;
  wire \VGA_R_OBUF[3]_inst_i_98_3 ;
  wire \VGA_R_OBUF[3]_inst_i_98_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_99_0 ;
  wire \VGA_R_OBUF[3]_inst_i_99_1 ;
  wire \VGA_R_OBUF[3]_inst_i_99_2 ;
  wire \VGA_R_OBUF[3]_inst_i_99_3 ;
  wire \VGA_R_OBUF[3]_inst_i_99_n_0 ;
  wire [2:0]color_out;
  wire ram_reg_0_63_0_2_i_13;
  wire ram_reg_0_63_0_2_i_16;
  wire ram_reg_0_63_0_2_i_16_0;
  wire ram_reg_0_63_0_2_i_16_1;
  wire ram_reg_0_63_0_2_i_16_10;
  wire ram_reg_0_63_0_2_i_16_11;
  wire ram_reg_0_63_0_2_i_16_12;
  wire ram_reg_0_63_0_2_i_16_13;
  wire ram_reg_0_63_0_2_i_16_14;
  wire ram_reg_0_63_0_2_i_16_2;
  wire ram_reg_0_63_0_2_i_16_3;
  wire ram_reg_0_63_0_2_i_16_4;
  wire ram_reg_0_63_0_2_i_16_5;
  wire ram_reg_0_63_0_2_i_16_6;
  wire ram_reg_0_63_0_2_i_16_7;
  wire ram_reg_0_63_0_2_i_16_8;
  wire ram_reg_0_63_0_2_i_16_9;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_10048_10111_0_2_n_0;
  wire ram_reg_10048_10111_0_2_n_1;
  wire ram_reg_10048_10111_0_2_n_2;
  wire ram_reg_10112_10175_0_2_n_0;
  wire ram_reg_10112_10175_0_2_n_1;
  wire ram_reg_10112_10175_0_2_n_2;
  wire ram_reg_10176_10239_0_2_n_0;
  wire ram_reg_10176_10239_0_2_n_1;
  wire ram_reg_10176_10239_0_2_n_2;
  wire ram_reg_10240_10303_0_2_n_0;
  wire ram_reg_10240_10303_0_2_n_1;
  wire ram_reg_10240_10303_0_2_n_2;
  wire ram_reg_1024_1087_0_2_n_0;
  wire ram_reg_1024_1087_0_2_n_1;
  wire ram_reg_1024_1087_0_2_n_2;
  wire ram_reg_10304_10367_0_2_n_0;
  wire ram_reg_10304_10367_0_2_n_1;
  wire ram_reg_10304_10367_0_2_n_2;
  wire ram_reg_10368_10431_0_2_n_0;
  wire ram_reg_10368_10431_0_2_n_1;
  wire ram_reg_10368_10431_0_2_n_2;
  wire ram_reg_10432_10495_0_2_n_0;
  wire ram_reg_10432_10495_0_2_n_1;
  wire ram_reg_10432_10495_0_2_n_2;
  wire ram_reg_10496_10559_0_2_n_0;
  wire ram_reg_10496_10559_0_2_n_1;
  wire ram_reg_10496_10559_0_2_n_2;
  wire ram_reg_10560_10623_0_2_n_0;
  wire ram_reg_10560_10623_0_2_n_1;
  wire ram_reg_10560_10623_0_2_n_2;
  wire ram_reg_10624_10687_0_2_n_0;
  wire ram_reg_10624_10687_0_2_n_1;
  wire ram_reg_10624_10687_0_2_n_2;
  wire ram_reg_10688_10751_0_2_n_0;
  wire ram_reg_10688_10751_0_2_n_1;
  wire ram_reg_10688_10751_0_2_n_2;
  wire ram_reg_10752_10815_0_2_n_0;
  wire ram_reg_10752_10815_0_2_n_1;
  wire ram_reg_10752_10815_0_2_n_2;
  wire ram_reg_10816_10879_0_2_n_0;
  wire ram_reg_10816_10879_0_2_n_1;
  wire ram_reg_10816_10879_0_2_n_2;
  wire ram_reg_10880_10943_0_2_n_0;
  wire ram_reg_10880_10943_0_2_n_1;
  wire ram_reg_10880_10943_0_2_n_2;
  wire ram_reg_1088_1151_0_2_n_0;
  wire ram_reg_1088_1151_0_2_n_1;
  wire ram_reg_1088_1151_0_2_n_2;
  wire ram_reg_10944_11007_0_2_n_0;
  wire ram_reg_10944_11007_0_2_n_1;
  wire ram_reg_10944_11007_0_2_n_2;
  wire ram_reg_11008_11071_0_2_n_0;
  wire ram_reg_11008_11071_0_2_n_1;
  wire ram_reg_11008_11071_0_2_n_2;
  wire ram_reg_11072_11135_0_2_n_0;
  wire ram_reg_11072_11135_0_2_n_1;
  wire ram_reg_11072_11135_0_2_n_2;
  wire ram_reg_11136_11199_0_2_n_0;
  wire ram_reg_11136_11199_0_2_n_1;
  wire ram_reg_11136_11199_0_2_n_2;
  wire ram_reg_11200_11263_0_2_n_0;
  wire ram_reg_11200_11263_0_2_n_1;
  wire ram_reg_11200_11263_0_2_n_2;
  wire ram_reg_11264_11327_0_2_n_0;
  wire ram_reg_11264_11327_0_2_n_1;
  wire ram_reg_11264_11327_0_2_n_2;
  wire ram_reg_11328_11391_0_2_n_0;
  wire ram_reg_11328_11391_0_2_n_1;
  wire ram_reg_11328_11391_0_2_n_2;
  wire ram_reg_11392_11455_0_2_n_0;
  wire ram_reg_11392_11455_0_2_n_1;
  wire ram_reg_11392_11455_0_2_n_2;
  wire ram_reg_11456_11519_0_2_n_0;
  wire ram_reg_11456_11519_0_2_n_1;
  wire ram_reg_11456_11519_0_2_n_2;
  wire ram_reg_11520_11583_0_2_n_0;
  wire ram_reg_11520_11583_0_2_n_1;
  wire ram_reg_11520_11583_0_2_n_2;
  wire ram_reg_1152_1215_0_2_n_0;
  wire ram_reg_1152_1215_0_2_n_1;
  wire ram_reg_1152_1215_0_2_n_2;
  wire ram_reg_11584_11647_0_2_n_0;
  wire ram_reg_11584_11647_0_2_n_1;
  wire ram_reg_11584_11647_0_2_n_2;
  wire ram_reg_11648_11711_0_2_n_0;
  wire ram_reg_11648_11711_0_2_n_1;
  wire ram_reg_11648_11711_0_2_n_2;
  wire ram_reg_11712_11775_0_2_n_0;
  wire ram_reg_11712_11775_0_2_n_1;
  wire ram_reg_11712_11775_0_2_n_2;
  wire ram_reg_11776_11839_0_2_n_0;
  wire ram_reg_11776_11839_0_2_n_1;
  wire ram_reg_11776_11839_0_2_n_2;
  wire ram_reg_11840_11903_0_2_n_0;
  wire ram_reg_11840_11903_0_2_n_1;
  wire ram_reg_11840_11903_0_2_n_2;
  wire ram_reg_11904_11967_0_2_n_0;
  wire ram_reg_11904_11967_0_2_n_1;
  wire ram_reg_11904_11967_0_2_n_2;
  wire ram_reg_11968_12031_0_2_n_0;
  wire ram_reg_11968_12031_0_2_n_1;
  wire ram_reg_11968_12031_0_2_n_2;
  wire ram_reg_12032_12095_0_2_n_0;
  wire ram_reg_12032_12095_0_2_n_1;
  wire ram_reg_12032_12095_0_2_n_2;
  wire ram_reg_12096_12159_0_2_n_0;
  wire ram_reg_12096_12159_0_2_n_1;
  wire ram_reg_12096_12159_0_2_n_2;
  wire ram_reg_12160_12223_0_2_n_0;
  wire ram_reg_12160_12223_0_2_n_1;
  wire ram_reg_12160_12223_0_2_n_2;
  wire ram_reg_1216_1279_0_2_n_0;
  wire ram_reg_1216_1279_0_2_n_1;
  wire ram_reg_1216_1279_0_2_n_2;
  wire ram_reg_12224_12287_0_2_n_0;
  wire ram_reg_12224_12287_0_2_n_1;
  wire ram_reg_12224_12287_0_2_n_2;
  wire ram_reg_12288_12351_0_2_n_0;
  wire ram_reg_12288_12351_0_2_n_1;
  wire ram_reg_12288_12351_0_2_n_2;
  wire ram_reg_12352_12415_0_2_n_0;
  wire ram_reg_12352_12415_0_2_n_1;
  wire ram_reg_12352_12415_0_2_n_2;
  wire ram_reg_12416_12479_0_2_n_0;
  wire ram_reg_12416_12479_0_2_n_1;
  wire ram_reg_12416_12479_0_2_n_2;
  wire ram_reg_12480_12543_0_2_n_0;
  wire ram_reg_12480_12543_0_2_n_1;
  wire ram_reg_12480_12543_0_2_n_2;
  wire ram_reg_12544_12607_0_2_n_0;
  wire ram_reg_12544_12607_0_2_n_1;
  wire ram_reg_12544_12607_0_2_n_2;
  wire ram_reg_12608_12671_0_2_n_0;
  wire ram_reg_12608_12671_0_2_n_1;
  wire ram_reg_12608_12671_0_2_n_2;
  wire ram_reg_12672_12735_0_2_n_0;
  wire ram_reg_12672_12735_0_2_n_1;
  wire ram_reg_12672_12735_0_2_n_2;
  wire ram_reg_12736_12799_0_2_n_0;
  wire ram_reg_12736_12799_0_2_n_1;
  wire ram_reg_12736_12799_0_2_n_2;
  wire ram_reg_12800_12863_0_2_n_0;
  wire ram_reg_12800_12863_0_2_n_1;
  wire ram_reg_12800_12863_0_2_n_2;
  wire ram_reg_1280_1343_0_2_n_0;
  wire ram_reg_1280_1343_0_2_n_1;
  wire ram_reg_1280_1343_0_2_n_2;
  wire ram_reg_12864_12927_0_2_n_0;
  wire ram_reg_12864_12927_0_2_n_1;
  wire ram_reg_12864_12927_0_2_n_2;
  wire ram_reg_128_191_0_2_n_0;
  wire ram_reg_128_191_0_2_n_1;
  wire ram_reg_128_191_0_2_n_2;
  wire ram_reg_12928_12991_0_2_n_0;
  wire ram_reg_12928_12991_0_2_n_1;
  wire ram_reg_12928_12991_0_2_n_2;
  wire ram_reg_12992_13055_0_2_n_0;
  wire ram_reg_12992_13055_0_2_n_1;
  wire ram_reg_12992_13055_0_2_n_2;
  wire ram_reg_13056_13119_0_2_n_0;
  wire ram_reg_13056_13119_0_2_n_1;
  wire ram_reg_13056_13119_0_2_n_2;
  wire ram_reg_13120_13183_0_2_n_0;
  wire ram_reg_13120_13183_0_2_n_1;
  wire ram_reg_13120_13183_0_2_n_2;
  wire ram_reg_13184_13247_0_2_n_0;
  wire ram_reg_13184_13247_0_2_n_1;
  wire ram_reg_13184_13247_0_2_n_2;
  wire ram_reg_13248_13311_0_2_n_0;
  wire ram_reg_13248_13311_0_2_n_1;
  wire ram_reg_13248_13311_0_2_n_2;
  wire ram_reg_13312_13375_0_2_n_0;
  wire ram_reg_13312_13375_0_2_n_1;
  wire ram_reg_13312_13375_0_2_n_2;
  wire ram_reg_13376_13439_0_2_n_0;
  wire ram_reg_13376_13439_0_2_n_1;
  wire ram_reg_13376_13439_0_2_n_2;
  wire ram_reg_13440_13503_0_2_n_0;
  wire ram_reg_13440_13503_0_2_n_1;
  wire ram_reg_13440_13503_0_2_n_2;
  wire ram_reg_1344_1407_0_2_n_0;
  wire ram_reg_1344_1407_0_2_n_1;
  wire ram_reg_1344_1407_0_2_n_2;
  wire ram_reg_13504_13567_0_2_n_0;
  wire ram_reg_13504_13567_0_2_n_1;
  wire ram_reg_13504_13567_0_2_n_2;
  wire ram_reg_13568_13631_0_2_n_0;
  wire ram_reg_13568_13631_0_2_n_1;
  wire ram_reg_13568_13631_0_2_n_2;
  wire ram_reg_13632_13695_0_2_n_0;
  wire ram_reg_13632_13695_0_2_n_1;
  wire ram_reg_13632_13695_0_2_n_2;
  wire ram_reg_13696_13759_0_2_n_0;
  wire ram_reg_13696_13759_0_2_n_1;
  wire ram_reg_13696_13759_0_2_n_2;
  wire ram_reg_13760_13823_0_2_n_0;
  wire ram_reg_13760_13823_0_2_n_1;
  wire ram_reg_13760_13823_0_2_n_2;
  wire ram_reg_13824_13887_0_2_n_0;
  wire ram_reg_13824_13887_0_2_n_1;
  wire ram_reg_13824_13887_0_2_n_2;
  wire ram_reg_13888_13951_0_2_n_0;
  wire ram_reg_13888_13951_0_2_n_1;
  wire ram_reg_13888_13951_0_2_n_2;
  wire ram_reg_13952_14015_0_2_n_0;
  wire ram_reg_13952_14015_0_2_n_1;
  wire ram_reg_13952_14015_0_2_n_2;
  wire ram_reg_14016_14079_0_2_n_0;
  wire ram_reg_14016_14079_0_2_n_1;
  wire ram_reg_14016_14079_0_2_n_2;
  wire ram_reg_14080_14143_0_2_n_0;
  wire ram_reg_14080_14143_0_2_n_1;
  wire ram_reg_14080_14143_0_2_n_2;
  wire ram_reg_1408_1471_0_2_n_0;
  wire ram_reg_1408_1471_0_2_n_1;
  wire ram_reg_1408_1471_0_2_n_2;
  wire ram_reg_14144_14207_0_2_n_0;
  wire ram_reg_14144_14207_0_2_n_1;
  wire ram_reg_14144_14207_0_2_n_2;
  wire ram_reg_14208_14271_0_2_n_0;
  wire ram_reg_14208_14271_0_2_n_1;
  wire ram_reg_14208_14271_0_2_n_2;
  wire ram_reg_14272_14335_0_2_n_0;
  wire ram_reg_14272_14335_0_2_n_1;
  wire ram_reg_14272_14335_0_2_n_2;
  wire ram_reg_14336_14399_0_2_n_0;
  wire ram_reg_14336_14399_0_2_n_1;
  wire ram_reg_14336_14399_0_2_n_2;
  wire ram_reg_14400_14463_0_2_n_0;
  wire ram_reg_14400_14463_0_2_n_1;
  wire ram_reg_14400_14463_0_2_n_2;
  wire ram_reg_14464_14527_0_2_n_0;
  wire ram_reg_14464_14527_0_2_n_1;
  wire ram_reg_14464_14527_0_2_n_2;
  wire ram_reg_14528_14591_0_2_n_0;
  wire ram_reg_14528_14591_0_2_n_1;
  wire ram_reg_14528_14591_0_2_n_2;
  wire ram_reg_14592_14655_0_2_n_0;
  wire ram_reg_14592_14655_0_2_n_1;
  wire ram_reg_14592_14655_0_2_n_2;
  wire ram_reg_14656_14719_0_2_n_0;
  wire ram_reg_14656_14719_0_2_n_1;
  wire ram_reg_14656_14719_0_2_n_2;
  wire ram_reg_14720_14783_0_2_n_0;
  wire ram_reg_14720_14783_0_2_n_1;
  wire ram_reg_14720_14783_0_2_n_2;
  wire ram_reg_1472_1535_0_2_n_0;
  wire ram_reg_1472_1535_0_2_n_1;
  wire ram_reg_1472_1535_0_2_n_2;
  wire ram_reg_14784_14847_0_2_n_0;
  wire ram_reg_14784_14847_0_2_n_1;
  wire ram_reg_14784_14847_0_2_n_2;
  wire ram_reg_14848_14911_0_2_n_0;
  wire ram_reg_14848_14911_0_2_n_1;
  wire ram_reg_14848_14911_0_2_n_2;
  wire ram_reg_14912_14975_0_2_n_0;
  wire ram_reg_14912_14975_0_2_n_1;
  wire ram_reg_14912_14975_0_2_n_2;
  wire ram_reg_14976_15039_0_2_n_0;
  wire ram_reg_14976_15039_0_2_n_1;
  wire ram_reg_14976_15039_0_2_n_2;
  wire ram_reg_15040_15103_0_2_n_0;
  wire ram_reg_15040_15103_0_2_n_1;
  wire ram_reg_15040_15103_0_2_n_2;
  wire ram_reg_15104_15167_0_2_n_0;
  wire ram_reg_15104_15167_0_2_n_1;
  wire ram_reg_15104_15167_0_2_n_2;
  wire ram_reg_15168_15231_0_2_n_0;
  wire ram_reg_15168_15231_0_2_n_1;
  wire ram_reg_15168_15231_0_2_n_2;
  wire ram_reg_15232_15295_0_2_n_0;
  wire ram_reg_15232_15295_0_2_n_1;
  wire ram_reg_15232_15295_0_2_n_2;
  wire ram_reg_15296_15359_0_2_n_0;
  wire ram_reg_15296_15359_0_2_n_1;
  wire ram_reg_15296_15359_0_2_n_2;
  wire ram_reg_15360_15423_0_2_n_0;
  wire ram_reg_15360_15423_0_2_n_1;
  wire ram_reg_15360_15423_0_2_n_2;
  wire ram_reg_1536_1599_0_2_n_0;
  wire ram_reg_1536_1599_0_2_n_1;
  wire ram_reg_1536_1599_0_2_n_2;
  wire ram_reg_15424_15487_0_2_n_0;
  wire ram_reg_15424_15487_0_2_n_1;
  wire ram_reg_15424_15487_0_2_n_2;
  wire ram_reg_15488_15551_0_2_n_0;
  wire ram_reg_15488_15551_0_2_n_1;
  wire ram_reg_15488_15551_0_2_n_2;
  wire ram_reg_15552_15615_0_2_n_0;
  wire ram_reg_15552_15615_0_2_n_1;
  wire ram_reg_15552_15615_0_2_n_2;
  wire ram_reg_15616_15679_0_2_n_0;
  wire ram_reg_15616_15679_0_2_n_1;
  wire ram_reg_15616_15679_0_2_n_2;
  wire ram_reg_15680_15743_0_2_n_0;
  wire ram_reg_15680_15743_0_2_n_1;
  wire ram_reg_15680_15743_0_2_n_2;
  wire ram_reg_15744_15807_0_2_n_0;
  wire ram_reg_15744_15807_0_2_n_1;
  wire ram_reg_15744_15807_0_2_n_2;
  wire ram_reg_15808_15871_0_2_n_0;
  wire ram_reg_15808_15871_0_2_n_1;
  wire ram_reg_15808_15871_0_2_n_2;
  wire ram_reg_15872_15935_0_2_n_0;
  wire ram_reg_15872_15935_0_2_n_1;
  wire ram_reg_15872_15935_0_2_n_2;
  wire ram_reg_15936_15999_0_2_n_0;
  wire ram_reg_15936_15999_0_2_n_1;
  wire ram_reg_15936_15999_0_2_n_2;
  wire ram_reg_16000_16063_0_2_n_0;
  wire ram_reg_16000_16063_0_2_n_1;
  wire ram_reg_16000_16063_0_2_n_2;
  wire ram_reg_1600_1663_0_2_n_0;
  wire ram_reg_1600_1663_0_2_n_1;
  wire ram_reg_1600_1663_0_2_n_2;
  wire ram_reg_16064_16127_0_2_n_0;
  wire ram_reg_16064_16127_0_2_n_1;
  wire ram_reg_16064_16127_0_2_n_2;
  wire ram_reg_16128_16191_0_2_n_0;
  wire ram_reg_16128_16191_0_2_n_1;
  wire ram_reg_16128_16191_0_2_n_2;
  wire ram_reg_16192_16255_0_2_n_0;
  wire ram_reg_16192_16255_0_2_n_1;
  wire ram_reg_16192_16255_0_2_n_2;
  wire ram_reg_16256_16319_0_2_n_0;
  wire ram_reg_16256_16319_0_2_n_1;
  wire ram_reg_16256_16319_0_2_n_2;
  wire ram_reg_16320_16383_0_2_n_0;
  wire ram_reg_16320_16383_0_2_n_1;
  wire ram_reg_16320_16383_0_2_n_2;
  wire ram_reg_16384_16447_0_2_n_0;
  wire ram_reg_16384_16447_0_2_n_1;
  wire ram_reg_16384_16447_0_2_n_2;
  wire ram_reg_16448_16511_0_2_n_0;
  wire ram_reg_16448_16511_0_2_n_1;
  wire ram_reg_16448_16511_0_2_n_2;
  wire ram_reg_16512_16575_0_2_n_0;
  wire ram_reg_16512_16575_0_2_n_1;
  wire ram_reg_16512_16575_0_2_n_2;
  wire ram_reg_16576_16639_0_2_n_0;
  wire ram_reg_16576_16639_0_2_n_1;
  wire ram_reg_16576_16639_0_2_n_2;
  wire ram_reg_16640_16703_0_2_n_0;
  wire ram_reg_16640_16703_0_2_n_1;
  wire ram_reg_16640_16703_0_2_n_2;
  wire ram_reg_1664_1727_0_2_n_0;
  wire ram_reg_1664_1727_0_2_n_1;
  wire ram_reg_1664_1727_0_2_n_2;
  wire ram_reg_16704_16767_0_2_n_0;
  wire ram_reg_16704_16767_0_2_n_1;
  wire ram_reg_16704_16767_0_2_n_2;
  wire ram_reg_16768_16831_0_2_n_0;
  wire ram_reg_16768_16831_0_2_n_1;
  wire ram_reg_16768_16831_0_2_n_2;
  wire ram_reg_16832_16895_0_2_n_0;
  wire ram_reg_16832_16895_0_2_n_1;
  wire ram_reg_16832_16895_0_2_n_2;
  wire ram_reg_16896_16959_0_2_n_0;
  wire ram_reg_16896_16959_0_2_n_1;
  wire ram_reg_16896_16959_0_2_n_2;
  wire ram_reg_16960_17023_0_2_n_0;
  wire ram_reg_16960_17023_0_2_n_1;
  wire ram_reg_16960_17023_0_2_n_2;
  wire ram_reg_17024_17087_0_2_n_0;
  wire ram_reg_17024_17087_0_2_n_1;
  wire ram_reg_17024_17087_0_2_n_2;
  wire ram_reg_17088_17151_0_2_n_0;
  wire ram_reg_17088_17151_0_2_n_1;
  wire ram_reg_17088_17151_0_2_n_2;
  wire ram_reg_17152_17215_0_2_n_0;
  wire ram_reg_17152_17215_0_2_n_1;
  wire ram_reg_17152_17215_0_2_n_2;
  wire ram_reg_17216_17279_0_2_n_0;
  wire ram_reg_17216_17279_0_2_n_1;
  wire ram_reg_17216_17279_0_2_n_2;
  wire ram_reg_17280_17343_0_2_n_0;
  wire ram_reg_17280_17343_0_2_n_1;
  wire ram_reg_17280_17343_0_2_n_2;
  wire ram_reg_1728_1791_0_2_n_0;
  wire ram_reg_1728_1791_0_2_n_1;
  wire ram_reg_1728_1791_0_2_n_2;
  wire ram_reg_17344_17407_0_2_n_0;
  wire ram_reg_17344_17407_0_2_n_1;
  wire ram_reg_17344_17407_0_2_n_2;
  wire ram_reg_17408_17471_0_2_n_0;
  wire ram_reg_17408_17471_0_2_n_1;
  wire ram_reg_17408_17471_0_2_n_2;
  wire ram_reg_17472_17535_0_2_n_0;
  wire ram_reg_17472_17535_0_2_n_1;
  wire ram_reg_17472_17535_0_2_n_2;
  wire ram_reg_17536_17599_0_2_n_0;
  wire ram_reg_17536_17599_0_2_n_1;
  wire ram_reg_17536_17599_0_2_n_2;
  wire ram_reg_17600_17663_0_2_n_0;
  wire ram_reg_17600_17663_0_2_n_1;
  wire ram_reg_17600_17663_0_2_n_2;
  wire ram_reg_17664_17727_0_2_n_0;
  wire ram_reg_17664_17727_0_2_n_1;
  wire ram_reg_17664_17727_0_2_n_2;
  wire ram_reg_17728_17791_0_2_n_0;
  wire ram_reg_17728_17791_0_2_n_1;
  wire ram_reg_17728_17791_0_2_n_2;
  wire ram_reg_17792_17855_0_2_n_0;
  wire ram_reg_17792_17855_0_2_n_1;
  wire ram_reg_17792_17855_0_2_n_2;
  wire ram_reg_17856_17919_0_2_n_0;
  wire ram_reg_17856_17919_0_2_n_1;
  wire ram_reg_17856_17919_0_2_n_2;
  wire ram_reg_17920_17983_0_2_n_0;
  wire ram_reg_17920_17983_0_2_n_1;
  wire ram_reg_17920_17983_0_2_n_2;
  wire ram_reg_1792_1855_0_2_n_0;
  wire ram_reg_1792_1855_0_2_n_1;
  wire ram_reg_1792_1855_0_2_n_2;
  wire ram_reg_17984_18047_0_2_n_0;
  wire ram_reg_17984_18047_0_2_n_1;
  wire ram_reg_17984_18047_0_2_n_2;
  wire ram_reg_18048_18111_0_2_n_0;
  wire ram_reg_18048_18111_0_2_n_1;
  wire ram_reg_18048_18111_0_2_n_2;
  wire ram_reg_18112_18175_0_2_n_0;
  wire ram_reg_18112_18175_0_2_n_1;
  wire ram_reg_18112_18175_0_2_n_2;
  wire ram_reg_18176_18239_0_2_n_0;
  wire ram_reg_18176_18239_0_2_n_1;
  wire ram_reg_18176_18239_0_2_n_2;
  wire ram_reg_18240_18303_0_2_n_0;
  wire ram_reg_18240_18303_0_2_n_1;
  wire ram_reg_18240_18303_0_2_n_2;
  wire ram_reg_18304_18367_0_2_n_0;
  wire ram_reg_18304_18367_0_2_n_1;
  wire ram_reg_18304_18367_0_2_n_2;
  wire ram_reg_18368_18431_0_2_n_0;
  wire ram_reg_18368_18431_0_2_n_1;
  wire ram_reg_18368_18431_0_2_n_2;
  wire ram_reg_18432_18495_0_2_n_0;
  wire ram_reg_18432_18495_0_2_n_1;
  wire ram_reg_18432_18495_0_2_n_2;
  wire ram_reg_18496_18559_0_2_n_0;
  wire ram_reg_18496_18559_0_2_n_1;
  wire ram_reg_18496_18559_0_2_n_2;
  wire ram_reg_18560_18623_0_2_n_0;
  wire ram_reg_18560_18623_0_2_n_1;
  wire ram_reg_18560_18623_0_2_n_2;
  wire ram_reg_1856_1919_0_2_n_0;
  wire ram_reg_1856_1919_0_2_n_1;
  wire ram_reg_1856_1919_0_2_n_2;
  wire ram_reg_18624_18687_0_2_n_0;
  wire ram_reg_18624_18687_0_2_n_1;
  wire ram_reg_18624_18687_0_2_n_2;
  wire ram_reg_18688_18751_0_2_n_0;
  wire ram_reg_18688_18751_0_2_n_1;
  wire ram_reg_18688_18751_0_2_n_2;
  wire ram_reg_18752_18815_0_2_n_0;
  wire ram_reg_18752_18815_0_2_n_1;
  wire ram_reg_18752_18815_0_2_n_2;
  wire ram_reg_18816_18879_0_2_n_0;
  wire ram_reg_18816_18879_0_2_n_1;
  wire ram_reg_18816_18879_0_2_n_2;
  wire ram_reg_18880_18943_0_2_n_0;
  wire ram_reg_18880_18943_0_2_n_1;
  wire ram_reg_18880_18943_0_2_n_2;
  wire ram_reg_18944_19007_0_2_n_0;
  wire ram_reg_18944_19007_0_2_n_1;
  wire ram_reg_18944_19007_0_2_n_2;
  wire ram_reg_19008_19071_0_2_n_0;
  wire ram_reg_19008_19071_0_2_n_1;
  wire ram_reg_19008_19071_0_2_n_2;
  wire ram_reg_19072_19135_0_2_n_0;
  wire ram_reg_19072_19135_0_2_n_1;
  wire ram_reg_19072_19135_0_2_n_2;
  wire ram_reg_19136_19199_0_2_n_0;
  wire ram_reg_19136_19199_0_2_n_1;
  wire ram_reg_19136_19199_0_2_n_2;
  wire ram_reg_1920_1983_0_2_n_0;
  wire ram_reg_1920_1983_0_2_n_1;
  wire ram_reg_1920_1983_0_2_n_2;
  wire ram_reg_192_255_0_2_n_0;
  wire ram_reg_192_255_0_2_n_1;
  wire ram_reg_192_255_0_2_n_2;
  wire ram_reg_1984_2047_0_2_n_0;
  wire ram_reg_1984_2047_0_2_n_1;
  wire ram_reg_1984_2047_0_2_n_2;
  wire ram_reg_2048_2111_0_2_n_0;
  wire ram_reg_2048_2111_0_2_n_1;
  wire ram_reg_2048_2111_0_2_n_2;
  wire ram_reg_2112_2175_0_2_n_0;
  wire ram_reg_2112_2175_0_2_n_1;
  wire ram_reg_2112_2175_0_2_n_2;
  wire ram_reg_2176_2239_0_2_n_0;
  wire ram_reg_2176_2239_0_2_n_1;
  wire ram_reg_2176_2239_0_2_n_2;
  wire ram_reg_2240_2303_0_2_n_0;
  wire ram_reg_2240_2303_0_2_n_1;
  wire ram_reg_2240_2303_0_2_n_2;
  wire ram_reg_2304_2367_0_2_n_0;
  wire ram_reg_2304_2367_0_2_n_1;
  wire ram_reg_2304_2367_0_2_n_2;
  wire ram_reg_2368_2431_0_2_n_0;
  wire ram_reg_2368_2431_0_2_n_1;
  wire ram_reg_2368_2431_0_2_n_2;
  wire ram_reg_2432_2495_0_2_n_0;
  wire ram_reg_2432_2495_0_2_n_1;
  wire ram_reg_2432_2495_0_2_n_2;
  wire ram_reg_2496_2559_0_2_n_0;
  wire ram_reg_2496_2559_0_2_n_1;
  wire ram_reg_2496_2559_0_2_n_2;
  wire ram_reg_2560_2623_0_2_n_0;
  wire ram_reg_2560_2623_0_2_n_1;
  wire ram_reg_2560_2623_0_2_n_2;
  wire ram_reg_256_319_0_2_n_0;
  wire ram_reg_256_319_0_2_n_1;
  wire ram_reg_256_319_0_2_n_2;
  wire ram_reg_2624_2687_0_2_n_0;
  wire ram_reg_2624_2687_0_2_n_1;
  wire ram_reg_2624_2687_0_2_n_2;
  wire ram_reg_2688_2751_0_2_n_0;
  wire ram_reg_2688_2751_0_2_n_1;
  wire ram_reg_2688_2751_0_2_n_2;
  wire ram_reg_2752_2815_0_2_n_0;
  wire ram_reg_2752_2815_0_2_n_1;
  wire ram_reg_2752_2815_0_2_n_2;
  wire ram_reg_2816_2879_0_2_n_0;
  wire ram_reg_2816_2879_0_2_n_1;
  wire ram_reg_2816_2879_0_2_n_2;
  wire ram_reg_2880_2943_0_2_n_0;
  wire ram_reg_2880_2943_0_2_n_1;
  wire ram_reg_2880_2943_0_2_n_2;
  wire ram_reg_2944_3007_0_2_n_0;
  wire ram_reg_2944_3007_0_2_n_1;
  wire ram_reg_2944_3007_0_2_n_2;
  wire ram_reg_3008_3071_0_2_n_0;
  wire ram_reg_3008_3071_0_2_n_1;
  wire ram_reg_3008_3071_0_2_n_2;
  wire ram_reg_3072_3135_0_2_n_0;
  wire ram_reg_3072_3135_0_2_n_1;
  wire ram_reg_3072_3135_0_2_n_2;
  wire ram_reg_3136_3199_0_2_n_0;
  wire ram_reg_3136_3199_0_2_n_1;
  wire ram_reg_3136_3199_0_2_n_2;
  wire ram_reg_3200_3263_0_2_n_0;
  wire ram_reg_3200_3263_0_2_n_1;
  wire ram_reg_3200_3263_0_2_n_2;
  wire ram_reg_320_383_0_2_n_0;
  wire ram_reg_320_383_0_2_n_1;
  wire ram_reg_320_383_0_2_n_2;
  wire ram_reg_3264_3327_0_2_n_0;
  wire ram_reg_3264_3327_0_2_n_1;
  wire ram_reg_3264_3327_0_2_n_2;
  wire ram_reg_3328_3391_0_2_n_0;
  wire ram_reg_3328_3391_0_2_n_1;
  wire ram_reg_3328_3391_0_2_n_2;
  wire ram_reg_3392_3455_0_2_n_0;
  wire ram_reg_3392_3455_0_2_n_1;
  wire ram_reg_3392_3455_0_2_n_2;
  wire ram_reg_3456_3519_0_2_n_0;
  wire ram_reg_3456_3519_0_2_n_1;
  wire ram_reg_3456_3519_0_2_n_2;
  wire ram_reg_3520_3583_0_2_n_0;
  wire ram_reg_3520_3583_0_2_n_1;
  wire ram_reg_3520_3583_0_2_n_2;
  wire ram_reg_3584_3647_0_2_n_0;
  wire ram_reg_3584_3647_0_2_n_1;
  wire ram_reg_3584_3647_0_2_n_2;
  wire ram_reg_3648_3711_0_2_n_0;
  wire ram_reg_3648_3711_0_2_n_1;
  wire ram_reg_3648_3711_0_2_n_2;
  wire ram_reg_3712_3775_0_2_n_0;
  wire ram_reg_3712_3775_0_2_n_1;
  wire ram_reg_3712_3775_0_2_n_2;
  wire ram_reg_3776_3839_0_2_n_0;
  wire ram_reg_3776_3839_0_2_n_1;
  wire ram_reg_3776_3839_0_2_n_2;
  wire ram_reg_3840_3903_0_2_n_0;
  wire ram_reg_3840_3903_0_2_n_1;
  wire ram_reg_3840_3903_0_2_n_2;
  wire ram_reg_384_447_0_2_n_0;
  wire ram_reg_384_447_0_2_n_1;
  wire ram_reg_384_447_0_2_n_2;
  wire ram_reg_3904_3967_0_2_n_0;
  wire ram_reg_3904_3967_0_2_n_1;
  wire ram_reg_3904_3967_0_2_n_2;
  wire ram_reg_3968_4031_0_2_n_0;
  wire ram_reg_3968_4031_0_2_n_1;
  wire ram_reg_3968_4031_0_2_n_2;
  wire ram_reg_4032_4095_0_2_n_0;
  wire ram_reg_4032_4095_0_2_n_1;
  wire ram_reg_4032_4095_0_2_n_2;
  wire ram_reg_4096_4159_0_2_n_0;
  wire ram_reg_4096_4159_0_2_n_1;
  wire ram_reg_4096_4159_0_2_n_2;
  wire ram_reg_4160_4223_0_2_n_0;
  wire ram_reg_4160_4223_0_2_n_1;
  wire ram_reg_4160_4223_0_2_n_2;
  wire ram_reg_4224_4287_0_2_n_0;
  wire ram_reg_4224_4287_0_2_n_1;
  wire ram_reg_4224_4287_0_2_n_2;
  wire ram_reg_4288_4351_0_2_n_0;
  wire ram_reg_4288_4351_0_2_n_1;
  wire ram_reg_4288_4351_0_2_n_2;
  wire ram_reg_4352_4415_0_2_n_0;
  wire ram_reg_4352_4415_0_2_n_1;
  wire ram_reg_4352_4415_0_2_n_2;
  wire ram_reg_4416_4479_0_2_n_0;
  wire ram_reg_4416_4479_0_2_n_1;
  wire ram_reg_4416_4479_0_2_n_2;
  wire ram_reg_4480_4543_0_2_n_0;
  wire ram_reg_4480_4543_0_2_n_1;
  wire ram_reg_4480_4543_0_2_n_2;
  wire ram_reg_448_511_0_2_n_0;
  wire ram_reg_448_511_0_2_n_1;
  wire ram_reg_448_511_0_2_n_2;
  wire ram_reg_4544_4607_0_2_n_0;
  wire ram_reg_4544_4607_0_2_n_1;
  wire ram_reg_4544_4607_0_2_n_2;
  wire ram_reg_4608_4671_0_2_n_0;
  wire ram_reg_4608_4671_0_2_n_1;
  wire ram_reg_4608_4671_0_2_n_2;
  wire ram_reg_4672_4735_0_2_n_0;
  wire ram_reg_4672_4735_0_2_n_1;
  wire ram_reg_4672_4735_0_2_n_2;
  wire ram_reg_4736_4799_0_2_n_0;
  wire ram_reg_4736_4799_0_2_n_1;
  wire ram_reg_4736_4799_0_2_n_2;
  wire ram_reg_4800_4863_0_2_n_0;
  wire ram_reg_4800_4863_0_2_n_1;
  wire ram_reg_4800_4863_0_2_n_2;
  wire ram_reg_4864_4927_0_2_n_0;
  wire ram_reg_4864_4927_0_2_n_1;
  wire ram_reg_4864_4927_0_2_n_2;
  wire ram_reg_4928_4991_0_2_n_0;
  wire ram_reg_4928_4991_0_2_n_1;
  wire ram_reg_4928_4991_0_2_n_2;
  wire ram_reg_4992_5055_0_2_n_0;
  wire ram_reg_4992_5055_0_2_n_1;
  wire ram_reg_4992_5055_0_2_n_2;
  wire ram_reg_5056_5119_0_2_n_0;
  wire ram_reg_5056_5119_0_2_n_1;
  wire ram_reg_5056_5119_0_2_n_2;
  wire ram_reg_5120_5183_0_2_n_0;
  wire ram_reg_5120_5183_0_2_n_1;
  wire ram_reg_5120_5183_0_2_n_2;
  wire ram_reg_512_575_0_2_n_0;
  wire ram_reg_512_575_0_2_n_1;
  wire ram_reg_512_575_0_2_n_2;
  wire ram_reg_5184_5247_0_2_n_0;
  wire ram_reg_5184_5247_0_2_n_1;
  wire ram_reg_5184_5247_0_2_n_2;
  wire ram_reg_5248_5311_0_2_n_0;
  wire ram_reg_5248_5311_0_2_n_1;
  wire ram_reg_5248_5311_0_2_n_2;
  wire ram_reg_5312_5375_0_2_n_0;
  wire ram_reg_5312_5375_0_2_n_1;
  wire ram_reg_5312_5375_0_2_n_2;
  wire ram_reg_5376_5439_0_2_n_0;
  wire ram_reg_5376_5439_0_2_n_1;
  wire ram_reg_5376_5439_0_2_n_2;
  wire ram_reg_5440_5503_0_2_n_0;
  wire ram_reg_5440_5503_0_2_n_1;
  wire ram_reg_5440_5503_0_2_n_2;
  wire ram_reg_5504_5567_0_2_n_0;
  wire ram_reg_5504_5567_0_2_n_1;
  wire ram_reg_5504_5567_0_2_n_2;
  wire ram_reg_5568_5631_0_2_n_0;
  wire ram_reg_5568_5631_0_2_n_1;
  wire ram_reg_5568_5631_0_2_n_2;
  wire ram_reg_5632_5695_0_2_n_0;
  wire ram_reg_5632_5695_0_2_n_1;
  wire ram_reg_5632_5695_0_2_n_2;
  wire ram_reg_5696_5759_0_2_n_0;
  wire ram_reg_5696_5759_0_2_n_1;
  wire ram_reg_5696_5759_0_2_n_2;
  wire ram_reg_5760_5823_0_2_n_0;
  wire ram_reg_5760_5823_0_2_n_1;
  wire ram_reg_5760_5823_0_2_n_2;
  wire ram_reg_576_639_0_2_n_0;
  wire ram_reg_576_639_0_2_n_1;
  wire ram_reg_576_639_0_2_n_2;
  wire ram_reg_5824_5887_0_2_n_0;
  wire ram_reg_5824_5887_0_2_n_1;
  wire ram_reg_5824_5887_0_2_n_2;
  wire ram_reg_5888_5951_0_2_n_0;
  wire ram_reg_5888_5951_0_2_n_1;
  wire ram_reg_5888_5951_0_2_n_2;
  wire ram_reg_5952_6015_0_2_n_0;
  wire ram_reg_5952_6015_0_2_n_1;
  wire ram_reg_5952_6015_0_2_n_2;
  wire ram_reg_6016_6079_0_2_n_0;
  wire ram_reg_6016_6079_0_2_n_1;
  wire ram_reg_6016_6079_0_2_n_2;
  wire ram_reg_6080_6143_0_2_n_0;
  wire ram_reg_6080_6143_0_2_n_1;
  wire ram_reg_6080_6143_0_2_n_2;
  wire ram_reg_6144_6207_0_2_n_0;
  wire ram_reg_6144_6207_0_2_n_1;
  wire ram_reg_6144_6207_0_2_n_2;
  wire ram_reg_6208_6271_0_2_n_0;
  wire ram_reg_6208_6271_0_2_n_1;
  wire ram_reg_6208_6271_0_2_n_2;
  wire ram_reg_6272_6335_0_2_n_0;
  wire ram_reg_6272_6335_0_2_n_1;
  wire ram_reg_6272_6335_0_2_n_2;
  wire ram_reg_6336_6399_0_2_n_0;
  wire ram_reg_6336_6399_0_2_n_1;
  wire ram_reg_6336_6399_0_2_n_2;
  wire ram_reg_6400_6463_0_2_n_0;
  wire ram_reg_6400_6463_0_2_n_1;
  wire ram_reg_6400_6463_0_2_n_2;
  wire ram_reg_640_703_0_2_n_0;
  wire ram_reg_640_703_0_2_n_1;
  wire ram_reg_640_703_0_2_n_2;
  wire ram_reg_6464_6527_0_2_n_0;
  wire ram_reg_6464_6527_0_2_n_1;
  wire ram_reg_6464_6527_0_2_n_2;
  wire ram_reg_64_127_0_2_i_2;
  wire ram_reg_64_127_0_2_i_2_0;
  wire ram_reg_64_127_0_2_i_2_1;
  wire ram_reg_64_127_0_2_i_2_10;
  wire ram_reg_64_127_0_2_i_2_2;
  wire ram_reg_64_127_0_2_i_2_3;
  wire ram_reg_64_127_0_2_i_2_4;
  wire ram_reg_64_127_0_2_i_2_5;
  wire ram_reg_64_127_0_2_i_2_6;
  wire ram_reg_64_127_0_2_i_2_7;
  wire ram_reg_64_127_0_2_i_2_8;
  wire ram_reg_64_127_0_2_i_2_9;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_6528_6591_0_2_n_0;
  wire ram_reg_6528_6591_0_2_n_1;
  wire ram_reg_6528_6591_0_2_n_2;
  wire ram_reg_6592_6655_0_2_n_0;
  wire ram_reg_6592_6655_0_2_n_1;
  wire ram_reg_6592_6655_0_2_n_2;
  wire ram_reg_6656_6719_0_2_n_0;
  wire ram_reg_6656_6719_0_2_n_1;
  wire ram_reg_6656_6719_0_2_n_2;
  wire ram_reg_6720_6783_0_2_n_0;
  wire ram_reg_6720_6783_0_2_n_1;
  wire ram_reg_6720_6783_0_2_n_2;
  wire ram_reg_6784_6847_0_2_n_0;
  wire ram_reg_6784_6847_0_2_n_1;
  wire ram_reg_6784_6847_0_2_n_2;
  wire ram_reg_6848_6911_0_2_n_0;
  wire ram_reg_6848_6911_0_2_n_1;
  wire ram_reg_6848_6911_0_2_n_2;
  wire ram_reg_6912_6975_0_2_n_0;
  wire ram_reg_6912_6975_0_2_n_1;
  wire ram_reg_6912_6975_0_2_n_2;
  wire ram_reg_6976_7039_0_2_n_0;
  wire ram_reg_6976_7039_0_2_n_1;
  wire ram_reg_6976_7039_0_2_n_2;
  wire ram_reg_7040_7103_0_2_n_0;
  wire ram_reg_7040_7103_0_2_n_1;
  wire ram_reg_7040_7103_0_2_n_2;
  wire ram_reg_704_767_0_2_n_0;
  wire ram_reg_704_767_0_2_n_1;
  wire ram_reg_704_767_0_2_n_2;
  wire ram_reg_7104_7167_0_2_n_0;
  wire ram_reg_7104_7167_0_2_n_1;
  wire ram_reg_7104_7167_0_2_n_2;
  wire ram_reg_7168_7231_0_2_n_0;
  wire ram_reg_7168_7231_0_2_n_1;
  wire ram_reg_7168_7231_0_2_n_2;
  wire ram_reg_7232_7295_0_2_n_0;
  wire ram_reg_7232_7295_0_2_n_1;
  wire ram_reg_7232_7295_0_2_n_2;
  wire ram_reg_7296_7359_0_2_n_0;
  wire ram_reg_7296_7359_0_2_n_1;
  wire ram_reg_7296_7359_0_2_n_2;
  wire ram_reg_7360_7423_0_2_n_0;
  wire ram_reg_7360_7423_0_2_n_1;
  wire ram_reg_7360_7423_0_2_n_2;
  wire ram_reg_7424_7487_0_2_n_0;
  wire ram_reg_7424_7487_0_2_n_1;
  wire ram_reg_7424_7487_0_2_n_2;
  wire ram_reg_7488_7551_0_2_n_0;
  wire ram_reg_7488_7551_0_2_n_1;
  wire ram_reg_7488_7551_0_2_n_2;
  wire ram_reg_7552_7615_0_2_n_0;
  wire ram_reg_7552_7615_0_2_n_1;
  wire ram_reg_7552_7615_0_2_n_2;
  wire ram_reg_7616_7679_0_2_n_0;
  wire ram_reg_7616_7679_0_2_n_1;
  wire ram_reg_7616_7679_0_2_n_2;
  wire [8:0]ram_reg_7680_7743_0_2_i_1;
  wire ram_reg_7680_7743_0_2_n_0;
  wire ram_reg_7680_7743_0_2_n_1;
  wire ram_reg_7680_7743_0_2_n_2;
  wire ram_reg_768_831_0_2_n_0;
  wire ram_reg_768_831_0_2_n_1;
  wire ram_reg_768_831_0_2_n_2;
  wire ram_reg_7744_7807_0_2_n_0;
  wire ram_reg_7744_7807_0_2_n_1;
  wire ram_reg_7744_7807_0_2_n_2;
  wire ram_reg_7808_7871_0_2_n_0;
  wire ram_reg_7808_7871_0_2_n_1;
  wire ram_reg_7808_7871_0_2_n_2;
  wire ram_reg_7872_7935_0_2_n_0;
  wire ram_reg_7872_7935_0_2_n_1;
  wire ram_reg_7872_7935_0_2_n_2;
  wire ram_reg_7936_7999_0_2_n_0;
  wire ram_reg_7936_7999_0_2_n_1;
  wire ram_reg_7936_7999_0_2_n_2;
  wire ram_reg_8000_8063_0_2_n_0;
  wire ram_reg_8000_8063_0_2_n_1;
  wire ram_reg_8000_8063_0_2_n_2;
  wire ram_reg_8064_8127_0_2_n_0;
  wire ram_reg_8064_8127_0_2_n_1;
  wire ram_reg_8064_8127_0_2_n_2;
  wire ram_reg_8128_8191_0_2_n_0;
  wire ram_reg_8128_8191_0_2_n_1;
  wire ram_reg_8128_8191_0_2_n_2;
  wire ram_reg_8192_8255_0_2_n_0;
  wire ram_reg_8192_8255_0_2_n_1;
  wire ram_reg_8192_8255_0_2_n_2;
  wire ram_reg_8256_8319_0_2_n_0;
  wire ram_reg_8256_8319_0_2_n_1;
  wire ram_reg_8256_8319_0_2_n_2;
  wire ram_reg_8320_8383_0_2_n_0;
  wire ram_reg_8320_8383_0_2_n_1;
  wire ram_reg_8320_8383_0_2_n_2;
  wire ram_reg_832_895_0_2_n_0;
  wire ram_reg_832_895_0_2_n_1;
  wire ram_reg_832_895_0_2_n_2;
  wire ram_reg_8384_8447_0_2_n_0;
  wire ram_reg_8384_8447_0_2_n_1;
  wire ram_reg_8384_8447_0_2_n_2;
  wire ram_reg_8448_8511_0_2_n_0;
  wire ram_reg_8448_8511_0_2_n_1;
  wire ram_reg_8448_8511_0_2_n_2;
  wire ram_reg_8512_8575_0_2_n_0;
  wire ram_reg_8512_8575_0_2_n_1;
  wire ram_reg_8512_8575_0_2_n_2;
  wire ram_reg_8576_8639_0_2_n_0;
  wire ram_reg_8576_8639_0_2_n_1;
  wire ram_reg_8576_8639_0_2_n_2;
  wire ram_reg_8640_8703_0_2_n_0;
  wire ram_reg_8640_8703_0_2_n_1;
  wire ram_reg_8640_8703_0_2_n_2;
  wire ram_reg_8704_8767_0_2_n_0;
  wire ram_reg_8704_8767_0_2_n_1;
  wire ram_reg_8704_8767_0_2_n_2;
  wire ram_reg_8768_8831_0_2_n_0;
  wire ram_reg_8768_8831_0_2_n_1;
  wire ram_reg_8768_8831_0_2_n_2;
  wire ram_reg_8832_8895_0_2_n_0;
  wire ram_reg_8832_8895_0_2_n_1;
  wire ram_reg_8832_8895_0_2_n_2;
  wire ram_reg_8896_8959_0_2_n_0;
  wire ram_reg_8896_8959_0_2_n_1;
  wire ram_reg_8896_8959_0_2_n_2;
  wire ram_reg_8960_9023_0_2_n_0;
  wire ram_reg_8960_9023_0_2_n_1;
  wire ram_reg_8960_9023_0_2_n_2;
  wire ram_reg_896_959_0_2_n_0;
  wire ram_reg_896_959_0_2_n_1;
  wire ram_reg_896_959_0_2_n_2;
  wire ram_reg_9024_9087_0_2_n_0;
  wire ram_reg_9024_9087_0_2_n_1;
  wire ram_reg_9024_9087_0_2_n_2;
  wire ram_reg_9088_9151_0_2_n_0;
  wire ram_reg_9088_9151_0_2_n_1;
  wire ram_reg_9088_9151_0_2_n_2;
  wire ram_reg_9152_9215_0_2_n_0;
  wire ram_reg_9152_9215_0_2_n_1;
  wire ram_reg_9152_9215_0_2_n_2;
  wire ram_reg_9216_9279_0_2_n_0;
  wire ram_reg_9216_9279_0_2_n_1;
  wire ram_reg_9216_9279_0_2_n_2;
  wire ram_reg_9280_9343_0_2_n_0;
  wire ram_reg_9280_9343_0_2_n_1;
  wire ram_reg_9280_9343_0_2_n_2;
  wire ram_reg_9344_9407_0_2_n_0;
  wire ram_reg_9344_9407_0_2_n_1;
  wire ram_reg_9344_9407_0_2_n_2;
  wire ram_reg_9408_9471_0_2_n_0;
  wire ram_reg_9408_9471_0_2_n_1;
  wire ram_reg_9408_9471_0_2_n_2;
  wire ram_reg_9472_9535_0_2_n_0;
  wire ram_reg_9472_9535_0_2_n_1;
  wire ram_reg_9472_9535_0_2_n_2;
  wire ram_reg_9536_9599_0_2_n_0;
  wire ram_reg_9536_9599_0_2_n_1;
  wire ram_reg_9536_9599_0_2_n_2;
  wire ram_reg_9600_9663_0_2_n_0;
  wire ram_reg_9600_9663_0_2_n_1;
  wire ram_reg_9600_9663_0_2_n_2;
  wire ram_reg_960_1023_0_2_n_0;
  wire ram_reg_960_1023_0_2_n_1;
  wire ram_reg_960_1023_0_2_n_2;
  wire ram_reg_9664_9727_0_2_n_0;
  wire ram_reg_9664_9727_0_2_n_1;
  wire ram_reg_9664_9727_0_2_n_2;
  wire ram_reg_9728_9791_0_2_n_0;
  wire ram_reg_9728_9791_0_2_n_1;
  wire ram_reg_9728_9791_0_2_n_2;
  wire ram_reg_9792_9855_0_2_n_0;
  wire ram_reg_9792_9855_0_2_n_1;
  wire ram_reg_9792_9855_0_2_n_2;
  wire ram_reg_9856_9919_0_2_n_0;
  wire ram_reg_9856_9919_0_2_n_1;
  wire ram_reg_9856_9919_0_2_n_2;
  wire ram_reg_9920_9983_0_2_n_0;
  wire ram_reg_9920_9983_0_2_n_1;
  wire ram_reg_9920_9983_0_2_n_2;
  wire ram_reg_9984_10047_0_2_n_0;
  wire ram_reg_9984_10047_0_2_n_1;
  wire ram_reg_9984_10047_0_2_n_2;
  wire [8:0]read_address;
  wire \v_count_reg_reg[2] ;
  wire \v_count_reg_reg[2]_0 ;
  wire \v_count_reg_reg[2]_1 ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10048_10111_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10112_10175_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10176_10239_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10240_10303_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1024_1087_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10304_10367_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10368_10431_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10432_10495_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10496_10559_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10560_10623_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10624_10687_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10688_10751_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10752_10815_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10816_10879_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10880_10943_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1088_1151_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_10944_11007_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11008_11071_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11072_11135_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11136_11199_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11200_11263_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11264_11327_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11328_11391_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11392_11455_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11456_11519_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11520_11583_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1152_1215_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11584_11647_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11648_11711_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11712_11775_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11776_11839_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11840_11903_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11904_11967_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_11968_12031_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12032_12095_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12096_12159_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12160_12223_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1216_1279_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12224_12287_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12288_12351_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12352_12415_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12416_12479_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12480_12543_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12544_12607_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12608_12671_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12672_12735_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12736_12799_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12800_12863_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1280_1343_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12864_12927_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12928_12991_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_12992_13055_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13056_13119_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13120_13183_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13184_13247_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13248_13311_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13312_13375_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13376_13439_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13440_13503_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1344_1407_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13504_13567_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13568_13631_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13632_13695_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13696_13759_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13760_13823_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13824_13887_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13888_13951_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_13952_14015_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14016_14079_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14080_14143_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1408_1471_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14144_14207_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14208_14271_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14272_14335_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14336_14399_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14400_14463_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14464_14527_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14528_14591_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14592_14655_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14656_14719_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14720_14783_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1472_1535_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14784_14847_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14848_14911_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14912_14975_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_14976_15039_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15040_15103_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15104_15167_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15168_15231_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15232_15295_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15296_15359_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15360_15423_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1536_1599_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15424_15487_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15488_15551_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15552_15615_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15616_15679_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15680_15743_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15744_15807_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15808_15871_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15872_15935_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_15936_15999_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16000_16063_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1600_1663_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16064_16127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16128_16191_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16192_16255_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16256_16319_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16320_16383_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16384_16447_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16448_16511_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16512_16575_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16576_16639_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16640_16703_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1664_1727_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16704_16767_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16768_16831_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16832_16895_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16896_16959_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_16960_17023_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17024_17087_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17088_17151_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17152_17215_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17216_17279_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17280_17343_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1728_1791_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17344_17407_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17408_17471_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17472_17535_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17536_17599_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17600_17663_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17664_17727_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17728_17791_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17792_17855_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17856_17919_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17920_17983_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1792_1855_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_17984_18047_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18048_18111_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18112_18175_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18176_18239_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18240_18303_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18304_18367_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18368_18431_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18432_18495_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18496_18559_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18560_18623_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1856_1919_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18624_18687_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18688_18751_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18752_18815_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18816_18879_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18880_18943_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_18944_19007_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_19008_19071_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_19072_19135_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_19136_19199_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1920_1983_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_1984_2047_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2048_2111_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2112_2175_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2176_2239_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2240_2303_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2304_2367_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2368_2431_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2432_2495_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2496_2559_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2560_2623_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2624_2687_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2688_2751_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2752_2815_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2816_2879_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2880_2943_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_2944_3007_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3008_3071_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3072_3135_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3136_3199_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3200_3263_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3264_3327_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3328_3391_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3392_3455_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3456_3519_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3520_3583_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3584_3647_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3648_3711_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3712_3775_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3776_3839_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3840_3903_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3904_3967_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_3968_4031_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4032_4095_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4096_4159_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4160_4223_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4224_4287_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4288_4351_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4352_4415_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4416_4479_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4480_4543_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4544_4607_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4608_4671_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4672_4735_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4736_4799_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4800_4863_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4864_4927_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4928_4991_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_4992_5055_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5056_5119_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5120_5183_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5184_5247_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5248_5311_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5312_5375_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5376_5439_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5440_5503_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5504_5567_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5568_5631_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5632_5695_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5696_5759_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5760_5823_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5824_5887_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5888_5951_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_5952_6015_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6016_6079_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6080_6143_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6144_6207_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6208_6271_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6272_6335_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6336_6399_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6400_6463_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6464_6527_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6528_6591_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6592_6655_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6656_6719_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6720_6783_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6784_6847_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6848_6911_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6912_6975_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_6976_7039_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7040_7103_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7104_7167_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7168_7231_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7232_7295_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7296_7359_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7360_7423_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7424_7487_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7488_7551_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7552_7615_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7616_7679_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7680_7743_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7744_7807_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7808_7871_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7872_7935_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_7936_7999_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8000_8063_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8064_8127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8128_8191_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8192_8255_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8256_8319_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8320_8383_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8384_8447_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8448_8511_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8512_8575_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8576_8639_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8640_8703_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8704_8767_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8768_8831_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8832_8895_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8896_8959_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_8960_9023_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9024_9087_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9088_9151_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9152_9215_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9216_9279_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9280_9343_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9344_9407_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9408_9471_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9472_9535_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9536_9599_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9600_9663_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9664_9727_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9728_9791_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9792_9855_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9856_9919_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9920_9983_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_9984_10047_0_2_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_10 
       (.I0(\VGA_B_OBUF[3]_inst_i_27_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_28_n_0 ),
        .I2(read_address[6]),
        .I3(\VGA_B_OBUF[3]_inst_i_29_n_0 ),
        .I4(read_address[5]),
        .I5(\VGA_B_OBUF[3]_inst_i_30_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_100 
       (.I0(ram_reg_5568_5631_0_2_n_0),
        .I1(ram_reg_5504_5567_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_5440_5503_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_5376_5439_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_101 
       (.I0(ram_reg_5824_5887_0_2_n_0),
        .I1(ram_reg_5760_5823_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_5696_5759_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_5632_5695_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_102 
       (.I0(ram_reg_6080_6143_0_2_n_0),
        .I1(ram_reg_6016_6079_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_5952_6015_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_5888_5951_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_103 
       (.I0(ram_reg_4288_4351_0_2_n_0),
        .I1(ram_reg_4224_4287_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_4160_4223_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_4096_4159_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_104 
       (.I0(ram_reg_4544_4607_0_2_n_0),
        .I1(ram_reg_4480_4543_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_4416_4479_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_4352_4415_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_105 
       (.I0(ram_reg_4800_4863_0_2_n_0),
        .I1(ram_reg_4736_4799_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_4672_4735_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_4608_4671_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_106 
       (.I0(ram_reg_5056_5119_0_2_n_0),
        .I1(ram_reg_4992_5055_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_4928_4991_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_4864_4927_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_107 
       (.I0(ram_reg_11456_11519_0_2_n_0),
        .I1(ram_reg_11392_11455_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_11328_11391_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_11264_11327_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_108 
       (.I0(ram_reg_11712_11775_0_2_n_0),
        .I1(ram_reg_11648_11711_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_11584_11647_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_11520_11583_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_109 
       (.I0(ram_reg_11968_12031_0_2_n_0),
        .I1(ram_reg_11904_11967_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_11840_11903_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_11776_11839_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_11 
       (.I0(\VGA_B_OBUF[3]_inst_i_31_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_32_n_0 ),
        .I2(read_address[6]),
        .I3(\VGA_B_OBUF[3]_inst_i_33_n_0 ),
        .I4(read_address[5]),
        .I5(\VGA_B_OBUF[3]_inst_i_34_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_110 
       (.I0(ram_reg_12224_12287_0_2_n_0),
        .I1(ram_reg_12160_12223_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_12096_12159_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_12032_12095_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_111 
       (.I0(ram_reg_10432_10495_0_2_n_0),
        .I1(ram_reg_10368_10431_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_10304_10367_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_10240_10303_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_112 
       (.I0(ram_reg_10688_10751_0_2_n_0),
        .I1(ram_reg_10624_10687_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_10560_10623_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_10496_10559_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_113 
       (.I0(ram_reg_10944_11007_0_2_n_0),
        .I1(ram_reg_10880_10943_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_10816_10879_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_10752_10815_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_114 
       (.I0(ram_reg_11200_11263_0_2_n_0),
        .I1(ram_reg_11136_11199_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_11072_11135_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_11008_11071_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_115 
       (.I0(ram_reg_9408_9471_0_2_n_0),
        .I1(ram_reg_9344_9407_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_9280_9343_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_9216_9279_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_116 
       (.I0(ram_reg_9664_9727_0_2_n_0),
        .I1(ram_reg_9600_9663_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_9536_9599_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_9472_9535_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_117 
       (.I0(ram_reg_9920_9983_0_2_n_0),
        .I1(ram_reg_9856_9919_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_9792_9855_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_9728_9791_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_118 
       (.I0(ram_reg_10176_10239_0_2_n_0),
        .I1(ram_reg_10112_10175_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_10048_10111_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_9984_10047_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_119 
       (.I0(ram_reg_8384_8447_0_2_n_0),
        .I1(ram_reg_8320_8383_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_8256_8319_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_8192_8255_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_12 
       (.I0(ram_reg_18624_18687_0_2_n_0),
        .I1(ram_reg_18560_18623_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_18496_18559_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_18432_18495_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_120 
       (.I0(ram_reg_8640_8703_0_2_n_0),
        .I1(ram_reg_8576_8639_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_8512_8575_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_8448_8511_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_121 
       (.I0(ram_reg_8896_8959_0_2_n_0),
        .I1(ram_reg_8832_8895_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_8768_8831_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_8704_8767_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_122 
       (.I0(ram_reg_9152_9215_0_2_n_0),
        .I1(ram_reg_9088_9151_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_9024_9087_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_8960_9023_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_123 
       (.I0(ram_reg_15552_15615_0_2_n_0),
        .I1(ram_reg_15488_15551_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_15424_15487_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_15360_15423_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_124 
       (.I0(ram_reg_15808_15871_0_2_n_0),
        .I1(ram_reg_15744_15807_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_15680_15743_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_15616_15679_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_125 
       (.I0(ram_reg_16064_16127_0_2_n_0),
        .I1(ram_reg_16000_16063_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_15936_15999_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_15872_15935_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_126 
       (.I0(ram_reg_16320_16383_0_2_n_0),
        .I1(ram_reg_16256_16319_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_16192_16255_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_16128_16191_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_127 
       (.I0(ram_reg_14528_14591_0_2_n_0),
        .I1(ram_reg_14464_14527_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_14400_14463_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_14336_14399_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_128 
       (.I0(ram_reg_14784_14847_0_2_n_0),
        .I1(ram_reg_14720_14783_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_14656_14719_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_14592_14655_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_129 
       (.I0(ram_reg_15040_15103_0_2_n_0),
        .I1(ram_reg_14976_15039_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_14912_14975_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_14848_14911_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_13 
       (.I0(ram_reg_18880_18943_0_2_n_0),
        .I1(ram_reg_18816_18879_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_18752_18815_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_18688_18751_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_130 
       (.I0(ram_reg_15296_15359_0_2_n_0),
        .I1(ram_reg_15232_15295_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_15168_15231_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_15104_15167_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_131 
       (.I0(ram_reg_13504_13567_0_2_n_0),
        .I1(ram_reg_13440_13503_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_13376_13439_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_13312_13375_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_132 
       (.I0(ram_reg_13760_13823_0_2_n_0),
        .I1(ram_reg_13696_13759_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_13632_13695_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_13568_13631_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_133 
       (.I0(ram_reg_14016_14079_0_2_n_0),
        .I1(ram_reg_13952_14015_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_13888_13951_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_13824_13887_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_134 
       (.I0(ram_reg_14272_14335_0_2_n_0),
        .I1(ram_reg_14208_14271_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_14144_14207_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_14080_14143_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_135 
       (.I0(ram_reg_12480_12543_0_2_n_0),
        .I1(ram_reg_12416_12479_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_12352_12415_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_12288_12351_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_136 
       (.I0(ram_reg_12736_12799_0_2_n_0),
        .I1(ram_reg_12672_12735_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_12608_12671_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_12544_12607_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_137 
       (.I0(ram_reg_12992_13055_0_2_n_0),
        .I1(ram_reg_12928_12991_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_12864_12927_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_12800_12863_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_137_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_138 
       (.I0(ram_reg_13248_13311_0_2_n_0),
        .I1(ram_reg_13184_13247_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_13120_13183_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_13056_13119_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_14 
       (.I0(ram_reg_19136_19199_0_2_n_0),
        .I1(ram_reg_19072_19135_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_19008_19071_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_18944_19007_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_14_n_0 ));
  MUXF7 \VGA_B_OBUF[3]_inst_i_15 
       (.I0(\VGA_B_OBUF[3]_inst_i_35_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_36_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_15_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_16 
       (.I0(\VGA_B_OBUF[3]_inst_i_37_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_38_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_16_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_17 
       (.I0(\VGA_B_OBUF[3]_inst_i_39_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_40_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_17_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_18 
       (.I0(\VGA_B_OBUF[3]_inst_i_41_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_42_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_18_n_0 ),
        .S(read_address[3]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_19 
       (.I0(\VGA_B_OBUF[3]_inst_i_43_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_44_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_19_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_2 
       (.I0(\VGA_B_OBUF[3]_inst_i_4_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_5_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_5_0 ),
        .S(read_address[8]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_20 
       (.I0(\VGA_B_OBUF[3]_inst_i_45_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_46_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_20_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_21 
       (.I0(\VGA_B_OBUF[3]_inst_i_47_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_48_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_21_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_22 
       (.I0(\VGA_B_OBUF[3]_inst_i_49_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_50_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_22_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_23 
       (.I0(\VGA_B_OBUF[3]_inst_i_51_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_52_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_23_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_24 
       (.I0(\VGA_B_OBUF[3]_inst_i_53_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_54_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_24_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_25 
       (.I0(\VGA_B_OBUF[3]_inst_i_55_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_56_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_25_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_26 
       (.I0(\VGA_B_OBUF[3]_inst_i_57_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_58_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_26_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_27 
       (.I0(\VGA_B_OBUF[3]_inst_i_59_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_60_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_27_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_28 
       (.I0(\VGA_B_OBUF[3]_inst_i_61_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_62_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_28_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_29 
       (.I0(\VGA_B_OBUF[3]_inst_i_63_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_64_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_29_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_30 
       (.I0(\VGA_B_OBUF[3]_inst_i_65_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_66_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_30_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_31 
       (.I0(\VGA_B_OBUF[3]_inst_i_67_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_68_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_31_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_32 
       (.I0(\VGA_B_OBUF[3]_inst_i_69_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_70_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_32_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_33 
       (.I0(\VGA_B_OBUF[3]_inst_i_71_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_72_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_33_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_B_OBUF[3]_inst_i_34 
       (.I0(\VGA_B_OBUF[3]_inst_i_73_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_74_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_34_n_0 ),
        .S(read_address[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_35 
       (.I0(ram_reg_18112_18175_0_2_n_0),
        .I1(ram_reg_18048_18111_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_17984_18047_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_17920_17983_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_36 
       (.I0(ram_reg_18368_18431_0_2_n_0),
        .I1(ram_reg_18304_18367_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_18240_18303_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_18176_18239_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_37 
       (.I0(ram_reg_17600_17663_0_2_n_0),
        .I1(ram_reg_17536_17599_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_17472_17535_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_17408_17471_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_38 
       (.I0(ram_reg_17856_17919_0_2_n_0),
        .I1(ram_reg_17792_17855_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_17728_17791_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_17664_17727_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_39 
       (.I0(ram_reg_17088_17151_0_2_n_0),
        .I1(ram_reg_17024_17087_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_16960_17023_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_16896_16959_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_39_n_0 ));
  MUXF7 \VGA_B_OBUF[3]_inst_i_4 
       (.I0(\VGA_B_OBUF[3]_inst_i_8_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_9_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_4_n_0 ),
        .S(read_address[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_40 
       (.I0(ram_reg_17344_17407_0_2_n_0),
        .I1(ram_reg_17280_17343_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_17216_17279_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_17152_17215_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_41 
       (.I0(ram_reg_16576_16639_0_2_n_0),
        .I1(ram_reg_16512_16575_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_16448_16511_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_16384_16447_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_42 
       (.I0(ram_reg_16832_16895_0_2_n_0),
        .I1(ram_reg_16768_16831_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_16704_16767_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_16640_16703_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_42_n_0 ));
  MUXF7 \VGA_B_OBUF[3]_inst_i_43 
       (.I0(\VGA_B_OBUF[3]_inst_i_75_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_76_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_43_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_44 
       (.I0(\VGA_B_OBUF[3]_inst_i_77_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_78_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_44_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_45 
       (.I0(\VGA_B_OBUF[3]_inst_i_79_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_80_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_45_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_46 
       (.I0(\VGA_B_OBUF[3]_inst_i_81_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_82_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_46_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_47 
       (.I0(\VGA_B_OBUF[3]_inst_i_83_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_84_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_47_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_48 
       (.I0(\VGA_B_OBUF[3]_inst_i_85_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_86_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_48_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_49 
       (.I0(\VGA_B_OBUF[3]_inst_i_87_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_88_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_49_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_5 
       (.I0(\VGA_B_OBUF[3]_inst_i_10_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_11_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_5_n_0 ),
        .S(read_address[7]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_50 
       (.I0(\VGA_B_OBUF[3]_inst_i_89_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_90_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_50_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_51 
       (.I0(\VGA_B_OBUF[3]_inst_i_91_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_92_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_51_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_52 
       (.I0(\VGA_B_OBUF[3]_inst_i_93_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_94_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_52_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_53 
       (.I0(\VGA_B_OBUF[3]_inst_i_95_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_96_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_53_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_54 
       (.I0(\VGA_B_OBUF[3]_inst_i_97_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_98_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_54_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_55 
       (.I0(\VGA_B_OBUF[3]_inst_i_99_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_100_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_55_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_56 
       (.I0(\VGA_B_OBUF[3]_inst_i_101_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_102_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_56_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_57 
       (.I0(\VGA_B_OBUF[3]_inst_i_103_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_104_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_57_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_58 
       (.I0(\VGA_B_OBUF[3]_inst_i_105_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_106_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_58_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_59 
       (.I0(\VGA_B_OBUF[3]_inst_i_107_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_108_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_59_n_0 ),
        .S(read_address[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \VGA_B_OBUF[3]_inst_i_6 
       (.I0(\VGA_B_OBUF[3]_inst_i_12_n_0 ),
        .I1(read_address[3]),
        .I2(\VGA_B_OBUF[3]_inst_i_13_n_0 ),
        .I3(read_address[4]),
        .I4(\VGA_B_OBUF[3]_inst_i_14_n_0 ),
        .I5(read_address[5]),
        .O(\v_count_reg_reg[2] ));
  MUXF7 \VGA_B_OBUF[3]_inst_i_60 
       (.I0(\VGA_B_OBUF[3]_inst_i_109_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_110_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_60_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_61 
       (.I0(\VGA_B_OBUF[3]_inst_i_111_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_112_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_61_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_62 
       (.I0(\VGA_B_OBUF[3]_inst_i_113_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_114_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_62_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_63 
       (.I0(\VGA_B_OBUF[3]_inst_i_115_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_116_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_63_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_64 
       (.I0(\VGA_B_OBUF[3]_inst_i_117_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_118_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_64_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_65 
       (.I0(\VGA_B_OBUF[3]_inst_i_119_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_120_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_65_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_66 
       (.I0(\VGA_B_OBUF[3]_inst_i_121_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_122_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_66_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_67 
       (.I0(\VGA_B_OBUF[3]_inst_i_123_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_124_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_67_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_68 
       (.I0(\VGA_B_OBUF[3]_inst_i_125_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_126_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_68_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_69 
       (.I0(\VGA_B_OBUF[3]_inst_i_127_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_128_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_69_n_0 ),
        .S(read_address[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_7 
       (.I0(\VGA_B_OBUF[3]_inst_i_15_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_16_n_0 ),
        .I2(read_address[5]),
        .I3(\VGA_B_OBUF[3]_inst_i_17_n_0 ),
        .I4(read_address[4]),
        .I5(\VGA_B_OBUF[3]_inst_i_18_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_18_0 ));
  MUXF7 \VGA_B_OBUF[3]_inst_i_70 
       (.I0(\VGA_B_OBUF[3]_inst_i_129_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_130_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_70_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_71 
       (.I0(\VGA_B_OBUF[3]_inst_i_131_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_132_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_71_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_72 
       (.I0(\VGA_B_OBUF[3]_inst_i_133_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_134_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_72_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_73 
       (.I0(\VGA_B_OBUF[3]_inst_i_135_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_136_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_73_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_B_OBUF[3]_inst_i_74 
       (.I0(\VGA_B_OBUF[3]_inst_i_137_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_138_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_74_n_0 ),
        .S(read_address[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_75 
       (.I0(ram_reg_3264_3327_0_2_n_0),
        .I1(ram_reg_3200_3263_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_3136_3199_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_3072_3135_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_76 
       (.I0(ram_reg_3520_3583_0_2_n_0),
        .I1(ram_reg_3456_3519_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_3392_3455_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_3328_3391_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_77 
       (.I0(ram_reg_3776_3839_0_2_n_0),
        .I1(ram_reg_3712_3775_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_3648_3711_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_3584_3647_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_78 
       (.I0(ram_reg_4032_4095_0_2_n_0),
        .I1(ram_reg_3968_4031_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_3904_3967_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_3840_3903_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_79 
       (.I0(ram_reg_2240_2303_0_2_n_0),
        .I1(ram_reg_2176_2239_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_2112_2175_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_2048_2111_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_8 
       (.I0(\VGA_B_OBUF[3]_inst_i_19_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_20_n_0 ),
        .I2(read_address[6]),
        .I3(\VGA_B_OBUF[3]_inst_i_21_n_0 ),
        .I4(read_address[5]),
        .I5(\VGA_B_OBUF[3]_inst_i_22_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_80 
       (.I0(ram_reg_2496_2559_0_2_n_0),
        .I1(ram_reg_2432_2495_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_2368_2431_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_2304_2367_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_81 
       (.I0(ram_reg_2752_2815_0_2_n_0),
        .I1(ram_reg_2688_2751_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_2624_2687_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_2560_2623_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_82 
       (.I0(ram_reg_3008_3071_0_2_n_0),
        .I1(ram_reg_2944_3007_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_2880_2943_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_2816_2879_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_83 
       (.I0(ram_reg_1216_1279_0_2_n_0),
        .I1(ram_reg_1152_1215_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_1088_1151_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_1024_1087_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_84 
       (.I0(ram_reg_1472_1535_0_2_n_0),
        .I1(ram_reg_1408_1471_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_1344_1407_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_1280_1343_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_85 
       (.I0(ram_reg_1728_1791_0_2_n_0),
        .I1(ram_reg_1664_1727_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_1600_1663_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_1536_1599_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_86 
       (.I0(ram_reg_1984_2047_0_2_n_0),
        .I1(ram_reg_1920_1983_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_1856_1919_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_1792_1855_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_87 
       (.I0(ram_reg_192_255_0_2_n_0),
        .I1(ram_reg_128_191_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_0_63_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_88 
       (.I0(ram_reg_448_511_0_2_n_0),
        .I1(ram_reg_384_447_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_320_383_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_256_319_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_89 
       (.I0(ram_reg_704_767_0_2_n_0),
        .I1(ram_reg_640_703_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_576_639_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_512_575_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_9 
       (.I0(\VGA_B_OBUF[3]_inst_i_23_n_0 ),
        .I1(\VGA_B_OBUF[3]_inst_i_24_n_0 ),
        .I2(read_address[6]),
        .I3(\VGA_B_OBUF[3]_inst_i_25_n_0 ),
        .I4(read_address[5]),
        .I5(\VGA_B_OBUF[3]_inst_i_26_n_0 ),
        .O(\VGA_B_OBUF[3]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_90 
       (.I0(ram_reg_960_1023_0_2_n_0),
        .I1(ram_reg_896_959_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_832_895_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_768_831_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_91 
       (.I0(ram_reg_7360_7423_0_2_n_0),
        .I1(ram_reg_7296_7359_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_7232_7295_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_7168_7231_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_92 
       (.I0(ram_reg_7616_7679_0_2_n_0),
        .I1(ram_reg_7552_7615_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_7488_7551_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_7424_7487_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_93 
       (.I0(ram_reg_7872_7935_0_2_n_0),
        .I1(ram_reg_7808_7871_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_7744_7807_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_7680_7743_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_94 
       (.I0(ram_reg_8128_8191_0_2_n_0),
        .I1(ram_reg_8064_8127_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_8000_8063_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_7936_7999_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_95 
       (.I0(ram_reg_6336_6399_0_2_n_0),
        .I1(ram_reg_6272_6335_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_6208_6271_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_6144_6207_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_96 
       (.I0(ram_reg_6592_6655_0_2_n_0),
        .I1(ram_reg_6528_6591_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_6464_6527_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_6400_6463_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_97 
       (.I0(ram_reg_6848_6911_0_2_n_0),
        .I1(ram_reg_6784_6847_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_6720_6783_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_6656_6719_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_98 
       (.I0(ram_reg_7104_7167_0_2_n_0),
        .I1(ram_reg_7040_7103_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_6976_7039_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_6912_6975_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_B_OBUF[3]_inst_i_99 
       (.I0(ram_reg_5312_5375_0_2_n_0),
        .I1(ram_reg_5248_5311_0_2_n_0),
        .I2(read_address[2]),
        .I3(ram_reg_5184_5247_0_2_n_0),
        .I4(read_address[1]),
        .I5(ram_reg_5120_5183_0_2_n_0),
        .O(\VGA_B_OBUF[3]_inst_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_10 
       (.I0(\VGA_G_OBUF[3]_inst_i_27_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_28_n_0 ),
        .I2(read_address[6]),
        .I3(\VGA_G_OBUF[3]_inst_i_29_n_0 ),
        .I4(read_address[5]),
        .I5(\VGA_G_OBUF[3]_inst_i_30_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_100 
       (.I0(ram_reg_5568_5631_0_2_n_1),
        .I1(ram_reg_5504_5567_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_5440_5503_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_5376_5439_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_101 
       (.I0(ram_reg_5824_5887_0_2_n_1),
        .I1(ram_reg_5760_5823_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_5696_5759_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_5632_5695_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_102 
       (.I0(ram_reg_6080_6143_0_2_n_1),
        .I1(ram_reg_6016_6079_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_5952_6015_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_5888_5951_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_103 
       (.I0(ram_reg_4288_4351_0_2_n_1),
        .I1(ram_reg_4224_4287_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_4160_4223_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_4096_4159_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_104 
       (.I0(ram_reg_4544_4607_0_2_n_1),
        .I1(ram_reg_4480_4543_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_4416_4479_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_4352_4415_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_105 
       (.I0(ram_reg_4800_4863_0_2_n_1),
        .I1(ram_reg_4736_4799_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_4672_4735_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_4608_4671_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_106 
       (.I0(ram_reg_5056_5119_0_2_n_1),
        .I1(ram_reg_4992_5055_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_4928_4991_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_4864_4927_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_107 
       (.I0(ram_reg_11456_11519_0_2_n_1),
        .I1(ram_reg_11392_11455_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_11328_11391_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_11264_11327_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_108 
       (.I0(ram_reg_11712_11775_0_2_n_1),
        .I1(ram_reg_11648_11711_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_11584_11647_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_11520_11583_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_109 
       (.I0(ram_reg_11968_12031_0_2_n_1),
        .I1(ram_reg_11904_11967_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_11840_11903_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_11776_11839_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_11 
       (.I0(\VGA_G_OBUF[3]_inst_i_31_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_32_n_0 ),
        .I2(read_address[6]),
        .I3(\VGA_G_OBUF[3]_inst_i_33_n_0 ),
        .I4(read_address[5]),
        .I5(\VGA_G_OBUF[3]_inst_i_34_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_110 
       (.I0(ram_reg_12224_12287_0_2_n_1),
        .I1(ram_reg_12160_12223_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_12096_12159_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_12032_12095_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_111 
       (.I0(ram_reg_10432_10495_0_2_n_1),
        .I1(ram_reg_10368_10431_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_10304_10367_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_10240_10303_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_112 
       (.I0(ram_reg_10688_10751_0_2_n_1),
        .I1(ram_reg_10624_10687_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_10560_10623_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_10496_10559_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_113 
       (.I0(ram_reg_10944_11007_0_2_n_1),
        .I1(ram_reg_10880_10943_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_10816_10879_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_10752_10815_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_114 
       (.I0(ram_reg_11200_11263_0_2_n_1),
        .I1(ram_reg_11136_11199_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_11072_11135_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_11008_11071_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_115 
       (.I0(ram_reg_9408_9471_0_2_n_1),
        .I1(ram_reg_9344_9407_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_9280_9343_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_9216_9279_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_116 
       (.I0(ram_reg_9664_9727_0_2_n_1),
        .I1(ram_reg_9600_9663_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_9536_9599_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_9472_9535_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_117 
       (.I0(ram_reg_9920_9983_0_2_n_1),
        .I1(ram_reg_9856_9919_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_9792_9855_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_9728_9791_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_118 
       (.I0(ram_reg_10176_10239_0_2_n_1),
        .I1(ram_reg_10112_10175_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_10048_10111_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_9984_10047_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_119 
       (.I0(ram_reg_8384_8447_0_2_n_1),
        .I1(ram_reg_8320_8383_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_8256_8319_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_8192_8255_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_12 
       (.I0(ram_reg_18624_18687_0_2_n_1),
        .I1(ram_reg_18560_18623_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_18496_18559_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_18432_18495_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_120 
       (.I0(ram_reg_8640_8703_0_2_n_1),
        .I1(ram_reg_8576_8639_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_8512_8575_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_8448_8511_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_121 
       (.I0(ram_reg_8896_8959_0_2_n_1),
        .I1(ram_reg_8832_8895_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_8768_8831_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_8704_8767_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_122 
       (.I0(ram_reg_9152_9215_0_2_n_1),
        .I1(ram_reg_9088_9151_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_9024_9087_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_8960_9023_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_123 
       (.I0(ram_reg_15552_15615_0_2_n_1),
        .I1(ram_reg_15488_15551_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_15424_15487_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_15360_15423_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_124 
       (.I0(ram_reg_15808_15871_0_2_n_1),
        .I1(ram_reg_15744_15807_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_15680_15743_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_15616_15679_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_125 
       (.I0(ram_reg_16064_16127_0_2_n_1),
        .I1(ram_reg_16000_16063_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_15936_15999_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_15872_15935_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_126 
       (.I0(ram_reg_16320_16383_0_2_n_1),
        .I1(ram_reg_16256_16319_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_16192_16255_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_16128_16191_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_127 
       (.I0(ram_reg_14528_14591_0_2_n_1),
        .I1(ram_reg_14464_14527_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_14400_14463_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_14336_14399_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_128 
       (.I0(ram_reg_14784_14847_0_2_n_1),
        .I1(ram_reg_14720_14783_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_14656_14719_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_14592_14655_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_129 
       (.I0(ram_reg_15040_15103_0_2_n_1),
        .I1(ram_reg_14976_15039_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_14912_14975_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_14848_14911_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_13 
       (.I0(ram_reg_18880_18943_0_2_n_1),
        .I1(ram_reg_18816_18879_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_18752_18815_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_18688_18751_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_130 
       (.I0(ram_reg_15296_15359_0_2_n_1),
        .I1(ram_reg_15232_15295_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_15168_15231_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_15104_15167_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_131 
       (.I0(ram_reg_13504_13567_0_2_n_1),
        .I1(ram_reg_13440_13503_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_13376_13439_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_13312_13375_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_132 
       (.I0(ram_reg_13760_13823_0_2_n_1),
        .I1(ram_reg_13696_13759_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_13632_13695_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_13568_13631_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_133 
       (.I0(ram_reg_14016_14079_0_2_n_1),
        .I1(ram_reg_13952_14015_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_13888_13951_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_13824_13887_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_134 
       (.I0(ram_reg_14272_14335_0_2_n_1),
        .I1(ram_reg_14208_14271_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_14144_14207_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_14080_14143_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_135 
       (.I0(ram_reg_12480_12543_0_2_n_1),
        .I1(ram_reg_12416_12479_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_12352_12415_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_12288_12351_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_136 
       (.I0(ram_reg_12736_12799_0_2_n_1),
        .I1(ram_reg_12672_12735_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_12608_12671_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_12544_12607_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_137 
       (.I0(ram_reg_12992_13055_0_2_n_1),
        .I1(ram_reg_12928_12991_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_12864_12927_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_12800_12863_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_137_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_138 
       (.I0(ram_reg_13248_13311_0_2_n_1),
        .I1(ram_reg_13184_13247_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_13120_13183_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_13056_13119_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_14 
       (.I0(ram_reg_19136_19199_0_2_n_1),
        .I1(ram_reg_19072_19135_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_19008_19071_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_18944_19007_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_14_n_0 ));
  MUXF7 \VGA_G_OBUF[3]_inst_i_15 
       (.I0(\VGA_G_OBUF[3]_inst_i_35_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_36_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_15_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_16 
       (.I0(\VGA_G_OBUF[3]_inst_i_37_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_38_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_16_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_17 
       (.I0(\VGA_G_OBUF[3]_inst_i_39_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_40_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_17_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_18 
       (.I0(\VGA_G_OBUF[3]_inst_i_41_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_42_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_18_n_0 ),
        .S(read_address[3]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_19 
       (.I0(\VGA_G_OBUF[3]_inst_i_43_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_44_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_19_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_2 
       (.I0(\VGA_G_OBUF[3]_inst_i_4_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_5_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_5_0 ),
        .S(read_address[8]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_20 
       (.I0(\VGA_G_OBUF[3]_inst_i_45_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_46_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_20_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_21 
       (.I0(\VGA_G_OBUF[3]_inst_i_47_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_48_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_21_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_22 
       (.I0(\VGA_G_OBUF[3]_inst_i_49_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_50_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_22_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_23 
       (.I0(\VGA_G_OBUF[3]_inst_i_51_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_52_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_23_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_24 
       (.I0(\VGA_G_OBUF[3]_inst_i_53_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_54_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_24_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_25 
       (.I0(\VGA_G_OBUF[3]_inst_i_55_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_56_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_25_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_26 
       (.I0(\VGA_G_OBUF[3]_inst_i_57_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_58_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_26_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_27 
       (.I0(\VGA_G_OBUF[3]_inst_i_59_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_60_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_27_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_28 
       (.I0(\VGA_G_OBUF[3]_inst_i_61_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_62_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_28_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_29 
       (.I0(\VGA_G_OBUF[3]_inst_i_63_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_64_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_29_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_30 
       (.I0(\VGA_G_OBUF[3]_inst_i_65_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_66_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_30_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_31 
       (.I0(\VGA_G_OBUF[3]_inst_i_67_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_68_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_31_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_32 
       (.I0(\VGA_G_OBUF[3]_inst_i_69_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_70_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_32_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_33 
       (.I0(\VGA_G_OBUF[3]_inst_i_71_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_72_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_33_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_G_OBUF[3]_inst_i_34 
       (.I0(\VGA_G_OBUF[3]_inst_i_73_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_74_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_34_n_0 ),
        .S(read_address[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_35 
       (.I0(ram_reg_18112_18175_0_2_n_1),
        .I1(ram_reg_18048_18111_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_17984_18047_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_17920_17983_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_36 
       (.I0(ram_reg_18368_18431_0_2_n_1),
        .I1(ram_reg_18304_18367_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_18240_18303_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_18176_18239_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_37 
       (.I0(ram_reg_17600_17663_0_2_n_1),
        .I1(ram_reg_17536_17599_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_17472_17535_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_17408_17471_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_38 
       (.I0(ram_reg_17856_17919_0_2_n_1),
        .I1(ram_reg_17792_17855_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_17728_17791_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_17664_17727_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_39 
       (.I0(ram_reg_17088_17151_0_2_n_1),
        .I1(ram_reg_17024_17087_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_16960_17023_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_16896_16959_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_39_n_0 ));
  MUXF7 \VGA_G_OBUF[3]_inst_i_4 
       (.I0(\VGA_G_OBUF[3]_inst_i_8_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_9_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_4_n_0 ),
        .S(read_address[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_40 
       (.I0(ram_reg_17344_17407_0_2_n_1),
        .I1(ram_reg_17280_17343_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_17216_17279_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_17152_17215_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_41 
       (.I0(ram_reg_16576_16639_0_2_n_1),
        .I1(ram_reg_16512_16575_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_16448_16511_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_16384_16447_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_42 
       (.I0(ram_reg_16832_16895_0_2_n_1),
        .I1(ram_reg_16768_16831_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_16704_16767_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_16640_16703_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_42_n_0 ));
  MUXF7 \VGA_G_OBUF[3]_inst_i_43 
       (.I0(\VGA_G_OBUF[3]_inst_i_75_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_76_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_43_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_44 
       (.I0(\VGA_G_OBUF[3]_inst_i_77_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_78_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_44_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_45 
       (.I0(\VGA_G_OBUF[3]_inst_i_79_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_80_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_45_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_46 
       (.I0(\VGA_G_OBUF[3]_inst_i_81_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_82_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_46_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_47 
       (.I0(\VGA_G_OBUF[3]_inst_i_83_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_84_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_47_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_48 
       (.I0(\VGA_G_OBUF[3]_inst_i_85_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_86_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_48_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_49 
       (.I0(\VGA_G_OBUF[3]_inst_i_87_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_88_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_49_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_5 
       (.I0(\VGA_G_OBUF[3]_inst_i_10_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_11_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_5_n_0 ),
        .S(read_address[7]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_50 
       (.I0(\VGA_G_OBUF[3]_inst_i_89_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_90_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_50_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_51 
       (.I0(\VGA_G_OBUF[3]_inst_i_91_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_92_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_51_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_52 
       (.I0(\VGA_G_OBUF[3]_inst_i_93_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_94_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_52_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_53 
       (.I0(\VGA_G_OBUF[3]_inst_i_95_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_96_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_53_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_54 
       (.I0(\VGA_G_OBUF[3]_inst_i_97_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_98_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_54_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_55 
       (.I0(\VGA_G_OBUF[3]_inst_i_99_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_100_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_55_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_56 
       (.I0(\VGA_G_OBUF[3]_inst_i_101_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_102_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_56_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_57 
       (.I0(\VGA_G_OBUF[3]_inst_i_103_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_104_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_57_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_58 
       (.I0(\VGA_G_OBUF[3]_inst_i_105_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_106_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_58_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_59 
       (.I0(\VGA_G_OBUF[3]_inst_i_107_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_108_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_59_n_0 ),
        .S(read_address[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \VGA_G_OBUF[3]_inst_i_6 
       (.I0(\VGA_G_OBUF[3]_inst_i_12_n_0 ),
        .I1(read_address[3]),
        .I2(\VGA_G_OBUF[3]_inst_i_13_n_0 ),
        .I3(read_address[4]),
        .I4(\VGA_G_OBUF[3]_inst_i_14_n_0 ),
        .I5(read_address[5]),
        .O(\v_count_reg_reg[2]_0 ));
  MUXF7 \VGA_G_OBUF[3]_inst_i_60 
       (.I0(\VGA_G_OBUF[3]_inst_i_109_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_110_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_60_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_61 
       (.I0(\VGA_G_OBUF[3]_inst_i_111_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_112_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_61_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_62 
       (.I0(\VGA_G_OBUF[3]_inst_i_113_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_114_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_62_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_63 
       (.I0(\VGA_G_OBUF[3]_inst_i_115_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_116_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_63_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_64 
       (.I0(\VGA_G_OBUF[3]_inst_i_117_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_118_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_64_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_65 
       (.I0(\VGA_G_OBUF[3]_inst_i_119_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_120_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_65_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_66 
       (.I0(\VGA_G_OBUF[3]_inst_i_121_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_122_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_66_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_67 
       (.I0(\VGA_G_OBUF[3]_inst_i_123_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_124_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_67_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_68 
       (.I0(\VGA_G_OBUF[3]_inst_i_125_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_126_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_68_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_69 
       (.I0(\VGA_G_OBUF[3]_inst_i_127_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_128_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_69_n_0 ),
        .S(read_address[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_7 
       (.I0(\VGA_G_OBUF[3]_inst_i_15_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_16_n_0 ),
        .I2(read_address[5]),
        .I3(\VGA_G_OBUF[3]_inst_i_17_n_0 ),
        .I4(read_address[4]),
        .I5(\VGA_G_OBUF[3]_inst_i_18_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_18_0 ));
  MUXF7 \VGA_G_OBUF[3]_inst_i_70 
       (.I0(\VGA_G_OBUF[3]_inst_i_129_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_130_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_70_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_71 
       (.I0(\VGA_G_OBUF[3]_inst_i_131_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_132_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_71_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_72 
       (.I0(\VGA_G_OBUF[3]_inst_i_133_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_134_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_72_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_73 
       (.I0(\VGA_G_OBUF[3]_inst_i_135_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_136_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_73_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_G_OBUF[3]_inst_i_74 
       (.I0(\VGA_G_OBUF[3]_inst_i_137_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_138_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_74_n_0 ),
        .S(read_address[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_75 
       (.I0(ram_reg_3264_3327_0_2_n_1),
        .I1(ram_reg_3200_3263_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_3136_3199_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_3072_3135_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_76 
       (.I0(ram_reg_3520_3583_0_2_n_1),
        .I1(ram_reg_3456_3519_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_3392_3455_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_3328_3391_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_77 
       (.I0(ram_reg_3776_3839_0_2_n_1),
        .I1(ram_reg_3712_3775_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_3648_3711_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_3584_3647_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_78 
       (.I0(ram_reg_4032_4095_0_2_n_1),
        .I1(ram_reg_3968_4031_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_3904_3967_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_3840_3903_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_79 
       (.I0(ram_reg_2240_2303_0_2_n_1),
        .I1(ram_reg_2176_2239_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_2112_2175_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_2048_2111_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_8 
       (.I0(\VGA_G_OBUF[3]_inst_i_19_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_20_n_0 ),
        .I2(read_address[6]),
        .I3(\VGA_G_OBUF[3]_inst_i_21_n_0 ),
        .I4(read_address[5]),
        .I5(\VGA_G_OBUF[3]_inst_i_22_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_80 
       (.I0(ram_reg_2496_2559_0_2_n_1),
        .I1(ram_reg_2432_2495_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_2368_2431_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_2304_2367_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_81 
       (.I0(ram_reg_2752_2815_0_2_n_1),
        .I1(ram_reg_2688_2751_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_2624_2687_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_2560_2623_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_82 
       (.I0(ram_reg_3008_3071_0_2_n_1),
        .I1(ram_reg_2944_3007_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_2880_2943_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_2816_2879_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_83 
       (.I0(ram_reg_1216_1279_0_2_n_1),
        .I1(ram_reg_1152_1215_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_1088_1151_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_1024_1087_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_84 
       (.I0(ram_reg_1472_1535_0_2_n_1),
        .I1(ram_reg_1408_1471_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_1344_1407_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_1280_1343_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_85 
       (.I0(ram_reg_1728_1791_0_2_n_1),
        .I1(ram_reg_1664_1727_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_1600_1663_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_1536_1599_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_86 
       (.I0(ram_reg_1984_2047_0_2_n_1),
        .I1(ram_reg_1920_1983_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_1856_1919_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_1792_1855_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_87 
       (.I0(ram_reg_192_255_0_2_n_1),
        .I1(ram_reg_128_191_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_0_63_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_88 
       (.I0(ram_reg_448_511_0_2_n_1),
        .I1(ram_reg_384_447_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_320_383_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_256_319_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_89 
       (.I0(ram_reg_704_767_0_2_n_1),
        .I1(ram_reg_640_703_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_576_639_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_512_575_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_9 
       (.I0(\VGA_G_OBUF[3]_inst_i_23_n_0 ),
        .I1(\VGA_G_OBUF[3]_inst_i_24_n_0 ),
        .I2(read_address[6]),
        .I3(\VGA_G_OBUF[3]_inst_i_25_n_0 ),
        .I4(read_address[5]),
        .I5(\VGA_G_OBUF[3]_inst_i_26_n_0 ),
        .O(\VGA_G_OBUF[3]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_90 
       (.I0(ram_reg_960_1023_0_2_n_1),
        .I1(ram_reg_896_959_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_832_895_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_768_831_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_91 
       (.I0(ram_reg_7360_7423_0_2_n_1),
        .I1(ram_reg_7296_7359_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_7232_7295_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_7168_7231_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_92 
       (.I0(ram_reg_7616_7679_0_2_n_1),
        .I1(ram_reg_7552_7615_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_7488_7551_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_7424_7487_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_93 
       (.I0(ram_reg_7872_7935_0_2_n_1),
        .I1(ram_reg_7808_7871_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_7744_7807_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_7680_7743_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_94 
       (.I0(ram_reg_8128_8191_0_2_n_1),
        .I1(ram_reg_8064_8127_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_8000_8063_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_7936_7999_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_95 
       (.I0(ram_reg_6336_6399_0_2_n_1),
        .I1(ram_reg_6272_6335_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_6208_6271_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_6144_6207_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_96 
       (.I0(ram_reg_6592_6655_0_2_n_1),
        .I1(ram_reg_6528_6591_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_6464_6527_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_6400_6463_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_97 
       (.I0(ram_reg_6848_6911_0_2_n_1),
        .I1(ram_reg_6784_6847_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_6720_6783_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_6656_6719_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_98 
       (.I0(ram_reg_7104_7167_0_2_n_1),
        .I1(ram_reg_7040_7103_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_6976_7039_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_6912_6975_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_G_OBUF[3]_inst_i_99 
       (.I0(ram_reg_5312_5375_0_2_n_1),
        .I1(ram_reg_5248_5311_0_2_n_1),
        .I2(read_address[2]),
        .I3(ram_reg_5184_5247_0_2_n_1),
        .I4(read_address[1]),
        .I5(ram_reg_5120_5183_0_2_n_1),
        .O(\VGA_G_OBUF[3]_inst_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_100 
       (.I0(ram_reg_1472_1535_0_2_n_2),
        .I1(ram_reg_1408_1471_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_1344_1407_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_1280_1343_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_101 
       (.I0(ram_reg_1728_1791_0_2_n_2),
        .I1(ram_reg_1664_1727_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_1600_1663_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_1536_1599_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_102 
       (.I0(ram_reg_1984_2047_0_2_n_2),
        .I1(ram_reg_1920_1983_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_1856_1919_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_1792_1855_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_103 
       (.I0(ram_reg_192_255_0_2_n_2),
        .I1(ram_reg_128_191_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_0_63_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_104 
       (.I0(ram_reg_448_511_0_2_n_2),
        .I1(ram_reg_384_447_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_320_383_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_256_319_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_105 
       (.I0(ram_reg_704_767_0_2_n_2),
        .I1(ram_reg_640_703_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_576_639_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_512_575_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_106 
       (.I0(ram_reg_960_1023_0_2_n_2),
        .I1(ram_reg_896_959_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_832_895_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_768_831_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_107 
       (.I0(ram_reg_7360_7423_0_2_n_2),
        .I1(ram_reg_7296_7359_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_7232_7295_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_7168_7231_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_108 
       (.I0(ram_reg_7616_7679_0_2_n_2),
        .I1(ram_reg_7552_7615_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_7488_7551_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_7424_7487_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_109 
       (.I0(ram_reg_7872_7935_0_2_n_2),
        .I1(ram_reg_7808_7871_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_7744_7807_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_7680_7743_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_110 
       (.I0(ram_reg_8128_8191_0_2_n_2),
        .I1(ram_reg_8064_8127_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_8000_8063_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_7936_7999_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_111 
       (.I0(ram_reg_6336_6399_0_2_n_2),
        .I1(ram_reg_6272_6335_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_6208_6271_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_6144_6207_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_112 
       (.I0(ram_reg_6592_6655_0_2_n_2),
        .I1(ram_reg_6528_6591_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_6464_6527_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_6400_6463_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_113 
       (.I0(ram_reg_6848_6911_0_2_n_2),
        .I1(ram_reg_6784_6847_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_6720_6783_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_6656_6719_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_114 
       (.I0(ram_reg_7104_7167_0_2_n_2),
        .I1(ram_reg_7040_7103_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_6976_7039_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_6912_6975_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_115 
       (.I0(ram_reg_5312_5375_0_2_n_2),
        .I1(ram_reg_5248_5311_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_5184_5247_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_5120_5183_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_116 
       (.I0(ram_reg_5568_5631_0_2_n_2),
        .I1(ram_reg_5504_5567_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_5440_5503_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_5376_5439_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_117 
       (.I0(ram_reg_5824_5887_0_2_n_2),
        .I1(ram_reg_5760_5823_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_5696_5759_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_5632_5695_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_118 
       (.I0(ram_reg_6080_6143_0_2_n_2),
        .I1(ram_reg_6016_6079_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_5952_6015_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_5888_5951_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_119 
       (.I0(ram_reg_4288_4351_0_2_n_2),
        .I1(ram_reg_4224_4287_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_4160_4223_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_4096_4159_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \VGA_R_OBUF[3]_inst_i_12 
       (.I0(\VGA_R_OBUF[3]_inst_i_22_n_0 ),
        .I1(read_address[3]),
        .I2(\VGA_R_OBUF[3]_inst_i_23_n_0 ),
        .I3(read_address[4]),
        .I4(\VGA_R_OBUF[3]_inst_i_24_n_0 ),
        .I5(read_address[5]),
        .O(\v_count_reg_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_120 
       (.I0(ram_reg_4544_4607_0_2_n_2),
        .I1(ram_reg_4480_4543_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_4416_4479_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_4352_4415_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_121 
       (.I0(ram_reg_4800_4863_0_2_n_2),
        .I1(ram_reg_4736_4799_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_4672_4735_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_4608_4671_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_122 
       (.I0(ram_reg_5056_5119_0_2_n_2),
        .I1(ram_reg_4992_5055_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_4928_4991_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_4864_4927_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_123 
       (.I0(ram_reg_11456_11519_0_2_n_2),
        .I1(ram_reg_11392_11455_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_11328_11391_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_11264_11327_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_124 
       (.I0(ram_reg_11712_11775_0_2_n_2),
        .I1(ram_reg_11648_11711_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_11584_11647_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_11520_11583_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_125 
       (.I0(ram_reg_11968_12031_0_2_n_2),
        .I1(ram_reg_11904_11967_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_11840_11903_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_11776_11839_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_126 
       (.I0(ram_reg_12224_12287_0_2_n_2),
        .I1(ram_reg_12160_12223_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_12096_12159_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_12032_12095_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_127 
       (.I0(ram_reg_10432_10495_0_2_n_2),
        .I1(ram_reg_10368_10431_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_10304_10367_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_10240_10303_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_128 
       (.I0(ram_reg_10688_10751_0_2_n_2),
        .I1(ram_reg_10624_10687_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_10560_10623_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_10496_10559_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_129 
       (.I0(ram_reg_10944_11007_0_2_n_2),
        .I1(ram_reg_10880_10943_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_10816_10879_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_10752_10815_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_13 
       (.I0(\VGA_R_OBUF[3]_inst_i_25_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_26_n_0 ),
        .I2(read_address[5]),
        .I3(\VGA_R_OBUF[3]_inst_i_27_n_0 ),
        .I4(read_address[4]),
        .I5(\VGA_R_OBUF[3]_inst_i_28_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_28_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_130 
       (.I0(ram_reg_11200_11263_0_2_n_2),
        .I1(ram_reg_11136_11199_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_11072_11135_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_11008_11071_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_131 
       (.I0(ram_reg_9408_9471_0_2_n_2),
        .I1(ram_reg_9344_9407_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_9280_9343_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_9216_9279_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_132 
       (.I0(ram_reg_9664_9727_0_2_n_2),
        .I1(ram_reg_9600_9663_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_9536_9599_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_9472_9535_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_133 
       (.I0(ram_reg_9920_9983_0_2_n_2),
        .I1(ram_reg_9856_9919_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_9792_9855_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_9728_9791_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_134 
       (.I0(ram_reg_10176_10239_0_2_n_2),
        .I1(ram_reg_10112_10175_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_10048_10111_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_9984_10047_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_135 
       (.I0(ram_reg_8384_8447_0_2_n_2),
        .I1(ram_reg_8320_8383_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_8256_8319_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_8192_8255_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_136 
       (.I0(ram_reg_8640_8703_0_2_n_2),
        .I1(ram_reg_8576_8639_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_8512_8575_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_8448_8511_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_137 
       (.I0(ram_reg_8896_8959_0_2_n_2),
        .I1(ram_reg_8832_8895_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_8768_8831_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_8704_8767_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_137_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_138 
       (.I0(ram_reg_9152_9215_0_2_n_2),
        .I1(ram_reg_9088_9151_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_9024_9087_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_8960_9023_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_139 
       (.I0(ram_reg_15552_15615_0_2_n_2),
        .I1(ram_reg_15488_15551_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_15424_15487_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_15360_15423_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_14 
       (.I0(\VGA_R_OBUF[3]_inst_i_29_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_30_n_0 ),
        .I2(read_address[6]),
        .I3(\VGA_R_OBUF[3]_inst_i_31_n_0 ),
        .I4(read_address[5]),
        .I5(\VGA_R_OBUF[3]_inst_i_32_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_140 
       (.I0(ram_reg_15808_15871_0_2_n_2),
        .I1(ram_reg_15744_15807_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_15680_15743_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_15616_15679_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_140_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_141 
       (.I0(ram_reg_16064_16127_0_2_n_2),
        .I1(ram_reg_16000_16063_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_15936_15999_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_15872_15935_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_141_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_142 
       (.I0(ram_reg_16320_16383_0_2_n_2),
        .I1(ram_reg_16256_16319_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_16192_16255_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_16128_16191_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_142_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_143 
       (.I0(ram_reg_14528_14591_0_2_n_2),
        .I1(ram_reg_14464_14527_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_14400_14463_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_14336_14399_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_143_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_144 
       (.I0(ram_reg_14784_14847_0_2_n_2),
        .I1(ram_reg_14720_14783_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_14656_14719_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_14592_14655_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_144_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_145 
       (.I0(ram_reg_15040_15103_0_2_n_2),
        .I1(ram_reg_14976_15039_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_14912_14975_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_14848_14911_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_145_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_146 
       (.I0(ram_reg_15296_15359_0_2_n_2),
        .I1(ram_reg_15232_15295_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_15168_15231_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_15104_15167_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_146_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_147 
       (.I0(ram_reg_13504_13567_0_2_n_2),
        .I1(ram_reg_13440_13503_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_13376_13439_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_13312_13375_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_147_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_148 
       (.I0(ram_reg_13760_13823_0_2_n_2),
        .I1(ram_reg_13696_13759_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_13632_13695_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_13568_13631_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_148_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_149 
       (.I0(ram_reg_14016_14079_0_2_n_2),
        .I1(ram_reg_13952_14015_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_13888_13951_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_13824_13887_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_149_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_15 
       (.I0(\VGA_R_OBUF[3]_inst_i_33_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_34_n_0 ),
        .I2(read_address[6]),
        .I3(\VGA_R_OBUF[3]_inst_i_35_n_0 ),
        .I4(read_address[5]),
        .I5(\VGA_R_OBUF[3]_inst_i_36_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_150 
       (.I0(ram_reg_14272_14335_0_2_n_2),
        .I1(ram_reg_14208_14271_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_14144_14207_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_14080_14143_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_150_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_151 
       (.I0(ram_reg_12480_12543_0_2_n_2),
        .I1(ram_reg_12416_12479_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_12352_12415_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_12288_12351_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_151_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_152 
       (.I0(ram_reg_12736_12799_0_2_n_2),
        .I1(ram_reg_12672_12735_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_12608_12671_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_12544_12607_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_152_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_153 
       (.I0(ram_reg_12992_13055_0_2_n_2),
        .I1(ram_reg_12928_12991_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_12864_12927_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_12800_12863_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_153_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_154 
       (.I0(ram_reg_13248_13311_0_2_n_2),
        .I1(ram_reg_13184_13247_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_13120_13183_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_13056_13119_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_154_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_16 
       (.I0(\VGA_R_OBUF[3]_inst_i_37_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_38_n_0 ),
        .I2(read_address[6]),
        .I3(\VGA_R_OBUF[3]_inst_i_39_n_0 ),
        .I4(read_address[5]),
        .I5(\VGA_R_OBUF[3]_inst_i_40_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_17 
       (.I0(\VGA_R_OBUF[3]_inst_i_41_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_42_n_0 ),
        .I2(read_address[6]),
        .I3(\VGA_R_OBUF[3]_inst_i_43_n_0 ),
        .I4(read_address[5]),
        .I5(\VGA_R_OBUF[3]_inst_i_44_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_22 
       (.I0(ram_reg_18624_18687_0_2_n_2),
        .I1(ram_reg_18560_18623_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_18496_18559_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_18432_18495_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_23 
       (.I0(ram_reg_18880_18943_0_2_n_2),
        .I1(ram_reg_18816_18879_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_18752_18815_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_18688_18751_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_24 
       (.I0(ram_reg_19136_19199_0_2_n_2),
        .I1(ram_reg_19072_19135_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_19008_19071_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_18944_19007_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_24_n_0 ));
  MUXF7 \VGA_R_OBUF[3]_inst_i_25 
       (.I0(\VGA_R_OBUF[3]_inst_i_51_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_52_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_25_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_26 
       (.I0(\VGA_R_OBUF[3]_inst_i_53_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_54_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_26_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_27 
       (.I0(\VGA_R_OBUF[3]_inst_i_55_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_56_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_27_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_28 
       (.I0(\VGA_R_OBUF[3]_inst_i_57_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_58_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_28_n_0 ),
        .S(read_address[3]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_29 
       (.I0(\VGA_R_OBUF[3]_inst_i_59_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_60_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_29_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_3 
       (.I0(\VGA_R_OBUF[3]_inst_i_7_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_8_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_8_0 ),
        .S(read_address[8]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_30 
       (.I0(\VGA_R_OBUF[3]_inst_i_61_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_62_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_30_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_31 
       (.I0(\VGA_R_OBUF[3]_inst_i_63_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_64_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_31_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_32 
       (.I0(\VGA_R_OBUF[3]_inst_i_65_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_66_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_32_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_33 
       (.I0(\VGA_R_OBUF[3]_inst_i_67_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_68_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_33_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_34 
       (.I0(\VGA_R_OBUF[3]_inst_i_69_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_70_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_34_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_35 
       (.I0(\VGA_R_OBUF[3]_inst_i_71_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_72_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_35_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_36 
       (.I0(\VGA_R_OBUF[3]_inst_i_73_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_74_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_36_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_37 
       (.I0(\VGA_R_OBUF[3]_inst_i_75_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_76_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_37_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_38 
       (.I0(\VGA_R_OBUF[3]_inst_i_77_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_78_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_38_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_39 
       (.I0(\VGA_R_OBUF[3]_inst_i_79_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_80_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_39_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_40 
       (.I0(\VGA_R_OBUF[3]_inst_i_81_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_82_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_40_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_41 
       (.I0(\VGA_R_OBUF[3]_inst_i_83_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_84_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_41_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_42 
       (.I0(\VGA_R_OBUF[3]_inst_i_85_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_86_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_42_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_43 
       (.I0(\VGA_R_OBUF[3]_inst_i_87_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_88_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_43_n_0 ),
        .S(read_address[4]));
  MUXF8 \VGA_R_OBUF[3]_inst_i_44 
       (.I0(\VGA_R_OBUF[3]_inst_i_89_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_90_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_44_n_0 ),
        .S(read_address[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_51 
       (.I0(ram_reg_18112_18175_0_2_n_2),
        .I1(ram_reg_18048_18111_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_17984_18047_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_17920_17983_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_52 
       (.I0(ram_reg_18368_18431_0_2_n_2),
        .I1(ram_reg_18304_18367_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_18240_18303_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_18176_18239_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_53 
       (.I0(ram_reg_17600_17663_0_2_n_2),
        .I1(ram_reg_17536_17599_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_17472_17535_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_17408_17471_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_54 
       (.I0(ram_reg_17856_17919_0_2_n_2),
        .I1(ram_reg_17792_17855_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_17728_17791_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_17664_17727_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_55 
       (.I0(ram_reg_17088_17151_0_2_n_2),
        .I1(ram_reg_17024_17087_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_16960_17023_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_16896_16959_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_56 
       (.I0(ram_reg_17344_17407_0_2_n_2),
        .I1(ram_reg_17280_17343_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_17216_17279_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_17152_17215_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_57 
       (.I0(ram_reg_16576_16639_0_2_n_2),
        .I1(ram_reg_16512_16575_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_16448_16511_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_16384_16447_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_58 
       (.I0(ram_reg_16832_16895_0_2_n_2),
        .I1(ram_reg_16768_16831_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_16704_16767_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_16640_16703_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_58_n_0 ));
  MUXF7 \VGA_R_OBUF[3]_inst_i_59 
       (.I0(\VGA_R_OBUF[3]_inst_i_91_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_92_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_59_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_60 
       (.I0(\VGA_R_OBUF[3]_inst_i_93_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_94_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_60_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_61 
       (.I0(\VGA_R_OBUF[3]_inst_i_95_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_96_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_61_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_62 
       (.I0(\VGA_R_OBUF[3]_inst_i_97_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_98_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_62_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_63 
       (.I0(\VGA_R_OBUF[3]_inst_i_99_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_100_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_63_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_64 
       (.I0(\VGA_R_OBUF[3]_inst_i_101_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_102_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_64_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_65 
       (.I0(\VGA_R_OBUF[3]_inst_i_103_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_104_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_65_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_66 
       (.I0(\VGA_R_OBUF[3]_inst_i_105_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_106_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_66_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_67 
       (.I0(\VGA_R_OBUF[3]_inst_i_107_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_108_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_67_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_68 
       (.I0(\VGA_R_OBUF[3]_inst_i_109_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_110_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_68_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_69 
       (.I0(\VGA_R_OBUF[3]_inst_i_111_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_112_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_69_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_7 
       (.I0(\VGA_R_OBUF[3]_inst_i_14_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_15_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_7_n_0 ),
        .S(read_address[7]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_70 
       (.I0(\VGA_R_OBUF[3]_inst_i_113_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_114_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_70_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_71 
       (.I0(\VGA_R_OBUF[3]_inst_i_115_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_116_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_71_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_72 
       (.I0(\VGA_R_OBUF[3]_inst_i_117_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_118_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_72_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_73 
       (.I0(\VGA_R_OBUF[3]_inst_i_119_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_120_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_73_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_74 
       (.I0(\VGA_R_OBUF[3]_inst_i_121_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_122_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_74_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_75 
       (.I0(\VGA_R_OBUF[3]_inst_i_123_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_124_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_75_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_76 
       (.I0(\VGA_R_OBUF[3]_inst_i_125_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_126_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_76_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_77 
       (.I0(\VGA_R_OBUF[3]_inst_i_127_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_128_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_77_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_78 
       (.I0(\VGA_R_OBUF[3]_inst_i_129_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_130_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_78_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_79 
       (.I0(\VGA_R_OBUF[3]_inst_i_131_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_132_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_79_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_8 
       (.I0(\VGA_R_OBUF[3]_inst_i_16_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_17_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_8_n_0 ),
        .S(read_address[7]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_80 
       (.I0(\VGA_R_OBUF[3]_inst_i_133_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_134_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_80_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_81 
       (.I0(\VGA_R_OBUF[3]_inst_i_135_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_136_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_81_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_82 
       (.I0(\VGA_R_OBUF[3]_inst_i_137_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_138_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_82_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_83 
       (.I0(\VGA_R_OBUF[3]_inst_i_139_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_140_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_83_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_84 
       (.I0(\VGA_R_OBUF[3]_inst_i_141_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_142_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_84_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_85 
       (.I0(\VGA_R_OBUF[3]_inst_i_143_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_144_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_85_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_86 
       (.I0(\VGA_R_OBUF[3]_inst_i_145_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_146_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_86_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_87 
       (.I0(\VGA_R_OBUF[3]_inst_i_147_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_148_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_87_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_88 
       (.I0(\VGA_R_OBUF[3]_inst_i_149_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_150_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_88_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_89 
       (.I0(\VGA_R_OBUF[3]_inst_i_151_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_152_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_89_n_0 ),
        .S(read_address[3]));
  MUXF7 \VGA_R_OBUF[3]_inst_i_90 
       (.I0(\VGA_R_OBUF[3]_inst_i_153_n_0 ),
        .I1(\VGA_R_OBUF[3]_inst_i_154_n_0 ),
        .O(\VGA_R_OBUF[3]_inst_i_90_n_0 ),
        .S(read_address[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_91 
       (.I0(ram_reg_3264_3327_0_2_n_2),
        .I1(ram_reg_3200_3263_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_3136_3199_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_3072_3135_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_92 
       (.I0(ram_reg_3520_3583_0_2_n_2),
        .I1(ram_reg_3456_3519_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_3392_3455_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_3328_3391_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_93 
       (.I0(ram_reg_3776_3839_0_2_n_2),
        .I1(ram_reg_3712_3775_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_3648_3711_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_3584_3647_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_94 
       (.I0(ram_reg_4032_4095_0_2_n_2),
        .I1(ram_reg_3968_4031_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_3904_3967_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_3840_3903_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_95 
       (.I0(ram_reg_2240_2303_0_2_n_2),
        .I1(ram_reg_2176_2239_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_2112_2175_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_2048_2111_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_96 
       (.I0(ram_reg_2496_2559_0_2_n_2),
        .I1(ram_reg_2432_2495_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_2368_2431_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_2304_2367_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_97 
       (.I0(ram_reg_2752_2815_0_2_n_2),
        .I1(ram_reg_2688_2751_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_2624_2687_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_2560_2623_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_98 
       (.I0(ram_reg_3008_3071_0_2_n_2),
        .I1(ram_reg_2944_3007_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_2880_2943_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_2816_2879_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_99 
       (.I0(ram_reg_1216_1279_0_2_n_2),
        .I1(ram_reg_1152_1215_0_2_n_2),
        .I2(read_address[2]),
        .I3(ram_reg_1088_1151_0_2_n_2),
        .I4(read_address[1]),
        .I5(ram_reg_1024_1087_0_2_n_2),
        .O(\VGA_R_OBUF[3]_inst_i_99_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_63_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_103_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_63_0_2_i_15
       (.I0(ram_reg_7680_7743_0_2_i_1[7]),
        .I1(ram_reg_7680_7743_0_2_i_1[6]),
        .O(ram_reg_0_63_0_2_i_16_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10048" *) 
  (* ram_addr_end = "10111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10048_10111_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10048_10111_0_2_n_0),
        .DOB(ram_reg_10048_10111_0_2_n_1),
        .DOC(ram_reg_10048_10111_0_2_n_2),
        .DOD(NLW_ram_reg_10048_10111_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_134_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10112" *) 
  (* ram_addr_end = "10175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10112_10175_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10112_10175_0_2_n_0),
        .DOB(ram_reg_10112_10175_0_2_n_1),
        .DOC(ram_reg_10112_10175_0_2_n_2),
        .DOD(NLW_ram_reg_10112_10175_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_134_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10176" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10176_10239_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10176_10239_0_2_n_0),
        .DOB(ram_reg_10176_10239_0_2_n_1),
        .DOC(ram_reg_10176_10239_0_2_n_2),
        .DOD(NLW_ram_reg_10176_10239_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_134_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "10303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10240_10303_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10240_10303_0_2_n_0),
        .DOB(ram_reg_10240_10303_0_2_n_1),
        .DOC(ram_reg_10240_10303_0_2_n_2),
        .DOD(NLW_ram_reg_10240_10303_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_127_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1024_1087_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1024_1087_0_2_n_0),
        .DOB(ram_reg_1024_1087_0_2_n_1),
        .DOC(ram_reg_1024_1087_0_2_n_2),
        .DOD(NLW_ram_reg_1024_1087_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_99_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10304" *) 
  (* ram_addr_end = "10367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10304_10367_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10304_10367_0_2_n_0),
        .DOB(ram_reg_10304_10367_0_2_n_1),
        .DOC(ram_reg_10304_10367_0_2_n_2),
        .DOD(NLW_ram_reg_10304_10367_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_127_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10368" *) 
  (* ram_addr_end = "10431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10368_10431_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10368_10431_0_2_n_0),
        .DOB(ram_reg_10368_10431_0_2_n_1),
        .DOC(ram_reg_10368_10431_0_2_n_2),
        .DOD(NLW_ram_reg_10368_10431_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_127_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10432" *) 
  (* ram_addr_end = "10495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10432_10495_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10432_10495_0_2_n_0),
        .DOB(ram_reg_10432_10495_0_2_n_1),
        .DOC(ram_reg_10432_10495_0_2_n_2),
        .DOD(NLW_ram_reg_10432_10495_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_127_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10496" *) 
  (* ram_addr_end = "10559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10496_10559_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10496_10559_0_2_n_0),
        .DOB(ram_reg_10496_10559_0_2_n_1),
        .DOC(ram_reg_10496_10559_0_2_n_2),
        .DOD(NLW_ram_reg_10496_10559_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_128_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10560" *) 
  (* ram_addr_end = "10623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10560_10623_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10560_10623_0_2_n_0),
        .DOB(ram_reg_10560_10623_0_2_n_1),
        .DOC(ram_reg_10560_10623_0_2_n_2),
        .DOD(NLW_ram_reg_10560_10623_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_128_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10624" *) 
  (* ram_addr_end = "10687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10624_10687_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10624_10687_0_2_n_0),
        .DOB(ram_reg_10624_10687_0_2_n_1),
        .DOC(ram_reg_10624_10687_0_2_n_2),
        .DOD(NLW_ram_reg_10624_10687_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_128_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10688" *) 
  (* ram_addr_end = "10751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10688_10751_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10688_10751_0_2_n_0),
        .DOB(ram_reg_10688_10751_0_2_n_1),
        .DOC(ram_reg_10688_10751_0_2_n_2),
        .DOD(NLW_ram_reg_10688_10751_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_128_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10752" *) 
  (* ram_addr_end = "10815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10752_10815_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10752_10815_0_2_n_0),
        .DOB(ram_reg_10752_10815_0_2_n_1),
        .DOC(ram_reg_10752_10815_0_2_n_2),
        .DOD(NLW_ram_reg_10752_10815_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_129_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10816" *) 
  (* ram_addr_end = "10879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10816_10879_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10816_10879_0_2_n_0),
        .DOB(ram_reg_10816_10879_0_2_n_1),
        .DOC(ram_reg_10816_10879_0_2_n_2),
        .DOD(NLW_ram_reg_10816_10879_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_129_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10880" *) 
  (* ram_addr_end = "10943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10880_10943_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10880_10943_0_2_n_0),
        .DOB(ram_reg_10880_10943_0_2_n_1),
        .DOC(ram_reg_10880_10943_0_2_n_2),
        .DOD(NLW_ram_reg_10880_10943_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_129_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1088_1151_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1088_1151_0_2_n_0),
        .DOB(ram_reg_1088_1151_0_2_n_1),
        .DOC(ram_reg_1088_1151_0_2_n_2),
        .DOD(NLW_ram_reg_1088_1151_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_99_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "10944" *) 
  (* ram_addr_end = "11007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_10944_11007_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_10944_11007_0_2_n_0),
        .DOB(ram_reg_10944_11007_0_2_n_1),
        .DOC(ram_reg_10944_11007_0_2_n_2),
        .DOD(NLW_ram_reg_10944_11007_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_129_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11008" *) 
  (* ram_addr_end = "11071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11008_11071_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11008_11071_0_2_n_0),
        .DOB(ram_reg_11008_11071_0_2_n_1),
        .DOC(ram_reg_11008_11071_0_2_n_2),
        .DOD(NLW_ram_reg_11008_11071_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_130_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11072" *) 
  (* ram_addr_end = "11135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11072_11135_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11072_11135_0_2_n_0),
        .DOB(ram_reg_11072_11135_0_2_n_1),
        .DOC(ram_reg_11072_11135_0_2_n_2),
        .DOD(NLW_ram_reg_11072_11135_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_130_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11136" *) 
  (* ram_addr_end = "11199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11136_11199_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11136_11199_0_2_n_0),
        .DOB(ram_reg_11136_11199_0_2_n_1),
        .DOC(ram_reg_11136_11199_0_2_n_2),
        .DOD(NLW_ram_reg_11136_11199_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_130_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11200" *) 
  (* ram_addr_end = "11263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11200_11263_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11200_11263_0_2_n_0),
        .DOB(ram_reg_11200_11263_0_2_n_1),
        .DOC(ram_reg_11200_11263_0_2_n_2),
        .DOD(NLW_ram_reg_11200_11263_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_130_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11264" *) 
  (* ram_addr_end = "11327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11264_11327_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11264_11327_0_2_n_0),
        .DOB(ram_reg_11264_11327_0_2_n_1),
        .DOC(ram_reg_11264_11327_0_2_n_2),
        .DOD(NLW_ram_reg_11264_11327_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_123_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11328" *) 
  (* ram_addr_end = "11391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11328_11391_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11328_11391_0_2_n_0),
        .DOB(ram_reg_11328_11391_0_2_n_1),
        .DOC(ram_reg_11328_11391_0_2_n_2),
        .DOD(NLW_ram_reg_11328_11391_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_123_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11392" *) 
  (* ram_addr_end = "11455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11392_11455_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11392_11455_0_2_n_0),
        .DOB(ram_reg_11392_11455_0_2_n_1),
        .DOC(ram_reg_11392_11455_0_2_n_2),
        .DOD(NLW_ram_reg_11392_11455_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_123_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11456" *) 
  (* ram_addr_end = "11519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11456_11519_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11456_11519_0_2_n_0),
        .DOB(ram_reg_11456_11519_0_2_n_1),
        .DOC(ram_reg_11456_11519_0_2_n_2),
        .DOD(NLW_ram_reg_11456_11519_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_123_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11520" *) 
  (* ram_addr_end = "11583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11520_11583_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11520_11583_0_2_n_0),
        .DOB(ram_reg_11520_11583_0_2_n_1),
        .DOC(ram_reg_11520_11583_0_2_n_2),
        .DOD(NLW_ram_reg_11520_11583_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_124_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1152_1215_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1152_1215_0_2_n_0),
        .DOB(ram_reg_1152_1215_0_2_n_1),
        .DOC(ram_reg_1152_1215_0_2_n_2),
        .DOD(NLW_ram_reg_1152_1215_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_99_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11584" *) 
  (* ram_addr_end = "11647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11584_11647_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11584_11647_0_2_n_0),
        .DOB(ram_reg_11584_11647_0_2_n_1),
        .DOC(ram_reg_11584_11647_0_2_n_2),
        .DOD(NLW_ram_reg_11584_11647_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_124_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11648" *) 
  (* ram_addr_end = "11711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11648_11711_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11648_11711_0_2_n_0),
        .DOB(ram_reg_11648_11711_0_2_n_1),
        .DOC(ram_reg_11648_11711_0_2_n_2),
        .DOD(NLW_ram_reg_11648_11711_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_124_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11712" *) 
  (* ram_addr_end = "11775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11712_11775_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11712_11775_0_2_n_0),
        .DOB(ram_reg_11712_11775_0_2_n_1),
        .DOC(ram_reg_11712_11775_0_2_n_2),
        .DOD(NLW_ram_reg_11712_11775_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_124_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11776" *) 
  (* ram_addr_end = "11839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11776_11839_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11776_11839_0_2_n_0),
        .DOB(ram_reg_11776_11839_0_2_n_1),
        .DOC(ram_reg_11776_11839_0_2_n_2),
        .DOD(NLW_ram_reg_11776_11839_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_125_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11840" *) 
  (* ram_addr_end = "11903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11840_11903_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11840_11903_0_2_n_0),
        .DOB(ram_reg_11840_11903_0_2_n_1),
        .DOC(ram_reg_11840_11903_0_2_n_2),
        .DOD(NLW_ram_reg_11840_11903_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_125_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11904" *) 
  (* ram_addr_end = "11967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11904_11967_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11904_11967_0_2_n_0),
        .DOB(ram_reg_11904_11967_0_2_n_1),
        .DOC(ram_reg_11904_11967_0_2_n_2),
        .DOD(NLW_ram_reg_11904_11967_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_125_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "11968" *) 
  (* ram_addr_end = "12031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_11968_12031_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_11968_12031_0_2_n_0),
        .DOB(ram_reg_11968_12031_0_2_n_1),
        .DOC(ram_reg_11968_12031_0_2_n_2),
        .DOD(NLW_ram_reg_11968_12031_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_125_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12032" *) 
  (* ram_addr_end = "12095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12032_12095_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12032_12095_0_2_n_0),
        .DOB(ram_reg_12032_12095_0_2_n_1),
        .DOC(ram_reg_12032_12095_0_2_n_2),
        .DOD(NLW_ram_reg_12032_12095_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_126_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12096" *) 
  (* ram_addr_end = "12159" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12096_12159_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_119_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12096_12159_0_2_n_0),
        .DOB(ram_reg_12096_12159_0_2_n_1),
        .DOC(ram_reg_12096_12159_0_2_n_2),
        .DOD(NLW_ram_reg_12096_12159_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_126_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12160" *) 
  (* ram_addr_end = "12223" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12160_12223_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12160_12223_0_2_n_0),
        .DOB(ram_reg_12160_12223_0_2_n_1),
        .DOC(ram_reg_12160_12223_0_2_n_2),
        .DOD(NLW_ram_reg_12160_12223_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_126_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1216_1279_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1216_1279_0_2_n_0),
        .DOB(ram_reg_1216_1279_0_2_n_1),
        .DOC(ram_reg_1216_1279_0_2_n_2),
        .DOD(NLW_ram_reg_1216_1279_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_99_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12224" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12224_12287_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_127_1 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_127_1 [1:0],\VGA_R_OBUF[3]_inst_i_135_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12224_12287_0_2_n_0),
        .DOB(ram_reg_12224_12287_0_2_n_1),
        .DOC(ram_reg_12224_12287_0_2_n_2),
        .DOD(NLW_ram_reg_12224_12287_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_126_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "12351" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12288_12351_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12288_12351_0_2_n_0),
        .DOB(ram_reg_12288_12351_0_2_n_1),
        .DOC(ram_reg_12288_12351_0_2_n_2),
        .DOD(NLW_ram_reg_12288_12351_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_151_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12352" *) 
  (* ram_addr_end = "12415" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12352_12415_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12352_12415_0_2_n_0),
        .DOB(ram_reg_12352_12415_0_2_n_1),
        .DOC(ram_reg_12352_12415_0_2_n_2),
        .DOD(NLW_ram_reg_12352_12415_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_151_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12416" *) 
  (* ram_addr_end = "12479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12416_12479_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12416_12479_0_2_n_0),
        .DOB(ram_reg_12416_12479_0_2_n_1),
        .DOC(ram_reg_12416_12479_0_2_n_2),
        .DOD(NLW_ram_reg_12416_12479_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_151_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12480" *) 
  (* ram_addr_end = "12543" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12480_12543_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12480_12543_0_2_n_0),
        .DOB(ram_reg_12480_12543_0_2_n_1),
        .DOC(ram_reg_12480_12543_0_2_n_2),
        .DOD(NLW_ram_reg_12480_12543_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_151_5 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_12480_12543_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[8]),
        .I1(ram_reg_7680_7743_0_2_i_1[5]),
        .O(ram_reg_0_63_0_2_i_16_13));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12544" *) 
  (* ram_addr_end = "12607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12544_12607_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12544_12607_0_2_n_0),
        .DOB(ram_reg_12544_12607_0_2_n_1),
        .DOC(ram_reg_12544_12607_0_2_n_2),
        .DOD(NLW_ram_reg_12544_12607_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_152_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12608" *) 
  (* ram_addr_end = "12671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12608_12671_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12608_12671_0_2_n_0),
        .DOB(ram_reg_12608_12671_0_2_n_1),
        .DOC(ram_reg_12608_12671_0_2_n_2),
        .DOD(NLW_ram_reg_12608_12671_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_152_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12672" *) 
  (* ram_addr_end = "12735" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12672_12735_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12672_12735_0_2_n_0),
        .DOB(ram_reg_12672_12735_0_2_n_1),
        .DOC(ram_reg_12672_12735_0_2_n_2),
        .DOD(NLW_ram_reg_12672_12735_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_152_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12736" *) 
  (* ram_addr_end = "12799" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12736_12799_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12736_12799_0_2_n_0),
        .DOB(ram_reg_12736_12799_0_2_n_1),
        .DOC(ram_reg_12736_12799_0_2_n_2),
        .DOD(NLW_ram_reg_12736_12799_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_152_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12800" *) 
  (* ram_addr_end = "12863" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12800_12863_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12800_12863_0_2_n_0),
        .DOB(ram_reg_12800_12863_0_2_n_1),
        .DOC(ram_reg_12800_12863_0_2_n_2),
        .DOD(NLW_ram_reg_12800_12863_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_153_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1280_1343_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1280_1343_0_2_n_0),
        .DOB(ram_reg_1280_1343_0_2_n_1),
        .DOC(ram_reg_1280_1343_0_2_n_2),
        .DOD(NLW_ram_reg_1280_1343_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_100_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_1280_1343_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[5]),
        .I1(ram_reg_7680_7743_0_2_i_1[3]),
        .O(ram_reg_0_63_0_2_i_16_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12864" *) 
  (* ram_addr_end = "12927" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12864_12927_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12864_12927_0_2_n_0),
        .DOB(ram_reg_12864_12927_0_2_n_1),
        .DOC(ram_reg_12864_12927_0_2_n_2),
        .DOD(NLW_ram_reg_12864_12927_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_153_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_128_191_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_128_191_0_2_n_0),
        .DOB(ram_reg_128_191_0_2_n_1),
        .DOC(ram_reg_128_191_0_2_n_2),
        .DOD(NLW_ram_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_103_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12928" *) 
  (* ram_addr_end = "12991" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12928_12991_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12928_12991_0_2_n_0),
        .DOB(ram_reg_12928_12991_0_2_n_1),
        .DOC(ram_reg_12928_12991_0_2_n_2),
        .DOD(NLW_ram_reg_12928_12991_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_153_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "12992" *) 
  (* ram_addr_end = "13055" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_12992_13055_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_12992_13055_0_2_n_0),
        .DOB(ram_reg_12992_13055_0_2_n_1),
        .DOC(ram_reg_12992_13055_0_2_n_2),
        .DOD(NLW_ram_reg_12992_13055_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_153_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_12992_13055_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[4]),
        .I1(ram_reg_7680_7743_0_2_i_1[2]),
        .O(ram_reg_64_127_0_2_i_2_8));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13056" *) 
  (* ram_addr_end = "13119" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13056_13119_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13056_13119_0_2_n_0),
        .DOB(ram_reg_13056_13119_0_2_n_1),
        .DOC(ram_reg_13056_13119_0_2_n_2),
        .DOD(NLW_ram_reg_13056_13119_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_154_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13120" *) 
  (* ram_addr_end = "13183" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13120_13183_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13120_13183_0_2_n_0),
        .DOB(ram_reg_13120_13183_0_2_n_1),
        .DOC(ram_reg_13120_13183_0_2_n_2),
        .DOD(NLW_ram_reg_13120_13183_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_154_1 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_13120_13183_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[6]),
        .I1(ram_reg_7680_7743_0_2_i_1[3]),
        .O(ram_reg_0_63_0_2_i_16_9));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13184" *) 
  (* ram_addr_end = "13247" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13184_13247_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13184_13247_0_2_n_0),
        .DOB(ram_reg_13184_13247_0_2_n_1),
        .DOC(ram_reg_13184_13247_0_2_n_2),
        .DOD(NLW_ram_reg_13184_13247_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_154_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13248" *) 
  (* ram_addr_end = "13311" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13248_13311_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13248_13311_0_2_n_0),
        .DOB(ram_reg_13248_13311_0_2_n_1),
        .DOC(ram_reg_13248_13311_0_2_n_2),
        .DOD(NLW_ram_reg_13248_13311_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_154_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13312" *) 
  (* ram_addr_end = "13375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13312_13375_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13312_13375_0_2_n_0),
        .DOB(ram_reg_13312_13375_0_2_n_1),
        .DOC(ram_reg_13312_13375_0_2_n_2),
        .DOD(NLW_ram_reg_13312_13375_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_147_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13376" *) 
  (* ram_addr_end = "13439" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13376_13439_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13376_13439_0_2_n_0),
        .DOB(ram_reg_13376_13439_0_2_n_1),
        .DOC(ram_reg_13376_13439_0_2_n_2),
        .DOD(NLW_ram_reg_13376_13439_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_147_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13440" *) 
  (* ram_addr_end = "13503" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13440_13503_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13440_13503_0_2_n_0),
        .DOB(ram_reg_13440_13503_0_2_n_1),
        .DOC(ram_reg_13440_13503_0_2_n_2),
        .DOD(NLW_ram_reg_13440_13503_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_147_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1344_1407_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1344_1407_0_2_n_0),
        .DOB(ram_reg_1344_1407_0_2_n_1),
        .DOC(ram_reg_1344_1407_0_2_n_2),
        .DOD(NLW_ram_reg_1344_1407_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_100_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13504" *) 
  (* ram_addr_end = "13567" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13504_13567_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13504_13567_0_2_n_0),
        .DOB(ram_reg_13504_13567_0_2_n_1),
        .DOC(ram_reg_13504_13567_0_2_n_2),
        .DOD(NLW_ram_reg_13504_13567_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_147_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13568" *) 
  (* ram_addr_end = "13631" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13568_13631_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13568_13631_0_2_n_0),
        .DOB(ram_reg_13568_13631_0_2_n_1),
        .DOC(ram_reg_13568_13631_0_2_n_2),
        .DOD(NLW_ram_reg_13568_13631_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_148_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_13568_13631_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[4]),
        .I1(ram_reg_7680_7743_0_2_i_1[2]),
        .O(ram_reg_64_127_0_2_i_2_10));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13632" *) 
  (* ram_addr_end = "13695" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13632_13695_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13632_13695_0_2_n_0),
        .DOB(ram_reg_13632_13695_0_2_n_1),
        .DOC(ram_reg_13632_13695_0_2_n_2),
        .DOD(NLW_ram_reg_13632_13695_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_148_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13696" *) 
  (* ram_addr_end = "13759" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13696_13759_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13696_13759_0_2_n_0),
        .DOB(ram_reg_13696_13759_0_2_n_1),
        .DOC(ram_reg_13696_13759_0_2_n_2),
        .DOD(NLW_ram_reg_13696_13759_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_148_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13760" *) 
  (* ram_addr_end = "13823" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13760_13823_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13760_13823_0_2_n_0),
        .DOB(ram_reg_13760_13823_0_2_n_1),
        .DOC(ram_reg_13760_13823_0_2_n_2),
        .DOD(NLW_ram_reg_13760_13823_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_148_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13824" *) 
  (* ram_addr_end = "13887" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13824_13887_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13824_13887_0_2_n_0),
        .DOB(ram_reg_13824_13887_0_2_n_1),
        .DOC(ram_reg_13824_13887_0_2_n_2),
        .DOD(NLW_ram_reg_13824_13887_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_149_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13888" *) 
  (* ram_addr_end = "13951" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13888_13951_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13888_13951_0_2_n_0),
        .DOB(ram_reg_13888_13951_0_2_n_1),
        .DOC(ram_reg_13888_13951_0_2_n_2),
        .DOD(NLW_ram_reg_13888_13951_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_149_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "13952" *) 
  (* ram_addr_end = "14015" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_13952_14015_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_13952_14015_0_2_n_0),
        .DOB(ram_reg_13952_14015_0_2_n_1),
        .DOC(ram_reg_13952_14015_0_2_n_2),
        .DOD(NLW_ram_reg_13952_14015_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_149_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14016" *) 
  (* ram_addr_end = "14079" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14016_14079_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14016_14079_0_2_n_0),
        .DOB(ram_reg_14016_14079_0_2_n_1),
        .DOC(ram_reg_14016_14079_0_2_n_2),
        .DOD(NLW_ram_reg_14016_14079_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_149_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14080" *) 
  (* ram_addr_end = "14143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14080_14143_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14080_14143_0_2_n_0),
        .DOB(ram_reg_14080_14143_0_2_n_1),
        .DOC(ram_reg_14080_14143_0_2_n_2),
        .DOD(NLW_ram_reg_14080_14143_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_150_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1408_1471_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1408_1471_0_2_n_0),
        .DOB(ram_reg_1408_1471_0_2_n_1),
        .DOC(ram_reg_1408_1471_0_2_n_2),
        .DOD(NLW_ram_reg_1408_1471_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_100_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14144" *) 
  (* ram_addr_end = "14207" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14144_14207_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14144_14207_0_2_n_0),
        .DOB(ram_reg_14144_14207_0_2_n_1),
        .DOC(ram_reg_14144_14207_0_2_n_2),
        .DOD(NLW_ram_reg_14144_14207_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_150_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14208" *) 
  (* ram_addr_end = "14271" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14208_14271_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14208_14271_0_2_n_0),
        .DOB(ram_reg_14208_14271_0_2_n_1),
        .DOC(ram_reg_14208_14271_0_2_n_2),
        .DOD(NLW_ram_reg_14208_14271_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_150_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14272" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14272_14335_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_151_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_151_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14272_14335_0_2_n_0),
        .DOB(ram_reg_14272_14335_0_2_n_1),
        .DOC(ram_reg_14272_14335_0_2_n_2),
        .DOD(NLW_ram_reg_14272_14335_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_150_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "14399" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14336_14399_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14336_14399_0_2_n_0),
        .DOB(ram_reg_14336_14399_0_2_n_1),
        .DOC(ram_reg_14336_14399_0_2_n_2),
        .DOD(NLW_ram_reg_14336_14399_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_143_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14400" *) 
  (* ram_addr_end = "14463" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14400_14463_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14400_14463_0_2_n_0),
        .DOB(ram_reg_14400_14463_0_2_n_1),
        .DOC(ram_reg_14400_14463_0_2_n_2),
        .DOD(NLW_ram_reg_14400_14463_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_143_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14464" *) 
  (* ram_addr_end = "14527" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14464_14527_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14464_14527_0_2_n_0),
        .DOB(ram_reg_14464_14527_0_2_n_1),
        .DOC(ram_reg_14464_14527_0_2_n_2),
        .DOD(NLW_ram_reg_14464_14527_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_143_4 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_14464_14527_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[8]),
        .I1(ram_reg_7680_7743_0_2_i_1[4]),
        .O(ram_reg_0_63_0_2_i_16_14));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14528" *) 
  (* ram_addr_end = "14591" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14528_14591_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14528_14591_0_2_n_0),
        .DOB(ram_reg_14528_14591_0_2_n_1),
        .DOC(ram_reg_14528_14591_0_2_n_2),
        .DOD(NLW_ram_reg_14528_14591_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_143_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14592" *) 
  (* ram_addr_end = "14655" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14592_14655_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14592_14655_0_2_n_0),
        .DOB(ram_reg_14592_14655_0_2_n_1),
        .DOC(ram_reg_14592_14655_0_2_n_2),
        .DOD(NLW_ram_reg_14592_14655_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_144_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14656" *) 
  (* ram_addr_end = "14719" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14656_14719_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14656_14719_0_2_n_0),
        .DOB(ram_reg_14656_14719_0_2_n_1),
        .DOC(ram_reg_14656_14719_0_2_n_2),
        .DOD(NLW_ram_reg_14656_14719_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_144_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14720" *) 
  (* ram_addr_end = "14783" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14720_14783_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14720_14783_0_2_n_0),
        .DOB(ram_reg_14720_14783_0_2_n_1),
        .DOC(ram_reg_14720_14783_0_2_n_2),
        .DOD(NLW_ram_reg_14720_14783_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_144_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1472_1535_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1472_1535_0_2_n_0),
        .DOB(ram_reg_1472_1535_0_2_n_1),
        .DOC(ram_reg_1472_1535_0_2_n_2),
        .DOD(NLW_ram_reg_1472_1535_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_100_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14784" *) 
  (* ram_addr_end = "14847" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14784_14847_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14784_14847_0_2_n_0),
        .DOB(ram_reg_14784_14847_0_2_n_1),
        .DOC(ram_reg_14784_14847_0_2_n_2),
        .DOD(NLW_ram_reg_14784_14847_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_144_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14848" *) 
  (* ram_addr_end = "14911" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14848_14911_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14848_14911_0_2_n_0),
        .DOB(ram_reg_14848_14911_0_2_n_1),
        .DOC(ram_reg_14848_14911_0_2_n_2),
        .DOD(NLW_ram_reg_14848_14911_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_145_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14912" *) 
  (* ram_addr_end = "14975" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14912_14975_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14912_14975_0_2_n_0),
        .DOB(ram_reg_14912_14975_0_2_n_1),
        .DOC(ram_reg_14912_14975_0_2_n_2),
        .DOD(NLW_ram_reg_14912_14975_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_145_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "14976" *) 
  (* ram_addr_end = "15039" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_14976_15039_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_14976_15039_0_2_n_0),
        .DOB(ram_reg_14976_15039_0_2_n_1),
        .DOC(ram_reg_14976_15039_0_2_n_2),
        .DOD(NLW_ram_reg_14976_15039_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_145_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15040" *) 
  (* ram_addr_end = "15103" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15040_15103_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15040_15103_0_2_n_0),
        .DOB(ram_reg_15040_15103_0_2_n_1),
        .DOC(ram_reg_15040_15103_0_2_n_2),
        .DOD(NLW_ram_reg_15040_15103_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_145_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15104" *) 
  (* ram_addr_end = "15167" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15104_15167_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15104_15167_0_2_n_0),
        .DOB(ram_reg_15104_15167_0_2_n_1),
        .DOC(ram_reg_15104_15167_0_2_n_2),
        .DOD(NLW_ram_reg_15104_15167_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_146_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15168" *) 
  (* ram_addr_end = "15231" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15168_15231_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15168_15231_0_2_n_0),
        .DOB(ram_reg_15168_15231_0_2_n_1),
        .DOC(ram_reg_15168_15231_0_2_n_2),
        .DOD(NLW_ram_reg_15168_15231_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_146_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15232" *) 
  (* ram_addr_end = "15295" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15232_15295_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15232_15295_0_2_n_0),
        .DOB(ram_reg_15232_15295_0_2_n_1),
        .DOC(ram_reg_15232_15295_0_2_n_2),
        .DOD(NLW_ram_reg_15232_15295_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_146_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15296" *) 
  (* ram_addr_end = "15359" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15296_15359_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 [3:2],\VGA_R_OBUF[3]_inst_i_151_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15296_15359_0_2_n_0),
        .DOB(ram_reg_15296_15359_0_2_n_1),
        .DOC(ram_reg_15296_15359_0_2_n_2),
        .DOD(NLW_ram_reg_15296_15359_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_146_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15360" *) 
  (* ram_addr_end = "15423" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15360_15423_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15360_15423_0_2_n_0),
        .DOB(ram_reg_15360_15423_0_2_n_1),
        .DOC(ram_reg_15360_15423_0_2_n_2),
        .DOD(NLW_ram_reg_15360_15423_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_139_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1536_1599_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1536_1599_0_2_n_0),
        .DOB(ram_reg_1536_1599_0_2_n_1),
        .DOC(ram_reg_1536_1599_0_2_n_2),
        .DOD(NLW_ram_reg_1536_1599_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_101_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15424" *) 
  (* ram_addr_end = "15487" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15424_15487_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15424_15487_0_2_n_0),
        .DOB(ram_reg_15424_15487_0_2_n_1),
        .DOC(ram_reg_15424_15487_0_2_n_2),
        .DOD(NLW_ram_reg_15424_15487_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_139_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15488" *) 
  (* ram_addr_end = "15551" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15488_15551_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15488_15551_0_2_n_0),
        .DOB(ram_reg_15488_15551_0_2_n_1),
        .DOC(ram_reg_15488_15551_0_2_n_2),
        .DOD(NLW_ram_reg_15488_15551_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_139_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15552" *) 
  (* ram_addr_end = "15615" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15552_15615_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15552_15615_0_2_n_0),
        .DOB(ram_reg_15552_15615_0_2_n_1),
        .DOC(ram_reg_15552_15615_0_2_n_2),
        .DOD(NLW_ram_reg_15552_15615_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_139_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15616" *) 
  (* ram_addr_end = "15679" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15616_15679_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15616_15679_0_2_n_0),
        .DOB(ram_reg_15616_15679_0_2_n_1),
        .DOC(ram_reg_15616_15679_0_2_n_2),
        .DOD(NLW_ram_reg_15616_15679_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_140_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15680" *) 
  (* ram_addr_end = "15743" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15680_15743_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15680_15743_0_2_n_0),
        .DOB(ram_reg_15680_15743_0_2_n_1),
        .DOC(ram_reg_15680_15743_0_2_n_2),
        .DOD(NLW_ram_reg_15680_15743_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_140_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15744" *) 
  (* ram_addr_end = "15807" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15744_15807_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15744_15807_0_2_n_0),
        .DOB(ram_reg_15744_15807_0_2_n_1),
        .DOC(ram_reg_15744_15807_0_2_n_2),
        .DOD(NLW_ram_reg_15744_15807_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_140_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15808" *) 
  (* ram_addr_end = "15871" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15808_15871_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15808_15871_0_2_n_0),
        .DOB(ram_reg_15808_15871_0_2_n_1),
        .DOC(ram_reg_15808_15871_0_2_n_2),
        .DOD(NLW_ram_reg_15808_15871_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_140_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15872" *) 
  (* ram_addr_end = "15935" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15872_15935_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15872_15935_0_2_n_0),
        .DOB(ram_reg_15872_15935_0_2_n_1),
        .DOC(ram_reg_15872_15935_0_2_n_2),
        .DOD(NLW_ram_reg_15872_15935_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_141_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "15936" *) 
  (* ram_addr_end = "15999" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_15936_15999_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_15936_15999_0_2_n_0),
        .DOB(ram_reg_15936_15999_0_2_n_1),
        .DOC(ram_reg_15936_15999_0_2_n_2),
        .DOD(NLW_ram_reg_15936_15999_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_141_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16000" *) 
  (* ram_addr_end = "16063" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16000_16063_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16000_16063_0_2_n_0),
        .DOB(ram_reg_16000_16063_0_2_n_1),
        .DOC(ram_reg_16000_16063_0_2_n_2),
        .DOD(NLW_ram_reg_16000_16063_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_141_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1600_1663_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1600_1663_0_2_n_0),
        .DOB(ram_reg_1600_1663_0_2_n_1),
        .DOC(ram_reg_1600_1663_0_2_n_2),
        .DOD(NLW_ram_reg_1600_1663_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_101_1 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_1600_1663_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[3]),
        .I1(ram_reg_7680_7743_0_2_i_1[0]),
        .O(ram_reg_64_127_0_2_i_2_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16064" *) 
  (* ram_addr_end = "16127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16064_16127_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16064_16127_0_2_n_0),
        .DOB(ram_reg_16064_16127_0_2_n_1),
        .DOC(ram_reg_16064_16127_0_2_n_2),
        .DOD(NLW_ram_reg_16064_16127_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_141_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16128" *) 
  (* ram_addr_end = "16191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16128_16191_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16128_16191_0_2_n_0),
        .DOB(ram_reg_16128_16191_0_2_n_1),
        .DOC(ram_reg_16128_16191_0_2_n_2),
        .DOD(NLW_ram_reg_16128_16191_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_142_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16192" *) 
  (* ram_addr_end = "16255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16192_16255_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16192_16255_0_2_n_0),
        .DOB(ram_reg_16192_16255_0_2_n_1),
        .DOC(ram_reg_16192_16255_0_2_n_2),
        .DOD(NLW_ram_reg_16192_16255_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_142_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16256" *) 
  (* ram_addr_end = "16319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16256_16319_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16256_16319_0_2_n_0),
        .DOB(ram_reg_16256_16319_0_2_n_1),
        .DOC(ram_reg_16256_16319_0_2_n_2),
        .DOD(NLW_ram_reg_16256_16319_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_142_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16320" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16320_16383_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_143_2 ,ADDRC[4],\VGA_R_OBUF[3]_inst_i_143_0 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_151_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_142_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_142_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_142_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16320_16383_0_2_n_0),
        .DOB(ram_reg_16320_16383_0_2_n_1),
        .DOC(ram_reg_16320_16383_0_2_n_2),
        .DOD(NLW_ram_reg_16320_16383_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_142_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16384" *) 
  (* ram_addr_end = "16447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16384_16447_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16384_16447_0_2_n_0),
        .DOB(ram_reg_16384_16447_0_2_n_1),
        .DOC(ram_reg_16384_16447_0_2_n_2),
        .DOD(NLW_ram_reg_16384_16447_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_57_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16448" *) 
  (* ram_addr_end = "16511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16448_16511_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16448_16511_0_2_n_0),
        .DOB(ram_reg_16448_16511_0_2_n_1),
        .DOC(ram_reg_16448_16511_0_2_n_2),
        .DOD(NLW_ram_reg_16448_16511_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_57_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16512" *) 
  (* ram_addr_end = "16575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16512_16575_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16512_16575_0_2_n_0),
        .DOB(ram_reg_16512_16575_0_2_n_1),
        .DOC(ram_reg_16512_16575_0_2_n_2),
        .DOD(NLW_ram_reg_16512_16575_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_57_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16576" *) 
  (* ram_addr_end = "16639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16576_16639_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16576_16639_0_2_n_0),
        .DOB(ram_reg_16576_16639_0_2_n_1),
        .DOC(ram_reg_16576_16639_0_2_n_2),
        .DOD(NLW_ram_reg_16576_16639_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_57_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16640" *) 
  (* ram_addr_end = "16703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16640_16703_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16640_16703_0_2_n_0),
        .DOB(ram_reg_16640_16703_0_2_n_1),
        .DOC(ram_reg_16640_16703_0_2_n_2),
        .DOD(NLW_ram_reg_16640_16703_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_58_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1664_1727_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1664_1727_0_2_n_0),
        .DOB(ram_reg_1664_1727_0_2_n_1),
        .DOC(ram_reg_1664_1727_0_2_n_2),
        .DOD(NLW_ram_reg_1664_1727_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_101_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_1664_1727_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[3]),
        .I1(ram_reg_7680_7743_0_2_i_1[1]),
        .O(ram_reg_64_127_0_2_i_2_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16704" *) 
  (* ram_addr_end = "16767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16704_16767_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16704_16767_0_2_n_0),
        .DOB(ram_reg_16704_16767_0_2_n_1),
        .DOC(ram_reg_16704_16767_0_2_n_2),
        .DOD(NLW_ram_reg_16704_16767_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_58_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16768" *) 
  (* ram_addr_end = "16831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16768_16831_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16768_16831_0_2_n_0),
        .DOB(ram_reg_16768_16831_0_2_n_1),
        .DOC(ram_reg_16768_16831_0_2_n_2),
        .DOD(NLW_ram_reg_16768_16831_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_58_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16832" *) 
  (* ram_addr_end = "16895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16832_16895_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16832_16895_0_2_n_0),
        .DOB(ram_reg_16832_16895_0_2_n_1),
        .DOC(ram_reg_16832_16895_0_2_n_2),
        .DOD(NLW_ram_reg_16832_16895_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_58_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16896" *) 
  (* ram_addr_end = "16959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16896_16959_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16896_16959_0_2_n_0),
        .DOB(ram_reg_16896_16959_0_2_n_1),
        .DOC(ram_reg_16896_16959_0_2_n_2),
        .DOD(NLW_ram_reg_16896_16959_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_55_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "16960" *) 
  (* ram_addr_end = "17023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_16960_17023_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_16960_17023_0_2_n_0),
        .DOB(ram_reg_16960_17023_0_2_n_1),
        .DOC(ram_reg_16960_17023_0_2_n_2),
        .DOD(NLW_ram_reg_16960_17023_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_55_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17024" *) 
  (* ram_addr_end = "17087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17024_17087_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17024_17087_0_2_n_0),
        .DOB(ram_reg_17024_17087_0_2_n_1),
        .DOC(ram_reg_17024_17087_0_2_n_2),
        .DOD(NLW_ram_reg_17024_17087_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_55_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17088" *) 
  (* ram_addr_end = "17151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17088_17151_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17088_17151_0_2_n_0),
        .DOB(ram_reg_17088_17151_0_2_n_1),
        .DOC(ram_reg_17088_17151_0_2_n_2),
        .DOD(NLW_ram_reg_17088_17151_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_55_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17152" *) 
  (* ram_addr_end = "17215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17152_17215_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17152_17215_0_2_n_0),
        .DOB(ram_reg_17152_17215_0_2_n_1),
        .DOC(ram_reg_17152_17215_0_2_n_2),
        .DOD(NLW_ram_reg_17152_17215_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_56_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17216" *) 
  (* ram_addr_end = "17279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17216_17279_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17216_17279_0_2_n_0),
        .DOB(ram_reg_17216_17279_0_2_n_1),
        .DOC(ram_reg_17216_17279_0_2_n_2),
        .DOD(NLW_ram_reg_17216_17279_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_56_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17280" *) 
  (* ram_addr_end = "17343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17280_17343_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17280_17343_0_2_n_0),
        .DOB(ram_reg_17280_17343_0_2_n_1),
        .DOC(ram_reg_17280_17343_0_2_n_2),
        .DOD(NLW_ram_reg_17280_17343_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_56_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1728_1791_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1728_1791_0_2_n_0),
        .DOB(ram_reg_1728_1791_0_2_n_1),
        .DOC(ram_reg_1728_1791_0_2_n_2),
        .DOD(NLW_ram_reg_1728_1791_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_101_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17344" *) 
  (* ram_addr_end = "17407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17344_17407_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17344_17407_0_2_n_0),
        .DOB(ram_reg_17344_17407_0_2_n_1),
        .DOC(ram_reg_17344_17407_0_2_n_2),
        .DOD(NLW_ram_reg_17344_17407_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_56_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17408" *) 
  (* ram_addr_end = "17471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17408_17471_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17408_17471_0_2_n_0),
        .DOB(ram_reg_17408_17471_0_2_n_1),
        .DOC(ram_reg_17408_17471_0_2_n_2),
        .DOD(NLW_ram_reg_17408_17471_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_53_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17472" *) 
  (* ram_addr_end = "17535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17472_17535_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17472_17535_0_2_n_0),
        .DOB(ram_reg_17472_17535_0_2_n_1),
        .DOC(ram_reg_17472_17535_0_2_n_2),
        .DOD(NLW_ram_reg_17472_17535_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_53_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17536" *) 
  (* ram_addr_end = "17599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17536_17599_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17536_17599_0_2_n_0),
        .DOB(ram_reg_17536_17599_0_2_n_1),
        .DOC(ram_reg_17536_17599_0_2_n_2),
        .DOD(NLW_ram_reg_17536_17599_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_53_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17600" *) 
  (* ram_addr_end = "17663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17600_17663_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17600_17663_0_2_n_0),
        .DOB(ram_reg_17600_17663_0_2_n_1),
        .DOC(ram_reg_17600_17663_0_2_n_2),
        .DOD(NLW_ram_reg_17600_17663_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_53_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17664" *) 
  (* ram_addr_end = "17727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17664_17727_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17664_17727_0_2_n_0),
        .DOB(ram_reg_17664_17727_0_2_n_1),
        .DOC(ram_reg_17664_17727_0_2_n_2),
        .DOD(NLW_ram_reg_17664_17727_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_54_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17728" *) 
  (* ram_addr_end = "17791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17728_17791_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17728_17791_0_2_n_0),
        .DOB(ram_reg_17728_17791_0_2_n_1),
        .DOC(ram_reg_17728_17791_0_2_n_2),
        .DOD(NLW_ram_reg_17728_17791_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_54_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17792" *) 
  (* ram_addr_end = "17855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17792_17855_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17792_17855_0_2_n_0),
        .DOB(ram_reg_17792_17855_0_2_n_1),
        .DOC(ram_reg_17792_17855_0_2_n_2),
        .DOD(NLW_ram_reg_17792_17855_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_54_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17856" *) 
  (* ram_addr_end = "17919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17856_17919_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17856_17919_0_2_n_0),
        .DOB(ram_reg_17856_17919_0_2_n_1),
        .DOC(ram_reg_17856_17919_0_2_n_2),
        .DOD(NLW_ram_reg_17856_17919_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_54_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17920" *) 
  (* ram_addr_end = "17983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17920_17983_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17920_17983_0_2_n_0),
        .DOB(ram_reg_17920_17983_0_2_n_1),
        .DOC(ram_reg_17920_17983_0_2_n_2),
        .DOD(NLW_ram_reg_17920_17983_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_51_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1792_1855_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1792_1855_0_2_n_0),
        .DOB(ram_reg_1792_1855_0_2_n_1),
        .DOC(ram_reg_1792_1855_0_2_n_2),
        .DOD(NLW_ram_reg_1792_1855_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_102_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "17984" *) 
  (* ram_addr_end = "18047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_17984_18047_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_17984_18047_0_2_n_0),
        .DOB(ram_reg_17984_18047_0_2_n_1),
        .DOC(ram_reg_17984_18047_0_2_n_2),
        .DOD(NLW_ram_reg_17984_18047_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_51_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18048" *) 
  (* ram_addr_end = "18111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18048_18111_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18048_18111_0_2_n_0),
        .DOB(ram_reg_18048_18111_0_2_n_1),
        .DOC(ram_reg_18048_18111_0_2_n_2),
        .DOD(NLW_ram_reg_18048_18111_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_51_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18112" *) 
  (* ram_addr_end = "18175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18112_18175_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18112_18175_0_2_n_0),
        .DOB(ram_reg_18112_18175_0_2_n_1),
        .DOC(ram_reg_18112_18175_0_2_n_2),
        .DOD(NLW_ram_reg_18112_18175_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_51_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18176" *) 
  (* ram_addr_end = "18239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18176_18239_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18176_18239_0_2_n_0),
        .DOB(ram_reg_18176_18239_0_2_n_1),
        .DOC(ram_reg_18176_18239_0_2_n_2),
        .DOD(NLW_ram_reg_18176_18239_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_52_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18240" *) 
  (* ram_addr_end = "18303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18240_18303_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18240_18303_0_2_n_0),
        .DOB(ram_reg_18240_18303_0_2_n_1),
        .DOC(ram_reg_18240_18303_0_2_n_2),
        .DOD(NLW_ram_reg_18240_18303_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_52_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18304" *) 
  (* ram_addr_end = "18367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18304_18367_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18304_18367_0_2_n_0),
        .DOB(ram_reg_18304_18367_0_2_n_1),
        .DOC(ram_reg_18304_18367_0_2_n_2),
        .DOD(NLW_ram_reg_18304_18367_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_52_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18368" *) 
  (* ram_addr_end = "18431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18368_18431_0_2
       (.ADDRA({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRB({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRC({read_address[0],ADDRC[4],\VGA_R_OBUF[3]_inst_i_57_1 }),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18368_18431_0_2_n_0),
        .DOB(ram_reg_18368_18431_0_2_n_1),
        .DOC(ram_reg_18368_18431_0_2_n_2),
        .DOD(NLW_ram_reg_18368_18431_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_52_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18432" *) 
  (* ram_addr_end = "18495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18432_18495_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_57_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18432_18495_0_2_n_0),
        .DOB(ram_reg_18432_18495_0_2_n_1),
        .DOC(ram_reg_18432_18495_0_2_n_2),
        .DOD(NLW_ram_reg_18432_18495_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_22_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18496" *) 
  (* ram_addr_end = "18559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18496_18559_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18496_18559_0_2_n_0),
        .DOB(ram_reg_18496_18559_0_2_n_1),
        .DOC(ram_reg_18496_18559_0_2_n_2),
        .DOD(NLW_ram_reg_18496_18559_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_22_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18560" *) 
  (* ram_addr_end = "18623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18560_18623_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18560_18623_0_2_n_0),
        .DOB(ram_reg_18560_18623_0_2_n_1),
        .DOC(ram_reg_18560_18623_0_2_n_2),
        .DOD(NLW_ram_reg_18560_18623_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_22_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1856_1919_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1856_1919_0_2_n_0),
        .DOB(ram_reg_1856_1919_0_2_n_1),
        .DOC(ram_reg_1856_1919_0_2_n_2),
        .DOD(NLW_ram_reg_1856_1919_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_102_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18624" *) 
  (* ram_addr_end = "18687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18624_18687_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18624_18687_0_2_n_0),
        .DOB(ram_reg_18624_18687_0_2_n_1),
        .DOC(ram_reg_18624_18687_0_2_n_2),
        .DOD(NLW_ram_reg_18624_18687_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_22_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18688" *) 
  (* ram_addr_end = "18751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18688_18751_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18688_18751_0_2_n_0),
        .DOB(ram_reg_18688_18751_0_2_n_1),
        .DOC(ram_reg_18688_18751_0_2_n_2),
        .DOD(NLW_ram_reg_18688_18751_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_23_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18752" *) 
  (* ram_addr_end = "18815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18752_18815_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18752_18815_0_2_n_0),
        .DOB(ram_reg_18752_18815_0_2_n_1),
        .DOC(ram_reg_18752_18815_0_2_n_2),
        .DOD(NLW_ram_reg_18752_18815_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_23_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18816" *) 
  (* ram_addr_end = "18879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18816_18879_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18816_18879_0_2_n_0),
        .DOB(ram_reg_18816_18879_0_2_n_1),
        .DOC(ram_reg_18816_18879_0_2_n_2),
        .DOD(NLW_ram_reg_18816_18879_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_23_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18880" *) 
  (* ram_addr_end = "18943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18880_18943_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18880_18943_0_2_n_0),
        .DOB(ram_reg_18880_18943_0_2_n_1),
        .DOC(ram_reg_18880_18943_0_2_n_2),
        .DOD(NLW_ram_reg_18880_18943_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_23_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "18944" *) 
  (* ram_addr_end = "19007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_18944_19007_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_18944_19007_0_2_n_0),
        .DOB(ram_reg_18944_19007_0_2_n_1),
        .DOC(ram_reg_18944_19007_0_2_n_2),
        .DOD(NLW_ram_reg_18944_19007_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_24_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "19008" *) 
  (* ram_addr_end = "19071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_19008_19071_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_19008_19071_0_2_n_0),
        .DOB(ram_reg_19008_19071_0_2_n_1),
        .DOC(ram_reg_19008_19071_0_2_n_2),
        .DOD(NLW_ram_reg_19008_19071_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_24_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "19072" *) 
  (* ram_addr_end = "19135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_19072_19135_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_19072_19135_0_2_n_0),
        .DOB(ram_reg_19072_19135_0_2_n_1),
        .DOC(ram_reg_19072_19135_0_2_n_2),
        .DOD(NLW_ram_reg_19072_19135_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_24_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "19136" *) 
  (* ram_addr_end = "19199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_19136_19199_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_22_2 [2],ADDRC[4],\VGA_R_OBUF[3]_inst_i_22_2 [1:0],\VGA_R_OBUF[3]_inst_i_95_1 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_22_0 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_52_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_52_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_52_2 ),
        .DID(1'b0),
        .DOA(ram_reg_19136_19199_0_2_n_0),
        .DOB(ram_reg_19136_19199_0_2_n_1),
        .DOC(ram_reg_19136_19199_0_2_n_2),
        .DOD(NLW_ram_reg_19136_19199_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_24_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1920_1983_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1920_1983_0_2_n_0),
        .DOB(ram_reg_1920_1983_0_2_n_1),
        .DOC(ram_reg_1920_1983_0_2_n_2),
        .DOD(NLW_ram_reg_1920_1983_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_102_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_192_255_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_192_255_0_2_n_0),
        .DOB(ram_reg_192_255_0_2_n_1),
        .DOC(ram_reg_192_255_0_2_n_2),
        .DOD(NLW_ram_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_103_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_192_255_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[5]),
        .I1(ram_reg_7680_7743_0_2_i_1[4]),
        .O(ram_reg_0_63_0_2_i_16));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_1984_2047_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_1984_2047_0_2_n_0),
        .DOB(ram_reg_1984_2047_0_2_n_1),
        .DOC(ram_reg_1984_2047_0_2_n_2),
        .DOD(NLW_ram_reg_1984_2047_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_102_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2048_2111_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2048_2111_0_2_n_0),
        .DOB(ram_reg_2048_2111_0_2_n_1),
        .DOC(ram_reg_2048_2111_0_2_n_2),
        .DOD(NLW_ram_reg_2048_2111_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_95_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2112_2175_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2112_2175_0_2_n_0),
        .DOB(ram_reg_2112_2175_0_2_n_1),
        .DOC(ram_reg_2112_2175_0_2_n_2),
        .DOD(NLW_ram_reg_2112_2175_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_95_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2176_2239_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2176_2239_0_2_n_0),
        .DOB(ram_reg_2176_2239_0_2_n_1),
        .DOC(ram_reg_2176_2239_0_2_n_2),
        .DOD(NLW_ram_reg_2176_2239_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_95_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2240_2303_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2240_2303_0_2_n_0),
        .DOB(ram_reg_2240_2303_0_2_n_1),
        .DOC(ram_reg_2240_2303_0_2_n_2),
        .DOD(NLW_ram_reg_2240_2303_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_95_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_2240_2303_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[6]),
        .I1(ram_reg_7680_7743_0_2_i_1[4]),
        .O(ram_reg_0_63_0_2_i_16_5));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2304_2367_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2304_2367_0_2_n_0),
        .DOB(ram_reg_2304_2367_0_2_n_1),
        .DOC(ram_reg_2304_2367_0_2_n_2),
        .DOD(NLW_ram_reg_2304_2367_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_96_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2368_2431_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2368_2431_0_2_n_0),
        .DOB(ram_reg_2368_2431_0_2_n_1),
        .DOC(ram_reg_2368_2431_0_2_n_2),
        .DOD(NLW_ram_reg_2368_2431_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_96_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2432_2495_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2432_2495_0_2_n_0),
        .DOB(ram_reg_2432_2495_0_2_n_1),
        .DOC(ram_reg_2432_2495_0_2_n_2),
        .DOD(NLW_ram_reg_2432_2495_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_96_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2496_2559_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2496_2559_0_2_n_0),
        .DOB(ram_reg_2496_2559_0_2_n_1),
        .DOC(ram_reg_2496_2559_0_2_n_2),
        .DOD(NLW_ram_reg_2496_2559_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_96_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2560_2623_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2560_2623_0_2_n_0),
        .DOB(ram_reg_2560_2623_0_2_n_1),
        .DOC(ram_reg_2560_2623_0_2_n_2),
        .DOD(NLW_ram_reg_2560_2623_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_97_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_256_319_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_256_319_0_2_n_0),
        .DOB(ram_reg_256_319_0_2_n_1),
        .DOC(ram_reg_256_319_0_2_n_2),
        .DOD(NLW_ram_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_104_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2624_2687_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2624_2687_0_2_n_0),
        .DOB(ram_reg_2624_2687_0_2_n_1),
        .DOC(ram_reg_2624_2687_0_2_n_2),
        .DOD(NLW_ram_reg_2624_2687_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_97_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2688_2751_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2688_2751_0_2_n_0),
        .DOB(ram_reg_2688_2751_0_2_n_1),
        .DOC(ram_reg_2688_2751_0_2_n_2),
        .DOD(NLW_ram_reg_2688_2751_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_97_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2752_2815_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2752_2815_0_2_n_0),
        .DOB(ram_reg_2752_2815_0_2_n_1),
        .DOC(ram_reg_2752_2815_0_2_n_2),
        .DOD(NLW_ram_reg_2752_2815_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_97_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2816_2879_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2816_2879_0_2_n_0),
        .DOB(ram_reg_2816_2879_0_2_n_1),
        .DOC(ram_reg_2816_2879_0_2_n_2),
        .DOD(NLW_ram_reg_2816_2879_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_98_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2880_2943_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2880_2943_0_2_n_0),
        .DOB(ram_reg_2880_2943_0_2_n_1),
        .DOC(ram_reg_2880_2943_0_2_n_2),
        .DOD(NLW_ram_reg_2880_2943_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_98_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_2944_3007_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_2944_3007_0_2_n_0),
        .DOB(ram_reg_2944_3007_0_2_n_1),
        .DOC(ram_reg_2944_3007_0_2_n_2),
        .DOD(NLW_ram_reg_2944_3007_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_98_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3008_3071_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:2],ADDRC[1:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3008_3071_0_2_n_0),
        .DOB(ram_reg_3008_3071_0_2_n_1),
        .DOC(ram_reg_3008_3071_0_2_n_2),
        .DOD(NLW_ram_reg_3008_3071_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_98_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3072_3135_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3072_3135_0_2_n_0),
        .DOB(ram_reg_3072_3135_0_2_n_1),
        .DOC(ram_reg_3072_3135_0_2_n_2),
        .DOD(NLW_ram_reg_3072_3135_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_91_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3136_3199_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3136_3199_0_2_n_0),
        .DOB(ram_reg_3136_3199_0_2_n_1),
        .DOC(ram_reg_3136_3199_0_2_n_2),
        .DOD(NLW_ram_reg_3136_3199_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_91_1 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_3136_3199_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[6]),
        .I1(ram_reg_7680_7743_0_2_i_1[3]),
        .O(ram_reg_0_63_0_2_i_16_7));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_3136_3199_0_2_i_3
       (.I0(ram_reg_7680_7743_0_2_i_1[2]),
        .I1(ram_reg_7680_7743_0_2_i_1[1]),
        .O(ram_reg_64_127_0_2_i_2_6));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3200_3263_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3200_3263_0_2_n_0),
        .DOB(ram_reg_3200_3263_0_2_n_1),
        .DOC(ram_reg_3200_3263_0_2_n_2),
        .DOD(NLW_ram_reg_3200_3263_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_91_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_3200_3263_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[2]),
        .I1(ram_reg_7680_7743_0_2_i_1[0]),
        .O(ram_reg_64_127_0_2_i_2_7));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_320_383_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_320_383_0_2_n_0),
        .DOB(ram_reg_320_383_0_2_n_1),
        .DOC(ram_reg_320_383_0_2_n_2),
        .DOD(NLW_ram_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_104_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3264_3327_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3264_3327_0_2_n_0),
        .DOB(ram_reg_3264_3327_0_2_n_1),
        .DOC(ram_reg_3264_3327_0_2_n_2),
        .DOD(NLW_ram_reg_3264_3327_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_91_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_3264_3327_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[5]),
        .I1(ram_reg_7680_7743_0_2_i_1[4]),
        .O(ram_reg_0_63_0_2_i_16_8));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3328_3391_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3328_3391_0_2_n_0),
        .DOB(ram_reg_3328_3391_0_2_n_1),
        .DOC(ram_reg_3328_3391_0_2_n_2),
        .DOD(NLW_ram_reg_3328_3391_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_92_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3392_3455_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3392_3455_0_2_n_0),
        .DOB(ram_reg_3392_3455_0_2_n_1),
        .DOC(ram_reg_3392_3455_0_2_n_2),
        .DOD(NLW_ram_reg_3392_3455_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_92_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3456_3519_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3456_3519_0_2_n_0),
        .DOB(ram_reg_3456_3519_0_2_n_1),
        .DOC(ram_reg_3456_3519_0_2_n_2),
        .DOD(NLW_ram_reg_3456_3519_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_92_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3520_3583_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3520_3583_0_2_n_0),
        .DOB(ram_reg_3520_3583_0_2_n_1),
        .DOC(ram_reg_3520_3583_0_2_n_2),
        .DOD(NLW_ram_reg_3520_3583_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_92_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3584_3647_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3584_3647_0_2_n_0),
        .DOB(ram_reg_3584_3647_0_2_n_1),
        .DOC(ram_reg_3584_3647_0_2_n_2),
        .DOD(NLW_ram_reg_3584_3647_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_93_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_3584_3647_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[4]),
        .I1(ram_reg_7680_7743_0_2_i_1[3]),
        .O(ram_reg_0_63_0_2_i_16_4));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3648_3711_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3648_3711_0_2_n_0),
        .DOB(ram_reg_3648_3711_0_2_n_1),
        .DOC(ram_reg_3648_3711_0_2_n_2),
        .DOD(NLW_ram_reg_3648_3711_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_93_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3712_3775_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3712_3775_0_2_n_0),
        .DOB(ram_reg_3712_3775_0_2_n_1),
        .DOC(ram_reg_3712_3775_0_2_n_2),
        .DOD(NLW_ram_reg_3712_3775_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_93_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3776_3839_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3776_3839_0_2_n_0),
        .DOB(ram_reg_3776_3839_0_2_n_1),
        .DOC(ram_reg_3776_3839_0_2_n_2),
        .DOD(NLW_ram_reg_3776_3839_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_93_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3840_3903_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3840_3903_0_2_n_0),
        .DOB(ram_reg_3840_3903_0_2_n_1),
        .DOC(ram_reg_3840_3903_0_2_n_2),
        .DOD(NLW_ram_reg_3840_3903_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_94_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_3840_3903_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[3]),
        .I1(ram_reg_7680_7743_0_2_i_1[2]),
        .O(ram_reg_64_127_0_2_i_2_9));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_384_447_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_384_447_0_2_n_0),
        .DOB(ram_reg_384_447_0_2_n_1),
        .DOC(ram_reg_384_447_0_2_n_2),
        .DOD(NLW_ram_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_104_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3904_3967_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3904_3967_0_2_n_0),
        .DOB(ram_reg_3904_3967_0_2_n_1),
        .DOC(ram_reg_3904_3967_0_2_n_2),
        .DOD(NLW_ram_reg_3904_3967_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_94_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_3968_4031_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_3968_4031_0_2_n_0),
        .DOB(ram_reg_3968_4031_0_2_n_1),
        .DOC(ram_reg_3968_4031_0_2_n_2),
        .DOD(NLW_ram_reg_3968_4031_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_94_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4032_4095_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_95_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_95_1 [3:0]}),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_4032_4095_0_2_n_0),
        .DOB(ram_reg_4032_4095_0_2_n_1),
        .DOC(ram_reg_4032_4095_0_2_n_2),
        .DOD(NLW_ram_reg_4032_4095_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_94_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "4159" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4096_4159_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4096_4159_0_2_n_0),
        .DOB(ram_reg_4096_4159_0_2_n_1),
        .DOC(ram_reg_4096_4159_0_2_n_2),
        .DOD(NLW_ram_reg_4096_4159_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_119_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4160" *) 
  (* ram_addr_end = "4223" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4160_4223_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4160_4223_0_2_n_0),
        .DOB(ram_reg_4160_4223_0_2_n_1),
        .DOC(ram_reg_4160_4223_0_2_n_2),
        .DOD(NLW_ram_reg_4160_4223_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_119_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4224" *) 
  (* ram_addr_end = "4287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4224_4287_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4224_4287_0_2_n_0),
        .DOB(ram_reg_4224_4287_0_2_n_1),
        .DOC(ram_reg_4224_4287_0_2_n_2),
        .DOD(NLW_ram_reg_4224_4287_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_119_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4288" *) 
  (* ram_addr_end = "4351" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4288_4351_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4288_4351_0_2_n_0),
        .DOB(ram_reg_4288_4351_0_2_n_1),
        .DOC(ram_reg_4288_4351_0_2_n_2),
        .DOD(NLW_ram_reg_4288_4351_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_119_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4352" *) 
  (* ram_addr_end = "4415" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4352_4415_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4352_4415_0_2_n_0),
        .DOB(ram_reg_4352_4415_0_2_n_1),
        .DOC(ram_reg_4352_4415_0_2_n_2),
        .DOD(NLW_ram_reg_4352_4415_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_120_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4416" *) 
  (* ram_addr_end = "4479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4416_4479_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4416_4479_0_2_n_0),
        .DOB(ram_reg_4416_4479_0_2_n_1),
        .DOC(ram_reg_4416_4479_0_2_n_2),
        .DOD(NLW_ram_reg_4416_4479_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_120_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4480" *) 
  (* ram_addr_end = "4543" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4480_4543_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4480_4543_0_2_n_0),
        .DOB(ram_reg_4480_4543_0_2_n_1),
        .DOC(ram_reg_4480_4543_0_2_n_2),
        .DOD(NLW_ram_reg_4480_4543_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_120_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_448_511_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_448_511_0_2_n_0),
        .DOB(ram_reg_448_511_0_2_n_1),
        .DOC(ram_reg_448_511_0_2_n_2),
        .DOD(NLW_ram_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_104_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_448_511_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[6]),
        .I1(ram_reg_7680_7743_0_2_i_1[5]),
        .O(ram_reg_0_63_0_2_i_16_2));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_448_511_0_2_i_3
       (.I0(ram_reg_7680_7743_0_2_i_1[4]),
        .I1(ram_reg_7680_7743_0_2_i_1[3]),
        .O(ram_reg_0_63_0_2_i_16_1));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_448_511_0_2_i_4
       (.I0(ram_reg_7680_7743_0_2_i_1[1]),
        .I1(ram_reg_7680_7743_0_2_i_1[0]),
        .O(ram_reg_64_127_0_2_i_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4544" *) 
  (* ram_addr_end = "4607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4544_4607_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4544_4607_0_2_n_0),
        .DOB(ram_reg_4544_4607_0_2_n_1),
        .DOC(ram_reg_4544_4607_0_2_n_2),
        .DOD(NLW_ram_reg_4544_4607_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_120_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4608" *) 
  (* ram_addr_end = "4671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4608_4671_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4608_4671_0_2_n_0),
        .DOB(ram_reg_4608_4671_0_2_n_1),
        .DOC(ram_reg_4608_4671_0_2_n_2),
        .DOD(NLW_ram_reg_4608_4671_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_121_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4672" *) 
  (* ram_addr_end = "4735" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4672_4735_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4672_4735_0_2_n_0),
        .DOB(ram_reg_4672_4735_0_2_n_1),
        .DOC(ram_reg_4672_4735_0_2_n_2),
        .DOD(NLW_ram_reg_4672_4735_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_121_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4736" *) 
  (* ram_addr_end = "4799" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4736_4799_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4736_4799_0_2_n_0),
        .DOB(ram_reg_4736_4799_0_2_n_1),
        .DOC(ram_reg_4736_4799_0_2_n_2),
        .DOD(NLW_ram_reg_4736_4799_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_121_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4800" *) 
  (* ram_addr_end = "4863" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4800_4863_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4800_4863_0_2_n_0),
        .DOB(ram_reg_4800_4863_0_2_n_1),
        .DOC(ram_reg_4800_4863_0_2_n_2),
        .DOD(NLW_ram_reg_4800_4863_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_121_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4864" *) 
  (* ram_addr_end = "4927" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4864_4927_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4864_4927_0_2_n_0),
        .DOB(ram_reg_4864_4927_0_2_n_1),
        .DOC(ram_reg_4864_4927_0_2_n_2),
        .DOD(NLW_ram_reg_4864_4927_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_122_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4928" *) 
  (* ram_addr_end = "4991" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4928_4991_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4928_4991_0_2_n_0),
        .DOB(ram_reg_4928_4991_0_2_n_1),
        .DOC(ram_reg_4928_4991_0_2_n_2),
        .DOD(NLW_ram_reg_4928_4991_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_122_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "4992" *) 
  (* ram_addr_end = "5055" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_4992_5055_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_4992_5055_0_2_n_0),
        .DOB(ram_reg_4992_5055_0_2_n_1),
        .DOC(ram_reg_4992_5055_0_2_n_2),
        .DOD(NLW_ram_reg_4992_5055_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_122_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5056" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5056_5119_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5056_5119_0_2_n_0),
        .DOB(ram_reg_5056_5119_0_2_n_1),
        .DOC(ram_reg_5056_5119_0_2_n_2),
        .DOD(NLW_ram_reg_5056_5119_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_122_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "5183" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5120_5183_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5120_5183_0_2_n_0),
        .DOB(ram_reg_5120_5183_0_2_n_1),
        .DOC(ram_reg_5120_5183_0_2_n_2),
        .DOD(NLW_ram_reg_5120_5183_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_115_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_512_575_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_512_575_0_2_n_0),
        .DOB(ram_reg_512_575_0_2_n_1),
        .DOC(ram_reg_512_575_0_2_n_2),
        .DOD(NLW_ram_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_105_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5184" *) 
  (* ram_addr_end = "5247" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5184_5247_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5184_5247_0_2_n_0),
        .DOB(ram_reg_5184_5247_0_2_n_1),
        .DOC(ram_reg_5184_5247_0_2_n_2),
        .DOD(NLW_ram_reg_5184_5247_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_115_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5248" *) 
  (* ram_addr_end = "5311" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5248_5311_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5248_5311_0_2_n_0),
        .DOB(ram_reg_5248_5311_0_2_n_1),
        .DOC(ram_reg_5248_5311_0_2_n_2),
        .DOD(NLW_ram_reg_5248_5311_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_115_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5312" *) 
  (* ram_addr_end = "5375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5312_5375_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5312_5375_0_2_n_0),
        .DOB(ram_reg_5312_5375_0_2_n_1),
        .DOC(ram_reg_5312_5375_0_2_n_2),
        .DOD(NLW_ram_reg_5312_5375_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_115_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_5312_5375_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[6]),
        .I1(ram_reg_7680_7743_0_2_i_1[4]),
        .O(ram_reg_0_63_0_2_i_16_10));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5376" *) 
  (* ram_addr_end = "5439" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5376_5439_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5376_5439_0_2_n_0),
        .DOB(ram_reg_5376_5439_0_2_n_1),
        .DOC(ram_reg_5376_5439_0_2_n_2),
        .DOD(NLW_ram_reg_5376_5439_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_116_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5440" *) 
  (* ram_addr_end = "5503" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5440_5503_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5440_5503_0_2_n_0),
        .DOB(ram_reg_5440_5503_0_2_n_1),
        .DOC(ram_reg_5440_5503_0_2_n_2),
        .DOD(NLW_ram_reg_5440_5503_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_116_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5504" *) 
  (* ram_addr_end = "5567" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5504_5567_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:2],ADDRA[1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5504_5567_0_2_n_0),
        .DOB(ram_reg_5504_5567_0_2_n_1),
        .DOC(ram_reg_5504_5567_0_2_n_2),
        .DOD(NLW_ram_reg_5504_5567_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_116_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5568" *) 
  (* ram_addr_end = "5631" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5568_5631_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5568_5631_0_2_n_0),
        .DOB(ram_reg_5568_5631_0_2_n_1),
        .DOC(ram_reg_5568_5631_0_2_n_2),
        .DOD(NLW_ram_reg_5568_5631_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_116_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5632" *) 
  (* ram_addr_end = "5695" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5632_5695_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5632_5695_0_2_n_0),
        .DOB(ram_reg_5632_5695_0_2_n_1),
        .DOC(ram_reg_5632_5695_0_2_n_2),
        .DOD(NLW_ram_reg_5632_5695_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_117_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5696" *) 
  (* ram_addr_end = "5759" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5696_5759_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5696_5759_0_2_n_0),
        .DOB(ram_reg_5696_5759_0_2_n_1),
        .DOC(ram_reg_5696_5759_0_2_n_2),
        .DOD(NLW_ram_reg_5696_5759_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_117_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5760" *) 
  (* ram_addr_end = "5823" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5760_5823_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5760_5823_0_2_n_0),
        .DOB(ram_reg_5760_5823_0_2_n_1),
        .DOC(ram_reg_5760_5823_0_2_n_2),
        .DOD(NLW_ram_reg_5760_5823_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_117_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_576_639_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_576_639_0_2_n_0),
        .DOB(ram_reg_576_639_0_2_n_1),
        .DOC(ram_reg_576_639_0_2_n_2),
        .DOD(NLW_ram_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_105_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5824" *) 
  (* ram_addr_end = "5887" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5824_5887_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5824_5887_0_2_n_0),
        .DOB(ram_reg_5824_5887_0_2_n_1),
        .DOC(ram_reg_5824_5887_0_2_n_2),
        .DOD(NLW_ram_reg_5824_5887_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_117_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5888" *) 
  (* ram_addr_end = "5951" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5888_5951_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5888_5951_0_2_n_0),
        .DOB(ram_reg_5888_5951_0_2_n_1),
        .DOC(ram_reg_5888_5951_0_2_n_2),
        .DOD(NLW_ram_reg_5888_5951_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_118_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "5952" *) 
  (* ram_addr_end = "6015" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_5952_6015_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_5952_6015_0_2_n_0),
        .DOB(ram_reg_5952_6015_0_2_n_1),
        .DOC(ram_reg_5952_6015_0_2_n_2),
        .DOD(NLW_ram_reg_5952_6015_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_118_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6016" *) 
  (* ram_addr_end = "6079" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6016_6079_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6016_6079_0_2_n_0),
        .DOB(ram_reg_6016_6079_0_2_n_1),
        .DOC(ram_reg_6016_6079_0_2_n_2),
        .DOD(NLW_ram_reg_6016_6079_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_118_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6080" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6080_6143_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_119_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_119_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6080_6143_0_2_n_0),
        .DOB(ram_reg_6080_6143_0_2_n_1),
        .DOC(ram_reg_6080_6143_0_2_n_2),
        .DOD(NLW_ram_reg_6080_6143_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_118_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "6207" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6144_6207_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6144_6207_0_2_n_0),
        .DOB(ram_reg_6144_6207_0_2_n_1),
        .DOC(ram_reg_6144_6207_0_2_n_2),
        .DOD(NLW_ram_reg_6144_6207_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_111_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6208" *) 
  (* ram_addr_end = "6271" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6208_6271_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6208_6271_0_2_n_0),
        .DOB(ram_reg_6208_6271_0_2_n_1),
        .DOC(ram_reg_6208_6271_0_2_n_2),
        .DOD(NLW_ram_reg_6208_6271_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_111_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6272" *) 
  (* ram_addr_end = "6335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6272_6335_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6272_6335_0_2_n_0),
        .DOB(ram_reg_6272_6335_0_2_n_1),
        .DOC(ram_reg_6272_6335_0_2_n_2),
        .DOD(NLW_ram_reg_6272_6335_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_111_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6336" *) 
  (* ram_addr_end = "6399" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6336_6399_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6336_6399_0_2_n_0),
        .DOB(ram_reg_6336_6399_0_2_n_1),
        .DOC(ram_reg_6336_6399_0_2_n_2),
        .DOD(NLW_ram_reg_6336_6399_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_111_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_6336_6399_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[6]),
        .I1(ram_reg_7680_7743_0_2_i_1[5]),
        .O(ram_reg_0_63_0_2_i_16_11));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6400" *) 
  (* ram_addr_end = "6463" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6400_6463_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6400_6463_0_2_n_0),
        .DOB(ram_reg_6400_6463_0_2_n_1),
        .DOC(ram_reg_6400_6463_0_2_n_2),
        .DOD(NLW_ram_reg_6400_6463_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_112_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_640_703_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_640_703_0_2_n_0),
        .DOB(ram_reg_640_703_0_2_n_1),
        .DOC(ram_reg_640_703_0_2_n_2),
        .DOD(NLW_ram_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_105_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6464" *) 
  (* ram_addr_end = "6527" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6464_6527_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6464_6527_0_2_n_0),
        .DOB(ram_reg_6464_6527_0_2_n_1),
        .DOC(ram_reg_6464_6527_0_2_n_2),
        .DOD(NLW_ram_reg_6464_6527_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_112_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_64_127_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_103_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_64_127_0_2_i_4
       (.I0(ram_reg_7680_7743_0_2_i_1[8]),
        .I1(ram_reg_7680_7743_0_2_i_1[7]),
        .O(ram_reg_0_63_0_2_i_13));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6528" *) 
  (* ram_addr_end = "6591" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6528_6591_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6528_6591_0_2_n_0),
        .DOB(ram_reg_6528_6591_0_2_n_1),
        .DOC(ram_reg_6528_6591_0_2_n_2),
        .DOD(NLW_ram_reg_6528_6591_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_112_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6592" *) 
  (* ram_addr_end = "6655" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6592_6655_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6592_6655_0_2_n_0),
        .DOB(ram_reg_6592_6655_0_2_n_1),
        .DOC(ram_reg_6592_6655_0_2_n_2),
        .DOD(NLW_ram_reg_6592_6655_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_112_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6656" *) 
  (* ram_addr_end = "6719" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6656_6719_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6656_6719_0_2_n_0),
        .DOB(ram_reg_6656_6719_0_2_n_1),
        .DOC(ram_reg_6656_6719_0_2_n_2),
        .DOD(NLW_ram_reg_6656_6719_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_113_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6720" *) 
  (* ram_addr_end = "6783" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6720_6783_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6720_6783_0_2_n_0),
        .DOB(ram_reg_6720_6783_0_2_n_1),
        .DOC(ram_reg_6720_6783_0_2_n_2),
        .DOD(NLW_ram_reg_6720_6783_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_113_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6784" *) 
  (* ram_addr_end = "6847" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6784_6847_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6784_6847_0_2_n_0),
        .DOB(ram_reg_6784_6847_0_2_n_1),
        .DOC(ram_reg_6784_6847_0_2_n_2),
        .DOD(NLW_ram_reg_6784_6847_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_113_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6848" *) 
  (* ram_addr_end = "6911" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6848_6911_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6848_6911_0_2_n_0),
        .DOB(ram_reg_6848_6911_0_2_n_1),
        .DOC(ram_reg_6848_6911_0_2_n_2),
        .DOD(NLW_ram_reg_6848_6911_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_113_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6912" *) 
  (* ram_addr_end = "6975" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6912_6975_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6912_6975_0_2_n_0),
        .DOB(ram_reg_6912_6975_0_2_n_1),
        .DOC(ram_reg_6912_6975_0_2_n_2),
        .DOD(NLW_ram_reg_6912_6975_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_114_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "6976" *) 
  (* ram_addr_end = "7039" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_6976_7039_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_6976_7039_0_2_n_0),
        .DOB(ram_reg_6976_7039_0_2_n_1),
        .DOC(ram_reg_6976_7039_0_2_n_2),
        .DOD(NLW_ram_reg_6976_7039_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_114_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_6976_7039_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[5]),
        .I1(ram_reg_7680_7743_0_2_i_1[3]),
        .O(ram_reg_0_63_0_2_i_16_6));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7040" *) 
  (* ram_addr_end = "7103" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7040_7103_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7040_7103_0_2_n_0),
        .DOB(ram_reg_7040_7103_0_2_n_1),
        .DOC(ram_reg_7040_7103_0_2_n_2),
        .DOD(NLW_ram_reg_7040_7103_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_114_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_704_767_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_704_767_0_2_n_0),
        .DOB(ram_reg_704_767_0_2_n_1),
        .DOC(ram_reg_704_767_0_2_n_2),
        .DOD(NLW_ram_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_105_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7104" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7104_7167_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7104_7167_0_2_n_0),
        .DOB(ram_reg_7104_7167_0_2_n_1),
        .DOC(ram_reg_7104_7167_0_2_n_2),
        .DOD(NLW_ram_reg_7104_7167_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_114_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "7231" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7168_7231_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:2],ADDRC[1:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:2],ADDRC[1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7168_7231_0_2_n_0),
        .DOB(ram_reg_7168_7231_0_2_n_1),
        .DOC(ram_reg_7168_7231_0_2_n_2),
        .DOD(NLW_ram_reg_7168_7231_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_107_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7232" *) 
  (* ram_addr_end = "7295" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7232_7295_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7232_7295_0_2_n_0),
        .DOB(ram_reg_7232_7295_0_2_n_1),
        .DOC(ram_reg_7232_7295_0_2_n_2),
        .DOD(NLW_ram_reg_7232_7295_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_107_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7296" *) 
  (* ram_addr_end = "7359" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7296_7359_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7296_7359_0_2_n_0),
        .DOB(ram_reg_7296_7359_0_2_n_1),
        .DOC(ram_reg_7296_7359_0_2_n_2),
        .DOD(NLW_ram_reg_7296_7359_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_107_2 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_7296_7359_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[3]),
        .I1(ram_reg_7680_7743_0_2_i_1[2]),
        .O(ram_reg_64_127_0_2_i_2_5));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7360" *) 
  (* ram_addr_end = "7423" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7360_7423_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7360_7423_0_2_n_0),
        .DOB(ram_reg_7360_7423_0_2_n_1),
        .DOC(ram_reg_7360_7423_0_2_n_2),
        .DOD(NLW_ram_reg_7360_7423_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_107_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7424" *) 
  (* ram_addr_end = "7487" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7424_7487_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7424_7487_0_2_n_0),
        .DOB(ram_reg_7424_7487_0_2_n_1),
        .DOC(ram_reg_7424_7487_0_2_n_2),
        .DOD(NLW_ram_reg_7424_7487_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_108_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7488" *) 
  (* ram_addr_end = "7551" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7488_7551_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7488_7551_0_2_n_0),
        .DOB(ram_reg_7488_7551_0_2_n_1),
        .DOC(ram_reg_7488_7551_0_2_n_2),
        .DOD(NLW_ram_reg_7488_7551_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_108_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7552" *) 
  (* ram_addr_end = "7615" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7552_7615_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7552_7615_0_2_n_0),
        .DOB(ram_reg_7552_7615_0_2_n_1),
        .DOC(ram_reg_7552_7615_0_2_n_2),
        .DOD(NLW_ram_reg_7552_7615_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_108_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7616" *) 
  (* ram_addr_end = "7679" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7616_7679_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7616_7679_0_2_n_0),
        .DOB(ram_reg_7616_7679_0_2_n_1),
        .DOC(ram_reg_7616_7679_0_2_n_2),
        .DOD(NLW_ram_reg_7616_7679_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_108_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7680" *) 
  (* ram_addr_end = "7743" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7680_7743_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7680_7743_0_2_n_0),
        .DOB(ram_reg_7680_7743_0_2_n_1),
        .DOC(ram_reg_7680_7743_0_2_n_2),
        .DOD(NLW_ram_reg_7680_7743_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_109_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_768_831_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_768_831_0_2_n_0),
        .DOB(ram_reg_768_831_0_2_n_1),
        .DOC(ram_reg_768_831_0_2_n_2),
        .DOD(NLW_ram_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_106_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_768_831_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[1]),
        .I1(ram_reg_7680_7743_0_2_i_1[0]),
        .O(ram_reg_64_127_0_2_i_2_4));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7744" *) 
  (* ram_addr_end = "7807" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7744_7807_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7744_7807_0_2_n_0),
        .DOB(ram_reg_7744_7807_0_2_n_1),
        .DOC(ram_reg_7744_7807_0_2_n_2),
        .DOD(NLW_ram_reg_7744_7807_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_109_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7808" *) 
  (* ram_addr_end = "7871" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7808_7871_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7808_7871_0_2_n_0),
        .DOB(ram_reg_7808_7871_0_2_n_1),
        .DOC(ram_reg_7808_7871_0_2_n_2),
        .DOD(NLW_ram_reg_7808_7871_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_109_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7872" *) 
  (* ram_addr_end = "7935" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7872_7935_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7872_7935_0_2_n_0),
        .DOB(ram_reg_7872_7935_0_2_n_1),
        .DOC(ram_reg_7872_7935_0_2_n_2),
        .DOD(NLW_ram_reg_7872_7935_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_109_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "7936" *) 
  (* ram_addr_end = "7999" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_7936_7999_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_7936_7999_0_2_n_0),
        .DOB(ram_reg_7936_7999_0_2_n_1),
        .DOC(ram_reg_7936_7999_0_2_n_2),
        .DOD(NLW_ram_reg_7936_7999_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_110_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8000" *) 
  (* ram_addr_end = "8063" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8000_8063_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8000_8063_0_2_n_0),
        .DOB(ram_reg_8000_8063_0_2_n_1),
        .DOC(ram_reg_8000_8063_0_2_n_2),
        .DOD(NLW_ram_reg_8000_8063_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_110_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8064" *) 
  (* ram_addr_end = "8127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8064_8127_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8064_8127_0_2_n_0),
        .DOB(ram_reg_8064_8127_0_2_n_1),
        .DOC(ram_reg_8064_8127_0_2_n_2),
        .DOD(NLW_ram_reg_8064_8127_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_110_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8128" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8128_8191_0_2
       (.ADDRA({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRB({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRC({ADDRA[4],ADDRC[4],ADDRA[3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_119_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_110_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_110_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_110_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8128_8191_0_2_n_0),
        .DOB(ram_reg_8128_8191_0_2_n_1),
        .DOC(ram_reg_8128_8191_0_2_n_2),
        .DOD(NLW_ram_reg_8128_8191_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_110_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "8255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8192_8255_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8192_8255_0_2_n_0),
        .DOB(ram_reg_8192_8255_0_2_n_1),
        .DOC(ram_reg_8192_8255_0_2_n_2),
        .DOD(NLW_ram_reg_8192_8255_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_135_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8256" *) 
  (* ram_addr_end = "8319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8256_8319_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8256_8319_0_2_n_0),
        .DOB(ram_reg_8256_8319_0_2_n_1),
        .DOC(ram_reg_8256_8319_0_2_n_2),
        .DOD(NLW_ram_reg_8256_8319_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_135_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8320" *) 
  (* ram_addr_end = "8383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8320_8383_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8320_8383_0_2_n_0),
        .DOB(ram_reg_8320_8383_0_2_n_1),
        .DOC(ram_reg_8320_8383_0_2_n_2),
        .DOD(NLW_ram_reg_8320_8383_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_135_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_832_895_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_832_895_0_2_n_0),
        .DOB(ram_reg_832_895_0_2_n_1),
        .DOC(ram_reg_832_895_0_2_n_2),
        .DOD(NLW_ram_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_106_1 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_832_895_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[2]),
        .I1(ram_reg_7680_7743_0_2_i_1[0]),
        .O(ram_reg_64_127_0_2_i_2_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8384" *) 
  (* ram_addr_end = "8447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8384_8447_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8384_8447_0_2_n_0),
        .DOB(ram_reg_8384_8447_0_2_n_1),
        .DOC(ram_reg_8384_8447_0_2_n_2),
        .DOD(NLW_ram_reg_8384_8447_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_135_5 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_8384_8447_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[8]),
        .I1(ram_reg_7680_7743_0_2_i_1[6]),
        .O(ram_reg_0_63_0_2_i_16_12));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8448" *) 
  (* ram_addr_end = "8511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8448_8511_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8448_8511_0_2_n_0),
        .DOB(ram_reg_8448_8511_0_2_n_1),
        .DOC(ram_reg_8448_8511_0_2_n_2),
        .DOD(NLW_ram_reg_8448_8511_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_136_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8512" *) 
  (* ram_addr_end = "8575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8512_8575_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8512_8575_0_2_n_0),
        .DOB(ram_reg_8512_8575_0_2_n_1),
        .DOC(ram_reg_8512_8575_0_2_n_2),
        .DOD(NLW_ram_reg_8512_8575_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_136_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8576" *) 
  (* ram_addr_end = "8639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8576_8639_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8576_8639_0_2_n_0),
        .DOB(ram_reg_8576_8639_0_2_n_1),
        .DOC(ram_reg_8576_8639_0_2_n_2),
        .DOD(NLW_ram_reg_8576_8639_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_136_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8640" *) 
  (* ram_addr_end = "8703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8640_8703_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8640_8703_0_2_n_0),
        .DOB(ram_reg_8640_8703_0_2_n_1),
        .DOC(ram_reg_8640_8703_0_2_n_2),
        .DOD(NLW_ram_reg_8640_8703_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_136_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8704" *) 
  (* ram_addr_end = "8767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8704_8767_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8704_8767_0_2_n_0),
        .DOB(ram_reg_8704_8767_0_2_n_1),
        .DOC(ram_reg_8704_8767_0_2_n_2),
        .DOD(NLW_ram_reg_8704_8767_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_137_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8768" *) 
  (* ram_addr_end = "8831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8768_8831_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8768_8831_0_2_n_0),
        .DOB(ram_reg_8768_8831_0_2_n_1),
        .DOC(ram_reg_8768_8831_0_2_n_2),
        .DOD(NLW_ram_reg_8768_8831_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_137_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8832" *) 
  (* ram_addr_end = "8895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8832_8895_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8832_8895_0_2_n_0),
        .DOB(ram_reg_8832_8895_0_2_n_1),
        .DOC(ram_reg_8832_8895_0_2_n_2),
        .DOD(NLW_ram_reg_8832_8895_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_137_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8896" *) 
  (* ram_addr_end = "8959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8896_8959_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8896_8959_0_2_n_0),
        .DOB(ram_reg_8896_8959_0_2_n_1),
        .DOC(ram_reg_8896_8959_0_2_n_2),
        .DOD(NLW_ram_reg_8896_8959_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_137_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "8960" *) 
  (* ram_addr_end = "9023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_8960_9023_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_8960_9023_0_2_n_0),
        .DOB(ram_reg_8960_9023_0_2_n_1),
        .DOC(ram_reg_8960_9023_0_2_n_2),
        .DOD(NLW_ram_reg_8960_9023_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_138_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_896_959_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_896_959_0_2_n_0),
        .DOB(ram_reg_896_959_0_2_n_1),
        .DOC(ram_reg_896_959_0_2_n_2),
        .DOD(NLW_ram_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_106_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_896_959_0_2_i_2
       (.I0(ram_reg_7680_7743_0_2_i_1[2]),
        .I1(ram_reg_7680_7743_0_2_i_1[1]),
        .O(ram_reg_64_127_0_2_i_2_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9024" *) 
  (* ram_addr_end = "9087" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9024_9087_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9024_9087_0_2_n_0),
        .DOB(ram_reg_9024_9087_0_2_n_1),
        .DOC(ram_reg_9024_9087_0_2_n_2),
        .DOD(NLW_ram_reg_9024_9087_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_138_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9088" *) 
  (* ram_addr_end = "9151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9088_9151_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9088_9151_0_2_n_0),
        .DOB(ram_reg_9088_9151_0_2_n_1),
        .DOC(ram_reg_9088_9151_0_2_n_2),
        .DOD(NLW_ram_reg_9088_9151_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_138_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9152" *) 
  (* ram_addr_end = "9215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9152_9215_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:2],\VGA_R_OBUF[3]_inst_i_143_0 [1:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9152_9215_0_2_n_0),
        .DOB(ram_reg_9152_9215_0_2_n_1),
        .DOC(ram_reg_9152_9215_0_2_n_2),
        .DOD(NLW_ram_reg_9152_9215_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_138_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9216" *) 
  (* ram_addr_end = "9279" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9216_9279_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9216_9279_0_2_n_0),
        .DOB(ram_reg_9216_9279_0_2_n_1),
        .DOC(ram_reg_9216_9279_0_2_n_2),
        .DOD(NLW_ram_reg_9216_9279_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_131_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9280" *) 
  (* ram_addr_end = "9343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9280_9343_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9280_9343_0_2_n_0),
        .DOB(ram_reg_9280_9343_0_2_n_1),
        .DOC(ram_reg_9280_9343_0_2_n_2),
        .DOD(NLW_ram_reg_9280_9343_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_131_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9344" *) 
  (* ram_addr_end = "9407" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9344_9407_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9344_9407_0_2_n_0),
        .DOB(ram_reg_9344_9407_0_2_n_1),
        .DOC(ram_reg_9344_9407_0_2_n_2),
        .DOD(NLW_ram_reg_9344_9407_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_131_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9408" *) 
  (* ram_addr_end = "9471" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9408_9471_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9408_9471_0_2_n_0),
        .DOB(ram_reg_9408_9471_0_2_n_1),
        .DOC(ram_reg_9408_9471_0_2_n_2),
        .DOD(NLW_ram_reg_9408_9471_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_131_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9472" *) 
  (* ram_addr_end = "9535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9472_9535_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9472_9535_0_2_n_0),
        .DOB(ram_reg_9472_9535_0_2_n_1),
        .DOC(ram_reg_9472_9535_0_2_n_2),
        .DOD(NLW_ram_reg_9472_9535_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_132_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9536" *) 
  (* ram_addr_end = "9599" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9536_9599_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9536_9599_0_2_n_0),
        .DOB(ram_reg_9536_9599_0_2_n_1),
        .DOC(ram_reg_9536_9599_0_2_n_2),
        .DOD(NLW_ram_reg_9536_9599_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_132_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9600" *) 
  (* ram_addr_end = "9663" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9600_9663_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9600_9663_0_2_n_0),
        .DOB(ram_reg_9600_9663_0_2_n_1),
        .DOC(ram_reg_9600_9663_0_2_n_2),
        .DOD(NLW_ram_reg_9600_9663_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_132_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_960_1023_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .DIA(color_out[0]),
        .DIB(color_out[1]),
        .DIC(color_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_960_1023_0_2_n_0),
        .DOB(ram_reg_960_1023_0_2_n_1),
        .DOC(ram_reg_960_1023_0_2_n_2),
        .DOD(NLW_ram_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_106_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9664" *) 
  (* ram_addr_end = "9727" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9664_9727_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9664_9727_0_2_n_0),
        .DOB(ram_reg_9664_9727_0_2_n_1),
        .DOC(ram_reg_9664_9727_0_2_n_2),
        .DOD(NLW_ram_reg_9664_9727_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_132_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9728" *) 
  (* ram_addr_end = "9791" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9728_9791_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9728_9791_0_2_n_0),
        .DOB(ram_reg_9728_9791_0_2_n_1),
        .DOC(ram_reg_9728_9791_0_2_n_2),
        .DOD(NLW_ram_reg_9728_9791_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_133_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9792" *) 
  (* ram_addr_end = "9855" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9792_9855_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9792_9855_0_2_n_0),
        .DOB(ram_reg_9792_9855_0_2_n_1),
        .DOC(ram_reg_9792_9855_0_2_n_2),
        .DOD(NLW_ram_reg_9792_9855_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_133_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9856" *) 
  (* ram_addr_end = "9919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9856_9919_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9856_9919_0_2_n_0),
        .DOB(ram_reg_9856_9919_0_2_n_1),
        .DOC(ram_reg_9856_9919_0_2_n_2),
        .DOD(NLW_ram_reg_9856_9919_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_133_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9920" *) 
  (* ram_addr_end = "9983" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9920_9983_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9920_9983_0_2_n_0),
        .DOB(ram_reg_9920_9983_0_2_n_1),
        .DOC(ram_reg_9920_9983_0_2_n_2),
        .DOD(NLW_ram_reg_9920_9983_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_133_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "57600" *) 
  (* RTL_RAM_NAME = "core_inst/video_mem/ram" *) 
  (* ram_addr_begin = "9984" *) 
  (* ram_addr_end = "10047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_9984_10047_0_2
       (.ADDRA({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRB({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRC({\VGA_R_OBUF[3]_inst_i_135_1 [4],ADDRC[4],\VGA_R_OBUF[3]_inst_i_135_1 [3:0]}),
        .ADDRD(\VGA_R_OBUF[3]_inst_i_135_2 ),
        .DIA(\VGA_R_OBUF[3]_inst_i_126_0 ),
        .DIB(\VGA_R_OBUF[3]_inst_i_126_1 ),
        .DIC(\VGA_R_OBUF[3]_inst_i_126_2 ),
        .DID(1'b0),
        .DOA(ram_reg_9984_10047_0_2_n_0),
        .DOB(ram_reg_9984_10047_0_2_n_1),
        .DOC(ram_reg_9984_10047_0_2_n_2),
        .DOD(NLW_ram_reg_9984_10047_0_2_DOD_UNCONNECTED),
        .WCLK(CLK100MHZ_IBUF_BUFG),
        .WE(\VGA_R_OBUF[3]_inst_i_134_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
