
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00001fb0  00002044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001fb0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000005c0  00800124  00800124  00002068  2**0
                  ALLOC
  3 .stab         00000e28  00000000  00000000  00002068  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000006c  00000000  00000000  00002e90  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  00002efc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000a70  00000000  00000000  00002fbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000021cb  00000000  00000000  00003a2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000008e9  00000000  00000000  00005bf7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001c4d  00000000  00000000  000064e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000005f0  00000000  00000000  00008130  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000b38  00000000  00000000  00008720  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000b1f  00000000  00000000  00009258  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001b0  00000000  00000000  00009d77  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 a5 09 	jmp	0x134a	; 0x134a <__vector_7>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 93 0a 	jmp	0x1526	; 0x1526 <__vector_9>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e0 eb       	ldi	r30, 0xB0	; 176
      7c:	ff e1       	ldi	r31, 0x1F	; 31
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a4 32       	cpi	r26, 0x24	; 36
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	16 e0       	ldi	r17, 0x06	; 6
      8c:	a4 e2       	ldi	r26, 0x24	; 36
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a4 3e       	cpi	r26, 0xE4	; 228
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 d6 0f 	jmp	0x1fac	; 0x1fac <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:

int main(void) {
    
	//Enable prescaler 2
	//System frequency 4 MHz
	Kernel_Clock_Prescale(1);
      a6:	81 e0       	ldi	r24, 0x01	; 1
      a8:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <Kernel_Clock_Prescale>
	
	Kernel_Init();
      ac:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <Kernel_Init>
	//Kernel_Task_Create(Task_RGB_LED,  0);
	//Kernel_Task_Create(Task_Vin_Sense,  1);
	//Kernel_Task_Create(Task_Radio,  2);
	//Kernel_Task_Create(Task_Sensor,  3);
	Kernel_Task_Create(Task_Print_Test,  4);
      b0:	85 e6       	ldi	r24, 0x65	; 101
      b2:	90 e0       	ldi	r25, 0x00	; 0
      b4:	64 e0       	ldi	r22, 0x04	; 4
      b6:	0e 94 c9 0b 	call	0x1792	; 0x1792 <Kernel_Task_Create>
	Kernel_PreSleep_Hook(Task_Disable_Peripherals);
      ba:	84 e6       	ldi	r24, 0x64	; 100
      bc:	90 e0       	ldi	r25, 0x00	; 0
      be:	0e 94 f3 0e 	call	0x1de6	; 0x1de6 <Kernel_PreSleep_Hook>
	Kernel_Start_Tasks();
      c2:	0e 94 41 0c 	call	0x1882	; 0x1882 <Kernel_Start_Tasks>
      c6:	ff cf       	rjmp	.-2      	; 0xc6 <SRUDR0>

000000c8 <Task_Disable_Peripherals>:


void Task_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}
      c8:	08 95       	ret

000000ca <Task_Print_Test>:
}

__attribute__((noreturn)) void Task_Print_Test(void){
  
  uint8_t tmp[4];
  Debug_Init(0);
      ca:	80 e0       	ldi	r24, 0x00	; 0
      cc:	90 e0       	ldi	r25, 0x00	; 0
      ce:	0e 94 37 0f 	call	0x1e6e	; 0x1e6e <Debug_Init>
  
  while(1){
    
    tmp[1] = (Kernel_Tick_Val_Get() >> 24) & 0xFF;
      d2:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <Kernel_Tick_Val_Get>
      d6:	69 2e       	mov	r6, r25
      d8:	77 24       	eor	r7, r7
      da:	88 24       	eor	r8, r8
      dc:	99 24       	eor	r9, r9
    tmp[2] = (Kernel_Tick_Val_Get() >> 16) & 0xFF;
      de:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <Kernel_Tick_Val_Get>
      e2:	5b 01       	movw	r10, r22
      e4:	6c 01       	movw	r12, r24
      e6:	56 01       	movw	r10, r12
      e8:	cc 24       	eor	r12, r12
      ea:	dd 24       	eor	r13, r13
    tmp[3] = (Kernel_Tick_Val_Get() >>  8) & 0xFF;
      ec:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <Kernel_Tick_Val_Get>
      f0:	7b 01       	movw	r14, r22
      f2:	8c 01       	movw	r16, r24
      f4:	ef 2c       	mov	r14, r15
      f6:	f0 2e       	mov	r15, r16
      f8:	01 2f       	mov	r16, r17
      fa:	11 27       	eor	r17, r17
    tmp[4] = (Kernel_Tick_Val_Get() >>  0) & 0xFF;
      fc:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <Kernel_Tick_Val_Get>
    Debug_Tx_Byte(tmp[0]);
     100:	80 e0       	ldi	r24, 0x00	; 0
     102:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(tmp[1]);
     106:	86 2d       	mov	r24, r6
     108:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(tmp[2]);
     10c:	8a 2d       	mov	r24, r10
     10e:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(tmp[3]);
     112:	8e 2d       	mov	r24, r14
     114:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Kernel_Task_Sleep(3000/KER_TICK_TIME);
     118:	83 e0       	ldi	r24, 0x03	; 3
     11a:	90 e0       	ldi	r25, 0x00	; 0
     11c:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <Kernel_Task_Sleep>
     120:	d8 cf       	rjmp	.-80     	; 0xd2 <Task_Print_Test+0x8>

00000122 <Task_Sensor>:
  }
}

__attribute__((noreturn)) void Task_Sensor(void){
  
  Sensors_Init();
     122:	0e 94 46 07 	call	0xe8c	; 0xe8c <Sensors_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     126:	82 e0       	ldi	r24, 0x02	; 2
     128:	90 e0       	ldi	r25, 0x00	; 0
     12a:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <Kernel_Task_Sleep>
  
  while(1){

    Sensors_Sample_Temp_RH();
     12e:	0e 94 c8 08 	call	0x1190	; 0x1190 <Sensors_Sample_Temp_RH>
    Kernel_Task_Sleep(SENSOR_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     132:	8c e2       	ldi	r24, 0x2C	; 44
     134:	91 e0       	ldi	r25, 0x01	; 1
     136:	f9 cf       	rjmp	.-14     	; 0x12a <Task_Sensor+0x8>

00000138 <Task_Radio>:
}

__attribute__((noreturn)) void Task_Radio(void){
  
  //Radio init with deep sleep
  nRF24L01P_Init();
     138:	0e 94 a7 04 	call	0x94e	; 0x94e <nRF24L01P_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     13c:	82 e0       	ldi	r24, 0x02	; 2
     13e:	90 e0       	ldi	r25, 0x00	; 0
     140:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <Kernel_Task_Sleep>

  while(1){
    
    //Process Node ID
    TaskData.Buf[0] = DEVICE_NODE_ID;
     144:	a0 e1       	ldi	r26, 0x10	; 16
     146:	fa 2e       	mov	r15, r26
    TaskData.Buf[2] = (TaskData.uptime >> 16) & 0xFF;
    TaskData.Buf[3] = (TaskData.uptime >>  8) & 0xFF;
    TaskData.Buf[4] = (TaskData.uptime >>  0) & 0xFF;
    
    //Process Vin Data
    TaskData.Vin    = Peripherals_Vin_Get();
     148:	cd e8       	ldi	r28, 0x8D	; 141
     14a:	d6 e0       	ldi	r29, 0x06	; 6
    TaskData.DTemp  = Peripherals_Digital_Temp_Get();
    TaskData.Buf[9]  = TaskData.DTemp >> 8;
    TaskData.Buf[10] = TaskData.DTemp & 0xFF;
    
    //Process Digital RH Data
    TaskData.DRH    = Peripherals_Digital_RH_Get();
     14c:	8e 01       	movw	r16, r28
     14e:	0a 5f       	subi	r16, 0xFA	; 250
     150:	1f 4f       	sbci	r17, 0xFF	; 255
  Kernel_Task_Sleep(2000/KER_TICK_TIME);

  while(1){
    
    //Process Node ID
    TaskData.Buf[0] = DEVICE_NODE_ID;
     152:	f0 92 95 06 	sts	0x0695, r15
    
    //Process UpTime
    TaskData.uptime = Kernel_Tick_Val_Get();
     156:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <Kernel_Tick_Val_Get>
     15a:	60 93 b5 06 	sts	0x06B5, r22
     15e:	70 93 b6 06 	sts	0x06B6, r23
     162:	80 93 b7 06 	sts	0x06B7, r24
     166:	90 93 b8 06 	sts	0x06B8, r25
    TaskData.Buf[1] = (TaskData.uptime >> 24) & 0xFF;
     16a:	29 2f       	mov	r18, r25
     16c:	33 27       	eor	r19, r19
     16e:	44 27       	eor	r20, r20
     170:	55 27       	eor	r21, r21
     172:	20 93 96 06 	sts	0x0696, r18
    TaskData.Buf[2] = (TaskData.uptime >> 16) & 0xFF;
     176:	9c 01       	movw	r18, r24
     178:	44 27       	eor	r20, r20
     17a:	55 27       	eor	r21, r21
     17c:	20 93 97 06 	sts	0x0697, r18
    TaskData.Buf[3] = (TaskData.uptime >>  8) & 0xFF;
     180:	27 2f       	mov	r18, r23
     182:	38 2f       	mov	r19, r24
     184:	49 2f       	mov	r20, r25
     186:	55 27       	eor	r21, r21
     188:	20 93 98 06 	sts	0x0698, r18
    TaskData.Buf[4] = (TaskData.uptime >>  0) & 0xFF;
     18c:	60 93 99 06 	sts	0x0699, r22
    
    //Process Vin Data
    TaskData.Vin    = Peripherals_Vin_Get();
     190:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Peripherals_Vin_Get>
     194:	80 93 8d 06 	sts	0x068D, r24
     198:	99 83       	std	Y+1, r25	; 0x01
    TaskData.Buf[5] = TaskData.Vin >> 8;
     19a:	90 93 9a 06 	sts	0x069A, r25
    TaskData.Buf[6] = TaskData.Vin & 0xFF;
     19e:	80 93 9b 06 	sts	0x069B, r24
    
    //Process Analog Temp Data
    TaskData.ATemp  = Peripherals_Analog_Temp_Get(); 
     1a2:	0e 94 ff 06 	call	0xdfe	; 0xdfe <Peripherals_Analog_Temp_Get>
     1a6:	90 93 90 06 	sts	0x0690, r25
     1aa:	80 93 8f 06 	sts	0x068F, r24
    TaskData.Buf[7] = TaskData.ATemp >> 8;
     1ae:	29 2f       	mov	r18, r25
     1b0:	33 27       	eor	r19, r19
     1b2:	27 fd       	sbrc	r18, 7
     1b4:	3a 95       	dec	r19
     1b6:	20 93 9c 06 	sts	0x069C, r18
    TaskData.Buf[8] = TaskData.ATemp & 0xFF;
     1ba:	80 93 9d 06 	sts	0x069D, r24
    
    //Process Digital Temp Data
    TaskData.DTemp  = Peripherals_Digital_Temp_Get();
     1be:	0e 94 05 07 	call	0xe0a	; 0xe0a <Peripherals_Digital_Temp_Get>
     1c2:	90 93 92 06 	sts	0x0692, r25
     1c6:	80 93 91 06 	sts	0x0691, r24
    TaskData.Buf[9]  = TaskData.DTemp >> 8;
     1ca:	29 2f       	mov	r18, r25
     1cc:	33 27       	eor	r19, r19
     1ce:	27 fd       	sbrc	r18, 7
     1d0:	3a 95       	dec	r19
     1d2:	20 93 9e 06 	sts	0x069E, r18
    TaskData.Buf[10] = TaskData.DTemp & 0xFF;
     1d6:	80 93 9f 06 	sts	0x069F, r24
    
    //Process Digital RH Data
    TaskData.DRH    = Peripherals_Digital_RH_Get();
     1da:	0e 94 02 07 	call	0xe04	; 0xe04 <Peripherals_Digital_RH_Get>
     1de:	80 93 93 06 	sts	0x0693, r24
     1e2:	f8 01       	movw	r30, r16
     1e4:	91 83       	std	Z+1, r25	; 0x01
    TaskData.Buf[11] = TaskData.DRH ;
     1e6:	80 93 a0 06 	sts	0x06A0, r24
    
    
    Debug_Tx_Byte(TaskData.Buf[0]);
     1ea:	80 91 95 06 	lds	r24, 0x0695
     1ee:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[1]);
     1f2:	80 91 96 06 	lds	r24, 0x0696
     1f6:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[2]);
     1fa:	80 91 97 06 	lds	r24, 0x0697
     1fe:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[3]);
     202:	80 91 98 06 	lds	r24, 0x0698
     206:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[4]);
     20a:	80 91 99 06 	lds	r24, 0x0699
     20e:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[5]);
     212:	80 91 9a 06 	lds	r24, 0x069A
     216:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[6]);
     21a:	80 91 9b 06 	lds	r24, 0x069B
     21e:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[7]);
     222:	80 91 9c 06 	lds	r24, 0x069C
     226:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[8]);
     22a:	80 91 9d 06 	lds	r24, 0x069D
     22e:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[9]);
     232:	80 91 9e 06 	lds	r24, 0x069E
     236:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[10]);
     23a:	80 91 9f 06 	lds	r24, 0x069F
     23e:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[11]);
     242:	80 91 a0 06 	lds	r24, 0x06A0
     246:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>


    nRF24L01P_WakeUp();
     24a:	0e 94 9b 04 	call	0x936	; 0x936 <nRF24L01P_WakeUp>
    nRF24L01P_Transmit_Basic(TaskData.Buf, 12);
     24e:	85 e9       	ldi	r24, 0x95	; 149
     250:	96 e0       	ldi	r25, 0x06	; 6
     252:	6c e0       	ldi	r22, 0x0C	; 12
     254:	0e 94 81 05 	call	0xb02	; 0xb02 <nRF24L01P_Transmit_Basic>
    nRF24L01P_Deep_Sleep();
     258:	0e 94 8f 04 	call	0x91e	; 0x91e <nRF24L01P_Deep_Sleep>
    nRF24L01P_Error_Handler();
     25c:	0e 94 38 06 	call	0xc70	; 0xc70 <nRF24L01P_Error_Handler>
    Kernel_Task_Sleep(RADIO_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     260:	8c e2       	ldi	r24, 0x2C	; 44
     262:	91 e0       	ldi	r25, 0x01	; 1
     264:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <Kernel_Task_Sleep>
     268:	74 cf       	rjmp	.-280    	; 0x152 <Task_Radio+0x1a>

0000026a <Task_Vin_Sense>:
}

__attribute__((noreturn)) void Task_Vin_Sense(void){
  
  //Init VinSense
  DDRD  |= (1<<2);
     26a:	52 9a       	sbi	0x0a, 2	; 10
  //Disable VinSense
  PORTD &=~(1<<2);
     26c:	5a 98       	cbi	0x0b, 2	; 11
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     26e:	82 e0       	ldi	r24, 0x02	; 2
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <Kernel_Task_Sleep>
  
  while(1){
    
    //Vin Sample
    Peripherals_Vin_Sense_Sample();
     276:	0e 94 c7 06 	call	0xd8e	; 0xd8e <Peripherals_Vin_Sense_Sample>
    //Delay 5000ms
    Kernel_Task_Sleep(VIN_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     27a:	8c e3       	ldi	r24, 0x3C	; 60
     27c:	90 e0       	ldi	r25, 0x00	; 0
     27e:	f9 cf       	rjmp	.-14     	; 0x272 <Task_Vin_Sense+0x8>

00000280 <Task_RGB_LED>:
}

__attribute__((noreturn)) void Task_RGB_LED(void){
  
  //Init RGB GPIOs
  RGB_Init();
     280:	0e 94 08 07 	call	0xe10	; 0xe10 <RGB_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     284:	82 e0       	ldi	r24, 0x02	; 2
     286:	90 e0       	ldi	r25, 0x00	; 0
     288:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <Kernel_Task_Sleep>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     28c:	15 e8       	ldi	r17, 0x85	; 133
  
  
  while(1){
    
    //Red LED on
    if(Peripherals_Vin_Get() > 2800){
     28e:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Peripherals_Vin_Get>
     292:	81 5f       	subi	r24, 0xF1	; 241
     294:	9a 40       	sbci	r25, 0x0A	; 10
     296:	18 f0       	brcs	.+6      	; 0x29e <Task_RGB_LED+0x1e>
      RGB_Set_State(0,1,0);
     298:	80 e0       	ldi	r24, 0x00	; 0
     29a:	61 e0       	ldi	r22, 0x01	; 1
     29c:	02 c0       	rjmp	.+4      	; 0x2a2 <Task_RGB_LED+0x22>
    }
    else{
      RGB_Set_State(1,0,0);
     29e:	81 e0       	ldi	r24, 0x01	; 1
     2a0:	60 e0       	ldi	r22, 0x00	; 0
     2a2:	40 e0       	ldi	r20, 0x00	; 0
     2a4:	0e 94 0f 07 	call	0xe1e	; 0xe1e <RGB_Set_State>
     2a8:	81 2f       	mov	r24, r17
     2aa:	8a 95       	dec	r24
     2ac:	f1 f7       	brne	.-4      	; 0x2aa <Task_RGB_LED+0x2a>
    
    //Blocking delay
    _delay_us(100);

    //Red LED off
    RGB_Set_State(0,0,0);
     2ae:	80 e0       	ldi	r24, 0x00	; 0
     2b0:	60 e0       	ldi	r22, 0x00	; 0
     2b2:	40 e0       	ldi	r20, 0x00	; 0
     2b4:	0e 94 0f 07 	call	0xe1e	; 0xe1e <RGB_Set_State>

    //Delay 5000 ms
    Kernel_Task_Sleep(RGB_LED_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     2b8:	8e e1       	ldi	r24, 0x1E	; 30
     2ba:	90 e0       	ldi	r25, 0x00	; 0
     2bc:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <Kernel_Task_Sleep>
     2c0:	e6 cf       	rjmp	.-52     	; 0x28e <Task_RGB_LED+0xe>

000002c2 <nRF24L01P_Struct_Init>:

nrf24l01p_t nRF24L01P_type;
nrf24l01p_t *nRF24L01P;

void nRF24L01P_Struct_Init(void){
  nRF24L01P=&nRF24L01P_type;
     2c2:	89 eb       	ldi	r24, 0xB9	; 185
     2c4:	96 e0       	ldi	r25, 0x06	; 6
     2c6:	90 93 cd 06 	sts	0x06CD, r25
     2ca:	80 93 cc 06 	sts	0x06CC, r24
  nRF24L01P->Mode=0x04;
     2ce:	84 e0       	ldi	r24, 0x04	; 4
     2d0:	80 93 b9 06 	sts	0x06B9, r24
  nRF24L01P->TempBuf[0]=0x00;
     2d4:	10 92 ba 06 	sts	0x06BA, r1
  nRF24L01P->TempBuf[1]=0x00;
     2d8:	10 92 bb 06 	sts	0x06BB, r1
  nRF24L01P->Address.Own=0x00;
     2dc:	10 92 bc 06 	sts	0x06BC, r1
  nRF24L01P->Address.Dest=0x01;
     2e0:	21 e0       	ldi	r18, 0x01	; 1
     2e2:	20 93 bd 06 	sts	0x06BD, r18
  nRF24L01P->Config.RxTimeout=10;
     2e6:	8a e0       	ldi	r24, 0x0A	; 10
     2e8:	90 e0       	ldi	r25, 0x00	; 0
     2ea:	90 93 bf 06 	sts	0x06BF, r25
     2ee:	80 93 be 06 	sts	0x06BE, r24
  nRF24L01P->Config.RxTicks=0;
     2f2:	10 92 c1 06 	sts	0x06C1, r1
     2f6:	10 92 c0 06 	sts	0x06C0, r1
  nRF24L01P->Config.MaxDataLength=0;
     2fa:	10 92 c2 06 	sts	0x06C2, r1
  nRF24L01P->Config.MaxRetry=0;
     2fe:	10 92 c4 06 	sts	0x06C4, r1
     302:	10 92 c3 06 	sts	0x06C3, r1
  nRF24L01P->Config.RetryOccured=0;
     306:	10 92 c6 06 	sts	0x06C6, r1
     30a:	10 92 c5 06 	sts	0x06C5, r1
  nRF24L01P->Packet.PID=0;
     30e:	10 92 c7 06 	sts	0x06C7, r1
  nRF24L01P->Packet.ACKReq=1;
     312:	20 93 c8 06 	sts	0x06C8, r18
  nRF24L01P->ErrorTicks=0;
     316:	10 92 ca 06 	sts	0x06CA, r1
     31a:	10 92 c9 06 	sts	0x06C9, r1
  nRF24L01P->Error=0;
     31e:	10 92 cb 06 	sts	0x06CB, r1
}
     322:	08 95       	ret

00000324 <nRF24L01P_CSN_High>:

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     324:	2a 9a       	sbi	0x05, 2	; 5
}
     326:	08 95       	ret

00000328 <nRF24L01P_CSN_Low>:

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     328:	2a 98       	cbi	0x05, 2	; 5
}
     32a:	08 95       	ret

0000032c <nRF24L01P_CE_High>:

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     32c:	29 9a       	sbi	0x05, 1	; 5
}
     32e:	08 95       	ret

00000330 <nRF24L01P_CE_Low>:

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     330:	29 98       	cbi	0x05, 1	; 5
}
     332:	08 95       	ret

00000334 <nRF24L01P_Enable_GPIO>:

void nRF24L01P_Enable_GPIO(void){
  DDRB |= (1<<5)|(1<<3)|(1<<2);
     334:	84 b1       	in	r24, 0x04	; 4
     336:	8c 62       	ori	r24, 0x2C	; 44
     338:	84 b9       	out	0x04, r24	; 4
  DDRB &=~(1<<4);
     33a:	24 98       	cbi	0x04, 4	; 4
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     33c:	22 9a       	sbi	0x04, 2	; 4
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
     33e:	21 9a       	sbi	0x04, 1	; 4
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     340:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     342:	29 98       	cbi	0x05, 1	; 5
  DDRB &=~(1<<4);
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
  nRF24L01P_CSN_High();
  nRF24L01P_CE_Low()  ;
}
     344:	08 95       	ret

00000346 <nRF24L01P_Disable_GPIO>:

void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
     346:	24 9a       	sbi	0x04, 4	; 4
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
     348:	85 b1       	in	r24, 0x05	; 5
     34a:	83 7c       	andi	r24, 0xC3	; 195
     34c:	85 b9       	out	0x05, r24	; 5
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     34e:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     350:	29 98       	cbi	0x05, 1	; 5
void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}
     352:	08 95       	ret

00000354 <nRF24L01P_Enable_SPI>:

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     354:	80 e5       	ldi	r24, 0x50	; 80
     356:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     358:	81 e0       	ldi	r24, 0x01	; 1
     35a:	8d bd       	out	0x2d, r24	; 45
}
     35c:	08 95       	ret

0000035e <nRF24L01P_Disable_SPI>:

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     35e:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     360:	1d bc       	out	0x2d, r1	; 45
}
     362:	08 95       	ret

00000364 <nRF24L01P_Enable>:

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
     364:	0e 94 9a 01 	call	0x334	; 0x334 <nRF24L01P_Enable_GPIO>
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     368:	80 e5       	ldi	r24, 0x50	; 80
     36a:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     36c:	81 e0       	ldi	r24, 0x01	; 1
     36e:	8d bd       	out	0x2d, r24	; 45
}

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
  nRF24L01P_Enable_SPI();
}
     370:	08 95       	ret

00000372 <nRF24L01P_Disable>:
  SPCR=(1<<SPE)|(1<<MSTR);                     
  SPSR=(1<<SPI2X);                             
}

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     372:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     374:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P_Enable_SPI();
}

void nRF24L01P_Disable(void){
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
     376:	0e 94 a3 01 	call	0x346	; 0x346 <nRF24L01P_Disable_GPIO>
}
     37a:	08 95       	ret

0000037c <nRF24L01P_Error_Clear>:

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     37c:	e0 91 cc 06 	lds	r30, 0x06CC
     380:	f0 91 cd 06 	lds	r31, 0x06CD
     384:	11 8a       	std	Z+17, r1	; 0x11
     386:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     388:	12 8a       	std	Z+18, r1	; 0x12
}
     38a:	08 95       	ret

0000038c <nRF24L01P_Get_Error>:

uint8_t nRF24L01P_Get_Error(void){
     38c:	e0 91 cc 06 	lds	r30, 0x06CC
     390:	f0 91 cd 06 	lds	r31, 0x06CD
  return nRF24L01P->Error;
}
     394:	82 89       	ldd	r24, Z+18	; 0x12
     396:	08 95       	ret

00000398 <nRF24L01P_No_Error>:

uint8_t nRF24L01P_No_Error(void){
     398:	90 e0       	ldi	r25, 0x00	; 0
     39a:	e0 91 cc 06 	lds	r30, 0x06CC
     39e:	f0 91 cd 06 	lds	r31, 0x06CD
     3a2:	82 89       	ldd	r24, Z+18	; 0x12
     3a4:	88 23       	and	r24, r24
     3a6:	09 f4       	brne	.+2      	; 0x3aa <nRF24L01P_No_Error+0x12>
     3a8:	91 e0       	ldi	r25, 0x01	; 1
  if(nRF24L01P_Get_Error()==0){
    return 1;
  }else{
    return 0;
  }
}
     3aa:	89 2f       	mov	r24, r25
     3ac:	08 95       	ret

000003ae <nRF24L01P_Error_Timeout>:
     3ae:	81 e0       	ldi	r24, 0x01	; 1
     3b0:	8a 95       	dec	r24
     3b2:	f1 f7       	brne	.-4      	; 0x3b0 <nRF24L01P_Error_Timeout+0x2>

uint8_t nRF24L01P_Error_Timeout(void){
  _delay_us(1);
  nRF24L01P->ErrorTicks++;
     3b4:	e0 91 cc 06 	lds	r30, 0x06CC
     3b8:	f0 91 cd 06 	lds	r31, 0x06CD
     3bc:	80 89       	ldd	r24, Z+16	; 0x10
     3be:	91 89       	ldd	r25, Z+17	; 0x11
     3c0:	01 96       	adiw	r24, 0x01	; 1
     3c2:	91 8b       	std	Z+17, r25	; 0x11
     3c4:	80 8b       	std	Z+16, r24	; 0x10
  if(nRF24L01P->ErrorTicks>1000){
     3c6:	89 5e       	subi	r24, 0xE9	; 233
     3c8:	93 40       	sbci	r25, 0x03	; 3
     3ca:	20 f0       	brcs	.+8      	; 0x3d4 <nRF24L01P_Error_Timeout+0x26>
    nRF24L01P->ErrorTicks=0;
     3cc:	11 8a       	std	Z+17, r1	; 0x11
     3ce:	10 8a       	std	Z+16, r1	; 0x10
    nRF24L01P->Error=0x10;
     3d0:	80 e1       	ldi	r24, 0x10	; 16
     3d2:	82 8b       	std	Z+18, r24	; 0x12
  }
  return nRF24L01P->Error;
}
     3d4:	82 89       	ldd	r24, Z+18	; 0x12
     3d6:	08 95       	ret

000003d8 <nRF24L01P_SPI_Transfer>:

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     3d8:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     3da:	e0 91 cc 06 	lds	r30, 0x06CC
     3de:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3e2:	82 89       	ldd	r24, Z+18	; 0x12
     3e4:	88 23       	and	r24, r24
     3e6:	a9 f4       	brne	.+42     	; 0x412 <KER_TR+0x2a>
}

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
     3e8:	9e bd       	out	0x2e, r25	; 46
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     3ea:	11 8a       	std	Z+17, r1	; 0x11
     3ec:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     3ee:	12 8a       	std	Z+18, r1	; 0x12
     3f0:	04 c0       	rjmp	.+8      	; 0x3fa <KER_TR+0x12>
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
      if(nRF24L01P_Error_Timeout()){
     3f2:	0e 94 d7 01 	call	0x3ae	; 0x3ae <nRF24L01P_Error_Timeout>
     3f6:	88 23       	and	r24, r24
     3f8:	19 f4       	brne	.+6      	; 0x400 <KER_TR+0x18>
uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
     3fa:	0d b4       	in	r0, 0x2d	; 45
     3fc:	07 fe       	sbrs	r0, 7
     3fe:	f9 cf       	rjmp	.-14     	; 0x3f2 <KER_TR+0xa>
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     400:	e0 91 cc 06 	lds	r30, 0x06CC
     404:	f0 91 cd 06 	lds	r31, 0x06CD
     408:	82 89       	ldd	r24, Z+18	; 0x12
     40a:	88 23       	and	r24, r24
     40c:	11 f4       	brne	.+4      	; 0x412 <KER_TR+0x2a>
	    sts=0;
	    break;
	  }
    }
    if(nRF24L01P_No_Error()){
      sts=SPDR;
     40e:	8e b5       	in	r24, 0x2e	; 46
     410:	08 95       	ret
     412:	80 e0       	ldi	r24, 0x00	; 0
    }
  }else{
    sts=0;
  }
  return sts;
}
     414:	08 95       	ret

00000416 <nRF24L01P_Calcuate_CRC>:

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     416:	36 2f       	mov	r19, r22
     418:	20 e0       	ldi	r18, 0x00	; 0
     41a:	28 27       	eor	r18, r24
     41c:	39 27       	eor	r19, r25
     41e:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
	  crc=(crc<<1)^0x1021;
     420:	61 e2       	ldi	r22, 0x21	; 33
     422:	70 e1       	ldi	r23, 0x10	; 16
     424:	c9 01       	movw	r24, r18
     426:	88 0f       	add	r24, r24
     428:	99 1f       	adc	r25, r25
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
     42a:	37 ff       	sbrs	r19, 7
     42c:	04 c0       	rjmp	.+8      	; 0x436 <nRF24L01P_Calcuate_CRC+0x20>
	  crc=(crc<<1)^0x1021;
     42e:	9c 01       	movw	r18, r24
     430:	26 27       	eor	r18, r22
     432:	37 27       	eor	r19, r23
     434:	01 c0       	rjmp	.+2      	; 0x438 <nRF24L01P_Calcuate_CRC+0x22>
	}
    else{
	  crc<<=1;
     436:	9c 01       	movw	r18, r24
  return sts;
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
     438:	4f 5f       	subi	r20, 0xFF	; 255
     43a:	48 30       	cpi	r20, 0x08	; 8
     43c:	99 f7       	brne	.-26     	; 0x424 <nRF24L01P_Calcuate_CRC+0xe>
    else{
	  crc<<=1;
	}
  }
  return crc;
}
     43e:	c9 01       	movw	r24, r18
     440:	08 95       	ret

00000442 <nRF24L01P_Calcuate_CRC_Block>:

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
     442:	0f 93       	push	r16
     444:	1f 93       	push	r17
     446:	cf 93       	push	r28
     448:	df 93       	push	r29
     44a:	06 2f       	mov	r16, r22
     44c:	ec 01       	movw	r28, r24
     44e:	20 e0       	ldi	r18, 0x00	; 0
     450:	30 e0       	ldi	r19, 0x00	; 0
     452:	10 e0       	ldi	r17, 0x00	; 0
     454:	06 c0       	rjmp	.+12     	; 0x462 <nRF24L01P_Calcuate_CRC_Block+0x20>
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
     456:	c9 01       	movw	r24, r18
     458:	69 91       	ld	r22, Y+
     45a:	0e 94 0b 02 	call	0x416	; 0x416 <nRF24L01P_Calcuate_CRC>
     45e:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
     460:	1f 5f       	subi	r17, 0xFF	; 255
     462:	10 17       	cp	r17, r16
     464:	c0 f3       	brcs	.-16     	; 0x456 <nRF24L01P_Calcuate_CRC_Block+0x14>
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
  }
  return crc;
}
     466:	c9 01       	movw	r24, r18
     468:	df 91       	pop	r29
     46a:	cf 91       	pop	r28
     46c:	1f 91       	pop	r17
     46e:	0f 91       	pop	r16
     470:	08 95       	ret

00000472 <nRF24L01P_ReadWrite_Register>:


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     472:	ff 92       	push	r15
     474:	0f 93       	push	r16
     476:	1f 93       	push	r17
     478:	cf 93       	push	r28
     47a:	df 93       	push	r29
     47c:	98 2f       	mov	r25, r24
     47e:	14 2f       	mov	r17, r20
     480:	05 2f       	mov	r16, r21
     482:	f2 2e       	mov	r15, r18
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     484:	e0 91 cc 06 	lds	r30, 0x06CC
     488:	f0 91 cd 06 	lds	r31, 0x06CD
     48c:	82 89       	ldd	r24, Z+18	; 0x12
     48e:	88 23       	and	r24, r24
     490:	29 f5       	brne	.+74     	; 0x4dc <nRF24L01P_ReadWrite_Register+0x6a>
void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     492:	2a 98       	cbi	0x05, 2	; 5


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
     494:	66 23       	and	r22, r22
     496:	89 f4       	brne	.+34     	; 0x4ba <nRF24L01P_ReadWrite_Register+0x48>
      reg|=0x20;
	    nRF24L01P_SPI_Transfer(reg);
     498:	89 2f       	mov	r24, r25
     49a:	80 62       	ori	r24, 0x20	; 32
     49c:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <nRF24L01P_SPI_Transfer>
     4a0:	81 2f       	mov	r24, r17
     4a2:	90 2f       	mov	r25, r16
     4a4:	9c 01       	movw	r18, r24
     4a6:	e9 01       	movw	r28, r18
     4a8:	10 e0       	ldi	r17, 0x00	; 0
     4aa:	04 c0       	rjmp	.+8      	; 0x4b4 <nRF24L01P_ReadWrite_Register+0x42>
	    for(uint8_t i=0;i<len;i++){
	      nRF24L01P_SPI_Transfer(data[i]);
     4ac:	89 91       	ld	r24, Y+
     4ae:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <nRF24L01P_SPI_Transfer>
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
      reg|=0x20;
	    nRF24L01P_SPI_Transfer(reg);
	    for(uint8_t i=0;i<len;i++){
     4b2:	1f 5f       	subi	r17, 0xFF	; 255
     4b4:	1f 15       	cp	r17, r15
     4b6:	d0 f3       	brcs	.-12     	; 0x4ac <nRF24L01P_ReadWrite_Register+0x3a>
     4b8:	10 c0       	rjmp	.+32     	; 0x4da <nRF24L01P_ReadWrite_Register+0x68>
	      nRF24L01P_SPI_Transfer(data[i]);
	    }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     4ba:	89 2f       	mov	r24, r25
     4bc:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <nRF24L01P_SPI_Transfer>
     4c0:	81 2f       	mov	r24, r17
     4c2:	90 2f       	mov	r25, r16
     4c4:	9c 01       	movw	r18, r24
     4c6:	e9 01       	movw	r28, r18
     4c8:	10 e0       	ldi	r17, 0x00	; 0
     4ca:	05 c0       	rjmp	.+10     	; 0x4d6 <nRF24L01P_ReadWrite_Register+0x64>
      for(uint8_t i=0;i<len;i++){
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
     4cc:	8f ef       	ldi	r24, 0xFF	; 255
     4ce:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <nRF24L01P_SPI_Transfer>
     4d2:	89 93       	st	Y+, r24
	    for(uint8_t i=0;i<len;i++){
	      nRF24L01P_SPI_Transfer(data[i]);
	    }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i=0;i<len;i++){
     4d4:	1f 5f       	subi	r17, 0xFF	; 255
     4d6:	1f 15       	cp	r17, r15
     4d8:	c8 f3       	brcs	.-14     	; 0x4cc <nRF24L01P_ReadWrite_Register+0x5a>
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     4da:	2a 9a       	sbi	0x05, 2	; 5
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_CSN_High();
  }
}
     4dc:	df 91       	pop	r29
     4de:	cf 91       	pop	r28
     4e0:	1f 91       	pop	r17
     4e2:	0f 91       	pop	r16
     4e4:	ff 90       	pop	r15
     4e6:	08 95       	ret

000004e8 <nRF24L01P_Flush_Transmit_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4e8:	e0 91 cc 06 	lds	r30, 0x06CC
     4ec:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4f0:	82 89       	ldd	r24, Z+18	; 0x12
     4f2:	88 23       	and	r24, r24
     4f4:	39 f4       	brne	.+14     	; 0x504 <nRF24L01P_Flush_Transmit_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Transmit_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE1,0,nRF24L01P->TempBuf,0);
     4f6:	31 96       	adiw	r30, 0x01	; 1
     4f8:	81 ee       	ldi	r24, 0xE1	; 225
     4fa:	60 e0       	ldi	r22, 0x00	; 0
     4fc:	af 01       	movw	r20, r30
     4fe:	20 e0       	ldi	r18, 0x00	; 0
     500:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
     504:	08 95       	ret

00000506 <nRF24L01P_Write_Data_To_Transmit_Buffer>:
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
     506:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     508:	e0 91 cc 06 	lds	r30, 0x06CC
     50c:	f0 91 cd 06 	lds	r31, 0x06CD
     510:	82 89       	ldd	r24, Z+18	; 0x12
     512:	88 23       	and	r24, r24
     514:	29 f4       	brne	.+10     	; 0x520 <nRF24L01P_Write_Data_To_Transmit_Buffer+0x1a>
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xA0,0,data,32);
     516:	80 ea       	ldi	r24, 0xA0	; 160
     518:	60 e0       	ldi	r22, 0x00	; 0
     51a:	20 e2       	ldi	r18, 0x20	; 32
     51c:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
     520:	08 95       	ret

00000522 <nRF24L01P_Transmit_Buffer_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     522:	e0 91 cc 06 	lds	r30, 0x06CC
     526:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     52a:	82 89       	ldd	r24, Z+18	; 0x12
     52c:	88 23       	and	r24, r24
     52e:	11 f0       	breq	.+4      	; 0x534 <nRF24L01P_Transmit_Buffer_Empty+0x12>
     530:	80 e0       	ldi	r24, 0x00	; 0
     532:	08 95       	ret
  }
}

uint8_t nRF24L01P_Transmit_Buffer_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     534:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     536:	31 96       	adiw	r30, 0x01	; 1
     538:	87 e1       	ldi	r24, 0x17	; 23
     53a:	61 e0       	ldi	r22, 0x01	; 1
     53c:	af 01       	movw	r20, r30
     53e:	21 e0       	ldi	r18, 0x01	; 1
     540:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
     544:	e0 91 cc 06 	lds	r30, 0x06CC
     548:	f0 91 cd 06 	lds	r31, 0x06CD
     54c:	81 81       	ldd	r24, Z+1	; 0x01
     54e:	90 e0       	ldi	r25, 0x00	; 0
     550:	64 e0       	ldi	r22, 0x04	; 4
     552:	96 95       	lsr	r25
     554:	87 95       	ror	r24
     556:	6a 95       	dec	r22
     558:	e1 f7       	brne	.-8      	; 0x552 <nRF24L01P_Transmit_Buffer_Empty+0x30>
     55a:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     55c:	08 95       	ret

0000055e <nRF24L01P_Wait_Till_Transmission_Completes>:

void nRF24L01P_Wait_Till_Transmission_Completes(void){
     55e:	1f 93       	push	r17
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     560:	e0 91 cc 06 	lds	r30, 0x06CC
     564:	f0 91 cd 06 	lds	r31, 0x06CD
     568:	82 89       	ldd	r24, Z+18	; 0x12
     56a:	88 23       	and	r24, r24
     56c:	29 f0       	breq	.+10     	; 0x578 <nRF24L01P_Wait_Till_Transmission_Completes+0x1a>
     56e:	09 c0       	rjmp	.+18     	; 0x582 <nRF24L01P_Wait_Till_Transmission_Completes+0x24>
     570:	81 2f       	mov	r24, r17
     572:	8a 95       	dec	r24
     574:	f1 f7       	brne	.-4      	; 0x572 <nRF24L01P_Wait_Till_Transmission_Completes+0x14>
     576:	01 c0       	rjmp	.+2      	; 0x57a <nRF24L01P_Wait_Till_Transmission_Completes+0x1c>
     578:	15 e8       	ldi	r17, 0x85	; 133
  }
}

void nRF24L01P_Wait_Till_Transmission_Completes(void){
  if(nRF24L01P_No_Error()){
    while(!nRF24L01P_Transmit_Buffer_Empty()){
     57a:	0e 94 91 02 	call	0x522	; 0x522 <nRF24L01P_Transmit_Buffer_Empty>
     57e:	88 23       	and	r24, r24
     580:	b9 f3       	breq	.-18     	; 0x570 <nRF24L01P_Wait_Till_Transmission_Completes+0x12>
      _delay_us(100);
    }
  }
}
     582:	1f 91       	pop	r17
     584:	08 95       	ret

00000586 <nRF24L01P_Flush_Receive_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     586:	e0 91 cc 06 	lds	r30, 0x06CC
     58a:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     58e:	82 89       	ldd	r24, Z+18	; 0x12
     590:	88 23       	and	r24, r24
     592:	39 f4       	brne	.+14     	; 0x5a2 <nRF24L01P_Flush_Receive_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Receive_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE2,0,nRF24L01P->TempBuf,0);
     594:	31 96       	adiw	r30, 0x01	; 1
     596:	82 ee       	ldi	r24, 0xE2	; 226
     598:	60 e0       	ldi	r22, 0x00	; 0
     59a:	af 01       	movw	r20, r30
     59c:	20 e0       	ldi	r18, 0x00	; 0
     59e:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
     5a2:	08 95       	ret

000005a4 <nRF24L01P_Read_Data_From_Receive_Buffer>:
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
     5a4:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5a6:	e0 91 cc 06 	lds	r30, 0x06CC
     5aa:	f0 91 cd 06 	lds	r31, 0x06CD
     5ae:	82 89       	ldd	r24, Z+18	; 0x12
     5b0:	88 23       	and	r24, r24
     5b2:	29 f4       	brne	.+10     	; 0x5be <nRF24L01P_Read_Data_From_Receive_Buffer+0x1a>
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x61,1,data,32);
     5b4:	81 e6       	ldi	r24, 0x61	; 97
     5b6:	61 e0       	ldi	r22, 0x01	; 1
     5b8:	20 e2       	ldi	r18, 0x20	; 32
     5ba:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
     5be:	08 95       	ret

000005c0 <nRF24L01P_Receive_Buffer_Not_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5c0:	e0 91 cc 06 	lds	r30, 0x06CC
     5c4:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5c8:	82 89       	ldd	r24, Z+18	; 0x12
     5ca:	88 23       	and	r24, r24
     5cc:	11 f0       	breq	.+4      	; 0x5d2 <nRF24L01P_Receive_Buffer_Not_Empty+0x12>
     5ce:	80 e0       	ldi	r24, 0x00	; 0
     5d0:	08 95       	ret
  }
}

uint8_t nRF24L01P_Receive_Buffer_Not_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     5d2:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     5d4:	31 96       	adiw	r30, 0x01	; 1
     5d6:	87 e1       	ldi	r24, 0x17	; 23
     5d8:	61 e0       	ldi	r22, 0x01	; 1
     5da:	af 01       	movw	r20, r30
     5dc:	21 e0       	ldi	r18, 0x01	; 1
     5de:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
     5e2:	e0 91 cc 06 	lds	r30, 0x06CC
     5e6:	f0 91 cd 06 	lds	r31, 0x06CD
     5ea:	81 81       	ldd	r24, Z+1	; 0x01
     5ec:	80 95       	com	r24
     5ee:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     5f0:	08 95       	ret

000005f2 <nRF24L01P_Get_Mode>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5f2:	e0 91 cc 06 	lds	r30, 0x06CC
     5f6:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5fa:	82 89       	ldd	r24, Z+18	; 0x12
     5fc:	88 23       	and	r24, r24
     5fe:	11 f0       	breq	.+4      	; 0x604 <nRF24L01P_Get_Mode+0x12>
     600:	80 e0       	ldi	r24, 0x00	; 0
     602:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Mode(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x00,1,nRF24L01P->TempBuf,1);
     604:	31 96       	adiw	r30, 0x01	; 1
     606:	80 e0       	ldi	r24, 0x00	; 0
     608:	61 e0       	ldi	r22, 0x01	; 1
     60a:	af 01       	movw	r20, r30
     60c:	21 e0       	ldi	r18, 0x01	; 1
     60e:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P->TempBuf[0] & (1<<1)){
     612:	e0 91 cc 06 	lds	r30, 0x06CC
     616:	f0 91 cd 06 	lds	r31, 0x06CD
     61a:	81 81       	ldd	r24, Z+1	; 0x01
     61c:	81 ff       	sbrs	r24, 1
     61e:	07 c0       	rjmp	.+14     	; 0x62e <nRF24L01P_Get_Mode+0x3c>
      if(nRF24L01P->TempBuf[0] & (1<<0)){
     620:	80 ff       	sbrs	r24, 0
     622:	02 c0       	rjmp	.+4      	; 0x628 <nRF24L01P_Get_Mode+0x36>
	    nRF24L01P->Mode=0x01;
     624:	81 e0       	ldi	r24, 0x01	; 1
     626:	01 c0       	rjmp	.+2      	; 0x62a <nRF24L01P_Get_Mode+0x38>
	    return 1; //rx mode
	  }else{
	    nRF24L01P->Mode=0x02;
     628:	82 e0       	ldi	r24, 0x02	; 2
     62a:	80 83       	st	Z, r24
     62c:	08 95       	ret
	    return 2; //tx mode
	  }
    }else{
      nRF24L01P->Mode=0x00;
     62e:	10 82       	st	Z, r1
     630:	80 e0       	ldi	r24, 0x00	; 0
      return 0; //pwr down
    }
  }else{
    return 0;
  }
}
     632:	08 95       	ret

00000634 <nRF24L01P_Set_Mode_Sleep>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     634:	e0 91 cc 06 	lds	r30, 0x06CC
     638:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     63c:	82 89       	ldd	r24, Z+18	; 0x12
     63e:	88 23       	and	r24, r24
     640:	61 f4       	brne	.+24     	; 0x65a <nRF24L01P_Set_Mode_Sleep+0x26>
  }
}
  
void nRF24L01P_Set_Mode_Sleep(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x00;
     642:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     644:	31 96       	adiw	r30, 0x01	; 1
     646:	60 e0       	ldi	r22, 0x00	; 0
     648:	af 01       	movw	r20, r30
     64a:	21 e0       	ldi	r18, 0x01	; 1
     64c:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->Mode=0x00;
     650:	e0 91 cc 06 	lds	r30, 0x06CC
     654:	f0 91 cd 06 	lds	r31, 0x06CD
     658:	10 82       	st	Z, r1
     65a:	08 95       	ret

0000065c <nRF24L01P_Set_Mode_Tx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     65c:	e0 91 cc 06 	lds	r30, 0x06CC
     660:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     664:	82 89       	ldd	r24, Z+18	; 0x12
     666:	88 23       	and	r24, r24
     668:	91 f4       	brne	.+36     	; 0x68e <nRF24L01P_Set_Mode_Tx+0x32>
  }
}

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
     66a:	82 e7       	ldi	r24, 0x72	; 114
     66c:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     66e:	29 98       	cbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
    nRF24L01P_CE_Low();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     670:	31 96       	adiw	r30, 0x01	; 1
     672:	80 e0       	ldi	r24, 0x00	; 0
     674:	60 e0       	ldi	r22, 0x00	; 0
     676:	af 01       	movw	r20, r30
     678:	21 e0       	ldi	r18, 0x01	; 1
     67a:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
	  nRF24L01P_Flush_Transmit_Buffer();
     67e:	0e 94 74 02 	call	0x4e8	; 0x4e8 <nRF24L01P_Flush_Transmit_Buffer>
	  nRF24L01P->Mode=0x02;
     682:	e0 91 cc 06 	lds	r30, 0x06CC
     686:	f0 91 cd 06 	lds	r31, 0x06CD
     68a:	82 e0       	ldi	r24, 0x02	; 2
     68c:	80 83       	st	Z, r24
     68e:	08 95       	ret

00000690 <nRF24L01P_Set_Mode_Rx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     690:	e0 91 cc 06 	lds	r30, 0x06CC
     694:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     698:	82 89       	ldd	r24, Z+18	; 0x12
     69a:	88 23       	and	r24, r24
     69c:	81 f4       	brne	.+32     	; 0x6be <nRF24L01P_Set_Mode_Rx+0x2e>
  }
}

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
     69e:	83 e7       	ldi	r24, 0x73	; 115
     6a0:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     6a2:	29 9a       	sbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
    nRF24L01P_CE_High();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     6a4:	31 96       	adiw	r30, 0x01	; 1
     6a6:	80 e0       	ldi	r24, 0x00	; 0
     6a8:	60 e0       	ldi	r22, 0x00	; 0
     6aa:	af 01       	movw	r20, r30
     6ac:	21 e0       	ldi	r18, 0x01	; 1
     6ae:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
	  nRF24L01P->Mode=0x01;
     6b2:	e0 91 cc 06 	lds	r30, 0x06CC
     6b6:	f0 91 cd 06 	lds	r31, 0x06CD
     6ba:	81 e0       	ldi	r24, 0x01	; 1
     6bc:	80 83       	st	Z, r24
     6be:	08 95       	ret

000006c0 <nRF24L01P_ReadModifyWrite>:
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
     6c0:	ff 92       	push	r15
     6c2:	0f 93       	push	r16
     6c4:	1f 93       	push	r17
     6c6:	f8 2e       	mov	r15, r24
     6c8:	16 2f       	mov	r17, r22
     6ca:	04 2f       	mov	r16, r20
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     6cc:	e0 91 cc 06 	lds	r30, 0x06CC
     6d0:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6d4:	82 89       	ldd	r24, Z+18	; 0x12
     6d6:	88 23       	and	r24, r24
     6d8:	69 f5       	brne	.+90     	; 0x734 <nRF24L01P_ReadModifyWrite+0x74>
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(reg,1,nRF24L01P->TempBuf,1);
     6da:	31 96       	adiw	r30, 0x01	; 1
     6dc:	8f 2d       	mov	r24, r15
     6de:	61 e0       	ldi	r22, 0x01	; 1
     6e0:	af 01       	movw	r20, r30
     6e2:	21 e0       	ldi	r18, 0x01	; 1
     6e4:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
     6e8:	e0 91 cc 06 	lds	r30, 0x06CC
     6ec:	f0 91 cd 06 	lds	r31, 0x06CD
    if(bit_val){
     6f0:	00 23       	and	r16, r16
     6f2:	51 f0       	breq	.+20     	; 0x708 <nRF24L01P_ReadModifyWrite+0x48>
      nRF24L01P->TempBuf[0]|=(1<<bit_pos);
     6f4:	81 e0       	ldi	r24, 0x01	; 1
     6f6:	90 e0       	ldi	r25, 0x00	; 0
     6f8:	02 c0       	rjmp	.+4      	; 0x6fe <nRF24L01P_ReadModifyWrite+0x3e>
     6fa:	88 0f       	add	r24, r24
     6fc:	99 1f       	adc	r25, r25
     6fe:	1a 95       	dec	r17
     700:	e2 f7       	brpl	.-8      	; 0x6fa <nRF24L01P_ReadModifyWrite+0x3a>
     702:	21 81       	ldd	r18, Z+1	; 0x01
     704:	28 2b       	or	r18, r24
     706:	0a c0       	rjmp	.+20     	; 0x71c <nRF24L01P_ReadModifyWrite+0x5c>
    }else{
      nRF24L01P->TempBuf[0]&=~(1<<bit_pos);
     708:	81 e0       	ldi	r24, 0x01	; 1
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	02 c0       	rjmp	.+4      	; 0x712 <nRF24L01P_ReadModifyWrite+0x52>
     70e:	88 0f       	add	r24, r24
     710:	99 1f       	adc	r25, r25
     712:	1a 95       	dec	r17
     714:	e2 f7       	brpl	.-8      	; 0x70e <nRF24L01P_ReadModifyWrite+0x4e>
     716:	80 95       	com	r24
     718:	21 81       	ldd	r18, Z+1	; 0x01
     71a:	28 23       	and	r18, r24
     71c:	21 83       	std	Z+1, r18	; 0x01
    }
    nRF24L01P_ReadWrite_Register(reg,0,nRF24L01P->TempBuf,1);
     71e:	40 91 cc 06 	lds	r20, 0x06CC
     722:	50 91 cd 06 	lds	r21, 0x06CD
     726:	4f 5f       	subi	r20, 0xFF	; 255
     728:	5f 4f       	sbci	r21, 0xFF	; 255
     72a:	8f 2d       	mov	r24, r15
     72c:	60 e0       	ldi	r22, 0x00	; 0
     72e:	21 e0       	ldi	r18, 0x01	; 1
     730:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  }
}
     734:	1f 91       	pop	r17
     736:	0f 91       	pop	r16
     738:	ff 90       	pop	r15
     73a:	08 95       	ret

0000073c <nRF24L01P_Get_Channel>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     73c:	e0 91 cc 06 	lds	r30, 0x06CC
     740:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     744:	82 89       	ldd	r24, Z+18	; 0x12
     746:	88 23       	and	r24, r24
     748:	11 f0       	breq	.+4      	; 0x74e <nRF24L01P_Get_Channel+0x12>
     74a:	80 e0       	ldi	r24, 0x00	; 0
     74c:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Channel(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x05,1,nRF24L01P->TempBuf,1);
     74e:	31 96       	adiw	r30, 0x01	; 1
     750:	85 e0       	ldi	r24, 0x05	; 5
     752:	61 e0       	ldi	r22, 0x01	; 1
     754:	af 01       	movw	r20, r30
     756:	21 e0       	ldi	r18, 0x01	; 1
     758:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
    return nRF24L01P->TempBuf[0];
     75c:	e0 91 cc 06 	lds	r30, 0x06CC
     760:	f0 91 cd 06 	lds	r31, 0x06CD
     764:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}
     766:	08 95       	ret

00000768 <nRF24L01P_Set_Channel>:

void nRF24L01P_Set_Channel(uint8_t channel){
     768:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     76a:	e0 91 cc 06 	lds	r30, 0x06CC
     76e:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     772:	82 89       	ldd	r24, Z+18	; 0x12
     774:	88 23       	and	r24, r24
     776:	61 f4       	brne	.+24     	; 0x790 <nRF24L01P_Set_Channel+0x28>
void nRF24L01P_Set_Channel(uint8_t channel){
  if(nRF24L01P_No_Error()){
    if(channel>125){
      channel=125;
    }
    nRF24L01P->TempBuf[0]=channel;
     778:	89 2f       	mov	r24, r25
     77a:	9e 37       	cpi	r25, 0x7E	; 126
     77c:	08 f0       	brcs	.+2      	; 0x780 <nRF24L01P_Set_Channel+0x18>
     77e:	8d e7       	ldi	r24, 0x7D	; 125
     780:	81 83       	std	Z+1, r24	; 0x01
    nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     782:	31 96       	adiw	r30, 0x01	; 1
     784:	85 e0       	ldi	r24, 0x05	; 5
     786:	60 e0       	ldi	r22, 0x00	; 0
     788:	af 01       	movw	r20, r30
     78a:	21 e0       	ldi	r18, 0x01	; 1
     78c:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
     790:	08 95       	ret

00000792 <nRF24L01P_Get_Speed>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     792:	e0 91 cc 06 	lds	r30, 0x06CC
     796:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     79a:	82 89       	ldd	r24, Z+18	; 0x12
     79c:	88 23       	and	r24, r24
     79e:	11 f0       	breq	.+4      	; 0x7a4 <nRF24L01P_Get_Speed+0x12>
     7a0:	80 e0       	ldi	r24, 0x00	; 0
     7a2:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     7a4:	31 96       	adiw	r30, 0x01	; 1
     7a6:	86 e0       	ldi	r24, 0x06	; 6
     7a8:	61 e0       	ldi	r22, 0x01	; 1
     7aa:	af 01       	movw	r20, r30
     7ac:	21 e0       	ldi	r18, 0x01	; 1
     7ae:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     7b2:	e0 91 cc 06 	lds	r30, 0x06CC
     7b6:	f0 91 cd 06 	lds	r31, 0x06CD
     7ba:	91 81       	ldd	r25, Z+1	; 0x01
     7bc:	96 95       	lsr	r25
     7be:	96 95       	lsr	r25
     7c0:	96 95       	lsr	r25
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
     7c2:	89 2f       	mov	r24, r25
     7c4:	86 95       	lsr	r24
     7c6:	82 70       	andi	r24, 0x02	; 2
     7c8:	81 83       	std	Z+1, r24	; 0x01
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     7ca:	91 70       	andi	r25, 0x01	; 1
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
    nRF24L01P->TempBuf[1]|=nRF24L01P->TempBuf[0];
     7cc:	89 2b       	or	r24, r25
     7ce:	82 83       	std	Z+2, r24	; 0x02
    if      (nRF24L01P->TempBuf[1]==0x02){
     7d0:	82 30       	cpi	r24, 0x02	; 2
     7d2:	11 f4       	brne	.+4      	; 0x7d8 <nRF24L01P_Get_Speed+0x46>
      nRF24L01P->TempBuf[0]=0;
     7d4:	11 82       	std	Z+1, r1	; 0x01
     7d6:	06 c0       	rjmp	.+12     	; 0x7e4 <nRF24L01P_Get_Speed+0x52>
    }else if(nRF24L01P->TempBuf[1]==0x01){
     7d8:	81 30       	cpi	r24, 0x01	; 1
     7da:	19 f0       	breq	.+6      	; 0x7e2 <nRF24L01P_Get_Speed+0x50>
      nRF24L01P->TempBuf[0]=1;
    }else if(nRF24L01P->TempBuf[1]==0x00){
     7dc:	88 23       	and	r24, r24
     7de:	11 f4       	brne	.+4      	; 0x7e4 <nRF24L01P_Get_Speed+0x52>
      nRF24L01P->TempBuf[0]=2;
     7e0:	82 e0       	ldi	r24, 0x02	; 2
     7e2:	81 83       	std	Z+1, r24	; 0x01
    }
    return nRF24L01P->TempBuf[0];
     7e4:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}  
     7e6:	08 95       	ret

000007e8 <nRF24L01P_Set_Speed>:

void nRF24L01P_Set_Speed(uint8_t index){
     7e8:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     7ea:	e0 91 cc 06 	lds	r30, 0x06CC
     7ee:	f0 91 cd 06 	lds	r31, 0x06CD
     7f2:	82 89       	ldd	r24, Z+18	; 0x12
     7f4:	88 23       	and	r24, r24
     7f6:	41 f5       	brne	.+80     	; 0x848 <nRF24L01P_Set_Speed+0x60>
  }
}  

void nRF24L01P_Set_Speed(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){       //250kbps
     7f8:	99 23       	and	r25, r25
     7fa:	21 f4       	brne	.+8      	; 0x804 <nRF24L01P_Set_Speed+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,5,1);
     7fc:	86 e0       	ldi	r24, 0x06	; 6
     7fe:	65 e0       	ldi	r22, 0x05	; 5
     800:	41 e0       	ldi	r20, 0x01	; 1
     802:	05 c0       	rjmp	.+10     	; 0x80e <nRF24L01P_Set_Speed+0x26>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
    }
    else if(index==1){  //1Mbps
     804:	91 30       	cpi	r25, 0x01	; 1
     806:	49 f4       	brne	.+18     	; 0x81a <nRF24L01P_Set_Speed+0x32>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     808:	86 e0       	ldi	r24, 0x06	; 6
     80a:	65 e0       	ldi	r22, 0x05	; 5
     80c:	40 e0       	ldi	r20, 0x00	; 0
     80e:	0e 94 60 03 	call	0x6c0	; 0x6c0 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
     812:	86 e0       	ldi	r24, 0x06	; 6
     814:	63 e0       	ldi	r22, 0x03	; 3
     816:	40 e0       	ldi	r20, 0x00	; 0
     818:	0a c0       	rjmp	.+20     	; 0x82e <nRF24L01P_Set_Speed+0x46>
    }
    else if(index==2){  //2Mbps
     81a:	92 30       	cpi	r25, 0x02	; 2
     81c:	59 f4       	brne	.+22     	; 0x834 <nRF24L01P_Set_Speed+0x4c>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     81e:	86 e0       	ldi	r24, 0x06	; 6
     820:	65 e0       	ldi	r22, 0x05	; 5
     822:	40 e0       	ldi	r20, 0x00	; 0
     824:	0e 94 60 03 	call	0x6c0	; 0x6c0 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     828:	86 e0       	ldi	r24, 0x06	; 6
     82a:	63 e0       	ldi	r22, 0x03	; 3
     82c:	41 e0       	ldi	r20, 0x01	; 1
     82e:	0e 94 60 03 	call	0x6c0	; 0x6c0 <nRF24L01P_ReadModifyWrite>
     832:	08 95       	ret
    }else{              //2Mbps
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     834:	86 e0       	ldi	r24, 0x06	; 6
     836:	65 e0       	ldi	r22, 0x05	; 5
     838:	40 e0       	ldi	r20, 0x00	; 0
     83a:	0e 94 60 03 	call	0x6c0	; 0x6c0 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     83e:	86 e0       	ldi	r24, 0x06	; 6
     840:	63 e0       	ldi	r22, 0x03	; 3
     842:	41 e0       	ldi	r20, 0x01	; 1
     844:	0e 94 60 03 	call	0x6c0	; 0x6c0 <nRF24L01P_ReadModifyWrite>
     848:	08 95       	ret

0000084a <nRF24L01P_Get_Tx_Power>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     84a:	e0 91 cc 06 	lds	r30, 0x06CC
     84e:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     852:	82 89       	ldd	r24, Z+18	; 0x12
     854:	88 23       	and	r24, r24
     856:	11 f0       	breq	.+4      	; 0x85c <nRF24L01P_Get_Tx_Power+0x12>
     858:	80 e0       	ldi	r24, 0x00	; 0
     85a:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Tx_Power(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     85c:	31 96       	adiw	r30, 0x01	; 1
     85e:	86 e0       	ldi	r24, 0x06	; 6
     860:	61 e0       	ldi	r22, 0x01	; 1
     862:	af 01       	movw	r20, r30
     864:	21 e0       	ldi	r18, 0x01	; 1
     866:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[0]>>=1;
     86a:	e0 91 cc 06 	lds	r30, 0x06CC
     86e:	f0 91 cd 06 	lds	r31, 0x06CD
    nRF24L01P->TempBuf[0]&=0x03;
     872:	81 81       	ldd	r24, Z+1	; 0x01
     874:	86 95       	lsr	r24
     876:	83 70       	andi	r24, 0x03	; 3
     878:	81 83       	std	Z+1, r24	; 0x01
    return nRF24L01P->TempBuf[0];
  }else{
    return 0;
  }
}  
     87a:	08 95       	ret

0000087c <nRF24L01P_Set_Tx_Power>:

void nRF24L01P_Set_Tx_Power(uint8_t index){
     87c:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     87e:	e0 91 cc 06 	lds	r30, 0x06CC
     882:	f0 91 cd 06 	lds	r31, 0x06CD
     886:	82 89       	ldd	r24, Z+18	; 0x12
     888:	88 23       	and	r24, r24
     88a:	71 f5       	brne	.+92     	; 0x8e8 <nRF24L01P_Set_Tx_Power+0x6c>
  }
}  

void nRF24L01P_Set_Tx_Power(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){
     88c:	99 23       	and	r25, r25
     88e:	21 f4       	brne	.+8      	; 0x898 <nRF24L01P_Set_Tx_Power+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     890:	86 e0       	ldi	r24, 0x06	; 6
     892:	62 e0       	ldi	r22, 0x02	; 2
     894:	40 e0       	ldi	r20, 0x00	; 0
     896:	0b c0       	rjmp	.+22     	; 0x8ae <nRF24L01P_Set_Tx_Power+0x32>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
    }
    else if(index==1){
     898:	91 30       	cpi	r25, 0x01	; 1
     89a:	21 f4       	brne	.+8      	; 0x8a4 <nRF24L01P_Set_Tx_Power+0x28>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     89c:	86 e0       	ldi	r24, 0x06	; 6
     89e:	62 e0       	ldi	r22, 0x02	; 2
     8a0:	40 e0       	ldi	r20, 0x00	; 0
     8a2:	10 c0       	rjmp	.+32     	; 0x8c4 <nRF24L01P_Set_Tx_Power+0x48>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
    }
    else if(index==2){
     8a4:	92 30       	cpi	r25, 0x02	; 2
     8a6:	49 f4       	brne	.+18     	; 0x8ba <nRF24L01P_Set_Tx_Power+0x3e>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     8a8:	86 e0       	ldi	r24, 0x06	; 6
     8aa:	62 e0       	ldi	r22, 0x02	; 2
     8ac:	41 e0       	ldi	r20, 0x01	; 1
     8ae:	0e 94 60 03 	call	0x6c0	; 0x6c0 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
     8b2:	86 e0       	ldi	r24, 0x06	; 6
     8b4:	61 e0       	ldi	r22, 0x01	; 1
     8b6:	40 e0       	ldi	r20, 0x00	; 0
     8b8:	0a c0       	rjmp	.+20     	; 0x8ce <nRF24L01P_Set_Tx_Power+0x52>
    }
    else if(index==3){
     8ba:	93 30       	cpi	r25, 0x03	; 3
     8bc:	59 f4       	brne	.+22     	; 0x8d4 <nRF24L01P_Set_Tx_Power+0x58>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     8be:	86 e0       	ldi	r24, 0x06	; 6
     8c0:	62 e0       	ldi	r22, 0x02	; 2
     8c2:	41 e0       	ldi	r20, 0x01	; 1
     8c4:	0e 94 60 03 	call	0x6c0	; 0x6c0 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     8c8:	86 e0       	ldi	r24, 0x06	; 6
     8ca:	61 e0       	ldi	r22, 0x01	; 1
     8cc:	41 e0       	ldi	r20, 0x01	; 1
     8ce:	0e 94 60 03 	call	0x6c0	; 0x6c0 <nRF24L01P_ReadModifyWrite>
     8d2:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     8d4:	86 e0       	ldi	r24, 0x06	; 6
     8d6:	62 e0       	ldi	r22, 0x02	; 2
     8d8:	41 e0       	ldi	r20, 0x01	; 1
     8da:	0e 94 60 03 	call	0x6c0	; 0x6c0 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     8de:	86 e0       	ldi	r24, 0x06	; 6
     8e0:	61 e0       	ldi	r22, 0x01	; 1
     8e2:	41 e0       	ldi	r20, 0x01	; 1
     8e4:	0e 94 60 03 	call	0x6c0	; 0x6c0 <nRF24L01P_ReadModifyWrite>
     8e8:	08 95       	ret

000008ea <nRF24L01P_Set_Own_Address>:
    }
  }
}

void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
     8ea:	e0 91 cc 06 	lds	r30, 0x06CC
     8ee:	f0 91 cd 06 	lds	r31, 0x06CD
     8f2:	83 83       	std	Z+3, r24	; 0x03
}
     8f4:	08 95       	ret

000008f6 <nRF24L01P_Set_Destination_Address>:

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     8f6:	e0 91 cc 06 	lds	r30, 0x06CC
     8fa:	f0 91 cd 06 	lds	r31, 0x06CD
     8fe:	84 83       	std	Z+4, r24	; 0x04
}
     900:	08 95       	ret

00000902 <nRF24L01P_Set_Receive_Timeout>:

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     902:	e0 91 cc 06 	lds	r30, 0x06CC
     906:	f0 91 cd 06 	lds	r31, 0x06CD
     90a:	96 83       	std	Z+6, r25	; 0x06
     90c:	85 83       	std	Z+5, r24	; 0x05
}
     90e:	08 95       	ret

00000910 <nRF24L01P_Set_MaxRetransmission>:

void nRF24L01P_Set_MaxRetransmission(uint16_t val){
  nRF24L01P->Config.MaxRetry=val;
     910:	e0 91 cc 06 	lds	r30, 0x06CC
     914:	f0 91 cd 06 	lds	r31, 0x06CD
     918:	93 87       	std	Z+11, r25	; 0x0b
     91a:	82 87       	std	Z+10, r24	; 0x0a
}
     91c:	08 95       	ret

0000091e <nRF24L01P_Deep_Sleep>:

void nRF24L01P_Deep_Sleep(void){
  if(nRF24L01P->Mode != 0x00){
     91e:	e0 91 cc 06 	lds	r30, 0x06CC
     922:	f0 91 cd 06 	lds	r31, 0x06CD
     926:	80 81       	ld	r24, Z
     928:	88 23       	and	r24, r24
     92a:	21 f0       	breq	.+8      	; 0x934 <nRF24L01P_Deep_Sleep+0x16>
    nRF24L01P_Set_Mode_Sleep();
     92c:	0e 94 1a 03 	call	0x634	; 0x634 <nRF24L01P_Set_Mode_Sleep>
    nRF24L01P_Disable();
     930:	0e 94 b9 01 	call	0x372	; 0x372 <nRF24L01P_Disable>
     934:	08 95       	ret

00000936 <nRF24L01P_WakeUp>:
  }
}


void nRF24L01P_WakeUp(void){
  if(nRF24L01P->Mode == 0x00){ 
     936:	e0 91 cc 06 	lds	r30, 0x06CC
     93a:	f0 91 cd 06 	lds	r31, 0x06CD
     93e:	80 81       	ld	r24, Z
     940:	88 23       	and	r24, r24
     942:	21 f4       	brne	.+8      	; 0x94c <nRF24L01P_WakeUp+0x16>
    nRF24L01P_Enable();
     944:	0e 94 b2 01 	call	0x364	; 0x364 <nRF24L01P_Enable>
    nRF24L01P_Set_Mode_Rx();
     948:	0e 94 48 03 	call	0x690	; 0x690 <nRF24L01P_Set_Mode_Rx>
     94c:	08 95       	ret

0000094e <nRF24L01P_Init>:
  }
}

void nRF24L01P_Init(void){
     94e:	0f 93       	push	r16
     950:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     952:	0e 94 61 01 	call	0x2c2	; 0x2c2 <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     956:	0e 94 b2 01 	call	0x364	; 0x364 <nRF24L01P_Enable>
  //Default config: Channel 2, 250kbps, 0dBm, 32byte max data
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     95a:	e0 91 cc 06 	lds	r30, 0x06CC
     95e:	f0 91 cd 06 	lds	r31, 0x06CD
     962:	11 82       	std	Z+1, r1	; 0x01
     964:	31 96       	adiw	r30, 0x01	; 1
     966:	80 e0       	ldi	r24, 0x00	; 0
     968:	60 e0       	ldi	r22, 0x00	; 0
     96a:	af 01       	movw	r20, r30
     96c:	21 e0       	ldi	r18, 0x01	; 1
     96e:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x01,0,nRF24L01P->TempBuf,1);
     972:	e0 91 cc 06 	lds	r30, 0x06CC
     976:	f0 91 cd 06 	lds	r31, 0x06CD
     97a:	11 82       	std	Z+1, r1	; 0x01
     97c:	31 96       	adiw	r30, 0x01	; 1
     97e:	81 e0       	ldi	r24, 0x01	; 1
     980:	60 e0       	ldi	r22, 0x00	; 0
     982:	af 01       	movw	r20, r30
     984:	21 e0       	ldi	r18, 0x01	; 1
     986:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x03;  nRF24L01P_ReadWrite_Register(0x02,0,nRF24L01P->TempBuf,1);
     98a:	e0 91 cc 06 	lds	r30, 0x06CC
     98e:	f0 91 cd 06 	lds	r31, 0x06CD
     992:	83 e0       	ldi	r24, 0x03	; 3
     994:	81 83       	std	Z+1, r24	; 0x01
     996:	31 96       	adiw	r30, 0x01	; 1
     998:	82 e0       	ldi	r24, 0x02	; 2
     99a:	60 e0       	ldi	r22, 0x00	; 0
     99c:	af 01       	movw	r20, r30
     99e:	21 e0       	ldi	r18, 0x01	; 1
     9a0:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x01;  nRF24L01P_ReadWrite_Register(0x03,0,nRF24L01P->TempBuf,1);
     9a4:	e0 91 cc 06 	lds	r30, 0x06CC
     9a8:	f0 91 cd 06 	lds	r31, 0x06CD
     9ac:	81 e0       	ldi	r24, 0x01	; 1
     9ae:	81 83       	std	Z+1, r24	; 0x01
     9b0:	31 96       	adiw	r30, 0x01	; 1
     9b2:	83 e0       	ldi	r24, 0x03	; 3
     9b4:	60 e0       	ldi	r22, 0x00	; 0
     9b6:	af 01       	movw	r20, r30
     9b8:	21 e0       	ldi	r18, 0x01	; 1
     9ba:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x04,0,nRF24L01P->TempBuf,1);
     9be:	e0 91 cc 06 	lds	r30, 0x06CC
     9c2:	f0 91 cd 06 	lds	r31, 0x06CD
     9c6:	11 82       	std	Z+1, r1	; 0x01
     9c8:	31 96       	adiw	r30, 0x01	; 1
     9ca:	84 e0       	ldi	r24, 0x04	; 4
     9cc:	60 e0       	ldi	r22, 0x00	; 0
     9ce:	af 01       	movw	r20, r30
     9d0:	21 e0       	ldi	r18, 0x01	; 1
     9d2:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x02;  nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     9d6:	e0 91 cc 06 	lds	r30, 0x06CC
     9da:	f0 91 cd 06 	lds	r31, 0x06CD
     9de:	82 e0       	ldi	r24, 0x02	; 2
     9e0:	81 83       	std	Z+1, r24	; 0x01
     9e2:	31 96       	adiw	r30, 0x01	; 1
     9e4:	85 e0       	ldi	r24, 0x05	; 5
     9e6:	60 e0       	ldi	r22, 0x00	; 0
     9e8:	af 01       	movw	r20, r30
     9ea:	21 e0       	ldi	r18, 0x01	; 1
     9ec:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x26;  nRF24L01P_ReadWrite_Register(0x06,0,nRF24L01P->TempBuf,1); 
     9f0:	e0 91 cc 06 	lds	r30, 0x06CC
     9f4:	f0 91 cd 06 	lds	r31, 0x06CD
     9f8:	86 e2       	ldi	r24, 0x26	; 38
     9fa:	81 83       	std	Z+1, r24	; 0x01
     9fc:	31 96       	adiw	r30, 0x01	; 1
     9fe:	86 e0       	ldi	r24, 0x06	; 6
     a00:	60 e0       	ldi	r22, 0x00	; 0
     a02:	af 01       	movw	r20, r30
     a04:	21 e0       	ldi	r18, 0x01	; 1
     a06:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x70;  nRF24L01P_ReadWrite_Register(0x07,0,nRF24L01P->TempBuf,1);
     a0a:	e0 91 cc 06 	lds	r30, 0x06CC
     a0e:	f0 91 cd 06 	lds	r31, 0x06CD
     a12:	80 e7       	ldi	r24, 0x70	; 112
     a14:	81 83       	std	Z+1, r24	; 0x01
     a16:	31 96       	adiw	r30, 0x01	; 1
     a18:	87 e0       	ldi	r24, 0x07	; 7
     a1a:	60 e0       	ldi	r22, 0x00	; 0
     a1c:	af 01       	movw	r20, r30
     a1e:	21 e0       	ldi	r18, 0x01	; 1
     a20:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     a24:	e0 91 cc 06 	lds	r30, 0x06CC
     a28:	f0 91 cd 06 	lds	r31, 0x06CD
     a2c:	10 e2       	ldi	r17, 0x20	; 32
     a2e:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x11,0,nRF24L01P->TempBuf,1);
     a30:	31 96       	adiw	r30, 0x01	; 1
     a32:	81 e1       	ldi	r24, 0x11	; 17
     a34:	60 e0       	ldi	r22, 0x00	; 0
     a36:	af 01       	movw	r20, r30
     a38:	21 e0       	ldi	r18, 0x01	; 1
     a3a:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     a3e:	e0 91 cc 06 	lds	r30, 0x06CC
     a42:	f0 91 cd 06 	lds	r31, 0x06CD
     a46:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x12,0,nRF24L01P->TempBuf,1);
     a48:	31 96       	adiw	r30, 0x01	; 1
     a4a:	82 e1       	ldi	r24, 0x12	; 18
     a4c:	60 e0       	ldi	r22, 0x00	; 0
     a4e:	af 01       	movw	r20, r30
     a50:	21 e0       	ldi	r18, 0x01	; 1
     a52:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1C,0,nRF24L01P->TempBuf,1);
     a56:	e0 91 cc 06 	lds	r30, 0x06CC
     a5a:	f0 91 cd 06 	lds	r31, 0x06CD
     a5e:	11 82       	std	Z+1, r1	; 0x01
     a60:	31 96       	adiw	r30, 0x01	; 1
     a62:	8c e1       	ldi	r24, 0x1C	; 28
     a64:	60 e0       	ldi	r22, 0x00	; 0
     a66:	af 01       	movw	r20, r30
     a68:	21 e0       	ldi	r18, 0x01	; 1
     a6a:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1D,0,nRF24L01P->TempBuf,1);
     a6e:	e0 91 cc 06 	lds	r30, 0x06CC
     a72:	f0 91 cd 06 	lds	r31, 0x06CD
     a76:	11 82       	std	Z+1, r1	; 0x01
     a78:	31 96       	adiw	r30, 0x01	; 1
     a7a:	8d e1       	ldi	r24, 0x1D	; 29
     a7c:	60 e0       	ldi	r22, 0x00	; 0
     a7e:	af 01       	movw	r20, r30
     a80:	21 e0       	ldi	r18, 0x01	; 1
     a82:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x10,0,(uint8_t*)"ACK00",5);
     a86:	00 e0       	ldi	r16, 0x00	; 0
     a88:	11 e0       	ldi	r17, 0x01	; 1
     a8a:	80 e1       	ldi	r24, 0x10	; 16
     a8c:	60 e0       	ldi	r22, 0x00	; 0
     a8e:	a8 01       	movw	r20, r16
     a90:	25 e0       	ldi	r18, 0x05	; 5
     a92:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0A,0,(uint8_t*)"ACK00",5);
     a96:	8a e0       	ldi	r24, 0x0A	; 10
     a98:	60 e0       	ldi	r22, 0x00	; 0
     a9a:	a8 01       	movw	r20, r16
     a9c:	25 e0       	ldi	r18, 0x05	; 5
     a9e:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0B,0,(uint8_t*)"PIPE1",5);
     aa2:	8b e0       	ldi	r24, 0x0B	; 11
     aa4:	60 e0       	ldi	r22, 0x00	; 0
     aa6:	46 e0       	ldi	r20, 0x06	; 6
     aa8:	51 e0       	ldi	r21, 0x01	; 1
     aaa:	25 e0       	ldi	r18, 0x05	; 5
     aac:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
     ab0:	8c e0       	ldi	r24, 0x0C	; 12
     ab2:	60 e0       	ldi	r22, 0x00	; 0
     ab4:	4c e0       	ldi	r20, 0x0C	; 12
     ab6:	51 e0       	ldi	r21, 0x01	; 1
     ab8:	25 e0       	ldi	r18, 0x05	; 5
     aba:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
     abe:	8d e0       	ldi	r24, 0x0D	; 13
     ac0:	60 e0       	ldi	r22, 0x00	; 0
     ac2:	42 e1       	ldi	r20, 0x12	; 18
     ac4:	51 e0       	ldi	r21, 0x01	; 1
     ac6:	25 e0       	ldi	r18, 0x05	; 5
     ac8:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
     acc:	8e e0       	ldi	r24, 0x0E	; 14
     ace:	60 e0       	ldi	r22, 0x00	; 0
     ad0:	48 e1       	ldi	r20, 0x18	; 24
     ad2:	51 e0       	ldi	r21, 0x01	; 1
     ad4:	25 e0       	ldi	r18, 0x05	; 5
     ad6:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
     ada:	8f e0       	ldi	r24, 0x0F	; 15
     adc:	60 e0       	ldi	r22, 0x00	; 0
     ade:	4e e1       	ldi	r20, 0x1E	; 30
     ae0:	51 e0       	ldi	r21, 0x01	; 1
     ae2:	25 e0       	ldi	r18, 0x05	; 5
     ae4:	0e 94 39 02 	call	0x472	; 0x472 <nRF24L01P_ReadWrite_Register>
void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
}

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     ae8:	e0 91 cc 06 	lds	r30, 0x06CC
     aec:	f0 91 cd 06 	lds	r31, 0x06CD
     af0:	80 e2       	ldi	r24, 0x20	; 32
     af2:	90 e0       	ldi	r25, 0x00	; 0
     af4:	96 83       	std	Z+6, r25	; 0x06
     af6:	85 83       	std	Z+5, r24	; 0x05
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
  nRF24L01P_Set_Receive_Timeout(32);
  nRF24L01P_Deep_Sleep();
     af8:	0e 94 8f 04 	call	0x91e	; 0x91e <nRF24L01P_Deep_Sleep>
}
     afc:	1f 91       	pop	r17
     afe:	0f 91       	pop	r16
     b00:	08 95       	ret

00000b02 <nRF24L01P_Transmit_Basic>:

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	8c 01       	movw	r16, r24
     b0a:	f6 2e       	mov	r15, r22
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     b0c:	e0 91 cc 06 	lds	r30, 0x06CC
     b10:	f0 91 cd 06 	lds	r31, 0x06CD
     b14:	11 8a       	std	Z+17, r1	; 0x11
     b16:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     b18:	12 8a       	std	Z+18, r1	; 0x12
  nRF24L01P_Deep_Sleep();
}

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Set_Mode_Tx();
     b1a:	0e 94 2e 03 	call	0x65c	; 0x65c <nRF24L01P_Set_Mode_Tx>
  buf[nRF24L01P_SRC_ADDR_POS]=nRF24L01P->Address.Own;
     b1e:	e0 91 cc 06 	lds	r30, 0x06CC
     b22:	f0 91 cd 06 	lds	r31, 0x06CD
     b26:	83 81       	ldd	r24, Z+3	; 0x03
     b28:	f8 01       	movw	r30, r16
     b2a:	83 8f       	std	Z+27, r24	; 0x1b
  buf[nRF24L01P_DST_ADDR_POS]=nRF24L01P->Address.Dest;
     b2c:	e0 91 cc 06 	lds	r30, 0x06CC
     b30:	f0 91 cd 06 	lds	r31, 0x06CD
     b34:	84 81       	ldd	r24, Z+4	; 0x04
     b36:	f8 01       	movw	r30, r16
     b38:	84 8f       	std	Z+28, r24	; 0x1c
  buf[nRF24L01P_DATA_LEN_POS]=len;
     b3a:	f5 8e       	std	Z+29, r15	; 0x1d
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
     b3c:	c8 01       	movw	r24, r16
     b3e:	6e e1       	ldi	r22, 0x1E	; 30
     b40:	0e 94 21 02 	call	0x442	; 0x442 <nRF24L01P_Calcuate_CRC_Block>
  buf[nRF24L01P_CRC16_H_POS]=(temp >> 8);
     b44:	f8 01       	movw	r30, r16
     b46:	96 8f       	std	Z+30, r25	; 0x1e
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
     b48:	87 8f       	std	Z+31, r24	; 0x1f
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
     b4a:	c8 01       	movw	r24, r16
     b4c:	0e 94 83 02 	call	0x506	; 0x506 <nRF24L01P_Write_Data_To_Transmit_Buffer>
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     b50:	29 9a       	sbi	0x05, 1	; 5
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
  buf[nRF24L01P_CRC16_H_POS]=(temp >> 8);
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
     b52:	0e 94 af 02 	call	0x55e	; 0x55e <nRF24L01P_Wait_Till_Transmission_Completes>
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     b56:	29 98       	cbi	0x05, 1	; 5
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
  nRF24L01P_CE_Low();
}
     b58:	1f 91       	pop	r17
     b5a:	0f 91       	pop	r16
     b5c:	ff 90       	pop	r15
     b5e:	08 95       	ret

00000b60 <nRF24L01P_Recieve_Basic>:


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
     b60:	df 92       	push	r13
     b62:	ef 92       	push	r14
     b64:	ff 92       	push	r15
     b66:	0f 93       	push	r16
     b68:	1f 93       	push	r17
     b6a:	cf 93       	push	r28
     b6c:	df 93       	push	r29
     b6e:	7c 01       	movw	r14, r24
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     b70:	e0 91 cc 06 	lds	r30, 0x06CC
     b74:	f0 91 cd 06 	lds	r31, 0x06CD
     b78:	11 8a       	std	Z+17, r1	; 0x11
     b7a:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     b7c:	12 8a       	std	Z+18, r1	; 0x12

uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  uint16_t rec_crc, calc_crc;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
     b7e:	10 86       	std	Z+8, r1	; 0x08
     b80:	17 82       	std	Z+7, r1	; 0x07
  nRF24L01P_Set_Mode_Rx();
     b82:	0e 94 48 03 	call	0x690	; 0x690 <nRF24L01P_Set_Mode_Rx>
     b86:	75 e8       	ldi	r23, 0x85	; 133
     b88:	d7 2e       	mov	r13, r23
     b8a:	23 c0       	rjmp	.+70     	; 0xbd2 <nRF24L01P_Recieve_Basic+0x72>
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
    if(nRF24L01P_Receive_Buffer_Not_Empty()){
     b8c:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <nRF24L01P_Receive_Buffer_Not_Empty>
     b90:	88 23       	and	r24, r24
     b92:	99 f0       	breq	.+38     	; 0xbba <nRF24L01P_Recieve_Basic+0x5a>
      nRF24L01P_Read_Data_From_Receive_Buffer(buf);
     b94:	c7 01       	movw	r24, r14
     b96:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <nRF24L01P_Read_Data_From_Receive_Buffer>
	    rec_crc=buf[nRF24L01P_CRC16_H_POS];
	    rec_crc<<=8;
     b9a:	f7 01       	movw	r30, r14
     b9c:	d6 8d       	ldd	r29, Z+30	; 0x1e
     b9e:	c0 e0       	ldi	r28, 0x00	; 0
	    rec_crc|=buf[nRF24L01P_CRC16_L_POS];
     ba0:	07 8d       	ldd	r16, Z+31	; 0x1f
     ba2:	10 e0       	ldi	r17, 0x00	; 0
     ba4:	0c 2b       	or	r16, r28
     ba6:	1d 2b       	or	r17, r29
      calc_crc=nRF24L01P_Calcuate_CRC_Block(buf, nRF24L01P_CRC_CALC_LEN);
     ba8:	c7 01       	movw	r24, r14
     baa:	6e e1       	ldi	r22, 0x1E	; 30
     bac:	0e 94 21 02 	call	0x442	; 0x442 <nRF24L01P_Calcuate_CRC_Block>
      if(rec_crc == calc_crc){
     bb0:	08 17       	cp	r16, r24
     bb2:	19 07       	cpc	r17, r25
     bb4:	11 f4       	brne	.+4      	; 0xbba <nRF24L01P_Recieve_Basic+0x5a>
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	18 c0       	rjmp	.+48     	; 0xbea <nRF24L01P_Recieve_Basic+0x8a>
     bba:	8d 2d       	mov	r24, r13
     bbc:	8a 95       	dec	r24
     bbe:	f1 f7       	brne	.-4      	; 0xbbc <nRF24L01P_Recieve_Basic+0x5c>
		    sts=1;
		    break;
	    }
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
     bc0:	e0 91 cc 06 	lds	r30, 0x06CC
     bc4:	f0 91 cd 06 	lds	r31, 0x06CD
     bc8:	87 81       	ldd	r24, Z+7	; 0x07
     bca:	90 85       	ldd	r25, Z+8	; 0x08
     bcc:	01 96       	adiw	r24, 0x01	; 1
     bce:	90 87       	std	Z+8, r25	; 0x08
     bd0:	87 83       	std	Z+7, r24	; 0x07
  uint8_t sts=0;
  uint16_t rec_crc, calc_crc;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
  nRF24L01P_Set_Mode_Rx();
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
     bd2:	e0 91 cc 06 	lds	r30, 0x06CC
     bd6:	f0 91 cd 06 	lds	r31, 0x06CD
     bda:	27 81       	ldd	r18, Z+7	; 0x07
     bdc:	30 85       	ldd	r19, Z+8	; 0x08
     bde:	85 81       	ldd	r24, Z+5	; 0x05
     be0:	96 81       	ldd	r25, Z+6	; 0x06
     be2:	28 17       	cp	r18, r24
     be4:	39 07       	cpc	r19, r25
     be6:	90 f2       	brcs	.-92     	; 0xb8c <nRF24L01P_Recieve_Basic+0x2c>
     be8:	80 e0       	ldi	r24, 0x00	; 0
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
  }
  return sts;
}
     bea:	df 91       	pop	r29
     bec:	cf 91       	pop	r28
     bee:	1f 91       	pop	r17
     bf0:	0f 91       	pop	r16
     bf2:	ff 90       	pop	r15
     bf4:	ef 90       	pop	r14
     bf6:	df 90       	pop	r13
     bf8:	08 95       	ret

00000bfa <nRF24L01P_Transmit_With_ACK>:

uint8_t nRF24L01P_Transmit_With_ACK(uint8_t *buf, uint8_t len){
     bfa:	cf 93       	push	r28
     bfc:	df 93       	push	r29
     bfe:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P->Packet.ACKReq){
     c00:	e0 91 cc 06 	lds	r30, 0x06CC
     c04:	f0 91 cd 06 	lds	r31, 0x06CD
     c08:	87 85       	ldd	r24, Z+15	; 0x0f
     c0a:	88 23       	and	r24, r24
     c0c:	19 f0       	breq	.+6      	; 0xc14 <nRF24L01P_Transmit_With_ACK+0x1a>
    buf[nRF24L01P_PACKET_LEN-6]=1;
     c0e:	81 e0       	ldi	r24, 0x01	; 1
     c10:	8a 8f       	std	Y+26, r24	; 0x1a
     c12:	01 c0       	rjmp	.+2      	; 0xc16 <nRF24L01P_Transmit_With_ACK+0x1c>
  }else{
    buf[nRF24L01P_PACKET_LEN-6]=0;
     c14:	1a 8e       	std	Y+26, r1	; 0x1a
  }
  nRF24L01P_Transmit_Basic(buf, len);
     c16:	ce 01       	movw	r24, r28
     c18:	0e 94 81 05 	call	0xb02	; 0xb02 <nRF24L01P_Transmit_Basic>
  if(nRF24L01P_Recieve_Basic(buf)){
     c1c:	ce 01       	movw	r24, r28
     c1e:	0e 94 b0 05 	call	0xb60	; 0xb60 <nRF24L01P_Recieve_Basic>
     c22:	81 11       	cpse	r24, r1
     c24:	81 e0       	ldi	r24, 0x01	; 1
    //if( (nRF24L01P->Address.Own == buf[28])){
      sts=1;
    //}
  }
  return sts;
}
     c26:	df 91       	pop	r29
     c28:	cf 91       	pop	r28
     c2a:	08 95       	ret

00000c2c <nRF24L01P_Recieve_With_ACK>:


uint8_t nRF24L01P_Recieve_With_ACK(uint8_t *buf){
     c2c:	cf 93       	push	r28
     c2e:	df 93       	push	r29
     c30:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
     c32:	0e 94 b0 05 	call	0xb60	; 0xb60 <nRF24L01P_Recieve_Basic>
     c36:	88 23       	and	r24, r24
     c38:	b9 f0       	breq	.+46     	; 0xc68 <nRF24L01P_Recieve_With_ACK+0x3c>
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
     c3a:	8a 8d       	ldd	r24, Y+26	; 0x1a
     c3c:	81 30       	cpi	r24, 0x01	; 1
     c3e:	a1 f4       	brne	.+40     	; 0xc68 <nRF24L01P_Recieve_With_ACK+0x3c>
     c40:	e0 91 cc 06 	lds	r30, 0x06CC
     c44:	f0 91 cd 06 	lds	r31, 0x06CD
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	8c 8d       	ldd	r24, Y+28	; 0x1c
     c4c:	98 17       	cp	r25, r24
     c4e:	61 f4       	brne	.+24     	; 0xc68 <nRF24L01P_Recieve_With_ACK+0x3c>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c50:	84 ef       	ldi	r24, 0xF4	; 244
     c52:	91 e0       	ldi	r25, 0x01	; 1
     c54:	01 97       	sbiw	r24, 0x01	; 1
     c56:	f1 f7       	brne	.-4      	; 0xc54 <nRF24L01P_Recieve_With_ACK+0x28>
void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
}

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     c58:	8b 8d       	ldd	r24, Y+27	; 0x1b
     c5a:	84 83       	std	Z+4, r24	; 0x04
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
      _delay_us(500);
	  nRF24L01P_Set_Destination_Address(buf[nRF24L01P_PACKET_LEN-5]);
      nRF24L01P_Transmit_Basic(buf, 2);
     c5c:	ce 01       	movw	r24, r28
     c5e:	62 e0       	ldi	r22, 0x02	; 2
     c60:	0e 94 81 05 	call	0xb02	; 0xb02 <nRF24L01P_Transmit_Basic>
     c64:	81 e0       	ldi	r24, 0x01	; 1
     c66:	01 c0       	rjmp	.+2      	; 0xc6a <nRF24L01P_Recieve_With_ACK+0x3e>
     c68:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     c6a:	df 91       	pop	r29
     c6c:	cf 91       	pop	r28
     c6e:	08 95       	ret

00000c70 <nRF24L01P_Error_Handler>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     c70:	e0 91 cc 06 	lds	r30, 0x06CC
     c74:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     c78:	82 89       	ldd	r24, Z+18	; 0x12
     c7a:	88 23       	and	r24, r24
     c7c:	39 f0       	breq	.+14     	; 0xc8c <nRF24L01P_Error_Handler+0x1c>
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     c7e:	11 8a       	std	Z+17, r1	; 0x11
     c80:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     c82:	12 8a       	std	Z+18, r1	; 0x12


void nRF24L01P_Error_Handler(void){
  if(nRF24L01P_No_Error() == 0){
    nRF24L01P_Error_Clear();
    nRF24L01P_Disable();
     c84:	0e 94 b9 01 	call	0x372	; 0x372 <nRF24L01P_Disable>
    nRF24L01P_Init();
     c88:	0e 94 a7 04 	call	0x94e	; 0x94e <nRF24L01P_Init>
     c8c:	08 95       	ret

00000c8e <Peripherals_ADC_Init>:
};


void Peripherals_ADC_Init(void){
  uint8_t tout = 0;
  if( !(ADCSRA & (1<<ADEN)) ){
     c8e:	80 91 7a 00 	lds	r24, 0x007A
     c92:	87 fd       	sbrc	r24, 7
     c94:	1c c0       	rjmp	.+56     	; 0xcce <Peripherals_ADC_Init+0x40>
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
     c96:	8f ec       	ldi	r24, 0xCF	; 207
     c98:	80 93 7c 00 	sts	0x007C, r24
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
     c9c:	86 e0       	ldi	r24, 0x06	; 6
     c9e:	80 93 7a 00 	sts	0x007A, r24
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
     ca2:	80 91 7a 00 	lds	r24, 0x007A
     ca6:	80 6c       	ori	r24, 0xC0	; 192
     ca8:	80 93 7a 00 	sts	0x007A, r24
     cac:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     cae:	2d e0       	ldi	r18, 0x0D	; 13
     cb0:	0a c0       	rjmp	.+20     	; 0xcc6 <Peripherals_ADC_Init+0x38>
    while (!(ADCSRA & (1<<ADIF))) {
      //add timeout management
      tout++;
     cb2:	9f 5f       	subi	r25, 0xFF	; 255
     cb4:	82 2f       	mov	r24, r18
     cb6:	8a 95       	dec	r24
     cb8:	f1 f7       	brne	.-4      	; 0xcb6 <Peripherals_ADC_Init+0x28>
      _delay_us(10);
      if(tout > 200){
     cba:	99 3c       	cpi	r25, 0xC9	; 201
     cbc:	21 f4       	brne	.+8      	; 0xcc6 <Peripherals_ADC_Init+0x38>
        Peripherals.Error = 0x01;
     cbe:	81 e0       	ldi	r24, 0x01	; 1
     cc0:	80 93 31 01 	sts	0x0131, r24
     cc4:	08 95       	ret
  uint8_t tout = 0;
  if( !(ADCSRA & (1<<ADEN)) ){
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
    while (!(ADCSRA & (1<<ADIF))) {
     cc6:	80 91 7a 00 	lds	r24, 0x007A
     cca:	84 ff       	sbrs	r24, 4
     ccc:	f2 cf       	rjmp	.-28     	; 0xcb2 <Peripherals_ADC_Init+0x24>
     cce:	08 95       	ret

00000cd0 <Peripherals_ADC_Sample>:

    }
  }
}

uint16_t Peripherals_ADC_Sample(uint8_t channel, uint8_t nsamples){
     cd0:	df 92       	push	r13
     cd2:	ef 92       	push	r14
     cd4:	ff 92       	push	r15
     cd6:	0f 93       	push	r16
     cd8:	1f 93       	push	r17
     cda:	18 2f       	mov	r17, r24
     cdc:	d6 2e       	mov	r13, r22
  uint8_t  temp, tout;
  uint32_t val = 0;
  Peripherals_ADC_Init();
     cde:	0e 94 47 06 	call	0xc8e	; 0xc8e <Peripherals_ADC_Init>
  if(Peripherals.Error == 0){
     ce2:	80 91 31 01 	lds	r24, 0x0131
     ce6:	88 23       	and	r24, r24
     ce8:	09 f0       	breq	.+2      	; 0xcec <Peripherals_ADC_Sample+0x1c>
     cea:	40 c0       	rjmp	.+128    	; 0xd6c <Peripherals_ADC_Sample+0x9c>
    temp  = ADMUX;
     cec:	80 91 7c 00 	lds	r24, 0x007C
    temp &= 0xF0;
     cf0:	80 7f       	andi	r24, 0xF0	; 240
    temp |= channel;
     cf2:	81 2b       	or	r24, r17
    ADMUX = temp;
     cf4:	80 93 7c 00 	sts	0x007C, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     cf8:	84 ef       	ldi	r24, 0xF4	; 244
     cfa:	91 e0       	ldi	r25, 0x01	; 1
     cfc:	01 97       	sbiw	r24, 0x01	; 1
     cfe:	f1 f7       	brne	.-4      	; 0xcfc <Peripherals_ADC_Sample+0x2c>
     d00:	ee 24       	eor	r14, r14
     d02:	ff 24       	eor	r15, r15
     d04:	87 01       	movw	r16, r14
     d06:	20 e0       	ldi	r18, 0x00	; 0
     d08:	30 e0       	ldi	r19, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     d0a:	4d e0       	ldi	r20, 0x0D	; 13
     d0c:	1e c0       	rjmp	.+60     	; 0xd4a <Peripherals_ADC_Sample+0x7a>
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
      tout = 0;
      ADCSRA |= (1<<ADSC);
     d0e:	80 91 7a 00 	lds	r24, 0x007A
     d12:	80 64       	ori	r24, 0x40	; 64
     d14:	80 93 7a 00 	sts	0x007A, r24
     d18:	90 e0       	ldi	r25, 0x00	; 0
     d1a:	08 c0       	rjmp	.+16     	; 0xd2c <Peripherals_ADC_Sample+0x5c>
      while (!(ADCSRA & (1<<ADIF))) {
        //add timeout management
        tout++;
     d1c:	9f 5f       	subi	r25, 0xFF	; 255
     d1e:	84 2f       	mov	r24, r20
     d20:	8a 95       	dec	r24
     d22:	f1 f7       	brne	.-4      	; 0xd20 <Peripherals_ADC_Sample+0x50>
        _delay_us(10);
        if(tout > 200){
     d24:	99 3c       	cpi	r25, 0xC9	; 201
     d26:	11 f4       	brne	.+4      	; 0xd2c <Peripherals_ADC_Sample+0x5c>
     d28:	31 e0       	ldi	r19, 0x01	; 1
     d2a:	04 c0       	rjmp	.+8      	; 0xd34 <Peripherals_ADC_Sample+0x64>
    ADMUX = temp;
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
      tout = 0;
      ADCSRA |= (1<<ADSC);
      while (!(ADCSRA & (1<<ADIF))) {
     d2c:	80 91 7a 00 	lds	r24, 0x007A
     d30:	84 ff       	sbrs	r24, 4
     d32:	f4 cf       	rjmp	.-24     	; 0xd1c <Peripherals_ADC_Sample+0x4c>
        if(tout > 200){
          Peripherals.Error = 0x01;
          break;
        }
      }
      val += ADCW;
     d34:	80 91 78 00 	lds	r24, 0x0078
     d38:	90 91 79 00 	lds	r25, 0x0079
     d3c:	a0 e0       	ldi	r26, 0x00	; 0
     d3e:	b0 e0       	ldi	r27, 0x00	; 0
     d40:	e8 0e       	add	r14, r24
     d42:	f9 1e       	adc	r15, r25
     d44:	0a 1f       	adc	r16, r26
     d46:	1b 1f       	adc	r17, r27
    temp  = ADMUX;
    temp &= 0xF0;
    temp |= channel;
    ADMUX = temp;
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
     d48:	2f 5f       	subi	r18, 0xFF	; 255
     d4a:	2d 15       	cp	r18, r13
     d4c:	00 f3       	brcs	.-64     	; 0xd0e <Peripherals_ADC_Sample+0x3e>
     d4e:	30 93 31 01 	sts	0x0131, r19
          break;
        }
      }
      val += ADCW;
    }
    val /= nsamples;
     d52:	2d 2d       	mov	r18, r13
     d54:	30 e0       	ldi	r19, 0x00	; 0
     d56:	40 e0       	ldi	r20, 0x00	; 0
     d58:	50 e0       	ldi	r21, 0x00	; 0
     d5a:	c8 01       	movw	r24, r16
     d5c:	b7 01       	movw	r22, r14
     d5e:	0e 94 b4 0f 	call	0x1f68	; 0x1f68 <__udivmodsi4>
     d62:	c9 01       	movw	r24, r18
     d64:	da 01       	movw	r26, r20
     d66:	9c 01       	movw	r18, r24
     d68:	ad 01       	movw	r20, r26
     d6a:	0a c0       	rjmp	.+20     	; 0xd80 <Peripherals_ADC_Sample+0xb0>
  }
  else{
    Peripherals.StickyError = Peripherals.Error;
     d6c:	80 93 32 01 	sts	0x0132, r24
    Peripherals.Error = 0;
     d70:	10 92 31 01 	sts	0x0131, r1
    Peripherals_ADC_Init();
     d74:	0e 94 47 06 	call	0xc8e	; 0xc8e <Peripherals_ADC_Init>
     d78:	20 e0       	ldi	r18, 0x00	; 0
     d7a:	30 e0       	ldi	r19, 0x00	; 0
     d7c:	40 e0       	ldi	r20, 0x00	; 0
     d7e:	50 e0       	ldi	r21, 0x00	; 0
  }
  return (uint16_t)val;
}
     d80:	c9 01       	movw	r24, r18
     d82:	1f 91       	pop	r17
     d84:	0f 91       	pop	r16
     d86:	ff 90       	pop	r15
     d88:	ef 90       	pop	r14
     d8a:	df 90       	pop	r13
     d8c:	08 95       	ret

00000d8e <Peripherals_Vin_Sense_Sample>:

void Peripherals_Vin_Sense_Sample(void){
  //Status bit 0 indicates Vinsense is active
  Peripherals.Status |= (1<<0);
     d8e:	80 91 24 01 	lds	r24, 0x0124
     d92:	81 60       	ori	r24, 0x01	; 1
     d94:	80 93 24 01 	sts	0x0124, r24
  //Enable VinSense
  PORTD |= (1<<2);
     d98:	5a 9a       	sbi	0x0b, 2	; 11
  //Sample ADC
  Peripherals.VinRawADC = Peripherals_ADC_Sample(6, 4);
     d9a:	86 e0       	ldi	r24, 0x06	; 6
     d9c:	64 e0       	ldi	r22, 0x04	; 4
     d9e:	0e 94 68 06 	call	0xcd0	; 0xcd0 <Peripherals_ADC_Sample>
     da2:	90 93 26 01 	sts	0x0126, r25
     da6:	80 93 25 01 	sts	0x0125, r24
  //Disable VinSense
  PORTD &=~(1<<2);
     daa:	5a 98       	cbi	0x0b, 2	; 11
  //Reference in mV
  Peripherals.VinSense  = 1100;
  //Voltage divider factor
  Peripherals.VinSense *= 21;
  Peripherals.VinSense *= Peripherals.VinRawADC;
  Peripherals.VinSense >>= 10;
     dac:	a0 e0       	ldi	r26, 0x00	; 0
     dae:	b0 e0       	ldi	r27, 0x00	; 0
     db0:	bc 01       	movw	r22, r24
     db2:	cd 01       	movw	r24, r26
     db4:	2c e3       	ldi	r18, 0x3C	; 60
     db6:	3a e5       	ldi	r19, 0x5A	; 90
     db8:	40 e0       	ldi	r20, 0x00	; 0
     dba:	50 e0       	ldi	r21, 0x00	; 0
     dbc:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsi3>
     dc0:	2a e0       	ldi	r18, 0x0A	; 10
     dc2:	96 95       	lsr	r25
     dc4:	87 95       	ror	r24
     dc6:	77 95       	ror	r23
     dc8:	67 95       	ror	r22
     dca:	2a 95       	dec	r18
     dcc:	d1 f7       	brne	.-12     	; 0xdc2 <Peripherals_Vin_Sense_Sample+0x34>
     dce:	60 93 27 01 	sts	0x0127, r22
     dd2:	70 93 28 01 	sts	0x0128, r23
     dd6:	80 93 29 01 	sts	0x0129, r24
     dda:	90 93 2a 01 	sts	0x012A, r25
  Peripherals.Status &=~(1<<0);
     dde:	80 91 24 01 	lds	r24, 0x0124
     de2:	8e 7f       	andi	r24, 0xFE	; 254
     de4:	80 93 24 01 	sts	0x0124, r24
}
     de8:	08 95       	ret

00000dea <Peripherals_Vin_RawADC_Get>:

uint16_t Peripherals_Vin_RawADC_Get(void){
  return Peripherals.VinRawADC;
}
     dea:	80 91 25 01 	lds	r24, 0x0125
     dee:	90 91 26 01 	lds	r25, 0x0126
     df2:	08 95       	ret

00000df4 <Peripherals_Vin_Get>:

uint16_t Peripherals_Vin_Get(void){
  return (uint16_t)Peripherals.VinSense;
}
     df4:	80 91 27 01 	lds	r24, 0x0127
     df8:	90 91 28 01 	lds	r25, 0x0128
     dfc:	08 95       	ret

00000dfe <Peripherals_Analog_Temp_Get>:

int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}
     dfe:	80 e0       	ldi	r24, 0x00	; 0
     e00:	90 e0       	ldi	r25, 0x00	; 0
     e02:	08 95       	ret

00000e04 <Peripherals_Digital_RH_Get>:
int16_t Peripherals_Digital_Temp_Get(void){
  return Sensors_HDC1080_Temp_Get();
}

uint16_t Peripherals_Digital_RH_Get(void){
  return Sensors_HDC1080_RH_Get();
     e04:	0e 94 9b 09 	call	0x1336	; 0x1336 <Sensors_HDC1080_RH_Get>
     e08:	08 95       	ret

00000e0a <Peripherals_Digital_Temp_Get>:
int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}

int16_t Peripherals_Digital_Temp_Get(void){
  return Sensors_HDC1080_Temp_Get();
     e0a:	0e 94 96 09 	call	0x132c	; 0x132c <Sensors_HDC1080_Temp_Get>
}
     e0e:	08 95       	ret

00000e10 <RGB_Init>:


void RGB_Init(void){
    //LEDs are active low
    //Declare pins as output
    RGB_R_DDR  |= (1<<RGB_R_PIN);
     e10:	55 9a       	sbi	0x0a, 5	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     e12:	56 9a       	sbi	0x0a, 6	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     e14:	56 9a       	sbi	0x0a, 6	; 10
    
    //Set logic high to turn off
    RGB_R_PORT |= (1<<RGB_R_PIN);
     e16:	5d 9a       	sbi	0x0b, 5	; 11
    RGB_G_PORT |= (1<<RGB_G_PIN);
     e18:	5e 9a       	sbi	0x0b, 6	; 11
    RGB_B_PORT |= (1<<RGB_B_PIN);
     e1a:	5f 9a       	sbi	0x0b, 7	; 11
}
     e1c:	08 95       	ret

00000e1e <RGB_Set_State>:

void RGB_Set_State(uint8_t r, uint8_t g, uint8_t b){
    if(r == ON){
     e1e:	81 30       	cpi	r24, 0x01	; 1
     e20:	11 f4       	brne	.+4      	; 0xe26 <RGB_Set_State+0x8>
        RGB_R_PORT &=~ (1<<RGB_R_PIN);
     e22:	5d 98       	cbi	0x0b, 5	; 11
     e24:	01 c0       	rjmp	.+2      	; 0xe28 <RGB_Set_State+0xa>
    }
    else{
        RGB_R_PORT |=  (1<<RGB_R_PIN);
     e26:	5d 9a       	sbi	0x0b, 5	; 11
    }

    if(g == ON){
     e28:	61 30       	cpi	r22, 0x01	; 1
     e2a:	11 f4       	brne	.+4      	; 0xe30 <RGB_Set_State+0x12>
        RGB_G_PORT &=~ (1<<RGB_G_PIN);
     e2c:	5e 98       	cbi	0x0b, 6	; 11
     e2e:	01 c0       	rjmp	.+2      	; 0xe32 <RGB_Set_State+0x14>
    }
    else{
        RGB_G_PORT |=  (1<<RGB_G_PIN);
     e30:	5e 9a       	sbi	0x0b, 6	; 11
    }

    if(b == ON){
     e32:	41 30       	cpi	r20, 0x01	; 1
     e34:	11 f4       	brne	.+4      	; 0xe3a <RGB_Set_State+0x1c>
        RGB_B_PORT &=~ (1<<RGB_B_PIN);
     e36:	5f 98       	cbi	0x0b, 7	; 11
     e38:	08 95       	ret
    }
    else{
        RGB_B_PORT |=  (1<<RGB_B_PIN);
     e3a:	5f 9a       	sbi	0x0b, 7	; 11
     e3c:	08 95       	ret

00000e3e <Sensors_HDC1080_Struct_Init>:
hdc1080_t HDC1080;
ntc_t     NTC;


void Sensors_HDC1080_Struct_Init(void){
    HDC1080.Status = 0;
     e3e:	10 92 d6 06 	sts	0x06D6, r1
    HDC1080.Address = 0;
     e42:	10 92 da 06 	sts	0x06DA, r1
    HDC1080.LoopCnt = 0;
     e46:	10 92 dc 06 	sts	0x06DC, r1
     e4a:	10 92 db 06 	sts	0x06DB, r1
    HDC1080.Temp = 0;
     e4e:	10 92 de 06 	sts	0x06DE, r1
     e52:	10 92 dd 06 	sts	0x06DD, r1
    HDC1080.RH = 0;
     e56:	10 92 e0 06 	sts	0x06E0, r1
     e5a:	10 92 df 06 	sts	0x06DF, r1
    HDC1080.TimeoutError = 0;
     e5e:	10 92 e1 06 	sts	0x06E1, r1
    HDC1080.Error = 0;
     e62:	10 92 e2 06 	sts	0x06E2, r1
    HDC1080.StickyError = 0;
     e66:	10 92 e3 06 	sts	0x06E3, r1
    NTC.RawADC = 0;
     e6a:	10 92 ce 06 	sts	0x06CE, r1
     e6e:	10 92 cf 06 	sts	0x06CF, r1
     e72:	10 92 d0 06 	sts	0x06D0, r1
     e76:	10 92 d1 06 	sts	0x06D1, r1
    NTC.Temp = 0;
     e7a:	10 92 d2 06 	sts	0x06D2, r1
     e7e:	10 92 d3 06 	sts	0x06D3, r1
     e82:	10 92 d4 06 	sts	0x06D4, r1
     e86:	10 92 d5 06 	sts	0x06D5, r1
}
     e8a:	08 95       	ret

00000e8c <Sensors_Init>:

void Sensors_Init(void){
    Sensors_HDC1080_Struct_Init();
     e8c:	0e 94 1f 07 	call	0xe3e	; 0xe3e <Sensors_HDC1080_Struct_Init>
    //Gated with PMOS, Output logic high to turn off
    SENSORS_PWR_EN_PORT |= (1<<SENSORS_PWR_EN_BP);
     e90:	5b 9a       	sbi	0x0b, 3	; 11
    //Declare as output pin
    SENSORS_PWR_EN_DDR  |= (1<<SENSORS_PWR_EN_BP);
     e92:	53 9a       	sbi	0x0a, 3	; 10
    //SCL as input, internal pull-up disabled, Software I2C
    SENSORS_HDC1080_SCL_PORT &=~ (1<<SENSORS_HDC1080_SCL_BP);
     e94:	45 98       	cbi	0x08, 5	; 8
    SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     e96:	3d 98       	cbi	0x07, 5	; 7
    //SDA as input, internal pull-up disabled, Software I2C
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_BP);
     e98:	44 98       	cbi	0x08, 4	; 8
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     e9a:	3c 98       	cbi	0x07, 4	; 7
}
     e9c:	08 95       	ret

00000e9e <Sensors_I2C_SCL_State_Set>:

void Sensors_I2C_SCL_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     e9e:	81 30       	cpi	r24, 0x01	; 1
     ea0:	21 f4       	brne	.+8      	; 0xeaa <Sensors_I2C_SCL_State_Set+0xc>
        SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     ea2:	3d 98       	cbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_HIGH;
     ea4:	80 93 d8 06 	sts	0x06D8, r24
     ea8:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     eaa:	88 23       	and	r24, r24
     eac:	19 f4       	brne	.+6      	; 0xeb4 <Sensors_I2C_SCL_State_Set+0x16>
        SENSORS_HDC1080_SCL_DDR  |=  (1<<SENSORS_HDC1080_SCL_BP);
     eae:	3d 9a       	sbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_LOW;
     eb0:	10 92 d8 06 	sts	0x06D8, r1
     eb4:	08 95       	ret

00000eb6 <Sensors_I2C_SDA_State_Set>:
    }
}

void Sensors_I2C_SDA_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     eb6:	81 30       	cpi	r24, 0x01	; 1
     eb8:	21 f4       	brne	.+8      	; 0xec2 <Sensors_I2C_SDA_State_Set+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     eba:	3c 98       	cbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_HIGH;
     ebc:	80 93 d9 06 	sts	0x06D9, r24
     ec0:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     ec2:	88 23       	and	r24, r24
     ec4:	19 f4       	brne	.+6      	; 0xecc <Sensors_I2C_SDA_State_Set+0x16>
        SENSORS_HDC1080_SDA_DDR  |=  (1<<SENSORS_HDC1080_SDA_BP);
     ec6:	3c 9a       	sbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_LOW;
     ec8:	10 92 d9 06 	sts	0x06D9, r1
     ecc:	08 95       	ret

00000ece <Sensors_I2C_SDA_State_Get>:
    }
}

uint8_t Sensors_I2C_SDA_State_Get(void){
    if(SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)){
     ece:	3c 9b       	sbis	0x07, 4	; 7
     ed0:	04 c0       	rjmp	.+8      	; 0xeda <Sensors_I2C_SDA_State_Get+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     ed2:	3c 98       	cbi	0x07, 4	; 7
     ed4:	86 e0       	ldi	r24, 0x06	; 6
     ed6:	8a 95       	dec	r24
     ed8:	f1 f7       	brne	.-4      	; 0xed6 <Sensors_I2C_SDA_State_Get+0x8>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
    if(SENSORS_HDC1080_SDA_PIN & (1<<SENSORS_HDC1080_SDA_BP)){
     eda:	86 b1       	in	r24, 0x06	; 6
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	24 e0       	ldi	r18, 0x04	; 4
     ee0:	96 95       	lsr	r25
     ee2:	87 95       	ror	r24
     ee4:	2a 95       	dec	r18
     ee6:	e1 f7       	brne	.-8      	; 0xee0 <Sensors_I2C_SDA_State_Get+0x12>
        return LOGIC_HIGH;
    }
    else{
        return LOGIC_LOW;
    }
}
     ee8:	81 70       	andi	r24, 0x01	; 1
     eea:	08 95       	ret

00000eec <Sensors_I2C_Bus_Idle>:

uint8_t Sensors_I2C_Bus_Idle(void){
    if(  ((SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) == 0) && 
     eec:	3d 9b       	sbis	0x07, 5	; 7
     eee:	02 c0       	rjmp	.+4      	; 0xef4 <Sensors_I2C_Bus_Idle+0x8>
     ef0:	80 e0       	ldi	r24, 0x00	; 0
     ef2:	08 95       	ret
     ef4:	87 b1       	in	r24, 0x07	; 7
     ef6:	82 95       	swap	r24
     ef8:	8f 70       	andi	r24, 0x0F	; 15
     efa:	80 95       	com	r24
     efc:	81 70       	andi	r24, 0x01	; 1
         ((SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)) == 0) ){
        return TRUE;
    }
    return FALSE;
}
     efe:	08 95       	ret

00000f00 <Sensors_HDC1080_I2C_Start>:

void Sensors_HDC1080_I2C_Start(void){
     f00:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     f02:	80 91 e2 06 	lds	r24, 0x06E2
     f06:	88 23       	and	r24, r24
     f08:	c1 f4       	brne	.+48     	; 0xf3a <Sensors_HDC1080_I2C_Start+0x3a>
        //Emulate stop condition
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     f0a:	81 e0       	ldi	r24, 0x01	; 1
     f0c:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
     f10:	16 e0       	ldi	r17, 0x06	; 6
     f12:	81 2f       	mov	r24, r17
     f14:	8a 95       	dec	r24
     f16:	f1 f7       	brne	.-4      	; 0xf14 <Sensors_HDC1080_I2C_Start+0x14>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     f18:	81 e0       	ldi	r24, 0x01	; 1
     f1a:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <Sensors_I2C_SDA_State_Set>
     f1e:	81 2f       	mov	r24, r17
     f20:	8a 95       	dec	r24
     f22:	f1 f7       	brne	.-4      	; 0xf20 <Sensors_HDC1080_I2C_Start+0x20>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        //Send start condition
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     f24:	80 e0       	ldi	r24, 0x00	; 0
     f26:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <Sensors_I2C_SDA_State_Set>
     f2a:	81 2f       	mov	r24, r17
     f2c:	8a 95       	dec	r24
     f2e:	f1 f7       	brne	.-4      	; 0xf2c <Sensors_HDC1080_I2C_Start+0x2c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     f30:	80 e0       	ldi	r24, 0x00	; 0
     f32:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
     f36:	1a 95       	dec	r17
     f38:	f1 f7       	brne	.-4      	; 0xf36 <Sensors_HDC1080_I2C_Start+0x36>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     f3a:	1f 91       	pop	r17
     f3c:	08 95       	ret

00000f3e <Sensors_HDC1080_I2C_Stop>:

void Sensors_HDC1080_I2C_Stop(void){
     f3e:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     f40:	80 91 e2 06 	lds	r24, 0x06E2
     f44:	88 23       	and	r24, r24
     f46:	d9 f4       	brne	.+54     	; 0xf7e <Sensors_HDC1080_I2C_Stop+0x40>
        //if SCL logic high
        if( (SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) == 0 ){
     f48:	3d 99       	sbic	0x07, 5	; 7
     f4a:	05 c0       	rjmp	.+10     	; 0xf56 <Sensors_HDC1080_I2C_Stop+0x18>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     f4c:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
     f50:	82 e0       	ldi	r24, 0x02	; 2
     f52:	8a 95       	dec	r24
     f54:	f1 f7       	brne	.-4      	; 0xf52 <Sensors_HDC1080_I2C_Stop+0x14>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        }
        //if SDA logic high
        if( (SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)) == 0 ){
     f56:	3c 99       	sbic	0x07, 4	; 7
     f58:	06 c0       	rjmp	.+12     	; 0xf66 <Sensors_HDC1080_I2C_Stop+0x28>
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     f5a:	80 e0       	ldi	r24, 0x00	; 0
     f5c:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <Sensors_I2C_SDA_State_Set>
     f60:	82 e0       	ldi	r24, 0x02	; 2
     f62:	8a 95       	dec	r24
     f64:	f1 f7       	brne	.-4      	; 0xf62 <Sensors_HDC1080_I2C_Stop+0x24>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        }
        //Send stop condition
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     f66:	81 e0       	ldi	r24, 0x01	; 1
     f68:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
     f6c:	16 e0       	ldi	r17, 0x06	; 6
     f6e:	81 2f       	mov	r24, r17
     f70:	8a 95       	dec	r24
     f72:	f1 f7       	brne	.-4      	; 0xf70 <Sensors_HDC1080_I2C_Stop+0x32>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     f74:	81 e0       	ldi	r24, 0x01	; 1
     f76:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <Sensors_I2C_SDA_State_Set>
     f7a:	1a 95       	dec	r17
     f7c:	f1 f7       	brne	.-4      	; 0xf7a <Sensors_HDC1080_I2C_Stop+0x3c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     f7e:	1f 91       	pop	r17
     f80:	08 95       	ret

00000f82 <Sensors_HDC1080_I2C_Forced_Stop>:

void Sensors_HDC1080_I2C_Forced_Stop(void){
     f82:	1f 93       	push	r17
    if(HDC1080.Error != 0){
     f84:	80 91 e2 06 	lds	r24, 0x06E2
     f88:	88 23       	and	r24, r24
     f8a:	d9 f0       	breq	.+54     	; 0xfc2 <Sensors_HDC1080_I2C_Forced_Stop+0x40>
        if ( Sensors_I2C_Bus_Idle() == FALSE ){
     f8c:	0e 94 76 07 	call	0xeec	; 0xeec <Sensors_I2C_Bus_Idle>
     f90:	88 23       	and	r24, r24
     f92:	b9 f4       	brne	.+46     	; 0xfc2 <Sensors_HDC1080_I2C_Forced_Stop+0x40>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     f94:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
     f98:	12 e0       	ldi	r17, 0x02	; 2
     f9a:	81 2f       	mov	r24, r17
     f9c:	8a 95       	dec	r24
     f9e:	f1 f7       	brne	.-4      	; 0xf9c <Sensors_HDC1080_I2C_Forced_Stop+0x1a>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     fa0:	80 e0       	ldi	r24, 0x00	; 0
     fa2:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <Sensors_I2C_SDA_State_Set>
     fa6:	1a 95       	dec	r17
     fa8:	f1 f7       	brne	.-4      	; 0xfa6 <Sensors_HDC1080_I2C_Forced_Stop+0x24>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     faa:	81 e0       	ldi	r24, 0x01	; 1
     fac:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
     fb0:	16 e0       	ldi	r17, 0x06	; 6
     fb2:	81 2f       	mov	r24, r17
     fb4:	8a 95       	dec	r24
     fb6:	f1 f7       	brne	.-4      	; 0xfb4 <Sensors_HDC1080_I2C_Forced_Stop+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     fb8:	81 e0       	ldi	r24, 0x01	; 1
     fba:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <Sensors_I2C_SDA_State_Set>
     fbe:	1a 95       	dec	r17
     fc0:	f1 f7       	brne	.-4      	; 0xfbe <Sensors_HDC1080_I2C_Forced_Stop+0x3c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
    }
}
     fc2:	1f 91       	pop	r17
     fc4:	08 95       	ret

00000fc6 <Sensors_HDC1080_I2C_Send>:

void Sensors_HDC1080_I2C_Send(uint8_t addr){
     fc6:	ff 92       	push	r15
     fc8:	0f 93       	push	r16
     fca:	1f 93       	push	r17
     fcc:	08 2f       	mov	r16, r24
    if(HDC1080.Error == 0){
     fce:	80 91 e2 06 	lds	r24, 0x06E2
     fd2:	88 23       	and	r24, r24
     fd4:	f1 f4       	brne	.+60     	; 0x1012 <Sensors_HDC1080_I2C_Send+0x4c>
     fd6:	10 e0       	ldi	r17, 0x00	; 0
     fd8:	36 e0       	ldi	r19, 0x06	; 6
     fda:	f3 2e       	mov	r15, r19
        for(uint8_t i = 0; i < 8; i++){
            if(addr & 0x80){
     fdc:	07 ff       	sbrs	r16, 7
     fde:	02 c0       	rjmp	.+4      	; 0xfe4 <Sensors_HDC1080_I2C_Send+0x1e>
                Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     fe0:	81 e0       	ldi	r24, 0x01	; 1
     fe2:	01 c0       	rjmp	.+2      	; 0xfe6 <Sensors_HDC1080_I2C_Send+0x20>
            }
            else{
                Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     fe4:	80 e0       	ldi	r24, 0x00	; 0
     fe6:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <Sensors_I2C_SDA_State_Set>
     fea:	8f 2d       	mov	r24, r15
     fec:	8a 95       	dec	r24
     fee:	f1 f7       	brne	.-4      	; 0xfec <Sensors_HDC1080_I2C_Send+0x26>
            }
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     ff0:	81 e0       	ldi	r24, 0x01	; 1
     ff2:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
     ff6:	8f 2d       	mov	r24, r15
     ff8:	8a 95       	dec	r24
     ffa:	f1 f7       	brne	.-4      	; 0xff8 <Sensors_HDC1080_I2C_Send+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     ffc:	80 e0       	ldi	r24, 0x00	; 0
     ffe:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
    1002:	8f 2d       	mov	r24, r15
    1004:	8a 95       	dec	r24
    1006:	f1 f7       	brne	.-4      	; 0x1004 <Sensors_HDC1080_I2C_Send+0x3e>
    }
}

void Sensors_HDC1080_I2C_Send(uint8_t addr){
    if(HDC1080.Error == 0){
        for(uint8_t i = 0; i < 8; i++){
    1008:	1f 5f       	subi	r17, 0xFF	; 255
    100a:	18 30       	cpi	r17, 0x08	; 8
    100c:	11 f0       	breq	.+4      	; 0x1012 <Sensors_HDC1080_I2C_Send+0x4c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            addr <<= 1;
    100e:	00 0f       	add	r16, r16
    1010:	e5 cf       	rjmp	.-54     	; 0xfdc <Sensors_HDC1080_I2C_Send+0x16>
        }
    }
}
    1012:	1f 91       	pop	r17
    1014:	0f 91       	pop	r16
    1016:	ff 90       	pop	r15
    1018:	08 95       	ret

0000101a <Sensors_HDC1080_I2C_Receive>:

uint8_t Sensors_HDC1080_I2C_Receive(void){
    101a:	ff 92       	push	r15
    101c:	0f 93       	push	r16
    101e:	1f 93       	push	r17
    uint8_t val = 0;
    if(HDC1080.Error == 0){
    1020:	80 91 e2 06 	lds	r24, 0x06E2
    1024:	88 23       	and	r24, r24
    1026:	11 f0       	breq	.+4      	; 0x102c <Sensors_HDC1080_I2C_Receive+0x12>
    1028:	10 e0       	ldi	r17, 0x00	; 0
    102a:	1f c0       	rjmp	.+62     	; 0x106a <Sensors_HDC1080_I2C_Receive+0x50>
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
    102c:	81 e0       	ldi	r24, 0x01	; 1
    102e:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <Sensors_I2C_SDA_State_Set>
    1032:	86 e0       	ldi	r24, 0x06	; 6
    1034:	8a 95       	dec	r24
    1036:	f1 f7       	brne	.-4      	; 0x1034 <Sensors_HDC1080_I2C_Receive+0x1a>
    1038:	10 e0       	ldi	r17, 0x00	; 0
    103a:	00 e0       	ldi	r16, 0x00	; 0
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i = 0; i < 8; i++){
            val <<= 1;
    103c:	46 e0       	ldi	r20, 0x06	; 6
    103e:	f4 2e       	mov	r15, r20
    1040:	11 0f       	add	r17, r17
            if(Sensors_I2C_SDA_State_Get() == LOGIC_HIGH){
    1042:	0e 94 67 07 	call	0xece	; 0xece <Sensors_I2C_SDA_State_Get>
    1046:	81 30       	cpi	r24, 0x01	; 1
    1048:	09 f4       	brne	.+2      	; 0x104c <Sensors_HDC1080_I2C_Receive+0x32>
                val |= 1;
    104a:	11 60       	ori	r17, 0x01	; 1
            }
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    104c:	81 e0       	ldi	r24, 0x01	; 1
    104e:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
    1052:	8f 2d       	mov	r24, r15
    1054:	8a 95       	dec	r24
    1056:	f1 f7       	brne	.-4      	; 0x1054 <Sensors_HDC1080_I2C_Receive+0x3a>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    1058:	80 e0       	ldi	r24, 0x00	; 0
    105a:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
    105e:	8f 2d       	mov	r24, r15
    1060:	8a 95       	dec	r24
    1062:	f1 f7       	brne	.-4      	; 0x1060 <Sensors_HDC1080_I2C_Receive+0x46>
    uint8_t val = 0;
    if(HDC1080.Error == 0){
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i = 0; i < 8; i++){
    1064:	0f 5f       	subi	r16, 0xFF	; 255
    1066:	08 30       	cpi	r16, 0x08	; 8
    1068:	59 f7       	brne	.-42     	; 0x1040 <Sensors_HDC1080_I2C_Receive+0x26>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
    }
    return val;
}
    106a:	81 2f       	mov	r24, r17
    106c:	1f 91       	pop	r17
    106e:	0f 91       	pop	r16
    1070:	ff 90       	pop	r15
    1072:	08 95       	ret

00001074 <Sensors_HDC1080_I2C_Check_Ack>:

void Sensors_HDC1080_I2C_Check_Ack(void){
    1074:	1f 93       	push	r17
    if(HDC1080.Error == 0){
    1076:	80 91 e2 06 	lds	r24, 0x06E2
    107a:	88 23       	and	r24, r24
    107c:	f9 f4       	brne	.+62     	; 0x10bc <Sensors_HDC1080_I2C_Check_Ack+0x48>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
    107e:	81 e0       	ldi	r24, 0x01	; 1
    1080:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <Sensors_I2C_SDA_State_Set>
    1084:	12 e0       	ldi	r17, 0x02	; 2
    1086:	81 2f       	mov	r24, r17
    1088:	8a 95       	dec	r24
    108a:	f1 f7       	brne	.-4      	; 0x1088 <Sensors_HDC1080_I2C_Check_Ack+0x14>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    108c:	81 e0       	ldi	r24, 0x01	; 1
    108e:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
    1092:	1a 95       	dec	r17
    1094:	f1 f7       	brne	.-4      	; 0x1092 <Sensors_HDC1080_I2C_Check_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        if(Sensors_I2C_SDA_State_Get() == LOGIC_LOW){
    1096:	0e 94 67 07 	call	0xece	; 0xece <Sensors_I2C_SDA_State_Get>
    109a:	88 23       	and	r24, r24
    109c:	21 f4       	brne	.+8      	; 0x10a6 <Sensors_HDC1080_I2C_Check_Ack+0x32>
            HDC1080.AckStatus = TRUE;
    109e:	81 e0       	ldi	r24, 0x01	; 1
    10a0:	80 93 d7 06 	sts	0x06D7, r24
    10a4:	02 c0       	rjmp	.+4      	; 0x10aa <Sensors_HDC1080_I2C_Check_Ack+0x36>
        }
        else{
            HDC1080.AckStatus = FALSE;
    10a6:	10 92 d7 06 	sts	0x06D7, r1
    10aa:	12 e0       	ldi	r17, 0x02	; 2
    10ac:	81 2f       	mov	r24, r17
    10ae:	8a 95       	dec	r24
    10b0:	f1 f7       	brne	.-4      	; 0x10ae <Sensors_HDC1080_I2C_Check_Ack+0x3a>
        }
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    10b2:	80 e0       	ldi	r24, 0x00	; 0
    10b4:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
    10b8:	1a 95       	dec	r17
    10ba:	f1 f7       	brne	.-4      	; 0x10b8 <Sensors_HDC1080_I2C_Check_Ack+0x44>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
    10bc:	1f 91       	pop	r17
    10be:	08 95       	ret

000010c0 <Sensors_HDC1080_I2C_Send_Ack>:

void Sensors_HDC1080_I2C_Send_Ack(void){
    10c0:	1f 93       	push	r17
    if(HDC1080.Error == 0){
    10c2:	80 91 e2 06 	lds	r24, 0x06E2
    10c6:	88 23       	and	r24, r24
    10c8:	a1 f4       	brne	.+40     	; 0x10f2 <Sensors_HDC1080_I2C_Send_Ack+0x32>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
    10ca:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <Sensors_I2C_SDA_State_Set>
    10ce:	12 e0       	ldi	r17, 0x02	; 2
    10d0:	81 2f       	mov	r24, r17
    10d2:	8a 95       	dec	r24
    10d4:	f1 f7       	brne	.-4      	; 0x10d2 <Sensors_HDC1080_I2C_Send_Ack+0x12>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    10d6:	81 e0       	ldi	r24, 0x01	; 1
    10d8:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
    10dc:	81 2f       	mov	r24, r17
    10de:	8a 95       	dec	r24
    10e0:	f1 f7       	brne	.-4      	; 0x10de <Sensors_HDC1080_I2C_Send_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    10e2:	81 2f       	mov	r24, r17
    10e4:	8a 95       	dec	r24
    10e6:	f1 f7       	brne	.-4      	; 0x10e4 <Sensors_HDC1080_I2C_Send_Ack+0x24>
    10e8:	80 e0       	ldi	r24, 0x00	; 0
    10ea:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Sensors_I2C_SCL_State_Set>
    10ee:	1a 95       	dec	r17
    10f0:	f1 f7       	brne	.-4      	; 0x10ee <Sensors_HDC1080_I2C_Send_Ack+0x2e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
    10f2:	1f 91       	pop	r17
    10f4:	08 95       	ret

000010f6 <Sensors_HDC1080_Slave_Addr_Send>:

uint8_t Sensors_HDC1080_Slave_Addr_Send(uint8_t addr){
    10f6:	0f 93       	push	r16
    10f8:	1f 93       	push	r17
    10fa:	08 2f       	mov	r16, r24
    10fc:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t cnt = 0, sts;
    while(1){
        Sensors_HDC1080_I2C_Start();
    10fe:	0e 94 80 07 	call	0xf00	; 0xf00 <Sensors_HDC1080_I2C_Start>
        Sensors_HDC1080_I2C_Send( addr );
    1102:	80 2f       	mov	r24, r16
    1104:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <Sensors_HDC1080_I2C_Send>
        Sensors_HDC1080_I2C_Check_Ack();
    1108:	0e 94 3a 08 	call	0x1074	; 0x1074 <Sensors_HDC1080_I2C_Check_Ack>
        if(HDC1080.AckStatus == FALSE){
    110c:	80 91 d7 06 	lds	r24, 0x06D7
    1110:	88 23       	and	r24, r24
    1112:	11 f0       	breq	.+4      	; 0x1118 <Sensors_HDC1080_Slave_Addr_Send+0x22>
    1114:	81 e0       	ldi	r24, 0x01	; 1
    1116:	09 c0       	rjmp	.+18     	; 0x112a <Sensors_HDC1080_Slave_Addr_Send+0x34>
            Sensors_HDC1080_I2C_Stop();
    1118:	0e 94 9f 07 	call	0xf3e	; 0xf3e <Sensors_HDC1080_I2C_Stop>
            cnt++;
    111c:	1f 5f       	subi	r17, 0xFF	; 255
            if(cnt > SENSORS_HDC1080_ACK_MAX_RETRY){
    111e:	1f 31       	cpi	r17, 0x1F	; 31
    1120:	71 f7       	brne	.-36     	; 0x10fe <Sensors_HDC1080_Slave_Addr_Send+0x8>
                //Set error flag to stop next communications
                HDC1080.Error = SENSOR_ERROR_I2C_ADDR_W_NACK;
    1122:	81 e0       	ldi	r24, 0x01	; 1
    1124:	80 93 e2 06 	sts	0x06E2, r24
    1128:	80 e0       	ldi	r24, 0x00	; 0
            sts = SUCCESSFUL;
            break;
        }
    }
    return sts;
}
    112a:	1f 91       	pop	r17
    112c:	0f 91       	pop	r16
    112e:	08 95       	ret

00001130 <Sensors_HDC1080_Config>:

void Sensors_HDC1080_Config(uint8_t type){
    1130:	ff 92       	push	r15
    1132:	0f 93       	push	r16
    1134:	1f 93       	push	r17
    1136:	18 2f       	mov	r17, r24
    //Config sensor
    uint8_t cnt = 0, sts;
    Sensors_HDC1080_Slave_Addr_Send(SENSORS_HDC1080_ADDR << 1);
    1138:	80 e8       	ldi	r24, 0x80	; 128
    113a:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <Sensors_HDC1080_Slave_Addr_Send>
    Sensors_HDC1080_I2C_Send(0x02);
    113e:	82 e0       	ldi	r24, 0x02	; 2
    1140:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    1144:	0e 94 3a 08 	call	0x1074	; 0x1074 <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    1148:	f0 90 d7 06 	lds	r15, 0x06D7
    Sensors_HDC1080_I2C_Send(type);
    114c:	81 2f       	mov	r24, r17
    114e:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    1152:	0e 94 3a 08 	call	0x1074	; 0x1074 <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    1156:	00 91 d7 06 	lds	r16, 0x06D7
    Sensors_HDC1080_I2C_Send(0x00);
    115a:	80 e0       	ldi	r24, 0x00	; 0
    115c:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    1160:	0e 94 3a 08 	call	0x1074	; 0x1074 <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 2;
    1164:	10 91 d7 06 	lds	r17, 0x06D7
    Sensors_HDC1080_I2C_Stop();
    1168:	0e 94 9f 07 	call	0xf3e	; 0xf3e <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x07) ){
    116c:	80 91 e2 06 	lds	r24, 0x06E2
    1170:	88 23       	and	r24, r24
    1172:	51 f4       	brne	.+20     	; 0x1188 <Sensors_HDC1080_Config+0x58>
    1174:	00 0f       	add	r16, r16
    1176:	11 0f       	add	r17, r17
    1178:	11 0f       	add	r17, r17
    117a:	10 2b       	or	r17, r16
    117c:	1f 29       	or	r17, r15
    117e:	17 30       	cpi	r17, 0x07	; 7
    1180:	19 f0       	breq	.+6      	; 0x1188 <Sensors_HDC1080_Config+0x58>
        HDC1080.Error = SENSOR_ERROR_I2C_CONFIG_FAILED;
    1182:	85 e0       	ldi	r24, 0x05	; 5
    1184:	80 93 e2 06 	sts	0x06E2, r24
    }
}
    1188:	1f 91       	pop	r17
    118a:	0f 91       	pop	r16
    118c:	ff 90       	pop	r15
    118e:	08 95       	ret

00001190 <Sensors_Sample_Temp_RH>:

void Sensors_Sample_Temp_RH(void){
    1190:	ef 92       	push	r14
    1192:	ff 92       	push	r15
    1194:	0f 93       	push	r16
    1196:	1f 93       	push	r17
    uint8_t   sts;
    uint32_t  temp_val = 0, rh_val = 0;
    //Enable Power to sensor module
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_BP);
    1198:	5b 98       	cbi	0x0b, 3	; 11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    119a:	80 e2       	ldi	r24, 0x20	; 32
    119c:	9e e4       	ldi	r25, 0x4E	; 78
    119e:	01 97       	sbiw	r24, 0x01	; 1
    11a0:	f1 f7       	brne	.-4      	; 0x119e <Sensors_Sample_Temp_RH+0xe>
    //Wait until sensor is ready
    _delay_ms(SENSORS_HDC1080_POWER_UP_DELAY);
    
    //Clear all errors
    HDC1080.Error = 0;
    11a2:	10 92 e2 06 	sts	0x06E2, r1
    //Config HDC1080, 1->Temp_RH, 0->Temp/RH
    Sensors_HDC1080_Config(0);
    11a6:	80 e0       	ldi	r24, 0x00	; 0
    11a8:	0e 94 98 08 	call	0x1130	; 0x1130 <Sensors_HDC1080_Config>
    
    //Trigger Temp measurement
    Sensors_HDC1080_I2C_Start();
    11ac:	0e 94 80 07 	call	0xf00	; 0xf00 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
    11b0:	80 e8       	ldi	r24, 0x80	; 128
    11b2:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    11b6:	0e 94 3a 08 	call	0x1074	; 0x1074 <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    11ba:	00 91 d7 06 	lds	r16, 0x06D7
    Sensors_HDC1080_I2C_Send(0x00);
    11be:	80 e0       	ldi	r24, 0x00	; 0
    11c0:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    11c4:	0e 94 3a 08 	call	0x1074	; 0x1074 <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    11c8:	10 91 d7 06 	lds	r17, 0x06D7
    Sensors_HDC1080_I2C_Stop();
    11cc:	0e 94 9f 07 	call	0xf3e	; 0xf3e <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x03) ){
    11d0:	80 91 e2 06 	lds	r24, 0x06E2
    11d4:	88 23       	and	r24, r24
    11d6:	39 f4       	brne	.+14     	; 0x11e6 <Sensors_Sample_Temp_RH+0x56>
    11d8:	11 0f       	add	r17, r17
    11da:	10 2b       	or	r17, r16
    11dc:	13 30       	cpi	r17, 0x03	; 3
    11de:	19 f0       	breq	.+6      	; 0x11e6 <Sensors_Sample_Temp_RH+0x56>
        HDC1080.Error = SENSOR_ERROR_I2C_TEMP_MES_TRIG_FAILED;
    11e0:	86 e0       	ldi	r24, 0x06	; 6
    11e2:	80 93 e2 06 	sts	0x06E2, r24
    11e6:	80 e7       	ldi	r24, 0x70	; 112
    11e8:	97 e1       	ldi	r25, 0x17	; 23
    11ea:	01 97       	sbiw	r24, 0x01	; 1
    11ec:	f1 f7       	brne	.-4      	; 0x11ea <Sensors_Sample_Temp_RH+0x5a>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    
    //Read Temp
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    11ee:	81 e8       	ldi	r24, 0x81	; 129
    11f0:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <Sensors_HDC1080_Slave_Addr_Send>
    //Read temp result registers
    temp_val = Sensors_HDC1080_I2C_Receive();
    11f4:	0e 94 0d 08 	call	0x101a	; 0x101a <Sensors_HDC1080_I2C_Receive>
    11f8:	e8 2e       	mov	r14, r24
    Sensors_HDC1080_I2C_Send_Ack();
    11fa:	0e 94 60 08 	call	0x10c0	; 0x10c0 <Sensors_HDC1080_I2C_Send_Ack>
    temp_val <<= 8;
    temp_val |= Sensors_HDC1080_I2C_Receive();
    11fe:	0e 94 0d 08 	call	0x101a	; 0x101a <Sensors_HDC1080_I2C_Receive>
    1202:	f8 2e       	mov	r15, r24
    //Send NACK
    Sensors_HDC1080_I2C_Check_Ack();
    1204:	0e 94 3a 08 	call	0x1074	; 0x1074 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    1208:	0e 94 9f 07 	call	0xf3e	; 0xf3e <Sensors_HDC1080_I2C_Stop>



    //Trigger RH measurement
    Sensors_HDC1080_I2C_Start();
    120c:	0e 94 80 07 	call	0xf00	; 0xf00 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
    1210:	80 e8       	ldi	r24, 0x80	; 128
    1212:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    1216:	0e 94 3a 08 	call	0x1074	; 0x1074 <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    121a:	00 91 d7 06 	lds	r16, 0x06D7
    Sensors_HDC1080_I2C_Send(0x01);
    121e:	81 e0       	ldi	r24, 0x01	; 1
    1220:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    1224:	0e 94 3a 08 	call	0x1074	; 0x1074 <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    1228:	10 91 d7 06 	lds	r17, 0x06D7
    Sensors_HDC1080_I2C_Stop();
    122c:	0e 94 9f 07 	call	0xf3e	; 0xf3e <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x03) ){
    1230:	80 91 e2 06 	lds	r24, 0x06E2
    1234:	88 23       	and	r24, r24
    1236:	39 f4       	brne	.+14     	; 0x1246 <Sensors_Sample_Temp_RH+0xb6>
    1238:	11 0f       	add	r17, r17
    123a:	10 2b       	or	r17, r16
    123c:	13 30       	cpi	r17, 0x03	; 3
    123e:	19 f0       	breq	.+6      	; 0x1246 <Sensors_Sample_Temp_RH+0xb6>
        HDC1080.Error = SENSOR_ERROR_I2C_RH_MES_TRIG_FAILED;
    1240:	87 e0       	ldi	r24, 0x07	; 7
    1242:	80 93 e2 06 	sts	0x06E2, r24
    1246:	80 e7       	ldi	r24, 0x70	; 112
    1248:	97 e1       	ldi	r25, 0x17	; 23
    124a:	01 97       	sbiw	r24, 0x01	; 1
    124c:	f1 f7       	brne	.-4      	; 0x124a <Sensors_Sample_Temp_RH+0xba>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    124e:	81 e8       	ldi	r24, 0x81	; 129
    1250:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <Sensors_HDC1080_Slave_Addr_Send>
    //Read RH result registers
    rh_val = Sensors_HDC1080_I2C_Receive();
    1254:	0e 94 0d 08 	call	0x101a	; 0x101a <Sensors_HDC1080_I2C_Receive>
    1258:	08 2f       	mov	r16, r24
    Sensors_HDC1080_I2C_Send_Ack();
    125a:	0e 94 60 08 	call	0x10c0	; 0x10c0 <Sensors_HDC1080_I2C_Send_Ack>
    rh_val <<= 8;
    rh_val |= Sensors_HDC1080_I2C_Receive();
    125e:	0e 94 0d 08 	call	0x101a	; 0x101a <Sensors_HDC1080_I2C_Receive>
    1262:	18 2f       	mov	r17, r24
    Sensors_HDC1080_I2C_Check_Ack();
    1264:	0e 94 3a 08 	call	0x1074	; 0x1074 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    1268:	0e 94 9f 07 	call	0xf3e	; 0xf3e <Sensors_HDC1080_I2C_Stop>


    //Send forced stop if necessary
    Sensors_HDC1080_I2C_Forced_Stop();
    126c:	0e 94 c1 07 	call	0xf82	; 0xf82 <Sensors_HDC1080_I2C_Forced_Stop>
    //Disable Power to sensor module
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);
    1270:	5b 9a       	sbi	0x0b, 3	; 11

    //Check errors and calculate
    if(HDC1080.Error == 0){
    1272:	80 91 e2 06 	lds	r24, 0x06E2
    1276:	88 23       	and	r24, r24
    1278:	09 f0       	breq	.+2      	; 0x127c <Sensors_Sample_Temp_RH+0xec>
    127a:	43 c0       	rjmp	.+134    	; 0x1302 <Sensors_Sample_Temp_RH+0x172>
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    
    //Read Temp
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    //Read temp result registers
    temp_val = Sensors_HDC1080_I2C_Receive();
    127c:	6e 2d       	mov	r22, r14
    127e:	70 e0       	ldi	r23, 0x00	; 0
    1280:	80 e0       	ldi	r24, 0x00	; 0
    1282:	90 e0       	ldi	r25, 0x00	; 0
    Sensors_HDC1080_I2C_Send_Ack();
    temp_val <<= 8;
    1284:	98 2f       	mov	r25, r24
    1286:	87 2f       	mov	r24, r23
    1288:	76 2f       	mov	r23, r22
    128a:	66 27       	eor	r22, r22
    temp_val |= Sensors_HDC1080_I2C_Receive();
    128c:	2f 2d       	mov	r18, r15
    128e:	30 e0       	ldi	r19, 0x00	; 0
    1290:	40 e0       	ldi	r20, 0x00	; 0
    1292:	50 e0       	ldi	r21, 0x00	; 0
    1294:	62 2b       	or	r22, r18
    1296:	73 2b       	or	r23, r19
    1298:	84 2b       	or	r24, r20
    129a:	95 2b       	or	r25, r21
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);

    //Check errors and calculate
    if(HDC1080.Error == 0){
        //Temp result is x10
        temp_val *= 1650;
    129c:	22 e7       	ldi	r18, 0x72	; 114
    129e:	36 e0       	ldi	r19, 0x06	; 6
    12a0:	40 e0       	ldi	r20, 0x00	; 0
    12a2:	50 e0       	ldi	r21, 0x00	; 0
    12a4:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsi3>
        temp_val /= 65535;
        HDC1080.Temp  = (int16_t) temp_val;
        HDC1080.Temp -= 400;
    12a8:	2f ef       	ldi	r18, 0xFF	; 255
    12aa:	3f ef       	ldi	r19, 0xFF	; 255
    12ac:	40 e0       	ldi	r20, 0x00	; 0
    12ae:	50 e0       	ldi	r21, 0x00	; 0
    12b0:	0e 94 b4 0f 	call	0x1f68	; 0x1f68 <__udivmodsi4>
    12b4:	20 59       	subi	r18, 0x90	; 144
    12b6:	31 40       	sbci	r19, 0x01	; 1
    12b8:	30 93 de 06 	sts	0x06DE, r19
    12bc:	20 93 dd 06 	sts	0x06DD, r18
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    //Read RH result registers
    rh_val = Sensors_HDC1080_I2C_Receive();
    12c0:	60 2f       	mov	r22, r16
    12c2:	70 e0       	ldi	r23, 0x00	; 0
    12c4:	80 e0       	ldi	r24, 0x00	; 0
    12c6:	90 e0       	ldi	r25, 0x00	; 0
    Sensors_HDC1080_I2C_Send_Ack();
    rh_val <<= 8;
    12c8:	98 2f       	mov	r25, r24
    12ca:	87 2f       	mov	r24, r23
    12cc:	76 2f       	mov	r23, r22
    12ce:	66 27       	eor	r22, r22
    rh_val |= Sensors_HDC1080_I2C_Receive();
    12d0:	21 2f       	mov	r18, r17
    12d2:	30 e0       	ldi	r19, 0x00	; 0
    12d4:	40 e0       	ldi	r20, 0x00	; 0
    12d6:	50 e0       	ldi	r21, 0x00	; 0
    12d8:	62 2b       	or	r22, r18
    12da:	73 2b       	or	r23, r19
    12dc:	84 2b       	or	r24, r20
    12de:	95 2b       	or	r25, r21
        temp_val /= 65535;
        HDC1080.Temp  = (int16_t) temp_val;
        HDC1080.Temp -= 400;

        //RH value in %
        rh_val *= 100;
    12e0:	24 e6       	ldi	r18, 0x64	; 100
    12e2:	30 e0       	ldi	r19, 0x00	; 0
    12e4:	40 e0       	ldi	r20, 0x00	; 0
    12e6:	50 e0       	ldi	r21, 0x00	; 0
    12e8:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsi3>
        rh_val /= 65535;
        HDC1080.RH = (uint16_t)rh_val;
    12ec:	2f ef       	ldi	r18, 0xFF	; 255
    12ee:	3f ef       	ldi	r19, 0xFF	; 255
    12f0:	40 e0       	ldi	r20, 0x00	; 0
    12f2:	50 e0       	ldi	r21, 0x00	; 0
    12f4:	0e 94 b4 0f 	call	0x1f68	; 0x1f68 <__udivmodsi4>
    12f8:	30 93 e0 06 	sts	0x06E0, r19
    12fc:	20 93 df 06 	sts	0x06DF, r18
    1300:	04 c0       	rjmp	.+8      	; 0x130a <Sensors_Sample_Temp_RH+0x17a>
    }
    else{
        HDC1080.StickyError = HDC1080.Error;
    1302:	80 93 e3 06 	sts	0x06E3, r24
        HDC1080.Error = 0;
    1306:	10 92 e2 06 	sts	0x06E2, r1
    }
}
    130a:	1f 91       	pop	r17
    130c:	0f 91       	pop	r16
    130e:	ff 90       	pop	r15
    1310:	ef 90       	pop	r14
    1312:	08 95       	ret

00001314 <Sensors_HDC1080_Address_Get>:


uint8_t Sensors_HDC1080_Address_Get(void){
  return HDC1080.Address;
}
    1314:	80 91 da 06 	lds	r24, 0x06DA
    1318:	08 95       	ret

0000131a <Sensors_HDC1080_Status_Get>:

uint8_t Sensors_HDC1080_Status_Get(void){
  return HDC1080.Status;
}
    131a:	80 91 d6 06 	lds	r24, 0x06D6
    131e:	08 95       	ret

00001320 <Sensors_HDC1080_Error_Get>:

uint8_t Sensors_HDC1080_Error_Get(void){
  return HDC1080.Error;
}
    1320:	80 91 e2 06 	lds	r24, 0x06E2
    1324:	08 95       	ret

00001326 <Sensors_HDC1080_Sticky_Error_Get>:

uint8_t Sensors_HDC1080_Sticky_Error_Get(void){
  return HDC1080.StickyError;
}
    1326:	80 91 e3 06 	lds	r24, 0x06E3
    132a:	08 95       	ret

0000132c <Sensors_HDC1080_Temp_Get>:

int16_t Sensors_HDC1080_Temp_Get(void){
    return HDC1080.Temp;
}
    132c:	80 91 dd 06 	lds	r24, 0x06DD
    1330:	90 91 de 06 	lds	r25, 0x06DE
    1334:	08 95       	ret

00001336 <Sensors_HDC1080_RH_Get>:

uint16_t Sensors_HDC1080_RH_Get(void){
    return HDC1080.RH;
}
    1336:	80 91 df 06 	lds	r24, 0x06DF
    133a:	90 91 e0 06 	lds	r25, 0x06E0
    133e:	08 95       	ret

00001340 <Sensors_NTC_Temp_Get>:

int16_t Sensors_NTC_Temp_Get(void){
    return NTC.Temp;
    1340:	80 91 d2 06 	lds	r24, 0x06D2
    1344:	90 91 d3 06 	lds	r25, 0x06D3
    1348:	08 95       	ret

0000134a <__vector_7>:

#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    134a:	20 91 53 00 	lds	r18, 0x0053
    134e:	2e 7f       	andi	r18, 0xFE	; 254
    1350:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    1354:	0f 92       	push	r0
    1356:	0f b6       	in	r0, 0x3f	; 63
    1358:	0f 92       	push	r0
    135a:	1f 92       	push	r1
    135c:	11 24       	eor	r1, r1
    135e:	2f 92       	push	r2
    1360:	3f 92       	push	r3
    1362:	4f 92       	push	r4
    1364:	5f 92       	push	r5
    1366:	6f 92       	push	r6
    1368:	7f 92       	push	r7
    136a:	8f 92       	push	r8
    136c:	9f 92       	push	r9
    136e:	af 92       	push	r10
    1370:	bf 92       	push	r11
    1372:	cf 92       	push	r12
    1374:	df 92       	push	r13
    1376:	ef 92       	push	r14
    1378:	ff 92       	push	r15
    137a:	0f 93       	push	r16
    137c:	1f 93       	push	r17
    137e:	2f 93       	push	r18
    1380:	3f 93       	push	r19
    1382:	4f 93       	push	r20
    1384:	5f 93       	push	r21
    1386:	6f 93       	push	r22
    1388:	7f 93       	push	r23
    138a:	8f 93       	push	r24
    138c:	9f 93       	push	r25
    138e:	af 93       	push	r26
    1390:	bf 93       	push	r27
    1392:	cf 93       	push	r28
    1394:	df 93       	push	r29
    1396:	ef 93       	push	r30
    1398:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    139a:	e3 e4       	ldi	r30, 0x43	; 67
    139c:	f1 e0       	ldi	r31, 0x01	; 1
    139e:	20 91 3a 01 	lds	r18, 0x013A
    13a2:	22 0f       	add	r18, r18
    13a4:	e2 0f       	add	r30, r18
    13a6:	20 e0       	ldi	r18, 0x00	; 0
    13a8:	f2 1f       	adc	r31, r18
    13aa:	2d b7       	in	r18, 0x3d	; 61
    13ac:	3e b7       	in	r19, 0x3e	; 62
    13ae:	20 83       	st	Z, r18
    13b0:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    13b2:	21 e0       	ldi	r18, 0x01	; 1
    13b4:	30 91 33 01 	lds	r19, 0x0133
    13b8:	32 0f       	add	r19, r18
    13ba:	30 93 33 01 	sts	0x0133, r19
    13be:	20 e0       	ldi	r18, 0x00	; 0
    13c0:	30 91 34 01 	lds	r19, 0x0134
    13c4:	32 1f       	adc	r19, r18
    13c6:	30 93 34 01 	sts	0x0134, r19
    13ca:	30 91 35 01 	lds	r19, 0x0135
    13ce:	32 1f       	adc	r19, r18
    13d0:	30 93 35 01 	sts	0x0135, r19
    13d4:	30 91 36 01 	lds	r19, 0x0136
    13d8:	32 1f       	adc	r19, r18
    13da:	30 93 36 01 	sts	0x0136, r19
    13de:	30 91 37 01 	lds	r19, 0x0137
    13e2:	32 1f       	adc	r19, r18
    13e4:	30 93 37 01 	sts	0x0137, r19
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    13e8:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    13ea:	2f ef       	ldi	r18, 0xFF	; 255
    13ec:	20 93 3c 01 	sts	0x013C, r18
    13f0:	20 e0       	ldi	r18, 0x00	; 0
    13f2:	20 93 3d 01 	sts	0x013D, r18
    13f6:	58 2f       	mov	r21, r24

000013f8 <_KER_SCH_LOOP9>:
    13f8:	20 93 3a 01 	sts	0x013A, r18
    13fc:	85 2f       	mov	r24, r21
    13fe:	e9 e7       	ldi	r30, 0x79	; 121
    1400:	f1 e0       	ldi	r31, 0x01	; 1
    1402:	20 91 3a 01 	lds	r18, 0x013A
    1406:	22 0f       	add	r18, r18
    1408:	e2 0f       	add	r30, r18
    140a:	20 e0       	ldi	r18, 0x00	; 0
    140c:	f2 1f       	adc	r31, r18
    140e:	20 81       	ld	r18, Z
    1410:	31 81       	ldd	r19, Z+1	; 0x01
    1412:	42 2f       	mov	r20, r18
    1414:	43 2b       	or	r20, r19
    1416:	59 f0       	breq	.+22     	; 0x142e <_VAL_NULL10>
    1418:	81 30       	cpi	r24, 0x01	; 1
    141a:	99 f0       	breq	.+38     	; 0x1442 <_VAL_NOT_NULL10>
    141c:	41 e0       	ldi	r20, 0x01	; 1
    141e:	24 1b       	sub	r18, r20
    1420:	40 e0       	ldi	r20, 0x00	; 0
    1422:	34 0b       	sbc	r19, r20
    1424:	20 83       	st	Z, r18
    1426:	31 83       	std	Z+1, r19	; 0x01
    1428:	42 2f       	mov	r20, r18
    142a:	43 2b       	or	r20, r19
    142c:	51 f4       	brne	.+20     	; 0x1442 <_VAL_NOT_NULL10>

0000142e <_VAL_NULL10>:
    142e:	e5 e6       	ldi	r30, 0x65	; 101
    1430:	f1 e0       	ldi	r31, 0x01	; 1
    1432:	20 91 3a 01 	lds	r18, 0x013A
    1436:	e2 0f       	add	r30, r18
    1438:	20 e0       	ldi	r18, 0x00	; 0
    143a:	f2 1f       	adc	r31, r18
    143c:	81 e0       	ldi	r24, 0x01	; 1
    143e:	80 83       	st	Z, r24
    1440:	08 c0       	rjmp	.+16     	; 0x1452 <_EXIT_SLP_TIME10>

00001442 <_VAL_NOT_NULL10>:
    1442:	e5 e6       	ldi	r30, 0x65	; 101
    1444:	f1 e0       	ldi	r31, 0x01	; 1
    1446:	20 91 3a 01 	lds	r18, 0x013A
    144a:	e2 0f       	add	r30, r18
    144c:	20 e0       	ldi	r18, 0x00	; 0
    144e:	f2 1f       	adc	r31, r18
    1450:	80 81       	ld	r24, Z

00001452 <_EXIT_SLP_TIME10>:
    1452:	81 30       	cpi	r24, 0x01	; 1
    1454:	19 f0       	breq	.+6      	; 0x145c <_KER_CALC_PRIO9>
    1456:	84 30       	cpi	r24, 0x04	; 4
    1458:	09 f0       	breq	.+2      	; 0x145c <_KER_CALC_PRIO9>
    145a:	12 c0       	rjmp	.+36     	; 0x1480 <_KER_SCH_NEXT9>

0000145c <_KER_CALC_PRIO9>:
    145c:	ef e6       	ldi	r30, 0x6F	; 111
    145e:	f1 e0       	ldi	r31, 0x01	; 1
    1460:	20 e0       	ldi	r18, 0x00	; 0
    1462:	80 91 3a 01 	lds	r24, 0x013A
    1466:	e8 0f       	add	r30, r24
    1468:	f2 1f       	adc	r31, r18
    146a:	80 81       	ld	r24, Z
    146c:	20 91 3c 01 	lds	r18, 0x013C
    1470:	82 17       	cp	r24, r18
    1472:	30 f4       	brcc	.+12     	; 0x1480 <_KER_SCH_NEXT9>
    1474:	80 93 3c 01 	sts	0x013C, r24
    1478:	20 91 3a 01 	lds	r18, 0x013A
    147c:	20 93 3d 01 	sts	0x013D, r18

00001480 <_KER_SCH_NEXT9>:
    1480:	20 91 3a 01 	lds	r18, 0x013A
    1484:	23 95       	inc	r18
    1486:	30 91 3b 01 	lds	r19, 0x013B
    148a:	23 17       	cp	r18, r19
    148c:	08 f4       	brcc	.+2      	; 0x1490 <_KER_SCH_EXIT9>
    148e:	b4 cf       	rjmp	.-152    	; 0x13f8 <_KER_SCH_LOOP9>

00001490 <_KER_SCH_EXIT9>:
    1490:	20 91 3d 01 	lds	r18, 0x013D
    1494:	20 93 3a 01 	sts	0x013A, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    1498:	20 91 3a 01 	lds	r18, 0x013A
    149c:	22 23       	and	r18, r18
    149e:	29 f0       	breq	.+10     	; 0x14aa <_KER_USG_TICK15>
    14a0:	20 91 3f 01 	lds	r18, 0x013F
    14a4:	23 95       	inc	r18
    14a6:	20 93 3f 01 	sts	0x013F, r18

000014aa <_KER_USG_TICK15>:
    14aa:	20 91 3e 01 	lds	r18, 0x013E
    14ae:	23 95       	inc	r18
    14b0:	24 36       	cpi	r18, 0x64	; 100
    14b2:	40 f0       	brcs	.+16     	; 0x14c4 <_KER_USG_UTC_SV15>
    14b4:	20 e0       	ldi	r18, 0x00	; 0
    14b6:	30 91 3f 01 	lds	r19, 0x013F
    14ba:	30 93 40 01 	sts	0x0140, r19
    14be:	30 e0       	ldi	r19, 0x00	; 0
    14c0:	30 93 3f 01 	sts	0x013F, r19

000014c4 <_KER_USG_UTC_SV15>:
    14c4:	20 93 3e 01 	sts	0x013E, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    14c8:	e3 e4       	ldi	r30, 0x43	; 67
    14ca:	f1 e0       	ldi	r31, 0x01	; 1
    14cc:	20 91 3a 01 	lds	r18, 0x013A
    14d0:	22 0f       	add	r18, r18
    14d2:	e2 0f       	add	r30, r18
    14d4:	20 e0       	ldi	r18, 0x00	; 0
    14d6:	f2 1f       	adc	r31, r18
    14d8:	20 81       	ld	r18, Z
    14da:	31 81       	ldd	r19, Z+1	; 0x01
    14dc:	2d bf       	out	0x3d, r18	; 61
    14de:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    14e0:	ff 91       	pop	r31
    14e2:	ef 91       	pop	r30
    14e4:	df 91       	pop	r29
    14e6:	cf 91       	pop	r28
    14e8:	bf 91       	pop	r27
    14ea:	af 91       	pop	r26
    14ec:	9f 91       	pop	r25
    14ee:	8f 91       	pop	r24
    14f0:	7f 91       	pop	r23
    14f2:	6f 91       	pop	r22
    14f4:	5f 91       	pop	r21
    14f6:	4f 91       	pop	r20
    14f8:	3f 91       	pop	r19
    14fa:	2f 91       	pop	r18
    14fc:	1f 91       	pop	r17
    14fe:	0f 91       	pop	r16
    1500:	ff 90       	pop	r15
    1502:	ef 90       	pop	r14
    1504:	df 90       	pop	r13
    1506:	cf 90       	pop	r12
    1508:	bf 90       	pop	r11
    150a:	af 90       	pop	r10
    150c:	9f 90       	pop	r9
    150e:	8f 90       	pop	r8
    1510:	7f 90       	pop	r7
    1512:	6f 90       	pop	r6
    1514:	5f 90       	pop	r5
    1516:	4f 90       	pop	r4
    1518:	3f 90       	pop	r3
    151a:	2f 90       	pop	r2
    151c:	1f 90       	pop	r1
    151e:	0f 90       	pop	r0
    1520:	0f be       	out	0x3f, r0	; 63
    1522:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    1524:	18 95       	reti

00001526 <__vector_9>:
.global  __vector_9                                                                            
    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    1526:	20 91 53 00 	lds	r18, 0x0053
    152a:	2e 7f       	andi	r18, 0xFE	; 254
    152c:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    1530:	0f 92       	push	r0
    1532:	0f b6       	in	r0, 0x3f	; 63
    1534:	0f 92       	push	r0
    1536:	1f 92       	push	r1
    1538:	11 24       	eor	r1, r1
    153a:	2f 92       	push	r2
    153c:	3f 92       	push	r3
    153e:	4f 92       	push	r4
    1540:	5f 92       	push	r5
    1542:	6f 92       	push	r6
    1544:	7f 92       	push	r7
    1546:	8f 92       	push	r8
    1548:	9f 92       	push	r9
    154a:	af 92       	push	r10
    154c:	bf 92       	push	r11
    154e:	cf 92       	push	r12
    1550:	df 92       	push	r13
    1552:	ef 92       	push	r14
    1554:	ff 92       	push	r15
    1556:	0f 93       	push	r16
    1558:	1f 93       	push	r17
    155a:	2f 93       	push	r18
    155c:	3f 93       	push	r19
    155e:	4f 93       	push	r20
    1560:	5f 93       	push	r21
    1562:	6f 93       	push	r22
    1564:	7f 93       	push	r23
    1566:	8f 93       	push	r24
    1568:	9f 93       	push	r25
    156a:	af 93       	push	r26
    156c:	bf 93       	push	r27
    156e:	cf 93       	push	r28
    1570:	df 93       	push	r29
    1572:	ef 93       	push	r30
    1574:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1576:	e3 e4       	ldi	r30, 0x43	; 67
    1578:	f1 e0       	ldi	r31, 0x01	; 1
    157a:	20 91 3a 01 	lds	r18, 0x013A
    157e:	22 0f       	add	r18, r18
    1580:	e2 0f       	add	r30, r18
    1582:	20 e0       	ldi	r18, 0x00	; 0
    1584:	f2 1f       	adc	r31, r18
    1586:	2d b7       	in	r18, 0x3d	; 61
    1588:	3e b7       	in	r19, 0x3e	; 62
    158a:	20 83       	st	Z, r18
    158c:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    158e:	21 e0       	ldi	r18, 0x01	; 1
    1590:	30 91 33 01 	lds	r19, 0x0133
    1594:	32 0f       	add	r19, r18
    1596:	30 93 33 01 	sts	0x0133, r19
    159a:	20 e0       	ldi	r18, 0x00	; 0
    159c:	30 91 34 01 	lds	r19, 0x0134
    15a0:	32 1f       	adc	r19, r18
    15a2:	30 93 34 01 	sts	0x0134, r19
    15a6:	30 91 35 01 	lds	r19, 0x0135
    15aa:	32 1f       	adc	r19, r18
    15ac:	30 93 35 01 	sts	0x0135, r19
    15b0:	30 91 36 01 	lds	r19, 0x0136
    15b4:	32 1f       	adc	r19, r18
    15b6:	30 93 36 01 	sts	0x0136, r19
    15ba:	30 91 37 01 	lds	r19, 0x0137
    15be:	32 1f       	adc	r19, r18
    15c0:	30 93 37 01 	sts	0x0137, r19
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    15c4:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    15c6:	2f ef       	ldi	r18, 0xFF	; 255
    15c8:	20 93 3c 01 	sts	0x013C, r18
    15cc:	20 e0       	ldi	r18, 0x00	; 0
    15ce:	20 93 3d 01 	sts	0x013D, r18
    15d2:	58 2f       	mov	r21, r24

000015d4 <_KER_SCH_LOOP31>:
    15d4:	20 93 3a 01 	sts	0x013A, r18
    15d8:	85 2f       	mov	r24, r21
    15da:	e9 e7       	ldi	r30, 0x79	; 121
    15dc:	f1 e0       	ldi	r31, 0x01	; 1
    15de:	20 91 3a 01 	lds	r18, 0x013A
    15e2:	22 0f       	add	r18, r18
    15e4:	e2 0f       	add	r30, r18
    15e6:	20 e0       	ldi	r18, 0x00	; 0
    15e8:	f2 1f       	adc	r31, r18
    15ea:	20 81       	ld	r18, Z
    15ec:	31 81       	ldd	r19, Z+1	; 0x01
    15ee:	42 2f       	mov	r20, r18
    15f0:	43 2b       	or	r20, r19
    15f2:	59 f0       	breq	.+22     	; 0x160a <_VAL_NULL32>
    15f4:	81 30       	cpi	r24, 0x01	; 1
    15f6:	99 f0       	breq	.+38     	; 0x161e <_VAL_NOT_NULL32>
    15f8:	41 e0       	ldi	r20, 0x01	; 1
    15fa:	24 1b       	sub	r18, r20
    15fc:	40 e0       	ldi	r20, 0x00	; 0
    15fe:	34 0b       	sbc	r19, r20
    1600:	20 83       	st	Z, r18
    1602:	31 83       	std	Z+1, r19	; 0x01
    1604:	42 2f       	mov	r20, r18
    1606:	43 2b       	or	r20, r19
    1608:	51 f4       	brne	.+20     	; 0x161e <_VAL_NOT_NULL32>

0000160a <_VAL_NULL32>:
    160a:	e5 e6       	ldi	r30, 0x65	; 101
    160c:	f1 e0       	ldi	r31, 0x01	; 1
    160e:	20 91 3a 01 	lds	r18, 0x013A
    1612:	e2 0f       	add	r30, r18
    1614:	20 e0       	ldi	r18, 0x00	; 0
    1616:	f2 1f       	adc	r31, r18
    1618:	81 e0       	ldi	r24, 0x01	; 1
    161a:	80 83       	st	Z, r24
    161c:	08 c0       	rjmp	.+16     	; 0x162e <_EXIT_SLP_TIME32>

0000161e <_VAL_NOT_NULL32>:
    161e:	e5 e6       	ldi	r30, 0x65	; 101
    1620:	f1 e0       	ldi	r31, 0x01	; 1
    1622:	20 91 3a 01 	lds	r18, 0x013A
    1626:	e2 0f       	add	r30, r18
    1628:	20 e0       	ldi	r18, 0x00	; 0
    162a:	f2 1f       	adc	r31, r18
    162c:	80 81       	ld	r24, Z

0000162e <_EXIT_SLP_TIME32>:
    162e:	81 30       	cpi	r24, 0x01	; 1
    1630:	19 f0       	breq	.+6      	; 0x1638 <_KER_CALC_PRIO31>
    1632:	84 30       	cpi	r24, 0x04	; 4
    1634:	09 f0       	breq	.+2      	; 0x1638 <_KER_CALC_PRIO31>
    1636:	12 c0       	rjmp	.+36     	; 0x165c <_KER_SCH_NEXT31>

00001638 <_KER_CALC_PRIO31>:
    1638:	ef e6       	ldi	r30, 0x6F	; 111
    163a:	f1 e0       	ldi	r31, 0x01	; 1
    163c:	20 e0       	ldi	r18, 0x00	; 0
    163e:	80 91 3a 01 	lds	r24, 0x013A
    1642:	e8 0f       	add	r30, r24
    1644:	f2 1f       	adc	r31, r18
    1646:	80 81       	ld	r24, Z
    1648:	20 91 3c 01 	lds	r18, 0x013C
    164c:	82 17       	cp	r24, r18
    164e:	30 f4       	brcc	.+12     	; 0x165c <_KER_SCH_NEXT31>
    1650:	80 93 3c 01 	sts	0x013C, r24
    1654:	20 91 3a 01 	lds	r18, 0x013A
    1658:	20 93 3d 01 	sts	0x013D, r18

0000165c <_KER_SCH_NEXT31>:
    165c:	20 91 3a 01 	lds	r18, 0x013A
    1660:	23 95       	inc	r18
    1662:	30 91 3b 01 	lds	r19, 0x013B
    1666:	23 17       	cp	r18, r19
    1668:	08 f4       	brcc	.+2      	; 0x166c <_KER_SCH_EXIT31>
    166a:	b4 cf       	rjmp	.-152    	; 0x15d4 <_KER_SCH_LOOP31>

0000166c <_KER_SCH_EXIT31>:
    166c:	20 91 3d 01 	lds	r18, 0x013D
    1670:	20 93 3a 01 	sts	0x013A, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    1674:	20 91 3a 01 	lds	r18, 0x013A
    1678:	22 23       	and	r18, r18
    167a:	29 f0       	breq	.+10     	; 0x1686 <_KER_USG_TICK37>
    167c:	20 91 3f 01 	lds	r18, 0x013F
    1680:	23 95       	inc	r18
    1682:	20 93 3f 01 	sts	0x013F, r18

00001686 <_KER_USG_TICK37>:
    1686:	20 91 3e 01 	lds	r18, 0x013E
    168a:	23 95       	inc	r18
    168c:	24 36       	cpi	r18, 0x64	; 100
    168e:	40 f0       	brcs	.+16     	; 0x16a0 <_KER_USG_UTC_SV37>
    1690:	20 e0       	ldi	r18, 0x00	; 0
    1692:	30 91 3f 01 	lds	r19, 0x013F
    1696:	30 93 40 01 	sts	0x0140, r19
    169a:	30 e0       	ldi	r19, 0x00	; 0
    169c:	30 93 3f 01 	sts	0x013F, r19

000016a0 <_KER_USG_UTC_SV37>:
    16a0:	20 93 3e 01 	sts	0x013E, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    16a4:	e3 e4       	ldi	r30, 0x43	; 67
    16a6:	f1 e0       	ldi	r31, 0x01	; 1
    16a8:	20 91 3a 01 	lds	r18, 0x013A
    16ac:	22 0f       	add	r18, r18
    16ae:	e2 0f       	add	r30, r18
    16b0:	20 e0       	ldi	r18, 0x00	; 0
    16b2:	f2 1f       	adc	r31, r18
    16b4:	20 81       	ld	r18, Z
    16b6:	31 81       	ldd	r19, Z+1	; 0x01
    16b8:	2d bf       	out	0x3d, r18	; 61
    16ba:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    16bc:	ff 91       	pop	r31
    16be:	ef 91       	pop	r30
    16c0:	df 91       	pop	r29
    16c2:	cf 91       	pop	r28
    16c4:	bf 91       	pop	r27
    16c6:	af 91       	pop	r26
    16c8:	9f 91       	pop	r25
    16ca:	8f 91       	pop	r24
    16cc:	7f 91       	pop	r23
    16ce:	6f 91       	pop	r22
    16d0:	5f 91       	pop	r21
    16d2:	4f 91       	pop	r20
    16d4:	3f 91       	pop	r19
    16d6:	2f 91       	pop	r18
    16d8:	1f 91       	pop	r17
    16da:	0f 91       	pop	r16
    16dc:	ff 90       	pop	r15
    16de:	ef 90       	pop	r14
    16e0:	df 90       	pop	r13
    16e2:	cf 90       	pop	r12
    16e4:	bf 90       	pop	r11
    16e6:	af 90       	pop	r10
    16e8:	9f 90       	pop	r9
    16ea:	8f 90       	pop	r8
    16ec:	7f 90       	pop	r7
    16ee:	6f 90       	pop	r6
    16f0:	5f 90       	pop	r5
    16f2:	4f 90       	pop	r4
    16f4:	3f 90       	pop	r3
    16f6:	2f 90       	pop	r2
    16f8:	1f 90       	pop	r1
    16fa:	0f 90       	pop	r0
    16fc:	0f be       	out	0x3f, r0	; 63
    16fe:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    1700:	18 95       	reti

00001702 <Kernel_Tick_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_Tick_Init:                                         ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
    1702:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1704:	a0 91 57 01 	lds	r26, 0x0157
    1708:	b0 91 58 01 	lds	r27, 0x0158
    170c:	2d b7       	in	r18, 0x3d	; 61
    170e:	3e b7       	in	r19, 0x3e	; 62
    1710:	2d 93       	st	X+, r18
    1712:	3d 93       	st	X+, r19
    1714:	ed 93       	st	X+, r30
    1716:	fd 93       	st	X+, r31
    1718:	a0 93 57 01 	sts	0x0157, r26
    171c:	b0 93 58 01 	sts	0x0158, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
    1720:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
    1722:	20 93 33 01 	sts	0x0133, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
    1726:	20 93 34 01 	sts	0x0134, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
    172a:	20 93 35 01 	sts	0x0135, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
    172e:	20 93 36 01 	sts	0x0136, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    1732:	20 93 37 01 	sts	0x0137, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    1736:	20 93 38 01 	sts	0x0138, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    173a:	20 93 39 01 	sts	0x0139, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    173e:	20 93 3a 01 	sts	0x013A, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    1742:	20 93 3b 01 	sts	0x013B, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    1746:	20 93 3c 01 	sts	0x013C, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    174a:	20 93 3d 01 	sts	0x013D, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    174e:	20 93 3e 01 	sts	0x013E, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    1752:	20 93 3f 01 	sts	0x013F, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    1756:	20 93 40 01 	sts	0x0140, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		#endif                                                                                 
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
    175a:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
    175c:	20 93 70 00 	sts	0x0070, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1760:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
    1762:	20 93 b1 00 	sts	0x00B1, r18
		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
    1766:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
    1768:	20 93 b6 00 	sts	0x00B6, r18
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    176c:	80 93 38 01 	sts	0x0138, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    1770:	60 93 39 01 	sts	0x0139, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1774:	a0 91 57 01 	lds	r26, 0x0157
    1778:	b0 91 58 01 	lds	r27, 0x0158
    177c:	fe 91       	ld	r31, -X
    177e:	ee 91       	ld	r30, -X
    1780:	3e 91       	ld	r19, -X
    1782:	2e 91       	ld	r18, -X
    1784:	2d bf       	out	0x3d, r18	; 61
    1786:	3e bf       	out	0x3e, r19	; 62
    1788:	a0 93 57 01 	sts	0x0157, r26
    178c:	b0 93 58 01 	sts	0x0158, r27
		RET                                               ;return from subroutine (  4 clocks) 
    1790:	08 95       	ret

00001792 <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1792:	a0 91 57 01 	lds	r26, 0x0157
    1796:	b0 91 58 01 	lds	r27, 0x0158
    179a:	2d b7       	in	r18, 0x3d	; 61
    179c:	3e b7       	in	r19, 0x3e	; 62
    179e:	2d 93       	st	X+, r18
    17a0:	3d 93       	st	X+, r19
    17a2:	ed 93       	st	X+, r30
    17a4:	fd 93       	st	X+, r31
    17a6:	a0 93 57 01 	sts	0x0157, r26
    17aa:	b0 93 58 01 	sts	0x0158, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    17ae:	ef e6       	ldi	r30, 0x6F	; 111
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    17b0:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    17b2:	20 91 3a 01 	lds	r18, 0x013A
    17b6:	e2 0f       	add	r30, r18
    17b8:	20 e0       	ldi	r18, 0x00	; 0
    17ba:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    17bc:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    17be:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    17c0:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    17c2:	20 91 3a 01 	lds	r18, 0x013A
    17c6:	e2 0f       	add	r30, r18
    17c8:	20 e0       	ldi	r18, 0x00	; 0
    17ca:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    17cc:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    17ce:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    17d0:	20 91 3a 01 	lds	r18, 0x013A
		INC   R18                                         ;increment task_id      (  1 clock ) 
    17d4:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    17d6:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    17d8:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
    17da:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
    17dc:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    17de:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    17e0:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    17e2:	2d e8       	ldi	r18, 0x8D	; 141
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    17e4:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    17e6:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
    17e8:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
    17ea:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
    17ec:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    17ee:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    17f0:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    17f2:	0f 92       	push	r0
    17f4:	0f b6       	in	r0, 0x3f	; 63
    17f6:	0f 92       	push	r0
    17f8:	1f 92       	push	r1
    17fa:	11 24       	eor	r1, r1
    17fc:	2f 92       	push	r2
    17fe:	3f 92       	push	r3
    1800:	4f 92       	push	r4
    1802:	5f 92       	push	r5
    1804:	6f 92       	push	r6
    1806:	7f 92       	push	r7
    1808:	8f 92       	push	r8
    180a:	9f 92       	push	r9
    180c:	af 92       	push	r10
    180e:	bf 92       	push	r11
    1810:	cf 92       	push	r12
    1812:	df 92       	push	r13
    1814:	ef 92       	push	r14
    1816:	ff 92       	push	r15
    1818:	0f 93       	push	r16
    181a:	1f 93       	push	r17
    181c:	2f 93       	push	r18
    181e:	3f 93       	push	r19
    1820:	4f 93       	push	r20
    1822:	5f 93       	push	r21
    1824:	6f 93       	push	r22
    1826:	7f 93       	push	r23
    1828:	8f 93       	push	r24
    182a:	9f 93       	push	r25
    182c:	af 93       	push	r26
    182e:	bf 93       	push	r27
    1830:	cf 93       	push	r28
    1832:	df 93       	push	r29
    1834:	ef 93       	push	r30
    1836:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    1838:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    183a:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    183c:	40 91 3a 01 	lds	r20, 0x013A
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    1840:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    1842:	e3 e4       	ldi	r30, 0x43	; 67
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    1844:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
    1846:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    1848:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
    184a:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    184c:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    184e:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1850:	20 91 3a 01 	lds	r18, 0x013A
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1854:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    1856:	20 93 3a 01 	sts	0x013A, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    185a:	20 91 3b 01 	lds	r18, 0x013B
		INC   R18                                         ;increment ntask        (  1 clock ) 
    185e:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    1860:	20 93 3b 01 	sts	0x013B, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1864:	a0 91 57 01 	lds	r26, 0x0157
    1868:	b0 91 58 01 	lds	r27, 0x0158
    186c:	fe 91       	ld	r31, -X
    186e:	ee 91       	ld	r30, -X
    1870:	3e 91       	ld	r19, -X
    1872:	2e 91       	ld	r18, -X
    1874:	2d bf       	out	0x3d, r18	; 61
    1876:	3e bf       	out	0x3e, r19	; 62
    1878:	a0 93 57 01 	sts	0x0157, r26
    187c:	b0 93 58 01 	sts	0x0158, r27
		RET                                               ;return from subroutine (  4 clocks) 
    1880:	08 95       	ret

00001882 <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1882:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1884:	2f ef       	ldi	r18, 0xFF	; 255
    1886:	20 93 3c 01 	sts	0x013C, r18
    188a:	20 e0       	ldi	r18, 0x00	; 0
    188c:	20 93 3d 01 	sts	0x013D, r18
    1890:	58 2f       	mov	r21, r24

00001892 <_KER_SCH_LOOP54>:
    1892:	20 93 3a 01 	sts	0x013A, r18
    1896:	85 2f       	mov	r24, r21
    1898:	e9 e7       	ldi	r30, 0x79	; 121
    189a:	f1 e0       	ldi	r31, 0x01	; 1
    189c:	20 91 3a 01 	lds	r18, 0x013A
    18a0:	22 0f       	add	r18, r18
    18a2:	e2 0f       	add	r30, r18
    18a4:	20 e0       	ldi	r18, 0x00	; 0
    18a6:	f2 1f       	adc	r31, r18
    18a8:	20 81       	ld	r18, Z
    18aa:	31 81       	ldd	r19, Z+1	; 0x01
    18ac:	42 2f       	mov	r20, r18
    18ae:	43 2b       	or	r20, r19
    18b0:	59 f0       	breq	.+22     	; 0x18c8 <_VAL_NULL55>
    18b2:	81 30       	cpi	r24, 0x01	; 1
    18b4:	99 f0       	breq	.+38     	; 0x18dc <_VAL_NOT_NULL55>
    18b6:	41 e0       	ldi	r20, 0x01	; 1
    18b8:	24 1b       	sub	r18, r20
    18ba:	40 e0       	ldi	r20, 0x00	; 0
    18bc:	34 0b       	sbc	r19, r20
    18be:	20 83       	st	Z, r18
    18c0:	31 83       	std	Z+1, r19	; 0x01
    18c2:	42 2f       	mov	r20, r18
    18c4:	43 2b       	or	r20, r19
    18c6:	51 f4       	brne	.+20     	; 0x18dc <_VAL_NOT_NULL55>

000018c8 <_VAL_NULL55>:
    18c8:	e5 e6       	ldi	r30, 0x65	; 101
    18ca:	f1 e0       	ldi	r31, 0x01	; 1
    18cc:	20 91 3a 01 	lds	r18, 0x013A
    18d0:	e2 0f       	add	r30, r18
    18d2:	20 e0       	ldi	r18, 0x00	; 0
    18d4:	f2 1f       	adc	r31, r18
    18d6:	81 e0       	ldi	r24, 0x01	; 1
    18d8:	80 83       	st	Z, r24
    18da:	08 c0       	rjmp	.+16     	; 0x18ec <_EXIT_SLP_TIME55>

000018dc <_VAL_NOT_NULL55>:
    18dc:	e5 e6       	ldi	r30, 0x65	; 101
    18de:	f1 e0       	ldi	r31, 0x01	; 1
    18e0:	20 91 3a 01 	lds	r18, 0x013A
    18e4:	e2 0f       	add	r30, r18
    18e6:	20 e0       	ldi	r18, 0x00	; 0
    18e8:	f2 1f       	adc	r31, r18
    18ea:	80 81       	ld	r24, Z

000018ec <_EXIT_SLP_TIME55>:
    18ec:	81 30       	cpi	r24, 0x01	; 1
    18ee:	19 f0       	breq	.+6      	; 0x18f6 <_KER_CALC_PRIO54>
    18f0:	84 30       	cpi	r24, 0x04	; 4
    18f2:	09 f0       	breq	.+2      	; 0x18f6 <_KER_CALC_PRIO54>
    18f4:	12 c0       	rjmp	.+36     	; 0x191a <_KER_SCH_NEXT54>

000018f6 <_KER_CALC_PRIO54>:
    18f6:	ef e6       	ldi	r30, 0x6F	; 111
    18f8:	f1 e0       	ldi	r31, 0x01	; 1
    18fa:	20 e0       	ldi	r18, 0x00	; 0
    18fc:	80 91 3a 01 	lds	r24, 0x013A
    1900:	e8 0f       	add	r30, r24
    1902:	f2 1f       	adc	r31, r18
    1904:	80 81       	ld	r24, Z
    1906:	20 91 3c 01 	lds	r18, 0x013C
    190a:	82 17       	cp	r24, r18
    190c:	30 f4       	brcc	.+12     	; 0x191a <_KER_SCH_NEXT54>
    190e:	80 93 3c 01 	sts	0x013C, r24
    1912:	20 91 3a 01 	lds	r18, 0x013A
    1916:	20 93 3d 01 	sts	0x013D, r18

0000191a <_KER_SCH_NEXT54>:
    191a:	20 91 3a 01 	lds	r18, 0x013A
    191e:	23 95       	inc	r18
    1920:	30 91 3b 01 	lds	r19, 0x013B
    1924:	23 17       	cp	r18, r19
    1926:	08 f4       	brcc	.+2      	; 0x192a <_KER_SCH_EXIT54>
    1928:	b4 cf       	rjmp	.-152    	; 0x1892 <_KER_SCH_LOOP54>

0000192a <_KER_SCH_EXIT54>:
    192a:	20 91 3d 01 	lds	r18, 0x013D
    192e:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1932:	e3 e4       	ldi	r30, 0x43	; 67
    1934:	f1 e0       	ldi	r31, 0x01	; 1
    1936:	20 91 3a 01 	lds	r18, 0x013A
    193a:	22 0f       	add	r18, r18
    193c:	e2 0f       	add	r30, r18
    193e:	20 e0       	ldi	r18, 0x00	; 0
    1940:	f2 1f       	adc	r31, r18
    1942:	20 81       	ld	r18, Z
    1944:	31 81       	ldd	r19, Z+1	; 0x01
    1946:	2d bf       	out	0x3d, r18	; 61
    1948:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    194a:	ff 91       	pop	r31
    194c:	ef 91       	pop	r30
    194e:	df 91       	pop	r29
    1950:	cf 91       	pop	r28
    1952:	bf 91       	pop	r27
    1954:	af 91       	pop	r26
    1956:	9f 91       	pop	r25
    1958:	8f 91       	pop	r24
    195a:	7f 91       	pop	r23
    195c:	6f 91       	pop	r22
    195e:	5f 91       	pop	r21
    1960:	4f 91       	pop	r20
    1962:	3f 91       	pop	r19
    1964:	2f 91       	pop	r18
    1966:	1f 91       	pop	r17
    1968:	0f 91       	pop	r16
    196a:	ff 90       	pop	r15
    196c:	ef 90       	pop	r14
    196e:	df 90       	pop	r13
    1970:	cf 90       	pop	r12
    1972:	bf 90       	pop	r11
    1974:	af 90       	pop	r10
    1976:	9f 90       	pop	r9
    1978:	8f 90       	pop	r8
    197a:	7f 90       	pop	r7
    197c:	6f 90       	pop	r6
    197e:	5f 90       	pop	r5
    1980:	4f 90       	pop	r4
    1982:	3f 90       	pop	r3
    1984:	2f 90       	pop	r2
    1986:	1f 90       	pop	r1
    1988:	0f 90       	pop	r0
    198a:	0f be       	out	0x3f, r0	; 63
    198c:	0f 90       	pop	r0
    198e:	78 94       	sei
		                                                                                       
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		SEI                                               ;force enable interrupt (  1 clock ) 
		#endif                                                                                 
                                                                                               
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
    1990:	20 e0       	ldi	r18, 0x00	; 0
    1992:	20 93 70 00 	sts	0x0070, r18
    1996:	20 e2       	ldi	r18, 0x20	; 32
    1998:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    199c:	20 e8       	ldi	r18, 0x80	; 128
    199e:	20 93 b3 00 	sts	0x00B3, r18
    19a2:	20 e0       	ldi	r18, 0x00	; 0
    19a4:	20 93 b4 00 	sts	0x00B4, r18
    19a8:	22 e0       	ldi	r18, 0x02	; 2
    19aa:	20 93 b0 00 	sts	0x00B0, r18
		LDI   R18                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    19ae:	26 e0       	ldi	r18, 0x06	; 6
    19b0:	20 93 b1 00 	sts	0x00B1, r18
    19b4:	20 e0       	ldi	r18, 0x00	; 0
    19b6:	20 93 b2 00 	sts	0x00B2, r18

000019ba <_KER_TC2_AUB65>:
    19ba:	20 91 b6 00 	lds	r18, 0x00B6
    19be:	22 70       	andi	r18, 0x02	; 2
    19c0:	e1 f7       	brne	.-8      	; 0x19ba <_KER_TC2_AUB65>

000019c2 <_KER_TC2_BUB65>:
    19c2:	20 91 b6 00 	lds	r18, 0x00B6
    19c6:	21 70       	andi	r18, 0x01	; 1
    19c8:	e1 f7       	brne	.-8      	; 0x19c2 <_KER_TC2_BUB65>

000019ca <_KER_OC2_AUB65>:
    19ca:	20 91 b6 00 	lds	r18, 0x00B6
    19ce:	28 70       	andi	r18, 0x08	; 8
    19d0:	e1 f7       	brne	.-8      	; 0x19ca <_KER_OC2_AUB65>

000019d2 <_KER_OC2_BUB65>:
    19d2:	20 91 b6 00 	lds	r18, 0x00B6
    19d6:	24 70       	andi	r18, 0x04	; 4
    19d8:	e1 f7       	brne	.-8      	; 0x19d2 <_KER_OC2_BUB65>

000019da <_KER_TC2_UB65>:
    19da:	20 91 b6 00 	lds	r18, 0x00B6
    19de:	20 71       	andi	r18, 0x10	; 16
    19e0:	e1 f7       	brne	.-8      	; 0x19da <_KER_TC2_UB65>

000019e2 <_KER_TC2_TOV265>:
    19e2:	20 91 37 00 	lds	r18, 0x0037
    19e6:	21 70       	andi	r18, 0x01	; 1
    19e8:	19 f0       	breq	.+6      	; 0x19f0 <_KER_TC2_OCF2A65>
    19ea:	21 e0       	ldi	r18, 0x01	; 1
    19ec:	20 93 37 00 	sts	0x0037, r18

000019f0 <_KER_TC2_OCF2A65>:
    19f0:	20 91 37 00 	lds	r18, 0x0037
    19f4:	22 70       	andi	r18, 0x02	; 2
    19f6:	19 f0       	breq	.+6      	; 0x19fe <_KER_TC2_OCF2B65>
    19f8:	22 e0       	ldi	r18, 0x02	; 2
    19fa:	20 93 37 00 	sts	0x0037, r18

000019fe <_KER_TC2_OCF2B65>:
    19fe:	20 91 37 00 	lds	r18, 0x0037
    1a02:	24 70       	andi	r18, 0x04	; 4
    1a04:	19 f0       	breq	.+6      	; 0x1a0c <_KER_TC2_INTEN65>
    1a06:	24 e0       	ldi	r18, 0x04	; 4
    1a08:	20 93 37 00 	sts	0x0037, r18

00001a0c <_KER_TC2_INTEN65>:
    1a0c:	22 e0       	ldi	r18, 0x02	; 2
    1a0e:	20 93 70 00 	sts	0x0070, r18
    1a12:	78 94       	sei
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    1a14:	08 95       	ret

00001a16 <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    1a16:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    1a18:	29 e5       	ldi	r18, 0x59	; 89
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    1a1a:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    1a1c:	20 93 57 01 	sts	0x0157, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    1a20:	30 93 58 01 	sts	0x0158, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1a24:	a0 91 57 01 	lds	r26, 0x0157
    1a28:	b0 91 58 01 	lds	r27, 0x0158
    1a2c:	2d b7       	in	r18, 0x3d	; 61
    1a2e:	3e b7       	in	r19, 0x3e	; 62
    1a30:	2d 93       	st	X+, r18
    1a32:	3d 93       	st	X+, r19
    1a34:	ed 93       	st	X+, r30
    1a36:	fd 93       	st	X+, r31
    1a38:	a0 93 57 01 	sts	0x0157, r26
    1a3c:	b0 93 58 01 	sts	0x0158, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
    1a40:	83 e0       	ldi	r24, 0x03	; 3
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
    1a42:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_Tick_Init                            ;init timer             ( 92 clocks) 
    1a44:	0e 94 81 0b 	call	0x1702	; 0x1702 <Kernel_Tick_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    1a48:	84 e7       	ldi	r24, 0x74	; 116
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    1a4a:	9a e1       	ldi	r25, 0x1A	; 26
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    1a4c:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    1a4e:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    1a50:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    1a52:	0e 94 c9 0b 	call	0x1792	; 0x1792 <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1a56:	a0 91 57 01 	lds	r26, 0x0157
    1a5a:	b0 91 58 01 	lds	r27, 0x0158
    1a5e:	fe 91       	ld	r31, -X
    1a60:	ee 91       	ld	r30, -X
    1a62:	3e 91       	ld	r19, -X
    1a64:	2e 91       	ld	r18, -X
    1a66:	2d bf       	out	0x3d, r18	; 61
    1a68:	3e bf       	out	0x3e, r19	; 62
    1a6a:	a0 93 57 01 	sts	0x0157, r26
    1a6e:	b0 93 58 01 	sts	0x0158, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    1a72:	08 95       	ret

00001a74 <Kernel_Task_Idle>:
                                                                                               
		#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
    1a74:	26 e0       	ldi	r18, 0x06	; 6
    1a76:	20 93 53 00 	sts	0x0053, r18
    1a7a:	20 93 41 01 	sts	0x0141, r18

00001a7e <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    1a7e:	20 91 7a 00 	lds	r18, 0x007A
    1a82:	2f 77       	andi	r18, 0x7F	; 127
    1a84:	20 93 7a 00 	sts	0x007A, r18
    1a88:	20 91 50 00 	lds	r18, 0x0050
    1a8c:	20 68       	ori	r18, 0x80	; 128
    1a8e:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    1a92:	20 91 53 00 	lds	r18, 0x0053
    1a96:	21 60       	ori	r18, 0x01	; 1
    1a98:	20 93 53 00 	sts	0x0053, r18
    1a9c:	88 95       	sleep
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    1a9e:	0c 94 3f 0d 	jmp	0x1a7e	; 0x1a7e <_IDLE_LOOP>

00001aa2 <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1aa2:	0f 92       	push	r0
    1aa4:	0f b6       	in	r0, 0x3f	; 63
    1aa6:	f8 94       	cli
    1aa8:	0f 92       	push	r0
    1aaa:	1f 92       	push	r1
    1aac:	11 24       	eor	r1, r1
    1aae:	2f 92       	push	r2
    1ab0:	3f 92       	push	r3
    1ab2:	4f 92       	push	r4
    1ab4:	5f 92       	push	r5
    1ab6:	6f 92       	push	r6
    1ab8:	7f 92       	push	r7
    1aba:	8f 92       	push	r8
    1abc:	9f 92       	push	r9
    1abe:	af 92       	push	r10
    1ac0:	bf 92       	push	r11
    1ac2:	cf 92       	push	r12
    1ac4:	df 92       	push	r13
    1ac6:	ef 92       	push	r14
    1ac8:	ff 92       	push	r15
    1aca:	0f 93       	push	r16
    1acc:	1f 93       	push	r17
    1ace:	2f 93       	push	r18
    1ad0:	3f 93       	push	r19
    1ad2:	4f 93       	push	r20
    1ad4:	5f 93       	push	r21
    1ad6:	6f 93       	push	r22
    1ad8:	7f 93       	push	r23
    1ada:	8f 93       	push	r24
    1adc:	9f 93       	push	r25
    1ade:	af 93       	push	r26
    1ae0:	bf 93       	push	r27
    1ae2:	cf 93       	push	r28
    1ae4:	df 93       	push	r29
    1ae6:	ef 93       	push	r30
    1ae8:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1aea:	e3 e4       	ldi	r30, 0x43	; 67
    1aec:	f1 e0       	ldi	r31, 0x01	; 1
    1aee:	20 91 3a 01 	lds	r18, 0x013A
    1af2:	22 0f       	add	r18, r18
    1af4:	e2 0f       	add	r30, r18
    1af6:	20 e0       	ldi	r18, 0x00	; 0
    1af8:	f2 1f       	adc	r31, r18
    1afa:	2d b7       	in	r18, 0x3d	; 61
    1afc:	3e b7       	in	r19, 0x3e	; 62
    1afe:	20 83       	st	Z, r18
    1b00:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1b02:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1b04:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1b06:	20 91 3a 01 	lds	r18, 0x013A
    1b0a:	22 0f       	add	r18, r18
    1b0c:	e2 0f       	add	r30, r18
    1b0e:	20 e0       	ldi	r18, 0x00	; 0
    1b10:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1b12:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1b14:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1b16:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1b18:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1b1a:	20 91 3a 01 	lds	r18, 0x013A
    1b1e:	e2 0f       	add	r30, r18
    1b20:	20 e0       	ldi	r18, 0x00	; 0
    1b22:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    1b24:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1b26:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1b28:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1b2a:	2f ef       	ldi	r18, 0xFF	; 255
    1b2c:	20 93 3c 01 	sts	0x013C, r18
    1b30:	20 e0       	ldi	r18, 0x00	; 0
    1b32:	20 93 3d 01 	sts	0x013D, r18
    1b36:	58 2f       	mov	r21, r24

00001b38 <_KER_SCH_LOOP78>:
    1b38:	20 93 3a 01 	sts	0x013A, r18
    1b3c:	85 2f       	mov	r24, r21
    1b3e:	e9 e7       	ldi	r30, 0x79	; 121
    1b40:	f1 e0       	ldi	r31, 0x01	; 1
    1b42:	20 91 3a 01 	lds	r18, 0x013A
    1b46:	22 0f       	add	r18, r18
    1b48:	e2 0f       	add	r30, r18
    1b4a:	20 e0       	ldi	r18, 0x00	; 0
    1b4c:	f2 1f       	adc	r31, r18
    1b4e:	20 81       	ld	r18, Z
    1b50:	31 81       	ldd	r19, Z+1	; 0x01
    1b52:	42 2f       	mov	r20, r18
    1b54:	43 2b       	or	r20, r19
    1b56:	59 f0       	breq	.+22     	; 0x1b6e <_VAL_NULL79>
    1b58:	81 30       	cpi	r24, 0x01	; 1
    1b5a:	99 f0       	breq	.+38     	; 0x1b82 <_VAL_NOT_NULL79>
    1b5c:	41 e0       	ldi	r20, 0x01	; 1
    1b5e:	24 1b       	sub	r18, r20
    1b60:	40 e0       	ldi	r20, 0x00	; 0
    1b62:	34 0b       	sbc	r19, r20
    1b64:	20 83       	st	Z, r18
    1b66:	31 83       	std	Z+1, r19	; 0x01
    1b68:	42 2f       	mov	r20, r18
    1b6a:	43 2b       	or	r20, r19
    1b6c:	51 f4       	brne	.+20     	; 0x1b82 <_VAL_NOT_NULL79>

00001b6e <_VAL_NULL79>:
    1b6e:	e5 e6       	ldi	r30, 0x65	; 101
    1b70:	f1 e0       	ldi	r31, 0x01	; 1
    1b72:	20 91 3a 01 	lds	r18, 0x013A
    1b76:	e2 0f       	add	r30, r18
    1b78:	20 e0       	ldi	r18, 0x00	; 0
    1b7a:	f2 1f       	adc	r31, r18
    1b7c:	81 e0       	ldi	r24, 0x01	; 1
    1b7e:	80 83       	st	Z, r24
    1b80:	08 c0       	rjmp	.+16     	; 0x1b92 <_EXIT_SLP_TIME79>

00001b82 <_VAL_NOT_NULL79>:
    1b82:	e5 e6       	ldi	r30, 0x65	; 101
    1b84:	f1 e0       	ldi	r31, 0x01	; 1
    1b86:	20 91 3a 01 	lds	r18, 0x013A
    1b8a:	e2 0f       	add	r30, r18
    1b8c:	20 e0       	ldi	r18, 0x00	; 0
    1b8e:	f2 1f       	adc	r31, r18
    1b90:	80 81       	ld	r24, Z

00001b92 <_EXIT_SLP_TIME79>:
    1b92:	81 30       	cpi	r24, 0x01	; 1
    1b94:	19 f0       	breq	.+6      	; 0x1b9c <_KER_CALC_PRIO78>
    1b96:	84 30       	cpi	r24, 0x04	; 4
    1b98:	09 f0       	breq	.+2      	; 0x1b9c <_KER_CALC_PRIO78>
    1b9a:	12 c0       	rjmp	.+36     	; 0x1bc0 <_KER_SCH_NEXT78>

00001b9c <_KER_CALC_PRIO78>:
    1b9c:	ef e6       	ldi	r30, 0x6F	; 111
    1b9e:	f1 e0       	ldi	r31, 0x01	; 1
    1ba0:	20 e0       	ldi	r18, 0x00	; 0
    1ba2:	80 91 3a 01 	lds	r24, 0x013A
    1ba6:	e8 0f       	add	r30, r24
    1ba8:	f2 1f       	adc	r31, r18
    1baa:	80 81       	ld	r24, Z
    1bac:	20 91 3c 01 	lds	r18, 0x013C
    1bb0:	82 17       	cp	r24, r18
    1bb2:	30 f4       	brcc	.+12     	; 0x1bc0 <_KER_SCH_NEXT78>
    1bb4:	80 93 3c 01 	sts	0x013C, r24
    1bb8:	20 91 3a 01 	lds	r18, 0x013A
    1bbc:	20 93 3d 01 	sts	0x013D, r18

00001bc0 <_KER_SCH_NEXT78>:
    1bc0:	20 91 3a 01 	lds	r18, 0x013A
    1bc4:	23 95       	inc	r18
    1bc6:	30 91 3b 01 	lds	r19, 0x013B
    1bca:	23 17       	cp	r18, r19
    1bcc:	08 f4       	brcc	.+2      	; 0x1bd0 <_KER_SCH_EXIT78>
    1bce:	b4 cf       	rjmp	.-152    	; 0x1b38 <_KER_SCH_LOOP78>

00001bd0 <_KER_SCH_EXIT78>:
    1bd0:	20 91 3d 01 	lds	r18, 0x013D
    1bd4:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1bd8:	e3 e4       	ldi	r30, 0x43	; 67
    1bda:	f1 e0       	ldi	r31, 0x01	; 1
    1bdc:	20 91 3a 01 	lds	r18, 0x013A
    1be0:	22 0f       	add	r18, r18
    1be2:	e2 0f       	add	r30, r18
    1be4:	20 e0       	ldi	r18, 0x00	; 0
    1be6:	f2 1f       	adc	r31, r18
    1be8:	20 81       	ld	r18, Z
    1bea:	31 81       	ldd	r19, Z+1	; 0x01
    1bec:	2d bf       	out	0x3d, r18	; 61
    1bee:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1bf0:	ff 91       	pop	r31
    1bf2:	ef 91       	pop	r30
    1bf4:	df 91       	pop	r29
    1bf6:	cf 91       	pop	r28
    1bf8:	bf 91       	pop	r27
    1bfa:	af 91       	pop	r26
    1bfc:	9f 91       	pop	r25
    1bfe:	8f 91       	pop	r24
    1c00:	7f 91       	pop	r23
    1c02:	6f 91       	pop	r22
    1c04:	5f 91       	pop	r21
    1c06:	4f 91       	pop	r20
    1c08:	3f 91       	pop	r19
    1c0a:	2f 91       	pop	r18
    1c0c:	1f 91       	pop	r17
    1c0e:	0f 91       	pop	r16
    1c10:	ff 90       	pop	r15
    1c12:	ef 90       	pop	r14
    1c14:	df 90       	pop	r13
    1c16:	cf 90       	pop	r12
    1c18:	bf 90       	pop	r11
    1c1a:	af 90       	pop	r10
    1c1c:	9f 90       	pop	r9
    1c1e:	8f 90       	pop	r8
    1c20:	7f 90       	pop	r7
    1c22:	6f 90       	pop	r6
    1c24:	5f 90       	pop	r5
    1c26:	4f 90       	pop	r4
    1c28:	3f 90       	pop	r3
    1c2a:	2f 90       	pop	r2
    1c2c:	1f 90       	pop	r1
    1c2e:	0f 90       	pop	r0
    1c30:	0f be       	out	0x3f, r0	; 63
    1c32:	0f 90       	pop	r0
    1c34:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1c36:	08 95       	ret

00001c38 <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    1c38:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1c3a:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1c3c:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1c3e:	20 91 3a 01 	lds	r18, 0x013A
    1c42:	22 0f       	add	r18, r18
    1c44:	e2 0f       	add	r30, r18
    1c46:	20 e0       	ldi	r18, 0x00	; 0
    1c48:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1c4a:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1c4c:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1c4e:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1c50:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1c52:	20 91 3a 01 	lds	r18, 0x013A
    1c56:	e2 0f       	add	r30, r18
    1c58:	20 e0       	ldi	r18, 0x00	; 0
    1c5a:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    1c5c:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1c5e:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    1c60:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1c62:	08 95       	ret

00001c64 <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1c64:	0f 92       	push	r0
    1c66:	0f b6       	in	r0, 0x3f	; 63
    1c68:	f8 94       	cli
    1c6a:	0f 92       	push	r0
    1c6c:	1f 92       	push	r1
    1c6e:	11 24       	eor	r1, r1
    1c70:	2f 92       	push	r2
    1c72:	3f 92       	push	r3
    1c74:	4f 92       	push	r4
    1c76:	5f 92       	push	r5
    1c78:	6f 92       	push	r6
    1c7a:	7f 92       	push	r7
    1c7c:	8f 92       	push	r8
    1c7e:	9f 92       	push	r9
    1c80:	af 92       	push	r10
    1c82:	bf 92       	push	r11
    1c84:	cf 92       	push	r12
    1c86:	df 92       	push	r13
    1c88:	ef 92       	push	r14
    1c8a:	ff 92       	push	r15
    1c8c:	0f 93       	push	r16
    1c8e:	1f 93       	push	r17
    1c90:	2f 93       	push	r18
    1c92:	3f 93       	push	r19
    1c94:	4f 93       	push	r20
    1c96:	5f 93       	push	r21
    1c98:	6f 93       	push	r22
    1c9a:	7f 93       	push	r23
    1c9c:	8f 93       	push	r24
    1c9e:	9f 93       	push	r25
    1ca0:	af 93       	push	r26
    1ca2:	bf 93       	push	r27
    1ca4:	cf 93       	push	r28
    1ca6:	df 93       	push	r29
    1ca8:	ef 93       	push	r30
    1caa:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1cac:	e3 e4       	ldi	r30, 0x43	; 67
    1cae:	f1 e0       	ldi	r31, 0x01	; 1
    1cb0:	20 91 3a 01 	lds	r18, 0x013A
    1cb4:	22 0f       	add	r18, r18
    1cb6:	e2 0f       	add	r30, r18
    1cb8:	20 e0       	ldi	r18, 0x00	; 0
    1cba:	f2 1f       	adc	r31, r18
    1cbc:	2d b7       	in	r18, 0x3d	; 61
    1cbe:	3e b7       	in	r19, 0x3e	; 62
    1cc0:	20 83       	st	Z, r18
    1cc2:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1cc4:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1cc6:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1cc8:	20 91 3a 01 	lds	r18, 0x013A
    1ccc:	e2 0f       	add	r30, r18
    1cce:	20 e0       	ldi	r18, 0x00	; 0
    1cd0:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    1cd2:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1cd4:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1cd6:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1cd8:	2f ef       	ldi	r18, 0xFF	; 255
    1cda:	20 93 3c 01 	sts	0x013C, r18
    1cde:	20 e0       	ldi	r18, 0x00	; 0
    1ce0:	20 93 3d 01 	sts	0x013D, r18
    1ce4:	58 2f       	mov	r21, r24

00001ce6 <_KER_SCH_LOOP97>:
    1ce6:	20 93 3a 01 	sts	0x013A, r18
    1cea:	85 2f       	mov	r24, r21
    1cec:	e9 e7       	ldi	r30, 0x79	; 121
    1cee:	f1 e0       	ldi	r31, 0x01	; 1
    1cf0:	20 91 3a 01 	lds	r18, 0x013A
    1cf4:	22 0f       	add	r18, r18
    1cf6:	e2 0f       	add	r30, r18
    1cf8:	20 e0       	ldi	r18, 0x00	; 0
    1cfa:	f2 1f       	adc	r31, r18
    1cfc:	20 81       	ld	r18, Z
    1cfe:	31 81       	ldd	r19, Z+1	; 0x01
    1d00:	42 2f       	mov	r20, r18
    1d02:	43 2b       	or	r20, r19
    1d04:	59 f0       	breq	.+22     	; 0x1d1c <_VAL_NULL98>
    1d06:	81 30       	cpi	r24, 0x01	; 1
    1d08:	99 f0       	breq	.+38     	; 0x1d30 <_VAL_NOT_NULL98>
    1d0a:	41 e0       	ldi	r20, 0x01	; 1
    1d0c:	24 1b       	sub	r18, r20
    1d0e:	40 e0       	ldi	r20, 0x00	; 0
    1d10:	34 0b       	sbc	r19, r20
    1d12:	20 83       	st	Z, r18
    1d14:	31 83       	std	Z+1, r19	; 0x01
    1d16:	42 2f       	mov	r20, r18
    1d18:	43 2b       	or	r20, r19
    1d1a:	51 f4       	brne	.+20     	; 0x1d30 <_VAL_NOT_NULL98>

00001d1c <_VAL_NULL98>:
    1d1c:	e5 e6       	ldi	r30, 0x65	; 101
    1d1e:	f1 e0       	ldi	r31, 0x01	; 1
    1d20:	20 91 3a 01 	lds	r18, 0x013A
    1d24:	e2 0f       	add	r30, r18
    1d26:	20 e0       	ldi	r18, 0x00	; 0
    1d28:	f2 1f       	adc	r31, r18
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	80 83       	st	Z, r24
    1d2e:	08 c0       	rjmp	.+16     	; 0x1d40 <_EXIT_SLP_TIME98>

00001d30 <_VAL_NOT_NULL98>:
    1d30:	e5 e6       	ldi	r30, 0x65	; 101
    1d32:	f1 e0       	ldi	r31, 0x01	; 1
    1d34:	20 91 3a 01 	lds	r18, 0x013A
    1d38:	e2 0f       	add	r30, r18
    1d3a:	20 e0       	ldi	r18, 0x00	; 0
    1d3c:	f2 1f       	adc	r31, r18
    1d3e:	80 81       	ld	r24, Z

00001d40 <_EXIT_SLP_TIME98>:
    1d40:	81 30       	cpi	r24, 0x01	; 1
    1d42:	19 f0       	breq	.+6      	; 0x1d4a <_KER_CALC_PRIO97>
    1d44:	84 30       	cpi	r24, 0x04	; 4
    1d46:	09 f0       	breq	.+2      	; 0x1d4a <_KER_CALC_PRIO97>
    1d48:	12 c0       	rjmp	.+36     	; 0x1d6e <_KER_SCH_NEXT97>

00001d4a <_KER_CALC_PRIO97>:
    1d4a:	ef e6       	ldi	r30, 0x6F	; 111
    1d4c:	f1 e0       	ldi	r31, 0x01	; 1
    1d4e:	20 e0       	ldi	r18, 0x00	; 0
    1d50:	80 91 3a 01 	lds	r24, 0x013A
    1d54:	e8 0f       	add	r30, r24
    1d56:	f2 1f       	adc	r31, r18
    1d58:	80 81       	ld	r24, Z
    1d5a:	20 91 3c 01 	lds	r18, 0x013C
    1d5e:	82 17       	cp	r24, r18
    1d60:	30 f4       	brcc	.+12     	; 0x1d6e <_KER_SCH_NEXT97>
    1d62:	80 93 3c 01 	sts	0x013C, r24
    1d66:	20 91 3a 01 	lds	r18, 0x013A
    1d6a:	20 93 3d 01 	sts	0x013D, r18

00001d6e <_KER_SCH_NEXT97>:
    1d6e:	20 91 3a 01 	lds	r18, 0x013A
    1d72:	23 95       	inc	r18
    1d74:	30 91 3b 01 	lds	r19, 0x013B
    1d78:	23 17       	cp	r18, r19
    1d7a:	08 f4       	brcc	.+2      	; 0x1d7e <_KER_SCH_EXIT97>
    1d7c:	b4 cf       	rjmp	.-152    	; 0x1ce6 <_KER_SCH_LOOP97>

00001d7e <_KER_SCH_EXIT97>:
    1d7e:	20 91 3d 01 	lds	r18, 0x013D
    1d82:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1d86:	e3 e4       	ldi	r30, 0x43	; 67
    1d88:	f1 e0       	ldi	r31, 0x01	; 1
    1d8a:	20 91 3a 01 	lds	r18, 0x013A
    1d8e:	22 0f       	add	r18, r18
    1d90:	e2 0f       	add	r30, r18
    1d92:	20 e0       	ldi	r18, 0x00	; 0
    1d94:	f2 1f       	adc	r31, r18
    1d96:	20 81       	ld	r18, Z
    1d98:	31 81       	ldd	r19, Z+1	; 0x01
    1d9a:	2d bf       	out	0x3d, r18	; 61
    1d9c:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1d9e:	ff 91       	pop	r31
    1da0:	ef 91       	pop	r30
    1da2:	df 91       	pop	r29
    1da4:	cf 91       	pop	r28
    1da6:	bf 91       	pop	r27
    1da8:	af 91       	pop	r26
    1daa:	9f 91       	pop	r25
    1dac:	8f 91       	pop	r24
    1dae:	7f 91       	pop	r23
    1db0:	6f 91       	pop	r22
    1db2:	5f 91       	pop	r21
    1db4:	4f 91       	pop	r20
    1db6:	3f 91       	pop	r19
    1db8:	2f 91       	pop	r18
    1dba:	1f 91       	pop	r17
    1dbc:	0f 91       	pop	r16
    1dbe:	ff 90       	pop	r15
    1dc0:	ef 90       	pop	r14
    1dc2:	df 90       	pop	r13
    1dc4:	cf 90       	pop	r12
    1dc6:	bf 90       	pop	r11
    1dc8:	af 90       	pop	r10
    1dca:	9f 90       	pop	r9
    1dcc:	8f 90       	pop	r8
    1dce:	7f 90       	pop	r7
    1dd0:	6f 90       	pop	r6
    1dd2:	5f 90       	pop	r5
    1dd4:	4f 90       	pop	r4
    1dd6:	3f 90       	pop	r3
    1dd8:	2f 90       	pop	r2
    1dda:	1f 90       	pop	r1
    1ddc:	0f 90       	pop	r0
    1dde:	0f be       	out	0x3f, r0	; 63
    1de0:	0f 90       	pop	r0
    1de2:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1de4:	08 95       	ret

00001de6 <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    1de6:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    1de8:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    1dea:	08 95       	ret

00001dec <Kernel_Clock_Prescale>:
;used registers          : R18, R24                                                            
;arg registers           : R24(prescaler reg val)                                              
;return registers        : None                                                                
;unsafe access registers : R18, R24                                                            
Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
        LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
    1dec:	20 91 5f 00 	lds	r18, 0x005F
		CLI                                               ;disable interrupt      (  1 clock )
    1df0:	f8 94       	cli
		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
    1df2:	30 e8       	ldi	r19, 0x80	; 128
		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
    1df4:	30 93 61 00 	sts	0x0061, r19
		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
    1df8:	80 93 61 00 	sts	0x0061, r24
        STS   SRSREG             , R18                    ;store val              (  2 clocks) 
    1dfc:	20 93 5f 00 	sts	0x005F, r18
		RET                                               ;return from subroutine (  4 clocks) 
    1e00:	08 95       	ret

00001e02 <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1e02:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    1e04:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1e06:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1e08:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1e0a:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1e0c:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1e0e:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    1e10:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    1e12:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    1e14:	08 95       	ret

00001e16 <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1e16:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1e18:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1e1a:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1e1c:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1e1e:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1e20:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    1e22:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1e24:	08 95       	ret

00001e26 <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    1e26:	80 91 3b 01 	lds	r24, 0x013B
		RET                                               ;return from subroutine (  4 clocks) 
    1e2a:	08 95       	ret

00001e2c <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    1e2c:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1e2e:	ef e6       	ldi	r30, 0x6F	; 111
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1e30:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1e32:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1e34:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1e36:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    1e38:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1e3a:	08 95       	ret

00001e3c <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    1e3c:	80 91 3c 01 	lds	r24, 0x013C
		RET                                               ;return from subroutine (  4 clocks) 
    1e40:	08 95       	ret

00001e42 <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1e42:	80 91 3d 01 	lds	r24, 0x013D
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    1e46:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    1e48:	08 95       	ret

00001e4a <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1e4a:	80 91 3d 01 	lds	r24, 0x013D
		RET                                               ;return from subroutine (  4 clocks) 
    1e4e:	08 95       	ret

00001e50 <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1e50:	80 91 40 01 	lds	r24, 0x0140
		RET                                               ;return from subroutine (  4 clocks) 
    1e54:	08 95       	ret

00001e56 <Kernel_Tick_Val_Get>:
;used registers          : R22, R23, R24, R25                                                  
;arg registers           : None                                                                
;return registers        : R25:R22(TickVal)                                                    
;unsafe access registers : R22, R23, R24, R25                                                  
Kernel_Tick_Val_Get:                                      ;total 0.75uS @8MHz     (  6 clocks) 
        IN    R18                , IOSREG                 ;save SREG              (  1 clock ) 
    1e56:	2f b7       	in	r18, 0x3f	; 63
		CLI                                               ;disable interrupt      (  1 clock ) 
    1e58:	f8 94       	cli
		LDS   R22                , KerBase+OFB_TICK0      ;load tick count        (  2 clocks) 
    1e5a:	60 91 33 01 	lds	r22, 0x0133
		LDS   R23                , KerBase+OFB_TICK1      ;load tick count        (  2 clocks) 
    1e5e:	70 91 34 01 	lds	r23, 0x0134
		LDS   R24                , KerBase+OFB_TICK2      ;load tick count        (  2 clocks) 
    1e62:	80 91 35 01 	lds	r24, 0x0135
		LDS   R25                , KerBase+OFB_TICK3      ;load tick count        (  2 clocks) 
    1e66:	90 91 36 01 	lds	r25, 0x0136
		OUT   IOSREG             , R18                    ;restore SREG           (  1 clock ) 
    1e6a:	2f bf       	out	0x3f, r18	; 63
		RET                                               ;return from subroutine (  4 clocks) 
    1e6c:	08 95       	ret

00001e6e <Debug_Init>:


;;===================================debug init starting====================================;; 
Debug_Init:                                               ;total 2.38uS @8MHz     ( 19 clocks) 
        ;init registers for UART0 (Arg R25:R24->UBRRH:UBRRL)                                   
		LDI   R18                , (1<<1)                 ;mask U2x               (  1 clock ) 
    1e6e:	22 e0       	ldi	r18, 0x02	; 2
		STS   SRUCSR0A           , R18                    ;load val to UCSR0A     (  2 clocks) 
    1e70:	20 93 c0 00 	sts	0x00C0, r18
		MOV   R18                , R25                    ;copy R25->baud rate H  (  1 clock ) 
    1e74:	29 2f       	mov	r18, r25
		STS   SRUBRR0H           , R18                    ;load val to UBRR0H     (  2 clocks) 
    1e76:	20 93 c5 00 	sts	0x00C5, r18
		MOV   R18                , R24                    ;copy R24->baud rate L  (  1 clock ) 
    1e7a:	28 2f       	mov	r18, r24
		STS   SRUBRR0L           , R18                    ;load val to UBRR0L     (  2 clocks) 
    1e7c:	20 93 c4 00 	sts	0x00C4, r18
		LDI   R18                , (1<<1)|(1<<2)          ;config 8 data bit      (  1 clock ) 
    1e80:	26 e0       	ldi	r18, 0x06	; 6
		STS   SRUCSR0C           , R18                    ;load val to UCSR0C     (  2 clocks) 
    1e82:	20 93 c2 00 	sts	0x00C2, r18
		LDI   R18                , (1<<3)                 ;enable tx              (  1 clock ) 
    1e86:	28 e0       	ldi	r18, 0x08	; 8
		STS   SRUCSR0B           , R18                    ;load val to UCSR0B     (  2 clocks) 
    1e88:	20 93 c1 00 	sts	0x00C1, r18
        RET                                               ;return from subroutine (  4 clocks) 
    1e8c:	08 95       	ret

00001e8e <Debug_Tx_Byte>:


;;====================================debug tx starting=====================================;; 
Debug_Tx_Byte:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write single byte to data register (Arg R24)                                          
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1e8e:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0       (  2 clocks) 
    1e90:	80 93 c6 00 	sts	0x00C6, r24

00001e94 <__UDRE0_CLEARED>:
                                                                                               
    __UDRE0_CLEARED:                                      ;undefined loop wrt ck               
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18     (  2 clocks) 
    1e94:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x05                   ;skip if UDRE0 is set   (  2 clocks) 
    1e98:	25 ff       	sbrs	r18, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set(  2 clocks) 
    1e9a:	fc cf       	rjmp	.-8      	; 0x1e94 <__UDRE0_CLEARED>
		POP   R18                                         ;restore reg            (  2 clocks) 
    1e9c:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1e9e:	08 95       	ret

00001ea0 <Debug_Tx_Word>:


;;==================================debug tx word starting==================================;; 
Debug_Tx_Word:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write 2 bytes, (Arg R24, R25), Args retained                                          
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1ea0:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy reg               (  1 clock ) 
    1ea2:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1ea4:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
        POP   R24                                         ;restore reg            (  2 clocks) 
    1ea8:	8f 91       	pop	r24
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1eaa:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <Debug_Tx_Byte>
        RET                                               ;return from subroutine (  4 clocks) 
    1eae:	08 95       	ret

00001eb0 <Debug_Tx_Byte_Conf>:


;;================================debug tx confirm starting=================================;; 
Debug_Tx_Byte_Conf:                                       ;total 2.63uS+LT @8MHz  ( 21 clocks) 
        ;write 1 byte, (Arg R24), Args retained                                                
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1eb0:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0,      (  2 clocks) 
    1eb2:	80 93 c6 00 	sts	0x00C6, r24

00001eb6 <__TXC0_CLEARED>:
    __TXC0_CLEARED:                                                                            
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1eb6:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x06                   ;skip if TXC0 is set,   (  2 clocks) 
    1eba:	26 ff       	sbrs	r18, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set (  2 clocks) 
    1ebc:	fc cf       	rjmp	.-8      	; 0x1eb6 <__TXC0_CLEARED>
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1ebe:	20 91 c0 00 	lds	r18, 0x00C0
		ORI   R18                , (1<<6)                 ;mask bit 6,            (  1 clock ) 
    1ec2:	20 64       	ori	r18, 0x40	; 64
		STS   SRUCSR0A           , R18                    ;write reg with bit msk (  2 clocks) 
    1ec4:	20 93 c0 00 	sts	0x00C0, r18
		POP   R18                                         ;restore reg            (  2 clocks) 
    1ec8:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1eca:	08 95       	ret

00001ecc <Debug_Tx_Word_Conf>:


;;==============================debug tx word confirm starting==============================;; 
Debug_Tx_Word_Conf:                                       ;total 6.38uS+LT @8MHz  ( 51 clocks) 
        ;write 2 bytes, (Arg R24, R25), Args retained                                          
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1ecc:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <Debug_Tx_Byte_Conf>
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1ed0:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy R25 to R24        (  1 clock ) 
    1ed2:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1ed4:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <Debug_Tx_Byte_Conf>
		POP   R24                                         ;restore reg            (  2 clocks) 
    1ed8:	8f 91       	pop	r24
        RET                                               ;return from subroutine (  4 clocks) 
    1eda:	08 95       	ret

00001edc <Debug_Tx_DWord_Conf>:


;;==============================debug tx dword confirm starting=============================;; 
Debug_Tx_DWord_Conf:                                      ;total 12.38uS+LT @8MHz ( 99 clocks) 
        ;write 4 bytes, (Arg R22-R25), Args retained                                           
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1edc:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock ) 
    1ee0:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1ee2:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock ) 
    1ee6:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1ee8:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks) 
    1eec:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1ef0:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <Debug_Tx_Byte_Conf>
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1ef4:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock ) 
    1ef8:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1efa:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24 val,         (2 clocks) 
    1efe:	80 91 4a 00 	lds	r24, 0x004A
        RET                                               ;return from subroutine,  (4 clocks) 
    1f02:	08 95       	ret

00001f04 <Debug_Tx_From_RAM>:


;;=============================debug tx confirm from ram starting===========================;; 
Debug_Tx_From_RAM:                                        ;total 4.38uS+LT @8MHz  ( 35 clocks) 
        ;print data from RAM address (Arg R24-R25)                                             
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock ) 
    1f04:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock ) 
    1f06:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock ) 
    1f08:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock ) 
    1f0a:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock ) 
    1f0c:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks) 
    1f0e:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1f10:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock ) 
    1f14:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock ) 
    1f16:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock ) 
    1f18:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
    1f1a:	08 95       	ret

00001f1c <Debug_Tx_RAM_Area>:

;;=============================debug tx confirm ram area starting===========================;; 
Debug_Tx_RAM_Area:                                        ;5.5uS+LT x R22 @8MHz   ( 44 clocks) 
        ;print data from RAM address (arguments R24:R25, R22)                                  
	__DUMP_BYTES:                                                                              
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram              
    1f1c:	0e 94 82 0f 	call	0x1f04	; 0x1f04 <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte               
    1f20:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry                  
    1f22:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement                           
    1f24:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES                                                                     
    1f26:	d1 f7       	brne	.-12     	; 0x1f1c <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
    1f28:	08 95       	ret

00001f2a <__mulsi3>:
    1f2a:	62 9f       	mul	r22, r18
    1f2c:	d0 01       	movw	r26, r0
    1f2e:	73 9f       	mul	r23, r19
    1f30:	f0 01       	movw	r30, r0
    1f32:	82 9f       	mul	r24, r18
    1f34:	e0 0d       	add	r30, r0
    1f36:	f1 1d       	adc	r31, r1
    1f38:	64 9f       	mul	r22, r20
    1f3a:	e0 0d       	add	r30, r0
    1f3c:	f1 1d       	adc	r31, r1
    1f3e:	92 9f       	mul	r25, r18
    1f40:	f0 0d       	add	r31, r0
    1f42:	83 9f       	mul	r24, r19
    1f44:	f0 0d       	add	r31, r0
    1f46:	74 9f       	mul	r23, r20
    1f48:	f0 0d       	add	r31, r0
    1f4a:	65 9f       	mul	r22, r21
    1f4c:	f0 0d       	add	r31, r0
    1f4e:	99 27       	eor	r25, r25
    1f50:	72 9f       	mul	r23, r18
    1f52:	b0 0d       	add	r27, r0
    1f54:	e1 1d       	adc	r30, r1
    1f56:	f9 1f       	adc	r31, r25
    1f58:	63 9f       	mul	r22, r19
    1f5a:	b0 0d       	add	r27, r0
    1f5c:	e1 1d       	adc	r30, r1
    1f5e:	f9 1f       	adc	r31, r25
    1f60:	bd 01       	movw	r22, r26
    1f62:	cf 01       	movw	r24, r30
    1f64:	11 24       	eor	r1, r1
    1f66:	08 95       	ret

00001f68 <__udivmodsi4>:
    1f68:	a1 e2       	ldi	r26, 0x21	; 33
    1f6a:	1a 2e       	mov	r1, r26
    1f6c:	aa 1b       	sub	r26, r26
    1f6e:	bb 1b       	sub	r27, r27
    1f70:	fd 01       	movw	r30, r26
    1f72:	0d c0       	rjmp	.+26     	; 0x1f8e <__udivmodsi4_ep>

00001f74 <__udivmodsi4_loop>:
    1f74:	aa 1f       	adc	r26, r26
    1f76:	bb 1f       	adc	r27, r27
    1f78:	ee 1f       	adc	r30, r30
    1f7a:	ff 1f       	adc	r31, r31
    1f7c:	a2 17       	cp	r26, r18
    1f7e:	b3 07       	cpc	r27, r19
    1f80:	e4 07       	cpc	r30, r20
    1f82:	f5 07       	cpc	r31, r21
    1f84:	20 f0       	brcs	.+8      	; 0x1f8e <__udivmodsi4_ep>
    1f86:	a2 1b       	sub	r26, r18
    1f88:	b3 0b       	sbc	r27, r19
    1f8a:	e4 0b       	sbc	r30, r20
    1f8c:	f5 0b       	sbc	r31, r21

00001f8e <__udivmodsi4_ep>:
    1f8e:	66 1f       	adc	r22, r22
    1f90:	77 1f       	adc	r23, r23
    1f92:	88 1f       	adc	r24, r24
    1f94:	99 1f       	adc	r25, r25
    1f96:	1a 94       	dec	r1
    1f98:	69 f7       	brne	.-38     	; 0x1f74 <__udivmodsi4_loop>
    1f9a:	60 95       	com	r22
    1f9c:	70 95       	com	r23
    1f9e:	80 95       	com	r24
    1fa0:	90 95       	com	r25
    1fa2:	9b 01       	movw	r18, r22
    1fa4:	ac 01       	movw	r20, r24
    1fa6:	bd 01       	movw	r22, r26
    1fa8:	cf 01       	movw	r24, r30
    1faa:	08 95       	ret

00001fac <_exit>:
    1fac:	f8 94       	cli

00001fae <__stop_program>:
    1fae:	ff cf       	rjmp	.-2      	; 0x1fae <__stop_program>
