
SAUVC_T1_T8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e4dc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000774  0800e670  0800e670  0000f670  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ede4  0800ede4  000101f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ede4  0800ede4  0000fde4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800edec  0800edec  000101f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800edec  0800edec  0000fdec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800edf0  0800edf0  0000fdf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800edf4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101f4  2**0
                  CONTENTS
 10 .bss          00001f1c  200001f4  200001f4  000101f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002110  20002110  000101f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000141aa  00000000  00000000  00010224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000343a  00000000  00000000  000243ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010c8  00000000  00000000  00027808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d0d  00000000  00000000  000288d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000254cb  00000000  00000000  000295dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001771b  00000000  00000000  0004eaa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dbfcf  00000000  00000000  000661c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00142192  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005ce8  00000000  00000000  001421d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000047  00000000  00000000  00147ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e654 	.word	0x0800e654

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800e654 	.word	0x0800e654

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	463b      	mov	r3, r7
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001052:	4b21      	ldr	r3, [pc, #132]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001054:	4a21      	ldr	r2, [pc, #132]	@ (80010dc <MX_ADC1_Init+0x9c>)
 8001056:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001058:	4b1f      	ldr	r3, [pc, #124]	@ (80010d8 <MX_ADC1_Init+0x98>)
 800105a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800105e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001060:	4b1d      	ldr	r3, [pc, #116]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001066:	4b1c      	ldr	r3, [pc, #112]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800106c:	4b1a      	ldr	r3, [pc, #104]	@ (80010d8 <MX_ADC1_Init+0x98>)
 800106e:	2200      	movs	r2, #0
 8001070:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001072:	4b19      	ldr	r3, [pc, #100]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001074:	2200      	movs	r2, #0
 8001076:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800107a:	4b17      	ldr	r3, [pc, #92]	@ (80010d8 <MX_ADC1_Init+0x98>)
 800107c:	2200      	movs	r2, #0
 800107e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001080:	4b15      	ldr	r3, [pc, #84]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001082:	4a17      	ldr	r2, [pc, #92]	@ (80010e0 <MX_ADC1_Init+0xa0>)
 8001084:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001086:	4b14      	ldr	r3, [pc, #80]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001088:	2200      	movs	r2, #0
 800108a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800108c:	4b12      	ldr	r3, [pc, #72]	@ (80010d8 <MX_ADC1_Init+0x98>)
 800108e:	2201      	movs	r2, #1
 8001090:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001092:	4b11      	ldr	r3, [pc, #68]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800109a:	4b0f      	ldr	r3, [pc, #60]	@ (80010d8 <MX_ADC1_Init+0x98>)
 800109c:	2201      	movs	r2, #1
 800109e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010a0:	480d      	ldr	r0, [pc, #52]	@ (80010d8 <MX_ADC1_Init+0x98>)
 80010a2:	f004 fa9d 	bl	80055e0 <HAL_ADC_Init>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80010ac:	f002 fecc 	bl	8003e48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010b4:	2301      	movs	r3, #1
 80010b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010b8:	2300      	movs	r3, #0
 80010ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010bc:	463b      	mov	r3, r7
 80010be:	4619      	mov	r1, r3
 80010c0:	4805      	ldr	r0, [pc, #20]	@ (80010d8 <MX_ADC1_Init+0x98>)
 80010c2:	f004 fc3b 	bl	800593c <HAL_ADC_ConfigChannel>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010cc:	f002 febc 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010d0:	bf00      	nop
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000210 	.word	0x20000210
 80010dc:	40012000 	.word	0x40012000
 80010e0:	0f000001 	.word	0x0f000001

080010e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b08a      	sub	sp, #40	@ 0x28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 0314 	add.w	r3, r7, #20
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a17      	ldr	r2, [pc, #92]	@ (8001160 <HAL_ADC_MspInit+0x7c>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d127      	bne.n	8001156 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001106:	2300      	movs	r3, #0
 8001108:	613b      	str	r3, [r7, #16]
 800110a:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <HAL_ADC_MspInit+0x80>)
 800110c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800110e:	4a15      	ldr	r2, [pc, #84]	@ (8001164 <HAL_ADC_MspInit+0x80>)
 8001110:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001114:	6453      	str	r3, [r2, #68]	@ 0x44
 8001116:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <HAL_ADC_MspInit+0x80>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800111e:	613b      	str	r3, [r7, #16]
 8001120:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	4b0f      	ldr	r3, [pc, #60]	@ (8001164 <HAL_ADC_MspInit+0x80>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112a:	4a0e      	ldr	r2, [pc, #56]	@ (8001164 <HAL_ADC_MspInit+0x80>)
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	6313      	str	r3, [r2, #48]	@ 0x30
 8001132:	4b0c      	ldr	r3, [pc, #48]	@ (8001164 <HAL_ADC_MspInit+0x80>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = ANALOG1_Pin|ANALOG_2_Pin;
 800113e:	2305      	movs	r3, #5
 8001140:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001142:	2303      	movs	r3, #3
 8001144:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	4805      	ldr	r0, [pc, #20]	@ (8001168 <HAL_ADC_MspInit+0x84>)
 8001152:	f005 fb25 	bl	80067a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001156:	bf00      	nop
 8001158:	3728      	adds	r7, #40	@ 0x28
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40012000 	.word	0x40012000
 8001164:	40023800 	.word	0x40023800
 8001168:	40020000 	.word	0x40020000

0800116c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	607b      	str	r3, [r7, #4]
 8001176:	4b33      	ldr	r3, [pc, #204]	@ (8001244 <MX_DMA_Init+0xd8>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	4a32      	ldr	r2, [pc, #200]	@ (8001244 <MX_DMA_Init+0xd8>)
 800117c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001180:	6313      	str	r3, [r2, #48]	@ 0x30
 8001182:	4b30      	ldr	r3, [pc, #192]	@ (8001244 <MX_DMA_Init+0xd8>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800118a:	607b      	str	r3, [r7, #4]
 800118c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	603b      	str	r3, [r7, #0]
 8001192:	4b2c      	ldr	r3, [pc, #176]	@ (8001244 <MX_DMA_Init+0xd8>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	4a2b      	ldr	r2, [pc, #172]	@ (8001244 <MX_DMA_Init+0xd8>)
 8001198:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800119c:	6313      	str	r3, [r2, #48]	@ 0x30
 800119e:	4b29      	ldr	r3, [pc, #164]	@ (8001244 <MX_DMA_Init+0xd8>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011a6:	603b      	str	r3, [r7, #0]
 80011a8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80011aa:	2200      	movs	r2, #0
 80011ac:	2100      	movs	r1, #0
 80011ae:	2010      	movs	r0, #16
 80011b0:	f004 febd 	bl	8005f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80011b4:	2010      	movs	r0, #16
 80011b6:	f004 fed6 	bl	8005f66 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2100      	movs	r1, #0
 80011be:	2011      	movs	r0, #17
 80011c0:	f004 feb5 	bl	8005f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80011c4:	2011      	movs	r0, #17
 80011c6:	f004 fece 	bl	8005f66 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2100      	movs	r1, #0
 80011ce:	2039      	movs	r0, #57	@ 0x39
 80011d0:	f004 fead 	bl	8005f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80011d4:	2039      	movs	r0, #57	@ 0x39
 80011d6:	f004 fec6 	bl	8005f66 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80011da:	2200      	movs	r2, #0
 80011dc:	2100      	movs	r1, #0
 80011de:	203a      	movs	r0, #58	@ 0x3a
 80011e0:	f004 fea5 	bl	8005f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80011e4:	203a      	movs	r0, #58	@ 0x3a
 80011e6:	f004 febe 	bl	8005f66 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2100      	movs	r1, #0
 80011ee:	203b      	movs	r0, #59	@ 0x3b
 80011f0:	f004 fe9d 	bl	8005f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80011f4:	203b      	movs	r0, #59	@ 0x3b
 80011f6:	f004 feb6 	bl	8005f66 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2100      	movs	r1, #0
 80011fe:	203c      	movs	r0, #60	@ 0x3c
 8001200:	f004 fe95 	bl	8005f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001204:	203c      	movs	r0, #60	@ 0x3c
 8001206:	f004 feae 	bl	8005f66 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 800120a:	2200      	movs	r2, #0
 800120c:	2100      	movs	r1, #0
 800120e:	2044      	movs	r0, #68	@ 0x44
 8001210:	f004 fe8d 	bl	8005f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8001214:	2044      	movs	r0, #68	@ 0x44
 8001216:	f004 fea6 	bl	8005f66 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	2045      	movs	r0, #69	@ 0x45
 8001220:	f004 fe85 	bl	8005f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001224:	2045      	movs	r0, #69	@ 0x45
 8001226:	f004 fe9e 	bl	8005f66 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	2100      	movs	r1, #0
 800122e:	2046      	movs	r0, #70	@ 0x46
 8001230:	f004 fe7d 	bl	8005f2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001234:	2046      	movs	r0, #70	@ 0x46
 8001236:	f004 fe96 	bl	8005f66 <HAL_NVIC_EnableIRQ>

}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40023800 	.word	0x40023800

08001248 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001256:	2b00      	cmp	r3, #0
 8001258:	db0b      	blt.n	8001272 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	f003 021f 	and.w	r2, r3, #31
 8001260:	4907      	ldr	r1, [pc, #28]	@ (8001280 <__NVIC_EnableIRQ+0x38>)
 8001262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001266:	095b      	lsrs	r3, r3, #5
 8001268:	2001      	movs	r0, #1
 800126a:	fa00 f202 	lsl.w	r2, r0, r2
 800126e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	e000e100 	.word	0xe000e100

08001284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	6039      	str	r1, [r7, #0]
 800128e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001294:	2b00      	cmp	r3, #0
 8001296:	db0a      	blt.n	80012ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	b2da      	uxtb	r2, r3
 800129c:	490c      	ldr	r1, [pc, #48]	@ (80012d0 <__NVIC_SetPriority+0x4c>)
 800129e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a2:	0112      	lsls	r2, r2, #4
 80012a4:	b2d2      	uxtb	r2, r2
 80012a6:	440b      	add	r3, r1
 80012a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012ac:	e00a      	b.n	80012c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	4908      	ldr	r1, [pc, #32]	@ (80012d4 <__NVIC_SetPriority+0x50>)
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	f003 030f 	and.w	r3, r3, #15
 80012ba:	3b04      	subs	r3, #4
 80012bc:	0112      	lsls	r2, r2, #4
 80012be:	b2d2      	uxtb	r2, r2
 80012c0:	440b      	add	r3, r1
 80012c2:	761a      	strb	r2, [r3, #24]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr
 80012d0:	e000e100 	.word	0xe000e100
 80012d4:	e000ed00 	.word	0xe000ed00

080012d8 <get_port_mask>:
volatile pid_debug_t pid_debug = {0};


// --- Helper Functions ---
static inline uint32_t get_port_mask(uint8_t port)
{
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	71fb      	strb	r3, [r7, #7]
    uint32_t mask = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
    for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 80012e6:	2300      	movs	r3, #0
 80012e8:	72fb      	strb	r3, [r7, #11]
 80012ea:	e011      	b.n	8001310 <get_port_mask+0x38>
        if (motor_gpio_port[m] == port) {
 80012ec:	7afb      	ldrb	r3, [r7, #11]
 80012ee:	4a0d      	ldr	r2, [pc, #52]	@ (8001324 <get_port_mask+0x4c>)
 80012f0:	5cd3      	ldrb	r3, [r2, r3]
 80012f2:	79fa      	ldrb	r2, [r7, #7]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d108      	bne.n	800130a <get_port_mask+0x32>
            mask |= (1u << motor_gpio_pin_numbers[m]);
 80012f8:	7afb      	ldrb	r3, [r7, #11]
 80012fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001328 <get_port_mask+0x50>)
 80012fc:	5cd3      	ldrb	r3, [r2, r3]
 80012fe:	461a      	mov	r2, r3
 8001300:	2301      	movs	r3, #1
 8001302:	4093      	lsls	r3, r2
 8001304:	68fa      	ldr	r2, [r7, #12]
 8001306:	4313      	orrs	r3, r2
 8001308:	60fb      	str	r3, [r7, #12]
    for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 800130a:	7afb      	ldrb	r3, [r7, #11]
 800130c:	3301      	adds	r3, #1
 800130e:	72fb      	strb	r3, [r7, #11]
 8001310:	7afb      	ldrb	r3, [r7, #11]
 8001312:	2b09      	cmp	r3, #9
 8001314:	d9ea      	bls.n	80012ec <get_port_mask+0x14>
        }
    }
    return mask;
 8001316:	68fb      	ldr	r3, [r7, #12]
}
 8001318:	4618      	mov	r0, r3
 800131a:	3714      	adds	r7, #20
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	0800e890 	.word	0x0800e890
 8001328:	0800e89c 	.word	0x0800e89c

0800132c <get_all_ports_masks>:

static inline void get_all_ports_masks(uint32_t *maskA, uint32_t *maskB, uint32_t *maskC, uint32_t *maskD, uint32_t *maskE)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	607a      	str	r2, [r7, #4]
 8001338:	603b      	str	r3, [r7, #0]
    *maskA = get_port_mask(0);  // PA5, PA6
 800133a:	2000      	movs	r0, #0
 800133c:	f7ff ffcc 	bl	80012d8 <get_port_mask>
 8001340:	4602      	mov	r2, r0
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	601a      	str	r2, [r3, #0]
    *maskB = get_port_mask(1);  // PB0, PB10
 8001346:	2001      	movs	r0, #1
 8001348:	f7ff ffc6 	bl	80012d8 <get_port_mask>
 800134c:	4602      	mov	r2, r0
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	601a      	str	r2, [r3, #0]
    *maskC = get_port_mask(2);  // PC6, PC8
 8001352:	2002      	movs	r0, #2
 8001354:	f7ff ffc0 	bl	80012d8 <get_port_mask>
 8001358:	4602      	mov	r2, r0
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	601a      	str	r2, [r3, #0]
    *maskD = get_port_mask(3);  // PD12, PD14
 800135e:	2003      	movs	r0, #3
 8001360:	f7ff ffba 	bl	80012d8 <get_port_mask>
 8001364:	4602      	mov	r2, r0
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	601a      	str	r2, [r3, #0]
    *maskE = get_port_mask(4);  // PE9, PE13
 800136a:	2004      	movs	r0, #4
 800136c:	f7ff ffb4 	bl	80012d8 <get_port_mask>
 8001370:	4602      	mov	r2, r0
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	601a      	str	r2, [r3, #0]
}
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <preset_bb_Dshot_buffers>:

void preset_bb_Dshot_buffers(void)
{
 8001380:	b590      	push	{r4, r7, lr}
 8001382:	b08b      	sub	sp, #44	@ 0x2c
 8001384:	af02      	add	r7, sp, #8
    memset((void*)dshot_bb_buffer_A, 0, sizeof(dshot_bb_buffer_A));
 8001386:	f44f 7202 	mov.w	r2, #520	@ 0x208
 800138a:	2100      	movs	r1, #0
 800138c:	4878      	ldr	r0, [pc, #480]	@ (8001570 <preset_bb_Dshot_buffers+0x1f0>)
 800138e:	f009 f927 	bl	800a5e0 <memset>
    memset((void*)dshot_bb_buffer_B, 0, sizeof(dshot_bb_buffer_B));
 8001392:	f44f 7202 	mov.w	r2, #520	@ 0x208
 8001396:	2100      	movs	r1, #0
 8001398:	4876      	ldr	r0, [pc, #472]	@ (8001574 <preset_bb_Dshot_buffers+0x1f4>)
 800139a:	f009 f921 	bl	800a5e0 <memset>
    memset((void*)dshot_bb_buffer_C, 0, sizeof(dshot_bb_buffer_C));
 800139e:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80013a2:	2100      	movs	r1, #0
 80013a4:	4874      	ldr	r0, [pc, #464]	@ (8001578 <preset_bb_Dshot_buffers+0x1f8>)
 80013a6:	f009 f91b 	bl	800a5e0 <memset>
    memset((void*)dshot_bb_buffer_D, 0, sizeof(dshot_bb_buffer_D));
 80013aa:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80013ae:	2100      	movs	r1, #0
 80013b0:	4872      	ldr	r0, [pc, #456]	@ (800157c <preset_bb_Dshot_buffers+0x1fc>)
 80013b2:	f009 f915 	bl	800a5e0 <memset>
    memset((void*)dshot_bb_buffer_E, 0, sizeof(dshot_bb_buffer_E));
 80013b6:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80013ba:	2100      	movs	r1, #0
 80013bc:	4870      	ldr	r0, [pc, #448]	@ (8001580 <preset_bb_Dshot_buffers+0x200>)
 80013be:	f009 f90f 	bl	800a5e0 <memset>

    uint32_t maskA, maskB, maskC, maskD, maskE;
    get_all_ports_masks(&maskA, &maskB, &maskC, &maskD, &maskE);
 80013c2:	f107 0408 	add.w	r4, r7, #8
 80013c6:	f107 020c 	add.w	r2, r7, #12
 80013ca:	f107 0110 	add.w	r1, r7, #16
 80013ce:	f107 0014 	add.w	r0, r7, #20
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	9300      	str	r3, [sp, #0]
 80013d6:	4623      	mov	r3, r4
 80013d8:	f7ff ffa8 	bl	800132c <get_all_ports_masks>

    dshot_bb_buffer_A[0] = maskA;
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	4a64      	ldr	r2, [pc, #400]	@ (8001570 <preset_bb_Dshot_buffers+0x1f0>)
 80013e0:	6013      	str	r3, [r2, #0]
    dshot_bb_buffer_B[0] = maskB;
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	4a63      	ldr	r2, [pc, #396]	@ (8001574 <preset_bb_Dshot_buffers+0x1f4>)
 80013e6:	6013      	str	r3, [r2, #0]
    dshot_bb_buffer_C[0] = maskC;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	4a63      	ldr	r2, [pc, #396]	@ (8001578 <preset_bb_Dshot_buffers+0x1f8>)
 80013ec:	6013      	str	r3, [r2, #0]
    dshot_bb_buffer_D[0] = maskD;
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	4a62      	ldr	r2, [pc, #392]	@ (800157c <preset_bb_Dshot_buffers+0x1fc>)
 80013f2:	6013      	str	r3, [r2, #0]
    dshot_bb_buffer_E[0] = maskE;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4a62      	ldr	r2, [pc, #392]	@ (8001580 <preset_bb_Dshot_buffers+0x200>)
 80013f8:	6013      	str	r3, [r2, #0]

    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 80013fa:	2300      	movs	r3, #0
 80013fc:	83fb      	strh	r3, [r7, #30]
 80013fe:	e079      	b.n	80014f4 <preset_bb_Dshot_buffers+0x174>
        uint16_t idx_base = (bit * DSHOT_BB_FRAME_SECTIONS) + 1;
 8001400:	8bfb      	ldrh	r3, [r7, #30]
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	b29b      	uxth	r3, r3
 8001406:	3301      	adds	r3, #1
 8001408:	83bb      	strh	r3, [r7, #28]
        uint16_t idx_end = idx_base + DSHOT_BB_1_LENGTH;
 800140a:	8bbb      	ldrh	r3, [r7, #28]
 800140c:	3306      	adds	r3, #6
 800140e:	837b      	strh	r3, [r7, #26]

        if (idx_base < DSHOT_BB_BUFFER_LENGTH) {
 8001410:	8bbb      	ldrh	r3, [r7, #28]
 8001412:	2b81      	cmp	r3, #129	@ 0x81
 8001414:	d836      	bhi.n	8001484 <preset_bb_Dshot_buffers+0x104>
            dshot_bb_buffer_A[idx_base] |= (maskA << 16);
 8001416:	8bbb      	ldrh	r3, [r7, #28]
 8001418:	4a55      	ldr	r2, [pc, #340]	@ (8001570 <preset_bb_Dshot_buffers+0x1f0>)
 800141a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	041a      	lsls	r2, r3, #16
 8001422:	8bbb      	ldrh	r3, [r7, #28]
 8001424:	430a      	orrs	r2, r1
 8001426:	4952      	ldr	r1, [pc, #328]	@ (8001570 <preset_bb_Dshot_buffers+0x1f0>)
 8001428:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_B[idx_base] |= (maskB << 16);
 800142c:	8bbb      	ldrh	r3, [r7, #28]
 800142e:	4a51      	ldr	r2, [pc, #324]	@ (8001574 <preset_bb_Dshot_buffers+0x1f4>)
 8001430:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	041a      	lsls	r2, r3, #16
 8001438:	8bbb      	ldrh	r3, [r7, #28]
 800143a:	430a      	orrs	r2, r1
 800143c:	494d      	ldr	r1, [pc, #308]	@ (8001574 <preset_bb_Dshot_buffers+0x1f4>)
 800143e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_C[idx_base] |= (maskC << 16);
 8001442:	8bbb      	ldrh	r3, [r7, #28]
 8001444:	4a4c      	ldr	r2, [pc, #304]	@ (8001578 <preset_bb_Dshot_buffers+0x1f8>)
 8001446:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	041a      	lsls	r2, r3, #16
 800144e:	8bbb      	ldrh	r3, [r7, #28]
 8001450:	430a      	orrs	r2, r1
 8001452:	4949      	ldr	r1, [pc, #292]	@ (8001578 <preset_bb_Dshot_buffers+0x1f8>)
 8001454:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_D[idx_base] |= (maskD << 16);
 8001458:	8bbb      	ldrh	r3, [r7, #28]
 800145a:	4a48      	ldr	r2, [pc, #288]	@ (800157c <preset_bb_Dshot_buffers+0x1fc>)
 800145c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	041a      	lsls	r2, r3, #16
 8001464:	8bbb      	ldrh	r3, [r7, #28]
 8001466:	430a      	orrs	r2, r1
 8001468:	4944      	ldr	r1, [pc, #272]	@ (800157c <preset_bb_Dshot_buffers+0x1fc>)
 800146a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_E[idx_base] |= (maskE << 16);
 800146e:	8bbb      	ldrh	r3, [r7, #28]
 8001470:	4a43      	ldr	r2, [pc, #268]	@ (8001580 <preset_bb_Dshot_buffers+0x200>)
 8001472:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	041a      	lsls	r2, r3, #16
 800147a:	8bbb      	ldrh	r3, [r7, #28]
 800147c:	430a      	orrs	r2, r1
 800147e:	4940      	ldr	r1, [pc, #256]	@ (8001580 <preset_bb_Dshot_buffers+0x200>)
 8001480:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }

        if (idx_end < DSHOT_BB_BUFFER_LENGTH) {
 8001484:	8b7b      	ldrh	r3, [r7, #26]
 8001486:	2b81      	cmp	r3, #129	@ 0x81
 8001488:	d831      	bhi.n	80014ee <preset_bb_Dshot_buffers+0x16e>
            dshot_bb_buffer_A[idx_end] |= maskA;
 800148a:	8b7b      	ldrh	r3, [r7, #26]
 800148c:	4a38      	ldr	r2, [pc, #224]	@ (8001570 <preset_bb_Dshot_buffers+0x1f0>)
 800148e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001492:	697a      	ldr	r2, [r7, #20]
 8001494:	8b7b      	ldrh	r3, [r7, #26]
 8001496:	430a      	orrs	r2, r1
 8001498:	4935      	ldr	r1, [pc, #212]	@ (8001570 <preset_bb_Dshot_buffers+0x1f0>)
 800149a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_B[idx_end] |= maskB;
 800149e:	8b7b      	ldrh	r3, [r7, #26]
 80014a0:	4a34      	ldr	r2, [pc, #208]	@ (8001574 <preset_bb_Dshot_buffers+0x1f4>)
 80014a2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	8b7b      	ldrh	r3, [r7, #26]
 80014aa:	430a      	orrs	r2, r1
 80014ac:	4931      	ldr	r1, [pc, #196]	@ (8001574 <preset_bb_Dshot_buffers+0x1f4>)
 80014ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_C[idx_end] |= maskC;
 80014b2:	8b7b      	ldrh	r3, [r7, #26]
 80014b4:	4a30      	ldr	r2, [pc, #192]	@ (8001578 <preset_bb_Dshot_buffers+0x1f8>)
 80014b6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80014ba:	68fa      	ldr	r2, [r7, #12]
 80014bc:	8b7b      	ldrh	r3, [r7, #26]
 80014be:	430a      	orrs	r2, r1
 80014c0:	492d      	ldr	r1, [pc, #180]	@ (8001578 <preset_bb_Dshot_buffers+0x1f8>)
 80014c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_D[idx_end] |= maskD;
 80014c6:	8b7b      	ldrh	r3, [r7, #26]
 80014c8:	4a2c      	ldr	r2, [pc, #176]	@ (800157c <preset_bb_Dshot_buffers+0x1fc>)
 80014ca:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80014ce:	68ba      	ldr	r2, [r7, #8]
 80014d0:	8b7b      	ldrh	r3, [r7, #26]
 80014d2:	430a      	orrs	r2, r1
 80014d4:	4929      	ldr	r1, [pc, #164]	@ (800157c <preset_bb_Dshot_buffers+0x1fc>)
 80014d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_E[idx_end] |= maskE;
 80014da:	8b7b      	ldrh	r3, [r7, #26]
 80014dc:	4a28      	ldr	r2, [pc, #160]	@ (8001580 <preset_bb_Dshot_buffers+0x200>)
 80014de:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	8b7b      	ldrh	r3, [r7, #26]
 80014e6:	430a      	orrs	r2, r1
 80014e8:	4925      	ldr	r1, [pc, #148]	@ (8001580 <preset_bb_Dshot_buffers+0x200>)
 80014ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 80014ee:	8bfb      	ldrh	r3, [r7, #30]
 80014f0:	3301      	adds	r3, #1
 80014f2:	83fb      	strh	r3, [r7, #30]
 80014f4:	8bfb      	ldrh	r3, [r7, #30]
 80014f6:	2b0f      	cmp	r3, #15
 80014f8:	d982      	bls.n	8001400 <preset_bb_Dshot_buffers+0x80>
        }
    }

    dshot_bb_buffer_A[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(0);
 80014fa:	2000      	movs	r0, #0
 80014fc:	f7ff feec 	bl	80012d8 <get_port_mask>
 8001500:	4602      	mov	r2, r0
 8001502:	4b1b      	ldr	r3, [pc, #108]	@ (8001570 <preset_bb_Dshot_buffers+0x1f0>)
 8001504:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001508:	4313      	orrs	r3, r2
 800150a:	4a19      	ldr	r2, [pc, #100]	@ (8001570 <preset_bb_Dshot_buffers+0x1f0>)
 800150c:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    dshot_bb_buffer_B[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(1);
 8001510:	2001      	movs	r0, #1
 8001512:	f7ff fee1 	bl	80012d8 <get_port_mask>
 8001516:	4602      	mov	r2, r0
 8001518:	4b16      	ldr	r3, [pc, #88]	@ (8001574 <preset_bb_Dshot_buffers+0x1f4>)
 800151a:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800151e:	4313      	orrs	r3, r2
 8001520:	4a14      	ldr	r2, [pc, #80]	@ (8001574 <preset_bb_Dshot_buffers+0x1f4>)
 8001522:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    dshot_bb_buffer_C[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(2);
 8001526:	2002      	movs	r0, #2
 8001528:	f7ff fed6 	bl	80012d8 <get_port_mask>
 800152c:	4602      	mov	r2, r0
 800152e:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <preset_bb_Dshot_buffers+0x1f8>)
 8001530:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001534:	4313      	orrs	r3, r2
 8001536:	4a10      	ldr	r2, [pc, #64]	@ (8001578 <preset_bb_Dshot_buffers+0x1f8>)
 8001538:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    dshot_bb_buffer_D[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(3);
 800153c:	2003      	movs	r0, #3
 800153e:	f7ff fecb 	bl	80012d8 <get_port_mask>
 8001542:	4602      	mov	r2, r0
 8001544:	4b0d      	ldr	r3, [pc, #52]	@ (800157c <preset_bb_Dshot_buffers+0x1fc>)
 8001546:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800154a:	4313      	orrs	r3, r2
 800154c:	4a0b      	ldr	r2, [pc, #44]	@ (800157c <preset_bb_Dshot_buffers+0x1fc>)
 800154e:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    dshot_bb_buffer_E[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(4);
 8001552:	2004      	movs	r0, #4
 8001554:	f7ff fec0 	bl	80012d8 <get_port_mask>
 8001558:	4602      	mov	r2, r0
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <preset_bb_Dshot_buffers+0x200>)
 800155c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001560:	4313      	orrs	r3, r2
 8001562:	4a07      	ldr	r2, [pc, #28]	@ (8001580 <preset_bb_Dshot_buffers+0x200>)
 8001564:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
}
 8001568:	bf00      	nop
 800156a:	3724      	adds	r7, #36	@ 0x24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd90      	pop	{r4, r7, pc}
 8001570:	20000374 	.word	0x20000374
 8001574:	200007a4 	.word	0x200007a4
 8001578:	20000bd4 	.word	0x20000bd4
 800157c:	20001004 	.word	0x20001004
 8001580:	20001434 	.word	0x20001434

08001584 <fill_bb_Dshot_buffers>:

void fill_bb_Dshot_buffers(const uint16_t motor_packets[MOTORS_COUNT])
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
    preset_bb_Dshot_buffers();
 800158c:	f7ff fef8 	bl	8001380 <preset_bb_Dshot_buffers>

    for (uint8_t bit = 0; bit < BITS_PER_FRAME; bit++) {
 8001590:	2300      	movs	r3, #0
 8001592:	77fb      	strb	r3, [r7, #31]
 8001594:	e0d7      	b.n	8001746 <fill_bb_Dshot_buffers+0x1c2>
        uint16_t idx_base = bit * DSHOT_BB_FRAME_SECTIONS;
 8001596:	7ffb      	ldrb	r3, [r7, #31]
 8001598:	b29b      	uxth	r3, r3
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	83bb      	strh	r3, [r7, #28]
        uint8_t bit_pos = 15 - bit;
 800159e:	7ffb      	ldrb	r3, [r7, #31]
 80015a0:	f1c3 030f 	rsb	r3, r3, #15
 80015a4:	76fb      	strb	r3, [r7, #27]
        uint16_t idx_one = idx_base + DSHOT_BB_1_LENGTH;
 80015a6:	8bbb      	ldrh	r3, [r7, #28]
 80015a8:	3306      	adds	r3, #6
 80015aa:	833b      	strh	r3, [r7, #24]
        uint16_t idx_zero = idx_base + DSHOT_BB_0_LENGTH;
 80015ac:	8bbb      	ldrh	r3, [r7, #28]
 80015ae:	3304      	adds	r3, #4
 80015b0:	82fb      	strh	r3, [r7, #22]

        for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 80015b2:	2300      	movs	r3, #0
 80015b4:	77bb      	strb	r3, [r7, #30]
 80015b6:	e0bf      	b.n	8001738 <fill_bb_Dshot_buffers+0x1b4>
            uint8_t port = motor_gpio_port[m];
 80015b8:	7fbb      	ldrb	r3, [r7, #30]
 80015ba:	4a67      	ldr	r2, [pc, #412]	@ (8001758 <fill_bb_Dshot_buffers+0x1d4>)
 80015bc:	5cd3      	ldrb	r3, [r2, r3]
 80015be:	757b      	strb	r3, [r7, #21]
            uint32_t pin_mask = (1u << motor_gpio_pin_numbers[m]);
 80015c0:	7fbb      	ldrb	r3, [r7, #30]
 80015c2:	4a66      	ldr	r2, [pc, #408]	@ (800175c <fill_bb_Dshot_buffers+0x1d8>)
 80015c4:	5cd3      	ldrb	r3, [r2, r3]
 80015c6:	461a      	mov	r2, r3
 80015c8:	2301      	movs	r3, #1
 80015ca:	4093      	lsls	r3, r2
 80015cc:	613b      	str	r3, [r7, #16]
            bool is_one = (motor_packets[m] >> bit_pos) & 1;
 80015ce:	7fbb      	ldrb	r3, [r7, #30]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	4413      	add	r3, r2
 80015d6:	881b      	ldrh	r3, [r3, #0]
 80015d8:	461a      	mov	r2, r3
 80015da:	7efb      	ldrb	r3, [r7, #27]
 80015dc:	fa42 f303 	asr.w	r3, r2, r3
 80015e0:	f003 0301 	and.w	r3, r3, #1
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	bf14      	ite	ne
 80015e8:	2301      	movne	r3, #1
 80015ea:	2300      	moveq	r3, #0
 80015ec:	73fb      	strb	r3, [r7, #15]

            if (!is_one) {
 80015ee:	7bfb      	ldrb	r3, [r7, #15]
 80015f0:	f083 0301 	eor.w	r3, r3, #1
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	f000 809b 	beq.w	8001732 <fill_bb_Dshot_buffers+0x1ae>
                if (idx_one < DSHOT_BB_BUFFER_LENGTH) {
 80015fc:	8b3b      	ldrh	r3, [r7, #24]
 80015fe:	2b81      	cmp	r3, #129	@ 0x81
 8001600:	d84c      	bhi.n	800169c <fill_bb_Dshot_buffers+0x118>
                    switch(port) {
 8001602:	7d7b      	ldrb	r3, [r7, #21]
 8001604:	2b04      	cmp	r3, #4
 8001606:	d849      	bhi.n	800169c <fill_bb_Dshot_buffers+0x118>
 8001608:	a201      	add	r2, pc, #4	@ (adr r2, 8001610 <fill_bb_Dshot_buffers+0x8c>)
 800160a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800160e:	bf00      	nop
 8001610:	08001625 	.word	0x08001625
 8001614:	0800163d 	.word	0x0800163d
 8001618:	08001655 	.word	0x08001655
 800161c:	0800166d 	.word	0x0800166d
 8001620:	08001685 	.word	0x08001685
                        case 0: dshot_bb_buffer_A[idx_one] &= ~pin_mask; break;
 8001624:	8b3b      	ldrh	r3, [r7, #24]
 8001626:	4a4e      	ldr	r2, [pc, #312]	@ (8001760 <fill_bb_Dshot_buffers+0x1dc>)
 8001628:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	43da      	mvns	r2, r3
 8001630:	8b3b      	ldrh	r3, [r7, #24]
 8001632:	400a      	ands	r2, r1
 8001634:	494a      	ldr	r1, [pc, #296]	@ (8001760 <fill_bb_Dshot_buffers+0x1dc>)
 8001636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800163a:	e02f      	b.n	800169c <fill_bb_Dshot_buffers+0x118>
                        case 1: dshot_bb_buffer_B[idx_one] &= ~pin_mask; break;
 800163c:	8b3b      	ldrh	r3, [r7, #24]
 800163e:	4a49      	ldr	r2, [pc, #292]	@ (8001764 <fill_bb_Dshot_buffers+0x1e0>)
 8001640:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	43da      	mvns	r2, r3
 8001648:	8b3b      	ldrh	r3, [r7, #24]
 800164a:	400a      	ands	r2, r1
 800164c:	4945      	ldr	r1, [pc, #276]	@ (8001764 <fill_bb_Dshot_buffers+0x1e0>)
 800164e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001652:	e023      	b.n	800169c <fill_bb_Dshot_buffers+0x118>
                        case 2: dshot_bb_buffer_C[idx_one] &= ~pin_mask; break;
 8001654:	8b3b      	ldrh	r3, [r7, #24]
 8001656:	4a44      	ldr	r2, [pc, #272]	@ (8001768 <fill_bb_Dshot_buffers+0x1e4>)
 8001658:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	43da      	mvns	r2, r3
 8001660:	8b3b      	ldrh	r3, [r7, #24]
 8001662:	400a      	ands	r2, r1
 8001664:	4940      	ldr	r1, [pc, #256]	@ (8001768 <fill_bb_Dshot_buffers+0x1e4>)
 8001666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800166a:	e017      	b.n	800169c <fill_bb_Dshot_buffers+0x118>
                        case 3: dshot_bb_buffer_D[idx_one] &= ~pin_mask; break;
 800166c:	8b3b      	ldrh	r3, [r7, #24]
 800166e:	4a3f      	ldr	r2, [pc, #252]	@ (800176c <fill_bb_Dshot_buffers+0x1e8>)
 8001670:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	43da      	mvns	r2, r3
 8001678:	8b3b      	ldrh	r3, [r7, #24]
 800167a:	400a      	ands	r2, r1
 800167c:	493b      	ldr	r1, [pc, #236]	@ (800176c <fill_bb_Dshot_buffers+0x1e8>)
 800167e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001682:	e00b      	b.n	800169c <fill_bb_Dshot_buffers+0x118>
                        case 4: dshot_bb_buffer_E[idx_one] &= ~pin_mask; break;
 8001684:	8b3b      	ldrh	r3, [r7, #24]
 8001686:	4a3a      	ldr	r2, [pc, #232]	@ (8001770 <fill_bb_Dshot_buffers+0x1ec>)
 8001688:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	43da      	mvns	r2, r3
 8001690:	8b3b      	ldrh	r3, [r7, #24]
 8001692:	400a      	ands	r2, r1
 8001694:	4936      	ldr	r1, [pc, #216]	@ (8001770 <fill_bb_Dshot_buffers+0x1ec>)
 8001696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800169a:	bf00      	nop
                    }
                }
                if (idx_zero < DSHOT_BB_BUFFER_LENGTH) {
 800169c:	8afb      	ldrh	r3, [r7, #22]
 800169e:	2b81      	cmp	r3, #129	@ 0x81
 80016a0:	d847      	bhi.n	8001732 <fill_bb_Dshot_buffers+0x1ae>
                    switch(port) {
 80016a2:	7d7b      	ldrb	r3, [r7, #21]
 80016a4:	2b04      	cmp	r3, #4
 80016a6:	d844      	bhi.n	8001732 <fill_bb_Dshot_buffers+0x1ae>
 80016a8:	a201      	add	r2, pc, #4	@ (adr r2, 80016b0 <fill_bb_Dshot_buffers+0x12c>)
 80016aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ae:	bf00      	nop
 80016b0:	080016c5 	.word	0x080016c5
 80016b4:	080016db 	.word	0x080016db
 80016b8:	080016f1 	.word	0x080016f1
 80016bc:	08001707 	.word	0x08001707
 80016c0:	0800171d 	.word	0x0800171d
                        case 0: dshot_bb_buffer_A[idx_zero] |= pin_mask; break;
 80016c4:	8afb      	ldrh	r3, [r7, #22]
 80016c6:	4a26      	ldr	r2, [pc, #152]	@ (8001760 <fill_bb_Dshot_buffers+0x1dc>)
 80016c8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80016cc:	8afb      	ldrh	r3, [r7, #22]
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	430a      	orrs	r2, r1
 80016d2:	4923      	ldr	r1, [pc, #140]	@ (8001760 <fill_bb_Dshot_buffers+0x1dc>)
 80016d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80016d8:	e02b      	b.n	8001732 <fill_bb_Dshot_buffers+0x1ae>
                        case 1: dshot_bb_buffer_B[idx_zero] |= pin_mask; break;
 80016da:	8afb      	ldrh	r3, [r7, #22]
 80016dc:	4a21      	ldr	r2, [pc, #132]	@ (8001764 <fill_bb_Dshot_buffers+0x1e0>)
 80016de:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80016e2:	8afb      	ldrh	r3, [r7, #22]
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	430a      	orrs	r2, r1
 80016e8:	491e      	ldr	r1, [pc, #120]	@ (8001764 <fill_bb_Dshot_buffers+0x1e0>)
 80016ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80016ee:	e020      	b.n	8001732 <fill_bb_Dshot_buffers+0x1ae>
                        case 2: dshot_bb_buffer_C[idx_zero] |= pin_mask; break;
 80016f0:	8afb      	ldrh	r3, [r7, #22]
 80016f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001768 <fill_bb_Dshot_buffers+0x1e4>)
 80016f4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80016f8:	8afb      	ldrh	r3, [r7, #22]
 80016fa:	693a      	ldr	r2, [r7, #16]
 80016fc:	430a      	orrs	r2, r1
 80016fe:	491a      	ldr	r1, [pc, #104]	@ (8001768 <fill_bb_Dshot_buffers+0x1e4>)
 8001700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001704:	e015      	b.n	8001732 <fill_bb_Dshot_buffers+0x1ae>
                        case 3: dshot_bb_buffer_D[idx_zero] |= pin_mask; break;
 8001706:	8afb      	ldrh	r3, [r7, #22]
 8001708:	4a18      	ldr	r2, [pc, #96]	@ (800176c <fill_bb_Dshot_buffers+0x1e8>)
 800170a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800170e:	8afb      	ldrh	r3, [r7, #22]
 8001710:	693a      	ldr	r2, [r7, #16]
 8001712:	430a      	orrs	r2, r1
 8001714:	4915      	ldr	r1, [pc, #84]	@ (800176c <fill_bb_Dshot_buffers+0x1e8>)
 8001716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800171a:	e00a      	b.n	8001732 <fill_bb_Dshot_buffers+0x1ae>
                        case 4: dshot_bb_buffer_E[idx_zero] |= pin_mask; break;
 800171c:	8afb      	ldrh	r3, [r7, #22]
 800171e:	4a14      	ldr	r2, [pc, #80]	@ (8001770 <fill_bb_Dshot_buffers+0x1ec>)
 8001720:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001724:	8afb      	ldrh	r3, [r7, #22]
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	430a      	orrs	r2, r1
 800172a:	4911      	ldr	r1, [pc, #68]	@ (8001770 <fill_bb_Dshot_buffers+0x1ec>)
 800172c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001730:	bf00      	nop
        for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 8001732:	7fbb      	ldrb	r3, [r7, #30]
 8001734:	3301      	adds	r3, #1
 8001736:	77bb      	strb	r3, [r7, #30]
 8001738:	7fbb      	ldrb	r3, [r7, #30]
 800173a:	2b09      	cmp	r3, #9
 800173c:	f67f af3c 	bls.w	80015b8 <fill_bb_Dshot_buffers+0x34>
    for (uint8_t bit = 0; bit < BITS_PER_FRAME; bit++) {
 8001740:	7ffb      	ldrb	r3, [r7, #31]
 8001742:	3301      	adds	r3, #1
 8001744:	77fb      	strb	r3, [r7, #31]
 8001746:	7ffb      	ldrb	r3, [r7, #31]
 8001748:	2b0f      	cmp	r3, #15
 800174a:	f67f af24 	bls.w	8001596 <fill_bb_Dshot_buffers+0x12>
                    }
                }
            }
        }
    }
}
 800174e:	bf00      	nop
 8001750:	bf00      	nop
 8001752:	3720      	adds	r7, #32
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	0800e890 	.word	0x0800e890
 800175c:	0800e89c 	.word	0x0800e89c
 8001760:	20000374 	.word	0x20000374
 8001764:	200007a4 	.word	0x200007a4
 8001768:	20000bd4 	.word	0x20000bd4
 800176c:	20001004 	.word	0x20001004
 8001770:	20001434 	.word	0x20001434

08001774 <prepare_Dshot_package>:

uint16_t prepare_Dshot_package(uint16_t value, bool telemetry)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	460a      	mov	r2, r1
 800177e:	80fb      	strh	r3, [r7, #6]
 8001780:	4613      	mov	r3, r2
 8001782:	717b      	strb	r3, [r7, #5]
    value = (value << 1) | (telemetry ? 1 : 0);
 8001784:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	b21a      	sxth	r2, r3
 800178c:	797b      	ldrb	r3, [r7, #5]
 800178e:	b21b      	sxth	r3, r3
 8001790:	4313      	orrs	r3, r2
 8001792:	b21b      	sxth	r3, r3
 8001794:	80fb      	strh	r3, [r7, #6]
    uint16_t crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 8001796:	88fb      	ldrh	r3, [r7, #6]
 8001798:	091b      	lsrs	r3, r3, #4
 800179a:	b29a      	uxth	r2, r3
 800179c:	88fb      	ldrh	r3, [r7, #6]
 800179e:	4053      	eors	r3, r2
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	88fb      	ldrh	r3, [r7, #6]
 80017a4:	0a1b      	lsrs	r3, r3, #8
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	4053      	eors	r3, r2
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	43db      	mvns	r3, r3
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	f003 030f 	and.w	r3, r3, #15
 80017b4:	81fb      	strh	r3, [r7, #14]
    return (value << 4) | crc;
 80017b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ba:	011b      	lsls	r3, r3, #4
 80017bc:	b21a      	sxth	r2, r3
 80017be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	b29b      	uxth	r3, r3
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3714      	adds	r7, #20
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <set_idle_on_ports>:

void set_idle_on_ports(void)
{
 80017d4:	b590      	push	{r4, r7, lr}
 80017d6:	b089      	sub	sp, #36	@ 0x24
 80017d8:	af02      	add	r7, sp, #8
    uint32_t maskA, maskB, maskC, maskD, maskE;
    get_all_ports_masks(&maskA, &maskB, &maskC, &maskD, &maskE);
 80017da:	f107 0408 	add.w	r4, r7, #8
 80017de:	f107 020c 	add.w	r2, r7, #12
 80017e2:	f107 0110 	add.w	r1, r7, #16
 80017e6:	f107 0014 	add.w	r0, r7, #20
 80017ea:	1d3b      	adds	r3, r7, #4
 80017ec:	9300      	str	r3, [sp, #0]
 80017ee:	4623      	mov	r3, r4
 80017f0:	f7ff fd9c 	bl	800132c <get_all_ports_masks>

    if (maskA) GPIOA->BSRR = maskA;
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d002      	beq.n	8001800 <set_idle_on_ports+0x2c>
 80017fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001838 <set_idle_on_ports+0x64>)
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	6193      	str	r3, [r2, #24]
    if (maskB) GPIOB->BSRR = maskB;
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d002      	beq.n	800180c <set_idle_on_ports+0x38>
 8001806:	4a0d      	ldr	r2, [pc, #52]	@ (800183c <set_idle_on_ports+0x68>)
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	6193      	str	r3, [r2, #24]
    if (maskC) GPIOC->BSRR = maskC;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d002      	beq.n	8001818 <set_idle_on_ports+0x44>
 8001812:	4a0b      	ldr	r2, [pc, #44]	@ (8001840 <set_idle_on_ports+0x6c>)
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	6193      	str	r3, [r2, #24]
    if (maskD) GPIOD->BSRR = maskD;
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d002      	beq.n	8001824 <set_idle_on_ports+0x50>
 800181e:	4a09      	ldr	r2, [pc, #36]	@ (8001844 <set_idle_on_ports+0x70>)
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	6193      	str	r3, [r2, #24]
    if (maskE) GPIOE->BSRR = maskE;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d002      	beq.n	8001830 <set_idle_on_ports+0x5c>
 800182a:	4a07      	ldr	r2, [pc, #28]	@ (8001848 <set_idle_on_ports+0x74>)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6193      	str	r3, [r2, #24]
}
 8001830:	bf00      	nop
 8001832:	371c      	adds	r7, #28
 8001834:	46bd      	mov	sp, r7
 8001836:	bd90      	pop	{r4, r7, pc}
 8001838:	40020000 	.word	0x40020000
 800183c:	40020400 	.word	0x40020400
 8001840:	40020800 	.word	0x40020800
 8001844:	40020c00 	.word	0x40020c00
 8001848:	40021000 	.word	0x40021000

0800184c <update_motors_Tx_Only>:

// --- Updated update_motors_Tx_Only (Coordinates all pairs A-E) ---
void update_motors_Tx_Only(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
    set_idle_on_ports();
 8001850:	f7ff ffc0 	bl	80017d4 <set_idle_on_ports>
    fill_bb_Dshot_buffers(motor_values);
 8001854:	483a      	ldr	r0, [pc, #232]	@ (8001940 <update_motors_Tx_Only+0xf4>)
 8001856:	f7ff fe95 	bl	8001584 <fill_bb_Dshot_buffers>

    // Reset reception flags
    bdshot_reception_A = true;
 800185a:	4b3a      	ldr	r3, [pc, #232]	@ (8001944 <update_motors_Tx_Only+0xf8>)
 800185c:	2201      	movs	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
    bdshot_reception_B = true;
 8001860:	4b39      	ldr	r3, [pc, #228]	@ (8001948 <update_motors_Tx_Only+0xfc>)
 8001862:	2201      	movs	r2, #1
 8001864:	701a      	strb	r2, [r3, #0]
    bdshot_reception_C = true;
 8001866:	4b39      	ldr	r3, [pc, #228]	@ (800194c <update_motors_Tx_Only+0x100>)
 8001868:	2201      	movs	r2, #1
 800186a:	701a      	strb	r2, [r3, #0]
    bdshot_reception_D = true;
 800186c:	4b38      	ldr	r3, [pc, #224]	@ (8001950 <update_motors_Tx_Only+0x104>)
 800186e:	2201      	movs	r2, #1
 8001870:	701a      	strb	r2, [r3, #0]
    bdshot_reception_E = true;
 8001872:	4b38      	ldr	r3, [pc, #224]	@ (8001954 <update_motors_Tx_Only+0x108>)
 8001874:	2201      	movs	r2, #1
 8001876:	701a      	strb	r2, [r3, #0]

    // Configure all pairs
    dshot_A_tx_configuration();
 8001878:	f000 ff2c 	bl	80026d4 <dshot_A_tx_configuration>
    dshot_B_tx_configuration();
 800187c:	f001 f856 	bl	800292c <dshot_B_tx_configuration>
    dshot_C_tx_configuration();
 8001880:	f001 f982 	bl	8002b88 <dshot_C_tx_configuration>
    dshot_D_tx_configuration();
 8001884:	f001 faa4 	bl	8002dd0 <dshot_D_tx_configuration>
    dshot_E_tx_configuration();
 8001888:	f001 fbc2 	bl	8003010 <dshot_E_tx_configuration>

    // --- Start Sequence for TIM1 pairs (A, B, C, D) ---
    TIM1->ARR = DSHOT_BB_SECTION_LENGTH - 1;
 800188c:	4b32      	ldr	r3, [pc, #200]	@ (8001958 <update_motors_Tx_Only+0x10c>)
 800188e:	2222      	movs	r2, #34	@ 0x22
 8001890:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM1->CCR1 = 1; // Trigger CC1 DMA
 8001892:	4b31      	ldr	r3, [pc, #196]	@ (8001958 <update_motors_Tx_Only+0x10c>)
 8001894:	2201      	movs	r2, #1
 8001896:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR3 = 1; // Trigger CC3 DMA
 8001898:	4b2f      	ldr	r3, [pc, #188]	@ (8001958 <update_motors_Tx_Only+0x10c>)
 800189a:	2201      	movs	r2, #1
 800189c:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM1->CCR4 = 1; // Trigger CC4/COM DMA
 800189e:	4b2e      	ldr	r3, [pc, #184]	@ (8001958 <update_motors_Tx_Only+0x10c>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	641a      	str	r2, [r3, #64]	@ 0x40

    TIM1->EGR |= TIM_EGR_UG | TIM_EGR_COMG;
 80018a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001958 <update_motors_Tx_Only+0x10c>)
 80018a6:	695b      	ldr	r3, [r3, #20]
 80018a8:	4a2b      	ldr	r2, [pc, #172]	@ (8001958 <update_motors_Tx_Only+0x10c>)
 80018aa:	f043 0321 	orr.w	r3, r3, #33	@ 0x21
 80018ae:	6153      	str	r3, [r2, #20]
    //TIM1->CNT = 0;             // Ensure counter is explicitly at 0
    // Enable all required DMA triggers for TIM1
    TIM1->DIER |= TIM_DIER_UDE | TIM_DIER_CC1DE | TIM_DIER_CC3DE | TIM_DIER_CC4DE;// 4
 80018b0:	4b29      	ldr	r3, [pc, #164]	@ (8001958 <update_motors_Tx_Only+0x10c>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	4a28      	ldr	r2, [pc, #160]	@ (8001958 <update_motors_Tx_Only+0x10c>)
 80018b6:	f443 53d8 	orr.w	r3, r3, #6912	@ 0x1b00
 80018ba:	60d3      	str	r3, [r2, #12]

    // --- Start Sequence for TIM8 pair (E) ---
    TIM8->ARR = DSHOT_BB_SECTION_LENGTH - 1;
 80018bc:	4b27      	ldr	r3, [pc, #156]	@ (800195c <update_motors_Tx_Only+0x110>)
 80018be:	2222      	movs	r2, #34	@ 0x22
 80018c0:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM8->EGR |= TIM_EGR_UG;
 80018c2:	4b26      	ldr	r3, [pc, #152]	@ (800195c <update_motors_Tx_Only+0x110>)
 80018c4:	695b      	ldr	r3, [r3, #20]
 80018c6:	4a25      	ldr	r2, [pc, #148]	@ (800195c <update_motors_Tx_Only+0x110>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	6153      	str	r3, [r2, #20]
    TIM8->DIER |= TIM_DIER_UDE; // 4
 80018ce:	4b23      	ldr	r3, [pc, #140]	@ (800195c <update_motors_Tx_Only+0x110>)
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	4a22      	ldr	r2, [pc, #136]	@ (800195c <update_motors_Tx_Only+0x110>)
 80018d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018d8:	60d3      	str	r3, [r2, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80018da:	f3bf 8f4f 	dsb	sy
}
 80018de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018e0:	f3bf 8f6f 	isb	sy
}
 80018e4:	bf00      	nop

    __DSB(); __ISB();

    // Enable Timers SECOND
       TIM1->CR1 |= TIM_CR1_CEN;
 80018e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001958 <update_motors_Tx_Only+0x10c>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001958 <update_motors_Tx_Only+0x10c>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6013      	str	r3, [r2, #0]
       TIM8->CR1 |= TIM_CR1_CEN;
 80018f2:	4b1a      	ldr	r3, [pc, #104]	@ (800195c <update_motors_Tx_Only+0x110>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a19      	ldr	r2, [pc, #100]	@ (800195c <update_motors_Tx_Only+0x110>)
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	6013      	str	r3, [r2, #0]

    // Enable DMA Streams FIRST
    DMA2_Stream5->CR |= DMA_SxCR_EN; // Port A (TIM1_UP)
 80018fe:	4b18      	ldr	r3, [pc, #96]	@ (8001960 <update_motors_Tx_Only+0x114>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a17      	ldr	r2, [pc, #92]	@ (8001960 <update_motors_Tx_Only+0x114>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6013      	str	r3, [r2, #0]
    DMA2_Stream4->CR |= DMA_SxCR_EN; // Port B (TIM1_CH4/COM)
 800190a:	4b16      	ldr	r3, [pc, #88]	@ (8001964 <update_motors_Tx_Only+0x118>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a15      	ldr	r2, [pc, #84]	@ (8001964 <update_motors_Tx_Only+0x118>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	6013      	str	r3, [r2, #0]
    DMA2_Stream3->CR |= DMA_SxCR_EN; // Port C (TIM1_CH1)
 8001916:	4b14      	ldr	r3, [pc, #80]	@ (8001968 <update_motors_Tx_Only+0x11c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a13      	ldr	r2, [pc, #76]	@ (8001968 <update_motors_Tx_Only+0x11c>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	6013      	str	r3, [r2, #0]
    DMA2_Stream6->CR |= DMA_SxCR_EN; // Port D (TIM1_CH3)
 8001922:	4b12      	ldr	r3, [pc, #72]	@ (800196c <update_motors_Tx_Only+0x120>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a11      	ldr	r2, [pc, #68]	@ (800196c <update_motors_Tx_Only+0x120>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6013      	str	r3, [r2, #0]
    DMA2_Stream1->CR |= DMA_SxCR_EN; // Port E (TIM8_UP)
 800192e:	4b10      	ldr	r3, [pc, #64]	@ (8001970 <update_motors_Tx_Only+0x124>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a0f      	ldr	r2, [pc, #60]	@ (8001970 <update_motors_Tx_Only+0x124>)
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6013      	str	r3, [r2, #0]


}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20000320 	.word	0x20000320
 8001944:	2000000c 	.word	0x2000000c
 8001948:	2000000d 	.word	0x2000000d
 800194c:	2000000e 	.word	0x2000000e
 8001950:	2000000f 	.word	0x2000000f
 8001954:	20000010 	.word	0x20000010
 8001958:	40010000 	.word	0x40010000
 800195c:	40010400 	.word	0x40010400
 8001960:	40026488 	.word	0x40026488
 8001964:	40026470 	.word	0x40026470
 8001968:	40026458 	.word	0x40026458
 800196c:	400264a0 	.word	0x400264a0
 8001970:	40026428 	.word	0x40026428

08001974 <setup_Dshot_Tx_Only>:

// --- Updated setup_Dshot_Tx_Only (Configuration for all pairs) ---
void setup_Dshot_Tx_Only(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	617b      	str	r3, [r7, #20]
 800197e:	4b9a      	ldr	r3, [pc, #616]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a99      	ldr	r2, [pc, #612]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b97      	ldr	r3, [pc, #604]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	617b      	str	r3, [r7, #20]
 8001994:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	613b      	str	r3, [r7, #16]
 800199a:	4b93      	ldr	r3, [pc, #588]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	4a92      	ldr	r2, [pc, #584]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 80019a0:	f043 0302 	orr.w	r3, r3, #2
 80019a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a6:	4b90      	ldr	r3, [pc, #576]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	4b8c      	ldr	r3, [pc, #560]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	4a8b      	ldr	r2, [pc, #556]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 80019bc:	f043 0304 	orr.w	r3, r3, #4
 80019c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c2:	4b89      	ldr	r3, [pc, #548]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	f003 0304 	and.w	r3, r3, #4
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	60bb      	str	r3, [r7, #8]
 80019d2:	4b85      	ldr	r3, [pc, #532]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	4a84      	ldr	r2, [pc, #528]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 80019d8:	f043 0308 	orr.w	r3, r3, #8
 80019dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019de:	4b82      	ldr	r3, [pc, #520]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	f003 0308 	and.w	r3, r3, #8
 80019e6:	60bb      	str	r3, [r7, #8]
 80019e8:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	607b      	str	r3, [r7, #4]
 80019ee:	4b7e      	ldr	r3, [pc, #504]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	4a7d      	ldr	r2, [pc, #500]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 80019f4:	f043 0310 	orr.w	r3, r3, #16
 80019f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fa:	4b7b      	ldr	r3, [pc, #492]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	f003 0310 	and.w	r3, r3, #16
 8001a02:	607b      	str	r3, [r7, #4]
 8001a04:	687b      	ldr	r3, [r7, #4]

    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN | RCC_APB2ENR_TIM8EN;
 8001a06:	4b78      	ldr	r3, [pc, #480]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 8001a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a0a:	4a77      	ldr	r2, [pc, #476]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 8001a0c:	f043 0303 	orr.w	r3, r3, #3
 8001a10:	6453      	str	r3, [r2, #68]	@ 0x44
    RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8001a12:	4b75      	ldr	r3, [pc, #468]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	4a74      	ldr	r2, [pc, #464]	@ (8001be8 <setup_Dshot_Tx_Only+0x274>)
 8001a18:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a1c:	6313      	str	r3, [r2, #48]	@ 0x30

    // --- TIM1 SETUP (For pairs A, B, C, D) ---
    TIM1->CR1 = TIM_CR1_ARPE | TIM_CR1_URS;
 8001a1e:	4b73      	ldr	r3, [pc, #460]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a20:	2284      	movs	r2, #132	@ 0x84
 8001a22:	601a      	str	r2, [r3, #0]
    TIM1->PSC = 0;
 8001a24:	4b71      	ldr	r3, [pc, #452]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->ARR = DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS - 1;
 8001a2a:	4b70      	ldr	r3, [pc, #448]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a2c:	2222      	movs	r2, #34	@ 0x22
 8001a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM1->CCR1 = (DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS);///2;
 8001a30:	4b6e      	ldr	r3, [pc, #440]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a32:	2223      	movs	r2, #35	@ 0x23
 8001a34:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR3 = 1; // For Port D
 8001a36:	4b6d      	ldr	r3, [pc, #436]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a38:	2201      	movs	r2, #1
 8001a3a:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM1->CCR4 = 1; // For Port B
 8001a3c:	4b6b      	ldr	r3, [pc, #428]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a3e:	2201      	movs	r2, #1
 8001a40:	641a      	str	r2, [r3, #64]	@ 0x40

    TIM1->CR2 = TIM_CR2_MMS_1; // Update Event is TRGO
 8001a42:	4b6a      	ldr	r3, [pc, #424]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a44:	2220      	movs	r2, #32
 8001a46:	605a      	str	r2, [r3, #4]
    TIM1->DIER |= TIM_DIER_UDE | TIM_DIER_CC1DE | TIM_DIER_CC3DE | TIM_DIER_CC4DE;
 8001a48:	4b68      	ldr	r3, [pc, #416]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	4a67      	ldr	r2, [pc, #412]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a4e:	f443 53d8 	orr.w	r3, r3, #6912	@ 0x1b00
 8001a52:	60d3      	str	r3, [r2, #12]

    // Configure Commutation Event for Port B
    TIM1->CCMR2 &= ~TIM_CCMR2_OC4M;
 8001a54:	4b65      	ldr	r3, [pc, #404]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a56:	69db      	ldr	r3, [r3, #28]
 8001a58:	4a64      	ldr	r2, [pc, #400]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001a5e:	61d3      	str	r3, [r2, #28]
    TIM1->CCMR2 |= (6 << TIM_CCMR2_OC4M_Pos);
 8001a60:	4b62      	ldr	r3, [pc, #392]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a62:	69db      	ldr	r3, [r3, #28]
 8001a64:	4a61      	ldr	r2, [pc, #388]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a66:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001a6a:	61d3      	str	r3, [r2, #28]
    TIM1->CCER |= TIM_CCER_CC4E;
 8001a6c:	4b5f      	ldr	r3, [pc, #380]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	4a5e      	ldr	r2, [pc, #376]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a72:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a76:	6213      	str	r3, [r2, #32]
    TIM1->BDTR |= TIM_BDTR_MOE;
 8001a78:	4b5c      	ldr	r3, [pc, #368]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7c:	4a5b      	ldr	r2, [pc, #364]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a82:	6453      	str	r3, [r2, #68]	@ 0x44

    TIM1->EGR |= TIM_EGR_UG;
 8001a84:	4b59      	ldr	r3, [pc, #356]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a86:	695b      	ldr	r3, [r3, #20]
 8001a88:	4a58      	ldr	r2, [pc, #352]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	6153      	str	r3, [r2, #20]
    TIM1->SR &= ~TIM_SR_UIF;
 8001a90:	4b56      	ldr	r3, [pc, #344]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a92:	691b      	ldr	r3, [r3, #16]
 8001a94:	4a55      	ldr	r2, [pc, #340]	@ (8001bec <setup_Dshot_Tx_Only+0x278>)
 8001a96:	f023 0301 	bic.w	r3, r3, #1
 8001a9a:	6113      	str	r3, [r2, #16]

    // --- TIM8 SETUP (For pair E) ---
    TIM8->CR1 = TIM_CR1_ARPE | TIM_CR1_URS;
 8001a9c:	4b54      	ldr	r3, [pc, #336]	@ (8001bf0 <setup_Dshot_Tx_Only+0x27c>)
 8001a9e:	2284      	movs	r2, #132	@ 0x84
 8001aa0:	601a      	str	r2, [r3, #0]
    TIM8->PSC = 0;
 8001aa2:	4b53      	ldr	r3, [pc, #332]	@ (8001bf0 <setup_Dshot_Tx_Only+0x27c>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM8->ARR = DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS - 1;
 8001aa8:	4b51      	ldr	r3, [pc, #324]	@ (8001bf0 <setup_Dshot_Tx_Only+0x27c>)
 8001aaa:	2222      	movs	r2, #34	@ 0x22
 8001aac:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM8->BDTR |= TIM_BDTR_MOE;
 8001aae:	4b50      	ldr	r3, [pc, #320]	@ (8001bf0 <setup_Dshot_Tx_Only+0x27c>)
 8001ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab2:	4a4f      	ldr	r2, [pc, #316]	@ (8001bf0 <setup_Dshot_Tx_Only+0x27c>)
 8001ab4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ab8:	6453      	str	r3, [r2, #68]	@ 0x44
    TIM8->EGR |= TIM_EGR_UG;
 8001aba:	4b4d      	ldr	r3, [pc, #308]	@ (8001bf0 <setup_Dshot_Tx_Only+0x27c>)
 8001abc:	695b      	ldr	r3, [r3, #20]
 8001abe:	4a4c      	ldr	r2, [pc, #304]	@ (8001bf0 <setup_Dshot_Tx_Only+0x27c>)
 8001ac0:	f043 0301 	orr.w	r3, r3, #1
 8001ac4:	6153      	str	r3, [r2, #20]
    TIM8->SR &= ~TIM_SR_UIF;
 8001ac6:	4b4a      	ldr	r3, [pc, #296]	@ (8001bf0 <setup_Dshot_Tx_Only+0x27c>)
 8001ac8:	691b      	ldr	r3, [r3, #16]
 8001aca:	4a49      	ldr	r2, [pc, #292]	@ (8001bf0 <setup_Dshot_Tx_Only+0x27c>)
 8001acc:	f023 0301 	bic.w	r3, r3, #1
 8001ad0:	6113      	str	r3, [r2, #16]

    // --- DMA Configurations ---

    // DMA2 Stream 5, Channel 6 (TIM1_UP) - PORT A
    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8001ad2:	4b48      	ldr	r3, [pc, #288]	@ (8001bf4 <setup_Dshot_Tx_Only+0x280>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a47      	ldr	r2, [pc, #284]	@ (8001bf4 <setup_Dshot_Tx_Only+0x280>)
 8001ad8:	f023 0301 	bic.w	r3, r3, #1
 8001adc:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream5->CR & DMA_SxCR_EN);
 8001ade:	bf00      	nop
 8001ae0:	4b44      	ldr	r3, [pc, #272]	@ (8001bf4 <setup_Dshot_Tx_Only+0x280>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1f9      	bne.n	8001ae0 <setup_Dshot_Tx_Only+0x16c>
    //DMA2->HIFCR = 0xFFFFFFFF;
    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 | DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;
 8001aec:	4b42      	ldr	r3, [pc, #264]	@ (8001bf8 <setup_Dshot_Tx_Only+0x284>)
 8001aee:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8001af2:	60da      	str	r2, [r3, #12]
    DMA2_Stream5->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001af4:	4b3f      	ldr	r3, [pc, #252]	@ (8001bf4 <setup_Dshot_Tx_Only+0x280>)
 8001af6:	4a41      	ldr	r2, [pc, #260]	@ (8001bfc <setup_Dshot_Tx_Only+0x288>)
 8001af8:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8001afa:	2044      	movs	r0, #68	@ 0x44
 8001afc:	f7ff fba4 	bl	8001248 <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream5_IRQn, 3);
 8001b00:	2103      	movs	r1, #3
 8001b02:	2044      	movs	r0, #68	@ 0x44
 8001b04:	f7ff fbbe 	bl	8001284 <__NVIC_SetPriority>

    // DMA2 Stream 4, Channel 6 (TIM1_CH4/COM) - PORT B
    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8001b08:	4b3d      	ldr	r3, [pc, #244]	@ (8001c00 <setup_Dshot_Tx_Only+0x28c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a3c      	ldr	r2, [pc, #240]	@ (8001c00 <setup_Dshot_Tx_Only+0x28c>)
 8001b0e:	f023 0301 	bic.w	r3, r3, #1
 8001b12:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream4->CR & DMA_SxCR_EN);
 8001b14:	bf00      	nop
 8001b16:	4b3a      	ldr	r3, [pc, #232]	@ (8001c00 <setup_Dshot_Tx_Only+0x28c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1f9      	bne.n	8001b16 <setup_Dshot_Tx_Only+0x1a2>
    //DMA2->HIFCR = 0xFFFFFFFF;
    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 | DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;
 8001b22:	4b35      	ldr	r3, [pc, #212]	@ (8001bf8 <setup_Dshot_Tx_Only+0x284>)
 8001b24:	223d      	movs	r2, #61	@ 0x3d
 8001b26:	60da      	str	r2, [r3, #12]
    DMA2_Stream4->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001b28:	4b35      	ldr	r3, [pc, #212]	@ (8001c00 <setup_Dshot_Tx_Only+0x28c>)
 8001b2a:	4a34      	ldr	r2, [pc, #208]	@ (8001bfc <setup_Dshot_Tx_Only+0x288>)
 8001b2c:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001b2e:	203c      	movs	r0, #60	@ 0x3c
 8001b30:	f7ff fb8a 	bl	8001248 <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream4_IRQn, 3);
 8001b34:	2103      	movs	r1, #3
 8001b36:	203c      	movs	r0, #60	@ 0x3c
 8001b38:	f7ff fba4 	bl	8001284 <__NVIC_SetPriority>

    // DMA2 Stream 3, Channel 6 (TIM1_CH1) - PORT C
    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8001b3c:	4b31      	ldr	r3, [pc, #196]	@ (8001c04 <setup_Dshot_Tx_Only+0x290>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a30      	ldr	r2, [pc, #192]	@ (8001c04 <setup_Dshot_Tx_Only+0x290>)
 8001b42:	f023 0301 	bic.w	r3, r3, #1
 8001b46:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream3->CR & DMA_SxCR_EN);
 8001b48:	bf00      	nop
 8001b4a:	4b2e      	ldr	r3, [pc, #184]	@ (8001c04 <setup_Dshot_Tx_Only+0x290>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d1f9      	bne.n	8001b4a <setup_Dshot_Tx_Only+0x1d6>
    //DMA2->LIFCR = 0xFFFFFFFF;
    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 | DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;
 8001b56:	4b28      	ldr	r3, [pc, #160]	@ (8001bf8 <setup_Dshot_Tx_Only+0x284>)
 8001b58:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8001b5c:	609a      	str	r2, [r3, #8]
    DMA2_Stream3->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001b5e:	4b29      	ldr	r3, [pc, #164]	@ (8001c04 <setup_Dshot_Tx_Only+0x290>)
 8001b60:	4a26      	ldr	r2, [pc, #152]	@ (8001bfc <setup_Dshot_Tx_Only+0x288>)
 8001b62:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001b64:	203b      	movs	r0, #59	@ 0x3b
 8001b66:	f7ff fb6f 	bl	8001248 <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream3_IRQn, 3);
 8001b6a:	2103      	movs	r1, #3
 8001b6c:	203b      	movs	r0, #59	@ 0x3b
 8001b6e:	f7ff fb89 	bl	8001284 <__NVIC_SetPriority>

    // DMA2 Stream 6, Channel 6 (TIM1_CH3) - PORT D
    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8001b72:	4b25      	ldr	r3, [pc, #148]	@ (8001c08 <setup_Dshot_Tx_Only+0x294>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a24      	ldr	r2, [pc, #144]	@ (8001c08 <setup_Dshot_Tx_Only+0x294>)
 8001b78:	f023 0301 	bic.w	r3, r3, #1
 8001b7c:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream6->CR & DMA_SxCR_EN);
 8001b7e:	bf00      	nop
 8001b80:	4b21      	ldr	r3, [pc, #132]	@ (8001c08 <setup_Dshot_Tx_Only+0x294>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0301 	and.w	r3, r3, #1
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d1f9      	bne.n	8001b80 <setup_Dshot_Tx_Only+0x20c>
    //DMA2->HIFCR = 0xFFFFFFFF;
    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;
 8001b8c:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf8 <setup_Dshot_Tx_Only+0x284>)
 8001b8e:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8001b92:	60da      	str	r2, [r3, #12]
    DMA2_Stream6->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001b94:	4b1c      	ldr	r3, [pc, #112]	@ (8001c08 <setup_Dshot_Tx_Only+0x294>)
 8001b96:	4a19      	ldr	r2, [pc, #100]	@ (8001bfc <setup_Dshot_Tx_Only+0x288>)
 8001b98:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001b9a:	2045      	movs	r0, #69	@ 0x45
 8001b9c:	f7ff fb54 	bl	8001248 <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream6_IRQn, 3);
 8001ba0:	2103      	movs	r1, #3
 8001ba2:	2045      	movs	r0, #69	@ 0x45
 8001ba4:	f7ff fb6e 	bl	8001284 <__NVIC_SetPriority>

    // DMA2 Stream 1, Channel 7 (TIM8_UP) - PORT E
    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8001ba8:	4b18      	ldr	r3, [pc, #96]	@ (8001c0c <setup_Dshot_Tx_Only+0x298>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a17      	ldr	r2, [pc, #92]	@ (8001c0c <setup_Dshot_Tx_Only+0x298>)
 8001bae:	f023 0301 	bic.w	r3, r3, #1
 8001bb2:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream1->CR & DMA_SxCR_EN);
 8001bb4:	bf00      	nop
 8001bb6:	4b15      	ldr	r3, [pc, #84]	@ (8001c0c <setup_Dshot_Tx_Only+0x298>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1f9      	bne.n	8001bb6 <setup_Dshot_Tx_Only+0x242>
    //DMA2->LIFCR = 0xFFFFFFFF;
    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 | DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;
 8001bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf8 <setup_Dshot_Tx_Only+0x284>)
 8001bc4:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8001bc8:	609a      	str	r2, [r3, #8]
    DMA2_Stream1->CR = (7 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001bca:	4b10      	ldr	r3, [pc, #64]	@ (8001c0c <setup_Dshot_Tx_Only+0x298>)
 8001bcc:	4a10      	ldr	r2, [pc, #64]	@ (8001c10 <setup_Dshot_Tx_Only+0x29c>)
 8001bce:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001bd0:	2039      	movs	r0, #57	@ 0x39
 8001bd2:	f7ff fb39 	bl	8001248 <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream1_IRQn, 3);
 8001bd6:	2103      	movs	r1, #3
 8001bd8:	2039      	movs	r0, #57	@ 0x39
 8001bda:	f7ff fb53 	bl	8001284 <__NVIC_SetPriority>
}
 8001bde:	bf00      	nop
 8001be0:	3718      	adds	r7, #24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40023800 	.word	0x40023800
 8001bec:	40010000 	.word	0x40010000
 8001bf0:	40010400 	.word	0x40010400
 8001bf4:	40026488 	.word	0x40026488
 8001bf8:	40026400 	.word	0x40026400
 8001bfc:	0c035450 	.word	0x0c035450
 8001c00:	40026470 	.word	0x40026470
 8001c04:	40026458 	.word	0x40026458
 8001c08:	400264a0 	.word	0x400264a0
 8001c0c:	40026428 	.word	0x40026428
 8001c10:	0e035450 	.word	0x0e035450

08001c14 <get_BDshot_response>:
static const uint32_t GCR_table[32] = {
    iv, iv, iv, iv, iv, iv, iv, iv, iv, 9, 10, 11, iv, 13, 14, 15,
    iv, iv, 2, 3, iv, 5, 6, 7, iv, 0, 8, 1, iv, 4, 12, iv };

uint32_t get_BDshot_response(uint32_t raw_buffer[], const uint8_t motor_shift)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b089      	sub	sp, #36	@ 0x24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	70fb      	strb	r3, [r7, #3]
    uint32_t* buffer_end = raw_buffer + 31 * BDSHOT_RESPONSE_BITRATE / 1000 * BDSHOT_RESPONSE_OVERSAMPLING;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8001c26:	613b      	str	r3, [r7, #16]
    while (raw_buffer < buffer_end)
 8001c28:	e12e      	b.n	8001e88 <get_BDshot_response+0x274>
    {
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	1d1a      	adds	r2, r3, #4
 8001c2e:	607a      	str	r2, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	78fa      	ldrb	r2, [r7, #3]
 8001c34:	2101      	movs	r1, #1
 8001c36:	fa01 f202 	lsl.w	r2, r1, r2
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	bf0c      	ite	eq
 8001c40:	2301      	moveq	r3, #1
 8001c42:	2300      	movne	r3, #0
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d130      	bne.n	8001cac <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	1d1a      	adds	r2, r3, #4
 8001c4e:	607a      	str	r2, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	78fa      	ldrb	r2, [r7, #3]
 8001c54:	2101      	movs	r1, #1
 8001c56:	fa01 f202 	lsl.w	r2, r1, r2
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	bf0c      	ite	eq
 8001c60:	2301      	moveq	r3, #1
 8001c62:	2300      	movne	r3, #0
 8001c64:	b2db      	uxtb	r3, r3
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d120      	bne.n	8001cac <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	1d1a      	adds	r2, r3, #4
 8001c6e:	607a      	str	r2, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	78fa      	ldrb	r2, [r7, #3]
 8001c74:	2101      	movs	r1, #1
 8001c76:	fa01 f202 	lsl.w	r2, r1, r2
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	bf0c      	ite	eq
 8001c80:	2301      	moveq	r3, #1
 8001c82:	2300      	movne	r3, #0
 8001c84:	b2db      	uxtb	r3, r3
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d110      	bne.n	8001cac <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0))
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	1d1a      	adds	r2, r3, #4
 8001c8e:	607a      	str	r2, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	78fa      	ldrb	r2, [r7, #3]
 8001c94:	2101      	movs	r1, #1
 8001c96:	fa01 f202 	lsl.w	r2, r1, r2
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	bf0c      	ite	eq
 8001ca0:	2301      	moveq	r3, #1
 8001ca2:	2300      	movne	r3, #0
 8001ca4:	b2db      	uxtb	r3, r3
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f000 80ee 	beq.w	8001e88 <get_BDshot_response+0x274>
        {
            uint32_t* buffer_previous = raw_buffer - 1;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3b04      	subs	r3, #4
 8001cb0:	61fb      	str	r3, [r7, #28]
            buffer_end = raw_buffer + BDSHOT_RESPONSE_LENGTH * BDSHOT_RESPONSE_OVERSAMPLING;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	33fc      	adds	r3, #252	@ 0xfc
 8001cb6:	613b      	str	r3, [r7, #16]
            uint32_t motor_response = 0;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	61bb      	str	r3, [r7, #24]
            uint8_t bits = 0;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	75fb      	strb	r3, [r7, #23]
            while (raw_buffer <= buffer_end)
 8001cc0:	e0c3      	b.n	8001e4a <get_BDshot_response+0x236>
            {
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	1d1a      	adds	r2, r3, #4
 8001cc6:	607a      	str	r2, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	78fa      	ldrb	r2, [r7, #3]
 8001ccc:	2101      	movs	r1, #1
 8001cce:	fa01 f202 	lsl.w	r2, r1, r2
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d121      	bne.n	8001d1c <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	1d1a      	adds	r2, r3, #4
 8001cdc:	607a      	str	r2, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	78fa      	ldrb	r2, [r7, #3]
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ce8:	4013      	ands	r3, r2
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d116      	bne.n	8001d1c <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	1d1a      	adds	r2, r3, #4
 8001cf2:	607a      	str	r2, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	78fa      	ldrb	r2, [r7, #3]
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	fa01 f202 	lsl.w	r2, r1, r2
 8001cfe:	4013      	ands	r3, r2
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d10b      	bne.n	8001d1c <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0))
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	1d1a      	adds	r2, r3, #4
 8001d08:	607a      	str	r2, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	78fa      	ldrb	r2, [r7, #3]
 8001d0e:	2101      	movs	r1, #1
 8001d10:	fa01 f202 	lsl.w	r2, r1, r2
 8001d14:	4013      	ands	r3, r2
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f000 8097 	beq.w	8001e4a <get_BDshot_response+0x236>
                {
                    if (raw_buffer <= buffer_end) {
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	f200 8092 	bhi.w	8001e4a <get_BDshot_response+0x236>
                        uint8_t len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	2b14      	cmp	r3, #20
 8001d2e:	dd0a      	ble.n	8001d46 <get_BDshot_response+0x132>
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	109b      	asrs	r3, r3, #2
 8001d38:	4a5a      	ldr	r2, [pc, #360]	@ (8001ea4 <get_BDshot_response+0x290>)
 8001d3a:	fb82 1203 	smull	r1, r2, r2, r3
 8001d3e:	17db      	asrs	r3, r3, #31
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	e000      	b.n	8001d48 <get_BDshot_response+0x134>
 8001d46:	2301      	movs	r3, #1
 8001d48:	73fb      	strb	r3, [r7, #15]
                        bits += len;
 8001d4a:	7dfa      	ldrb	r2, [r7, #23]
 8001d4c:	7bfb      	ldrb	r3, [r7, #15]
 8001d4e:	4413      	add	r3, r2
 8001d50:	75fb      	strb	r3, [r7, #23]
                        motor_response <<= len;
 8001d52:	7bfb      	ldrb	r3, [r7, #15]
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	61bb      	str	r3, [r7, #24]
                        buffer_previous = raw_buffer - 1;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	3b04      	subs	r3, #4
 8001d60:	61fb      	str	r3, [r7, #28]
                        while (raw_buffer < buffer_end)
 8001d62:	e06c      	b.n	8001e3e <get_BDshot_response+0x22a>
                        {
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	1d1a      	adds	r2, r3, #4
 8001d68:	607a      	str	r2, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	78fa      	ldrb	r2, [r7, #3]
 8001d6e:	2101      	movs	r1, #1
 8001d70:	fa01 f202 	lsl.w	r2, r1, r2
 8001d74:	4013      	ands	r3, r2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	bf0c      	ite	eq
 8001d7a:	2301      	moveq	r3, #1
 8001d7c:	2300      	movne	r3, #0
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d12f      	bne.n	8001de4 <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	1d1a      	adds	r2, r3, #4
 8001d88:	607a      	str	r2, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	78fa      	ldrb	r2, [r7, #3]
 8001d8e:	2101      	movs	r1, #1
 8001d90:	fa01 f202 	lsl.w	r2, r1, r2
 8001d94:	4013      	ands	r3, r2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	bf0c      	ite	eq
 8001d9a:	2301      	moveq	r3, #1
 8001d9c:	2300      	movne	r3, #0
 8001d9e:	b2db      	uxtb	r3, r3
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d11f      	bne.n	8001de4 <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	1d1a      	adds	r2, r3, #4
 8001da8:	607a      	str	r2, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	78fa      	ldrb	r2, [r7, #3]
 8001dae:	2101      	movs	r1, #1
 8001db0:	fa01 f202 	lsl.w	r2, r1, r2
 8001db4:	4013      	ands	r3, r2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	bf0c      	ite	eq
 8001dba:	2301      	moveq	r3, #1
 8001dbc:	2300      	movne	r3, #0
 8001dbe:	b2db      	uxtb	r3, r3
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d10f      	bne.n	8001de4 <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0)) {
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	1d1a      	adds	r2, r3, #4
 8001dc8:	607a      	str	r2, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	78fa      	ldrb	r2, [r7, #3]
 8001dce:	2101      	movs	r1, #1
 8001dd0:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	bf0c      	ite	eq
 8001dda:	2301      	moveq	r3, #1
 8001ddc:	2300      	movne	r3, #0
 8001dde:	b2db      	uxtb	r3, r3
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d02c      	beq.n	8001e3e <get_BDshot_response+0x22a>
                                if (raw_buffer <= buffer_end) {
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d82d      	bhi.n	8001e48 <get_BDshot_response+0x234>
                                    len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	2b14      	cmp	r3, #20
 8001df4:	dd0a      	ble.n	8001e0c <get_BDshot_response+0x1f8>
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	109b      	asrs	r3, r3, #2
 8001dfe:	4a29      	ldr	r2, [pc, #164]	@ (8001ea4 <get_BDshot_response+0x290>)
 8001e00:	fb82 1203 	smull	r1, r2, r2, r3
 8001e04:	17db      	asrs	r3, r3, #31
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	e000      	b.n	8001e0e <get_BDshot_response+0x1fa>
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	73fb      	strb	r3, [r7, #15]
                                    bits += len;
 8001e10:	7dfa      	ldrb	r2, [r7, #23]
 8001e12:	7bfb      	ldrb	r3, [r7, #15]
 8001e14:	4413      	add	r3, r2
 8001e16:	75fb      	strb	r3, [r7, #23]
                                    motor_response <<= len;
 8001e18:	7bfb      	ldrb	r3, [r7, #15]
 8001e1a:	69ba      	ldr	r2, [r7, #24]
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	61bb      	str	r3, [r7, #24]
                                    motor_response |= 0x1FFFFF >> (BDSHOT_RESPONSE_LENGTH - len);
 8001e22:	7bfb      	ldrb	r3, [r7, #15]
 8001e24:	f1c3 0315 	rsb	r3, r3, #21
 8001e28:	4a1f      	ldr	r2, [pc, #124]	@ (8001ea8 <get_BDshot_response+0x294>)
 8001e2a:	fa42 f303 	asr.w	r3, r2, r3
 8001e2e:	461a      	mov	r2, r3
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	61bb      	str	r3, [r7, #24]
                                    buffer_previous = raw_buffer - 1;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	3b04      	subs	r3, #4
 8001e3a:	61fb      	str	r3, [r7, #28]
                                }
                                break;
 8001e3c:	e004      	b.n	8001e48 <get_BDshot_response+0x234>
                        while (raw_buffer < buffer_end)
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d38e      	bcc.n	8001d64 <get_BDshot_response+0x150>
 8001e46:	e000      	b.n	8001e4a <get_BDshot_response+0x236>
                                break;
 8001e48:	bf00      	nop
            while (raw_buffer <= buffer_end)
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	f67f af37 	bls.w	8001cc2 <get_BDshot_response+0xae>
                            }
                        }
                    }
                }
            }
            motor_response <<= (BDSHOT_RESPONSE_LENGTH - bits);
 8001e54:	7dfb      	ldrb	r3, [r7, #23]
 8001e56:	f1c3 0315 	rsb	r3, r3, #21
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	61bb      	str	r3, [r7, #24]
            if (*buffer_previous & (1 << motor_shift)) {
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	78fa      	ldrb	r2, [r7, #3]
 8001e68:	2101      	movs	r1, #1
 8001e6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e6e:	4013      	ands	r3, r2
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d007      	beq.n	8001e84 <get_BDshot_response+0x270>
                motor_response |= 0x1FFFFF >> bits;
 8001e74:	7dfb      	ldrb	r3, [r7, #23]
 8001e76:	4a0c      	ldr	r2, [pc, #48]	@ (8001ea8 <get_BDshot_response+0x294>)
 8001e78:	fa42 f303 	asr.w	r3, r2, r3
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	61bb      	str	r3, [r7, #24]
            }
            return motor_response;
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	e006      	b.n	8001e96 <get_BDshot_response+0x282>
    while (raw_buffer < buffer_end)
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	f4ff aecc 	bcc.w	8001c2a <get_BDshot_response+0x16>
        }
    }
    return 0xFFFFFFFF;
 8001e92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3724      	adds	r7, #36	@ 0x24
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	55555556 	.word	0x55555556
 8001ea8:	001fffff 	.word	0x001fffff

08001eac <BDshot_check_checksum>:

bool BDshot_check_checksum(uint32_t decoded_value) {
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
    uint8_t crc = (decoded_value & 0x0F);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	f003 030f 	and.w	r3, r3, #15
 8001ebc:	73fb      	strb	r3, [r7, #15]
    uint16_t value = (decoded_value >> 4);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	091b      	lsrs	r3, r3, #4
 8001ec2:	81bb      	strh	r3, [r7, #12]
    uint8_t calculated_crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 8001ec4:	89bb      	ldrh	r3, [r7, #12]
 8001ec6:	091b      	lsrs	r3, r3, #4
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	b2da      	uxtb	r2, r3
 8001ecc:	89bb      	ldrh	r3, [r7, #12]
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	4053      	eors	r3, r2
 8001ed2:	b2da      	uxtb	r2, r3
 8001ed4:	89bb      	ldrh	r3, [r7, #12]
 8001ed6:	0a1b      	lsrs	r3, r3, #8
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	4053      	eors	r3, r2
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	43db      	mvns	r3, r3
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	f003 030f 	and.w	r3, r3, #15
 8001ee8:	72fb      	strb	r3, [r7, #11]
    return (crc == calculated_crc);
 8001eea:	7bfa      	ldrb	r2, [r7, #15]
 8001eec:	7afb      	ldrb	r3, [r7, #11]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	bf0c      	ite	eq
 8001ef2:	2301      	moveq	r3, #1
 8001ef4:	2300      	movne	r3, #0
 8001ef6:	b2db      	uxtb	r3, r3
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <read_BDshot_response>:

void read_BDshot_response(uint32_t value, uint8_t motor){
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b088      	sub	sp, #32
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	70fb      	strb	r3, [r7, #3]
    if (value < 0xFFFFFFF) {
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f06f 4270 	mvn.w	r2, #4026531840	@ 0xf0000000
 8001f16:	4293      	cmp	r3, r2
 8001f18:	f080 8094 	bcs.w	8002044 <read_BDshot_response+0x140>
        value = (value ^ (value >> 1));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	085b      	lsrs	r3, r3, #1
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	4053      	eors	r3, r2
 8001f24:	607b      	str	r3, [r7, #4]

        //Debug_Send_DMA("v: %d", value);

        uint32_t nibble1 = (value & 0x1F);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f003 031f 	and.w	r3, r3, #31
 8001f2c:	61fb      	str	r3, [r7, #28]
        uint32_t nibble2 = ((value >> 5) & 0x1F);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	095b      	lsrs	r3, r3, #5
 8001f32:	f003 031f 	and.w	r3, r3, #31
 8001f36:	61bb      	str	r3, [r7, #24]
        uint32_t nibble3 = ((value >> 10) & 0x1F);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	0a9b      	lsrs	r3, r3, #10
 8001f3c:	f003 031f 	and.w	r3, r3, #31
 8001f40:	617b      	str	r3, [r7, #20]
        uint32_t nibble4 = ((value >> 15) & 0x1F);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	0bdb      	lsrs	r3, r3, #15
 8001f46:	f003 031f 	and.w	r3, r3, #31
 8001f4a:	613b      	str	r3, [r7, #16]

        if (GCR_table[nibble1] == iv || GCR_table[nibble2] == iv || GCR_table[nibble3] == iv || GCR_table[nibble4] == iv) {
 8001f4c:	4a41      	ldr	r2, [pc, #260]	@ (8002054 <read_BDshot_response+0x150>)
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f58:	d014      	beq.n	8001f84 <read_BDshot_response+0x80>
 8001f5a:	4a3e      	ldr	r2, [pc, #248]	@ (8002054 <read_BDshot_response+0x150>)
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f66:	d00d      	beq.n	8001f84 <read_BDshot_response+0x80>
 8001f68:	4a3a      	ldr	r2, [pc, #232]	@ (8002054 <read_BDshot_response+0x150>)
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f74:	d006      	beq.n	8001f84 <read_BDshot_response+0x80>
 8001f76:	4a37      	ldr	r2, [pc, #220]	@ (8002054 <read_BDshot_response+0x150>)
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f82:	d10b      	bne.n	8001f9c <read_BDshot_response+0x98>
            motor_telemetry_data[motor].valid_rpm = false;
 8001f84:	78fb      	ldrb	r3, [r7, #3]
 8001f86:	4a34      	ldr	r2, [pc, #208]	@ (8002058 <read_BDshot_response+0x154>)
 8001f88:	2100      	movs	r1, #0
 8001f8a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
            motor_telemetry_data[motor].valid_voltage = false;
 8001f8e:	78fb      	ldrb	r3, [r7, #3]
 8001f90:	4a31      	ldr	r2, [pc, #196]	@ (8002058 <read_BDshot_response+0x154>)
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4413      	add	r3, r2
 8001f96:	2200      	movs	r2, #0
 8001f98:	705a      	strb	r2, [r3, #1]
            return;
 8001f9a:	e058      	b.n	800204e <read_BDshot_response+0x14a>
        }

        uint32_t decoded_value = GCR_table[nibble1];
 8001f9c:	4a2d      	ldr	r2, [pc, #180]	@ (8002054 <read_BDshot_response+0x150>)
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fa4:	60fb      	str	r3, [r7, #12]
        decoded_value |= GCR_table[nibble2] << 4;
 8001fa6:	4a2b      	ldr	r2, [pc, #172]	@ (8002054 <read_BDshot_response+0x150>)
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fae:	011b      	lsls	r3, r3, #4
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	60fb      	str	r3, [r7, #12]
        decoded_value |= GCR_table[nibble3] << 8;
 8001fb6:	4a27      	ldr	r2, [pc, #156]	@ (8002054 <read_BDshot_response+0x150>)
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fbe:	021b      	lsls	r3, r3, #8
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]
        decoded_value |= GCR_table[nibble4] << 12;
 8001fc6:	4a23      	ldr	r2, [pc, #140]	@ (8002054 <read_BDshot_response+0x150>)
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fce:	031b      	lsls	r3, r3, #12
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	60fb      	str	r3, [r7, #12]

        if (BDshot_check_checksum(decoded_value))
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f7ff ff68 	bl	8001eac <BDshot_check_checksum>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d02a      	beq.n	8002038 <read_BDshot_response+0x134>
        {
            motor_telemetry_data[motor].valid_rpm = true;
 8001fe2:	78fb      	ldrb	r3, [r7, #3]
 8001fe4:	4a1c      	ldr	r2, [pc, #112]	@ (8002058 <read_BDshot_response+0x154>)
 8001fe6:	2101      	movs	r1, #1
 8001fe8:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
            motor_telemetry_data[motor].raw_rpm_value = ((decoded_value & 0x1FF0) >> 4) << (decoded_value >> 13);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	091b      	lsrs	r3, r3, #4
 8001ff0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	0b5b      	lsrs	r3, r3, #13
 8001ff8:	409a      	lsls	r2, r3
 8001ffa:	78fb      	ldrb	r3, [r7, #3]
 8001ffc:	b291      	uxth	r1, r2
 8001ffe:	4a16      	ldr	r2, [pc, #88]	@ (8002058 <read_BDshot_response+0x154>)
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	4413      	add	r3, r2
 8002004:	460a      	mov	r2, r1
 8002006:	805a      	strh	r2, [r3, #2]
            motor_telemetry_data[motor].raw_rpm_value = 60 * 1000000 / motor_telemetry_data[motor].raw_rpm_value * 2 / MOTOR_POLES_NUMBER;
 8002008:	78fb      	ldrb	r3, [r7, #3]
 800200a:	4a13      	ldr	r2, [pc, #76]	@ (8002058 <read_BDshot_response+0x154>)
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	4413      	add	r3, r2
 8002010:	885b      	ldrh	r3, [r3, #2]
 8002012:	461a      	mov	r2, r3
 8002014:	4b11      	ldr	r3, [pc, #68]	@ (800205c <read_BDshot_response+0x158>)
 8002016:	fb93 f3f2 	sdiv	r3, r3, r2
 800201a:	4a11      	ldr	r2, [pc, #68]	@ (8002060 <read_BDshot_response+0x15c>)
 800201c:	fb82 1203 	smull	r1, r2, r2, r3
 8002020:	441a      	add	r2, r3
 8002022:	1092      	asrs	r2, r2, #2
 8002024:	17db      	asrs	r3, r3, #31
 8002026:	1ad2      	subs	r2, r2, r3
 8002028:	78fb      	ldrb	r3, [r7, #3]
 800202a:	b291      	uxth	r1, r2
 800202c:	4a0a      	ldr	r2, [pc, #40]	@ (8002058 <read_BDshot_response+0x154>)
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	4413      	add	r3, r2
 8002032:	460a      	mov	r2, r1
 8002034:	805a      	strh	r2, [r3, #2]
 8002036:	e00a      	b.n	800204e <read_BDshot_response+0x14a>
            //Debug_Send_DMA("v: %d\r\n", motor_telemetry_data[motor].raw_rpm_value);
        } else {
            motor_telemetry_data[motor].valid_rpm = false;
 8002038:	78fb      	ldrb	r3, [r7, #3]
 800203a:	4a07      	ldr	r2, [pc, #28]	@ (8002058 <read_BDshot_response+0x154>)
 800203c:	2100      	movs	r1, #0
 800203e:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 8002042:	e004      	b.n	800204e <read_BDshot_response+0x14a>
        }
    } else {
        motor_telemetry_data[motor].valid_rpm = false;
 8002044:	78fb      	ldrb	r3, [r7, #3]
 8002046:	4a04      	ldr	r2, [pc, #16]	@ (8002058 <read_BDshot_response+0x154>)
 8002048:	2100      	movs	r1, #0
 800204a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
    }
}
 800204e:	3720      	adds	r7, #32
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	0800e8a8 	.word	0x0800e8a8
 8002058:	20000338 	.word	0x20000338
 800205c:	03938700 	.word	0x03938700
 8002060:	92492493 	.word	0x92492493

08002064 <process_telemetry_with_new_method>:

void process_telemetry_with_new_method(void) {
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
    // Process telemetry from all pairs
    dshot_A_rx_processing();
 8002068:	f000 fb98 	bl	800279c <dshot_A_rx_processing>
    dshot_B_rx_processing();
 800206c:	f000 fcc4 	bl	80029f8 <dshot_B_rx_processing>
    dshot_C_rx_processing();
 8002070:	f000 fde6 	bl	8002c40 <dshot_C_rx_processing>
    dshot_D_rx_processing();
 8002074:	f000 ff08 	bl	8002e88 <dshot_D_rx_processing>
    dshot_E_rx_processing();
 8002078:	f001 f838 	bl	80030ec <dshot_E_rx_processing>

    telemetry_done_flag = 0;
 800207c:	4b02      	ldr	r3, [pc, #8]	@ (8002088 <process_telemetry_with_new_method+0x24>)
 800207e:	2200      	movs	r2, #0
 8002080:	701a      	strb	r2, [r3, #0]
}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	20000334 	.word	0x20000334

0800208c <pid_reset_all>:
    uint16_t rpm_x10 = (raw_value >> 4);
    return (uint16_t)(((float)rpm_x10 / MOTOR_POLES_NUMBER) * 12);
}

void pid_reset_all(void)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
    for (int i = 0; i < MOTORS_COUNT; i++) {
 8002092:	2300      	movs	r3, #0
 8002094:	607b      	str	r3, [r7, #4]
 8002096:	e02c      	b.n	80020f2 <pid_reset_all+0x66>
        pid_states[i].i_term = 0.0f;
 8002098:	491b      	ldr	r1, [pc, #108]	@ (8002108 <pid_reset_all+0x7c>)
 800209a:	687a      	ldr	r2, [r7, #4]
 800209c:	4613      	mov	r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	4413      	add	r3, r2
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	440b      	add	r3, r1
 80020a6:	f04f 0200 	mov.w	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
        pid_states[i].last_error = 0.0f;
 80020ac:	4916      	ldr	r1, [pc, #88]	@ (8002108 <pid_reset_all+0x7c>)
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	4613      	mov	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	440b      	add	r3, r1
 80020ba:	3304      	adds	r3, #4
 80020bc:	f04f 0200 	mov.w	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
        pid_states[i].filtered_error = 0.0f;
 80020c2:	4911      	ldr	r1, [pc, #68]	@ (8002108 <pid_reset_all+0x7c>)
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	4613      	mov	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	440b      	add	r3, r1
 80020d0:	3308      	adds	r3, #8
 80020d2:	f04f 0200 	mov.w	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
        pid_states[i].last_dshot_command = 0;
 80020d8:	490b      	ldr	r1, [pc, #44]	@ (8002108 <pid_reset_all+0x7c>)
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	440b      	add	r3, r1
 80020e6:	330c      	adds	r3, #12
 80020e8:	2200      	movs	r2, #0
 80020ea:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < MOTORS_COUNT; i++) {
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	3301      	adds	r3, #1
 80020f0:	607b      	str	r3, [r7, #4]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2b09      	cmp	r3, #9
 80020f6:	ddcf      	ble.n	8002098 <pid_reset_all+0xc>
    }
}
 80020f8:	bf00      	nop
 80020fa:	bf00      	nop
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	20000258 	.word	0x20000258

0800210c <pid_calculate_command>:

uint16_t pid_calculate_command(uint8_t motor_index,
                               uint32_t current_rpm_unsigned,
                               float target_rpm_signed,
                               float dt)
{
 800210c:	b480      	push	{r7}
 800210e:	b095      	sub	sp, #84	@ 0x54
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	ed87 0a01 	vstr	s0, [r7, #4]
 800211a:	edc7 0a00 	vstr	s1, [r7]
 800211e:	73fb      	strb	r3, [r7, #15]
    if (motor_index >= MOTORS_COUNT || dt <= 0.0f)
 8002120:	7bfb      	ldrb	r3, [r7, #15]
 8002122:	2b09      	cmp	r3, #9
 8002124:	d806      	bhi.n	8002134 <pid_calculate_command+0x28>
 8002126:	edd7 7a00 	vldr	s15, [r7]
 800212a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800212e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002132:	d801      	bhi.n	8002138 <pid_calculate_command+0x2c>
        return 0;
 8002134:	2300      	movs	r3, #0
 8002136:	e233      	b.n	80025a0 <pid_calculate_command+0x494>

    float current_rpm = (float)current_rpm_unsigned;
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	ee07 3a90 	vmov	s15, r3
 800213e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002142:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float target_rpm = target_rpm_signed;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	64bb      	str	r3, [r7, #72]	@ 0x48

    uint8_t count = 0;
 800214a:	2300      	movs	r3, #0
 800214c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if(target_rpm < 0.0f) {
 8002150:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002154:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215c:	d509      	bpl.n	8002172 <pid_calculate_command+0x66>
        count = 2; // reverse
 800215e:	2302      	movs	r3, #2
 8002160:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        target_rpm = -target_rpm;
 8002164:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002168:	eef1 7a67 	vneg.f32	s15, s15
 800216c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
 8002170:	e009      	b.n	8002186 <pid_calculate_command+0x7a>
    } else if(target_rpm > 0.0f) {
 8002172:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002176:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800217a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800217e:	dd02      	ble.n	8002186 <pid_calculate_command+0x7a>
        count = 1; // forward
 8002180:	2301      	movs	r3, #1
 8002182:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }


    if (fabsf(target_rpm) > 0.0f) {
 8002186:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800218a:	eef0 7ae7 	vabs.f32	s15, s15
 800218e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002196:	dd28      	ble.n	80021ea <pid_calculate_command+0xde>
        if (current_rpm_unsigned == 0 && pid_states[motor_index].last_valid_rpm > 0.0f) {
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d118      	bne.n	80021d0 <pid_calculate_command+0xc4>
 800219e:	7bfa      	ldrb	r2, [r7, #15]
 80021a0:	49c7      	ldr	r1, [pc, #796]	@ (80024c0 <pid_calculate_command+0x3b4>)
 80021a2:	4613      	mov	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	4413      	add	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	440b      	add	r3, r1
 80021ac:	3310      	adds	r3, #16
 80021ae:	edd3 7a00 	vldr	s15, [r3]
 80021b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80021b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ba:	dd09      	ble.n	80021d0 <pid_calculate_command+0xc4>
            // Glitch detected: use last known good RPM
            current_rpm = pid_states[motor_index].last_valid_rpm;
 80021bc:	7bfa      	ldrb	r2, [r7, #15]
 80021be:	49c0      	ldr	r1, [pc, #768]	@ (80024c0 <pid_calculate_command+0x3b4>)
 80021c0:	4613      	mov	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	440b      	add	r3, r1
 80021ca:	3310      	adds	r3, #16
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }

        // Update last_valid_rpm if the current reading is non-zero
        if (current_rpm_unsigned > 0) {
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d009      	beq.n	80021ea <pid_calculate_command+0xde>
            pid_states[motor_index].last_valid_rpm = current_rpm;
 80021d6:	7bfa      	ldrb	r2, [r7, #15]
 80021d8:	49b9      	ldr	r1, [pc, #740]	@ (80024c0 <pid_calculate_command+0x3b4>)
 80021da:	4613      	mov	r3, r2
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	4413      	add	r3, r2
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	440b      	add	r3, r1
 80021e4:	3310      	adds	r3, #16
 80021e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80021e8:	601a      	str	r2, [r3, #0]
        }
    }

    // --- Compute error ---
    float error = target_rpm - current_rpm;
 80021ea:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80021ee:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80021f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021f6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // --- PID Terms ---
    float p_term = PID_KP * error;
 80021fa:	4bb2      	ldr	r3, [pc, #712]	@ (80024c4 <pid_calculate_command+0x3b8>)
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002204:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002208:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    // Integral: per motor
    if (fabsf(target_rpm) > 0.0f && fabsf(error) < fabsf(target_rpm) * 1.2f) {
 800220c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002210:	eef0 7ae7 	vabs.f32	s15, s15
 8002214:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800221c:	dd62      	ble.n	80022e4 <pid_calculate_command+0x1d8>
 800221e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002222:	eeb0 7ae7 	vabs.f32	s14, s15
 8002226:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800222a:	eef0 7ae7 	vabs.f32	s15, s15
 800222e:	eddf 6aa6 	vldr	s13, [pc, #664]	@ 80024c8 <pid_calculate_command+0x3bc>
 8002232:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002236:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800223a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800223e:	d551      	bpl.n	80022e4 <pid_calculate_command+0x1d8>
        pid_states[motor_index].i_term += PID_KI * error * dt;
 8002240:	7bfa      	ldrb	r2, [r7, #15]
 8002242:	499f      	ldr	r1, [pc, #636]	@ (80024c0 <pid_calculate_command+0x3b4>)
 8002244:	4613      	mov	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	4413      	add	r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	440b      	add	r3, r1
 800224e:	ed93 7a00 	vldr	s14, [r3]
 8002252:	4b9e      	ldr	r3, [pc, #632]	@ (80024cc <pid_calculate_command+0x3c0>)
 8002254:	edd3 6a00 	vldr	s13, [r3]
 8002258:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800225c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002260:	edd7 7a00 	vldr	s15, [r7]
 8002264:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002268:	7bfa      	ldrb	r2, [r7, #15]
 800226a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800226e:	4994      	ldr	r1, [pc, #592]	@ (80024c0 <pid_calculate_command+0x3b4>)
 8002270:	4613      	mov	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	4413      	add	r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	440b      	add	r3, r1
 800227a:	edc3 7a00 	vstr	s15, [r3]
        if(pid_states[motor_index].i_term > 500.0f) pid_states[motor_index].i_term = 500.0f;
 800227e:	7bfa      	ldrb	r2, [r7, #15]
 8002280:	498f      	ldr	r1, [pc, #572]	@ (80024c0 <pid_calculate_command+0x3b4>)
 8002282:	4613      	mov	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	4413      	add	r3, r2
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	440b      	add	r3, r1
 800228c:	edd3 7a00 	vldr	s15, [r3]
 8002290:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 80024d0 <pid_calculate_command+0x3c4>
 8002294:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800229c:	dd08      	ble.n	80022b0 <pid_calculate_command+0x1a4>
 800229e:	7bfa      	ldrb	r2, [r7, #15]
 80022a0:	4987      	ldr	r1, [pc, #540]	@ (80024c0 <pid_calculate_command+0x3b4>)
 80022a2:	4613      	mov	r3, r2
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	4413      	add	r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	440b      	add	r3, r1
 80022ac:	4a89      	ldr	r2, [pc, #548]	@ (80024d4 <pid_calculate_command+0x3c8>)
 80022ae:	601a      	str	r2, [r3, #0]
        if(pid_states[motor_index].i_term < -500.0f) pid_states[motor_index].i_term = -500.0f;
 80022b0:	7bfa      	ldrb	r2, [r7, #15]
 80022b2:	4983      	ldr	r1, [pc, #524]	@ (80024c0 <pid_calculate_command+0x3b4>)
 80022b4:	4613      	mov	r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	4413      	add	r3, r2
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	440b      	add	r3, r1
 80022be:	edd3 7a00 	vldr	s15, [r3]
 80022c2:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 80024d8 <pid_calculate_command+0x3cc>
 80022c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ce:	d51f      	bpl.n	8002310 <pid_calculate_command+0x204>
 80022d0:	7bfa      	ldrb	r2, [r7, #15]
 80022d2:	497b      	ldr	r1, [pc, #492]	@ (80024c0 <pid_calculate_command+0x3b4>)
 80022d4:	4613      	mov	r3, r2
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	4413      	add	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	440b      	add	r3, r1
 80022de:	4a7f      	ldr	r2, [pc, #508]	@ (80024dc <pid_calculate_command+0x3d0>)
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	e015      	b.n	8002310 <pid_calculate_command+0x204>
    } else {
        pid_states[motor_index].i_term *= 0.95f;
 80022e4:	7bfa      	ldrb	r2, [r7, #15]
 80022e6:	4976      	ldr	r1, [pc, #472]	@ (80024c0 <pid_calculate_command+0x3b4>)
 80022e8:	4613      	mov	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4413      	add	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	440b      	add	r3, r1
 80022f2:	edd3 7a00 	vldr	s15, [r3]
 80022f6:	7bfa      	ldrb	r2, [r7, #15]
 80022f8:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 80024e0 <pid_calculate_command+0x3d4>
 80022fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002300:	496f      	ldr	r1, [pc, #444]	@ (80024c0 <pid_calculate_command+0x3b4>)
 8002302:	4613      	mov	r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	4413      	add	r3, r2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	440b      	add	r3, r1
 800230c:	edc3 7a00 	vstr	s15, [r3]
    }

    // Derivative (filtered)
    float error_derivative = error - pid_states[motor_index].last_error;
 8002310:	7bfa      	ldrb	r2, [r7, #15]
 8002312:	496b      	ldr	r1, [pc, #428]	@ (80024c0 <pid_calculate_command+0x3b4>)
 8002314:	4613      	mov	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4413      	add	r3, r2
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	440b      	add	r3, r1
 800231e:	3304      	adds	r3, #4
 8002320:	edd3 7a00 	vldr	s15, [r3]
 8002324:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002328:	ee77 7a67 	vsub.f32	s15, s14, s15
 800232c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    pid_states[motor_index].last_error = error;
 8002330:	7bfa      	ldrb	r2, [r7, #15]
 8002332:	4963      	ldr	r1, [pc, #396]	@ (80024c0 <pid_calculate_command+0x3b4>)
 8002334:	4613      	mov	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4413      	add	r3, r2
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	440b      	add	r3, r1
 800233e:	3304      	adds	r3, #4
 8002340:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002342:	601a      	str	r2, [r3, #0]
    pid_states[motor_index].filtered_error = 0.4f * error_derivative + 0.6f * pid_states[motor_index].filtered_error;
 8002344:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002348:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80024e4 <pid_calculate_command+0x3d8>
 800234c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002350:	7bfa      	ldrb	r2, [r7, #15]
 8002352:	495b      	ldr	r1, [pc, #364]	@ (80024c0 <pid_calculate_command+0x3b4>)
 8002354:	4613      	mov	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	440b      	add	r3, r1
 800235e:	3308      	adds	r3, #8
 8002360:	edd3 7a00 	vldr	s15, [r3]
 8002364:	eddf 6a60 	vldr	s13, [pc, #384]	@ 80024e8 <pid_calculate_command+0x3dc>
 8002368:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800236c:	7bfa      	ldrb	r2, [r7, #15]
 800236e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002372:	4953      	ldr	r1, [pc, #332]	@ (80024c0 <pid_calculate_command+0x3b4>)
 8002374:	4613      	mov	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	4413      	add	r3, r2
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	440b      	add	r3, r1
 800237e:	3308      	adds	r3, #8
 8002380:	edc3 7a00 	vstr	s15, [r3]
    float d_term = PID_KD * pid_states[motor_index].filtered_error;
 8002384:	7bfa      	ldrb	r2, [r7, #15]
 8002386:	494e      	ldr	r1, [pc, #312]	@ (80024c0 <pid_calculate_command+0x3b4>)
 8002388:	4613      	mov	r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	4413      	add	r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	440b      	add	r3, r1
 8002392:	3308      	adds	r3, #8
 8002394:	ed93 7a00 	vldr	s14, [r3]
 8002398:	4b54      	ldr	r3, [pc, #336]	@ (80024ec <pid_calculate_command+0x3e0>)
 800239a:	edd3 7a00 	vldr	s15, [r3]
 800239e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023a2:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    float pid_output = p_term + pid_states[motor_index].i_term + d_term;
 80023a6:	7bfa      	ldrb	r2, [r7, #15]
 80023a8:	4945      	ldr	r1, [pc, #276]	@ (80024c0 <pid_calculate_command+0x3b4>)
 80023aa:	4613      	mov	r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	440b      	add	r3, r1
 80023b4:	ed93 7a00 	vldr	s14, [r3]
 80023b8:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80023bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023c0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80023c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023c8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Feedforward + scaling
    float ff_from_target = fabsf(target_rpm) * 0.15f;
 80023cc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80023d0:	eef0 7ae7 	vabs.f32	s15, s15
 80023d4:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80024f0 <pid_calculate_command+0x3e4>
 80023d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023dc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float pid_correction = pid_output * 0.15f;
 80023e0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80023e4:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80024f0 <pid_calculate_command+0x3e4>
 80023e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ec:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float throttle_value = ff_from_target + pid_correction;
 80023f0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80023f4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80023f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023fc:	edc7 7a08 	vstr	s15, [r7, #32]

    // --- Map to DShot ---
    const float DSHOT_NEUTRAL = 1048.0f; // Minimum DShot value for forward thrust
 8002400:	4b3c      	ldr	r3, [pc, #240]	@ (80024f4 <pid_calculate_command+0x3e8>)
 8002402:	61fb      	str	r3, [r7, #28]
    const float DSHOT_MIN = 48.0f;       // Minimum DShot value for reverse thrust/idle
 8002404:	4b3c      	ldr	r3, [pc, #240]	@ (80024f8 <pid_calculate_command+0x3ec>)
 8002406:	61bb      	str	r3, [r7, #24]
    const float DSHOT_MAX = 2047.0f;
 8002408:	4b3c      	ldr	r3, [pc, #240]	@ (80024fc <pid_calculate_command+0x3f0>)
 800240a:	617b      	str	r3, [r7, #20]

    float dshot_f = 0; // Initialize to 0 for safety
 800240c:	f04f 0300 	mov.w	r3, #0
 8002410:	643b      	str	r3, [r7, #64]	@ 0x40

    if(count == 1) {
 8002412:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002416:	2b01      	cmp	r3, #1
 8002418:	d108      	bne.n	800242c <pid_calculate_command+0x320>
        dshot_f = DSHOT_NEUTRAL + throttle_value; // forward
 800241a:	ed97 7a07 	vldr	s14, [r7, #28]
 800241e:	edd7 7a08 	vldr	s15, [r7, #32]
 8002422:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002426:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 800242a:	e039      	b.n	80024a0 <pid_calculate_command+0x394>
    } else if(count == 2) {
 800242c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002430:	2b02      	cmp	r3, #2
 8002432:	d108      	bne.n	8002446 <pid_calculate_command+0x33a>
        dshot_f = DSHOT_MIN + throttle_value; // reverse
 8002434:	ed97 7a06 	vldr	s14, [r7, #24]
 8002438:	edd7 7a08 	vldr	s15, [r7, #32]
 800243c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002440:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 8002444:	e02c      	b.n	80024a0 <pid_calculate_command+0x394>
    } else {
        // Dead stop: reset all states
        pid_states[motor_index].i_term = 0.0f;
 8002446:	7bfa      	ldrb	r2, [r7, #15]
 8002448:	491d      	ldr	r1, [pc, #116]	@ (80024c0 <pid_calculate_command+0x3b4>)
 800244a:	4613      	mov	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	440b      	add	r3, r1
 8002454:	f04f 0200 	mov.w	r2, #0
 8002458:	601a      	str	r2, [r3, #0]
        pid_states[motor_index].last_error = 0.0f;
 800245a:	7bfa      	ldrb	r2, [r7, #15]
 800245c:	4918      	ldr	r1, [pc, #96]	@ (80024c0 <pid_calculate_command+0x3b4>)
 800245e:	4613      	mov	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4413      	add	r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	440b      	add	r3, r1
 8002468:	3304      	adds	r3, #4
 800246a:	f04f 0200 	mov.w	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
        pid_states[motor_index].filtered_error = 0.0f;
 8002470:	7bfa      	ldrb	r2, [r7, #15]
 8002472:	4913      	ldr	r1, [pc, #76]	@ (80024c0 <pid_calculate_command+0x3b4>)
 8002474:	4613      	mov	r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4413      	add	r3, r2
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	440b      	add	r3, r1
 800247e:	3308      	adds	r3, #8
 8002480:	f04f 0200 	mov.w	r2, #0
 8002484:	601a      	str	r2, [r3, #0]
        pid_states[motor_index].last_valid_rpm = 0.0f; // Reset valid RPM on stop
 8002486:	7bfa      	ldrb	r2, [r7, #15]
 8002488:	490d      	ldr	r1, [pc, #52]	@ (80024c0 <pid_calculate_command+0x3b4>)
 800248a:	4613      	mov	r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4413      	add	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	440b      	add	r3, r1
 8002494:	3310      	adds	r3, #16
 8002496:	f04f 0200 	mov.w	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
        return 0;
 800249c:	2300      	movs	r3, #0
 800249e:	e07f      	b.n	80025a0 <pid_calculate_command+0x494>
    }


    // This section prevents the forward throttle from dropping into the reverse range.
    if(count == 1) {
 80024a0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d12b      	bne.n	8002500 <pid_calculate_command+0x3f4>
        // FORWARD: Must not drop below DSHOT_NEUTRAL
        if(dshot_f < DSHOT_NEUTRAL) dshot_f = DSHOT_NEUTRAL;
 80024a8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80024ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80024b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b8:	d531      	bpl.n	800251e <pid_calculate_command+0x412>
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80024be:	e02e      	b.n	800251e <pid_calculate_command+0x412>
 80024c0:	20000258 	.word	0x20000258
 80024c4:	20000000 	.word	0x20000000
 80024c8:	3f99999a 	.word	0x3f99999a
 80024cc:	20000004 	.word	0x20000004
 80024d0:	43fa0000 	.word	0x43fa0000
 80024d4:	43fa0000 	.word	0x43fa0000
 80024d8:	c3fa0000 	.word	0xc3fa0000
 80024dc:	c3fa0000 	.word	0xc3fa0000
 80024e0:	3f733333 	.word	0x3f733333
 80024e4:	3ecccccd 	.word	0x3ecccccd
 80024e8:	3f19999a 	.word	0x3f19999a
 80024ec:	20000008 	.word	0x20000008
 80024f0:	3e19999a 	.word	0x3e19999a
 80024f4:	44830000 	.word	0x44830000
 80024f8:	42400000 	.word	0x42400000
 80024fc:	44ffe000 	.word	0x44ffe000
    } else if (count == 2) {
 8002500:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002504:	2b02      	cmp	r3, #2
 8002506:	d10a      	bne.n	800251e <pid_calculate_command+0x412>
        // REVERSE: Must not drop below DSHOT_MIN
        if(dshot_f < DSHOT_MIN) dshot_f = DSHOT_MIN;
 8002508:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800250c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002510:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002518:	d501      	bpl.n	800251e <pid_calculate_command+0x412>
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    // Universal MAX clamp
    if(dshot_f > DSHOT_MAX) dshot_f = DSHOT_MAX;
 800251e:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002522:	edd7 7a05 	vldr	s15, [r7, #20]
 8002526:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800252a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800252e:	dd01      	ble.n	8002534 <pid_calculate_command+0x428>
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	643b      	str	r3, [r7, #64]	@ 0x40
    // --- END Directional Clamping FIX ---

    uint16_t dshot_command = (uint16_t)(dshot_f + 0.5f);
 8002534:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002538:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800253c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002540:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002544:	ee17 3a90 	vmov	r3, s15
 8002548:	827b      	strh	r3, [r7, #18]
    pid_states[motor_index].last_dshot_command = dshot_command;
 800254a:	7bfa      	ldrb	r2, [r7, #15]
 800254c:	4917      	ldr	r1, [pc, #92]	@ (80025ac <pid_calculate_command+0x4a0>)
 800254e:	4613      	mov	r3, r2
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	4413      	add	r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	440b      	add	r3, r1
 8002558:	330c      	adds	r3, #12
 800255a:	8a7a      	ldrh	r2, [r7, #18]
 800255c:	801a      	strh	r2, [r3, #0]

    // --- Debug ---
    static uint16_t debug_counter = 0;
    if(motor_index == DEBUG_PRINT_MOTOR) {
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d11c      	bne.n	800259e <pid_calculate_command+0x492>
        debug_counter++;
 8002564:	4b12      	ldr	r3, [pc, #72]	@ (80025b0 <pid_calculate_command+0x4a4>)
 8002566:	881b      	ldrh	r3, [r3, #0]
 8002568:	3301      	adds	r3, #1
 800256a:	b29a      	uxth	r2, r3
 800256c:	4b10      	ldr	r3, [pc, #64]	@ (80025b0 <pid_calculate_command+0x4a4>)
 800256e:	801a      	strh	r2, [r3, #0]
        if(debug_counter >= DEBUG_CYCLE_DIVIDER) {
 8002570:	4b0f      	ldr	r3, [pc, #60]	@ (80025b0 <pid_calculate_command+0x4a4>)
 8002572:	881b      	ldrh	r3, [r3, #0]
 8002574:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002578:	d311      	bcc.n	800259e <pid_calculate_command+0x492>
            pid_debug.motor_index = motor_index;
 800257a:	4a0e      	ldr	r2, [pc, #56]	@ (80025b4 <pid_calculate_command+0x4a8>)
 800257c:	7bfb      	ldrb	r3, [r7, #15]
 800257e:	7013      	strb	r3, [r2, #0]
            pid_debug.error = error;
 8002580:	4a0c      	ldr	r2, [pc, #48]	@ (80025b4 <pid_calculate_command+0x4a8>)
 8002582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002584:	6053      	str	r3, [r2, #4]
            pid_debug.target = target_rpm;
 8002586:	4a0b      	ldr	r2, [pc, #44]	@ (80025b4 <pid_calculate_command+0x4a8>)
 8002588:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800258a:	6093      	str	r3, [r2, #8]
            pid_debug.output = dshot_command;
 800258c:	4a09      	ldr	r2, [pc, #36]	@ (80025b4 <pid_calculate_command+0x4a8>)
 800258e:	8a7b      	ldrh	r3, [r7, #18]
 8002590:	8193      	strh	r3, [r2, #12]
            pid_debug.pending = 1;
 8002592:	4b08      	ldr	r3, [pc, #32]	@ (80025b4 <pid_calculate_command+0x4a8>)
 8002594:	2201      	movs	r2, #1
 8002596:	739a      	strb	r2, [r3, #14]
            debug_counter = 0;
 8002598:	4b05      	ldr	r3, [pc, #20]	@ (80025b0 <pid_calculate_command+0x4a4>)
 800259a:	2200      	movs	r2, #0
 800259c:	801a      	strh	r2, [r3, #0]
        }
    }

    return dshot_command;
 800259e:	8a7b      	ldrh	r3, [r7, #18]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3754      	adds	r7, #84	@ 0x54
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	20000258 	.word	0x20000258
 80025b0:	20000370 	.word	0x20000370
 80025b4:	20000360 	.word	0x20000360

080025b8 <arm_bdshot_rx_capture_A>:
    }
    return mask;
}

void arm_bdshot_rx_capture_A(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b087      	sub	sp, #28
 80025bc:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER5 | GPIO_MODER_MODER6);
 80025be:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80025c2:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (5*2)) | (3U << (6*2)));
 80025c4:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80025c8:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (5*2)) | (1U << (6*2)));
 80025ca:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80025ce:	607b      	str	r3, [r7, #4]

    GPIOA->MODER &= ~pins_mask;
 80025d0:	4b39      	ldr	r3, [pc, #228]	@ (80026b8 <arm_bdshot_rx_capture_A+0x100>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	43db      	mvns	r3, r3
 80025d8:	4937      	ldr	r1, [pc, #220]	@ (80026b8 <arm_bdshot_rx_capture_A+0x100>)
 80025da:	4013      	ands	r3, r2
 80025dc:	600b      	str	r3, [r1, #0]
    GPIOA->PUPDR &= ~pupdr_clear_mask;
 80025de:	4b36      	ldr	r3, [pc, #216]	@ (80026b8 <arm_bdshot_rx_capture_A+0x100>)
 80025e0:	68da      	ldr	r2, [r3, #12]
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	43db      	mvns	r3, r3
 80025e6:	4934      	ldr	r1, [pc, #208]	@ (80026b8 <arm_bdshot_rx_capture_A+0x100>)
 80025e8:	4013      	ands	r3, r2
 80025ea:	60cb      	str	r3, [r1, #12]
    GPIOA->PUPDR |= pupdr_pullup_mask;
 80025ec:	4b32      	ldr	r3, [pc, #200]	@ (80026b8 <arm_bdshot_rx_capture_A+0x100>)
 80025ee:	68da      	ldr	r2, [r3, #12]
 80025f0:	4931      	ldr	r1, [pc, #196]	@ (80026b8 <arm_bdshot_rx_capture_A+0x100>)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 80025f8:	2346      	movs	r3, #70	@ 0x46
 80025fa:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <arm_bdshot_rx_capture_A+0x4e>
 8002602:	2301      	movs	r3, #1
 8002604:	617b      	str	r3, [r7, #20]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002606:	4b2d      	ldr	r3, [pc, #180]	@ (80026bc <arm_bdshot_rx_capture_A+0x104>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a2c      	ldr	r2, [pc, #176]	@ (80026bc <arm_bdshot_rx_capture_A+0x104>)
 800260c:	f023 0301 	bic.w	r3, r3, #1
 8002610:	6013      	str	r3, [r2, #0]
    TIM1->ARR = sample_period - 1;
 8002612:	4a2a      	ldr	r2, [pc, #168]	@ (80026bc <arm_bdshot_rx_capture_A+0x104>)
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	3b01      	subs	r3, #1
 8002618:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM1->CCR1 = sample_period/2;
 800261a:	4a28      	ldr	r2, [pc, #160]	@ (80026bc <arm_bdshot_rx_capture_A+0x104>)
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	085b      	lsrs	r3, r3, #1
 8002620:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->EGR |= TIM_EGR_UG;
 8002622:	4b26      	ldr	r3, [pc, #152]	@ (80026bc <arm_bdshot_rx_capture_A+0x104>)
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	4a25      	ldr	r2, [pc, #148]	@ (80026bc <arm_bdshot_rx_capture_A+0x104>)
 8002628:	f043 0301 	orr.w	r3, r3, #1
 800262c:	6153      	str	r3, [r2, #20]

    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 800262e:	4b24      	ldr	r3, [pc, #144]	@ (80026c0 <arm_bdshot_rx_capture_A+0x108>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a23      	ldr	r2, [pc, #140]	@ (80026c0 <arm_bdshot_rx_capture_A+0x108>)
 8002634:	f023 0301 	bic.w	r3, r3, #1
 8002638:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 800263a:	e000      	b.n	800263e <arm_bdshot_rx_capture_A+0x86>
 800263c:	bf00      	nop
 800263e:	4b20      	ldr	r3, [pc, #128]	@ (80026c0 <arm_bdshot_rx_capture_A+0x108>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1f8      	bne.n	800263c <arm_bdshot_rx_capture_A+0x84>

    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 800264a:	4b1e      	ldr	r3, [pc, #120]	@ (80026c4 <arm_bdshot_rx_capture_A+0x10c>)
 800264c:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8002650:	60da      	str	r2, [r3, #12]
                  DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

    DMA2_Stream5->PAR = (uint32_t)(&GPIOA->IDR);
 8002652:	4b1b      	ldr	r3, [pc, #108]	@ (80026c0 <arm_bdshot_rx_capture_A+0x108>)
 8002654:	4a1c      	ldr	r2, [pc, #112]	@ (80026c8 <arm_bdshot_rx_capture_A+0x110>)
 8002656:	609a      	str	r2, [r3, #8]
    DMA2_Stream5->M0AR = (uint32_t)dshot_bb_buffer_rx_A;
 8002658:	4b19      	ldr	r3, [pc, #100]	@ (80026c0 <arm_bdshot_rx_capture_A+0x108>)
 800265a:	4a1c      	ldr	r2, [pc, #112]	@ (80026cc <arm_bdshot_rx_capture_A+0x114>)
 800265c:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 800265e:	238a      	movs	r3, #138	@ 0x8a
 8002660:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002668:	d302      	bcc.n	8002670 <arm_bdshot_rx_capture_A+0xb8>
 800266a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800266e:	613b      	str	r3, [r7, #16]
    DMA2_Stream5->NDTR = ndtr;
 8002670:	4a13      	ldr	r2, [pc, #76]	@ (80026c0 <arm_bdshot_rx_capture_A+0x108>)
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)
 8002676:	4b16      	ldr	r3, [pc, #88]	@ (80026d0 <arm_bdshot_rx_capture_A+0x118>)
 8002678:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                    //| DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream5->CR = cr_val;
 800267a:	4a11      	ldr	r2, [pc, #68]	@ (80026c0 <arm_bdshot_rx_capture_A+0x108>)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002680:	f3bf 8f4f 	dsb	sy
}
 8002684:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002686:	f3bf 8f6f 	isb	sy
}
 800268a:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream5->CR |= DMA_SxCR_EN;
 800268c:	4b0c      	ldr	r3, [pc, #48]	@ (80026c0 <arm_bdshot_rx_capture_A+0x108>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a0b      	ldr	r2, [pc, #44]	@ (80026c0 <arm_bdshot_rx_capture_A+0x108>)
 8002692:	f043 0301 	orr.w	r3, r3, #1
 8002696:	6013      	str	r3, [r2, #0]
    TIM1->CNT = 0;
 8002698:	4b08      	ldr	r3, [pc, #32]	@ (80026bc <arm_bdshot_rx_capture_A+0x104>)
 800269a:	2200      	movs	r2, #0
 800269c:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 800269e:	4b07      	ldr	r3, [pc, #28]	@ (80026bc <arm_bdshot_rx_capture_A+0x104>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a06      	ldr	r2, [pc, #24]	@ (80026bc <arm_bdshot_rx_capture_A+0x104>)
 80026a4:	f043 0301 	orr.w	r3, r3, #1
 80026a8:	6013      	str	r3, [r2, #0]
}
 80026aa:	bf00      	nop
 80026ac:	371c      	adds	r7, #28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40020000 	.word	0x40020000
 80026bc:	40010000 	.word	0x40010000
 80026c0:	40026488 	.word	0x40026488
 80026c4:	40026400 	.word	0x40026400
 80026c8:	40020010 	.word	0x40020010
 80026cc:	2000057c 	.word	0x2000057c
 80026d0:	0c035410 	.word	0x0c035410

080026d4 <dshot_A_tx_configuration>:

void dshot_A_tx_configuration(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
    GPIOA->MODER |= (GPIO_MODER_MODER5_0 | GPIO_MODER_MODER6_0);
 80026da:	4b29      	ldr	r3, [pc, #164]	@ (8002780 <dshot_A_tx_configuration+0xac>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a28      	ldr	r2, [pc, #160]	@ (8002780 <dshot_A_tx_configuration+0xac>)
 80026e0:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80026e4:	6013      	str	r3, [r2, #0]
    GPIOA->MODER &= ~(GPIO_MODER_MODER5_1 | GPIO_MODER_MODER6_1);
 80026e6:	4b26      	ldr	r3, [pc, #152]	@ (8002780 <dshot_A_tx_configuration+0xac>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a25      	ldr	r2, [pc, #148]	@ (8002780 <dshot_A_tx_configuration+0xac>)
 80026ec:	f423 5320 	bic.w	r3, r3, #10240	@ 0x2800
 80026f0:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~(GPIO_OTYPER_OT5 | GPIO_OTYPER_OT6);
 80026f2:	4b23      	ldr	r3, [pc, #140]	@ (8002780 <dshot_A_tx_configuration+0xac>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	4a22      	ldr	r2, [pc, #136]	@ (8002780 <dshot_A_tx_configuration+0xac>)
 80026f8:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 80026fc:	6053      	str	r3, [r2, #4]
    GPIOA->PUPDR |= (GPIO_PUPDR_PUPDR5_0 | GPIO_PUPDR_PUPDR6_0);
 80026fe:	4b20      	ldr	r3, [pc, #128]	@ (8002780 <dshot_A_tx_configuration+0xac>)
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	4a1f      	ldr	r2, [pc, #124]	@ (8002780 <dshot_A_tx_configuration+0xac>)
 8002704:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8002708:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPDR5_1 | GPIO_PUPDR_PUPDR6_1);
 800270a:	4b1d      	ldr	r3, [pc, #116]	@ (8002780 <dshot_A_tx_configuration+0xac>)
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	4a1c      	ldr	r2, [pc, #112]	@ (8002780 <dshot_A_tx_configuration+0xac>)
 8002710:	f423 5320 	bic.w	r3, r3, #10240	@ 0x2800
 8002714:	60d3      	str	r3, [r2, #12]
    GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR5 | GPIO_OSPEEDER_OSPEEDR6);
 8002716:	4b1a      	ldr	r3, [pc, #104]	@ (8002780 <dshot_A_tx_configuration+0xac>)
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	4a19      	ldr	r2, [pc, #100]	@ (8002780 <dshot_A_tx_configuration+0xac>)
 800271c:	f443 5370 	orr.w	r3, r3, #15360	@ 0x3c00
 8002720:	6093      	str	r3, [r2, #8]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002722:	4b18      	ldr	r3, [pc, #96]	@ (8002784 <dshot_A_tx_configuration+0xb0>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a17      	ldr	r2, [pc, #92]	@ (8002784 <dshot_A_tx_configuration+0xb0>)
 8002728:	f023 0301 	bic.w	r3, r3, #1
 800272c:	6013      	str	r3, [r2, #0]
    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 800272e:	4b16      	ldr	r3, [pc, #88]	@ (8002788 <dshot_A_tx_configuration+0xb4>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a15      	ldr	r2, [pc, #84]	@ (8002788 <dshot_A_tx_configuration+0xb4>)
 8002734:	f023 0301 	bic.w	r3, r3, #1
 8002738:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 800273a:	e000      	b.n	800273e <dshot_A_tx_configuration+0x6a>
 800273c:	bf00      	nop
 800273e:	4b12      	ldr	r3, [pc, #72]	@ (8002788 <dshot_A_tx_configuration+0xb4>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1f8      	bne.n	800273c <dshot_A_tx_configuration+0x68>
    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 | DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;
 800274a:	4b10      	ldr	r3, [pc, #64]	@ (800278c <dshot_A_tx_configuration+0xb8>)
 800274c:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8002750:	60da      	str	r2, [r3, #12]

    DMA2_Stream5->PAR = (uint32_t)(&GPIOA->BSRR);
 8002752:	4b0d      	ldr	r3, [pc, #52]	@ (8002788 <dshot_A_tx_configuration+0xb4>)
 8002754:	4a0e      	ldr	r2, [pc, #56]	@ (8002790 <dshot_A_tx_configuration+0xbc>)
 8002756:	609a      	str	r2, [r3, #8]
    DMA2_Stream5->M0AR = (uint32_t)(dshot_bb_buffer_A);
 8002758:	4b0b      	ldr	r3, [pc, #44]	@ (8002788 <dshot_A_tx_configuration+0xb4>)
 800275a:	4a0e      	ldr	r2, [pc, #56]	@ (8002794 <dshot_A_tx_configuration+0xc0>)
 800275c:	60da      	str	r2, [r3, #12]
    DMA2_Stream5->NDTR = DSHOT_BB_BUFFER_LENGTH;
 800275e:	4b0a      	ldr	r3, [pc, #40]	@ (8002788 <dshot_A_tx_configuration+0xb4>)
 8002760:	2282      	movs	r2, #130	@ 0x82
 8002762:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_A = (6 << DMA_SxCR_CHSEL_Pos)
 8002764:	4b0c      	ldr	r3, [pc, #48]	@ (8002798 <dshot_A_tx_configuration+0xc4>)
 8002766:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                      //| DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream5->CR = cr_val_A | DMA_SxCR_DIR_0;
 8002768:	4a07      	ldr	r2, [pc, #28]	@ (8002788 <dshot_A_tx_configuration+0xb4>)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002770:	6013      	str	r3, [r2, #0]
}
 8002772:	bf00      	nop
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	40020000 	.word	0x40020000
 8002784:	40010000 	.word	0x40010000
 8002788:	40026488 	.word	0x40026488
 800278c:	40026400 	.word	0x40026400
 8002790:	40020018 	.word	0x40020018
 8002794:	20000374 	.word	0x20000374
 8002798:	0c035410 	.word	0x0c035410

0800279c <dshot_A_rx_processing>:

void dshot_A_rx_processing(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 80027a2:	2300      	movs	r3, #0
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	e025      	b.n	80027f4 <dshot_A_rx_processing+0x58>
        if (motor_gpio_port[m] == 0 && (motor_gpio_pin_numbers[m] == 5 || motor_gpio_pin_numbers[m] == 6)) {
 80027a8:	4a16      	ldr	r2, [pc, #88]	@ (8002804 <dshot_A_rx_processing+0x68>)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	4413      	add	r3, r2
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d11c      	bne.n	80027ee <dshot_A_rx_processing+0x52>
 80027b4:	4a14      	ldr	r2, [pc, #80]	@ (8002808 <dshot_A_rx_processing+0x6c>)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	4413      	add	r3, r2
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	2b05      	cmp	r3, #5
 80027be:	d005      	beq.n	80027cc <dshot_A_rx_processing+0x30>
 80027c0:	4a11      	ldr	r2, [pc, #68]	@ (8002808 <dshot_A_rx_processing+0x6c>)
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	4413      	add	r3, r2
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	2b06      	cmp	r3, #6
 80027ca:	d110      	bne.n	80027ee <dshot_A_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 80027cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002808 <dshot_A_rx_processing+0x6c>)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	4413      	add	r3, r2
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 80027d6:	7afb      	ldrb	r3, [r7, #11]
 80027d8:	4619      	mov	r1, r3
 80027da:	480c      	ldr	r0, [pc, #48]	@ (800280c <dshot_A_rx_processing+0x70>)
 80027dc:	f7ff fa1a 	bl	8001c14 <get_BDshot_response>
 80027e0:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	4619      	mov	r1, r3
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f7ff fb8b 	bl	8001f04 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	3301      	adds	r3, #1
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2b09      	cmp	r3, #9
 80027f8:	ddd6      	ble.n	80027a8 <dshot_A_rx_processing+0xc>
        }
    }
}
 80027fa:	bf00      	nop
 80027fc:	bf00      	nop
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	0800e890 	.word	0x0800e890
 8002808:	0800e89c 	.word	0x0800e89c
 800280c:	2000057c 	.word	0x2000057c

08002810 <arm_bdshot_rx_capture_B>:
    }
    return mask;
}

void arm_bdshot_rx_capture_B(void)
{
 8002810:	b480      	push	{r7}
 8002812:	b087      	sub	sp, #28
 8002814:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER0 | GPIO_MODER_MODER10);
 8002816:	4b3c      	ldr	r3, [pc, #240]	@ (8002908 <arm_bdshot_rx_capture_B+0xf8>)
 8002818:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (0*2)) | (3U << (10*2)));
 800281a:	4b3b      	ldr	r3, [pc, #236]	@ (8002908 <arm_bdshot_rx_capture_B+0xf8>)
 800281c:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (0*2)) | (1U << (10*2)));
 800281e:	4b3b      	ldr	r3, [pc, #236]	@ (800290c <arm_bdshot_rx_capture_B+0xfc>)
 8002820:	607b      	str	r3, [r7, #4]

    GPIOB->MODER &= ~pins_mask;
 8002822:	4b3b      	ldr	r3, [pc, #236]	@ (8002910 <arm_bdshot_rx_capture_B+0x100>)
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	43db      	mvns	r3, r3
 800282a:	4939      	ldr	r1, [pc, #228]	@ (8002910 <arm_bdshot_rx_capture_B+0x100>)
 800282c:	4013      	ands	r3, r2
 800282e:	600b      	str	r3, [r1, #0]
    GPIOB->PUPDR &= ~pupdr_clear_mask;
 8002830:	4b37      	ldr	r3, [pc, #220]	@ (8002910 <arm_bdshot_rx_capture_B+0x100>)
 8002832:	68da      	ldr	r2, [r3, #12]
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	43db      	mvns	r3, r3
 8002838:	4935      	ldr	r1, [pc, #212]	@ (8002910 <arm_bdshot_rx_capture_B+0x100>)
 800283a:	4013      	ands	r3, r2
 800283c:	60cb      	str	r3, [r1, #12]
    GPIOB->PUPDR |= pupdr_pullup_mask;
 800283e:	4b34      	ldr	r3, [pc, #208]	@ (8002910 <arm_bdshot_rx_capture_B+0x100>)
 8002840:	68da      	ldr	r2, [r3, #12]
 8002842:	4933      	ldr	r1, [pc, #204]	@ (8002910 <arm_bdshot_rx_capture_B+0x100>)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4313      	orrs	r3, r2
 8002848:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 800284a:	2346      	movs	r3, #70	@ 0x46
 800284c:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d101      	bne.n	8002858 <arm_bdshot_rx_capture_B+0x48>
 8002854:	2301      	movs	r3, #1
 8002856:	617b      	str	r3, [r7, #20]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002858:	4b2e      	ldr	r3, [pc, #184]	@ (8002914 <arm_bdshot_rx_capture_B+0x104>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a2d      	ldr	r2, [pc, #180]	@ (8002914 <arm_bdshot_rx_capture_B+0x104>)
 800285e:	f023 0301 	bic.w	r3, r3, #1
 8002862:	6013      	str	r3, [r2, #0]
    TIM1->ARR = sample_period - 1;
 8002864:	4a2b      	ldr	r2, [pc, #172]	@ (8002914 <arm_bdshot_rx_capture_B+0x104>)
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	3b01      	subs	r3, #1
 800286a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM1->CCR4 = sample_period/2;
 800286c:	4a29      	ldr	r2, [pc, #164]	@ (8002914 <arm_bdshot_rx_capture_B+0x104>)
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	085b      	lsrs	r3, r3, #1
 8002872:	6413      	str	r3, [r2, #64]	@ 0x40
    TIM1->EGR |= TIM_EGR_UG;
 8002874:	4b27      	ldr	r3, [pc, #156]	@ (8002914 <arm_bdshot_rx_capture_B+0x104>)
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	4a26      	ldr	r2, [pc, #152]	@ (8002914 <arm_bdshot_rx_capture_B+0x104>)
 800287a:	f043 0301 	orr.w	r3, r3, #1
 800287e:	6153      	str	r3, [r2, #20]

    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8002880:	4b25      	ldr	r3, [pc, #148]	@ (8002918 <arm_bdshot_rx_capture_B+0x108>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a24      	ldr	r2, [pc, #144]	@ (8002918 <arm_bdshot_rx_capture_B+0x108>)
 8002886:	f023 0301 	bic.w	r3, r3, #1
 800288a:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream4->CR & DMA_SxCR_EN) { __NOP(); }
 800288c:	e000      	b.n	8002890 <arm_bdshot_rx_capture_B+0x80>
 800288e:	bf00      	nop
 8002890:	4b21      	ldr	r3, [pc, #132]	@ (8002918 <arm_bdshot_rx_capture_B+0x108>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0301 	and.w	r3, r3, #1
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1f8      	bne.n	800288e <arm_bdshot_rx_capture_B+0x7e>

    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 |
 800289c:	4b1f      	ldr	r3, [pc, #124]	@ (800291c <arm_bdshot_rx_capture_B+0x10c>)
 800289e:	223d      	movs	r2, #61	@ 0x3d
 80028a0:	60da      	str	r2, [r3, #12]
                  DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;

    DMA2_Stream4->PAR = (uint32_t)(&GPIOB->IDR);
 80028a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002918 <arm_bdshot_rx_capture_B+0x108>)
 80028a4:	4a1e      	ldr	r2, [pc, #120]	@ (8002920 <arm_bdshot_rx_capture_B+0x110>)
 80028a6:	609a      	str	r2, [r3, #8]
    DMA2_Stream4->M0AR = (uint32_t)dshot_bb_buffer_rx_B;
 80028a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002918 <arm_bdshot_rx_capture_B+0x108>)
 80028aa:	4a1e      	ldr	r2, [pc, #120]	@ (8002924 <arm_bdshot_rx_capture_B+0x114>)
 80028ac:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 80028ae:	238a      	movs	r3, #138	@ 0x8a
 80028b0:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028b8:	d302      	bcc.n	80028c0 <arm_bdshot_rx_capture_B+0xb0>
 80028ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80028be:	613b      	str	r3, [r7, #16]
    DMA2_Stream4->NDTR = ndtr;
 80028c0:	4a15      	ldr	r2, [pc, #84]	@ (8002918 <arm_bdshot_rx_capture_B+0x108>)
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)
 80028c6:	4b18      	ldr	r3, [pc, #96]	@ (8002928 <arm_bdshot_rx_capture_B+0x118>)
 80028c8:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                   // | DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream4->CR = cr_val;
 80028ca:	4a13      	ldr	r2, [pc, #76]	@ (8002918 <arm_bdshot_rx_capture_B+0x108>)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80028d0:	f3bf 8f4f 	dsb	sy
}
 80028d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80028d6:	f3bf 8f6f 	isb	sy
}
 80028da:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream4->CR |= DMA_SxCR_EN;
 80028dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002918 <arm_bdshot_rx_capture_B+0x108>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002918 <arm_bdshot_rx_capture_B+0x108>)
 80028e2:	f043 0301 	orr.w	r3, r3, #1
 80028e6:	6013      	str	r3, [r2, #0]
    TIM1->CNT = 0;
 80028e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002914 <arm_bdshot_rx_capture_B+0x104>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 80028ee:	4b09      	ldr	r3, [pc, #36]	@ (8002914 <arm_bdshot_rx_capture_B+0x104>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a08      	ldr	r2, [pc, #32]	@ (8002914 <arm_bdshot_rx_capture_B+0x104>)
 80028f4:	f043 0301 	orr.w	r3, r3, #1
 80028f8:	6013      	str	r3, [r2, #0]
}
 80028fa:	bf00      	nop
 80028fc:	371c      	adds	r7, #28
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	00300003 	.word	0x00300003
 800290c:	00100001 	.word	0x00100001
 8002910:	40020400 	.word	0x40020400
 8002914:	40010000 	.word	0x40010000
 8002918:	40026470 	.word	0x40026470
 800291c:	40026400 	.word	0x40026400
 8002920:	40020410 	.word	0x40020410
 8002924:	200009ac 	.word	0x200009ac
 8002928:	0c035410 	.word	0x0c035410

0800292c <dshot_B_tx_configuration>:

void dshot_B_tx_configuration(void)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
    GPIOB->MODER |= (GPIO_MODER_MODER0_0 | GPIO_MODER_MODER10_0);
 8002932:	4b2b      	ldr	r3, [pc, #172]	@ (80029e0 <dshot_B_tx_configuration+0xb4>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a2a      	ldr	r2, [pc, #168]	@ (80029e0 <dshot_B_tx_configuration+0xb4>)
 8002938:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(GPIO_MODER_MODER0_1 | GPIO_MODER_MODER10_1);
 8002942:	4b27      	ldr	r3, [pc, #156]	@ (80029e0 <dshot_B_tx_configuration+0xb4>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a26      	ldr	r2, [pc, #152]	@ (80029e0 <dshot_B_tx_configuration+0xb4>)
 8002948:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800294c:	f023 0302 	bic.w	r3, r3, #2
 8002950:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER &= ~(GPIO_OTYPER_OT0 | GPIO_OTYPER_OT10);
 8002952:	4b23      	ldr	r3, [pc, #140]	@ (80029e0 <dshot_B_tx_configuration+0xb4>)
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	4a22      	ldr	r2, [pc, #136]	@ (80029e0 <dshot_B_tx_configuration+0xb4>)
 8002958:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800295c:	f023 0301 	bic.w	r3, r3, #1
 8002960:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR |= (GPIO_PUPDR_PUPDR0_0 | GPIO_PUPDR_PUPDR10_0);
 8002962:	4b1f      	ldr	r3, [pc, #124]	@ (80029e0 <dshot_B_tx_configuration+0xb4>)
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	4a1e      	ldr	r2, [pc, #120]	@ (80029e0 <dshot_B_tx_configuration+0xb4>)
 8002968:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800296c:	f043 0301 	orr.w	r3, r3, #1
 8002970:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPDR0_1 | GPIO_PUPDR_PUPDR10_1);
 8002972:	4b1b      	ldr	r3, [pc, #108]	@ (80029e0 <dshot_B_tx_configuration+0xb4>)
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	4a1a      	ldr	r2, [pc, #104]	@ (80029e0 <dshot_B_tx_configuration+0xb4>)
 8002978:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800297c:	f023 0302 	bic.w	r3, r3, #2
 8002980:	60d3      	str	r3, [r2, #12]
    GPIOB->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR0 | GPIO_OSPEEDER_OSPEEDR10);
 8002982:	4b17      	ldr	r3, [pc, #92]	@ (80029e0 <dshot_B_tx_configuration+0xb4>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	4a16      	ldr	r2, [pc, #88]	@ (80029e0 <dshot_B_tx_configuration+0xb4>)
 8002988:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800298c:	f043 0303 	orr.w	r3, r3, #3
 8002990:	6093      	str	r3, [r2, #8]

    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8002992:	4b14      	ldr	r3, [pc, #80]	@ (80029e4 <dshot_B_tx_configuration+0xb8>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a13      	ldr	r2, [pc, #76]	@ (80029e4 <dshot_B_tx_configuration+0xb8>)
 8002998:	f023 0301 	bic.w	r3, r3, #1
 800299c:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream4->CR & DMA_SxCR_EN) { __NOP(); }
 800299e:	e000      	b.n	80029a2 <dshot_B_tx_configuration+0x76>
 80029a0:	bf00      	nop
 80029a2:	4b10      	ldr	r3, [pc, #64]	@ (80029e4 <dshot_B_tx_configuration+0xb8>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1f8      	bne.n	80029a0 <dshot_B_tx_configuration+0x74>
    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 | DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;
 80029ae:	4b0e      	ldr	r3, [pc, #56]	@ (80029e8 <dshot_B_tx_configuration+0xbc>)
 80029b0:	223d      	movs	r2, #61	@ 0x3d
 80029b2:	60da      	str	r2, [r3, #12]

    DMA2_Stream4->PAR = (uint32_t)(&GPIOB->BSRR);
 80029b4:	4b0b      	ldr	r3, [pc, #44]	@ (80029e4 <dshot_B_tx_configuration+0xb8>)
 80029b6:	4a0d      	ldr	r2, [pc, #52]	@ (80029ec <dshot_B_tx_configuration+0xc0>)
 80029b8:	609a      	str	r2, [r3, #8]
    DMA2_Stream4->M0AR = (uint32_t)(dshot_bb_buffer_B);
 80029ba:	4b0a      	ldr	r3, [pc, #40]	@ (80029e4 <dshot_B_tx_configuration+0xb8>)
 80029bc:	4a0c      	ldr	r2, [pc, #48]	@ (80029f0 <dshot_B_tx_configuration+0xc4>)
 80029be:	60da      	str	r2, [r3, #12]
    DMA2_Stream4->NDTR = DSHOT_BB_BUFFER_LENGTH;
 80029c0:	4b08      	ldr	r3, [pc, #32]	@ (80029e4 <dshot_B_tx_configuration+0xb8>)
 80029c2:	2282      	movs	r2, #130	@ 0x82
 80029c4:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_B = (6 << DMA_SxCR_CHSEL_Pos)
 80029c6:	4b0b      	ldr	r3, [pc, #44]	@ (80029f4 <dshot_B_tx_configuration+0xc8>)
 80029c8:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                     /// | DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream4->CR = cr_val_B | DMA_SxCR_DIR_0;
 80029ca:	4a06      	ldr	r2, [pc, #24]	@ (80029e4 <dshot_B_tx_configuration+0xb8>)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029d2:	6013      	str	r3, [r2, #0]
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr
 80029e0:	40020400 	.word	0x40020400
 80029e4:	40026470 	.word	0x40026470
 80029e8:	40026400 	.word	0x40026400
 80029ec:	40020418 	.word	0x40020418
 80029f0:	200007a4 	.word	0x200007a4
 80029f4:	0c035410 	.word	0x0c035410

080029f8 <dshot_B_rx_processing>:

void dshot_B_rx_processing(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 80029fe:	2300      	movs	r3, #0
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	e025      	b.n	8002a50 <dshot_B_rx_processing+0x58>
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 8002a04:	4a16      	ldr	r2, [pc, #88]	@ (8002a60 <dshot_B_rx_processing+0x68>)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	4413      	add	r3, r2
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d11c      	bne.n	8002a4a <dshot_B_rx_processing+0x52>
 8002a10:	4a14      	ldr	r2, [pc, #80]	@ (8002a64 <dshot_B_rx_processing+0x6c>)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	4413      	add	r3, r2
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d005      	beq.n	8002a28 <dshot_B_rx_processing+0x30>
 8002a1c:	4a11      	ldr	r2, [pc, #68]	@ (8002a64 <dshot_B_rx_processing+0x6c>)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	4413      	add	r3, r2
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	2b0a      	cmp	r3, #10
 8002a26:	d110      	bne.n	8002a4a <dshot_B_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 8002a28:	4a0e      	ldr	r2, [pc, #56]	@ (8002a64 <dshot_B_rx_processing+0x6c>)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 8002a32:	7afb      	ldrb	r3, [r7, #11]
 8002a34:	4619      	mov	r1, r3
 8002a36:	480c      	ldr	r0, [pc, #48]	@ (8002a68 <dshot_B_rx_processing+0x70>)
 8002a38:	f7ff f8ec 	bl	8001c14 <get_BDshot_response>
 8002a3c:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	4619      	mov	r1, r3
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f7ff fa5d 	bl	8001f04 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2b09      	cmp	r3, #9
 8002a54:	ddd6      	ble.n	8002a04 <dshot_B_rx_processing+0xc>
        }
    }
}
 8002a56:	bf00      	nop
 8002a58:	bf00      	nop
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	0800e890 	.word	0x0800e890
 8002a64:	0800e89c 	.word	0x0800e89c
 8002a68:	200009ac 	.word	0x200009ac

08002a6c <arm_bdshot_rx_capture_C>:
    }
    return mask;
}

void arm_bdshot_rx_capture_C(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b087      	sub	sp, #28
 8002a70:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER6 | GPIO_MODER_MODER8);
 8002a72:	f44f 334c 	mov.w	r3, #208896	@ 0x33000
 8002a76:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (6*2)) | (3U << (8*2)));
 8002a78:	f44f 334c 	mov.w	r3, #208896	@ 0x33000
 8002a7c:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (6*2)) | (1U << (8*2)));
 8002a7e:	f44f 3388 	mov.w	r3, #69632	@ 0x11000
 8002a82:	607b      	str	r3, [r7, #4]

    GPIOC->MODER &= ~pins_mask;
 8002a84:	4b39      	ldr	r3, [pc, #228]	@ (8002b6c <arm_bdshot_rx_capture_C+0x100>)
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	43db      	mvns	r3, r3
 8002a8c:	4937      	ldr	r1, [pc, #220]	@ (8002b6c <arm_bdshot_rx_capture_C+0x100>)
 8002a8e:	4013      	ands	r3, r2
 8002a90:	600b      	str	r3, [r1, #0]
    GPIOC->PUPDR &= ~pupdr_clear_mask;
 8002a92:	4b36      	ldr	r3, [pc, #216]	@ (8002b6c <arm_bdshot_rx_capture_C+0x100>)
 8002a94:	68da      	ldr	r2, [r3, #12]
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	43db      	mvns	r3, r3
 8002a9a:	4934      	ldr	r1, [pc, #208]	@ (8002b6c <arm_bdshot_rx_capture_C+0x100>)
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	60cb      	str	r3, [r1, #12]
    GPIOC->PUPDR |= pupdr_pullup_mask;
 8002aa0:	4b32      	ldr	r3, [pc, #200]	@ (8002b6c <arm_bdshot_rx_capture_C+0x100>)
 8002aa2:	68da      	ldr	r2, [r3, #12]
 8002aa4:	4931      	ldr	r1, [pc, #196]	@ (8002b6c <arm_bdshot_rx_capture_C+0x100>)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8002aac:	2346      	movs	r3, #70	@ 0x46
 8002aae:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d101      	bne.n	8002aba <arm_bdshot_rx_capture_C+0x4e>
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	617b      	str	r3, [r7, #20]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002aba:	4b2d      	ldr	r3, [pc, #180]	@ (8002b70 <arm_bdshot_rx_capture_C+0x104>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a2c      	ldr	r2, [pc, #176]	@ (8002b70 <arm_bdshot_rx_capture_C+0x104>)
 8002ac0:	f023 0301 	bic.w	r3, r3, #1
 8002ac4:	6013      	str	r3, [r2, #0]
    TIM1->ARR = sample_period - 1;
 8002ac6:	4a2a      	ldr	r2, [pc, #168]	@ (8002b70 <arm_bdshot_rx_capture_C+0x104>)
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	3b01      	subs	r3, #1
 8002acc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM1->CCR1 = sample_period/2;
 8002ace:	4a28      	ldr	r2, [pc, #160]	@ (8002b70 <arm_bdshot_rx_capture_C+0x104>)
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	085b      	lsrs	r3, r3, #1
 8002ad4:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->EGR |= TIM_EGR_UG;
 8002ad6:	4b26      	ldr	r3, [pc, #152]	@ (8002b70 <arm_bdshot_rx_capture_C+0x104>)
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	4a25      	ldr	r2, [pc, #148]	@ (8002b70 <arm_bdshot_rx_capture_C+0x104>)
 8002adc:	f043 0301 	orr.w	r3, r3, #1
 8002ae0:	6153      	str	r3, [r2, #20]

    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8002ae2:	4b24      	ldr	r3, [pc, #144]	@ (8002b74 <arm_bdshot_rx_capture_C+0x108>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a23      	ldr	r2, [pc, #140]	@ (8002b74 <arm_bdshot_rx_capture_C+0x108>)
 8002ae8:	f023 0301 	bic.w	r3, r3, #1
 8002aec:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream3->CR & DMA_SxCR_EN) { __NOP(); }
 8002aee:	e000      	b.n	8002af2 <arm_bdshot_rx_capture_C+0x86>
 8002af0:	bf00      	nop
 8002af2:	4b20      	ldr	r3, [pc, #128]	@ (8002b74 <arm_bdshot_rx_capture_C+0x108>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1f8      	bne.n	8002af0 <arm_bdshot_rx_capture_C+0x84>

    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 |
 8002afe:	4b1e      	ldr	r3, [pc, #120]	@ (8002b78 <arm_bdshot_rx_capture_C+0x10c>)
 8002b00:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8002b04:	609a      	str	r2, [r3, #8]
                  DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;

    DMA2_Stream3->PAR = (uint32_t)(&GPIOC->IDR);
 8002b06:	4b1b      	ldr	r3, [pc, #108]	@ (8002b74 <arm_bdshot_rx_capture_C+0x108>)
 8002b08:	4a1c      	ldr	r2, [pc, #112]	@ (8002b7c <arm_bdshot_rx_capture_C+0x110>)
 8002b0a:	609a      	str	r2, [r3, #8]
    DMA2_Stream3->M0AR = (uint32_t)dshot_bb_buffer_rx_C;
 8002b0c:	4b19      	ldr	r3, [pc, #100]	@ (8002b74 <arm_bdshot_rx_capture_C+0x108>)
 8002b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002b80 <arm_bdshot_rx_capture_C+0x114>)
 8002b10:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 8002b12:	238a      	movs	r3, #138	@ 0x8a
 8002b14:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b1c:	d302      	bcc.n	8002b24 <arm_bdshot_rx_capture_C+0xb8>
 8002b1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b22:	613b      	str	r3, [r7, #16]
    DMA2_Stream3->NDTR = ndtr;
 8002b24:	4a13      	ldr	r2, [pc, #76]	@ (8002b74 <arm_bdshot_rx_capture_C+0x108>)
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)
 8002b2a:	4b16      	ldr	r3, [pc, #88]	@ (8002b84 <arm_bdshot_rx_capture_C+0x118>)
 8002b2c:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                   // | DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream3->CR = cr_val;
 8002b2e:	4a11      	ldr	r2, [pc, #68]	@ (8002b74 <arm_bdshot_rx_capture_C+0x108>)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002b34:	f3bf 8f4f 	dsb	sy
}
 8002b38:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002b3a:	f3bf 8f6f 	isb	sy
}
 8002b3e:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream3->CR |= DMA_SxCR_EN;
 8002b40:	4b0c      	ldr	r3, [pc, #48]	@ (8002b74 <arm_bdshot_rx_capture_C+0x108>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a0b      	ldr	r2, [pc, #44]	@ (8002b74 <arm_bdshot_rx_capture_C+0x108>)
 8002b46:	f043 0301 	orr.w	r3, r3, #1
 8002b4a:	6013      	str	r3, [r2, #0]
    TIM1->CNT = 0;
 8002b4c:	4b08      	ldr	r3, [pc, #32]	@ (8002b70 <arm_bdshot_rx_capture_C+0x104>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 8002b52:	4b07      	ldr	r3, [pc, #28]	@ (8002b70 <arm_bdshot_rx_capture_C+0x104>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a06      	ldr	r2, [pc, #24]	@ (8002b70 <arm_bdshot_rx_capture_C+0x104>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6013      	str	r3, [r2, #0]
}
 8002b5e:	bf00      	nop
 8002b60:	371c      	adds	r7, #28
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	40020800 	.word	0x40020800
 8002b70:	40010000 	.word	0x40010000
 8002b74:	40026458 	.word	0x40026458
 8002b78:	40026400 	.word	0x40026400
 8002b7c:	40020810 	.word	0x40020810
 8002b80:	20000ddc 	.word	0x20000ddc
 8002b84:	0c035410 	.word	0x0c035410

08002b88 <dshot_C_tx_configuration>:

void dshot_C_tx_configuration(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
    GPIOC->MODER |= (GPIO_MODER_MODER6_0 | GPIO_MODER_MODER8_0);
 8002b8e:	4b26      	ldr	r3, [pc, #152]	@ (8002c28 <dshot_C_tx_configuration+0xa0>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a25      	ldr	r2, [pc, #148]	@ (8002c28 <dshot_C_tx_configuration+0xa0>)
 8002b94:	f443 3388 	orr.w	r3, r3, #69632	@ 0x11000
 8002b98:	6013      	str	r3, [r2, #0]
    GPIOC->MODER &= ~(GPIO_MODER_MODER6_1 | GPIO_MODER_MODER8_1);
 8002b9a:	4b23      	ldr	r3, [pc, #140]	@ (8002c28 <dshot_C_tx_configuration+0xa0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a22      	ldr	r2, [pc, #136]	@ (8002c28 <dshot_C_tx_configuration+0xa0>)
 8002ba0:	f423 3308 	bic.w	r3, r3, #139264	@ 0x22000
 8002ba4:	6013      	str	r3, [r2, #0]
    GPIOC->OTYPER &= ~(GPIO_OTYPER_OT6 | GPIO_OTYPER_OT8);
 8002ba6:	4b20      	ldr	r3, [pc, #128]	@ (8002c28 <dshot_C_tx_configuration+0xa0>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	4a1f      	ldr	r2, [pc, #124]	@ (8002c28 <dshot_C_tx_configuration+0xa0>)
 8002bac:	f423 73a0 	bic.w	r3, r3, #320	@ 0x140
 8002bb0:	6053      	str	r3, [r2, #4]
    GPIOC->PUPDR |= (GPIO_PUPDR_PUPDR6_0 | GPIO_PUPDR_PUPDR8_0);
 8002bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8002c28 <dshot_C_tx_configuration+0xa0>)
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	4a1c      	ldr	r2, [pc, #112]	@ (8002c28 <dshot_C_tx_configuration+0xa0>)
 8002bb8:	f443 3388 	orr.w	r3, r3, #69632	@ 0x11000
 8002bbc:	60d3      	str	r3, [r2, #12]
    GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPDR6_1 | GPIO_PUPDR_PUPDR8_1);
 8002bbe:	4b1a      	ldr	r3, [pc, #104]	@ (8002c28 <dshot_C_tx_configuration+0xa0>)
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	4a19      	ldr	r2, [pc, #100]	@ (8002c28 <dshot_C_tx_configuration+0xa0>)
 8002bc4:	f423 3308 	bic.w	r3, r3, #139264	@ 0x22000
 8002bc8:	60d3      	str	r3, [r2, #12]
    GPIOC->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR6 | GPIO_OSPEEDER_OSPEEDR8);
 8002bca:	4b17      	ldr	r3, [pc, #92]	@ (8002c28 <dshot_C_tx_configuration+0xa0>)
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	4a16      	ldr	r2, [pc, #88]	@ (8002c28 <dshot_C_tx_configuration+0xa0>)
 8002bd0:	f443 334c 	orr.w	r3, r3, #208896	@ 0x33000
 8002bd4:	6093      	str	r3, [r2, #8]

    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8002bd6:	4b15      	ldr	r3, [pc, #84]	@ (8002c2c <dshot_C_tx_configuration+0xa4>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a14      	ldr	r2, [pc, #80]	@ (8002c2c <dshot_C_tx_configuration+0xa4>)
 8002bdc:	f023 0301 	bic.w	r3, r3, #1
 8002be0:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream3->CR & DMA_SxCR_EN) { __NOP(); }
 8002be2:	e000      	b.n	8002be6 <dshot_C_tx_configuration+0x5e>
 8002be4:	bf00      	nop
 8002be6:	4b11      	ldr	r3, [pc, #68]	@ (8002c2c <dshot_C_tx_configuration+0xa4>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1f8      	bne.n	8002be4 <dshot_C_tx_configuration+0x5c>
    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 | DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;
 8002bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8002c30 <dshot_C_tx_configuration+0xa8>)
 8002bf4:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8002bf8:	609a      	str	r2, [r3, #8]

    DMA2_Stream3->PAR = (uint32_t)(&GPIOC->BSRR);
 8002bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8002c2c <dshot_C_tx_configuration+0xa4>)
 8002bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8002c34 <dshot_C_tx_configuration+0xac>)
 8002bfe:	609a      	str	r2, [r3, #8]
    DMA2_Stream3->M0AR = (uint32_t)(dshot_bb_buffer_C);
 8002c00:	4b0a      	ldr	r3, [pc, #40]	@ (8002c2c <dshot_C_tx_configuration+0xa4>)
 8002c02:	4a0d      	ldr	r2, [pc, #52]	@ (8002c38 <dshot_C_tx_configuration+0xb0>)
 8002c04:	60da      	str	r2, [r3, #12]
    DMA2_Stream3->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002c06:	4b09      	ldr	r3, [pc, #36]	@ (8002c2c <dshot_C_tx_configuration+0xa4>)
 8002c08:	2282      	movs	r2, #130	@ 0x82
 8002c0a:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_C = (6 << DMA_SxCR_CHSEL_Pos)
 8002c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c3c <dshot_C_tx_configuration+0xb4>)
 8002c0e:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                      //| DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream3->CR = cr_val_C | DMA_SxCR_DIR_0;
 8002c10:	4a06      	ldr	r2, [pc, #24]	@ (8002c2c <dshot_C_tx_configuration+0xa4>)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c18:	6013      	str	r3, [r2, #0]
}
 8002c1a:	bf00      	nop
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	40020800 	.word	0x40020800
 8002c2c:	40026458 	.word	0x40026458
 8002c30:	40026400 	.word	0x40026400
 8002c34:	40020818 	.word	0x40020818
 8002c38:	20000bd4 	.word	0x20000bd4
 8002c3c:	0c035410 	.word	0x0c035410

08002c40 <dshot_C_rx_processing>:

void dshot_C_rx_processing(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002c46:	2300      	movs	r3, #0
 8002c48:	60fb      	str	r3, [r7, #12]
 8002c4a:	e025      	b.n	8002c98 <dshot_C_rx_processing+0x58>
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 8002c4c:	4a16      	ldr	r2, [pc, #88]	@ (8002ca8 <dshot_C_rx_processing+0x68>)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	4413      	add	r3, r2
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d11c      	bne.n	8002c92 <dshot_C_rx_processing+0x52>
 8002c58:	4a14      	ldr	r2, [pc, #80]	@ (8002cac <dshot_C_rx_processing+0x6c>)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	2b06      	cmp	r3, #6
 8002c62:	d005      	beq.n	8002c70 <dshot_C_rx_processing+0x30>
 8002c64:	4a11      	ldr	r2, [pc, #68]	@ (8002cac <dshot_C_rx_processing+0x6c>)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	4413      	add	r3, r2
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	2b08      	cmp	r3, #8
 8002c6e:	d110      	bne.n	8002c92 <dshot_C_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 8002c70:	4a0e      	ldr	r2, [pc, #56]	@ (8002cac <dshot_C_rx_processing+0x6c>)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	4413      	add	r3, r2
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 8002c7a:	7afb      	ldrb	r3, [r7, #11]
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	480c      	ldr	r0, [pc, #48]	@ (8002cb0 <dshot_C_rx_processing+0x70>)
 8002c80:	f7fe ffc8 	bl	8001c14 <get_BDshot_response>
 8002c84:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f7ff f939 	bl	8001f04 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	3301      	adds	r3, #1
 8002c96:	60fb      	str	r3, [r7, #12]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2b09      	cmp	r3, #9
 8002c9c:	ddd6      	ble.n	8002c4c <dshot_C_rx_processing+0xc>
        }
    }
}
 8002c9e:	bf00      	nop
 8002ca0:	bf00      	nop
 8002ca2:	3710      	adds	r7, #16
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	0800e890 	.word	0x0800e890
 8002cac:	0800e89c 	.word	0x0800e89c
 8002cb0:	20000ddc 	.word	0x20000ddc

08002cb4 <arm_bdshot_rx_capture_D>:
    }
    return mask;
}

void arm_bdshot_rx_capture_D(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b087      	sub	sp, #28
 8002cb8:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER12 | GPIO_MODER_MODER14);
 8002cba:	f04f 534c 	mov.w	r3, #855638016	@ 0x33000000
 8002cbe:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (12*2)) | (3U << (14*2)));
 8002cc0:	f04f 534c 	mov.w	r3, #855638016	@ 0x33000000
 8002cc4:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (12*2)) | (1U << (14*2)));
 8002cc6:	f04f 5388 	mov.w	r3, #285212672	@ 0x11000000
 8002cca:	607b      	str	r3, [r7, #4]

    GPIOD->MODER &= ~pins_mask;
 8002ccc:	4b39      	ldr	r3, [pc, #228]	@ (8002db4 <arm_bdshot_rx_capture_D+0x100>)
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	43db      	mvns	r3, r3
 8002cd4:	4937      	ldr	r1, [pc, #220]	@ (8002db4 <arm_bdshot_rx_capture_D+0x100>)
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	600b      	str	r3, [r1, #0]
    GPIOD->PUPDR &= ~pupdr_clear_mask;
 8002cda:	4b36      	ldr	r3, [pc, #216]	@ (8002db4 <arm_bdshot_rx_capture_D+0x100>)
 8002cdc:	68da      	ldr	r2, [r3, #12]
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	4934      	ldr	r1, [pc, #208]	@ (8002db4 <arm_bdshot_rx_capture_D+0x100>)
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	60cb      	str	r3, [r1, #12]
    GPIOD->PUPDR |= pupdr_pullup_mask;
 8002ce8:	4b32      	ldr	r3, [pc, #200]	@ (8002db4 <arm_bdshot_rx_capture_D+0x100>)
 8002cea:	68da      	ldr	r2, [r3, #12]
 8002cec:	4931      	ldr	r1, [pc, #196]	@ (8002db4 <arm_bdshot_rx_capture_D+0x100>)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8002cf4:	2346      	movs	r3, #70	@ 0x46
 8002cf6:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <arm_bdshot_rx_capture_D+0x4e>
 8002cfe:	2301      	movs	r3, #1
 8002d00:	617b      	str	r3, [r7, #20]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002d02:	4b2d      	ldr	r3, [pc, #180]	@ (8002db8 <arm_bdshot_rx_capture_D+0x104>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a2c      	ldr	r2, [pc, #176]	@ (8002db8 <arm_bdshot_rx_capture_D+0x104>)
 8002d08:	f023 0301 	bic.w	r3, r3, #1
 8002d0c:	6013      	str	r3, [r2, #0]
    TIM1->ARR = sample_period - 1;
 8002d0e:	4a2a      	ldr	r2, [pc, #168]	@ (8002db8 <arm_bdshot_rx_capture_D+0x104>)
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	3b01      	subs	r3, #1
 8002d14:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM1->CCR3 = sample_period/2;
 8002d16:	4a28      	ldr	r2, [pc, #160]	@ (8002db8 <arm_bdshot_rx_capture_D+0x104>)
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	085b      	lsrs	r3, r3, #1
 8002d1c:	63d3      	str	r3, [r2, #60]	@ 0x3c
    TIM1->EGR |= TIM_EGR_UG;
 8002d1e:	4b26      	ldr	r3, [pc, #152]	@ (8002db8 <arm_bdshot_rx_capture_D+0x104>)
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	4a25      	ldr	r2, [pc, #148]	@ (8002db8 <arm_bdshot_rx_capture_D+0x104>)
 8002d24:	f043 0301 	orr.w	r3, r3, #1
 8002d28:	6153      	str	r3, [r2, #20]

    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8002d2a:	4b24      	ldr	r3, [pc, #144]	@ (8002dbc <arm_bdshot_rx_capture_D+0x108>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a23      	ldr	r2, [pc, #140]	@ (8002dbc <arm_bdshot_rx_capture_D+0x108>)
 8002d30:	f023 0301 	bic.w	r3, r3, #1
 8002d34:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream6->CR & DMA_SxCR_EN) { __NOP(); }
 8002d36:	e000      	b.n	8002d3a <arm_bdshot_rx_capture_D+0x86>
 8002d38:	bf00      	nop
 8002d3a:	4b20      	ldr	r3, [pc, #128]	@ (8002dbc <arm_bdshot_rx_capture_D+0x108>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1f8      	bne.n	8002d38 <arm_bdshot_rx_capture_D+0x84>

    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 |
 8002d46:	4b1e      	ldr	r3, [pc, #120]	@ (8002dc0 <arm_bdshot_rx_capture_D+0x10c>)
 8002d48:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8002d4c:	60da      	str	r2, [r3, #12]
                  DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;

    DMA2_Stream6->PAR = (uint32_t)(&GPIOD->IDR);
 8002d4e:	4b1b      	ldr	r3, [pc, #108]	@ (8002dbc <arm_bdshot_rx_capture_D+0x108>)
 8002d50:	4a1c      	ldr	r2, [pc, #112]	@ (8002dc4 <arm_bdshot_rx_capture_D+0x110>)
 8002d52:	609a      	str	r2, [r3, #8]
    DMA2_Stream6->M0AR = (uint32_t)dshot_bb_buffer_rx_D;
 8002d54:	4b19      	ldr	r3, [pc, #100]	@ (8002dbc <arm_bdshot_rx_capture_D+0x108>)
 8002d56:	4a1c      	ldr	r2, [pc, #112]	@ (8002dc8 <arm_bdshot_rx_capture_D+0x114>)
 8002d58:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 8002d5a:	238a      	movs	r3, #138	@ 0x8a
 8002d5c:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d64:	d302      	bcc.n	8002d6c <arm_bdshot_rx_capture_D+0xb8>
 8002d66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d6a:	613b      	str	r3, [r7, #16]
    DMA2_Stream6->NDTR = ndtr;
 8002d6c:	4a13      	ldr	r2, [pc, #76]	@ (8002dbc <arm_bdshot_rx_capture_D+0x108>)
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)
 8002d72:	4b16      	ldr	r3, [pc, #88]	@ (8002dcc <arm_bdshot_rx_capture_D+0x118>)
 8002d74:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                    //| DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream6->CR = cr_val;
 8002d76:	4a11      	ldr	r2, [pc, #68]	@ (8002dbc <arm_bdshot_rx_capture_D+0x108>)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002d7c:	f3bf 8f4f 	dsb	sy
}
 8002d80:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d82:	f3bf 8f6f 	isb	sy
}
 8002d86:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream6->CR |= DMA_SxCR_EN;
 8002d88:	4b0c      	ldr	r3, [pc, #48]	@ (8002dbc <arm_bdshot_rx_capture_D+0x108>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a0b      	ldr	r2, [pc, #44]	@ (8002dbc <arm_bdshot_rx_capture_D+0x108>)
 8002d8e:	f043 0301 	orr.w	r3, r3, #1
 8002d92:	6013      	str	r3, [r2, #0]
    TIM1->CNT = 0;
 8002d94:	4b08      	ldr	r3, [pc, #32]	@ (8002db8 <arm_bdshot_rx_capture_D+0x104>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 8002d9a:	4b07      	ldr	r3, [pc, #28]	@ (8002db8 <arm_bdshot_rx_capture_D+0x104>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a06      	ldr	r2, [pc, #24]	@ (8002db8 <arm_bdshot_rx_capture_D+0x104>)
 8002da0:	f043 0301 	orr.w	r3, r3, #1
 8002da4:	6013      	str	r3, [r2, #0]
}
 8002da6:	bf00      	nop
 8002da8:	371c      	adds	r7, #28
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	40020c00 	.word	0x40020c00
 8002db8:	40010000 	.word	0x40010000
 8002dbc:	400264a0 	.word	0x400264a0
 8002dc0:	40026400 	.word	0x40026400
 8002dc4:	40020c10 	.word	0x40020c10
 8002dc8:	2000120c 	.word	0x2000120c
 8002dcc:	0c035410 	.word	0x0c035410

08002dd0 <dshot_D_tx_configuration>:

void dshot_D_tx_configuration(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
    GPIOD->MODER |= (GPIO_MODER_MODER12_0 | GPIO_MODER_MODER14_0);
 8002dd6:	4b26      	ldr	r3, [pc, #152]	@ (8002e70 <dshot_D_tx_configuration+0xa0>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a25      	ldr	r2, [pc, #148]	@ (8002e70 <dshot_D_tx_configuration+0xa0>)
 8002ddc:	f043 5388 	orr.w	r3, r3, #285212672	@ 0x11000000
 8002de0:	6013      	str	r3, [r2, #0]
    GPIOD->MODER &= ~(GPIO_MODER_MODER12_1 | GPIO_MODER_MODER14_1);
 8002de2:	4b23      	ldr	r3, [pc, #140]	@ (8002e70 <dshot_D_tx_configuration+0xa0>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a22      	ldr	r2, [pc, #136]	@ (8002e70 <dshot_D_tx_configuration+0xa0>)
 8002de8:	f023 5308 	bic.w	r3, r3, #570425344	@ 0x22000000
 8002dec:	6013      	str	r3, [r2, #0]
    GPIOD->OTYPER &= ~(GPIO_OTYPER_OT12 | GPIO_OTYPER_OT14);
 8002dee:	4b20      	ldr	r3, [pc, #128]	@ (8002e70 <dshot_D_tx_configuration+0xa0>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	4a1f      	ldr	r2, [pc, #124]	@ (8002e70 <dshot_D_tx_configuration+0xa0>)
 8002df4:	f423 43a0 	bic.w	r3, r3, #20480	@ 0x5000
 8002df8:	6053      	str	r3, [r2, #4]
    GPIOD->PUPDR |= (GPIO_PUPDR_PUPDR12_0 | GPIO_PUPDR_PUPDR14_0);
 8002dfa:	4b1d      	ldr	r3, [pc, #116]	@ (8002e70 <dshot_D_tx_configuration+0xa0>)
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	4a1c      	ldr	r2, [pc, #112]	@ (8002e70 <dshot_D_tx_configuration+0xa0>)
 8002e00:	f043 5388 	orr.w	r3, r3, #285212672	@ 0x11000000
 8002e04:	60d3      	str	r3, [r2, #12]
    GPIOD->PUPDR &= ~(GPIO_PUPDR_PUPDR12_1 | GPIO_PUPDR_PUPDR14_1);
 8002e06:	4b1a      	ldr	r3, [pc, #104]	@ (8002e70 <dshot_D_tx_configuration+0xa0>)
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	4a19      	ldr	r2, [pc, #100]	@ (8002e70 <dshot_D_tx_configuration+0xa0>)
 8002e0c:	f023 5308 	bic.w	r3, r3, #570425344	@ 0x22000000
 8002e10:	60d3      	str	r3, [r2, #12]
    GPIOD->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR12 | GPIO_OSPEEDER_OSPEEDR14);
 8002e12:	4b17      	ldr	r3, [pc, #92]	@ (8002e70 <dshot_D_tx_configuration+0xa0>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	4a16      	ldr	r2, [pc, #88]	@ (8002e70 <dshot_D_tx_configuration+0xa0>)
 8002e18:	f043 534c 	orr.w	r3, r3, #855638016	@ 0x33000000
 8002e1c:	6093      	str	r3, [r2, #8]

    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8002e1e:	4b15      	ldr	r3, [pc, #84]	@ (8002e74 <dshot_D_tx_configuration+0xa4>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a14      	ldr	r2, [pc, #80]	@ (8002e74 <dshot_D_tx_configuration+0xa4>)
 8002e24:	f023 0301 	bic.w	r3, r3, #1
 8002e28:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream6->CR & DMA_SxCR_EN) { __NOP(); }
 8002e2a:	e000      	b.n	8002e2e <dshot_D_tx_configuration+0x5e>
 8002e2c:	bf00      	nop
 8002e2e:	4b11      	ldr	r3, [pc, #68]	@ (8002e74 <dshot_D_tx_configuration+0xa4>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1f8      	bne.n	8002e2c <dshot_D_tx_configuration+0x5c>
    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;
 8002e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e78 <dshot_D_tx_configuration+0xa8>)
 8002e3c:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8002e40:	60da      	str	r2, [r3, #12]

    DMA2_Stream6->PAR = (uint32_t)(&GPIOD->BSRR);
 8002e42:	4b0c      	ldr	r3, [pc, #48]	@ (8002e74 <dshot_D_tx_configuration+0xa4>)
 8002e44:	4a0d      	ldr	r2, [pc, #52]	@ (8002e7c <dshot_D_tx_configuration+0xac>)
 8002e46:	609a      	str	r2, [r3, #8]
    DMA2_Stream6->M0AR = (uint32_t)(dshot_bb_buffer_D);
 8002e48:	4b0a      	ldr	r3, [pc, #40]	@ (8002e74 <dshot_D_tx_configuration+0xa4>)
 8002e4a:	4a0d      	ldr	r2, [pc, #52]	@ (8002e80 <dshot_D_tx_configuration+0xb0>)
 8002e4c:	60da      	str	r2, [r3, #12]
    DMA2_Stream6->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002e4e:	4b09      	ldr	r3, [pc, #36]	@ (8002e74 <dshot_D_tx_configuration+0xa4>)
 8002e50:	2282      	movs	r2, #130	@ 0x82
 8002e52:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_D = (6 << DMA_SxCR_CHSEL_Pos)
 8002e54:	4b0b      	ldr	r3, [pc, #44]	@ (8002e84 <dshot_D_tx_configuration+0xb4>)
 8002e56:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                      //| DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream6->CR = cr_val_D | DMA_SxCR_DIR_0;
 8002e58:	4a06      	ldr	r2, [pc, #24]	@ (8002e74 <dshot_D_tx_configuration+0xa4>)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e60:	6013      	str	r3, [r2, #0]
}
 8002e62:	bf00      	nop
 8002e64:	370c      	adds	r7, #12
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	40020c00 	.word	0x40020c00
 8002e74:	400264a0 	.word	0x400264a0
 8002e78:	40026400 	.word	0x40026400
 8002e7c:	40020c18 	.word	0x40020c18
 8002e80:	20001004 	.word	0x20001004
 8002e84:	0c035410 	.word	0x0c035410

08002e88 <dshot_D_rx_processing>:

void dshot_D_rx_processing(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60fb      	str	r3, [r7, #12]
 8002e92:	e025      	b.n	8002ee0 <dshot_D_rx_processing+0x58>
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002e94:	4a16      	ldr	r2, [pc, #88]	@ (8002ef0 <dshot_D_rx_processing+0x68>)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	4413      	add	r3, r2
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2b03      	cmp	r3, #3
 8002e9e:	d11c      	bne.n	8002eda <dshot_D_rx_processing+0x52>
 8002ea0:	4a14      	ldr	r2, [pc, #80]	@ (8002ef4 <dshot_D_rx_processing+0x6c>)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	2b0c      	cmp	r3, #12
 8002eaa:	d005      	beq.n	8002eb8 <dshot_D_rx_processing+0x30>
 8002eac:	4a11      	ldr	r2, [pc, #68]	@ (8002ef4 <dshot_D_rx_processing+0x6c>)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	4413      	add	r3, r2
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	2b0e      	cmp	r3, #14
 8002eb6:	d110      	bne.n	8002eda <dshot_D_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 8002eb8:	4a0e      	ldr	r2, [pc, #56]	@ (8002ef4 <dshot_D_rx_processing+0x6c>)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 8002ec2:	7afb      	ldrb	r3, [r7, #11]
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	480c      	ldr	r0, [pc, #48]	@ (8002ef8 <dshot_D_rx_processing+0x70>)
 8002ec8:	f7fe fea4 	bl	8001c14 <get_BDshot_response>
 8002ecc:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f7ff f815 	bl	8001f04 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	3301      	adds	r3, #1
 8002ede:	60fb      	str	r3, [r7, #12]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2b09      	cmp	r3, #9
 8002ee4:	ddd6      	ble.n	8002e94 <dshot_D_rx_processing+0xc>
        }
    }
}
 8002ee6:	bf00      	nop
 8002ee8:	bf00      	nop
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	0800e890 	.word	0x0800e890
 8002ef4:	0800e89c 	.word	0x0800e89c
 8002ef8:	2000120c 	.word	0x2000120c

08002efc <arm_bdshot_rx_capture_E>:
    }
    return mask;
}

void arm_bdshot_rx_capture_E(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b087      	sub	sp, #28
 8002f00:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER9 | GPIO_MODER_MODER13);
 8002f02:	4b3a      	ldr	r3, [pc, #232]	@ (8002fec <arm_bdshot_rx_capture_E+0xf0>)
 8002f04:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (9*2)) | (3U << (13*2)));
 8002f06:	4b39      	ldr	r3, [pc, #228]	@ (8002fec <arm_bdshot_rx_capture_E+0xf0>)
 8002f08:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (9*2)) | (1U << (13*2)));
 8002f0a:	4b39      	ldr	r3, [pc, #228]	@ (8002ff0 <arm_bdshot_rx_capture_E+0xf4>)
 8002f0c:	607b      	str	r3, [r7, #4]

    GPIOE->MODER &= ~pins_mask;
 8002f0e:	4b39      	ldr	r3, [pc, #228]	@ (8002ff4 <arm_bdshot_rx_capture_E+0xf8>)
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	43db      	mvns	r3, r3
 8002f16:	4937      	ldr	r1, [pc, #220]	@ (8002ff4 <arm_bdshot_rx_capture_E+0xf8>)
 8002f18:	4013      	ands	r3, r2
 8002f1a:	600b      	str	r3, [r1, #0]
    GPIOE->PUPDR &= ~pupdr_clear_mask;
 8002f1c:	4b35      	ldr	r3, [pc, #212]	@ (8002ff4 <arm_bdshot_rx_capture_E+0xf8>)
 8002f1e:	68da      	ldr	r2, [r3, #12]
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	43db      	mvns	r3, r3
 8002f24:	4933      	ldr	r1, [pc, #204]	@ (8002ff4 <arm_bdshot_rx_capture_E+0xf8>)
 8002f26:	4013      	ands	r3, r2
 8002f28:	60cb      	str	r3, [r1, #12]
    GPIOE->PUPDR |= pupdr_pullup_mask;
 8002f2a:	4b32      	ldr	r3, [pc, #200]	@ (8002ff4 <arm_bdshot_rx_capture_E+0xf8>)
 8002f2c:	68da      	ldr	r2, [r3, #12]
 8002f2e:	4931      	ldr	r1, [pc, #196]	@ (8002ff4 <arm_bdshot_rx_capture_E+0xf8>)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8002f36:	2346      	movs	r3, #70	@ 0x46
 8002f38:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d101      	bne.n	8002f44 <arm_bdshot_rx_capture_E+0x48>
 8002f40:	2301      	movs	r3, #1
 8002f42:	617b      	str	r3, [r7, #20]

    TIM8->CR1 &= ~TIM_CR1_CEN;
 8002f44:	4b2c      	ldr	r3, [pc, #176]	@ (8002ff8 <arm_bdshot_rx_capture_E+0xfc>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a2b      	ldr	r2, [pc, #172]	@ (8002ff8 <arm_bdshot_rx_capture_E+0xfc>)
 8002f4a:	f023 0301 	bic.w	r3, r3, #1
 8002f4e:	6013      	str	r3, [r2, #0]
    TIM8->ARR = sample_period - 1;
 8002f50:	4a29      	ldr	r2, [pc, #164]	@ (8002ff8 <arm_bdshot_rx_capture_E+0xfc>)
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	3b01      	subs	r3, #1
 8002f56:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM8->EGR |= TIM_EGR_UG;
 8002f58:	4b27      	ldr	r3, [pc, #156]	@ (8002ff8 <arm_bdshot_rx_capture_E+0xfc>)
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	4a26      	ldr	r2, [pc, #152]	@ (8002ff8 <arm_bdshot_rx_capture_E+0xfc>)
 8002f5e:	f043 0301 	orr.w	r3, r3, #1
 8002f62:	6153      	str	r3, [r2, #20]

    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8002f64:	4b25      	ldr	r3, [pc, #148]	@ (8002ffc <arm_bdshot_rx_capture_E+0x100>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a24      	ldr	r2, [pc, #144]	@ (8002ffc <arm_bdshot_rx_capture_E+0x100>)
 8002f6a:	f023 0301 	bic.w	r3, r3, #1
 8002f6e:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream1->CR & DMA_SxCR_EN) { __NOP(); }
 8002f70:	e000      	b.n	8002f74 <arm_bdshot_rx_capture_E+0x78>
 8002f72:	bf00      	nop
 8002f74:	4b21      	ldr	r3, [pc, #132]	@ (8002ffc <arm_bdshot_rx_capture_E+0x100>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1f8      	bne.n	8002f72 <arm_bdshot_rx_capture_E+0x76>

    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 |
 8002f80:	4b1f      	ldr	r3, [pc, #124]	@ (8003000 <arm_bdshot_rx_capture_E+0x104>)
 8002f82:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8002f86:	609a      	str	r2, [r3, #8]
                  DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;

    DMA2_Stream1->PAR = (uint32_t)(&GPIOE->IDR);
 8002f88:	4b1c      	ldr	r3, [pc, #112]	@ (8002ffc <arm_bdshot_rx_capture_E+0x100>)
 8002f8a:	4a1e      	ldr	r2, [pc, #120]	@ (8003004 <arm_bdshot_rx_capture_E+0x108>)
 8002f8c:	609a      	str	r2, [r3, #8]
    DMA2_Stream1->M0AR = (uint32_t)dshot_bb_buffer_rx_E;
 8002f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002ffc <arm_bdshot_rx_capture_E+0x100>)
 8002f90:	4a1d      	ldr	r2, [pc, #116]	@ (8003008 <arm_bdshot_rx_capture_E+0x10c>)
 8002f92:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 8002f94:	238a      	movs	r3, #138	@ 0x8a
 8002f96:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f9e:	d302      	bcc.n	8002fa6 <arm_bdshot_rx_capture_E+0xaa>
 8002fa0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fa4:	613b      	str	r3, [r7, #16]
    DMA2_Stream1->NDTR = ndtr;
 8002fa6:	4a15      	ldr	r2, [pc, #84]	@ (8002ffc <arm_bdshot_rx_capture_E+0x100>)
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (7 << DMA_SxCR_CHSEL_Pos)  // Channel 7 for TIM8_UP
 8002fac:	4b17      	ldr	r3, [pc, #92]	@ (800300c <arm_bdshot_rx_capture_E+0x110>)
 8002fae:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                    //| DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream1->CR = cr_val;
 8002fb0:	4a12      	ldr	r2, [pc, #72]	@ (8002ffc <arm_bdshot_rx_capture_E+0x100>)
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002fb6:	f3bf 8f4f 	dsb	sy
}
 8002fba:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002fbc:	f3bf 8f6f 	isb	sy
}
 8002fc0:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream1->CR |= DMA_SxCR_EN;
 8002fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8002ffc <arm_bdshot_rx_capture_E+0x100>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a0d      	ldr	r2, [pc, #52]	@ (8002ffc <arm_bdshot_rx_capture_E+0x100>)
 8002fc8:	f043 0301 	orr.w	r3, r3, #1
 8002fcc:	6013      	str	r3, [r2, #0]
    TIM8->CNT = 0;
 8002fce:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff8 <arm_bdshot_rx_capture_E+0xfc>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM8->CR1 |= TIM_CR1_CEN;
 8002fd4:	4b08      	ldr	r3, [pc, #32]	@ (8002ff8 <arm_bdshot_rx_capture_E+0xfc>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a07      	ldr	r2, [pc, #28]	@ (8002ff8 <arm_bdshot_rx_capture_E+0xfc>)
 8002fda:	f043 0301 	orr.w	r3, r3, #1
 8002fde:	6013      	str	r3, [r2, #0]
}
 8002fe0:	bf00      	nop
 8002fe2:	371c      	adds	r7, #28
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr
 8002fec:	0c0c0000 	.word	0x0c0c0000
 8002ff0:	04040000 	.word	0x04040000
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	40010400 	.word	0x40010400
 8002ffc:	40026428 	.word	0x40026428
 8003000:	40026400 	.word	0x40026400
 8003004:	40021010 	.word	0x40021010
 8003008:	2000163c 	.word	0x2000163c
 800300c:	0e035410 	.word	0x0e035410

08003010 <dshot_E_tx_configuration>:

void dshot_E_tx_configuration(void)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
    GPIOE->MODER |= (GPIO_MODER_MODER9_0 | GPIO_MODER_MODER13_0);
 8003016:	4b2e      	ldr	r3, [pc, #184]	@ (80030d0 <dshot_E_tx_configuration+0xc0>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a2d      	ldr	r2, [pc, #180]	@ (80030d0 <dshot_E_tx_configuration+0xc0>)
 800301c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003020:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003024:	6013      	str	r3, [r2, #0]
    GPIOE->MODER &= ~(GPIO_MODER_MODER9_1 | GPIO_MODER_MODER13_1);
 8003026:	4b2a      	ldr	r3, [pc, #168]	@ (80030d0 <dshot_E_tx_configuration+0xc0>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a29      	ldr	r2, [pc, #164]	@ (80030d0 <dshot_E_tx_configuration+0xc0>)
 800302c:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8003030:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003034:	6013      	str	r3, [r2, #0]
    GPIOE->OTYPER &= ~(GPIO_OTYPER_OT9 | GPIO_OTYPER_OT13);
 8003036:	4b26      	ldr	r3, [pc, #152]	@ (80030d0 <dshot_E_tx_configuration+0xc0>)
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	4a25      	ldr	r2, [pc, #148]	@ (80030d0 <dshot_E_tx_configuration+0xc0>)
 800303c:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8003040:	6053      	str	r3, [r2, #4]
    GPIOE->PUPDR |= (GPIO_PUPDR_PUPDR9_0 | GPIO_PUPDR_PUPDR13_0);
 8003042:	4b23      	ldr	r3, [pc, #140]	@ (80030d0 <dshot_E_tx_configuration+0xc0>)
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	4a22      	ldr	r2, [pc, #136]	@ (80030d0 <dshot_E_tx_configuration+0xc0>)
 8003048:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800304c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003050:	60d3      	str	r3, [r2, #12]
    GPIOE->PUPDR &= ~(GPIO_PUPDR_PUPDR9_1 | GPIO_PUPDR_PUPDR13_1);
 8003052:	4b1f      	ldr	r3, [pc, #124]	@ (80030d0 <dshot_E_tx_configuration+0xc0>)
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	4a1e      	ldr	r2, [pc, #120]	@ (80030d0 <dshot_E_tx_configuration+0xc0>)
 8003058:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800305c:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003060:	60d3      	str	r3, [r2, #12]
    GPIOE->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR9 | GPIO_OSPEEDER_OSPEEDR13);
 8003062:	4b1b      	ldr	r3, [pc, #108]	@ (80030d0 <dshot_E_tx_configuration+0xc0>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	4a1a      	ldr	r2, [pc, #104]	@ (80030d0 <dshot_E_tx_configuration+0xc0>)
 8003068:	f043 6340 	orr.w	r3, r3, #201326592	@ 0xc000000
 800306c:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8003070:	6093      	str	r3, [r2, #8]

    TIM8->CR1 &= ~TIM_CR1_CEN;
 8003072:	4b18      	ldr	r3, [pc, #96]	@ (80030d4 <dshot_E_tx_configuration+0xc4>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a17      	ldr	r2, [pc, #92]	@ (80030d4 <dshot_E_tx_configuration+0xc4>)
 8003078:	f023 0301 	bic.w	r3, r3, #1
 800307c:	6013      	str	r3, [r2, #0]
    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 800307e:	4b16      	ldr	r3, [pc, #88]	@ (80030d8 <dshot_E_tx_configuration+0xc8>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a15      	ldr	r2, [pc, #84]	@ (80030d8 <dshot_E_tx_configuration+0xc8>)
 8003084:	f023 0301 	bic.w	r3, r3, #1
 8003088:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream1->CR & DMA_SxCR_EN) { __NOP(); }
 800308a:	e000      	b.n	800308e <dshot_E_tx_configuration+0x7e>
 800308c:	bf00      	nop
 800308e:	4b12      	ldr	r3, [pc, #72]	@ (80030d8 <dshot_E_tx_configuration+0xc8>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f8      	bne.n	800308c <dshot_E_tx_configuration+0x7c>
    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 | DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;
 800309a:	4b10      	ldr	r3, [pc, #64]	@ (80030dc <dshot_E_tx_configuration+0xcc>)
 800309c:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 80030a0:	609a      	str	r2, [r3, #8]

    DMA2_Stream1->PAR = (uint32_t)(&GPIOE->BSRR);
 80030a2:	4b0d      	ldr	r3, [pc, #52]	@ (80030d8 <dshot_E_tx_configuration+0xc8>)
 80030a4:	4a0e      	ldr	r2, [pc, #56]	@ (80030e0 <dshot_E_tx_configuration+0xd0>)
 80030a6:	609a      	str	r2, [r3, #8]
    DMA2_Stream1->M0AR = (uint32_t)(dshot_bb_buffer_E);
 80030a8:	4b0b      	ldr	r3, [pc, #44]	@ (80030d8 <dshot_E_tx_configuration+0xc8>)
 80030aa:	4a0e      	ldr	r2, [pc, #56]	@ (80030e4 <dshot_E_tx_configuration+0xd4>)
 80030ac:	60da      	str	r2, [r3, #12]
    DMA2_Stream1->NDTR = DSHOT_BB_BUFFER_LENGTH;
 80030ae:	4b0a      	ldr	r3, [pc, #40]	@ (80030d8 <dshot_E_tx_configuration+0xc8>)
 80030b0:	2282      	movs	r2, #130	@ 0x82
 80030b2:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_E = (7 << DMA_SxCR_CHSEL_Pos)  // Channel 7 for TIM8_UP
 80030b4:	4b0c      	ldr	r3, [pc, #48]	@ (80030e8 <dshot_E_tx_configuration+0xd8>)
 80030b6:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                     // | DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream1->CR = cr_val_E | DMA_SxCR_DIR_0;
 80030b8:	4a07      	ldr	r2, [pc, #28]	@ (80030d8 <dshot_E_tx_configuration+0xc8>)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030c0:	6013      	str	r3, [r2, #0]
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40021000 	.word	0x40021000
 80030d4:	40010400 	.word	0x40010400
 80030d8:	40026428 	.word	0x40026428
 80030dc:	40026400 	.word	0x40026400
 80030e0:	40021018 	.word	0x40021018
 80030e4:	20001434 	.word	0x20001434
 80030e8:	0e035410 	.word	0x0e035410

080030ec <dshot_E_rx_processing>:

void dshot_E_rx_processing(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 80030f2:	2300      	movs	r3, #0
 80030f4:	60fb      	str	r3, [r7, #12]
 80030f6:	e025      	b.n	8003144 <dshot_E_rx_processing+0x58>
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 80030f8:	4a16      	ldr	r2, [pc, #88]	@ (8003154 <dshot_E_rx_processing+0x68>)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	4413      	add	r3, r2
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	2b04      	cmp	r3, #4
 8003102:	d11c      	bne.n	800313e <dshot_E_rx_processing+0x52>
 8003104:	4a14      	ldr	r2, [pc, #80]	@ (8003158 <dshot_E_rx_processing+0x6c>)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	4413      	add	r3, r2
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b09      	cmp	r3, #9
 800310e:	d005      	beq.n	800311c <dshot_E_rx_processing+0x30>
 8003110:	4a11      	ldr	r2, [pc, #68]	@ (8003158 <dshot_E_rx_processing+0x6c>)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	4413      	add	r3, r2
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	2b0d      	cmp	r3, #13
 800311a:	d110      	bne.n	800313e <dshot_E_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 800311c:	4a0e      	ldr	r2, [pc, #56]	@ (8003158 <dshot_E_rx_processing+0x6c>)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	4413      	add	r3, r2
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8003126:	7afb      	ldrb	r3, [r7, #11]
 8003128:	4619      	mov	r1, r3
 800312a:	480c      	ldr	r0, [pc, #48]	@ (800315c <dshot_E_rx_processing+0x70>)
 800312c:	f7fe fd72 	bl	8001c14 <get_BDshot_response>
 8003130:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	b2db      	uxtb	r3, r3
 8003136:	4619      	mov	r1, r3
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f7fe fee3 	bl	8001f04 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	3301      	adds	r3, #1
 8003142:	60fb      	str	r3, [r7, #12]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2b09      	cmp	r3, #9
 8003148:	ddd6      	ble.n	80030f8 <dshot_E_rx_processing+0xc>
        }
    }
}
 800314a:	bf00      	nop
 800314c:	bf00      	nop
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	0800e890 	.word	0x0800e890
 8003158:	0800e89c 	.word	0x0800e89c
 800315c:	2000163c 	.word	0x2000163c

08003160 <DMA2_Stream5_IRQHandler>:

volatile uint8_t tim1_rx_done_count = 0;

void DMA2_Stream5_IRQHandler(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
    if (DMA2->HISR & DMA_HISR_TCIF5) {
 8003164:	4b3f      	ldr	r3, [pc, #252]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800316c:	2b00      	cmp	r3, #0
 800316e:	d047      	beq.n	8003200 <DMA2_Stream5_IRQHandler+0xa0>
        DMA2->HIFCR |= DMA_HIFCR_CTCIF5;
 8003170:	4b3c      	ldr	r3, [pc, #240]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	4a3b      	ldr	r2, [pc, #236]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 8003176:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800317a:	60d3      	str	r3, [r2, #12]

        if (bdshot_reception_A) {
 800317c:	4b3a      	ldr	r3, [pc, #232]	@ (8003268 <DMA2_Stream5_IRQHandler+0x108>)
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d005      	beq.n	8003190 <DMA2_Stream5_IRQHandler+0x30>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_A();
 8003184:	f7ff fa18 	bl	80025b8 <arm_bdshot_rx_capture_A>

            bdshot_reception_A = false;
 8003188:	4b37      	ldr	r3, [pc, #220]	@ (8003268 <DMA2_Stream5_IRQHandler+0x108>)
 800318a:	2200      	movs	r2, #0
 800318c:	701a      	strb	r2, [r3, #0]
 800318e:	e037      	b.n	8003200 <DMA2_Stream5_IRQHandler+0xa0>
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8003190:	4b36      	ldr	r3, [pc, #216]	@ (800326c <DMA2_Stream5_IRQHandler+0x10c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a35      	ldr	r2, [pc, #212]	@ (800326c <DMA2_Stream5_IRQHandler+0x10c>)
 8003196:	f023 0301 	bic.w	r3, r3, #1
 800319a:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 800319c:	e000      	b.n	80031a0 <DMA2_Stream5_IRQHandler+0x40>
 800319e:	bf00      	nop
 80031a0:	4b32      	ldr	r3, [pc, #200]	@ (800326c <DMA2_Stream5_IRQHandler+0x10c>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1f8      	bne.n	800319e <DMA2_Stream5_IRQHandler+0x3e>
            DMA2->HIFCR |= DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 80031ac:	4b2d      	ldr	r3, [pc, #180]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	4a2c      	ldr	r2, [pc, #176]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 80031b2:	f443 6374 	orr.w	r3, r3, #3904	@ 0xf40
 80031b6:	60d3      	str	r3, [r2, #12]
                           DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

            telemetry_done_flag |= 0x01; // Signal main loop
 80031b8:	4b2d      	ldr	r3, [pc, #180]	@ (8003270 <DMA2_Stream5_IRQHandler+0x110>)
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	f043 0301 	orr.w	r3, r3, #1
 80031c2:	b2da      	uxtb	r2, r3
 80031c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003270 <DMA2_Stream5_IRQHandler+0x110>)
 80031c6:	701a      	strb	r2, [r3, #0]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031c8:	b672      	cpsid	i
}
 80031ca:	bf00      	nop

            __disable_irq();
            tim1_rx_done_count++;
 80031cc:	4b29      	ldr	r3, [pc, #164]	@ (8003274 <DMA2_Stream5_IRQHandler+0x114>)
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	3301      	adds	r3, #1
 80031d4:	b2da      	uxtb	r2, r3
 80031d6:	4b27      	ldr	r3, [pc, #156]	@ (8003274 <DMA2_Stream5_IRQHandler+0x114>)
 80031d8:	701a      	strb	r2, [r3, #0]
            if (tim1_rx_done_count == 4) {
 80031da:	4b26      	ldr	r3, [pc, #152]	@ (8003274 <DMA2_Stream5_IRQHandler+0x114>)
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	2b04      	cmp	r3, #4
 80031e2:	d108      	bne.n	80031f6 <DMA2_Stream5_IRQHandler+0x96>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 80031e4:	4b24      	ldr	r3, [pc, #144]	@ (8003278 <DMA2_Stream5_IRQHandler+0x118>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a23      	ldr	r2, [pc, #140]	@ (8003278 <DMA2_Stream5_IRQHandler+0x118>)
 80031ea:	f023 0301 	bic.w	r3, r3, #1
 80031ee:	6013      	str	r3, [r2, #0]
                tim1_rx_done_count = 0;
 80031f0:	4b20      	ldr	r3, [pc, #128]	@ (8003274 <DMA2_Stream5_IRQHandler+0x114>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80031f6:	b662      	cpsie	i
}
 80031f8:	bf00      	nop
            }
            __enable_irq();

            bdshot_reception_A = true; // Reset state for next Tx cycle
 80031fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003268 <DMA2_Stream5_IRQHandler+0x108>)
 80031fc:	2201      	movs	r2, #1
 80031fe:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->HISR & DMA_HISR_HTIF5) DMA2->HIFCR |= DMA_HIFCR_CHTIF5;
 8003200:	4b18      	ldr	r3, [pc, #96]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003208:	2b00      	cmp	r3, #0
 800320a:	d005      	beq.n	8003218 <DMA2_Stream5_IRQHandler+0xb8>
 800320c:	4b15      	ldr	r3, [pc, #84]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	4a14      	ldr	r2, [pc, #80]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 8003212:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003216:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_TEIF5) DMA2->HIFCR |= DMA_HIFCR_CTEIF5;
 8003218:	4b12      	ldr	r3, [pc, #72]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003220:	2b00      	cmp	r3, #0
 8003222:	d005      	beq.n	8003230 <DMA2_Stream5_IRQHandler+0xd0>
 8003224:	4b0f      	ldr	r3, [pc, #60]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	4a0e      	ldr	r2, [pc, #56]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 800322a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800322e:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF5) DMA2->HIFCR |= DMA_HIFCR_CDMEIF5;
 8003230:	4b0c      	ldr	r3, [pc, #48]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003238:	2b00      	cmp	r3, #0
 800323a:	d005      	beq.n	8003248 <DMA2_Stream5_IRQHandler+0xe8>
 800323c:	4b09      	ldr	r3, [pc, #36]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	4a08      	ldr	r2, [pc, #32]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 8003242:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003246:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_FEIF5) DMA2->HIFCR |= DMA_HIFCR_CFEIF5;
 8003248:	4b06      	ldr	r3, [pc, #24]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003250:	2b00      	cmp	r3, #0
 8003252:	d005      	beq.n	8003260 <DMA2_Stream5_IRQHandler+0x100>
 8003254:	4b03      	ldr	r3, [pc, #12]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	4a02      	ldr	r2, [pc, #8]	@ (8003264 <DMA2_Stream5_IRQHandler+0x104>)
 800325a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800325e:	60d3      	str	r3, [r2, #12]
}
 8003260:	bf00      	nop
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40026400 	.word	0x40026400
 8003268:	2000000c 	.word	0x2000000c
 800326c:	40026488 	.word	0x40026488
 8003270:	20000334 	.word	0x20000334
 8003274:	20001864 	.word	0x20001864
 8003278:	40010000 	.word	0x40010000

0800327c <DMA2_Stream4_IRQHandler>:

void DMA2_Stream4_IRQHandler(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
    if (DMA2->HISR & DMA_HISR_TCIF4) {
 8003282:	4b46      	ldr	r3, [pc, #280]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f003 0320 	and.w	r3, r3, #32
 800328a:	2b00      	cmp	r3, #0
 800328c:	d051      	beq.n	8003332 <DMA2_Stream4_IRQHandler+0xb6>
        DMA2->HIFCR |= DMA_HIFCR_CTCIF4;
 800328e:	4b43      	ldr	r3, [pc, #268]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	4a42      	ldr	r2, [pc, #264]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 8003294:	f043 0320 	orr.w	r3, r3, #32
 8003298:	60d3      	str	r3, [r2, #12]

        if (bdshot_reception_B) {
 800329a:	4b41      	ldr	r3, [pc, #260]	@ (80033a0 <DMA2_Stream4_IRQHandler+0x124>)
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d00f      	beq.n	80032c2 <DMA2_Stream4_IRQHandler+0x46>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_B();
 80032a2:	f7ff fab5 	bl	8002810 <arm_bdshot_rx_capture_B>
            for(volatile int i = 0; i < 100; i++) { __NOP(); }
 80032a6:	2300      	movs	r3, #0
 80032a8:	607b      	str	r3, [r7, #4]
 80032aa:	e003      	b.n	80032b4 <DMA2_Stream4_IRQHandler+0x38>
 80032ac:	bf00      	nop
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	3301      	adds	r3, #1
 80032b2:	607b      	str	r3, [r7, #4]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b63      	cmp	r3, #99	@ 0x63
 80032b8:	ddf8      	ble.n	80032ac <DMA2_Stream4_IRQHandler+0x30>
            bdshot_reception_B = false;
 80032ba:	4b39      	ldr	r3, [pc, #228]	@ (80033a0 <DMA2_Stream4_IRQHandler+0x124>)
 80032bc:	2200      	movs	r2, #0
 80032be:	701a      	strb	r2, [r3, #0]
 80032c0:	e037      	b.n	8003332 <DMA2_Stream4_IRQHandler+0xb6>
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 80032c2:	4b38      	ldr	r3, [pc, #224]	@ (80033a4 <DMA2_Stream4_IRQHandler+0x128>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a37      	ldr	r2, [pc, #220]	@ (80033a4 <DMA2_Stream4_IRQHandler+0x128>)
 80032c8:	f023 0301 	bic.w	r3, r3, #1
 80032cc:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream4->CR & DMA_SxCR_EN) { __NOP(); }
 80032ce:	e000      	b.n	80032d2 <DMA2_Stream4_IRQHandler+0x56>
 80032d0:	bf00      	nop
 80032d2:	4b34      	ldr	r3, [pc, #208]	@ (80033a4 <DMA2_Stream4_IRQHandler+0x128>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1f8      	bne.n	80032d0 <DMA2_Stream4_IRQHandler+0x54>
            DMA2->HIFCR |= DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 |
 80032de:	4b2f      	ldr	r3, [pc, #188]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	4a2e      	ldr	r2, [pc, #184]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 80032e4:	f043 033d 	orr.w	r3, r3, #61	@ 0x3d
 80032e8:	60d3      	str	r3, [r2, #12]
                           DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;

            telemetry_done_flag |= 0x02; // Signal main loop
 80032ea:	4b2f      	ldr	r3, [pc, #188]	@ (80033a8 <DMA2_Stream4_IRQHandler+0x12c>)
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	f043 0302 	orr.w	r3, r3, #2
 80032f4:	b2da      	uxtb	r2, r3
 80032f6:	4b2c      	ldr	r3, [pc, #176]	@ (80033a8 <DMA2_Stream4_IRQHandler+0x12c>)
 80032f8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80032fa:	b672      	cpsid	i
}
 80032fc:	bf00      	nop

            __disable_irq();
            tim1_rx_done_count++;
 80032fe:	4b2b      	ldr	r3, [pc, #172]	@ (80033ac <DMA2_Stream4_IRQHandler+0x130>)
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	b2db      	uxtb	r3, r3
 8003304:	3301      	adds	r3, #1
 8003306:	b2da      	uxtb	r2, r3
 8003308:	4b28      	ldr	r3, [pc, #160]	@ (80033ac <DMA2_Stream4_IRQHandler+0x130>)
 800330a:	701a      	strb	r2, [r3, #0]
            if (tim1_rx_done_count == 4) {
 800330c:	4b27      	ldr	r3, [pc, #156]	@ (80033ac <DMA2_Stream4_IRQHandler+0x130>)
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b04      	cmp	r3, #4
 8003314:	d108      	bne.n	8003328 <DMA2_Stream4_IRQHandler+0xac>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 8003316:	4b26      	ldr	r3, [pc, #152]	@ (80033b0 <DMA2_Stream4_IRQHandler+0x134>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a25      	ldr	r2, [pc, #148]	@ (80033b0 <DMA2_Stream4_IRQHandler+0x134>)
 800331c:	f023 0301 	bic.w	r3, r3, #1
 8003320:	6013      	str	r3, [r2, #0]
                tim1_rx_done_count = 0;
 8003322:	4b22      	ldr	r3, [pc, #136]	@ (80033ac <DMA2_Stream4_IRQHandler+0x130>)
 8003324:	2200      	movs	r2, #0
 8003326:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003328:	b662      	cpsie	i
}
 800332a:	bf00      	nop
            }
            __enable_irq();

            bdshot_reception_B = true; // Reset state for next Tx cycle
 800332c:	4b1c      	ldr	r3, [pc, #112]	@ (80033a0 <DMA2_Stream4_IRQHandler+0x124>)
 800332e:	2201      	movs	r2, #1
 8003330:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->HISR & DMA_HISR_HTIF4) DMA2->HIFCR |= DMA_HIFCR_CHTIF4;
 8003332:	4b1a      	ldr	r3, [pc, #104]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f003 0310 	and.w	r3, r3, #16
 800333a:	2b00      	cmp	r3, #0
 800333c:	d005      	beq.n	800334a <DMA2_Stream4_IRQHandler+0xce>
 800333e:	4b17      	ldr	r3, [pc, #92]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	4a16      	ldr	r2, [pc, #88]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 8003344:	f043 0310 	orr.w	r3, r3, #16
 8003348:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_TEIF4) DMA2->HIFCR |= DMA_HIFCR_CTEIF4;
 800334a:	4b14      	ldr	r3, [pc, #80]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f003 0308 	and.w	r3, r3, #8
 8003352:	2b00      	cmp	r3, #0
 8003354:	d005      	beq.n	8003362 <DMA2_Stream4_IRQHandler+0xe6>
 8003356:	4b11      	ldr	r3, [pc, #68]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	4a10      	ldr	r2, [pc, #64]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 800335c:	f043 0308 	orr.w	r3, r3, #8
 8003360:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF4) DMA2->HIFCR |= DMA_HIFCR_CDMEIF4;
 8003362:	4b0e      	ldr	r3, [pc, #56]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f003 0304 	and.w	r3, r3, #4
 800336a:	2b00      	cmp	r3, #0
 800336c:	d005      	beq.n	800337a <DMA2_Stream4_IRQHandler+0xfe>
 800336e:	4b0b      	ldr	r3, [pc, #44]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	4a0a      	ldr	r2, [pc, #40]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 8003374:	f043 0304 	orr.w	r3, r3, #4
 8003378:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_FEIF4) DMA2->HIFCR |= DMA_HIFCR_CFEIF4;
 800337a:	4b08      	ldr	r3, [pc, #32]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f003 0301 	and.w	r3, r3, #1
 8003382:	2b00      	cmp	r3, #0
 8003384:	d005      	beq.n	8003392 <DMA2_Stream4_IRQHandler+0x116>
 8003386:	4b05      	ldr	r3, [pc, #20]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	4a04      	ldr	r2, [pc, #16]	@ (800339c <DMA2_Stream4_IRQHandler+0x120>)
 800338c:	f043 0301 	orr.w	r3, r3, #1
 8003390:	60d3      	str	r3, [r2, #12]
}
 8003392:	bf00      	nop
 8003394:	3708      	adds	r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	40026400 	.word	0x40026400
 80033a0:	2000000d 	.word	0x2000000d
 80033a4:	40026470 	.word	0x40026470
 80033a8:	20000334 	.word	0x20000334
 80033ac:	20001864 	.word	0x20001864
 80033b0:	40010000 	.word	0x40010000

080033b4 <DMA2_Stream3_IRQHandler>:

void DMA2_Stream3_IRQHandler(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
    if (DMA2->LISR & DMA_LISR_TCIF3) {
 80033b8:	4b3f      	ldr	r3, [pc, #252]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d047      	beq.n	8003454 <DMA2_Stream3_IRQHandler+0xa0>
        DMA2->LIFCR |= DMA_LIFCR_CTCIF3;
 80033c4:	4b3c      	ldr	r3, [pc, #240]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	4a3b      	ldr	r2, [pc, #236]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 80033ca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80033ce:	6093      	str	r3, [r2, #8]

        if (bdshot_reception_C) {
 80033d0:	4b3a      	ldr	r3, [pc, #232]	@ (80034bc <DMA2_Stream3_IRQHandler+0x108>)
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d005      	beq.n	80033e4 <DMA2_Stream3_IRQHandler+0x30>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_C();
 80033d8:	f7ff fb48 	bl	8002a6c <arm_bdshot_rx_capture_C>
            bdshot_reception_C = false;
 80033dc:	4b37      	ldr	r3, [pc, #220]	@ (80034bc <DMA2_Stream3_IRQHandler+0x108>)
 80033de:	2200      	movs	r2, #0
 80033e0:	701a      	strb	r2, [r3, #0]
 80033e2:	e037      	b.n	8003454 <DMA2_Stream3_IRQHandler+0xa0>
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 80033e4:	4b36      	ldr	r3, [pc, #216]	@ (80034c0 <DMA2_Stream3_IRQHandler+0x10c>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a35      	ldr	r2, [pc, #212]	@ (80034c0 <DMA2_Stream3_IRQHandler+0x10c>)
 80033ea:	f023 0301 	bic.w	r3, r3, #1
 80033ee:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream3->CR & DMA_SxCR_EN) { __NOP(); }
 80033f0:	e000      	b.n	80033f4 <DMA2_Stream3_IRQHandler+0x40>
 80033f2:	bf00      	nop
 80033f4:	4b32      	ldr	r3, [pc, #200]	@ (80034c0 <DMA2_Stream3_IRQHandler+0x10c>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0301 	and.w	r3, r3, #1
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1f8      	bne.n	80033f2 <DMA2_Stream3_IRQHandler+0x3e>
            DMA2->LIFCR |= DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 |
 8003400:	4b2d      	ldr	r3, [pc, #180]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	4a2c      	ldr	r2, [pc, #176]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 8003406:	f043 6374 	orr.w	r3, r3, #255852544	@ 0xf400000
 800340a:	6093      	str	r3, [r2, #8]
                           DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;

            telemetry_done_flag |= 0x04; // Signal main loop
 800340c:	4b2d      	ldr	r3, [pc, #180]	@ (80034c4 <DMA2_Stream3_IRQHandler+0x110>)
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	b2db      	uxtb	r3, r3
 8003412:	f043 0304 	orr.w	r3, r3, #4
 8003416:	b2da      	uxtb	r2, r3
 8003418:	4b2a      	ldr	r3, [pc, #168]	@ (80034c4 <DMA2_Stream3_IRQHandler+0x110>)
 800341a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800341c:	b672      	cpsid	i
}
 800341e:	bf00      	nop

            __disable_irq();
            tim1_rx_done_count++;
 8003420:	4b29      	ldr	r3, [pc, #164]	@ (80034c8 <DMA2_Stream3_IRQHandler+0x114>)
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	b2db      	uxtb	r3, r3
 8003426:	3301      	adds	r3, #1
 8003428:	b2da      	uxtb	r2, r3
 800342a:	4b27      	ldr	r3, [pc, #156]	@ (80034c8 <DMA2_Stream3_IRQHandler+0x114>)
 800342c:	701a      	strb	r2, [r3, #0]
            if (tim1_rx_done_count == 4) {
 800342e:	4b26      	ldr	r3, [pc, #152]	@ (80034c8 <DMA2_Stream3_IRQHandler+0x114>)
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b04      	cmp	r3, #4
 8003436:	d108      	bne.n	800344a <DMA2_Stream3_IRQHandler+0x96>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 8003438:	4b24      	ldr	r3, [pc, #144]	@ (80034cc <DMA2_Stream3_IRQHandler+0x118>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a23      	ldr	r2, [pc, #140]	@ (80034cc <DMA2_Stream3_IRQHandler+0x118>)
 800343e:	f023 0301 	bic.w	r3, r3, #1
 8003442:	6013      	str	r3, [r2, #0]
                tim1_rx_done_count = 0;
 8003444:	4b20      	ldr	r3, [pc, #128]	@ (80034c8 <DMA2_Stream3_IRQHandler+0x114>)
 8003446:	2200      	movs	r2, #0
 8003448:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800344a:	b662      	cpsie	i
}
 800344c:	bf00      	nop
            }
            __enable_irq();

            bdshot_reception_C = true; // Reset state for next Tx cycle
 800344e:	4b1b      	ldr	r3, [pc, #108]	@ (80034bc <DMA2_Stream3_IRQHandler+0x108>)
 8003450:	2201      	movs	r2, #1
 8003452:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->LISR & DMA_LISR_HTIF3) DMA2->LIFCR |= DMA_LIFCR_CHTIF3;
 8003454:	4b18      	ldr	r3, [pc, #96]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d005      	beq.n	800346c <DMA2_Stream3_IRQHandler+0xb8>
 8003460:	4b15      	ldr	r3, [pc, #84]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	4a14      	ldr	r2, [pc, #80]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 8003466:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800346a:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_TEIF3) DMA2->LIFCR |= DMA_LIFCR_CTEIF3;
 800346c:	4b12      	ldr	r3, [pc, #72]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003474:	2b00      	cmp	r3, #0
 8003476:	d005      	beq.n	8003484 <DMA2_Stream3_IRQHandler+0xd0>
 8003478:	4b0f      	ldr	r3, [pc, #60]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	4a0e      	ldr	r2, [pc, #56]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 800347e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003482:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_DMEIF3) DMA2->LIFCR |= DMA_LIFCR_CDMEIF3;
 8003484:	4b0c      	ldr	r3, [pc, #48]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d005      	beq.n	800349c <DMA2_Stream3_IRQHandler+0xe8>
 8003490:	4b09      	ldr	r3, [pc, #36]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	4a08      	ldr	r2, [pc, #32]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 8003496:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800349a:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_FEIF3) DMA2->LIFCR |= DMA_LIFCR_CFEIF3;
 800349c:	4b06      	ldr	r3, [pc, #24]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d005      	beq.n	80034b4 <DMA2_Stream3_IRQHandler+0x100>
 80034a8:	4b03      	ldr	r3, [pc, #12]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	4a02      	ldr	r2, [pc, #8]	@ (80034b8 <DMA2_Stream3_IRQHandler+0x104>)
 80034ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80034b2:	6093      	str	r3, [r2, #8]
}
 80034b4:	bf00      	nop
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	40026400 	.word	0x40026400
 80034bc:	2000000e 	.word	0x2000000e
 80034c0:	40026458 	.word	0x40026458
 80034c4:	20000334 	.word	0x20000334
 80034c8:	20001864 	.word	0x20001864
 80034cc:	40010000 	.word	0x40010000

080034d0 <DMA2_Stream6_IRQHandler>:

void DMA2_Stream6_IRQHandler(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
    if (DMA2->HISR & DMA_HISR_TCIF6) {
 80034d4:	4b3f      	ldr	r3, [pc, #252]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d047      	beq.n	8003570 <DMA2_Stream6_IRQHandler+0xa0>
        DMA2->HIFCR |= DMA_HIFCR_CTCIF6;
 80034e0:	4b3c      	ldr	r3, [pc, #240]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	4a3b      	ldr	r2, [pc, #236]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 80034e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80034ea:	60d3      	str	r3, [r2, #12]

        if (bdshot_reception_D) {
 80034ec:	4b3a      	ldr	r3, [pc, #232]	@ (80035d8 <DMA2_Stream6_IRQHandler+0x108>)
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d005      	beq.n	8003500 <DMA2_Stream6_IRQHandler+0x30>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_D();
 80034f4:	f7ff fbde 	bl	8002cb4 <arm_bdshot_rx_capture_D>
            bdshot_reception_D = false;
 80034f8:	4b37      	ldr	r3, [pc, #220]	@ (80035d8 <DMA2_Stream6_IRQHandler+0x108>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	701a      	strb	r2, [r3, #0]
 80034fe:	e037      	b.n	8003570 <DMA2_Stream6_IRQHandler+0xa0>
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8003500:	4b36      	ldr	r3, [pc, #216]	@ (80035dc <DMA2_Stream6_IRQHandler+0x10c>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a35      	ldr	r2, [pc, #212]	@ (80035dc <DMA2_Stream6_IRQHandler+0x10c>)
 8003506:	f023 0301 	bic.w	r3, r3, #1
 800350a:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream6->CR & DMA_SxCR_EN) { __NOP(); }
 800350c:	e000      	b.n	8003510 <DMA2_Stream6_IRQHandler+0x40>
 800350e:	bf00      	nop
 8003510:	4b32      	ldr	r3, [pc, #200]	@ (80035dc <DMA2_Stream6_IRQHandler+0x10c>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	2b00      	cmp	r3, #0
 800351a:	d1f8      	bne.n	800350e <DMA2_Stream6_IRQHandler+0x3e>
            DMA2->HIFCR |= DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 |
 800351c:	4b2d      	ldr	r3, [pc, #180]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	4a2c      	ldr	r2, [pc, #176]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 8003522:	f443 1374 	orr.w	r3, r3, #3997696	@ 0x3d0000
 8003526:	60d3      	str	r3, [r2, #12]
                           DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;

            telemetry_done_flag |= 0x08; // Signal main loop
 8003528:	4b2d      	ldr	r3, [pc, #180]	@ (80035e0 <DMA2_Stream6_IRQHandler+0x110>)
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	b2db      	uxtb	r3, r3
 800352e:	f043 0308 	orr.w	r3, r3, #8
 8003532:	b2da      	uxtb	r2, r3
 8003534:	4b2a      	ldr	r3, [pc, #168]	@ (80035e0 <DMA2_Stream6_IRQHandler+0x110>)
 8003536:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003538:	b672      	cpsid	i
}
 800353a:	bf00      	nop

            __disable_irq();
            tim1_rx_done_count++;
 800353c:	4b29      	ldr	r3, [pc, #164]	@ (80035e4 <DMA2_Stream6_IRQHandler+0x114>)
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	b2db      	uxtb	r3, r3
 8003542:	3301      	adds	r3, #1
 8003544:	b2da      	uxtb	r2, r3
 8003546:	4b27      	ldr	r3, [pc, #156]	@ (80035e4 <DMA2_Stream6_IRQHandler+0x114>)
 8003548:	701a      	strb	r2, [r3, #0]
            if (tim1_rx_done_count == 4) {
 800354a:	4b26      	ldr	r3, [pc, #152]	@ (80035e4 <DMA2_Stream6_IRQHandler+0x114>)
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b04      	cmp	r3, #4
 8003552:	d108      	bne.n	8003566 <DMA2_Stream6_IRQHandler+0x96>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 8003554:	4b24      	ldr	r3, [pc, #144]	@ (80035e8 <DMA2_Stream6_IRQHandler+0x118>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a23      	ldr	r2, [pc, #140]	@ (80035e8 <DMA2_Stream6_IRQHandler+0x118>)
 800355a:	f023 0301 	bic.w	r3, r3, #1
 800355e:	6013      	str	r3, [r2, #0]
                tim1_rx_done_count = 0;
 8003560:	4b20      	ldr	r3, [pc, #128]	@ (80035e4 <DMA2_Stream6_IRQHandler+0x114>)
 8003562:	2200      	movs	r2, #0
 8003564:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003566:	b662      	cpsie	i
}
 8003568:	bf00      	nop
            }
            __enable_irq();

            bdshot_reception_D = true; // Reset state for next Tx cycle
 800356a:	4b1b      	ldr	r3, [pc, #108]	@ (80035d8 <DMA2_Stream6_IRQHandler+0x108>)
 800356c:	2201      	movs	r2, #1
 800356e:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->HISR & DMA_HISR_HTIF6) DMA2->HIFCR |= DMA_HIFCR_CHTIF6;
 8003570:	4b18      	ldr	r3, [pc, #96]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d005      	beq.n	8003588 <DMA2_Stream6_IRQHandler+0xb8>
 800357c:	4b15      	ldr	r3, [pc, #84]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	4a14      	ldr	r2, [pc, #80]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 8003582:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003586:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_TEIF6) DMA2->HIFCR |= DMA_HIFCR_CTEIF6;
 8003588:	4b12      	ldr	r3, [pc, #72]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d005      	beq.n	80035a0 <DMA2_Stream6_IRQHandler+0xd0>
 8003594:	4b0f      	ldr	r3, [pc, #60]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	4a0e      	ldr	r2, [pc, #56]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 800359a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800359e:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF6) DMA2->HIFCR |= DMA_HIFCR_CDMEIF6;
 80035a0:	4b0c      	ldr	r3, [pc, #48]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d005      	beq.n	80035b8 <DMA2_Stream6_IRQHandler+0xe8>
 80035ac:	4b09      	ldr	r3, [pc, #36]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	4a08      	ldr	r2, [pc, #32]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 80035b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035b6:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_FEIF6) DMA2->HIFCR |= DMA_HIFCR_CFEIF6;
 80035b8:	4b06      	ldr	r3, [pc, #24]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d005      	beq.n	80035d0 <DMA2_Stream6_IRQHandler+0x100>
 80035c4:	4b03      	ldr	r3, [pc, #12]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	4a02      	ldr	r2, [pc, #8]	@ (80035d4 <DMA2_Stream6_IRQHandler+0x104>)
 80035ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035ce:	60d3      	str	r3, [r2, #12]
}
 80035d0:	bf00      	nop
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	40026400 	.word	0x40026400
 80035d8:	2000000f 	.word	0x2000000f
 80035dc:	400264a0 	.word	0x400264a0
 80035e0:	20000334 	.word	0x20000334
 80035e4:	20001864 	.word	0x20001864
 80035e8:	40010000 	.word	0x40010000

080035ec <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
    if (DMA2->LISR & DMA_LISR_TCIF1) {
 80035f0:	4b36      	ldr	r3, [pc, #216]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d034      	beq.n	8003666 <DMA2_Stream1_IRQHandler+0x7a>
        DMA2->LIFCR |= DMA_LIFCR_CTCIF1;
 80035fc:	4b33      	ldr	r3, [pc, #204]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	4a32      	ldr	r2, [pc, #200]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 8003602:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003606:	6093      	str	r3, [r2, #8]

        if (bdshot_reception_E) {
 8003608:	4b31      	ldr	r3, [pc, #196]	@ (80036d0 <DMA2_Stream1_IRQHandler+0xe4>)
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d005      	beq.n	800361c <DMA2_Stream1_IRQHandler+0x30>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_E();
 8003610:	f7ff fc74 	bl	8002efc <arm_bdshot_rx_capture_E>
            bdshot_reception_E = false;
 8003614:	4b2e      	ldr	r3, [pc, #184]	@ (80036d0 <DMA2_Stream1_IRQHandler+0xe4>)
 8003616:	2200      	movs	r2, #0
 8003618:	701a      	strb	r2, [r3, #0]
 800361a:	e024      	b.n	8003666 <DMA2_Stream1_IRQHandler+0x7a>
        } else {
            // Rx Completion -> Cleanup
            TIM8->CR1 &= ~TIM_CR1_CEN; // Stop TIM8 immediately (not shared)
 800361c:	4b2d      	ldr	r3, [pc, #180]	@ (80036d4 <DMA2_Stream1_IRQHandler+0xe8>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a2c      	ldr	r2, [pc, #176]	@ (80036d4 <DMA2_Stream1_IRQHandler+0xe8>)
 8003622:	f023 0301 	bic.w	r3, r3, #1
 8003626:	6013      	str	r3, [r2, #0]
            DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8003628:	4b2b      	ldr	r3, [pc, #172]	@ (80036d8 <DMA2_Stream1_IRQHandler+0xec>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a2a      	ldr	r2, [pc, #168]	@ (80036d8 <DMA2_Stream1_IRQHandler+0xec>)
 800362e:	f023 0301 	bic.w	r3, r3, #1
 8003632:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream1->CR & DMA_SxCR_EN) { __NOP(); }
 8003634:	e000      	b.n	8003638 <DMA2_Stream1_IRQHandler+0x4c>
 8003636:	bf00      	nop
 8003638:	4b27      	ldr	r3, [pc, #156]	@ (80036d8 <DMA2_Stream1_IRQHandler+0xec>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0301 	and.w	r3, r3, #1
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1f8      	bne.n	8003636 <DMA2_Stream1_IRQHandler+0x4a>
            DMA2->LIFCR |= DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 |
 8003644:	4b21      	ldr	r3, [pc, #132]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	4a20      	ldr	r2, [pc, #128]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 800364a:	f443 6374 	orr.w	r3, r3, #3904	@ 0xf40
 800364e:	6093      	str	r3, [r2, #8]
                           DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;

            telemetry_done_flag |= 0x10; // Signal main loop
 8003650:	4b22      	ldr	r3, [pc, #136]	@ (80036dc <DMA2_Stream1_IRQHandler+0xf0>)
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	b2db      	uxtb	r3, r3
 8003656:	f043 0310 	orr.w	r3, r3, #16
 800365a:	b2da      	uxtb	r2, r3
 800365c:	4b1f      	ldr	r3, [pc, #124]	@ (80036dc <DMA2_Stream1_IRQHandler+0xf0>)
 800365e:	701a      	strb	r2, [r3, #0]
            bdshot_reception_E = true; // Reset state for next Tx cycle
 8003660:	4b1b      	ldr	r3, [pc, #108]	@ (80036d0 <DMA2_Stream1_IRQHandler+0xe4>)
 8003662:	2201      	movs	r2, #1
 8003664:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->LISR & DMA_LISR_HTIF1) DMA2->LIFCR |= DMA_LIFCR_CHTIF1;
 8003666:	4b19      	ldr	r3, [pc, #100]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800366e:	2b00      	cmp	r3, #0
 8003670:	d005      	beq.n	800367e <DMA2_Stream1_IRQHandler+0x92>
 8003672:	4b16      	ldr	r3, [pc, #88]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	4a15      	ldr	r2, [pc, #84]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 8003678:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800367c:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_TEIF1) DMA2->LIFCR |= DMA_LIFCR_CTEIF1;
 800367e:	4b13      	ldr	r3, [pc, #76]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003686:	2b00      	cmp	r3, #0
 8003688:	d005      	beq.n	8003696 <DMA2_Stream1_IRQHandler+0xaa>
 800368a:	4b10      	ldr	r3, [pc, #64]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	4a0f      	ldr	r2, [pc, #60]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 8003690:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003694:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_DMEIF1) DMA2->LIFCR |= DMA_LIFCR_CDMEIF1;
 8003696:	4b0d      	ldr	r3, [pc, #52]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d005      	beq.n	80036ae <DMA2_Stream1_IRQHandler+0xc2>
 80036a2:	4b0a      	ldr	r3, [pc, #40]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	4a09      	ldr	r2, [pc, #36]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 80036a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036ac:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_FEIF1) DMA2->LIFCR |= DMA_LIFCR_CFEIF1;
 80036ae:	4b07      	ldr	r3, [pc, #28]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d005      	beq.n	80036c6 <DMA2_Stream1_IRQHandler+0xda>
 80036ba:	4b04      	ldr	r3, [pc, #16]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	4a03      	ldr	r2, [pc, #12]	@ (80036cc <DMA2_Stream1_IRQHandler+0xe0>)
 80036c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036c4:	6093      	str	r3, [r2, #8]
}
 80036c6:	bf00      	nop
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	40026400 	.word	0x40026400
 80036d0:	20000010 	.word	0x20000010
 80036d4:	40010400 	.word	0x40010400
 80036d8:	40026428 	.word	0x40026428
 80036dc:	20000334 	.word	0x20000334

080036e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b08c      	sub	sp, #48	@ 0x30
 80036e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036e6:	f107 031c 	add.w	r3, r7, #28
 80036ea:	2200      	movs	r2, #0
 80036ec:	601a      	str	r2, [r3, #0]
 80036ee:	605a      	str	r2, [r3, #4]
 80036f0:	609a      	str	r2, [r3, #8]
 80036f2:	60da      	str	r2, [r3, #12]
 80036f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80036f6:	2300      	movs	r3, #0
 80036f8:	61bb      	str	r3, [r7, #24]
 80036fa:	4b6c      	ldr	r3, [pc, #432]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 80036fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036fe:	4a6b      	ldr	r2, [pc, #428]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003700:	f043 0310 	orr.w	r3, r3, #16
 8003704:	6313      	str	r3, [r2, #48]	@ 0x30
 8003706:	4b69      	ldr	r3, [pc, #420]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800370a:	f003 0310 	and.w	r3, r3, #16
 800370e:	61bb      	str	r3, [r7, #24]
 8003710:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003712:	2300      	movs	r3, #0
 8003714:	617b      	str	r3, [r7, #20]
 8003716:	4b65      	ldr	r3, [pc, #404]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371a:	4a64      	ldr	r2, [pc, #400]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 800371c:	f043 0304 	orr.w	r3, r3, #4
 8003720:	6313      	str	r3, [r2, #48]	@ 0x30
 8003722:	4b62      	ldr	r3, [pc, #392]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003726:	f003 0304 	and.w	r3, r3, #4
 800372a:	617b      	str	r3, [r7, #20]
 800372c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800372e:	2300      	movs	r3, #0
 8003730:	613b      	str	r3, [r7, #16]
 8003732:	4b5e      	ldr	r3, [pc, #376]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003736:	4a5d      	ldr	r2, [pc, #372]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003738:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800373c:	6313      	str	r3, [r2, #48]	@ 0x30
 800373e:	4b5b      	ldr	r3, [pc, #364]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003746:	613b      	str	r3, [r7, #16]
 8003748:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800374a:	2300      	movs	r3, #0
 800374c:	60fb      	str	r3, [r7, #12]
 800374e:	4b57      	ldr	r3, [pc, #348]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003752:	4a56      	ldr	r2, [pc, #344]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003754:	f043 0301 	orr.w	r3, r3, #1
 8003758:	6313      	str	r3, [r2, #48]	@ 0x30
 800375a:	4b54      	ldr	r3, [pc, #336]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 800375c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	60fb      	str	r3, [r7, #12]
 8003764:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003766:	2300      	movs	r3, #0
 8003768:	60bb      	str	r3, [r7, #8]
 800376a:	4b50      	ldr	r3, [pc, #320]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 800376c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800376e:	4a4f      	ldr	r2, [pc, #316]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003770:	f043 0302 	orr.w	r3, r3, #2
 8003774:	6313      	str	r3, [r2, #48]	@ 0x30
 8003776:	4b4d      	ldr	r3, [pc, #308]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800377a:	f003 0302 	and.w	r3, r3, #2
 800377e:	60bb      	str	r3, [r7, #8]
 8003780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003782:	2300      	movs	r3, #0
 8003784:	607b      	str	r3, [r7, #4]
 8003786:	4b49      	ldr	r3, [pc, #292]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800378a:	4a48      	ldr	r2, [pc, #288]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 800378c:	f043 0308 	orr.w	r3, r3, #8
 8003790:	6313      	str	r3, [r2, #48]	@ 0x30
 8003792:	4b46      	ldr	r3, [pc, #280]	@ (80038ac <MX_GPIO_Init+0x1cc>)
 8003794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003796:	f003 0308 	and.w	r3, r3, #8
 800379a:	607b      	str	r3, [r7, #4]
 800379c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_OK_Pin|LED_ERR_Pin|M9_Pin|M10_Pin, GPIO_PIN_RESET);
 800379e:	2200      	movs	r2, #0
 80037a0:	f246 1140 	movw	r1, #24896	@ 0x6140
 80037a4:	4842      	ldr	r0, [pc, #264]	@ (80038b0 <MX_GPIO_Init+0x1d0>)
 80037a6:	f003 f997 	bl	8006ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M3_Pin|M5_Pin, GPIO_PIN_RESET);
 80037aa:	2200      	movs	r2, #0
 80037ac:	2160      	movs	r1, #96	@ 0x60
 80037ae:	4841      	ldr	r0, [pc, #260]	@ (80038b4 <MX_GPIO_Init+0x1d4>)
 80037b0:	f003 f992 	bl	8006ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M6_Pin|M4_Pin, GPIO_PIN_RESET);
 80037b4:	2200      	movs	r2, #0
 80037b6:	f240 4101 	movw	r1, #1025	@ 0x401
 80037ba:	483f      	ldr	r0, [pc, #252]	@ (80038b8 <MX_GPIO_Init+0x1d8>)
 80037bc:	f003 f98c 	bl	8006ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M1_Pin|M2_Pin, GPIO_PIN_RESET);
 80037c0:	2200      	movs	r2, #0
 80037c2:	f44f 5108 	mov.w	r1, #8704	@ 0x2200
 80037c6:	483d      	ldr	r0, [pc, #244]	@ (80038bc <MX_GPIO_Init+0x1dc>)
 80037c8:	f003 f986 	bl	8006ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, M7_Pin|M8_Pin, GPIO_PIN_RESET);
 80037cc:	2200      	movs	r2, #0
 80037ce:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 80037d2:	483b      	ldr	r0, [pc, #236]	@ (80038c0 <MX_GPIO_Init+0x1e0>)
 80037d4:	f003 f980 	bl	8006ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_OK_Pin LED_ERR_Pin */
  GPIO_InitStruct.Pin = LED_OK_Pin|LED_ERR_Pin;
 80037d8:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80037dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037de:	2301      	movs	r3, #1
 80037e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e2:	2300      	movs	r3, #0
 80037e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037e6:	2300      	movs	r3, #0
 80037e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037ea:	f107 031c 	add.w	r3, r7, #28
 80037ee:	4619      	mov	r1, r3
 80037f0:	482f      	ldr	r0, [pc, #188]	@ (80038b0 <MX_GPIO_Init+0x1d0>)
 80037f2:	f002 ffd5 	bl	80067a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80037f6:	2308      	movs	r3, #8
 80037f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037fa:	2300      	movs	r3, #0
 80037fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037fe:	2301      	movs	r3, #1
 8003800:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003802:	f107 031c 	add.w	r3, r7, #28
 8003806:	4619      	mov	r1, r3
 8003808:	482a      	ldr	r0, [pc, #168]	@ (80038b4 <MX_GPIO_Init+0x1d4>)
 800380a:	f002 ffc9 	bl	80067a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_Pin M5_Pin */
  GPIO_InitStruct.Pin = M3_Pin|M5_Pin;
 800380e:	2360      	movs	r3, #96	@ 0x60
 8003810:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003812:	2301      	movs	r3, #1
 8003814:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003816:	2300      	movs	r3, #0
 8003818:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800381a:	2303      	movs	r3, #3
 800381c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800381e:	f107 031c 	add.w	r3, r7, #28
 8003822:	4619      	mov	r1, r3
 8003824:	4823      	ldr	r0, [pc, #140]	@ (80038b4 <MX_GPIO_Init+0x1d4>)
 8003826:	f002 ffbb 	bl	80067a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : M6_Pin M4_Pin */
  GPIO_InitStruct.Pin = M6_Pin|M4_Pin;
 800382a:	f240 4301 	movw	r3, #1025	@ 0x401
 800382e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003830:	2301      	movs	r3, #1
 8003832:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003834:	2300      	movs	r3, #0
 8003836:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003838:	2303      	movs	r3, #3
 800383a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800383c:	f107 031c 	add.w	r3, r7, #28
 8003840:	4619      	mov	r1, r3
 8003842:	481d      	ldr	r0, [pc, #116]	@ (80038b8 <MX_GPIO_Init+0x1d8>)
 8003844:	f002 ffac 	bl	80067a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_Pin M2_Pin */
  GPIO_InitStruct.Pin = M1_Pin|M2_Pin;
 8003848:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
 800384c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800384e:	2301      	movs	r3, #1
 8003850:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003852:	2300      	movs	r3, #0
 8003854:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003856:	2303      	movs	r3, #3
 8003858:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800385a:	f107 031c 	add.w	r3, r7, #28
 800385e:	4619      	mov	r1, r3
 8003860:	4816      	ldr	r0, [pc, #88]	@ (80038bc <MX_GPIO_Init+0x1dc>)
 8003862:	f002 ff9d 	bl	80067a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : M7_Pin M8_Pin */
  GPIO_InitStruct.Pin = M7_Pin|M8_Pin;
 8003866:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800386a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800386c:	2301      	movs	r3, #1
 800386e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003870:	2300      	movs	r3, #0
 8003872:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003874:	2303      	movs	r3, #3
 8003876:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003878:	f107 031c 	add.w	r3, r7, #28
 800387c:	4619      	mov	r1, r3
 800387e:	4810      	ldr	r0, [pc, #64]	@ (80038c0 <MX_GPIO_Init+0x1e0>)
 8003880:	f002 ff8e 	bl	80067a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : M9_Pin M10_Pin */
  GPIO_InitStruct.Pin = M9_Pin|M10_Pin;
 8003884:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8003888:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800388a:	2301      	movs	r3, #1
 800388c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800388e:	2300      	movs	r3, #0
 8003890:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003892:	2303      	movs	r3, #3
 8003894:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003896:	f107 031c 	add.w	r3, r7, #28
 800389a:	4619      	mov	r1, r3
 800389c:	4804      	ldr	r0, [pc, #16]	@ (80038b0 <MX_GPIO_Init+0x1d0>)
 800389e:	f002 ff7f 	bl	80067a0 <HAL_GPIO_Init>

}
 80038a2:	bf00      	nop
 80038a4:	3730      	adds	r7, #48	@ 0x30
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	40023800 	.word	0x40023800
 80038b0:	40020800 	.word	0x40020800
 80038b4:	40020000 	.word	0x40020000
 80038b8:	40020400 	.word	0x40020400
 80038bc:	40021000 	.word	0x40021000
 80038c0:	40020c00 	.word	0x40020c00

080038c4 <quick_battery_read>:

uint8_t pinState = 0;
float Adc1 =0;
float Adc2 =0;

void quick_battery_read(void){
 80038c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038c8:	b086      	sub	sp, #24
 80038ca:	af04      	add	r7, sp, #16
    // Read PA0
    HAL_ADC_Start(&hadc1);
 80038cc:	482f      	ldr	r0, [pc, #188]	@ (800398c <quick_battery_read+0xc8>)
 80038ce:	f001 fecb 	bl	8005668 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 80038d2:	210a      	movs	r1, #10
 80038d4:	482d      	ldr	r0, [pc, #180]	@ (800398c <quick_battery_read+0xc8>)
 80038d6:	f001 ff99 	bl	800580c <HAL_ADC_PollForConversion>
    uint16_t bat1 = HAL_ADC_GetValue(&hadc1);
 80038da:	482c      	ldr	r0, [pc, #176]	@ (800398c <quick_battery_read+0xc8>)
 80038dc:	f002 f821 	bl	8005922 <HAL_ADC_GetValue>
 80038e0:	4603      	mov	r3, r0
 80038e2:	80fb      	strh	r3, [r7, #6]

    // Read PA2
    HAL_ADC_Start(&hadc1);
 80038e4:	4829      	ldr	r0, [pc, #164]	@ (800398c <quick_battery_read+0xc8>)
 80038e6:	f001 febf 	bl	8005668 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 80038ea:	210a      	movs	r1, #10
 80038ec:	4827      	ldr	r0, [pc, #156]	@ (800398c <quick_battery_read+0xc8>)
 80038ee:	f001 ff8d 	bl	800580c <HAL_ADC_PollForConversion>
    uint16_t bat2 = HAL_ADC_GetValue(&hadc1);
 80038f2:	4826      	ldr	r0, [pc, #152]	@ (800398c <quick_battery_read+0xc8>)
 80038f4:	f002 f815 	bl	8005922 <HAL_ADC_GetValue>
 80038f8:	4603      	mov	r3, r0
 80038fa:	80bb      	strh	r3, [r7, #4]

    Adc1 = ((bat1 * 3.3f) / 4095.0f)*11;
 80038fc:	88fb      	ldrh	r3, [r7, #6]
 80038fe:	ee07 3a90 	vmov	s15, r3
 8003902:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003906:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8003990 <quick_battery_read+0xcc>
 800390a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800390e:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8003994 <quick_battery_read+0xd0>
 8003912:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003916:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 800391a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800391e:	4b1e      	ldr	r3, [pc, #120]	@ (8003998 <quick_battery_read+0xd4>)
 8003920:	edc3 7a00 	vstr	s15, [r3]
    Adc2 = ((bat2 * 3.3f)/ 4095.0f)*11;
 8003924:	88bb      	ldrh	r3, [r7, #4]
 8003926:	ee07 3a90 	vmov	s15, r3
 800392a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800392e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8003990 <quick_battery_read+0xcc>
 8003932:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003936:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8003994 <quick_battery_read+0xd0>
 800393a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800393e:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 8003942:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003946:	4b15      	ldr	r3, [pc, #84]	@ (800399c <quick_battery_read+0xd8>)
 8003948:	edc3 7a00 	vstr	s15, [r3]

    Debug_Send_DMA("PA0: %d (%.2fV), PA2: %d (%.2fV)\n",
 800394c:	f8b7 8006 	ldrh.w	r8, [r7, #6]
 8003950:	4b11      	ldr	r3, [pc, #68]	@ (8003998 <quick_battery_read+0xd4>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4618      	mov	r0, r3
 8003956:	f7fc fe07 	bl	8000568 <__aeabi_f2d>
 800395a:	4604      	mov	r4, r0
 800395c:	460d      	mov	r5, r1
 800395e:	88be      	ldrh	r6, [r7, #4]
 8003960:	4b0e      	ldr	r3, [pc, #56]	@ (800399c <quick_battery_read+0xd8>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4618      	mov	r0, r3
 8003966:	f7fc fdff 	bl	8000568 <__aeabi_f2d>
 800396a:	4602      	mov	r2, r0
 800396c:	460b      	mov	r3, r1
 800396e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003972:	9600      	str	r6, [sp, #0]
 8003974:	4622      	mov	r2, r4
 8003976:	462b      	mov	r3, r5
 8003978:	4641      	mov	r1, r8
 800397a:	4809      	ldr	r0, [pc, #36]	@ (80039a0 <quick_battery_read+0xdc>)
 800397c:	f001 fa00 	bl	8004d80 <Debug_Send_DMA>
           bat1, Adc1,
           bat2,Adc2);
}
 8003980:	bf00      	nop
 8003982:	3708      	adds	r7, #8
 8003984:	46bd      	mov	sp, r7
 8003986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800398a:	bf00      	nop
 800398c:	20000210 	.word	0x20000210
 8003990:	40533333 	.word	0x40533333
 8003994:	457ff000 	.word	0x457ff000
 8003998:	20001894 	.word	0x20001894
 800399c:	20001898 	.word	0x20001898
 80039a0:	0800e670 	.word	0x0800e670

080039a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b094      	sub	sp, #80	@ 0x50
 80039a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80039aa:	f001 fd83 	bl	80054b4 <HAL_Init>

  /* USER CODE BEGIN Init */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80039ae:	4ba0      	ldr	r3, [pc, #640]	@ (8003c30 <main+0x28c>)
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	4a9f      	ldr	r2, [pc, #636]	@ (8003c30 <main+0x28c>)
 80039b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039b8:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80039ba:	4b9e      	ldr	r3, [pc, #632]	@ (8003c34 <main+0x290>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a9d      	ldr	r2, [pc, #628]	@ (8003c34 <main+0x290>)
 80039c0:	f043 0301 	orr.w	r3, r3, #1
 80039c4:	6013      	str	r3, [r2, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80039c6:	f000 f9b3 	bl	8003d30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80039ca:	f7ff fe89 	bl	80036e0 <MX_GPIO_Init>
  MX_DMA_Init();
 80039ce:	f7fd fbcd 	bl	800116c <MX_DMA_Init>
  MX_TIM1_Init();
 80039d2:	f000 fc47 	bl	8004264 <MX_TIM1_Init>
  MX_TIM8_Init();
 80039d6:	f000 fced 	bl	80043b4 <MX_TIM8_Init>
  MX_TIM9_Init();
 80039da:	f000 fd3b 	bl	8004454 <MX_TIM9_Init>
  MX_TIM12_Init();
 80039de:	f000 fda7 	bl	8004530 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 80039e2:	f001 fb8d 	bl	8005100 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80039e6:	f001 fbb5 	bl	8005154 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80039ea:	f7fd fb29 	bl	8001040 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  UART_CMD_Init(&huart2);
 80039ee:	4892      	ldr	r0, [pc, #584]	@ (8003c38 <main+0x294>)
 80039f0:	f001 f9ae 	bl	8004d50 <UART_CMD_Init>
  UART_1_CMD_Init(&huart1);
 80039f4:	4891      	ldr	r0, [pc, #580]	@ (8003c3c <main+0x298>)
 80039f6:	f000 ffd3 	bl	80049a0 <UART_1_CMD_Init>
  PWM_Init();
 80039fa:	f000 fa2b 	bl	8003e54 <PWM_Init>

  setup_Dshot_Tx_Only();
 80039fe:	f7fd ffb9 	bl	8001974 <setup_Dshot_Tx_Only>
  preset_bb_Dshot_buffers();
 8003a02:	f7fd fcbd 	bl	8001380 <preset_bb_Dshot_buffers>
  pid_reset_all();
 8003a06:	f7fe fb41 	bl	800208c <pid_reset_all>


   // Initialize all motor target RPMs to 0.0 (stop)
       for (int i = 0; i < MOTORS_COUNT; i++) {
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a0e:	e009      	b.n	8003a24 <main+0x80>
           pid_target_speed_rpms[i] = value; // All motors initially stopped
 8003a10:	4b8b      	ldr	r3, [pc, #556]	@ (8003c40 <main+0x29c>)
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	498b      	ldr	r1, [pc, #556]	@ (8003c44 <main+0x2a0>)
 8003a16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	440b      	add	r3, r1
 8003a1c:	601a      	str	r2, [r3, #0]
       for (int i = 0; i < MOTORS_COUNT; i++) {
 8003a1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a20:	3301      	adds	r3, #1
 8003a22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a26:	2b09      	cmp	r3, #9
 8003a28:	ddf2      	ble.n	8003a10 <main+0x6c>
       }

         for (int i = 0; i < MOTORS_COUNT; i++) {
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a2e:	e00c      	b.n	8003a4a <main+0xa6>
              motor_values[i] = prepare_Dshot_package(0, false); // Send 0 throttle (disarmed)
 8003a30:	2100      	movs	r1, #0
 8003a32:	2000      	movs	r0, #0
 8003a34:	f7fd fe9e 	bl	8001774 <prepare_Dshot_package>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	4a82      	ldr	r2, [pc, #520]	@ (8003c48 <main+0x2a4>)
 8003a3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a40:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         for (int i = 0; i < MOTORS_COUNT; i++) {
 8003a44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a46:	3301      	adds	r3, #1
 8003a48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a4c:	2b09      	cmp	r3, #9
 8003a4e:	ddef      	ble.n	8003a30 <main+0x8c>
          }


     uint32_t calibration_start_time = HAL_GetTick();
 8003a50:	f001 fd96 	bl	8005580 <HAL_GetTick>
 8003a54:	6238      	str	r0, [r7, #32]
     while (HAL_GetTick() - calibration_start_time < 2000) {
 8003a56:	e00a      	b.n	8003a6e <main+0xca>
         update_motors_Tx_Only();
 8003a58:	f7fd fef8 	bl	800184c <update_motors_Tx_Only>
         // Keep the small delay to ensure signal integrity during calibration phase too
        for (volatile int i = 0; i < 100; i++);
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	607b      	str	r3, [r7, #4]
 8003a60:	e002      	b.n	8003a68 <main+0xc4>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	3301      	adds	r3, #1
 8003a66:	607b      	str	r3, [r7, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2b63      	cmp	r3, #99	@ 0x63
 8003a6c:	ddf9      	ble.n	8003a62 <main+0xbe>
     while (HAL_GetTick() - calibration_start_time < 2000) {
 8003a6e:	f001 fd87 	bl	8005580 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	6a3b      	ldr	r3, [r7, #32]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003a7c:	d3ec      	bcc.n	8003a58 <main+0xb4>

     }



     for (int i = 0; i < MOTORS_COUNT; i++) {
 8003a7e:	2300      	movs	r3, #0
 8003a80:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a82:	e00c      	b.n	8003a9e <main+0xfa>
   	  motor_values[i] = prepare_Dshot_package(10, false);
 8003a84:	2100      	movs	r1, #0
 8003a86:	200a      	movs	r0, #10
 8003a88:	f7fd fe74 	bl	8001774 <prepare_Dshot_package>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	4619      	mov	r1, r3
 8003a90:	4a6d      	ldr	r2, [pc, #436]	@ (8003c48 <main+0x2a4>)
 8003a92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a94:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
     for (int i = 0; i < MOTORS_COUNT; i++) {
 8003a98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003aa0:	2b09      	cmp	r3, #9
 8003aa2:	ddef      	ble.n	8003a84 <main+0xe0>
        }

      for (int t = 0; t < 6; t++){
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	643b      	str	r3, [r7, #64]	@ 0x40
 8003aa8:	e004      	b.n	8003ab4 <main+0x110>
      update_motors_Tx_Only();
 8003aaa:	f7fd fecf 	bl	800184c <update_motors_Tx_Only>
      for (int t = 0; t < 6; t++){
 8003aae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ab4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ab6:	2b05      	cmp	r3, #5
 8003ab8:	ddf7      	ble.n	8003aaa <main+0x106>

      }


      for (int i = 0; i < MOTORS_COUNT; i++) {
 8003aba:	2300      	movs	r3, #0
 8003abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003abe:	e00c      	b.n	8003ada <main+0x136>
      	  motor_values[i] = prepare_Dshot_package(12, false); //20
 8003ac0:	2100      	movs	r1, #0
 8003ac2:	200c      	movs	r0, #12
 8003ac4:	f7fd fe56 	bl	8001774 <prepare_Dshot_package>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	4619      	mov	r1, r3
 8003acc:	4a5e      	ldr	r2, [pc, #376]	@ (8003c48 <main+0x2a4>)
 8003ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ad0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      for (int i = 0; i < MOTORS_COUNT; i++) {
 8003ad4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ada:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003adc:	2b09      	cmp	r3, #9
 8003ade:	ddef      	ble.n	8003ac0 <main+0x11c>
           }

      for (int t = 0; t < 6; t++){
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ae4:	e004      	b.n	8003af0 <main+0x14c>

      update_motors_Tx_Only();
 8003ae6:	f7fd feb1 	bl	800184c <update_motors_Tx_Only>
      for (int t = 0; t < 6; t++){
 8003aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aec:	3301      	adds	r3, #1
 8003aee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003af2:	2b05      	cmp	r3, #5
 8003af4:	ddf7      	ble.n	8003ae6 <main+0x142>

      }

      HAL_Delay(40);
 8003af6:	2028      	movs	r0, #40	@ 0x28
 8003af8:	f001 fd4e 	bl	8005598 <HAL_Delay>

      Debug_Send_DMA("--- STM32 DShot Controller Started -UART2---\r\n");
 8003afc:	4853      	ldr	r0, [pc, #332]	@ (8003c4c <main+0x2a8>)
 8003afe:	f001 f93f 	bl	8004d80 <Debug_Send_DMA>
      Debug_Send_DMA_1("--- STM32 DShot Controller Started -UART1 ---\r\n");
 8003b02:	4853      	ldr	r0, [pc, #332]	@ (8003c50 <main+0x2ac>)
 8003b04:	f000 ff64 	bl	80049d0 <Debug_Send_DMA_1>




      uint32_t last_50hz_time = 0;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	637b      	str	r3, [r7, #52]	@ 0x34
      uint32_t last_100hz_time = 0;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	633b      	str	r3, [r7, #48]	@ 0x30
      uint32_t now2 = HAL_GetTick();
 8003b10:	f001 fd36 	bl	8005580 <HAL_GetTick>
 8003b14:	61f8      	str	r0, [r7, #28]
      uint32_t adcCheck = 0;
 8003b16:	2300      	movs	r3, #0
 8003b18:	61bb      	str	r3, [r7, #24]
      uint32_t nowAdc = HAL_GetTick();
 8003b1a:	f001 fd31 	bl	8005580 <HAL_GetTick>
 8003b1e:	6178      	str	r0, [r7, #20]


      uint16_t count = 0;
 8003b20:	2300      	movs	r3, #0
 8003b22:	85fb      	strh	r3, [r7, #46]	@ 0x2e
      uint16_t err = 0;
 8003b24:	2300      	movs	r3, #0
 8003b26:	85bb      	strh	r3, [r7, #44]	@ 0x2c


     // Configure PC13, PC14 as output
     GPIOC->MODER |= GPIO_MODER_MODER13_0;  // Output mode
 8003b28:	4b4a      	ldr	r3, [pc, #296]	@ (8003c54 <main+0x2b0>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a49      	ldr	r2, [pc, #292]	@ (8003c54 <main+0x2b0>)
 8003b2e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003b32:	6013      	str	r3, [r2, #0]
     GPIOC->MODER |= GPIO_MODER_MODER14_0;  // Output mode
 8003b34:	4b47      	ldr	r3, [pc, #284]	@ (8003c54 <main+0x2b0>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a46      	ldr	r2, [pc, #280]	@ (8003c54 <main+0x2b0>)
 8003b3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b3e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  // Read pin state of KILLSWITCH
	  pinState = (GPIOA->IDR & GPIO_PIN_3) ? 1 : 0;
 8003b40:	4b45      	ldr	r3, [pc, #276]	@ (8003c58 <main+0x2b4>)
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	f003 0308 	and.w	r3, r3, #8
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	bf14      	ite	ne
 8003b4c:	2301      	movne	r3, #1
 8003b4e:	2300      	moveq	r3, #0
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	461a      	mov	r2, r3
 8003b54:	4b41      	ldr	r3, [pc, #260]	@ (8003c5c <main+0x2b8>)
 8003b56:	701a      	strb	r2, [r3, #0]

	  nowAdc = HAL_GetTick();
 8003b58:	f001 fd12 	bl	8005580 <HAL_GetTick>
 8003b5c:	6178      	str	r0, [r7, #20]
	  if(nowAdc-adcCheck >= 1000){
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b68:	d301      	bcc.n	8003b6e <main+0x1ca>

	  quick_battery_read();
 8003b6a:	f7ff feab 	bl	80038c4 <quick_battery_read>

	  }

	  if (uart_new_data_available){
 8003b6e:	4b3c      	ldr	r3, [pc, #240]	@ (8003c60 <main+0x2bc>)
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d002      	beq.n	8003b7e <main+0x1da>

	      process_uart_command();
 8003b78:	f001 f93c 	bl	8004df4 <process_uart_command>
 8003b7c:	e006      	b.n	8003b8c <main+0x1e8>
	  }else if(uart_1_new_data_available){
 8003b7e:	4b39      	ldr	r3, [pc, #228]	@ (8003c64 <main+0x2c0>)
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d001      	beq.n	8003b8c <main+0x1e8>
		  process_uart_1_command();
 8003b88:	f000 ff5c 	bl	8004a44 <process_uart_1_command>
	  }


	  if (telemetry_done_flag) {
 8003b8c:	4b36      	ldr	r3, [pc, #216]	@ (8003c68 <main+0x2c4>)
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d06e      	beq.n	8003c74 <main+0x2d0>

         process_telemetry_with_new_method();
 8003b96:	f7fe fa65 	bl	8002064 <process_telemetry_with_new_method>

	      for (int m = 0; m < MOTORS_COUNT; m++) {
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b9e:	e032      	b.n	8003c06 <main+0x262>

	          uint32_t current_rpm = 0;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	627b      	str	r3, [r7, #36]	@ 0x24
	          float target_rpm = pid_target_speed_rpms[m];
 8003ba4:	4a27      	ldr	r2, [pc, #156]	@ (8003c44 <main+0x2a0>)
 8003ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	613b      	str	r3, [r7, #16]

	          if (motor_telemetry_data[m].valid_rpm) {
 8003bb0:	4a2e      	ldr	r2, [pc, #184]	@ (8003c6c <main+0x2c8>)
 8003bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb4:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d006      	beq.n	8003bca <main+0x226>
	              current_rpm = motor_telemetry_data[m].raw_rpm_value;
 8003bbc:	4a2b      	ldr	r2, [pc, #172]	@ (8003c6c <main+0x2c8>)
 8003bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	4413      	add	r3, r2
 8003bc4:	885b      	ldrh	r3, [r3, #2]
 8003bc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bc8:	e001      	b.n	8003bce <main+0x22a>
	              } else {
	              current_rpm = 0; // ESC didn't respond
 8003bca:	2300      	movs	r3, #0
 8003bcc:	627b      	str	r3, [r7, #36]	@ 0x24
	          }

	          float dt = 0.005f;  // 5 ms control loop
 8003bce:	4b28      	ldr	r3, [pc, #160]	@ (8003c70 <main+0x2cc>)
 8003bd0:	60fb      	str	r3, [r7, #12]
	          uint16_t new_command = pid_calculate_command(m, current_rpm, target_rpm,dt);
 8003bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	edd7 0a03 	vldr	s1, [r7, #12]
 8003bda:	ed97 0a04 	vldr	s0, [r7, #16]
 8003bde:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003be0:	4618      	mov	r0, r3
 8003be2:	f7fe fa93 	bl	800210c <pid_calculate_command>
 8003be6:	4603      	mov	r3, r0
 8003be8:	817b      	strh	r3, [r7, #10]

	          motor_values[m] = prepare_Dshot_package(new_command, true);
 8003bea:	897b      	ldrh	r3, [r7, #10]
 8003bec:	2101      	movs	r1, #1
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7fd fdc0 	bl	8001774 <prepare_Dshot_package>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	4a13      	ldr	r2, [pc, #76]	@ (8003c48 <main+0x2a4>)
 8003bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bfc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	      for (int m = 0; m < MOTORS_COUNT; m++) {
 8003c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c02:	3301      	adds	r3, #1
 8003c04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c08:	2b09      	cmp	r3, #9
 8003c0a:	ddc9      	ble.n	8003ba0 <main+0x1fc>
	      }


	      update_motors_Tx_Only();
 8003c0c:	f7fd fe1e 	bl	800184c <update_motors_Tx_Only>
	      GPIOC->ODR |= GPIO_ODR_OD13;
 8003c10:	4b10      	ldr	r3, [pc, #64]	@ (8003c54 <main+0x2b0>)
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	4a0f      	ldr	r2, [pc, #60]	@ (8003c54 <main+0x2b0>)
 8003c16:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003c1a:	6153      	str	r3, [r2, #20]
	      GPIOC->ODR &= ~GPIO_ODR_OD14;
 8003c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c54 <main+0x2b0>)
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	4a0c      	ldr	r2, [pc, #48]	@ (8003c54 <main+0x2b0>)
 8003c22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c26:	6153      	str	r3, [r2, #20]

               err=0;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8003c2c:	e035      	b.n	8003c9a <main+0x2f6>
 8003c2e:	bf00      	nop
 8003c30:	e000edf0 	.word	0xe000edf0
 8003c34:	e0001000 	.word	0xe0001000
 8003c38:	20001df8 	.word	0x20001df8
 8003c3c:	20001db0 	.word	0x20001db0
 8003c40:	20000014 	.word	0x20000014
 8003c44:	20001868 	.word	0x20001868
 8003c48:	20000320 	.word	0x20000320
 8003c4c:	0800e694 	.word	0x0800e694
 8003c50:	0800e6c4 	.word	0x0800e6c4
 8003c54:	40020800 	.word	0x40020800
 8003c58:	40020000 	.word	0x40020000
 8003c5c:	20001890 	.word	0x20001890
 8003c60:	20001d2a 	.word	0x20001d2a
 8003c64:	20001c22 	.word	0x20001c22
 8003c68:	20000334 	.word	0x20000334
 8003c6c:	20000338 	.word	0x20000338
 8003c70:	3ba3d70a 	.word	0x3ba3d70a
	      }else{

		  if(err>1000){
 8003c74:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003c76:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c7a:	d90b      	bls.n	8003c94 <main+0x2f0>
	           GPIOC->ODR &= ~GPIO_ODR_OD13;
 8003c7c:	4b28      	ldr	r3, [pc, #160]	@ (8003d20 <main+0x37c>)
 8003c7e:	695b      	ldr	r3, [r3, #20]
 8003c80:	4a27      	ldr	r2, [pc, #156]	@ (8003d20 <main+0x37c>)
 8003c82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c86:	6153      	str	r3, [r2, #20]
	           GPIOC->ODR |= GPIO_ODR_OD14;
 8003c88:	4b25      	ldr	r3, [pc, #148]	@ (8003d20 <main+0x37c>)
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	4a24      	ldr	r2, [pc, #144]	@ (8003d20 <main+0x37c>)
 8003c8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c92:	6153      	str	r3, [r2, #20]

	        }
		  err++;
 8003c94:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003c96:	3301      	adds	r3, #1
 8003c98:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	  }


	  	      // ---- SERVO PWM UPDATE - Different frequencies
	  	      now2 = HAL_GetTick();
 8003c9a:	f001 fc71 	bl	8005580 <HAL_GetTick>
 8003c9e:	61f8      	str	r0, [r7, #28]

	  	      // Update 50Hz PWM motors every 20ms
	  	      if (now2 - last_50hz_time >= 20) {
 8003ca0:	69fa      	ldr	r2, [r7, #28]
 8003ca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b13      	cmp	r3, #19
 8003ca8:	d922      	bls.n	8003cf0 <main+0x34c>
	  	    	  if(count==0){
 8003caa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d10f      	bne.n	8003cd0 <main+0x32c>
	  	    		PWM_SetDuty(&htim9, TIM_CHANNEL_1, 1000); // PE5
 8003cb0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003cb4:	2100      	movs	r1, #0
 8003cb6:	481b      	ldr	r0, [pc, #108]	@ (8003d24 <main+0x380>)
 8003cb8:	f000 f8e4 	bl	8003e84 <PWM_SetDuty>
	  	    	    PWM_SetDuty(&htim9, TIM_CHANNEL_2, 1000); // PE6
 8003cbc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003cc0:	2104      	movs	r1, #4
 8003cc2:	4818      	ldr	r0, [pc, #96]	@ (8003d24 <main+0x380>)
 8003cc4:	f000 f8de 	bl	8003e84 <PWM_SetDuty>
	  	    	    count++;
 8003cc8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003cca:	3301      	adds	r3, #1
 8003ccc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003cce:	e00d      	b.n	8003cec <main+0x348>
	  	    	  }else{
	  	    	  PWM_SetDuty(&htim9, TIM_CHANNEL_1, pwm_targets[0]); // PE5
 8003cd0:	4b15      	ldr	r3, [pc, #84]	@ (8003d28 <main+0x384>)
 8003cd2:	881b      	ldrh	r3, [r3, #0]
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	2100      	movs	r1, #0
 8003cd8:	4812      	ldr	r0, [pc, #72]	@ (8003d24 <main+0x380>)
 8003cda:	f000 f8d3 	bl	8003e84 <PWM_SetDuty>
	  	    	  PWM_SetDuty(&htim9, TIM_CHANNEL_2, pwm_targets[1]); // PE6
 8003cde:	4b12      	ldr	r3, [pc, #72]	@ (8003d28 <main+0x384>)
 8003ce0:	885b      	ldrh	r3, [r3, #2]
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	2104      	movs	r1, #4
 8003ce6:	480f      	ldr	r0, [pc, #60]	@ (8003d24 <main+0x380>)
 8003ce8:	f000 f8cc 	bl	8003e84 <PWM_SetDuty>
	  	    	  }
	  	    	  last_50hz_time = now2;
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	637b      	str	r3, [r7, #52]	@ 0x34
	  	      }

	  	      // Update 100Hz PWM motors every 10ms
	  	      if (now2 - last_100hz_time >= 10) {
 8003cf0:	69fa      	ldr	r2, [r7, #28]
 8003cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b09      	cmp	r3, #9
 8003cf8:	f67f af22 	bls.w	8003b40 <main+0x19c>

	  	    	  PWM_SetDuty(&htim12, TIM_CHANNEL_1, pwm_targets[2]); // PB14
 8003cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8003d28 <main+0x384>)
 8003cfe:	889b      	ldrh	r3, [r3, #4]
 8003d00:	461a      	mov	r2, r3
 8003d02:	2100      	movs	r1, #0
 8003d04:	4809      	ldr	r0, [pc, #36]	@ (8003d2c <main+0x388>)
 8003d06:	f000 f8bd 	bl	8003e84 <PWM_SetDuty>
	  	    	  PWM_SetDuty(&htim12, TIM_CHANNEL_2, pwm_targets[3]); // PB15
 8003d0a:	4b07      	ldr	r3, [pc, #28]	@ (8003d28 <main+0x384>)
 8003d0c:	88db      	ldrh	r3, [r3, #6]
 8003d0e:	461a      	mov	r2, r3
 8003d10:	2104      	movs	r1, #4
 8003d12:	4806      	ldr	r0, [pc, #24]	@ (8003d2c <main+0x388>)
 8003d14:	f000 f8b6 	bl	8003e84 <PWM_SetDuty>
	  	    	  last_100hz_time = now2;
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	633b      	str	r3, [r7, #48]	@ 0x30
	  pinState = (GPIOA->IDR & GPIO_PIN_3) ? 1 : 0;
 8003d1c:	e710      	b.n	8003b40 <main+0x19c>
 8003d1e:	bf00      	nop
 8003d20:	40020800 	.word	0x40020800
 8003d24:	20001930 	.word	0x20001930
 8003d28:	20000018 	.word	0x20000018
 8003d2c:	20001978 	.word	0x20001978

08003d30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b094      	sub	sp, #80	@ 0x50
 8003d34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d36:	f107 0320 	add.w	r3, r7, #32
 8003d3a:	2230      	movs	r2, #48	@ 0x30
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f006 fc4e 	bl	800a5e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d44:	f107 030c 	add.w	r3, r7, #12
 8003d48:	2200      	movs	r2, #0
 8003d4a:	601a      	str	r2, [r3, #0]
 8003d4c:	605a      	str	r2, [r3, #4]
 8003d4e:	609a      	str	r2, [r3, #8]
 8003d50:	60da      	str	r2, [r3, #12]
 8003d52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d54:	2300      	movs	r3, #0
 8003d56:	60bb      	str	r3, [r7, #8]
 8003d58:	4b28      	ldr	r3, [pc, #160]	@ (8003dfc <SystemClock_Config+0xcc>)
 8003d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5c:	4a27      	ldr	r2, [pc, #156]	@ (8003dfc <SystemClock_Config+0xcc>)
 8003d5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d62:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d64:	4b25      	ldr	r3, [pc, #148]	@ (8003dfc <SystemClock_Config+0xcc>)
 8003d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d6c:	60bb      	str	r3, [r7, #8]
 8003d6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d70:	2300      	movs	r3, #0
 8003d72:	607b      	str	r3, [r7, #4]
 8003d74:	4b22      	ldr	r3, [pc, #136]	@ (8003e00 <SystemClock_Config+0xd0>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a21      	ldr	r2, [pc, #132]	@ (8003e00 <SystemClock_Config+0xd0>)
 8003d7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d7e:	6013      	str	r3, [r2, #0]
 8003d80:	4b1f      	ldr	r3, [pc, #124]	@ (8003e00 <SystemClock_Config+0xd0>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d88:	607b      	str	r3, [r7, #4]
 8003d8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003d90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003d94:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d96:	2302      	movs	r3, #2
 8003d98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003d9a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003da0:	2304      	movs	r3, #4
 8003da2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003da4:	23a8      	movs	r3, #168	@ 0xa8
 8003da6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003da8:	2302      	movs	r3, #2
 8003daa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003dac:	2304      	movs	r3, #4
 8003dae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003db0:	f107 0320 	add.w	r3, r7, #32
 8003db4:	4618      	mov	r0, r3
 8003db6:	f002 fea9 	bl	8006b0c <HAL_RCC_OscConfig>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d001      	beq.n	8003dc4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003dc0:	f000 f842 	bl	8003e48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003dc4:	230f      	movs	r3, #15
 8003dc6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003dc8:	2302      	movs	r3, #2
 8003dca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003dd0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003dd4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003dd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003dda:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003ddc:	f107 030c 	add.w	r3, r7, #12
 8003de0:	2105      	movs	r1, #5
 8003de2:	4618      	mov	r0, r3
 8003de4:	f003 f90a 	bl	8006ffc <HAL_RCC_ClockConfig>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d001      	beq.n	8003df2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003dee:	f000 f82b 	bl	8003e48 <Error_Handler>
  }
}
 8003df2:	bf00      	nop
 8003df4:	3750      	adds	r7, #80	@ 0x50
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40023800 	.word	0x40023800
 8003e00:	40007000 	.word	0x40007000

08003e04 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a09      	ldr	r2, [pc, #36]	@ (8003e38 <HAL_UART_TxCpltCallback+0x34>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d102      	bne.n	8003e1c <HAL_UART_TxCpltCallback+0x18>
    {
        // CRITICAL: Clear the consistent busy flag when DMA is complete
        uart_tx_busy = false;
 8003e16:	4b09      	ldr	r3, [pc, #36]	@ (8003e3c <HAL_UART_TxCpltCallback+0x38>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	701a      	strb	r2, [r3, #0]
    }

    if (huart->Instance == USART1)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a07      	ldr	r2, [pc, #28]	@ (8003e40 <HAL_UART_TxCpltCallback+0x3c>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d102      	bne.n	8003e2c <HAL_UART_TxCpltCallback+0x28>
        {
            // CRITICAL: Clear the consistent busy flag when DMA is complete
            uart_1_tx_busy = false;
 8003e26:	4b07      	ldr	r3, [pc, #28]	@ (8003e44 <HAL_UART_TxCpltCallback+0x40>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	701a      	strb	r2, [r3, #0]
        }
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr
 8003e38:	40004400 	.word	0x40004400
 8003e3c:	20001d2b 	.word	0x20001d2b
 8003e40:	40011000 	.word	0x40011000
 8003e44:	20001c23 	.word	0x20001c23

08003e48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003e4c:	b672      	cpsid	i
}
 8003e4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003e50:	bf00      	nop
 8003e52:	e7fd      	b.n	8003e50 <Error_Handler+0x8>

08003e54 <PWM_Init>:
//  
extern TIM_HandleTypeDef htim9;
extern TIM_HandleTypeDef htim12;

void PWM_Init(void)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	af00      	add	r7, sp, #0
    //  PWM 
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // PE6
 8003e58:	2104      	movs	r1, #4
 8003e5a:	4808      	ldr	r0, [pc, #32]	@ (8003e7c <PWM_Init+0x28>)
 8003e5c:	f003 fb8c 	bl	8007578 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // PE5
 8003e60:	2100      	movs	r1, #0
 8003e62:	4806      	ldr	r0, [pc, #24]	@ (8003e7c <PWM_Init+0x28>)
 8003e64:	f003 fb88 	bl	8007578 <HAL_TIM_PWM_Start>

     //Start 100Hz PWM channels (TIM12)
      HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1); // e.g., PB14- 100Hz
 8003e68:	2100      	movs	r1, #0
 8003e6a:	4805      	ldr	r0, [pc, #20]	@ (8003e80 <PWM_Init+0x2c>)
 8003e6c:	f003 fb84 	bl	8007578 <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2); // e.g., PB15- 100Hz
 8003e70:	2104      	movs	r1, #4
 8003e72:	4803      	ldr	r0, [pc, #12]	@ (8003e80 <PWM_Init+0x2c>)
 8003e74:	f003 fb80 	bl	8007578 <HAL_TIM_PWM_Start>
}
 8003e78:	bf00      	nop
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	20001930 	.word	0x20001930
 8003e80:	20001978 	.word	0x20001978

08003e84 <PWM_SetDuty>:

void PWM_SetDuty(TIM_HandleTypeDef *htim, uint32_t channel, uint16_t pulse_us)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	80fb      	strh	r3, [r7, #6]
    // Clamp pulse to servo-safe range
    if (pulse_us < 500) pulse_us = 500;
 8003e92:	88fb      	ldrh	r3, [r7, #6]
 8003e94:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003e98:	d202      	bcs.n	8003ea0 <PWM_SetDuty+0x1c>
 8003e9a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003e9e:	80fb      	strh	r3, [r7, #6]
    if (pulse_us > 2500) pulse_us = 2500;
 8003ea0:	88fb      	ldrh	r3, [r7, #6]
 8003ea2:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d902      	bls.n	8003eb0 <PWM_SetDuty+0x2c>
 8003eaa:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8003eae:	80fb      	strh	r3, [r7, #6]

    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d104      	bne.n	8003ec0 <PWM_SetDuty+0x3c>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	88fa      	ldrh	r2, [r7, #6]
 8003ebc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003ebe:	e013      	b.n	8003ee8 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	d104      	bne.n	8003ed0 <PWM_SetDuty+0x4c>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	88fb      	ldrh	r3, [r7, #6]
 8003ecc:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003ece:	e00b      	b.n	8003ee8 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	2b08      	cmp	r3, #8
 8003ed4:	d104      	bne.n	8003ee0 <PWM_SetDuty+0x5c>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	88fb      	ldrh	r3, [r7, #6]
 8003edc:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8003ede:	e003      	b.n	8003ee8 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	88fb      	ldrh	r3, [r7, #6]
 8003ee6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003ee8:	bf00      	nop
 8003eea:	3714      	adds	r7, #20
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efa:	2300      	movs	r3, #0
 8003efc:	607b      	str	r3, [r7, #4]
 8003efe:	4b10      	ldr	r3, [pc, #64]	@ (8003f40 <HAL_MspInit+0x4c>)
 8003f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f02:	4a0f      	ldr	r2, [pc, #60]	@ (8003f40 <HAL_MspInit+0x4c>)
 8003f04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f40 <HAL_MspInit+0x4c>)
 8003f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f12:	607b      	str	r3, [r7, #4]
 8003f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f16:	2300      	movs	r3, #0
 8003f18:	603b      	str	r3, [r7, #0]
 8003f1a:	4b09      	ldr	r3, [pc, #36]	@ (8003f40 <HAL_MspInit+0x4c>)
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1e:	4a08      	ldr	r2, [pc, #32]	@ (8003f40 <HAL_MspInit+0x4c>)
 8003f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f26:	4b06      	ldr	r3, [pc, #24]	@ (8003f40 <HAL_MspInit+0x4c>)
 8003f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f2e:	603b      	str	r3, [r7, #0]
 8003f30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f32:	bf00      	nop
 8003f34:	370c      	adds	r7, #12
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	40023800 	.word	0x40023800

08003f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f44:	b480      	push	{r7}
 8003f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003f48:	bf00      	nop
 8003f4a:	e7fd      	b.n	8003f48 <NMI_Handler+0x4>

08003f4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f50:	bf00      	nop
 8003f52:	e7fd      	b.n	8003f50 <HardFault_Handler+0x4>

08003f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f54:	b480      	push	{r7}
 8003f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f58:	bf00      	nop
 8003f5a:	e7fd      	b.n	8003f58 <MemManage_Handler+0x4>

08003f5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f60:	bf00      	nop
 8003f62:	e7fd      	b.n	8003f60 <BusFault_Handler+0x4>

08003f64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f68:	bf00      	nop
 8003f6a:	e7fd      	b.n	8003f68 <UsageFault_Handler+0x4>

08003f6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f70:	bf00      	nop
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr

08003f7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f7e:	bf00      	nop
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr

08003f88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f8c:	bf00      	nop
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr

08003f96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f9a:	f001 fadd 	bl	8005558 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f9e:	bf00      	nop
 8003fa0:	bd80      	pop	{r7, pc}
	...

08003fa4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003fa8:	4802      	ldr	r0, [pc, #8]	@ (8003fb4 <DMA1_Stream5_IRQHandler+0x10>)
 8003faa:	f002 f98f 	bl	80062cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003fae:	bf00      	nop
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	20001f00 	.word	0x20001f00

08003fb8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003fbc:	4802      	ldr	r0, [pc, #8]	@ (8003fc8 <DMA1_Stream6_IRQHandler+0x10>)
 8003fbe:	f002 f985 	bl	80062cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003fc2:	bf00      	nop
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	20001f60 	.word	0x20001f60

08003fcc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003fd0:	4802      	ldr	r0, [pc, #8]	@ (8003fdc <DMA2_Stream2_IRQHandler+0x10>)
 8003fd2:	f002 f97b 	bl	80062cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003fd6:	bf00      	nop
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	20001e40 	.word	0x20001e40

08003fe0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003fe4:	4802      	ldr	r0, [pc, #8]	@ (8003ff0 <DMA2_Stream7_IRQHandler+0x10>)
 8003fe6:	f002 f971 	bl	80062cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003fea:	bf00      	nop
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	20001ea0 	.word	0x20001ea0

08003ff4 <USART2_IRQHandler>:

/* USER CODE BEGIN 1 */
void USART2_IRQHandler(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE) != RESET) {
 8003ffa:	4b13      	ldr	r3, [pc, #76]	@ (8004048 <USART2_IRQHandler+0x54>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0310 	and.w	r3, r3, #16
 8004004:	2b10      	cmp	r3, #16
 8004006:	d118      	bne.n	800403a <USART2_IRQHandler+0x46>
    __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8004008:	2300      	movs	r3, #0
 800400a:	603b      	str	r3, [r7, #0]
 800400c:	4b0e      	ldr	r3, [pc, #56]	@ (8004048 <USART2_IRQHandler+0x54>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	603b      	str	r3, [r7, #0]
 8004014:	4b0c      	ldr	r3, [pc, #48]	@ (8004048 <USART2_IRQHandler+0x54>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	603b      	str	r3, [r7, #0]
 800401c:	683b      	ldr	r3, [r7, #0]

    uint16_t dma_remaining_bytes = __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 800401e:	4b0a      	ldr	r3, [pc, #40]	@ (8004048 <USART2_IRQHandler+0x54>)
 8004020:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	80fb      	strh	r3, [r7, #6]
    uart_rx_write_pos = UART_RX_BUFFER_SIZE - dma_remaining_bytes;
 8004028:	88fb      	ldrh	r3, [r7, #6]
 800402a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800402e:	b29a      	uxth	r2, r3
 8004030:	4b06      	ldr	r3, [pc, #24]	@ (800404c <USART2_IRQHandler+0x58>)
 8004032:	801a      	strh	r2, [r3, #0]

    uart_new_data_available = true;
 8004034:	4b06      	ldr	r3, [pc, #24]	@ (8004050 <USART2_IRQHandler+0x5c>)
 8004036:	2201      	movs	r2, #1
 8004038:	701a      	strb	r2, [r3, #0]
  }

  HAL_UART_IRQHandler(&huart2);
 800403a:	4803      	ldr	r0, [pc, #12]	@ (8004048 <USART2_IRQHandler+0x54>)
 800403c:	f004 f9d2 	bl	80083e4 <HAL_UART_IRQHandler>
}
 8004040:	bf00      	nop
 8004042:	3708      	adds	r7, #8
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	20001df8 	.word	0x20001df8
 800404c:	20001d28 	.word	0x20001d28
 8004050:	20001d2a 	.word	0x20001d2a

08004054 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
  if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE) != RESET) {
 800405a:	4b13      	ldr	r3, [pc, #76]	@ (80040a8 <USART1_IRQHandler+0x54>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0310 	and.w	r3, r3, #16
 8004064:	2b10      	cmp	r3, #16
 8004066:	d118      	bne.n	800409a <USART1_IRQHandler+0x46>
    __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8004068:	2300      	movs	r3, #0
 800406a:	603b      	str	r3, [r7, #0]
 800406c:	4b0e      	ldr	r3, [pc, #56]	@ (80040a8 <USART1_IRQHandler+0x54>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	603b      	str	r3, [r7, #0]
 8004074:	4b0c      	ldr	r3, [pc, #48]	@ (80040a8 <USART1_IRQHandler+0x54>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	603b      	str	r3, [r7, #0]
 800407c:	683b      	ldr	r3, [r7, #0]

    uint16_t dma_remaining_bytes = __HAL_DMA_GET_COUNTER(huart1.hdmarx);
 800407e:	4b0a      	ldr	r3, [pc, #40]	@ (80040a8 <USART1_IRQHandler+0x54>)
 8004080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	80fb      	strh	r3, [r7, #6]
    uart_1_rx_write_pos = UART_1_RX_BUFFER_SIZE - dma_remaining_bytes;
 8004088:	88fb      	ldrh	r3, [r7, #6]
 800408a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800408e:	b29a      	uxth	r2, r3
 8004090:	4b06      	ldr	r3, [pc, #24]	@ (80040ac <USART1_IRQHandler+0x58>)
 8004092:	801a      	strh	r2, [r3, #0]

    uart_1_new_data_available = true;
 8004094:	4b06      	ldr	r3, [pc, #24]	@ (80040b0 <USART1_IRQHandler+0x5c>)
 8004096:	2201      	movs	r2, #1
 8004098:	701a      	strb	r2, [r3, #0]
  }

  HAL_UART_IRQHandler(&huart1);
 800409a:	4803      	ldr	r0, [pc, #12]	@ (80040a8 <USART1_IRQHandler+0x54>)
 800409c:	f004 f9a2 	bl	80083e4 <HAL_UART_IRQHandler>
}
 80040a0:	bf00      	nop
 80040a2:	3708      	adds	r7, #8
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	20001db0 	.word	0x20001db0
 80040ac:	20001c20 	.word	0x20001c20
 80040b0:	20001c22 	.word	0x20001c22

080040b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80040b4:	b480      	push	{r7}
 80040b6:	af00      	add	r7, sp, #0
  return 1;
 80040b8:	2301      	movs	r3, #1
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <_kill>:

int _kill(int pid, int sig)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80040ce:	f006 fb35 	bl	800a73c <__errno>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2216      	movs	r2, #22
 80040d6:	601a      	str	r2, [r3, #0]
  return -1;
 80040d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3708      	adds	r7, #8
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <_exit>:

void _exit (int status)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80040ec:	f04f 31ff 	mov.w	r1, #4294967295
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f7ff ffe7 	bl	80040c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80040f6:	bf00      	nop
 80040f8:	e7fd      	b.n	80040f6 <_exit+0x12>

080040fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b086      	sub	sp, #24
 80040fe:	af00      	add	r7, sp, #0
 8004100:	60f8      	str	r0, [r7, #12]
 8004102:	60b9      	str	r1, [r7, #8]
 8004104:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004106:	2300      	movs	r3, #0
 8004108:	617b      	str	r3, [r7, #20]
 800410a:	e00a      	b.n	8004122 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800410c:	f3af 8000 	nop.w
 8004110:	4601      	mov	r1, r0
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	1c5a      	adds	r2, r3, #1
 8004116:	60ba      	str	r2, [r7, #8]
 8004118:	b2ca      	uxtb	r2, r1
 800411a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	3301      	adds	r3, #1
 8004120:	617b      	str	r3, [r7, #20]
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	429a      	cmp	r2, r3
 8004128:	dbf0      	blt.n	800410c <_read+0x12>
  }

  return len;
 800412a:	687b      	ldr	r3, [r7, #4]
}
 800412c:	4618      	mov	r0, r3
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004140:	2300      	movs	r3, #0
 8004142:	617b      	str	r3, [r7, #20]
 8004144:	e009      	b.n	800415a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	1c5a      	adds	r2, r3, #1
 800414a:	60ba      	str	r2, [r7, #8]
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	4618      	mov	r0, r3
 8004150:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	3301      	adds	r3, #1
 8004158:	617b      	str	r3, [r7, #20]
 800415a:	697a      	ldr	r2, [r7, #20]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	429a      	cmp	r2, r3
 8004160:	dbf1      	blt.n	8004146 <_write+0x12>
  }
  return len;
 8004162:	687b      	ldr	r3, [r7, #4]
}
 8004164:	4618      	mov	r0, r3
 8004166:	3718      	adds	r7, #24
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <_close>:

int _close(int file)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004174:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004178:	4618      	mov	r0, r3
 800417a:	370c      	adds	r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004194:	605a      	str	r2, [r3, #4]
  return 0;
 8004196:	2300      	movs	r3, #0
}
 8004198:	4618      	mov	r0, r3
 800419a:	370c      	adds	r7, #12
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <_isatty>:

int _isatty(int file)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80041ac:	2301      	movs	r3, #1
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr

080041ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80041ba:	b480      	push	{r7}
 80041bc:	b085      	sub	sp, #20
 80041be:	af00      	add	r7, sp, #0
 80041c0:	60f8      	str	r0, [r7, #12]
 80041c2:	60b9      	str	r1, [r7, #8]
 80041c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3714      	adds	r7, #20
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80041dc:	4a14      	ldr	r2, [pc, #80]	@ (8004230 <_sbrk+0x5c>)
 80041de:	4b15      	ldr	r3, [pc, #84]	@ (8004234 <_sbrk+0x60>)
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80041e8:	4b13      	ldr	r3, [pc, #76]	@ (8004238 <_sbrk+0x64>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d102      	bne.n	80041f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80041f0:	4b11      	ldr	r3, [pc, #68]	@ (8004238 <_sbrk+0x64>)
 80041f2:	4a12      	ldr	r2, [pc, #72]	@ (800423c <_sbrk+0x68>)
 80041f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80041f6:	4b10      	ldr	r3, [pc, #64]	@ (8004238 <_sbrk+0x64>)
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4413      	add	r3, r2
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	429a      	cmp	r2, r3
 8004202:	d207      	bcs.n	8004214 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004204:	f006 fa9a 	bl	800a73c <__errno>
 8004208:	4603      	mov	r3, r0
 800420a:	220c      	movs	r2, #12
 800420c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800420e:	f04f 33ff 	mov.w	r3, #4294967295
 8004212:	e009      	b.n	8004228 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004214:	4b08      	ldr	r3, [pc, #32]	@ (8004238 <_sbrk+0x64>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800421a:	4b07      	ldr	r3, [pc, #28]	@ (8004238 <_sbrk+0x64>)
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4413      	add	r3, r2
 8004222:	4a05      	ldr	r2, [pc, #20]	@ (8004238 <_sbrk+0x64>)
 8004224:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004226:	68fb      	ldr	r3, [r7, #12]
}
 8004228:	4618      	mov	r0, r3
 800422a:	3718      	adds	r7, #24
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	20020000 	.word	0x20020000
 8004234:	00000400 	.word	0x00000400
 8004238:	2000189c 	.word	0x2000189c
 800423c:	20002110 	.word	0x20002110

08004240 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004244:	4b06      	ldr	r3, [pc, #24]	@ (8004260 <SystemInit+0x20>)
 8004246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800424a:	4a05      	ldr	r2, [pc, #20]	@ (8004260 <SystemInit+0x20>)
 800424c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004250:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004254:	bf00      	nop
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	e000ed00 	.word	0xe000ed00

08004264 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim1_ch3;
DMA_HandleTypeDef hdma_tim8_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b096      	sub	sp, #88	@ 0x58
 8004268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800426a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800426e:	2200      	movs	r2, #0
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	605a      	str	r2, [r3, #4]
 8004274:	609a      	str	r2, [r3, #8]
 8004276:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004278:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800427c:	2200      	movs	r2, #0
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004282:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004286:	2200      	movs	r2, #0
 8004288:	601a      	str	r2, [r3, #0]
 800428a:	605a      	str	r2, [r3, #4]
 800428c:	609a      	str	r2, [r3, #8]
 800428e:	60da      	str	r2, [r3, #12]
 8004290:	611a      	str	r2, [r3, #16]
 8004292:	615a      	str	r2, [r3, #20]
 8004294:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004296:	1d3b      	adds	r3, r7, #4
 8004298:	2220      	movs	r2, #32
 800429a:	2100      	movs	r1, #0
 800429c:	4618      	mov	r0, r3
 800429e:	f006 f99f 	bl	800a5e0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80042a2:	4b42      	ldr	r3, [pc, #264]	@ (80043ac <MX_TIM1_Init+0x148>)
 80042a4:	4a42      	ldr	r2, [pc, #264]	@ (80043b0 <MX_TIM1_Init+0x14c>)
 80042a6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80042a8:	4b40      	ldr	r3, [pc, #256]	@ (80043ac <MX_TIM1_Init+0x148>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042ae:	4b3f      	ldr	r3, [pc, #252]	@ (80043ac <MX_TIM1_Init+0x148>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 34;
 80042b4:	4b3d      	ldr	r3, [pc, #244]	@ (80043ac <MX_TIM1_Init+0x148>)
 80042b6:	2222      	movs	r2, #34	@ 0x22
 80042b8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042ba:	4b3c      	ldr	r3, [pc, #240]	@ (80043ac <MX_TIM1_Init+0x148>)
 80042bc:	2200      	movs	r2, #0
 80042be:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80042c0:	4b3a      	ldr	r3, [pc, #232]	@ (80043ac <MX_TIM1_Init+0x148>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042c6:	4b39      	ldr	r3, [pc, #228]	@ (80043ac <MX_TIM1_Init+0x148>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80042cc:	4837      	ldr	r0, [pc, #220]	@ (80043ac <MX_TIM1_Init+0x148>)
 80042ce:	f003 f8b5 	bl	800743c <HAL_TIM_Base_Init>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80042d8:	f7ff fdb6 	bl	8003e48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80042e2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80042e6:	4619      	mov	r1, r3
 80042e8:	4830      	ldr	r0, [pc, #192]	@ (80043ac <MX_TIM1_Init+0x148>)
 80042ea:	f003 facf 	bl	800788c <HAL_TIM_ConfigClockSource>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d001      	beq.n	80042f8 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80042f4:	f7ff fda8 	bl	8003e48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80042f8:	482c      	ldr	r0, [pc, #176]	@ (80043ac <MX_TIM1_Init+0x148>)
 80042fa:	f003 f8ee 	bl	80074da <HAL_TIM_PWM_Init>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d001      	beq.n	8004308 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8004304:	f7ff fda0 	bl	8003e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004308:	2300      	movs	r3, #0
 800430a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800430c:	2300      	movs	r3, #0
 800430e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004310:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004314:	4619      	mov	r1, r3
 8004316:	4825      	ldr	r0, [pc, #148]	@ (80043ac <MX_TIM1_Init+0x148>)
 8004318:	f003 fe96 	bl	8008048 <HAL_TIMEx_MasterConfigSynchronization>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8004322:	f7ff fd91 	bl	8003e48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004326:	2360      	movs	r3, #96	@ 0x60
 8004328:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800432a:	2300      	movs	r3, #0
 800432c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800432e:	2300      	movs	r3, #0
 8004330:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004332:	2300      	movs	r3, #0
 8004334:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004336:	2300      	movs	r3, #0
 8004338:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800433a:	2300      	movs	r3, #0
 800433c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800433e:	2300      	movs	r3, #0
 8004340:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004342:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004346:	2200      	movs	r2, #0
 8004348:	4619      	mov	r1, r3
 800434a:	4818      	ldr	r0, [pc, #96]	@ (80043ac <MX_TIM1_Init+0x148>)
 800434c:	f003 f9dc 	bl	8007708 <HAL_TIM_PWM_ConfigChannel>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8004356:	f7ff fd77 	bl	8003e48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800435a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800435e:	2208      	movs	r2, #8
 8004360:	4619      	mov	r1, r3
 8004362:	4812      	ldr	r0, [pc, #72]	@ (80043ac <MX_TIM1_Init+0x148>)
 8004364:	f003 f9d0 	bl	8007708 <HAL_TIM_PWM_ConfigChannel>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d001      	beq.n	8004372 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 800436e:	f7ff fd6b 	bl	8003e48 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004372:	2300      	movs	r3, #0
 8004374:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004376:	2300      	movs	r3, #0
 8004378:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800437a:	2300      	movs	r3, #0
 800437c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800437e:	2300      	movs	r3, #0
 8004380:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004382:	2300      	movs	r3, #0
 8004384:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004386:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800438a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800438c:	2300      	movs	r3, #0
 800438e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004390:	1d3b      	adds	r3, r7, #4
 8004392:	4619      	mov	r1, r3
 8004394:	4805      	ldr	r0, [pc, #20]	@ (80043ac <MX_TIM1_Init+0x148>)
 8004396:	f003 fed3 	bl	8008140 <HAL_TIMEx_ConfigBreakDeadTime>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80043a0:	f7ff fd52 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80043a4:	bf00      	nop
 80043a6:	3758      	adds	r7, #88	@ 0x58
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	200018a0 	.word	0x200018a0
 80043b0:	40010000 	.word	0x40010000

080043b4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80043ba:	f107 0308 	add.w	r3, r7, #8
 80043be:	2200      	movs	r2, #0
 80043c0:	601a      	str	r2, [r3, #0]
 80043c2:	605a      	str	r2, [r3, #4]
 80043c4:	609a      	str	r2, [r3, #8]
 80043c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043c8:	463b      	mov	r3, r7
 80043ca:	2200      	movs	r2, #0
 80043cc:	601a      	str	r2, [r3, #0]
 80043ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80043d0:	4b1e      	ldr	r3, [pc, #120]	@ (800444c <MX_TIM8_Init+0x98>)
 80043d2:	4a1f      	ldr	r2, [pc, #124]	@ (8004450 <MX_TIM8_Init+0x9c>)
 80043d4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80043d6:	4b1d      	ldr	r3, [pc, #116]	@ (800444c <MX_TIM8_Init+0x98>)
 80043d8:	2200      	movs	r2, #0
 80043da:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043dc:	4b1b      	ldr	r3, [pc, #108]	@ (800444c <MX_TIM8_Init+0x98>)
 80043de:	2200      	movs	r2, #0
 80043e0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 34;
 80043e2:	4b1a      	ldr	r3, [pc, #104]	@ (800444c <MX_TIM8_Init+0x98>)
 80043e4:	2222      	movs	r2, #34	@ 0x22
 80043e6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043e8:	4b18      	ldr	r3, [pc, #96]	@ (800444c <MX_TIM8_Init+0x98>)
 80043ea:	2200      	movs	r2, #0
 80043ec:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80043ee:	4b17      	ldr	r3, [pc, #92]	@ (800444c <MX_TIM8_Init+0x98>)
 80043f0:	2200      	movs	r2, #0
 80043f2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043f4:	4b15      	ldr	r3, [pc, #84]	@ (800444c <MX_TIM8_Init+0x98>)
 80043f6:	2200      	movs	r2, #0
 80043f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80043fa:	4814      	ldr	r0, [pc, #80]	@ (800444c <MX_TIM8_Init+0x98>)
 80043fc:	f003 f81e 	bl	800743c <HAL_TIM_Base_Init>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <MX_TIM8_Init+0x56>
  {
    Error_Handler();
 8004406:	f7ff fd1f 	bl	8003e48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800440a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800440e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8004410:	f107 0308 	add.w	r3, r7, #8
 8004414:	4619      	mov	r1, r3
 8004416:	480d      	ldr	r0, [pc, #52]	@ (800444c <MX_TIM8_Init+0x98>)
 8004418:	f003 fa38 	bl	800788c <HAL_TIM_ConfigClockSource>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <MX_TIM8_Init+0x72>
  {
    Error_Handler();
 8004422:	f7ff fd11 	bl	8003e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004426:	2300      	movs	r3, #0
 8004428:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800442a:	2300      	movs	r3, #0
 800442c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800442e:	463b      	mov	r3, r7
 8004430:	4619      	mov	r1, r3
 8004432:	4806      	ldr	r0, [pc, #24]	@ (800444c <MX_TIM8_Init+0x98>)
 8004434:	f003 fe08 	bl	8008048 <HAL_TIMEx_MasterConfigSynchronization>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d001      	beq.n	8004442 <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 800443e:	f7ff fd03 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004442:	bf00      	nop
 8004444:	3718      	adds	r7, #24
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	200018e8 	.word	0x200018e8
 8004450:	40010400 	.word	0x40010400

08004454 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b08c      	sub	sp, #48	@ 0x30
 8004458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800445a:	f107 0320 	add.w	r3, r7, #32
 800445e:	2200      	movs	r2, #0
 8004460:	601a      	str	r2, [r3, #0]
 8004462:	605a      	str	r2, [r3, #4]
 8004464:	609a      	str	r2, [r3, #8]
 8004466:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004468:	1d3b      	adds	r3, r7, #4
 800446a:	2200      	movs	r2, #0
 800446c:	601a      	str	r2, [r3, #0]
 800446e:	605a      	str	r2, [r3, #4]
 8004470:	609a      	str	r2, [r3, #8]
 8004472:	60da      	str	r2, [r3, #12]
 8004474:	611a      	str	r2, [r3, #16]
 8004476:	615a      	str	r2, [r3, #20]
 8004478:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800447a:	4b2b      	ldr	r3, [pc, #172]	@ (8004528 <MX_TIM9_Init+0xd4>)
 800447c:	4a2b      	ldr	r2, [pc, #172]	@ (800452c <MX_TIM9_Init+0xd8>)
 800447e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 167;
 8004480:	4b29      	ldr	r3, [pc, #164]	@ (8004528 <MX_TIM9_Init+0xd4>)
 8004482:	22a7      	movs	r2, #167	@ 0xa7
 8004484:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004486:	4b28      	ldr	r3, [pc, #160]	@ (8004528 <MX_TIM9_Init+0xd4>)
 8004488:	2200      	movs	r2, #0
 800448a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 19999;
 800448c:	4b26      	ldr	r3, [pc, #152]	@ (8004528 <MX_TIM9_Init+0xd4>)
 800448e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8004492:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004494:	4b24      	ldr	r3, [pc, #144]	@ (8004528 <MX_TIM9_Init+0xd4>)
 8004496:	2200      	movs	r2, #0
 8004498:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800449a:	4b23      	ldr	r3, [pc, #140]	@ (8004528 <MX_TIM9_Init+0xd4>)
 800449c:	2200      	movs	r2, #0
 800449e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80044a0:	4821      	ldr	r0, [pc, #132]	@ (8004528 <MX_TIM9_Init+0xd4>)
 80044a2:	f002 ffcb 	bl	800743c <HAL_TIM_Base_Init>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d001      	beq.n	80044b0 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 80044ac:	f7ff fccc 	bl	8003e48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80044b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044b4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80044b6:	f107 0320 	add.w	r3, r7, #32
 80044ba:	4619      	mov	r1, r3
 80044bc:	481a      	ldr	r0, [pc, #104]	@ (8004528 <MX_TIM9_Init+0xd4>)
 80044be:	f003 f9e5 	bl	800788c <HAL_TIM_ConfigClockSource>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d001      	beq.n	80044cc <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 80044c8:	f7ff fcbe 	bl	8003e48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80044cc:	4816      	ldr	r0, [pc, #88]	@ (8004528 <MX_TIM9_Init+0xd4>)
 80044ce:	f003 f804 	bl	80074da <HAL_TIM_PWM_Init>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d001      	beq.n	80044dc <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 80044d8:	f7ff fcb6 	bl	8003e48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80044dc:	2360      	movs	r3, #96	@ 0x60
 80044de:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80044e0:	2300      	movs	r3, #0
 80044e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80044e4:	2300      	movs	r3, #0
 80044e6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80044e8:	2300      	movs	r3, #0
 80044ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80044ec:	1d3b      	adds	r3, r7, #4
 80044ee:	2200      	movs	r2, #0
 80044f0:	4619      	mov	r1, r3
 80044f2:	480d      	ldr	r0, [pc, #52]	@ (8004528 <MX_TIM9_Init+0xd4>)
 80044f4:	f003 f908 	bl	8007708 <HAL_TIM_PWM_ConfigChannel>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d001      	beq.n	8004502 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 80044fe:	f7ff fca3 	bl	8003e48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004502:	1d3b      	adds	r3, r7, #4
 8004504:	2204      	movs	r2, #4
 8004506:	4619      	mov	r1, r3
 8004508:	4807      	ldr	r0, [pc, #28]	@ (8004528 <MX_TIM9_Init+0xd4>)
 800450a:	f003 f8fd 	bl	8007708 <HAL_TIM_PWM_ConfigChannel>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d001      	beq.n	8004518 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8004514:	f7ff fc98 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8004518:	4803      	ldr	r0, [pc, #12]	@ (8004528 <MX_TIM9_Init+0xd4>)
 800451a:	f000 f9df 	bl	80048dc <HAL_TIM_MspPostInit>

}
 800451e:	bf00      	nop
 8004520:	3730      	adds	r7, #48	@ 0x30
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	20001930 	.word	0x20001930
 800452c:	40014000 	.word	0x40014000

08004530 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b088      	sub	sp, #32
 8004534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004536:	1d3b      	adds	r3, r7, #4
 8004538:	2200      	movs	r2, #0
 800453a:	601a      	str	r2, [r3, #0]
 800453c:	605a      	str	r2, [r3, #4]
 800453e:	609a      	str	r2, [r3, #8]
 8004540:	60da      	str	r2, [r3, #12]
 8004542:	611a      	str	r2, [r3, #16]
 8004544:	615a      	str	r2, [r3, #20]
 8004546:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8004548:	4b1f      	ldr	r3, [pc, #124]	@ (80045c8 <MX_TIM12_Init+0x98>)
 800454a:	4a20      	ldr	r2, [pc, #128]	@ (80045cc <MX_TIM12_Init+0x9c>)
 800454c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 167;
 800454e:	4b1e      	ldr	r3, [pc, #120]	@ (80045c8 <MX_TIM12_Init+0x98>)
 8004550:	22a7      	movs	r2, #167	@ 0xa7
 8004552:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004554:	4b1c      	ldr	r3, [pc, #112]	@ (80045c8 <MX_TIM12_Init+0x98>)
 8004556:	2200      	movs	r2, #0
 8004558:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 4999;
 800455a:	4b1b      	ldr	r3, [pc, #108]	@ (80045c8 <MX_TIM12_Init+0x98>)
 800455c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004560:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004562:	4b19      	ldr	r3, [pc, #100]	@ (80045c8 <MX_TIM12_Init+0x98>)
 8004564:	2200      	movs	r2, #0
 8004566:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004568:	4b17      	ldr	r3, [pc, #92]	@ (80045c8 <MX_TIM12_Init+0x98>)
 800456a:	2200      	movs	r2, #0
 800456c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800456e:	4816      	ldr	r0, [pc, #88]	@ (80045c8 <MX_TIM12_Init+0x98>)
 8004570:	f002 ffb3 	bl	80074da <HAL_TIM_PWM_Init>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d001      	beq.n	800457e <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800457a:	f7ff fc65 	bl	8003e48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800457e:	2360      	movs	r3, #96	@ 0x60
 8004580:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004582:	2300      	movs	r3, #0
 8004584:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004586:	2300      	movs	r3, #0
 8004588:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800458a:	2300      	movs	r3, #0
 800458c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800458e:	1d3b      	adds	r3, r7, #4
 8004590:	2200      	movs	r2, #0
 8004592:	4619      	mov	r1, r3
 8004594:	480c      	ldr	r0, [pc, #48]	@ (80045c8 <MX_TIM12_Init+0x98>)
 8004596:	f003 f8b7 	bl	8007708 <HAL_TIM_PWM_ConfigChannel>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d001      	beq.n	80045a4 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80045a0:	f7ff fc52 	bl	8003e48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80045a4:	1d3b      	adds	r3, r7, #4
 80045a6:	2204      	movs	r2, #4
 80045a8:	4619      	mov	r1, r3
 80045aa:	4807      	ldr	r0, [pc, #28]	@ (80045c8 <MX_TIM12_Init+0x98>)
 80045ac:	f003 f8ac 	bl	8007708 <HAL_TIM_PWM_ConfigChannel>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d001      	beq.n	80045ba <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 80045b6:	f7ff fc47 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80045ba:	4803      	ldr	r0, [pc, #12]	@ (80045c8 <MX_TIM12_Init+0x98>)
 80045bc:	f000 f98e 	bl	80048dc <HAL_TIM_MspPostInit>

}
 80045c0:	bf00      	nop
 80045c2:	3720      	adds	r7, #32
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	20001978 	.word	0x20001978
 80045cc:	40001800 	.word	0x40001800

080045d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a93      	ldr	r2, [pc, #588]	@ (800482c <HAL_TIM_Base_MspInit+0x25c>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	f040 80df 	bne.w	80047a2 <HAL_TIM_Base_MspInit+0x1d2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80045e4:	2300      	movs	r3, #0
 80045e6:	617b      	str	r3, [r7, #20]
 80045e8:	4b91      	ldr	r3, [pc, #580]	@ (8004830 <HAL_TIM_Base_MspInit+0x260>)
 80045ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ec:	4a90      	ldr	r2, [pc, #576]	@ (8004830 <HAL_TIM_Base_MspInit+0x260>)
 80045ee:	f043 0301 	orr.w	r3, r3, #1
 80045f2:	6453      	str	r3, [r2, #68]	@ 0x44
 80045f4:	4b8e      	ldr	r3, [pc, #568]	@ (8004830 <HAL_TIM_Base_MspInit+0x260>)
 80045f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f8:	f003 0301 	and.w	r3, r3, #1
 80045fc:	617b      	str	r3, [r7, #20]
 80045fe:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 8004600:	4b8c      	ldr	r3, [pc, #560]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 8004602:	4a8d      	ldr	r2, [pc, #564]	@ (8004838 <HAL_TIM_Base_MspInit+0x268>)
 8004604:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8004606:	4b8b      	ldr	r3, [pc, #556]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 8004608:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800460c:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800460e:	4b89      	ldr	r3, [pc, #548]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 8004610:	2200      	movs	r2, #0
 8004612:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8004614:	4b87      	ldr	r3, [pc, #540]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 8004616:	2200      	movs	r2, #0
 8004618:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 800461a:	4b86      	ldr	r3, [pc, #536]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 800461c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004620:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004622:	4b84      	ldr	r3, [pc, #528]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 8004624:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004628:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800462a:	4b82      	ldr	r3, [pc, #520]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 800462c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004630:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8004632:	4b80      	ldr	r3, [pc, #512]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 8004634:	2200      	movs	r2, #0
 8004636:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004638:	4b7e      	ldr	r3, [pc, #504]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 800463a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800463e:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004640:	4b7c      	ldr	r3, [pc, #496]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 8004642:	2200      	movs	r2, #0
 8004644:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8004646:	487b      	ldr	r0, [pc, #492]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 8004648:	f001 fca8 	bl	8005f9c <HAL_DMA_Init>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d001      	beq.n	8004656 <HAL_TIM_Base_MspInit+0x86>
    {
      Error_Handler();
 8004652:	f7ff fbf9 	bl	8003e48 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a76      	ldr	r2, [pc, #472]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 800465a:	621a      	str	r2, [r3, #32]
 800465c:	4a75      	ldr	r2, [pc, #468]	@ (8004834 <HAL_TIM_Base_MspInit+0x264>)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1_CH4_TRIG_COM Init */
    hdma_tim1_ch4_trig_com.Instance = DMA2_Stream4;
 8004662:	4b76      	ldr	r3, [pc, #472]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 8004664:	4a76      	ldr	r2, [pc, #472]	@ (8004840 <HAL_TIM_Base_MspInit+0x270>)
 8004666:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch4_trig_com.Init.Channel = DMA_CHANNEL_6;
 8004668:	4b74      	ldr	r3, [pc, #464]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 800466a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800466e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004670:	4b72      	ldr	r3, [pc, #456]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 8004672:	2200      	movs	r2, #0
 8004674:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8004676:	4b71      	ldr	r3, [pc, #452]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 8004678:	2200      	movs	r2, #0
 800467a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 800467c:	4b6f      	ldr	r3, [pc, #444]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 800467e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004682:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004684:	4b6d      	ldr	r3, [pc, #436]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 8004686:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800468a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800468c:	4b6b      	ldr	r3, [pc, #428]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 800468e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004692:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_NORMAL;
 8004694:	4b69      	ldr	r3, [pc, #420]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 8004696:	2200      	movs	r2, #0
 8004698:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800469a:	4b68      	ldr	r3, [pc, #416]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 800469c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80046a0:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80046a2:	4b66      	ldr	r3, [pc, #408]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 80046a4:	2200      	movs	r2, #0
 80046a6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 80046a8:	4864      	ldr	r0, [pc, #400]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 80046aa:	f001 fc77 	bl	8005f9c <HAL_DMA_Init>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d001      	beq.n	80046b8 <HAL_TIM_Base_MspInit+0xe8>
    {
      Error_Handler();
 80046b4:	f7ff fbc8 	bl	8003e48 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a60      	ldr	r2, [pc, #384]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 80046bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80046be:	4a5f      	ldr	r2, [pc, #380]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a5d      	ldr	r2, [pc, #372]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 80046c8:	639a      	str	r2, [r3, #56]	@ 0x38
 80046ca:	4a5c      	ldr	r2, [pc, #368]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a5a      	ldr	r2, [pc, #360]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 80046d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80046d6:	4a59      	ldr	r2, [pc, #356]	@ (800483c <HAL_TIM_Base_MspInit+0x26c>)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 80046dc:	4b59      	ldr	r3, [pc, #356]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 80046de:	4a5a      	ldr	r2, [pc, #360]	@ (8004848 <HAL_TIM_Base_MspInit+0x278>)
 80046e0:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 80046e2:	4b58      	ldr	r3, [pc, #352]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 80046e4:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80046e8:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046ea:	4b56      	ldr	r3, [pc, #344]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80046f0:	4b54      	ldr	r3, [pc, #336]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80046f6:	4b53      	ldr	r3, [pc, #332]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 80046f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80046fc:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80046fe:	4b51      	ldr	r3, [pc, #324]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 8004700:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004704:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004706:	4b4f      	ldr	r3, [pc, #316]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 8004708:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800470c:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 800470e:	4b4d      	ldr	r3, [pc, #308]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 8004710:	2200      	movs	r2, #0
 8004712:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004714:	4b4b      	ldr	r3, [pc, #300]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 8004716:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800471a:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800471c:	4b49      	ldr	r3, [pc, #292]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 800471e:	2200      	movs	r2, #0
 8004720:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8004722:	4848      	ldr	r0, [pc, #288]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 8004724:	f001 fc3a 	bl	8005f9c <HAL_DMA_Init>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d001      	beq.n	8004732 <HAL_TIM_Base_MspInit+0x162>
    {
      Error_Handler();
 800472e:	f7ff fb8b 	bl	8003e48 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a43      	ldr	r2, [pc, #268]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 8004736:	625a      	str	r2, [r3, #36]	@ 0x24
 8004738:	4a42      	ldr	r2, [pc, #264]	@ (8004844 <HAL_TIM_Base_MspInit+0x274>)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA2_Stream6;
 800473e:	4b43      	ldr	r3, [pc, #268]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 8004740:	4a43      	ldr	r2, [pc, #268]	@ (8004850 <HAL_TIM_Base_MspInit+0x280>)
 8004742:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Channel = DMA_CHANNEL_6;
 8004744:	4b41      	ldr	r3, [pc, #260]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 8004746:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800474a:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800474c:	4b3f      	ldr	r3, [pc, #252]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 800474e:	2200      	movs	r2, #0
 8004750:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004752:	4b3e      	ldr	r3, [pc, #248]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 8004754:	2200      	movs	r2, #0
 8004756:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8004758:	4b3c      	ldr	r3, [pc, #240]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 800475a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800475e:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004760:	4b3a      	ldr	r3, [pc, #232]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 8004762:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004766:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004768:	4b38      	ldr	r3, [pc, #224]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 800476a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800476e:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 8004770:	4b36      	ldr	r3, [pc, #216]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 8004772:	2200      	movs	r2, #0
 8004774:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004776:	4b35      	ldr	r3, [pc, #212]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 8004778:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800477c:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800477e:	4b33      	ldr	r3, [pc, #204]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 8004780:	2200      	movs	r2, #0
 8004782:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8004784:	4831      	ldr	r0, [pc, #196]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 8004786:	f001 fc09 	bl	8005f9c <HAL_DMA_Init>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d001      	beq.n	8004794 <HAL_TIM_Base_MspInit+0x1c4>
    {
      Error_Handler();
 8004790:	f7ff fb5a 	bl	8003e48 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a2d      	ldr	r2, [pc, #180]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 8004798:	62da      	str	r2, [r3, #44]	@ 0x2c
 800479a:	4a2c      	ldr	r2, [pc, #176]	@ (800484c <HAL_TIM_Base_MspInit+0x27c>)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 80047a0:	e071      	b.n	8004886 <HAL_TIM_Base_MspInit+0x2b6>
  else if(tim_baseHandle->Instance==TIM8)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a2b      	ldr	r2, [pc, #172]	@ (8004854 <HAL_TIM_Base_MspInit+0x284>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d159      	bne.n	8004860 <HAL_TIM_Base_MspInit+0x290>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80047ac:	2300      	movs	r3, #0
 80047ae:	613b      	str	r3, [r7, #16]
 80047b0:	4b1f      	ldr	r3, [pc, #124]	@ (8004830 <HAL_TIM_Base_MspInit+0x260>)
 80047b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047b4:	4a1e      	ldr	r2, [pc, #120]	@ (8004830 <HAL_TIM_Base_MspInit+0x260>)
 80047b6:	f043 0302 	orr.w	r3, r3, #2
 80047ba:	6453      	str	r3, [r2, #68]	@ 0x44
 80047bc:	4b1c      	ldr	r3, [pc, #112]	@ (8004830 <HAL_TIM_Base_MspInit+0x260>)
 80047be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c0:	f003 0302 	and.w	r3, r3, #2
 80047c4:	613b      	str	r3, [r7, #16]
 80047c6:	693b      	ldr	r3, [r7, #16]
    hdma_tim8_up.Instance = DMA2_Stream1;
 80047c8:	4b23      	ldr	r3, [pc, #140]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 80047ca:	4a24      	ldr	r2, [pc, #144]	@ (800485c <HAL_TIM_Base_MspInit+0x28c>)
 80047cc:	601a      	str	r2, [r3, #0]
    hdma_tim8_up.Init.Channel = DMA_CHANNEL_7;
 80047ce:	4b22      	ldr	r3, [pc, #136]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 80047d0:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80047d4:	605a      	str	r2, [r3, #4]
    hdma_tim8_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047d6:	4b20      	ldr	r3, [pc, #128]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 80047d8:	2200      	movs	r2, #0
 80047da:	609a      	str	r2, [r3, #8]
    hdma_tim8_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80047dc:	4b1e      	ldr	r3, [pc, #120]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 80047de:	2200      	movs	r2, #0
 80047e0:	60da      	str	r2, [r3, #12]
    hdma_tim8_up.Init.MemInc = DMA_MINC_ENABLE;
 80047e2:	4b1d      	ldr	r3, [pc, #116]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 80047e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80047e8:	611a      	str	r2, [r3, #16]
    hdma_tim8_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80047ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 80047ec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80047f0:	615a      	str	r2, [r3, #20]
    hdma_tim8_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80047f2:	4b19      	ldr	r3, [pc, #100]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 80047f4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80047f8:	619a      	str	r2, [r3, #24]
    hdma_tim8_up.Init.Mode = DMA_NORMAL;
 80047fa:	4b17      	ldr	r3, [pc, #92]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	61da      	str	r2, [r3, #28]
    hdma_tim8_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004800:	4b15      	ldr	r3, [pc, #84]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 8004802:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004806:	621a      	str	r2, [r3, #32]
    hdma_tim8_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004808:	4b13      	ldr	r3, [pc, #76]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 800480a:	2200      	movs	r2, #0
 800480c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim8_up) != HAL_OK)
 800480e:	4812      	ldr	r0, [pc, #72]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 8004810:	f001 fbc4 	bl	8005f9c <HAL_DMA_Init>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <HAL_TIM_Base_MspInit+0x24e>
      Error_Handler();
 800481a:	f7ff fb15 	bl	8003e48 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim8_up);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a0d      	ldr	r2, [pc, #52]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 8004822:	621a      	str	r2, [r3, #32]
 8004824:	4a0c      	ldr	r2, [pc, #48]	@ (8004858 <HAL_TIM_Base_MspInit+0x288>)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800482a:	e02c      	b.n	8004886 <HAL_TIM_Base_MspInit+0x2b6>
 800482c:	40010000 	.word	0x40010000
 8004830:	40023800 	.word	0x40023800
 8004834:	200019c0 	.word	0x200019c0
 8004838:	40026488 	.word	0x40026488
 800483c:	20001a20 	.word	0x20001a20
 8004840:	40026470 	.word	0x40026470
 8004844:	20001a80 	.word	0x20001a80
 8004848:	40026458 	.word	0x40026458
 800484c:	20001ae0 	.word	0x20001ae0
 8004850:	400264a0 	.word	0x400264a0
 8004854:	40010400 	.word	0x40010400
 8004858:	20001b40 	.word	0x20001b40
 800485c:	40026428 	.word	0x40026428
  else if(tim_baseHandle->Instance==TIM9)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a0a      	ldr	r2, [pc, #40]	@ (8004890 <HAL_TIM_Base_MspInit+0x2c0>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d10d      	bne.n	8004886 <HAL_TIM_Base_MspInit+0x2b6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800486a:	2300      	movs	r3, #0
 800486c:	60fb      	str	r3, [r7, #12]
 800486e:	4b09      	ldr	r3, [pc, #36]	@ (8004894 <HAL_TIM_Base_MspInit+0x2c4>)
 8004870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004872:	4a08      	ldr	r2, [pc, #32]	@ (8004894 <HAL_TIM_Base_MspInit+0x2c4>)
 8004874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004878:	6453      	str	r3, [r2, #68]	@ 0x44
 800487a:	4b06      	ldr	r3, [pc, #24]	@ (8004894 <HAL_TIM_Base_MspInit+0x2c4>)
 800487c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800487e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004882:	60fb      	str	r3, [r7, #12]
 8004884:	68fb      	ldr	r3, [r7, #12]
}
 8004886:	bf00      	nop
 8004888:	3718      	adds	r7, #24
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	40014000 	.word	0x40014000
 8004894:	40023800 	.word	0x40023800

08004898 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a0b      	ldr	r2, [pc, #44]	@ (80048d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d10d      	bne.n	80048c6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80048aa:	2300      	movs	r3, #0
 80048ac:	60fb      	str	r3, [r7, #12]
 80048ae:	4b0a      	ldr	r3, [pc, #40]	@ (80048d8 <HAL_TIM_PWM_MspInit+0x40>)
 80048b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b2:	4a09      	ldr	r2, [pc, #36]	@ (80048d8 <HAL_TIM_PWM_MspInit+0x40>)
 80048b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80048ba:	4b07      	ldr	r3, [pc, #28]	@ (80048d8 <HAL_TIM_PWM_MspInit+0x40>)
 80048bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c2:	60fb      	str	r3, [r7, #12]
 80048c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80048c6:	bf00      	nop
 80048c8:	3714      	adds	r7, #20
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	40001800 	.word	0x40001800
 80048d8:	40023800 	.word	0x40023800

080048dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08a      	sub	sp, #40	@ 0x28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048e4:	f107 0314 	add.w	r3, r7, #20
 80048e8:	2200      	movs	r2, #0
 80048ea:	601a      	str	r2, [r3, #0]
 80048ec:	605a      	str	r2, [r3, #4]
 80048ee:	609a      	str	r2, [r3, #8]
 80048f0:	60da      	str	r2, [r3, #12]
 80048f2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM9)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a24      	ldr	r2, [pc, #144]	@ (800498c <HAL_TIM_MspPostInit+0xb0>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d11e      	bne.n	800493c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80048fe:	2300      	movs	r3, #0
 8004900:	613b      	str	r3, [r7, #16]
 8004902:	4b23      	ldr	r3, [pc, #140]	@ (8004990 <HAL_TIM_MspPostInit+0xb4>)
 8004904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004906:	4a22      	ldr	r2, [pc, #136]	@ (8004990 <HAL_TIM_MspPostInit+0xb4>)
 8004908:	f043 0310 	orr.w	r3, r3, #16
 800490c:	6313      	str	r3, [r2, #48]	@ 0x30
 800490e:	4b20      	ldr	r3, [pc, #128]	@ (8004990 <HAL_TIM_MspPostInit+0xb4>)
 8004910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004912:	f003 0310 	and.w	r3, r3, #16
 8004916:	613b      	str	r3, [r7, #16]
 8004918:	693b      	ldr	r3, [r7, #16]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    PE6     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 800491a:	2360      	movs	r3, #96	@ 0x60
 800491c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800491e:	2302      	movs	r3, #2
 8004920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004922:	2300      	movs	r3, #0
 8004924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004926:	2300      	movs	r3, #0
 8004928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800492a:	2303      	movs	r3, #3
 800492c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800492e:	f107 0314 	add.w	r3, r7, #20
 8004932:	4619      	mov	r1, r3
 8004934:	4817      	ldr	r0, [pc, #92]	@ (8004994 <HAL_TIM_MspPostInit+0xb8>)
 8004936:	f001 ff33 	bl	80067a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800493a:	e023      	b.n	8004984 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM12)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a15      	ldr	r2, [pc, #84]	@ (8004998 <HAL_TIM_MspPostInit+0xbc>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d11e      	bne.n	8004984 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004946:	2300      	movs	r3, #0
 8004948:	60fb      	str	r3, [r7, #12]
 800494a:	4b11      	ldr	r3, [pc, #68]	@ (8004990 <HAL_TIM_MspPostInit+0xb4>)
 800494c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800494e:	4a10      	ldr	r2, [pc, #64]	@ (8004990 <HAL_TIM_MspPostInit+0xb4>)
 8004950:	f043 0302 	orr.w	r3, r3, #2
 8004954:	6313      	str	r3, [r2, #48]	@ 0x30
 8004956:	4b0e      	ldr	r3, [pc, #56]	@ (8004990 <HAL_TIM_MspPostInit+0xb4>)
 8004958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	60fb      	str	r3, [r7, #12]
 8004960:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM3_Pin|PWM4_Pin;
 8004962:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004966:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004968:	2302      	movs	r3, #2
 800496a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800496c:	2300      	movs	r3, #0
 800496e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004970:	2300      	movs	r3, #0
 8004972:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004974:	2309      	movs	r3, #9
 8004976:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004978:	f107 0314 	add.w	r3, r7, #20
 800497c:	4619      	mov	r1, r3
 800497e:	4807      	ldr	r0, [pc, #28]	@ (800499c <HAL_TIM_MspPostInit+0xc0>)
 8004980:	f001 ff0e 	bl	80067a0 <HAL_GPIO_Init>
}
 8004984:	bf00      	nop
 8004986:	3728      	adds	r7, #40	@ 0x28
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	40014000 	.word	0x40014000
 8004990:	40023800 	.word	0x40023800
 8004994:	40021000 	.word	0x40021000
 8004998:	40001800 	.word	0x40001800
 800499c:	40020400 	.word	0x40020400

080049a0 <UART_1_CMD_Init>:
extern UART_HandleTypeDef huart1;
extern volatile float pid_target_speed_rpms[MOTORS_COUNT];
extern uint16_t pwm_targets[4];


void UART_1_CMD_Init(UART_HandleTypeDef *huart) {
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(huart, uart_1_rx_buffer, UART_1_RX_BUFFER_SIZE);
 80049a8:	2280      	movs	r2, #128	@ 0x80
 80049aa:	4908      	ldr	r1, [pc, #32]	@ (80049cc <UART_1_CMD_Init+0x2c>)
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f003 fcf4 	bl	800839a <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68da      	ldr	r2, [r3, #12]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f042 0210 	orr.w	r2, r2, #16
 80049c0:	60da      	str	r2, [r3, #12]
}
 80049c2:	bf00      	nop
 80049c4:	3708      	adds	r7, #8
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	20001ba0 	.word	0x20001ba0

080049d0 <Debug_Send_DMA_1>:

// Non-blocking UART transmit with timeout protection
void Debug_Send_DMA_1(const char* format, ...) {
 80049d0:	b40f      	push	{r0, r1, r2, r3}
 80049d2:	b580      	push	{r7, lr}
 80049d4:	b084      	sub	sp, #16
 80049d6:	af00      	add	r7, sp, #0
    // If UART is busy, skip this message to avoid blocking
    if (uart_1_tx_busy) {
 80049d8:	4b17      	ldr	r3, [pc, #92]	@ (8004a38 <Debug_Send_DMA_1+0x68>)
 80049da:	781b      	ldrb	r3, [r3, #0]
      //  return;
    }

    va_list args;
    va_start(args, format);
 80049dc:	f107 031c 	add.w	r3, r7, #28
 80049e0:	607b      	str	r3, [r7, #4]
    int len = vsnprintf(uart_1_tx_buffer, sizeof(uart_1_tx_buffer), format, args);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	2180      	movs	r1, #128	@ 0x80
 80049e8:	4814      	ldr	r0, [pc, #80]	@ (8004a3c <Debug_Send_DMA_1+0x6c>)
 80049ea:	f005 fdeb 	bl	800a5c4 <vsniprintf>
 80049ee:	60f8      	str	r0, [r7, #12]
    va_end(args);

    if (len > 0 && len < (int)sizeof(uart_1_tx_buffer)) {
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	dd18      	ble.n	8004a28 <Debug_Send_DMA_1+0x58>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80049fa:	dc15      	bgt.n	8004a28 <Debug_Send_DMA_1+0x58>
        uart_1_tx_busy = true;
 80049fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004a38 <Debug_Send_DMA_1+0x68>)
 80049fe:	2201      	movs	r2, #1
 8004a00:	701a      	strb	r2, [r3, #0]

        // Use HAL_UART_Transmit with reasonable timeout
        // This will block briefly but not disrupt DShot timing too much
        HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t*)uart_1_tx_buffer, len,10);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	230a      	movs	r3, #10
 8004a08:	490c      	ldr	r1, [pc, #48]	@ (8004a3c <Debug_Send_DMA_1+0x6c>)
 8004a0a:	480d      	ldr	r0, [pc, #52]	@ (8004a40 <Debug_Send_DMA_1+0x70>)
 8004a0c:	f003 fc3a 	bl	8008284 <HAL_UART_Transmit>
 8004a10:	4603      	mov	r3, r0
 8004a12:	72fb      	strb	r3, [r7, #11]

        if (status != HAL_OK) {
 8004a14:	7afb      	ldrb	r3, [r7, #11]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d003      	beq.n	8004a22 <Debug_Send_DMA_1+0x52>
            // Transmission failed or timed out
            uart_1_tx_busy = false;
 8004a1a:	4b07      	ldr	r3, [pc, #28]	@ (8004a38 <Debug_Send_DMA_1+0x68>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	701a      	strb	r2, [r3, #0]
        } else {
            uart_1_tx_busy = false;
        }
    }
}
 8004a20:	e002      	b.n	8004a28 <Debug_Send_DMA_1+0x58>
            uart_1_tx_busy = false;
 8004a22:	4b05      	ldr	r3, [pc, #20]	@ (8004a38 <Debug_Send_DMA_1+0x68>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	701a      	strb	r2, [r3, #0]
}
 8004a28:	bf00      	nop
 8004a2a:	3710      	adds	r7, #16
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a32:	b004      	add	sp, #16
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	20001c23 	.word	0x20001c23
 8004a3c:	20001c24 	.word	0x20001c24
 8004a40:	20001db0 	.word	0x20001db0

08004a44 <process_uart_1_command>:

    if (len > 0) {
        HAL_UART_Transmit_IT(&huart1, (uint8_t*)dma_tx_buffer, len);
    }
}
void process_uart_1_command(void) {
 8004a44:	b590      	push	{r4, r7, lr}
 8004a46:	b0ab      	sub	sp, #172	@ 0xac
 8004a48:	af00      	add	r7, sp, #0
    static uint16_t read_pos_tracker = 0;
    uint16_t current_end_pos = uart_1_rx_write_pos;
 8004a4a:	4baf      	ldr	r3, [pc, #700]	@ (8004d08 <process_uart_1_command+0x2c4>)
 8004a4c:	881b      	ldrh	r3, [r3, #0]
 8004a4e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    uint16_t bytes_received;
    if (current_end_pos >= read_pos_tracker)
 8004a52:	4bae      	ldr	r3, [pc, #696]	@ (8004d0c <process_uart_1_command+0x2c8>)
 8004a54:	881b      	ldrh	r3, [r3, #0]
 8004a56:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d307      	bcc.n	8004a6e <process_uart_1_command+0x2a>
        bytes_received = current_end_pos - read_pos_tracker;
 8004a5e:	4bab      	ldr	r3, [pc, #684]	@ (8004d0c <process_uart_1_command+0x2c8>)
 8004a60:	881b      	ldrh	r3, [r3, #0]
 8004a62:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004a66:	1ad3      	subs	r3, r2, r3
 8004a68:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 8004a6c:	e008      	b.n	8004a80 <process_uart_1_command+0x3c>
    else
        bytes_received = UART_1_RX_BUFFER_SIZE - read_pos_tracker + current_end_pos;
 8004a6e:	4ba7      	ldr	r3, [pc, #668]	@ (8004d0c <process_uart_1_command+0x2c8>)
 8004a70:	881b      	ldrh	r3, [r3, #0]
 8004a72:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004a76:	1ad3      	subs	r3, r2, r3
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	3380      	adds	r3, #128	@ 0x80
 8004a7c:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6

    uart_1_new_data_available = false;
 8004a80:	4ba3      	ldr	r3, [pc, #652]	@ (8004d10 <process_uart_1_command+0x2cc>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	701a      	strb	r2, [r3, #0]
    if (bytes_received == 0) return;
 8004a86:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	f000 8137 	beq.w	8004cfe <process_uart_1_command+0x2ba>

    char temp_buffer[UART_1_RX_BUFFER_SIZE + 1];
    if (current_end_pos >= read_pos_tracker) {
 8004a90:	4b9e      	ldr	r3, [pc, #632]	@ (8004d0c <process_uart_1_command+0x2c8>)
 8004a92:	881b      	ldrh	r3, [r3, #0]
 8004a94:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d30c      	bcc.n	8004ab6 <process_uart_1_command+0x72>
        memcpy(temp_buffer, &uart_1_rx_buffer[read_pos_tracker], bytes_received);
 8004a9c:	4b9b      	ldr	r3, [pc, #620]	@ (8004d0c <process_uart_1_command+0x2c8>)
 8004a9e:	881b      	ldrh	r3, [r3, #0]
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	4b9c      	ldr	r3, [pc, #624]	@ (8004d14 <process_uart_1_command+0x2d0>)
 8004aa4:	18d1      	adds	r1, r2, r3
 8004aa6:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8004aaa:	f107 030c 	add.w	r3, r7, #12
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f005 fe71 	bl	800a796 <memcpy>
 8004ab4:	e01c      	b.n	8004af0 <process_uart_1_command+0xac>
    } else {
        memcpy(temp_buffer, &uart_1_rx_buffer[read_pos_tracker], UART_1_RX_BUFFER_SIZE - read_pos_tracker);
 8004ab6:	4b95      	ldr	r3, [pc, #596]	@ (8004d0c <process_uart_1_command+0x2c8>)
 8004ab8:	881b      	ldrh	r3, [r3, #0]
 8004aba:	461a      	mov	r2, r3
 8004abc:	4b95      	ldr	r3, [pc, #596]	@ (8004d14 <process_uart_1_command+0x2d0>)
 8004abe:	18d1      	adds	r1, r2, r3
 8004ac0:	4b92      	ldr	r3, [pc, #584]	@ (8004d0c <process_uart_1_command+0x2c8>)
 8004ac2:	881b      	ldrh	r3, [r3, #0]
 8004ac4:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8004ac8:	461a      	mov	r2, r3
 8004aca:	f107 030c 	add.w	r3, r7, #12
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f005 fe61 	bl	800a796 <memcpy>
        memcpy(temp_buffer + (UART_1_RX_BUFFER_SIZE - read_pos_tracker), uart_1_rx_buffer, current_end_pos);
 8004ad4:	4b8d      	ldr	r3, [pc, #564]	@ (8004d0c <process_uart_1_command+0x2c8>)
 8004ad6:	881b      	ldrh	r3, [r3, #0]
 8004ad8:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8004adc:	461a      	mov	r2, r3
 8004ade:	f107 030c 	add.w	r3, r7, #12
 8004ae2:	4413      	add	r3, r2
 8004ae4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004ae8:	498a      	ldr	r1, [pc, #552]	@ (8004d14 <process_uart_1_command+0x2d0>)
 8004aea:	4618      	mov	r0, r3
 8004aec:	f005 fe53 	bl	800a796 <memcpy>
    }
    temp_buffer[bytes_received] = '\0';
 8004af0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8004af4:	33a8      	adds	r3, #168	@ 0xa8
 8004af6:	443b      	add	r3, r7
 8004af8:	2200      	movs	r2, #0
 8004afa:	f803 2c9c 	strb.w	r2, [r3, #-156]
    read_pos_tracker = current_end_pos;
 8004afe:	4a83      	ldr	r2, [pc, #524]	@ (8004d0c <process_uart_1_command+0x2c8>)
 8004b00:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004b04:	8013      	strh	r3, [r2, #0]

    char *line = strtok(temp_buffer, "\r\n");
 8004b06:	f107 030c 	add.w	r3, r7, #12
 8004b0a:	4983      	ldr	r1, [pc, #524]	@ (8004d18 <process_uart_1_command+0x2d4>)
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f005 fd6f 	bl	800a5f0 <strtok>
 8004b12:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    while (line != NULL) {
 8004b16:	e0ec      	b.n	8004cf2 <process_uart_1_command+0x2ae>
        while (*line == ' ' || *line == '\t') line++;
 8004b18:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004b26:	781b      	ldrb	r3, [r3, #0]
 8004b28:	2b20      	cmp	r3, #32
 8004b2a:	d0f5      	beq.n	8004b18 <process_uart_1_command+0xd4>
 8004b2c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	2b09      	cmp	r3, #9
 8004b34:	d0f0      	beq.n	8004b18 <process_uart_1_command+0xd4>
        size_t len = strlen(line);
 8004b36:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8004b3a:	f7fb fba9 	bl	8000290 <strlen>
 8004b3e:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        while (len > 0 && (line[len - 1] == ' ' || line[len - 1] == '\t')) line[--len] = '\0';
 8004b42:	e00b      	b.n	8004b5c <process_uart_1_command+0x118>
 8004b44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b4e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004b52:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b56:	4413      	add	r3, r2
 8004b58:	2200      	movs	r2, #0
 8004b5a:	701a      	strb	r2, [r3, #0]
 8004b5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d011      	beq.n	8004b88 <process_uart_1_command+0x144>
 8004b64:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b68:	3b01      	subs	r3, #1
 8004b6a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004b6e:	4413      	add	r3, r2
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	2b20      	cmp	r3, #32
 8004b74:	d0e6      	beq.n	8004b44 <process_uart_1_command+0x100>
 8004b76:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004b80:	4413      	add	r3, r2
 8004b82:	781b      	ldrb	r3, [r3, #0]
 8004b84:	2b09      	cmp	r3, #9
 8004b86:	d0dd      	beq.n	8004b44 <process_uart_1_command+0x100>
        if (len == 0) { line = strtok(NULL, "\r\n"); continue; }
 8004b88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d106      	bne.n	8004b9e <process_uart_1_command+0x15a>
 8004b90:	4961      	ldr	r1, [pc, #388]	@ (8004d18 <process_uart_1_command+0x2d4>)
 8004b92:	2000      	movs	r0, #0
 8004b94:	f005 fd2c 	bl	800a5f0 <strtok>
 8004b98:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
 8004b9c:	e0a9      	b.n	8004cf2 <process_uart_1_command+0x2ae>

        if (strcmp(line, "0.00") == 0) {
 8004b9e:	495f      	ldr	r1, [pc, #380]	@ (8004d1c <process_uart_1_command+0x2d8>)
 8004ba0:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8004ba4:	f7fb fb14 	bl	80001d0 <strcmp>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d128      	bne.n	8004c00 <process_uart_1_command+0x1bc>
            for (unsigned int i = 0; i < MOTORS_COUNT; i++) pid_target_speed_rpms[i] = 0.0f;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004bb4:	e00c      	b.n	8004bd0 <process_uart_1_command+0x18c>
 8004bb6:	4a5a      	ldr	r2, [pc, #360]	@ (8004d20 <process_uart_1_command+0x2dc>)
 8004bb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	4413      	add	r3, r2
 8004bc0:	f04f 0200 	mov.w	r2, #0
 8004bc4:	601a      	str	r2, [r3, #0]
 8004bc6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004bca:	3301      	adds	r3, #1
 8004bcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004bd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004bd4:	2b09      	cmp	r3, #9
 8004bd6:	d9ee      	bls.n	8004bb6 <process_uart_1_command+0x172>
            pwm_targets[0] = pwm_targets[1] = pwm_targets[2] = pwm_targets[3] = 1500; // neutral
 8004bd8:	4b52      	ldr	r3, [pc, #328]	@ (8004d24 <process_uart_1_command+0x2e0>)
 8004bda:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004bde:	80da      	strh	r2, [r3, #6]
 8004be0:	4b50      	ldr	r3, [pc, #320]	@ (8004d24 <process_uart_1_command+0x2e0>)
 8004be2:	88da      	ldrh	r2, [r3, #6]
 8004be4:	4b4f      	ldr	r3, [pc, #316]	@ (8004d24 <process_uart_1_command+0x2e0>)
 8004be6:	809a      	strh	r2, [r3, #4]
 8004be8:	4b4e      	ldr	r3, [pc, #312]	@ (8004d24 <process_uart_1_command+0x2e0>)
 8004bea:	889a      	ldrh	r2, [r3, #4]
 8004bec:	4b4d      	ldr	r3, [pc, #308]	@ (8004d24 <process_uart_1_command+0x2e0>)
 8004bee:	805a      	strh	r2, [r3, #2]
 8004bf0:	4b4c      	ldr	r3, [pc, #304]	@ (8004d24 <process_uart_1_command+0x2e0>)
 8004bf2:	885a      	ldrh	r2, [r3, #2]
 8004bf4:	4b4b      	ldr	r3, [pc, #300]	@ (8004d24 <process_uart_1_command+0x2e0>)
 8004bf6:	801a      	strh	r2, [r3, #0]
            Debug_Send_DMA_1("CMD: Reset all motors\r\n");
 8004bf8:	484b      	ldr	r0, [pc, #300]	@ (8004d28 <process_uart_1_command+0x2e4>)
 8004bfa:	f7ff fee9 	bl	80049d0 <Debug_Send_DMA_1>
 8004bfe:	e072      	b.n	8004ce6 <process_uart_1_command+0x2a2>
        } else {
            unsigned int motor_idx;
            float new_value;
            int parsed = sscanf(line, "%u.%f", &motor_idx, &new_value);
 8004c00:	1d3b      	adds	r3, r7, #4
 8004c02:	f107 0208 	add.w	r2, r7, #8
 8004c06:	4949      	ldr	r1, [pc, #292]	@ (8004d2c <process_uart_1_command+0x2e8>)
 8004c08:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8004c0c:	f005 fc3a 	bl	800a484 <siscanf>
 8004c10:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

            if (parsed == 2) {
 8004c14:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d161      	bne.n	8004ce0 <process_uart_1_command+0x29c>
                // --- Handle DShot motors (09)
                if (motor_idx < MOTORS_COUNT) {
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2b09      	cmp	r3, #9
 8004c20:	d81c      	bhi.n	8004c5c <process_uart_1_command+0x218>
                    if (fabsf(new_value) <= 10000.0f) {
 8004c22:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c26:	eef0 7ae7 	vabs.f32	s15, s15
 8004c2a:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8004d30 <process_uart_1_command+0x2ec>
 8004c2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c36:	d856      	bhi.n	8004ce6 <process_uart_1_command+0x2a2>
                        pid_target_speed_rpms[motor_idx] = new_value;
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	4938      	ldr	r1, [pc, #224]	@ (8004d20 <process_uart_1_command+0x2dc>)
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	440b      	add	r3, r1
 8004c42:	601a      	str	r2, [r3, #0]
                        Debug_Send_DMA_1("CMD: M%u -> %.0f RPM\r\n", motor_idx, new_value);
 8004c44:	68bc      	ldr	r4, [r7, #8]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f7fb fc8d 	bl	8000568 <__aeabi_f2d>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	460b      	mov	r3, r1
 8004c52:	4621      	mov	r1, r4
 8004c54:	4837      	ldr	r0, [pc, #220]	@ (8004d34 <process_uart_1_command+0x2f0>)
 8004c56:	f7ff febb 	bl	80049d0 <Debug_Send_DMA_1>
 8004c5a:	e044      	b.n	8004ce6 <process_uart_1_command+0x2a2>
                    }
                }
                // --- Handle PWM motors (1013)
                else if (motor_idx >= 10 && motor_idx <= 13) {
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	2b09      	cmp	r3, #9
 8004c60:	d938      	bls.n	8004cd4 <process_uart_1_command+0x290>
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	2b0d      	cmp	r3, #13
 8004c66:	d835      	bhi.n	8004cd4 <process_uart_1_command+0x290>
                    if (new_value >= 500 && new_value <= 2500) {
 8004c68:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c6c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8004d38 <process_uart_1_command+0x2f4>
 8004c70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c78:	db22      	blt.n	8004cc0 <process_uart_1_command+0x27c>
 8004c7a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c7e:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8004d3c <process_uart_1_command+0x2f8>
 8004c82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c8a:	d819      	bhi.n	8004cc0 <process_uart_1_command+0x27c>
                        pwm_targets[motor_idx - 10] = (uint16_t)new_value;
 8004c8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	3b0a      	subs	r3, #10
 8004c94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c98:	ee17 2a90 	vmov	r2, s15
 8004c9c:	b291      	uxth	r1, r2
 8004c9e:	4a21      	ldr	r2, [pc, #132]	@ (8004d24 <process_uart_1_command+0x2e0>)
 8004ca0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        Debug_Send_DMA_1("CMD: PWM%u -> %.0f us\r\n", motor_idx - 9, new_value);
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	f1a3 0409 	sub.w	r4, r3, #9
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4618      	mov	r0, r3
 8004cae:	f7fb fc5b 	bl	8000568 <__aeabi_f2d>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	4621      	mov	r1, r4
 8004cb8:	4821      	ldr	r0, [pc, #132]	@ (8004d40 <process_uart_1_command+0x2fc>)
 8004cba:	f7ff fe89 	bl	80049d0 <Debug_Send_DMA_1>
                    if (new_value >= 500 && new_value <= 2500) {
 8004cbe:	e012      	b.n	8004ce6 <process_uart_1_command+0x2a2>
                    } else {
                        Debug_Send_DMA_1("CMD: PWM value %.0f out of range\r\n", new_value);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f7fb fc50 	bl	8000568 <__aeabi_f2d>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	460b      	mov	r3, r1
 8004ccc:	481d      	ldr	r0, [pc, #116]	@ (8004d44 <process_uart_1_command+0x300>)
 8004cce:	f7ff fe7f 	bl	80049d0 <Debug_Send_DMA_1>
                    if (new_value >= 500 && new_value <= 2500) {
 8004cd2:	e008      	b.n	8004ce6 <process_uart_1_command+0x2a2>
                    }
                } else {
                    Debug_Send_DMA_1("CMD: Invalid motor index %u\r\n", motor_idx);
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	481b      	ldr	r0, [pc, #108]	@ (8004d48 <process_uart_1_command+0x304>)
 8004cda:	f7ff fe79 	bl	80049d0 <Debug_Send_DMA_1>
 8004cde:	e002      	b.n	8004ce6 <process_uart_1_command+0x2a2>
                }
            } else {
                Debug_Send_DMA_1("CMD: Bad format. Use <motor>.<value>\r\n");
 8004ce0:	481a      	ldr	r0, [pc, #104]	@ (8004d4c <process_uart_1_command+0x308>)
 8004ce2:	f7ff fe75 	bl	80049d0 <Debug_Send_DMA_1>
            }
        }
        line = strtok(NULL, "\r\n");
 8004ce6:	490c      	ldr	r1, [pc, #48]	@ (8004d18 <process_uart_1_command+0x2d4>)
 8004ce8:	2000      	movs	r0, #0
 8004cea:	f005 fc81 	bl	800a5f0 <strtok>
 8004cee:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    while (line != NULL) {
 8004cf2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	f47f af13 	bne.w	8004b22 <process_uart_1_command+0xde>
 8004cfc:	e000      	b.n	8004d00 <process_uart_1_command+0x2bc>
    if (bytes_received == 0) return;
 8004cfe:	bf00      	nop
    }
}
 8004d00:	37ac      	adds	r7, #172	@ 0xac
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd90      	pop	{r4, r7, pc}
 8004d06:	bf00      	nop
 8004d08:	20001c20 	.word	0x20001c20
 8004d0c:	20001ca4 	.word	0x20001ca4
 8004d10:	20001c22 	.word	0x20001c22
 8004d14:	20001ba0 	.word	0x20001ba0
 8004d18:	0800e6f4 	.word	0x0800e6f4
 8004d1c:	0800e6f8 	.word	0x0800e6f8
 8004d20:	20001868 	.word	0x20001868
 8004d24:	20000018 	.word	0x20000018
 8004d28:	0800e700 	.word	0x0800e700
 8004d2c:	0800e718 	.word	0x0800e718
 8004d30:	461c4000 	.word	0x461c4000
 8004d34:	0800e720 	.word	0x0800e720
 8004d38:	43fa0000 	.word	0x43fa0000
 8004d3c:	451c4000 	.word	0x451c4000
 8004d40:	0800e738 	.word	0x0800e738
 8004d44:	0800e750 	.word	0x0800e750
 8004d48:	0800e774 	.word	0x0800e774
 8004d4c:	0800e794 	.word	0x0800e794

08004d50 <UART_CMD_Init>:
extern UART_HandleTypeDef huart2;
extern volatile float pid_target_speed_rpms[MOTORS_COUNT];
extern uint16_t pwm_targets[4];


void UART_CMD_Init(UART_HandleTypeDef *huart) {
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(huart, uart_rx_buffer, UART_RX_BUFFER_SIZE);
 8004d58:	2280      	movs	r2, #128	@ 0x80
 8004d5a:	4908      	ldr	r1, [pc, #32]	@ (8004d7c <UART_CMD_Init+0x2c>)
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f003 fb1c 	bl	800839a <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f042 0210 	orr.w	r2, r2, #16
 8004d70:	60da      	str	r2, [r3, #12]
}
 8004d72:	bf00      	nop
 8004d74:	3708      	adds	r7, #8
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	20001ca8 	.word	0x20001ca8

08004d80 <Debug_Send_DMA>:

// Non-blocking UART transmit with timeout protection
void Debug_Send_DMA(const char* format, ...) {
 8004d80:	b40f      	push	{r0, r1, r2, r3}
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b084      	sub	sp, #16
 8004d86:	af00      	add	r7, sp, #0
    // If UART is busy, skip this message to avoid blocking
    if (uart_tx_busy) {
 8004d88:	4b17      	ldr	r3, [pc, #92]	@ (8004de8 <Debug_Send_DMA+0x68>)
 8004d8a:	781b      	ldrb	r3, [r3, #0]
      //  return;
    }

    va_list args;
    va_start(args, format);
 8004d8c:	f107 031c 	add.w	r3, r7, #28
 8004d90:	607b      	str	r3, [r7, #4]
    int len = vsnprintf(uart_tx_buffer, sizeof(uart_tx_buffer), format, args);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	2180      	movs	r1, #128	@ 0x80
 8004d98:	4814      	ldr	r0, [pc, #80]	@ (8004dec <Debug_Send_DMA+0x6c>)
 8004d9a:	f005 fc13 	bl	800a5c4 <vsniprintf>
 8004d9e:	60f8      	str	r0, [r7, #12]
    va_end(args);

    if (len > 0 && len < (int)sizeof(uart_tx_buffer)) {
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	dd18      	ble.n	8004dd8 <Debug_Send_DMA+0x58>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2b7f      	cmp	r3, #127	@ 0x7f
 8004daa:	dc15      	bgt.n	8004dd8 <Debug_Send_DMA+0x58>
        uart_tx_busy = true;
 8004dac:	4b0e      	ldr	r3, [pc, #56]	@ (8004de8 <Debug_Send_DMA+0x68>)
 8004dae:	2201      	movs	r2, #1
 8004db0:	701a      	strb	r2, [r3, #0]

        // Use HAL_UART_Transmit with reasonable timeout
        // This will block briefly but not disrupt DShot timing too much
        HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, (uint8_t*)uart_tx_buffer, len,10);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	b29a      	uxth	r2, r3
 8004db6:	230a      	movs	r3, #10
 8004db8:	490c      	ldr	r1, [pc, #48]	@ (8004dec <Debug_Send_DMA+0x6c>)
 8004dba:	480d      	ldr	r0, [pc, #52]	@ (8004df0 <Debug_Send_DMA+0x70>)
 8004dbc:	f003 fa62 	bl	8008284 <HAL_UART_Transmit>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	72fb      	strb	r3, [r7, #11]

        if (status != HAL_OK) {
 8004dc4:	7afb      	ldrb	r3, [r7, #11]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <Debug_Send_DMA+0x52>
            // Transmission failed or timed out
            uart_tx_busy = false;
 8004dca:	4b07      	ldr	r3, [pc, #28]	@ (8004de8 <Debug_Send_DMA+0x68>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	701a      	strb	r2, [r3, #0]
        } else {
            uart_tx_busy = false;
        }
    }
}
 8004dd0:	e002      	b.n	8004dd8 <Debug_Send_DMA+0x58>
            uart_tx_busy = false;
 8004dd2:	4b05      	ldr	r3, [pc, #20]	@ (8004de8 <Debug_Send_DMA+0x68>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	701a      	strb	r2, [r3, #0]
}
 8004dd8:	bf00      	nop
 8004dda:	3710      	adds	r7, #16
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004de2:	b004      	add	sp, #16
 8004de4:	4770      	bx	lr
 8004de6:	bf00      	nop
 8004de8:	20001d2b 	.word	0x20001d2b
 8004dec:	20001d2c 	.word	0x20001d2c
 8004df0:	20001df8 	.word	0x20001df8

08004df4 <process_uart_command>:

    if (len > 0) {
        HAL_UART_Transmit_IT(&huart2, (uint8_t*)dma_tx_buffer, len);
    }
}
void process_uart_command(void) {
 8004df4:	b590      	push	{r4, r7, lr}
 8004df6:	b0ab      	sub	sp, #172	@ 0xac
 8004df8:	af00      	add	r7, sp, #0
    static uint16_t read_pos_tracker = 0;
    uint16_t current_end_pos = uart_rx_write_pos;
 8004dfa:	4baf      	ldr	r3, [pc, #700]	@ (80050b8 <process_uart_command+0x2c4>)
 8004dfc:	881b      	ldrh	r3, [r3, #0]
 8004dfe:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    uint16_t bytes_received;
    if (current_end_pos >= read_pos_tracker)
 8004e02:	4bae      	ldr	r3, [pc, #696]	@ (80050bc <process_uart_command+0x2c8>)
 8004e04:	881b      	ldrh	r3, [r3, #0]
 8004e06:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d307      	bcc.n	8004e1e <process_uart_command+0x2a>
        bytes_received = current_end_pos - read_pos_tracker;
 8004e0e:	4bab      	ldr	r3, [pc, #684]	@ (80050bc <process_uart_command+0x2c8>)
 8004e10:	881b      	ldrh	r3, [r3, #0]
 8004e12:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 8004e1c:	e008      	b.n	8004e30 <process_uart_command+0x3c>
    else
        bytes_received = UART_RX_BUFFER_SIZE - read_pos_tracker + current_end_pos;
 8004e1e:	4ba7      	ldr	r3, [pc, #668]	@ (80050bc <process_uart_command+0x2c8>)
 8004e20:	881b      	ldrh	r3, [r3, #0]
 8004e22:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	3380      	adds	r3, #128	@ 0x80
 8004e2c:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6

    uart_new_data_available = false;
 8004e30:	4ba3      	ldr	r3, [pc, #652]	@ (80050c0 <process_uart_command+0x2cc>)
 8004e32:	2200      	movs	r2, #0
 8004e34:	701a      	strb	r2, [r3, #0]
    if (bytes_received == 0) return;
 8004e36:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	f000 8137 	beq.w	80050ae <process_uart_command+0x2ba>

    char temp_buffer[UART_RX_BUFFER_SIZE + 1];
    if (current_end_pos >= read_pos_tracker) {
 8004e40:	4b9e      	ldr	r3, [pc, #632]	@ (80050bc <process_uart_command+0x2c8>)
 8004e42:	881b      	ldrh	r3, [r3, #0]
 8004e44:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d30c      	bcc.n	8004e66 <process_uart_command+0x72>
        memcpy(temp_buffer, &uart_rx_buffer[read_pos_tracker], bytes_received);
 8004e4c:	4b9b      	ldr	r3, [pc, #620]	@ (80050bc <process_uart_command+0x2c8>)
 8004e4e:	881b      	ldrh	r3, [r3, #0]
 8004e50:	461a      	mov	r2, r3
 8004e52:	4b9c      	ldr	r3, [pc, #624]	@ (80050c4 <process_uart_command+0x2d0>)
 8004e54:	18d1      	adds	r1, r2, r3
 8004e56:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8004e5a:	f107 030c 	add.w	r3, r7, #12
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f005 fc99 	bl	800a796 <memcpy>
 8004e64:	e01c      	b.n	8004ea0 <process_uart_command+0xac>
    } else {
        memcpy(temp_buffer, &uart_rx_buffer[read_pos_tracker], UART_RX_BUFFER_SIZE - read_pos_tracker);
 8004e66:	4b95      	ldr	r3, [pc, #596]	@ (80050bc <process_uart_command+0x2c8>)
 8004e68:	881b      	ldrh	r3, [r3, #0]
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	4b95      	ldr	r3, [pc, #596]	@ (80050c4 <process_uart_command+0x2d0>)
 8004e6e:	18d1      	adds	r1, r2, r3
 8004e70:	4b92      	ldr	r3, [pc, #584]	@ (80050bc <process_uart_command+0x2c8>)
 8004e72:	881b      	ldrh	r3, [r3, #0]
 8004e74:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8004e78:	461a      	mov	r2, r3
 8004e7a:	f107 030c 	add.w	r3, r7, #12
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f005 fc89 	bl	800a796 <memcpy>
        memcpy(temp_buffer + (UART_RX_BUFFER_SIZE - read_pos_tracker), uart_rx_buffer, current_end_pos);
 8004e84:	4b8d      	ldr	r3, [pc, #564]	@ (80050bc <process_uart_command+0x2c8>)
 8004e86:	881b      	ldrh	r3, [r3, #0]
 8004e88:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	f107 030c 	add.w	r3, r7, #12
 8004e92:	4413      	add	r3, r2
 8004e94:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004e98:	498a      	ldr	r1, [pc, #552]	@ (80050c4 <process_uart_command+0x2d0>)
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f005 fc7b 	bl	800a796 <memcpy>
    }
    temp_buffer[bytes_received] = '\0';
 8004ea0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8004ea4:	33a8      	adds	r3, #168	@ 0xa8
 8004ea6:	443b      	add	r3, r7
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f803 2c9c 	strb.w	r2, [r3, #-156]
    read_pos_tracker = current_end_pos;
 8004eae:	4a83      	ldr	r2, [pc, #524]	@ (80050bc <process_uart_command+0x2c8>)
 8004eb0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004eb4:	8013      	strh	r3, [r2, #0]

    char *line = strtok(temp_buffer, "\r\n");
 8004eb6:	f107 030c 	add.w	r3, r7, #12
 8004eba:	4983      	ldr	r1, [pc, #524]	@ (80050c8 <process_uart_command+0x2d4>)
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f005 fb97 	bl	800a5f0 <strtok>
 8004ec2:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    while (line != NULL) {
 8004ec6:	e0ec      	b.n	80050a2 <process_uart_command+0x2ae>
        while (*line == ' ' || *line == '\t') line++;
 8004ec8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ecc:	3301      	adds	r3, #1
 8004ece:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ed2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	2b20      	cmp	r3, #32
 8004eda:	d0f5      	beq.n	8004ec8 <process_uart_command+0xd4>
 8004edc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	2b09      	cmp	r3, #9
 8004ee4:	d0f0      	beq.n	8004ec8 <process_uart_command+0xd4>
        size_t len = strlen(line);
 8004ee6:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8004eea:	f7fb f9d1 	bl	8000290 <strlen>
 8004eee:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        while (len > 0 && (line[len - 1] == ' ' || line[len - 1] == '\t')) line[--len] = '\0';
 8004ef2:	e00b      	b.n	8004f0c <process_uart_command+0x118>
 8004ef4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004efe:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004f02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f06:	4413      	add	r3, r2
 8004f08:	2200      	movs	r2, #0
 8004f0a:	701a      	strb	r2, [r3, #0]
 8004f0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d011      	beq.n	8004f38 <process_uart_command+0x144>
 8004f14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004f1e:	4413      	add	r3, r2
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	2b20      	cmp	r3, #32
 8004f24:	d0e6      	beq.n	8004ef4 <process_uart_command+0x100>
 8004f26:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004f30:	4413      	add	r3, r2
 8004f32:	781b      	ldrb	r3, [r3, #0]
 8004f34:	2b09      	cmp	r3, #9
 8004f36:	d0dd      	beq.n	8004ef4 <process_uart_command+0x100>
        if (len == 0) { line = strtok(NULL, "\r\n"); continue; }
 8004f38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d106      	bne.n	8004f4e <process_uart_command+0x15a>
 8004f40:	4961      	ldr	r1, [pc, #388]	@ (80050c8 <process_uart_command+0x2d4>)
 8004f42:	2000      	movs	r0, #0
 8004f44:	f005 fb54 	bl	800a5f0 <strtok>
 8004f48:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
 8004f4c:	e0a9      	b.n	80050a2 <process_uart_command+0x2ae>

        if (strcmp(line, "0.00") == 0) {
 8004f4e:	495f      	ldr	r1, [pc, #380]	@ (80050cc <process_uart_command+0x2d8>)
 8004f50:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8004f54:	f7fb f93c 	bl	80001d0 <strcmp>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d128      	bne.n	8004fb0 <process_uart_command+0x1bc>
            for (unsigned int i = 0; i < MOTORS_COUNT; i++) pid_target_speed_rpms[i] = 0.0f;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f64:	e00c      	b.n	8004f80 <process_uart_command+0x18c>
 8004f66:	4a5a      	ldr	r2, [pc, #360]	@ (80050d0 <process_uart_command+0x2dc>)
 8004f68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	4413      	add	r3, r2
 8004f70:	f04f 0200 	mov.w	r2, #0
 8004f74:	601a      	str	r2, [r3, #0]
 8004f76:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f84:	2b09      	cmp	r3, #9
 8004f86:	d9ee      	bls.n	8004f66 <process_uart_command+0x172>
            pwm_targets[0] = pwm_targets[1] = pwm_targets[2] = pwm_targets[3] = 1500; // neutral
 8004f88:	4b52      	ldr	r3, [pc, #328]	@ (80050d4 <process_uart_command+0x2e0>)
 8004f8a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004f8e:	80da      	strh	r2, [r3, #6]
 8004f90:	4b50      	ldr	r3, [pc, #320]	@ (80050d4 <process_uart_command+0x2e0>)
 8004f92:	88da      	ldrh	r2, [r3, #6]
 8004f94:	4b4f      	ldr	r3, [pc, #316]	@ (80050d4 <process_uart_command+0x2e0>)
 8004f96:	809a      	strh	r2, [r3, #4]
 8004f98:	4b4e      	ldr	r3, [pc, #312]	@ (80050d4 <process_uart_command+0x2e0>)
 8004f9a:	889a      	ldrh	r2, [r3, #4]
 8004f9c:	4b4d      	ldr	r3, [pc, #308]	@ (80050d4 <process_uart_command+0x2e0>)
 8004f9e:	805a      	strh	r2, [r3, #2]
 8004fa0:	4b4c      	ldr	r3, [pc, #304]	@ (80050d4 <process_uart_command+0x2e0>)
 8004fa2:	885a      	ldrh	r2, [r3, #2]
 8004fa4:	4b4b      	ldr	r3, [pc, #300]	@ (80050d4 <process_uart_command+0x2e0>)
 8004fa6:	801a      	strh	r2, [r3, #0]
            Debug_Send_DMA("CMD: Reset all motors\r\n");
 8004fa8:	484b      	ldr	r0, [pc, #300]	@ (80050d8 <process_uart_command+0x2e4>)
 8004faa:	f7ff fee9 	bl	8004d80 <Debug_Send_DMA>
 8004fae:	e072      	b.n	8005096 <process_uart_command+0x2a2>
        } else {
            unsigned int motor_idx;
            float new_value;
            int parsed = sscanf(line, "%u.%f", &motor_idx, &new_value);
 8004fb0:	1d3b      	adds	r3, r7, #4
 8004fb2:	f107 0208 	add.w	r2, r7, #8
 8004fb6:	4949      	ldr	r1, [pc, #292]	@ (80050dc <process_uart_command+0x2e8>)
 8004fb8:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8004fbc:	f005 fa62 	bl	800a484 <siscanf>
 8004fc0:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

            if (parsed == 2) {
 8004fc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d161      	bne.n	8005090 <process_uart_command+0x29c>
                // --- Handle DShot motors (09)
                if (motor_idx < MOTORS_COUNT) {
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	2b09      	cmp	r3, #9
 8004fd0:	d81c      	bhi.n	800500c <process_uart_command+0x218>
                    if (fabsf(new_value) <= 10000.0f) {
 8004fd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8004fd6:	eef0 7ae7 	vabs.f32	s15, s15
 8004fda:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80050e0 <process_uart_command+0x2ec>
 8004fde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fe6:	d856      	bhi.n	8005096 <process_uart_command+0x2a2>
                        pid_target_speed_rpms[motor_idx] = new_value;
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	4938      	ldr	r1, [pc, #224]	@ (80050d0 <process_uart_command+0x2dc>)
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	440b      	add	r3, r1
 8004ff2:	601a      	str	r2, [r3, #0]
                        Debug_Send_DMA("CMD: M%u -> %.0f RPM\r\n", motor_idx, new_value);
 8004ff4:	68bc      	ldr	r4, [r7, #8]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f7fb fab5 	bl	8000568 <__aeabi_f2d>
 8004ffe:	4602      	mov	r2, r0
 8005000:	460b      	mov	r3, r1
 8005002:	4621      	mov	r1, r4
 8005004:	4837      	ldr	r0, [pc, #220]	@ (80050e4 <process_uart_command+0x2f0>)
 8005006:	f7ff febb 	bl	8004d80 <Debug_Send_DMA>
 800500a:	e044      	b.n	8005096 <process_uart_command+0x2a2>
                    }
                }
                // --- Handle PWM motors (1013)
                else if (motor_idx >= 10 && motor_idx <= 13) {
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	2b09      	cmp	r3, #9
 8005010:	d938      	bls.n	8005084 <process_uart_command+0x290>
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	2b0d      	cmp	r3, #13
 8005016:	d835      	bhi.n	8005084 <process_uart_command+0x290>
                    if (new_value >= 500 && new_value <= 2500) {
 8005018:	edd7 7a01 	vldr	s15, [r7, #4]
 800501c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80050e8 <process_uart_command+0x2f4>
 8005020:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005028:	db22      	blt.n	8005070 <process_uart_command+0x27c>
 800502a:	edd7 7a01 	vldr	s15, [r7, #4]
 800502e:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80050ec <process_uart_command+0x2f8>
 8005032:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800503a:	d819      	bhi.n	8005070 <process_uart_command+0x27c>
                        pwm_targets[motor_idx - 10] = (uint16_t)new_value;
 800503c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	3b0a      	subs	r3, #10
 8005044:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005048:	ee17 2a90 	vmov	r2, s15
 800504c:	b291      	uxth	r1, r2
 800504e:	4a21      	ldr	r2, [pc, #132]	@ (80050d4 <process_uart_command+0x2e0>)
 8005050:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        Debug_Send_DMA("CMD: PWM%u -> %.0f us\r\n", motor_idx - 9, new_value);
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	f1a3 0409 	sub.w	r4, r3, #9
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4618      	mov	r0, r3
 800505e:	f7fb fa83 	bl	8000568 <__aeabi_f2d>
 8005062:	4602      	mov	r2, r0
 8005064:	460b      	mov	r3, r1
 8005066:	4621      	mov	r1, r4
 8005068:	4821      	ldr	r0, [pc, #132]	@ (80050f0 <process_uart_command+0x2fc>)
 800506a:	f7ff fe89 	bl	8004d80 <Debug_Send_DMA>
                    if (new_value >= 500 && new_value <= 2500) {
 800506e:	e012      	b.n	8005096 <process_uart_command+0x2a2>
                    } else {
                        Debug_Send_DMA("CMD: PWM value %.0f out of range\r\n", new_value);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4618      	mov	r0, r3
 8005074:	f7fb fa78 	bl	8000568 <__aeabi_f2d>
 8005078:	4602      	mov	r2, r0
 800507a:	460b      	mov	r3, r1
 800507c:	481d      	ldr	r0, [pc, #116]	@ (80050f4 <process_uart_command+0x300>)
 800507e:	f7ff fe7f 	bl	8004d80 <Debug_Send_DMA>
                    if (new_value >= 500 && new_value <= 2500) {
 8005082:	e008      	b.n	8005096 <process_uart_command+0x2a2>
                    }
                } else {
                    Debug_Send_DMA("CMD: Invalid motor index %u\r\n", motor_idx);
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	4619      	mov	r1, r3
 8005088:	481b      	ldr	r0, [pc, #108]	@ (80050f8 <process_uart_command+0x304>)
 800508a:	f7ff fe79 	bl	8004d80 <Debug_Send_DMA>
 800508e:	e002      	b.n	8005096 <process_uart_command+0x2a2>
                }
            } else {
                Debug_Send_DMA("CMD: Bad format. Use <motor>.<value>\r\n");
 8005090:	481a      	ldr	r0, [pc, #104]	@ (80050fc <process_uart_command+0x308>)
 8005092:	f7ff fe75 	bl	8004d80 <Debug_Send_DMA>
            }
        }
        line = strtok(NULL, "\r\n");
 8005096:	490c      	ldr	r1, [pc, #48]	@ (80050c8 <process_uart_command+0x2d4>)
 8005098:	2000      	movs	r0, #0
 800509a:	f005 faa9 	bl	800a5f0 <strtok>
 800509e:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    while (line != NULL) {
 80050a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	f47f af13 	bne.w	8004ed2 <process_uart_command+0xde>
 80050ac:	e000      	b.n	80050b0 <process_uart_command+0x2bc>
    if (bytes_received == 0) return;
 80050ae:	bf00      	nop
    }
}
 80050b0:	37ac      	adds	r7, #172	@ 0xac
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd90      	pop	{r4, r7, pc}
 80050b6:	bf00      	nop
 80050b8:	20001d28 	.word	0x20001d28
 80050bc:	20001dac 	.word	0x20001dac
 80050c0:	20001d2a 	.word	0x20001d2a
 80050c4:	20001ca8 	.word	0x20001ca8
 80050c8:	0800e7bc 	.word	0x0800e7bc
 80050cc:	0800e7c0 	.word	0x0800e7c0
 80050d0:	20001868 	.word	0x20001868
 80050d4:	20000018 	.word	0x20000018
 80050d8:	0800e7c8 	.word	0x0800e7c8
 80050dc:	0800e7e0 	.word	0x0800e7e0
 80050e0:	461c4000 	.word	0x461c4000
 80050e4:	0800e7e8 	.word	0x0800e7e8
 80050e8:	43fa0000 	.word	0x43fa0000
 80050ec:	451c4000 	.word	0x451c4000
 80050f0:	0800e800 	.word	0x0800e800
 80050f4:	0800e818 	.word	0x0800e818
 80050f8:	0800e83c 	.word	0x0800e83c
 80050fc:	0800e85c 	.word	0x0800e85c

08005100 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005104:	4b11      	ldr	r3, [pc, #68]	@ (800514c <MX_USART1_UART_Init+0x4c>)
 8005106:	4a12      	ldr	r2, [pc, #72]	@ (8005150 <MX_USART1_UART_Init+0x50>)
 8005108:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800510a:	4b10      	ldr	r3, [pc, #64]	@ (800514c <MX_USART1_UART_Init+0x4c>)
 800510c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005110:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005112:	4b0e      	ldr	r3, [pc, #56]	@ (800514c <MX_USART1_UART_Init+0x4c>)
 8005114:	2200      	movs	r2, #0
 8005116:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005118:	4b0c      	ldr	r3, [pc, #48]	@ (800514c <MX_USART1_UART_Init+0x4c>)
 800511a:	2200      	movs	r2, #0
 800511c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800511e:	4b0b      	ldr	r3, [pc, #44]	@ (800514c <MX_USART1_UART_Init+0x4c>)
 8005120:	2200      	movs	r2, #0
 8005122:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005124:	4b09      	ldr	r3, [pc, #36]	@ (800514c <MX_USART1_UART_Init+0x4c>)
 8005126:	220c      	movs	r2, #12
 8005128:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800512a:	4b08      	ldr	r3, [pc, #32]	@ (800514c <MX_USART1_UART_Init+0x4c>)
 800512c:	2200      	movs	r2, #0
 800512e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005130:	4b06      	ldr	r3, [pc, #24]	@ (800514c <MX_USART1_UART_Init+0x4c>)
 8005132:	2200      	movs	r2, #0
 8005134:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005136:	4805      	ldr	r0, [pc, #20]	@ (800514c <MX_USART1_UART_Init+0x4c>)
 8005138:	f003 f854 	bl	80081e4 <HAL_UART_Init>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d001      	beq.n	8005146 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005142:	f7fe fe81 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005146:	bf00      	nop
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	20001db0 	.word	0x20001db0
 8005150:	40011000 	.word	0x40011000

08005154 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005158:	4b11      	ldr	r3, [pc, #68]	@ (80051a0 <MX_USART2_UART_Init+0x4c>)
 800515a:	4a12      	ldr	r2, [pc, #72]	@ (80051a4 <MX_USART2_UART_Init+0x50>)
 800515c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800515e:	4b10      	ldr	r3, [pc, #64]	@ (80051a0 <MX_USART2_UART_Init+0x4c>)
 8005160:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005164:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005166:	4b0e      	ldr	r3, [pc, #56]	@ (80051a0 <MX_USART2_UART_Init+0x4c>)
 8005168:	2200      	movs	r2, #0
 800516a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800516c:	4b0c      	ldr	r3, [pc, #48]	@ (80051a0 <MX_USART2_UART_Init+0x4c>)
 800516e:	2200      	movs	r2, #0
 8005170:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005172:	4b0b      	ldr	r3, [pc, #44]	@ (80051a0 <MX_USART2_UART_Init+0x4c>)
 8005174:	2200      	movs	r2, #0
 8005176:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005178:	4b09      	ldr	r3, [pc, #36]	@ (80051a0 <MX_USART2_UART_Init+0x4c>)
 800517a:	220c      	movs	r2, #12
 800517c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800517e:	4b08      	ldr	r3, [pc, #32]	@ (80051a0 <MX_USART2_UART_Init+0x4c>)
 8005180:	2200      	movs	r2, #0
 8005182:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005184:	4b06      	ldr	r3, [pc, #24]	@ (80051a0 <MX_USART2_UART_Init+0x4c>)
 8005186:	2200      	movs	r2, #0
 8005188:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800518a:	4805      	ldr	r0, [pc, #20]	@ (80051a0 <MX_USART2_UART_Init+0x4c>)
 800518c:	f003 f82a 	bl	80081e4 <HAL_UART_Init>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005196:	f7fe fe57 	bl	8003e48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800519a:	bf00      	nop
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	20001df8 	.word	0x20001df8
 80051a4:	40004400 	.word	0x40004400

080051a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b08c      	sub	sp, #48	@ 0x30
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051b0:	f107 031c 	add.w	r3, r7, #28
 80051b4:	2200      	movs	r2, #0
 80051b6:	601a      	str	r2, [r3, #0]
 80051b8:	605a      	str	r2, [r3, #4]
 80051ba:	609a      	str	r2, [r3, #8]
 80051bc:	60da      	str	r2, [r3, #12]
 80051be:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a99      	ldr	r2, [pc, #612]	@ (800542c <HAL_UART_MspInit+0x284>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	f040 8094 	bne.w	80052f4 <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80051cc:	2300      	movs	r3, #0
 80051ce:	61bb      	str	r3, [r7, #24]
 80051d0:	4b97      	ldr	r3, [pc, #604]	@ (8005430 <HAL_UART_MspInit+0x288>)
 80051d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051d4:	4a96      	ldr	r2, [pc, #600]	@ (8005430 <HAL_UART_MspInit+0x288>)
 80051d6:	f043 0310 	orr.w	r3, r3, #16
 80051da:	6453      	str	r3, [r2, #68]	@ 0x44
 80051dc:	4b94      	ldr	r3, [pc, #592]	@ (8005430 <HAL_UART_MspInit+0x288>)
 80051de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051e0:	f003 0310 	and.w	r3, r3, #16
 80051e4:	61bb      	str	r3, [r7, #24]
 80051e6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051e8:	2300      	movs	r3, #0
 80051ea:	617b      	str	r3, [r7, #20]
 80051ec:	4b90      	ldr	r3, [pc, #576]	@ (8005430 <HAL_UART_MspInit+0x288>)
 80051ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051f0:	4a8f      	ldr	r2, [pc, #572]	@ (8005430 <HAL_UART_MspInit+0x288>)
 80051f2:	f043 0301 	orr.w	r3, r3, #1
 80051f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80051f8:	4b8d      	ldr	r3, [pc, #564]	@ (8005430 <HAL_UART_MspInit+0x288>)
 80051fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051fc:	f003 0301 	and.w	r3, r3, #1
 8005200:	617b      	str	r3, [r7, #20]
 8005202:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005204:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8005208:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800520a:	2302      	movs	r3, #2
 800520c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800520e:	2300      	movs	r3, #0
 8005210:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005212:	2303      	movs	r3, #3
 8005214:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005216:	2307      	movs	r3, #7
 8005218:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800521a:	f107 031c 	add.w	r3, r7, #28
 800521e:	4619      	mov	r1, r3
 8005220:	4884      	ldr	r0, [pc, #528]	@ (8005434 <HAL_UART_MspInit+0x28c>)
 8005222:	f001 fabd 	bl	80067a0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8005226:	4b84      	ldr	r3, [pc, #528]	@ (8005438 <HAL_UART_MspInit+0x290>)
 8005228:	4a84      	ldr	r2, [pc, #528]	@ (800543c <HAL_UART_MspInit+0x294>)
 800522a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800522c:	4b82      	ldr	r3, [pc, #520]	@ (8005438 <HAL_UART_MspInit+0x290>)
 800522e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005232:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005234:	4b80      	ldr	r3, [pc, #512]	@ (8005438 <HAL_UART_MspInit+0x290>)
 8005236:	2200      	movs	r2, #0
 8005238:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800523a:	4b7f      	ldr	r3, [pc, #508]	@ (8005438 <HAL_UART_MspInit+0x290>)
 800523c:	2200      	movs	r2, #0
 800523e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005240:	4b7d      	ldr	r3, [pc, #500]	@ (8005438 <HAL_UART_MspInit+0x290>)
 8005242:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005246:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005248:	4b7b      	ldr	r3, [pc, #492]	@ (8005438 <HAL_UART_MspInit+0x290>)
 800524a:	2200      	movs	r2, #0
 800524c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800524e:	4b7a      	ldr	r3, [pc, #488]	@ (8005438 <HAL_UART_MspInit+0x290>)
 8005250:	2200      	movs	r2, #0
 8005252:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8005254:	4b78      	ldr	r3, [pc, #480]	@ (8005438 <HAL_UART_MspInit+0x290>)
 8005256:	2200      	movs	r2, #0
 8005258:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800525a:	4b77      	ldr	r3, [pc, #476]	@ (8005438 <HAL_UART_MspInit+0x290>)
 800525c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005260:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005262:	4b75      	ldr	r3, [pc, #468]	@ (8005438 <HAL_UART_MspInit+0x290>)
 8005264:	2200      	movs	r2, #0
 8005266:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005268:	4873      	ldr	r0, [pc, #460]	@ (8005438 <HAL_UART_MspInit+0x290>)
 800526a:	f000 fe97 	bl	8005f9c <HAL_DMA_Init>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d001      	beq.n	8005278 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8005274:	f7fe fde8 	bl	8003e48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a6f      	ldr	r2, [pc, #444]	@ (8005438 <HAL_UART_MspInit+0x290>)
 800527c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800527e:	4a6e      	ldr	r2, [pc, #440]	@ (8005438 <HAL_UART_MspInit+0x290>)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8005284:	4b6e      	ldr	r3, [pc, #440]	@ (8005440 <HAL_UART_MspInit+0x298>)
 8005286:	4a6f      	ldr	r2, [pc, #444]	@ (8005444 <HAL_UART_MspInit+0x29c>)
 8005288:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800528a:	4b6d      	ldr	r3, [pc, #436]	@ (8005440 <HAL_UART_MspInit+0x298>)
 800528c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005290:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005292:	4b6b      	ldr	r3, [pc, #428]	@ (8005440 <HAL_UART_MspInit+0x298>)
 8005294:	2240      	movs	r2, #64	@ 0x40
 8005296:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005298:	4b69      	ldr	r3, [pc, #420]	@ (8005440 <HAL_UART_MspInit+0x298>)
 800529a:	2200      	movs	r2, #0
 800529c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800529e:	4b68      	ldr	r3, [pc, #416]	@ (8005440 <HAL_UART_MspInit+0x298>)
 80052a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80052a4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80052a6:	4b66      	ldr	r3, [pc, #408]	@ (8005440 <HAL_UART_MspInit+0x298>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80052ac:	4b64      	ldr	r3, [pc, #400]	@ (8005440 <HAL_UART_MspInit+0x298>)
 80052ae:	2200      	movs	r2, #0
 80052b0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80052b2:	4b63      	ldr	r3, [pc, #396]	@ (8005440 <HAL_UART_MspInit+0x298>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80052b8:	4b61      	ldr	r3, [pc, #388]	@ (8005440 <HAL_UART_MspInit+0x298>)
 80052ba:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80052be:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80052c0:	4b5f      	ldr	r3, [pc, #380]	@ (8005440 <HAL_UART_MspInit+0x298>)
 80052c2:	2200      	movs	r2, #0
 80052c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80052c6:	485e      	ldr	r0, [pc, #376]	@ (8005440 <HAL_UART_MspInit+0x298>)
 80052c8:	f000 fe68 	bl	8005f9c <HAL_DMA_Init>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80052d2:	f7fe fdb9 	bl	8003e48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a59      	ldr	r2, [pc, #356]	@ (8005440 <HAL_UART_MspInit+0x298>)
 80052da:	639a      	str	r2, [r3, #56]	@ 0x38
 80052dc:	4a58      	ldr	r2, [pc, #352]	@ (8005440 <HAL_UART_MspInit+0x298>)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80052e2:	2200      	movs	r2, #0
 80052e4:	2100      	movs	r1, #0
 80052e6:	2025      	movs	r0, #37	@ 0x25
 80052e8:	f000 fe21 	bl	8005f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80052ec:	2025      	movs	r0, #37	@ 0x25
 80052ee:	f000 fe3a 	bl	8005f66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80052f2:	e097      	b.n	8005424 <HAL_UART_MspInit+0x27c>
  else if(uartHandle->Instance==USART2)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a53      	ldr	r2, [pc, #332]	@ (8005448 <HAL_UART_MspInit+0x2a0>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	f040 8092 	bne.w	8005424 <HAL_UART_MspInit+0x27c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005300:	2300      	movs	r3, #0
 8005302:	613b      	str	r3, [r7, #16]
 8005304:	4b4a      	ldr	r3, [pc, #296]	@ (8005430 <HAL_UART_MspInit+0x288>)
 8005306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005308:	4a49      	ldr	r2, [pc, #292]	@ (8005430 <HAL_UART_MspInit+0x288>)
 800530a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800530e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005310:	4b47      	ldr	r3, [pc, #284]	@ (8005430 <HAL_UART_MspInit+0x288>)
 8005312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005318:	613b      	str	r3, [r7, #16]
 800531a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800531c:	2300      	movs	r3, #0
 800531e:	60fb      	str	r3, [r7, #12]
 8005320:	4b43      	ldr	r3, [pc, #268]	@ (8005430 <HAL_UART_MspInit+0x288>)
 8005322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005324:	4a42      	ldr	r2, [pc, #264]	@ (8005430 <HAL_UART_MspInit+0x288>)
 8005326:	f043 0308 	orr.w	r3, r3, #8
 800532a:	6313      	str	r3, [r2, #48]	@ 0x30
 800532c:	4b40      	ldr	r3, [pc, #256]	@ (8005430 <HAL_UART_MspInit+0x288>)
 800532e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005330:	f003 0308 	and.w	r3, r3, #8
 8005334:	60fb      	str	r3, [r7, #12]
 8005336:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8005338:	2360      	movs	r3, #96	@ 0x60
 800533a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800533c:	2302      	movs	r3, #2
 800533e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005340:	2300      	movs	r3, #0
 8005342:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005344:	2303      	movs	r3, #3
 8005346:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005348:	2307      	movs	r3, #7
 800534a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800534c:	f107 031c 	add.w	r3, r7, #28
 8005350:	4619      	mov	r1, r3
 8005352:	483e      	ldr	r0, [pc, #248]	@ (800544c <HAL_UART_MspInit+0x2a4>)
 8005354:	f001 fa24 	bl	80067a0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8005358:	4b3d      	ldr	r3, [pc, #244]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 800535a:	4a3e      	ldr	r2, [pc, #248]	@ (8005454 <HAL_UART_MspInit+0x2ac>)
 800535c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800535e:	4b3c      	ldr	r3, [pc, #240]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 8005360:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005364:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005366:	4b3a      	ldr	r3, [pc, #232]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 8005368:	2200      	movs	r2, #0
 800536a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800536c:	4b38      	ldr	r3, [pc, #224]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 800536e:	2200      	movs	r2, #0
 8005370:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005372:	4b37      	ldr	r3, [pc, #220]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 8005374:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005378:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800537a:	4b35      	ldr	r3, [pc, #212]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 800537c:	2200      	movs	r2, #0
 800537e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005380:	4b33      	ldr	r3, [pc, #204]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 8005382:	2200      	movs	r2, #0
 8005384:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005386:	4b32      	ldr	r3, [pc, #200]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 8005388:	2200      	movs	r2, #0
 800538a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800538c:	4b30      	ldr	r3, [pc, #192]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 800538e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005392:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005394:	4b2e      	ldr	r3, [pc, #184]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 8005396:	2200      	movs	r2, #0
 8005398:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800539a:	482d      	ldr	r0, [pc, #180]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 800539c:	f000 fdfe 	bl	8005f9c <HAL_DMA_Init>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d001      	beq.n	80053aa <HAL_UART_MspInit+0x202>
      Error_Handler();
 80053a6:	f7fe fd4f 	bl	8003e48 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a28      	ldr	r2, [pc, #160]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 80053ae:	63da      	str	r2, [r3, #60]	@ 0x3c
 80053b0:	4a27      	ldr	r2, [pc, #156]	@ (8005450 <HAL_UART_MspInit+0x2a8>)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80053b6:	4b28      	ldr	r3, [pc, #160]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 80053b8:	4a28      	ldr	r2, [pc, #160]	@ (800545c <HAL_UART_MspInit+0x2b4>)
 80053ba:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80053bc:	4b26      	ldr	r3, [pc, #152]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 80053be:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80053c2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80053c4:	4b24      	ldr	r3, [pc, #144]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 80053c6:	2240      	movs	r2, #64	@ 0x40
 80053c8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053ca:	4b23      	ldr	r3, [pc, #140]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80053d0:	4b21      	ldr	r3, [pc, #132]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 80053d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80053d6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80053d8:	4b1f      	ldr	r3, [pc, #124]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 80053da:	2200      	movs	r2, #0
 80053dc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053de:	4b1e      	ldr	r3, [pc, #120]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 80053e0:	2200      	movs	r2, #0
 80053e2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80053e4:	4b1c      	ldr	r3, [pc, #112]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80053ea:	4b1b      	ldr	r3, [pc, #108]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 80053ec:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80053f0:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80053f2:	4b19      	ldr	r3, [pc, #100]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80053f8:	4817      	ldr	r0, [pc, #92]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 80053fa:	f000 fdcf 	bl	8005f9c <HAL_DMA_Init>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d001      	beq.n	8005408 <HAL_UART_MspInit+0x260>
      Error_Handler();
 8005404:	f7fe fd20 	bl	8003e48 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a13      	ldr	r2, [pc, #76]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 800540c:	639a      	str	r2, [r3, #56]	@ 0x38
 800540e:	4a12      	ldr	r2, [pc, #72]	@ (8005458 <HAL_UART_MspInit+0x2b0>)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005414:	2200      	movs	r2, #0
 8005416:	2100      	movs	r1, #0
 8005418:	2026      	movs	r0, #38	@ 0x26
 800541a:	f000 fd88 	bl	8005f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800541e:	2026      	movs	r0, #38	@ 0x26
 8005420:	f000 fda1 	bl	8005f66 <HAL_NVIC_EnableIRQ>
}
 8005424:	bf00      	nop
 8005426:	3730      	adds	r7, #48	@ 0x30
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}
 800542c:	40011000 	.word	0x40011000
 8005430:	40023800 	.word	0x40023800
 8005434:	40020000 	.word	0x40020000
 8005438:	20001e40 	.word	0x20001e40
 800543c:	40026440 	.word	0x40026440
 8005440:	20001ea0 	.word	0x20001ea0
 8005444:	400264b8 	.word	0x400264b8
 8005448:	40004400 	.word	0x40004400
 800544c:	40020c00 	.word	0x40020c00
 8005450:	20001f00 	.word	0x20001f00
 8005454:	40026088 	.word	0x40026088
 8005458:	20001f60 	.word	0x20001f60
 800545c:	400260a0 	.word	0x400260a0

08005460 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005460:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005498 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005464:	f7fe feec 	bl	8004240 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005468:	480c      	ldr	r0, [pc, #48]	@ (800549c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800546a:	490d      	ldr	r1, [pc, #52]	@ (80054a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800546c:	4a0d      	ldr	r2, [pc, #52]	@ (80054a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800546e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005470:	e002      	b.n	8005478 <LoopCopyDataInit>

08005472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005476:	3304      	adds	r3, #4

08005478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800547a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800547c:	d3f9      	bcc.n	8005472 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800547e:	4a0a      	ldr	r2, [pc, #40]	@ (80054a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005480:	4c0a      	ldr	r4, [pc, #40]	@ (80054ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8005482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005484:	e001      	b.n	800548a <LoopFillZerobss>

08005486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005488:	3204      	adds	r2, #4

0800548a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800548a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800548c:	d3fb      	bcc.n	8005486 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800548e:	f005 f95b 	bl	800a748 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005492:	f7fe fa87 	bl	80039a4 <main>
  bx  lr    
 8005496:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005498:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800549c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80054a0:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80054a4:	0800edf4 	.word	0x0800edf4
  ldr r2, =_sbss
 80054a8:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80054ac:	20002110 	.word	0x20002110

080054b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80054b0:	e7fe      	b.n	80054b0 <ADC_IRQHandler>
	...

080054b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80054b8:	4b0e      	ldr	r3, [pc, #56]	@ (80054f4 <HAL_Init+0x40>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a0d      	ldr	r2, [pc, #52]	@ (80054f4 <HAL_Init+0x40>)
 80054be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80054c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80054c4:	4b0b      	ldr	r3, [pc, #44]	@ (80054f4 <HAL_Init+0x40>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a0a      	ldr	r2, [pc, #40]	@ (80054f4 <HAL_Init+0x40>)
 80054ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80054ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80054d0:	4b08      	ldr	r3, [pc, #32]	@ (80054f4 <HAL_Init+0x40>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a07      	ldr	r2, [pc, #28]	@ (80054f4 <HAL_Init+0x40>)
 80054d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054dc:	2003      	movs	r0, #3
 80054de:	f000 fd1b 	bl	8005f18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80054e2:	200f      	movs	r0, #15
 80054e4:	f000 f808 	bl	80054f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80054e8:	f7fe fd04 	bl	8003ef4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	40023c00 	.word	0x40023c00

080054f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005500:	4b12      	ldr	r3, [pc, #72]	@ (800554c <HAL_InitTick+0x54>)
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	4b12      	ldr	r3, [pc, #72]	@ (8005550 <HAL_InitTick+0x58>)
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	4619      	mov	r1, r3
 800550a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800550e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005512:	fbb2 f3f3 	udiv	r3, r2, r3
 8005516:	4618      	mov	r0, r3
 8005518:	f000 fd33 	bl	8005f82 <HAL_SYSTICK_Config>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d001      	beq.n	8005526 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e00e      	b.n	8005544 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2b0f      	cmp	r3, #15
 800552a:	d80a      	bhi.n	8005542 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800552c:	2200      	movs	r2, #0
 800552e:	6879      	ldr	r1, [r7, #4]
 8005530:	f04f 30ff 	mov.w	r0, #4294967295
 8005534:	f000 fcfb 	bl	8005f2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005538:	4a06      	ldr	r2, [pc, #24]	@ (8005554 <HAL_InitTick+0x5c>)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800553e:	2300      	movs	r3, #0
 8005540:	e000      	b.n	8005544 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
}
 8005544:	4618      	mov	r0, r3
 8005546:	3708      	adds	r7, #8
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	20000020 	.word	0x20000020
 8005550:	20000028 	.word	0x20000028
 8005554:	20000024 	.word	0x20000024

08005558 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005558:	b480      	push	{r7}
 800555a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800555c:	4b06      	ldr	r3, [pc, #24]	@ (8005578 <HAL_IncTick+0x20>)
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	461a      	mov	r2, r3
 8005562:	4b06      	ldr	r3, [pc, #24]	@ (800557c <HAL_IncTick+0x24>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4413      	add	r3, r2
 8005568:	4a04      	ldr	r2, [pc, #16]	@ (800557c <HAL_IncTick+0x24>)
 800556a:	6013      	str	r3, [r2, #0]
}
 800556c:	bf00      	nop
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr
 8005576:	bf00      	nop
 8005578:	20000028 	.word	0x20000028
 800557c:	20001fc0 	.word	0x20001fc0

08005580 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005580:	b480      	push	{r7}
 8005582:	af00      	add	r7, sp, #0
  return uwTick;
 8005584:	4b03      	ldr	r3, [pc, #12]	@ (8005594 <HAL_GetTick+0x14>)
 8005586:	681b      	ldr	r3, [r3, #0]
}
 8005588:	4618      	mov	r0, r3
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop
 8005594:	20001fc0 	.word	0x20001fc0

08005598 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80055a0:	f7ff ffee 	bl	8005580 <HAL_GetTick>
 80055a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b0:	d005      	beq.n	80055be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80055b2:	4b0a      	ldr	r3, [pc, #40]	@ (80055dc <HAL_Delay+0x44>)
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	461a      	mov	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	4413      	add	r3, r2
 80055bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80055be:	bf00      	nop
 80055c0:	f7ff ffde 	bl	8005580 <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d8f7      	bhi.n	80055c0 <HAL_Delay+0x28>
  {
  }
}
 80055d0:	bf00      	nop
 80055d2:	bf00      	nop
 80055d4:	3710      	adds	r7, #16
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	20000028 	.word	0x20000028

080055e0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055e8:	2300      	movs	r3, #0
 80055ea:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d101      	bne.n	80055f6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e033      	b.n	800565e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d109      	bne.n	8005612 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f7fb fd70 	bl	80010e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005616:	f003 0310 	and.w	r3, r3, #16
 800561a:	2b00      	cmp	r3, #0
 800561c:	d118      	bne.n	8005650 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005622:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005626:	f023 0302 	bic.w	r3, r3, #2
 800562a:	f043 0202 	orr.w	r2, r3, #2
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 faa4 	bl	8005b80 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005642:	f023 0303 	bic.w	r3, r3, #3
 8005646:	f043 0201 	orr.w	r2, r3, #1
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	641a      	str	r2, [r3, #64]	@ 0x40
 800564e:	e001      	b.n	8005654 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800565c:	7bfb      	ldrb	r3, [r7, #15]
}
 800565e:	4618      	mov	r0, r3
 8005660:	3710      	adds	r7, #16
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
	...

08005668 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005668:	b480      	push	{r7}
 800566a:	b085      	sub	sp, #20
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005670:	2300      	movs	r3, #0
 8005672:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800567a:	2b01      	cmp	r3, #1
 800567c:	d101      	bne.n	8005682 <HAL_ADC_Start+0x1a>
 800567e:	2302      	movs	r3, #2
 8005680:	e0b2      	b.n	80057e8 <HAL_ADC_Start+0x180>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2201      	movs	r2, #1
 8005686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	f003 0301 	and.w	r3, r3, #1
 8005694:	2b01      	cmp	r3, #1
 8005696:	d018      	beq.n	80056ca <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	689a      	ldr	r2, [r3, #8]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f042 0201 	orr.w	r2, r2, #1
 80056a6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80056a8:	4b52      	ldr	r3, [pc, #328]	@ (80057f4 <HAL_ADC_Start+0x18c>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a52      	ldr	r2, [pc, #328]	@ (80057f8 <HAL_ADC_Start+0x190>)
 80056ae:	fba2 2303 	umull	r2, r3, r2, r3
 80056b2:	0c9a      	lsrs	r2, r3, #18
 80056b4:	4613      	mov	r3, r2
 80056b6:	005b      	lsls	r3, r3, #1
 80056b8:	4413      	add	r3, r2
 80056ba:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80056bc:	e002      	b.n	80056c4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	3b01      	subs	r3, #1
 80056c2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1f9      	bne.n	80056be <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	f003 0301 	and.w	r3, r3, #1
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d17a      	bne.n	80057ce <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056dc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80056e0:	f023 0301 	bic.w	r3, r3, #1
 80056e4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d007      	beq.n	800570a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056fe:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005702:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800570e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005716:	d106      	bne.n	8005726 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800571c:	f023 0206 	bic.w	r2, r3, #6
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	645a      	str	r2, [r3, #68]	@ 0x44
 8005724:	e002      	b.n	800572c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005734:	4b31      	ldr	r3, [pc, #196]	@ (80057fc <HAL_ADC_Start+0x194>)
 8005736:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005740:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f003 031f 	and.w	r3, r3, #31
 800574a:	2b00      	cmp	r3, #0
 800574c:	d12a      	bne.n	80057a4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a2b      	ldr	r2, [pc, #172]	@ (8005800 <HAL_ADC_Start+0x198>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d015      	beq.n	8005784 <HAL_ADC_Start+0x11c>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a29      	ldr	r2, [pc, #164]	@ (8005804 <HAL_ADC_Start+0x19c>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d105      	bne.n	800576e <HAL_ADC_Start+0x106>
 8005762:	4b26      	ldr	r3, [pc, #152]	@ (80057fc <HAL_ADC_Start+0x194>)
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	f003 031f 	and.w	r3, r3, #31
 800576a:	2b00      	cmp	r3, #0
 800576c:	d00a      	beq.n	8005784 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a25      	ldr	r2, [pc, #148]	@ (8005808 <HAL_ADC_Start+0x1a0>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d136      	bne.n	80057e6 <HAL_ADC_Start+0x17e>
 8005778:	4b20      	ldr	r3, [pc, #128]	@ (80057fc <HAL_ADC_Start+0x194>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f003 0310 	and.w	r3, r3, #16
 8005780:	2b00      	cmp	r3, #0
 8005782:	d130      	bne.n	80057e6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d129      	bne.n	80057e6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689a      	ldr	r2, [r3, #8]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80057a0:	609a      	str	r2, [r3, #8]
 80057a2:	e020      	b.n	80057e6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a15      	ldr	r2, [pc, #84]	@ (8005800 <HAL_ADC_Start+0x198>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d11b      	bne.n	80057e6 <HAL_ADC_Start+0x17e>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d114      	bne.n	80057e6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	689a      	ldr	r2, [r3, #8]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80057ca:	609a      	str	r2, [r3, #8]
 80057cc:	e00b      	b.n	80057e6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d2:	f043 0210 	orr.w	r2, r3, #16
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057de:	f043 0201 	orr.w	r2, r3, #1
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3714      	adds	r7, #20
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr
 80057f4:	20000020 	.word	0x20000020
 80057f8:	431bde83 	.word	0x431bde83
 80057fc:	40012300 	.word	0x40012300
 8005800:	40012000 	.word	0x40012000
 8005804:	40012100 	.word	0x40012100
 8005808:	40012200 	.word	0x40012200

0800580c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005816:	2300      	movs	r3, #0
 8005818:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005824:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005828:	d113      	bne.n	8005852 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005834:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005838:	d10b      	bne.n	8005852 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583e:	f043 0220 	orr.w	r2, r3, #32
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e063      	b.n	800591a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8005852:	f7ff fe95 	bl	8005580 <HAL_GetTick>
 8005856:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005858:	e021      	b.n	800589e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005860:	d01d      	beq.n	800589e <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d007      	beq.n	8005878 <HAL_ADC_PollForConversion+0x6c>
 8005868:	f7ff fe8a 	bl	8005580 <HAL_GetTick>
 800586c:	4602      	mov	r2, r0
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	683a      	ldr	r2, [r7, #0]
 8005874:	429a      	cmp	r2, r3
 8005876:	d212      	bcs.n	800589e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b02      	cmp	r3, #2
 8005884:	d00b      	beq.n	800589e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588a:	f043 0204 	orr.w	r2, r3, #4
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e03d      	b.n	800591a <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d1d6      	bne.n	800585a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f06f 0212 	mvn.w	r2, #18
 80058b4:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ba:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d123      	bne.n	8005918 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d11f      	bne.n	8005918 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058de:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d006      	beq.n	80058f4 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d111      	bne.n	8005918 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005904:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005908:	2b00      	cmp	r3, #0
 800590a:	d105      	bne.n	8005918 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005910:	f043 0201 	orr.w	r2, r3, #1
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3710      	adds	r7, #16
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005922:	b480      	push	{r7}
 8005924:	b083      	sub	sp, #12
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005930:	4618      	mov	r0, r3
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800593c:	b480      	push	{r7}
 800593e:	b085      	sub	sp, #20
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005946:	2300      	movs	r3, #0
 8005948:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005950:	2b01      	cmp	r3, #1
 8005952:	d101      	bne.n	8005958 <HAL_ADC_ConfigChannel+0x1c>
 8005954:	2302      	movs	r3, #2
 8005956:	e105      	b.n	8005b64 <HAL_ADC_ConfigChannel+0x228>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2b09      	cmp	r3, #9
 8005966:	d925      	bls.n	80059b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68d9      	ldr	r1, [r3, #12]
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	b29b      	uxth	r3, r3
 8005974:	461a      	mov	r2, r3
 8005976:	4613      	mov	r3, r2
 8005978:	005b      	lsls	r3, r3, #1
 800597a:	4413      	add	r3, r2
 800597c:	3b1e      	subs	r3, #30
 800597e:	2207      	movs	r2, #7
 8005980:	fa02 f303 	lsl.w	r3, r2, r3
 8005984:	43da      	mvns	r2, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	400a      	ands	r2, r1
 800598c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	68d9      	ldr	r1, [r3, #12]
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	689a      	ldr	r2, [r3, #8]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	b29b      	uxth	r3, r3
 800599e:	4618      	mov	r0, r3
 80059a0:	4603      	mov	r3, r0
 80059a2:	005b      	lsls	r3, r3, #1
 80059a4:	4403      	add	r3, r0
 80059a6:	3b1e      	subs	r3, #30
 80059a8:	409a      	lsls	r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	430a      	orrs	r2, r1
 80059b0:	60da      	str	r2, [r3, #12]
 80059b2:	e022      	b.n	80059fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	6919      	ldr	r1, [r3, #16]
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	b29b      	uxth	r3, r3
 80059c0:	461a      	mov	r2, r3
 80059c2:	4613      	mov	r3, r2
 80059c4:	005b      	lsls	r3, r3, #1
 80059c6:	4413      	add	r3, r2
 80059c8:	2207      	movs	r2, #7
 80059ca:	fa02 f303 	lsl.w	r3, r2, r3
 80059ce:	43da      	mvns	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	400a      	ands	r2, r1
 80059d6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6919      	ldr	r1, [r3, #16]
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	689a      	ldr	r2, [r3, #8]
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	4618      	mov	r0, r3
 80059ea:	4603      	mov	r3, r0
 80059ec:	005b      	lsls	r3, r3, #1
 80059ee:	4403      	add	r3, r0
 80059f0:	409a      	lsls	r2, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	430a      	orrs	r2, r1
 80059f8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	2b06      	cmp	r3, #6
 8005a00:	d824      	bhi.n	8005a4c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	685a      	ldr	r2, [r3, #4]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	4413      	add	r3, r2
 8005a12:	3b05      	subs	r3, #5
 8005a14:	221f      	movs	r2, #31
 8005a16:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1a:	43da      	mvns	r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	400a      	ands	r2, r1
 8005a22:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	4618      	mov	r0, r3
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	4613      	mov	r3, r2
 8005a38:	009b      	lsls	r3, r3, #2
 8005a3a:	4413      	add	r3, r2
 8005a3c:	3b05      	subs	r3, #5
 8005a3e:	fa00 f203 	lsl.w	r2, r0, r3
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	430a      	orrs	r2, r1
 8005a48:	635a      	str	r2, [r3, #52]	@ 0x34
 8005a4a:	e04c      	b.n	8005ae6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	2b0c      	cmp	r3, #12
 8005a52:	d824      	bhi.n	8005a9e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	685a      	ldr	r2, [r3, #4]
 8005a5e:	4613      	mov	r3, r2
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	4413      	add	r3, r2
 8005a64:	3b23      	subs	r3, #35	@ 0x23
 8005a66:	221f      	movs	r2, #31
 8005a68:	fa02 f303 	lsl.w	r3, r2, r3
 8005a6c:	43da      	mvns	r2, r3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	400a      	ands	r2, r1
 8005a74:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	4618      	mov	r0, r3
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	685a      	ldr	r2, [r3, #4]
 8005a88:	4613      	mov	r3, r2
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	4413      	add	r3, r2
 8005a8e:	3b23      	subs	r3, #35	@ 0x23
 8005a90:	fa00 f203 	lsl.w	r2, r0, r3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	430a      	orrs	r2, r1
 8005a9a:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a9c:	e023      	b.n	8005ae6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	685a      	ldr	r2, [r3, #4]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4413      	add	r3, r2
 8005aae:	3b41      	subs	r3, #65	@ 0x41
 8005ab0:	221f      	movs	r2, #31
 8005ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab6:	43da      	mvns	r2, r3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	400a      	ands	r2, r1
 8005abe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	4618      	mov	r0, r3
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	685a      	ldr	r2, [r3, #4]
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	4413      	add	r3, r2
 8005ad8:	3b41      	subs	r3, #65	@ 0x41
 8005ada:	fa00 f203 	lsl.w	r2, r0, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	430a      	orrs	r2, r1
 8005ae4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005ae6:	4b22      	ldr	r3, [pc, #136]	@ (8005b70 <HAL_ADC_ConfigChannel+0x234>)
 8005ae8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a21      	ldr	r2, [pc, #132]	@ (8005b74 <HAL_ADC_ConfigChannel+0x238>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d109      	bne.n	8005b08 <HAL_ADC_ConfigChannel+0x1cc>
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2b12      	cmp	r3, #18
 8005afa:	d105      	bne.n	8005b08 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a19      	ldr	r2, [pc, #100]	@ (8005b74 <HAL_ADC_ConfigChannel+0x238>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d123      	bne.n	8005b5a <HAL_ADC_ConfigChannel+0x21e>
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2b10      	cmp	r3, #16
 8005b18:	d003      	beq.n	8005b22 <HAL_ADC_ConfigChannel+0x1e6>
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	2b11      	cmp	r3, #17
 8005b20:	d11b      	bne.n	8005b5a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2b10      	cmp	r3, #16
 8005b34:	d111      	bne.n	8005b5a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005b36:	4b10      	ldr	r3, [pc, #64]	@ (8005b78 <HAL_ADC_ConfigChannel+0x23c>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a10      	ldr	r2, [pc, #64]	@ (8005b7c <HAL_ADC_ConfigChannel+0x240>)
 8005b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b40:	0c9a      	lsrs	r2, r3, #18
 8005b42:	4613      	mov	r3, r2
 8005b44:	009b      	lsls	r3, r3, #2
 8005b46:	4413      	add	r3, r2
 8005b48:	005b      	lsls	r3, r3, #1
 8005b4a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005b4c:	e002      	b.n	8005b54 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	3b01      	subs	r3, #1
 8005b52:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1f9      	bne.n	8005b4e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3714      	adds	r7, #20
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr
 8005b70:	40012300 	.word	0x40012300
 8005b74:	40012000 	.word	0x40012000
 8005b78:	20000020 	.word	0x20000020
 8005b7c:	431bde83 	.word	0x431bde83

08005b80 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b085      	sub	sp, #20
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005b88:	4b79      	ldr	r3, [pc, #484]	@ (8005d70 <ADC_Init+0x1f0>)
 8005b8a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	431a      	orrs	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005bb4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6859      	ldr	r1, [r3, #4]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	021a      	lsls	r2, r3, #8
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005bd8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	6859      	ldr	r1, [r3, #4]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	689a      	ldr	r2, [r3, #8]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	689a      	ldr	r2, [r3, #8]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bfa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	6899      	ldr	r1, [r3, #8]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68da      	ldr	r2, [r3, #12]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c12:	4a58      	ldr	r2, [pc, #352]	@ (8005d74 <ADC_Init+0x1f4>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d022      	beq.n	8005c5e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	689a      	ldr	r2, [r3, #8]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005c26:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	6899      	ldr	r1, [r3, #8]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	430a      	orrs	r2, r1
 8005c38:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	689a      	ldr	r2, [r3, #8]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005c48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	6899      	ldr	r1, [r3, #8]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	609a      	str	r2, [r3, #8]
 8005c5c:	e00f      	b.n	8005c7e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689a      	ldr	r2, [r3, #8]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005c6c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	689a      	ldr	r2, [r3, #8]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005c7c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689a      	ldr	r2, [r3, #8]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f022 0202 	bic.w	r2, r2, #2
 8005c8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	6899      	ldr	r1, [r3, #8]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	7e1b      	ldrb	r3, [r3, #24]
 8005c98:	005a      	lsls	r2, r3, #1
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d01b      	beq.n	8005ce4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cba:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	685a      	ldr	r2, [r3, #4]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005cca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	6859      	ldr	r1, [r3, #4]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	035a      	lsls	r2, r3, #13
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	430a      	orrs	r2, r1
 8005ce0:	605a      	str	r2, [r3, #4]
 8005ce2:	e007      	b.n	8005cf4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	685a      	ldr	r2, [r3, #4]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005cf2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005d02:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	69db      	ldr	r3, [r3, #28]
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	051a      	lsls	r2, r3, #20
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	430a      	orrs	r2, r1
 8005d18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	689a      	ldr	r2, [r3, #8]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005d28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	6899      	ldr	r1, [r3, #8]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005d36:	025a      	lsls	r2, r3, #9
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	430a      	orrs	r2, r1
 8005d3e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	689a      	ldr	r2, [r3, #8]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d4e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	6899      	ldr	r1, [r3, #8]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	029a      	lsls	r2, r3, #10
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	430a      	orrs	r2, r1
 8005d62:	609a      	str	r2, [r3, #8]
}
 8005d64:	bf00      	nop
 8005d66:	3714      	adds	r7, #20
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr
 8005d70:	40012300 	.word	0x40012300
 8005d74:	0f000001 	.word	0x0f000001

08005d78 <__NVIC_SetPriorityGrouping>:
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f003 0307 	and.w	r3, r3, #7
 8005d86:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d88:	4b0c      	ldr	r3, [pc, #48]	@ (8005dbc <__NVIC_SetPriorityGrouping+0x44>)
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d8e:	68ba      	ldr	r2, [r7, #8]
 8005d90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005d94:	4013      	ands	r3, r2
 8005d96:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005da0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005da4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005da8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005daa:	4a04      	ldr	r2, [pc, #16]	@ (8005dbc <__NVIC_SetPriorityGrouping+0x44>)
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	60d3      	str	r3, [r2, #12]
}
 8005db0:	bf00      	nop
 8005db2:	3714      	adds	r7, #20
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr
 8005dbc:	e000ed00 	.word	0xe000ed00

08005dc0 <__NVIC_GetPriorityGrouping>:
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005dc4:	4b04      	ldr	r3, [pc, #16]	@ (8005dd8 <__NVIC_GetPriorityGrouping+0x18>)
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	0a1b      	lsrs	r3, r3, #8
 8005dca:	f003 0307 	and.w	r3, r3, #7
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr
 8005dd8:	e000ed00 	.word	0xe000ed00

08005ddc <__NVIC_EnableIRQ>:
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	4603      	mov	r3, r0
 8005de4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	db0b      	blt.n	8005e06 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005dee:	79fb      	ldrb	r3, [r7, #7]
 8005df0:	f003 021f 	and.w	r2, r3, #31
 8005df4:	4907      	ldr	r1, [pc, #28]	@ (8005e14 <__NVIC_EnableIRQ+0x38>)
 8005df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dfa:	095b      	lsrs	r3, r3, #5
 8005dfc:	2001      	movs	r0, #1
 8005dfe:	fa00 f202 	lsl.w	r2, r0, r2
 8005e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005e06:	bf00      	nop
 8005e08:	370c      	adds	r7, #12
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	e000e100 	.word	0xe000e100

08005e18 <__NVIC_SetPriority>:
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	4603      	mov	r3, r0
 8005e20:	6039      	str	r1, [r7, #0]
 8005e22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	db0a      	blt.n	8005e42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	b2da      	uxtb	r2, r3
 8005e30:	490c      	ldr	r1, [pc, #48]	@ (8005e64 <__NVIC_SetPriority+0x4c>)
 8005e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e36:	0112      	lsls	r2, r2, #4
 8005e38:	b2d2      	uxtb	r2, r2
 8005e3a:	440b      	add	r3, r1
 8005e3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005e40:	e00a      	b.n	8005e58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	b2da      	uxtb	r2, r3
 8005e46:	4908      	ldr	r1, [pc, #32]	@ (8005e68 <__NVIC_SetPriority+0x50>)
 8005e48:	79fb      	ldrb	r3, [r7, #7]
 8005e4a:	f003 030f 	and.w	r3, r3, #15
 8005e4e:	3b04      	subs	r3, #4
 8005e50:	0112      	lsls	r2, r2, #4
 8005e52:	b2d2      	uxtb	r2, r2
 8005e54:	440b      	add	r3, r1
 8005e56:	761a      	strb	r2, [r3, #24]
}
 8005e58:	bf00      	nop
 8005e5a:	370c      	adds	r7, #12
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr
 8005e64:	e000e100 	.word	0xe000e100
 8005e68:	e000ed00 	.word	0xe000ed00

08005e6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b089      	sub	sp, #36	@ 0x24
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f003 0307 	and.w	r3, r3, #7
 8005e7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	f1c3 0307 	rsb	r3, r3, #7
 8005e86:	2b04      	cmp	r3, #4
 8005e88:	bf28      	it	cs
 8005e8a:	2304      	movcs	r3, #4
 8005e8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	3304      	adds	r3, #4
 8005e92:	2b06      	cmp	r3, #6
 8005e94:	d902      	bls.n	8005e9c <NVIC_EncodePriority+0x30>
 8005e96:	69fb      	ldr	r3, [r7, #28]
 8005e98:	3b03      	subs	r3, #3
 8005e9a:	e000      	b.n	8005e9e <NVIC_EncodePriority+0x32>
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eaa:	43da      	mvns	r2, r3
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	401a      	ands	r2, r3
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	fa01 f303 	lsl.w	r3, r1, r3
 8005ebe:	43d9      	mvns	r1, r3
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ec4:	4313      	orrs	r3, r2
         );
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3724      	adds	r7, #36	@ 0x24
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
	...

08005ed4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	3b01      	subs	r3, #1
 8005ee0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ee4:	d301      	bcc.n	8005eea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e00f      	b.n	8005f0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005eea:	4a0a      	ldr	r2, [pc, #40]	@ (8005f14 <SysTick_Config+0x40>)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ef2:	210f      	movs	r1, #15
 8005ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ef8:	f7ff ff8e 	bl	8005e18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005efc:	4b05      	ldr	r3, [pc, #20]	@ (8005f14 <SysTick_Config+0x40>)
 8005efe:	2200      	movs	r2, #0
 8005f00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f02:	4b04      	ldr	r3, [pc, #16]	@ (8005f14 <SysTick_Config+0x40>)
 8005f04:	2207      	movs	r2, #7
 8005f06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3708      	adds	r7, #8
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop
 8005f14:	e000e010 	.word	0xe000e010

08005f18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b082      	sub	sp, #8
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f7ff ff29 	bl	8005d78 <__NVIC_SetPriorityGrouping>
}
 8005f26:	bf00      	nop
 8005f28:	3708      	adds	r7, #8
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}

08005f2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b086      	sub	sp, #24
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	4603      	mov	r3, r0
 8005f36:	60b9      	str	r1, [r7, #8]
 8005f38:	607a      	str	r2, [r7, #4]
 8005f3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005f40:	f7ff ff3e 	bl	8005dc0 <__NVIC_GetPriorityGrouping>
 8005f44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	68b9      	ldr	r1, [r7, #8]
 8005f4a:	6978      	ldr	r0, [r7, #20]
 8005f4c:	f7ff ff8e 	bl	8005e6c <NVIC_EncodePriority>
 8005f50:	4602      	mov	r2, r0
 8005f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f56:	4611      	mov	r1, r2
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f7ff ff5d 	bl	8005e18 <__NVIC_SetPriority>
}
 8005f5e:	bf00      	nop
 8005f60:	3718      	adds	r7, #24
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}

08005f66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f66:	b580      	push	{r7, lr}
 8005f68:	b082      	sub	sp, #8
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f74:	4618      	mov	r0, r3
 8005f76:	f7ff ff31 	bl	8005ddc <__NVIC_EnableIRQ>
}
 8005f7a:	bf00      	nop
 8005f7c:	3708      	adds	r7, #8
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b082      	sub	sp, #8
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f7ff ffa2 	bl	8005ed4 <SysTick_Config>
 8005f90:	4603      	mov	r3, r0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3708      	adds	r7, #8
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
	...

08005f9c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b086      	sub	sp, #24
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005fa8:	f7ff faea 	bl	8005580 <HAL_GetTick>
 8005fac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d101      	bne.n	8005fb8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e099      	b.n	80060ec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2202      	movs	r2, #2
 8005fbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f022 0201 	bic.w	r2, r2, #1
 8005fd6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005fd8:	e00f      	b.n	8005ffa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005fda:	f7ff fad1 	bl	8005580 <HAL_GetTick>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	2b05      	cmp	r3, #5
 8005fe6:	d908      	bls.n	8005ffa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2220      	movs	r2, #32
 8005fec:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2203      	movs	r2, #3
 8005ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	e078      	b.n	80060ec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0301 	and.w	r3, r3, #1
 8006004:	2b00      	cmp	r3, #0
 8006006:	d1e8      	bne.n	8005fda <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006010:	697a      	ldr	r2, [r7, #20]
 8006012:	4b38      	ldr	r3, [pc, #224]	@ (80060f4 <HAL_DMA_Init+0x158>)
 8006014:	4013      	ands	r3, r2
 8006016:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	685a      	ldr	r2, [r3, #4]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006026:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	691b      	ldr	r3, [r3, #16]
 800602c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006032:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	699b      	ldr	r3, [r3, #24]
 8006038:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800603e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006046:	697a      	ldr	r2, [r7, #20]
 8006048:	4313      	orrs	r3, r2
 800604a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006050:	2b04      	cmp	r3, #4
 8006052:	d107      	bne.n	8006064 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800605c:	4313      	orrs	r3, r2
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	4313      	orrs	r3, r2
 8006062:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	697a      	ldr	r2, [r7, #20]
 800606a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	695b      	ldr	r3, [r3, #20]
 8006072:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	f023 0307 	bic.w	r3, r3, #7
 800607a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006080:	697a      	ldr	r2, [r7, #20]
 8006082:	4313      	orrs	r3, r2
 8006084:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800608a:	2b04      	cmp	r3, #4
 800608c:	d117      	bne.n	80060be <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006092:	697a      	ldr	r2, [r7, #20]
 8006094:	4313      	orrs	r3, r2
 8006096:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00e      	beq.n	80060be <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 fb01 	bl	80066a8 <DMA_CheckFifoParam>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d008      	beq.n	80060be <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2240      	movs	r2, #64	@ 0x40
 80060b0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2201      	movs	r2, #1
 80060b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80060ba:	2301      	movs	r3, #1
 80060bc:	e016      	b.n	80060ec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	697a      	ldr	r2, [r7, #20]
 80060c4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f000 fab8 	bl	800663c <DMA_CalcBaseAndBitshift>
 80060cc:	4603      	mov	r3, r0
 80060ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060d4:	223f      	movs	r2, #63	@ 0x3f
 80060d6:	409a      	lsls	r2, r3
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3718      	adds	r7, #24
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	f010803f 	.word	0xf010803f

080060f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b086      	sub	sp, #24
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
 8006104:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006106:	2300      	movs	r3, #0
 8006108:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800610e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006116:	2b01      	cmp	r3, #1
 8006118:	d101      	bne.n	800611e <HAL_DMA_Start_IT+0x26>
 800611a:	2302      	movs	r3, #2
 800611c:	e040      	b.n	80061a0 <HAL_DMA_Start_IT+0xa8>
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800612c:	b2db      	uxtb	r3, r3
 800612e:	2b01      	cmp	r3, #1
 8006130:	d12f      	bne.n	8006192 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2202      	movs	r2, #2
 8006136:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	687a      	ldr	r2, [r7, #4]
 8006144:	68b9      	ldr	r1, [r7, #8]
 8006146:	68f8      	ldr	r0, [r7, #12]
 8006148:	f000 fa4a 	bl	80065e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006150:	223f      	movs	r2, #63	@ 0x3f
 8006152:	409a      	lsls	r2, r3
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f042 0216 	orr.w	r2, r2, #22
 8006166:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800616c:	2b00      	cmp	r3, #0
 800616e:	d007      	beq.n	8006180 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f042 0208 	orr.w	r2, r2, #8
 800617e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f042 0201 	orr.w	r2, r2, #1
 800618e:	601a      	str	r2, [r3, #0]
 8006190:	e005      	b.n	800619e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800619a:	2302      	movs	r3, #2
 800619c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800619e:	7dfb      	ldrb	r3, [r7, #23]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3718      	adds	r7, #24
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061b4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80061b6:	f7ff f9e3 	bl	8005580 <HAL_GetTick>
 80061ba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	2b02      	cmp	r3, #2
 80061c6:	d008      	beq.n	80061da <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2280      	movs	r2, #128	@ 0x80
 80061cc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e052      	b.n	8006280 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f022 0216 	bic.w	r2, r2, #22
 80061e8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	695a      	ldr	r2, [r3, #20]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80061f8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d103      	bne.n	800620a <HAL_DMA_Abort+0x62>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006206:	2b00      	cmp	r3, #0
 8006208:	d007      	beq.n	800621a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f022 0208 	bic.w	r2, r2, #8
 8006218:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f022 0201 	bic.w	r2, r2, #1
 8006228:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800622a:	e013      	b.n	8006254 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800622c:	f7ff f9a8 	bl	8005580 <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	2b05      	cmp	r3, #5
 8006238:	d90c      	bls.n	8006254 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2220      	movs	r2, #32
 800623e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2203      	movs	r2, #3
 8006244:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	e015      	b.n	8006280 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1e4      	bne.n	800622c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006266:	223f      	movs	r2, #63	@ 0x3f
 8006268:	409a      	lsls	r2, r3
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2201      	movs	r2, #1
 8006272:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800627e:	2300      	movs	r3, #0
}
 8006280:	4618      	mov	r0, r3
 8006282:	3710      	adds	r7, #16
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006296:	b2db      	uxtb	r3, r3
 8006298:	2b02      	cmp	r3, #2
 800629a:	d004      	beq.n	80062a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2280      	movs	r2, #128	@ 0x80
 80062a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e00c      	b.n	80062c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2205      	movs	r2, #5
 80062aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f022 0201 	bic.w	r2, r2, #1
 80062bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b086      	sub	sp, #24
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80062d4:	2300      	movs	r3, #0
 80062d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80062d8:	4b8e      	ldr	r3, [pc, #568]	@ (8006514 <HAL_DMA_IRQHandler+0x248>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a8e      	ldr	r2, [pc, #568]	@ (8006518 <HAL_DMA_IRQHandler+0x24c>)
 80062de:	fba2 2303 	umull	r2, r3, r2, r3
 80062e2:	0a9b      	lsrs	r3, r3, #10
 80062e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062f6:	2208      	movs	r2, #8
 80062f8:	409a      	lsls	r2, r3
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	4013      	ands	r3, r2
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d01a      	beq.n	8006338 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0304 	and.w	r3, r3, #4
 800630c:	2b00      	cmp	r3, #0
 800630e:	d013      	beq.n	8006338 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f022 0204 	bic.w	r2, r2, #4
 800631e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006324:	2208      	movs	r2, #8
 8006326:	409a      	lsls	r2, r3
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006330:	f043 0201 	orr.w	r2, r3, #1
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800633c:	2201      	movs	r2, #1
 800633e:	409a      	lsls	r2, r3
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	4013      	ands	r3, r2
 8006344:	2b00      	cmp	r3, #0
 8006346:	d012      	beq.n	800636e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006352:	2b00      	cmp	r3, #0
 8006354:	d00b      	beq.n	800636e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800635a:	2201      	movs	r2, #1
 800635c:	409a      	lsls	r2, r3
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006366:	f043 0202 	orr.w	r2, r3, #2
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006372:	2204      	movs	r2, #4
 8006374:	409a      	lsls	r2, r3
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	4013      	ands	r3, r2
 800637a:	2b00      	cmp	r3, #0
 800637c:	d012      	beq.n	80063a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0302 	and.w	r3, r3, #2
 8006388:	2b00      	cmp	r3, #0
 800638a:	d00b      	beq.n	80063a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006390:	2204      	movs	r2, #4
 8006392:	409a      	lsls	r2, r3
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800639c:	f043 0204 	orr.w	r2, r3, #4
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063a8:	2210      	movs	r2, #16
 80063aa:	409a      	lsls	r2, r3
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	4013      	ands	r3, r2
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d043      	beq.n	800643c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 0308 	and.w	r3, r3, #8
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d03c      	beq.n	800643c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063c6:	2210      	movs	r2, #16
 80063c8:	409a      	lsls	r2, r3
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d018      	beq.n	800640e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d108      	bne.n	80063fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d024      	beq.n	800643c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	4798      	blx	r3
 80063fa:	e01f      	b.n	800643c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006400:	2b00      	cmp	r3, #0
 8006402:	d01b      	beq.n	800643c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	4798      	blx	r3
 800640c:	e016      	b.n	800643c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006418:	2b00      	cmp	r3, #0
 800641a:	d107      	bne.n	800642c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f022 0208 	bic.w	r2, r2, #8
 800642a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006430:	2b00      	cmp	r3, #0
 8006432:	d003      	beq.n	800643c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006440:	2220      	movs	r2, #32
 8006442:	409a      	lsls	r2, r3
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	4013      	ands	r3, r2
 8006448:	2b00      	cmp	r3, #0
 800644a:	f000 808f 	beq.w	800656c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f003 0310 	and.w	r3, r3, #16
 8006458:	2b00      	cmp	r3, #0
 800645a:	f000 8087 	beq.w	800656c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006462:	2220      	movs	r2, #32
 8006464:	409a      	lsls	r2, r3
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006470:	b2db      	uxtb	r3, r3
 8006472:	2b05      	cmp	r3, #5
 8006474:	d136      	bne.n	80064e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 0216 	bic.w	r2, r2, #22
 8006484:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	695a      	ldr	r2, [r3, #20]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006494:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800649a:	2b00      	cmp	r3, #0
 800649c:	d103      	bne.n	80064a6 <HAL_DMA_IRQHandler+0x1da>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d007      	beq.n	80064b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f022 0208 	bic.w	r2, r2, #8
 80064b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ba:	223f      	movs	r2, #63	@ 0x3f
 80064bc:	409a      	lsls	r2, r3
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2201      	movs	r2, #1
 80064c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d07e      	beq.n	80065d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	4798      	blx	r3
        }
        return;
 80064e2:	e079      	b.n	80065d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d01d      	beq.n	800652e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d10d      	bne.n	800651c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006504:	2b00      	cmp	r3, #0
 8006506:	d031      	beq.n	800656c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	4798      	blx	r3
 8006510:	e02c      	b.n	800656c <HAL_DMA_IRQHandler+0x2a0>
 8006512:	bf00      	nop
 8006514:	20000020 	.word	0x20000020
 8006518:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006520:	2b00      	cmp	r3, #0
 8006522:	d023      	beq.n	800656c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	4798      	blx	r3
 800652c:	e01e      	b.n	800656c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006538:	2b00      	cmp	r3, #0
 800653a:	d10f      	bne.n	800655c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f022 0210 	bic.w	r2, r2, #16
 800654a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2201      	movs	r2, #1
 8006550:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006560:	2b00      	cmp	r3, #0
 8006562:	d003      	beq.n	800656c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006570:	2b00      	cmp	r3, #0
 8006572:	d032      	beq.n	80065da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006578:	f003 0301 	and.w	r3, r3, #1
 800657c:	2b00      	cmp	r3, #0
 800657e:	d022      	beq.n	80065c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2205      	movs	r2, #5
 8006584:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f022 0201 	bic.w	r2, r2, #1
 8006596:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	3301      	adds	r3, #1
 800659c:	60bb      	str	r3, [r7, #8]
 800659e:	697a      	ldr	r2, [r7, #20]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d307      	bcc.n	80065b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0301 	and.w	r3, r3, #1
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d1f2      	bne.n	8006598 <HAL_DMA_IRQHandler+0x2cc>
 80065b2:	e000      	b.n	80065b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80065b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d005      	beq.n	80065da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	4798      	blx	r3
 80065d6:	e000      	b.n	80065da <HAL_DMA_IRQHandler+0x30e>
        return;
 80065d8:	bf00      	nop
    }
  }
}
 80065da:	3718      	adds	r7, #24
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}

080065e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b085      	sub	sp, #20
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	607a      	str	r2, [r7, #4]
 80065ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80065fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	683a      	ldr	r2, [r7, #0]
 8006604:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	2b40      	cmp	r3, #64	@ 0x40
 800660c:	d108      	bne.n	8006620 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68ba      	ldr	r2, [r7, #8]
 800661c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800661e:	e007      	b.n	8006630 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	68ba      	ldr	r2, [r7, #8]
 8006626:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	687a      	ldr	r2, [r7, #4]
 800662e:	60da      	str	r2, [r3, #12]
}
 8006630:	bf00      	nop
 8006632:	3714      	adds	r7, #20
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr

0800663c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800663c:	b480      	push	{r7}
 800663e:	b085      	sub	sp, #20
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	b2db      	uxtb	r3, r3
 800664a:	3b10      	subs	r3, #16
 800664c:	4a14      	ldr	r2, [pc, #80]	@ (80066a0 <DMA_CalcBaseAndBitshift+0x64>)
 800664e:	fba2 2303 	umull	r2, r3, r2, r3
 8006652:	091b      	lsrs	r3, r3, #4
 8006654:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006656:	4a13      	ldr	r2, [pc, #76]	@ (80066a4 <DMA_CalcBaseAndBitshift+0x68>)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	4413      	add	r3, r2
 800665c:	781b      	ldrb	r3, [r3, #0]
 800665e:	461a      	mov	r2, r3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2b03      	cmp	r3, #3
 8006668:	d909      	bls.n	800667e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006672:	f023 0303 	bic.w	r3, r3, #3
 8006676:	1d1a      	adds	r2, r3, #4
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	659a      	str	r2, [r3, #88]	@ 0x58
 800667c:	e007      	b.n	800668e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006686:	f023 0303 	bic.w	r3, r3, #3
 800668a:	687a      	ldr	r2, [r7, #4]
 800668c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006692:	4618      	mov	r0, r3
 8006694:	3714      	adds	r7, #20
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	aaaaaaab 	.word	0xaaaaaaab
 80066a4:	0800e940 	.word	0x0800e940

080066a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066b0:	2300      	movs	r3, #0
 80066b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d11f      	bne.n	8006702 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	2b03      	cmp	r3, #3
 80066c6:	d856      	bhi.n	8006776 <DMA_CheckFifoParam+0xce>
 80066c8:	a201      	add	r2, pc, #4	@ (adr r2, 80066d0 <DMA_CheckFifoParam+0x28>)
 80066ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ce:	bf00      	nop
 80066d0:	080066e1 	.word	0x080066e1
 80066d4:	080066f3 	.word	0x080066f3
 80066d8:	080066e1 	.word	0x080066e1
 80066dc:	08006777 	.word	0x08006777
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d046      	beq.n	800677a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80066f0:	e043      	b.n	800677a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80066fa:	d140      	bne.n	800677e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006700:	e03d      	b.n	800677e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800670a:	d121      	bne.n	8006750 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	2b03      	cmp	r3, #3
 8006710:	d837      	bhi.n	8006782 <DMA_CheckFifoParam+0xda>
 8006712:	a201      	add	r2, pc, #4	@ (adr r2, 8006718 <DMA_CheckFifoParam+0x70>)
 8006714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006718:	08006729 	.word	0x08006729
 800671c:	0800672f 	.word	0x0800672f
 8006720:	08006729 	.word	0x08006729
 8006724:	08006741 	.word	0x08006741
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	73fb      	strb	r3, [r7, #15]
      break;
 800672c:	e030      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006732:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006736:	2b00      	cmp	r3, #0
 8006738:	d025      	beq.n	8006786 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800673e:	e022      	b.n	8006786 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006744:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006748:	d11f      	bne.n	800678a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800674e:	e01c      	b.n	800678a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	2b02      	cmp	r3, #2
 8006754:	d903      	bls.n	800675e <DMA_CheckFifoParam+0xb6>
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	2b03      	cmp	r3, #3
 800675a:	d003      	beq.n	8006764 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800675c:	e018      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	73fb      	strb	r3, [r7, #15]
      break;
 8006762:	e015      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006768:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00e      	beq.n	800678e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	73fb      	strb	r3, [r7, #15]
      break;
 8006774:	e00b      	b.n	800678e <DMA_CheckFifoParam+0xe6>
      break;
 8006776:	bf00      	nop
 8006778:	e00a      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
      break;
 800677a:	bf00      	nop
 800677c:	e008      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
      break;
 800677e:	bf00      	nop
 8006780:	e006      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
      break;
 8006782:	bf00      	nop
 8006784:	e004      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
      break;
 8006786:	bf00      	nop
 8006788:	e002      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
      break;   
 800678a:	bf00      	nop
 800678c:	e000      	b.n	8006790 <DMA_CheckFifoParam+0xe8>
      break;
 800678e:	bf00      	nop
    }
  } 
  
  return status; 
 8006790:	7bfb      	ldrb	r3, [r7, #15]
}
 8006792:	4618      	mov	r0, r3
 8006794:	3714      	adds	r7, #20
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop

080067a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b089      	sub	sp, #36	@ 0x24
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80067aa:	2300      	movs	r3, #0
 80067ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80067ae:	2300      	movs	r3, #0
 80067b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80067b2:	2300      	movs	r3, #0
 80067b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067b6:	2300      	movs	r3, #0
 80067b8:	61fb      	str	r3, [r7, #28]
 80067ba:	e16b      	b.n	8006a94 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80067bc:	2201      	movs	r2, #1
 80067be:	69fb      	ldr	r3, [r7, #28]
 80067c0:	fa02 f303 	lsl.w	r3, r2, r3
 80067c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	4013      	ands	r3, r2
 80067ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80067d0:	693a      	ldr	r2, [r7, #16]
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	f040 815a 	bne.w	8006a8e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	f003 0303 	and.w	r3, r3, #3
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d005      	beq.n	80067f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80067ee:	2b02      	cmp	r3, #2
 80067f0:	d130      	bne.n	8006854 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	005b      	lsls	r3, r3, #1
 80067fc:	2203      	movs	r2, #3
 80067fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006802:	43db      	mvns	r3, r3
 8006804:	69ba      	ldr	r2, [r7, #24]
 8006806:	4013      	ands	r3, r2
 8006808:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	68da      	ldr	r2, [r3, #12]
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	005b      	lsls	r3, r3, #1
 8006812:	fa02 f303 	lsl.w	r3, r2, r3
 8006816:	69ba      	ldr	r2, [r7, #24]
 8006818:	4313      	orrs	r3, r2
 800681a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	69ba      	ldr	r2, [r7, #24]
 8006820:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006828:	2201      	movs	r2, #1
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	fa02 f303 	lsl.w	r3, r2, r3
 8006830:	43db      	mvns	r3, r3
 8006832:	69ba      	ldr	r2, [r7, #24]
 8006834:	4013      	ands	r3, r2
 8006836:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	091b      	lsrs	r3, r3, #4
 800683e:	f003 0201 	and.w	r2, r3, #1
 8006842:	69fb      	ldr	r3, [r7, #28]
 8006844:	fa02 f303 	lsl.w	r3, r2, r3
 8006848:	69ba      	ldr	r2, [r7, #24]
 800684a:	4313      	orrs	r3, r2
 800684c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	69ba      	ldr	r2, [r7, #24]
 8006852:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	f003 0303 	and.w	r3, r3, #3
 800685c:	2b03      	cmp	r3, #3
 800685e:	d017      	beq.n	8006890 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	005b      	lsls	r3, r3, #1
 800686a:	2203      	movs	r2, #3
 800686c:	fa02 f303 	lsl.w	r3, r2, r3
 8006870:	43db      	mvns	r3, r3
 8006872:	69ba      	ldr	r2, [r7, #24]
 8006874:	4013      	ands	r3, r2
 8006876:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	689a      	ldr	r2, [r3, #8]
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	005b      	lsls	r3, r3, #1
 8006880:	fa02 f303 	lsl.w	r3, r2, r3
 8006884:	69ba      	ldr	r2, [r7, #24]
 8006886:	4313      	orrs	r3, r2
 8006888:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	69ba      	ldr	r2, [r7, #24]
 800688e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	f003 0303 	and.w	r3, r3, #3
 8006898:	2b02      	cmp	r3, #2
 800689a:	d123      	bne.n	80068e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	08da      	lsrs	r2, r3, #3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	3208      	adds	r2, #8
 80068a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80068aa:	69fb      	ldr	r3, [r7, #28]
 80068ac:	f003 0307 	and.w	r3, r3, #7
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	220f      	movs	r2, #15
 80068b4:	fa02 f303 	lsl.w	r3, r2, r3
 80068b8:	43db      	mvns	r3, r3
 80068ba:	69ba      	ldr	r2, [r7, #24]
 80068bc:	4013      	ands	r3, r2
 80068be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	691a      	ldr	r2, [r3, #16]
 80068c4:	69fb      	ldr	r3, [r7, #28]
 80068c6:	f003 0307 	and.w	r3, r3, #7
 80068ca:	009b      	lsls	r3, r3, #2
 80068cc:	fa02 f303 	lsl.w	r3, r2, r3
 80068d0:	69ba      	ldr	r2, [r7, #24]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80068d6:	69fb      	ldr	r3, [r7, #28]
 80068d8:	08da      	lsrs	r2, r3, #3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	3208      	adds	r2, #8
 80068de:	69b9      	ldr	r1, [r7, #24]
 80068e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	005b      	lsls	r3, r3, #1
 80068ee:	2203      	movs	r2, #3
 80068f0:	fa02 f303 	lsl.w	r3, r2, r3
 80068f4:	43db      	mvns	r3, r3
 80068f6:	69ba      	ldr	r2, [r7, #24]
 80068f8:	4013      	ands	r3, r2
 80068fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	f003 0203 	and.w	r2, r3, #3
 8006904:	69fb      	ldr	r3, [r7, #28]
 8006906:	005b      	lsls	r3, r3, #1
 8006908:	fa02 f303 	lsl.w	r3, r2, r3
 800690c:	69ba      	ldr	r2, [r7, #24]
 800690e:	4313      	orrs	r3, r2
 8006910:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	69ba      	ldr	r2, [r7, #24]
 8006916:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006920:	2b00      	cmp	r3, #0
 8006922:	f000 80b4 	beq.w	8006a8e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006926:	2300      	movs	r3, #0
 8006928:	60fb      	str	r3, [r7, #12]
 800692a:	4b60      	ldr	r3, [pc, #384]	@ (8006aac <HAL_GPIO_Init+0x30c>)
 800692c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800692e:	4a5f      	ldr	r2, [pc, #380]	@ (8006aac <HAL_GPIO_Init+0x30c>)
 8006930:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006934:	6453      	str	r3, [r2, #68]	@ 0x44
 8006936:	4b5d      	ldr	r3, [pc, #372]	@ (8006aac <HAL_GPIO_Init+0x30c>)
 8006938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800693a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800693e:	60fb      	str	r3, [r7, #12]
 8006940:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006942:	4a5b      	ldr	r2, [pc, #364]	@ (8006ab0 <HAL_GPIO_Init+0x310>)
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	089b      	lsrs	r3, r3, #2
 8006948:	3302      	adds	r3, #2
 800694a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800694e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	f003 0303 	and.w	r3, r3, #3
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	220f      	movs	r2, #15
 800695a:	fa02 f303 	lsl.w	r3, r2, r3
 800695e:	43db      	mvns	r3, r3
 8006960:	69ba      	ldr	r2, [r7, #24]
 8006962:	4013      	ands	r3, r2
 8006964:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a52      	ldr	r2, [pc, #328]	@ (8006ab4 <HAL_GPIO_Init+0x314>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d02b      	beq.n	80069c6 <HAL_GPIO_Init+0x226>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a51      	ldr	r2, [pc, #324]	@ (8006ab8 <HAL_GPIO_Init+0x318>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d025      	beq.n	80069c2 <HAL_GPIO_Init+0x222>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a50      	ldr	r2, [pc, #320]	@ (8006abc <HAL_GPIO_Init+0x31c>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d01f      	beq.n	80069be <HAL_GPIO_Init+0x21e>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	4a4f      	ldr	r2, [pc, #316]	@ (8006ac0 <HAL_GPIO_Init+0x320>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d019      	beq.n	80069ba <HAL_GPIO_Init+0x21a>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a4e      	ldr	r2, [pc, #312]	@ (8006ac4 <HAL_GPIO_Init+0x324>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d013      	beq.n	80069b6 <HAL_GPIO_Init+0x216>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	4a4d      	ldr	r2, [pc, #308]	@ (8006ac8 <HAL_GPIO_Init+0x328>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d00d      	beq.n	80069b2 <HAL_GPIO_Init+0x212>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a4c      	ldr	r2, [pc, #304]	@ (8006acc <HAL_GPIO_Init+0x32c>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d007      	beq.n	80069ae <HAL_GPIO_Init+0x20e>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a4b      	ldr	r2, [pc, #300]	@ (8006ad0 <HAL_GPIO_Init+0x330>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d101      	bne.n	80069aa <HAL_GPIO_Init+0x20a>
 80069a6:	2307      	movs	r3, #7
 80069a8:	e00e      	b.n	80069c8 <HAL_GPIO_Init+0x228>
 80069aa:	2308      	movs	r3, #8
 80069ac:	e00c      	b.n	80069c8 <HAL_GPIO_Init+0x228>
 80069ae:	2306      	movs	r3, #6
 80069b0:	e00a      	b.n	80069c8 <HAL_GPIO_Init+0x228>
 80069b2:	2305      	movs	r3, #5
 80069b4:	e008      	b.n	80069c8 <HAL_GPIO_Init+0x228>
 80069b6:	2304      	movs	r3, #4
 80069b8:	e006      	b.n	80069c8 <HAL_GPIO_Init+0x228>
 80069ba:	2303      	movs	r3, #3
 80069bc:	e004      	b.n	80069c8 <HAL_GPIO_Init+0x228>
 80069be:	2302      	movs	r3, #2
 80069c0:	e002      	b.n	80069c8 <HAL_GPIO_Init+0x228>
 80069c2:	2301      	movs	r3, #1
 80069c4:	e000      	b.n	80069c8 <HAL_GPIO_Init+0x228>
 80069c6:	2300      	movs	r3, #0
 80069c8:	69fa      	ldr	r2, [r7, #28]
 80069ca:	f002 0203 	and.w	r2, r2, #3
 80069ce:	0092      	lsls	r2, r2, #2
 80069d0:	4093      	lsls	r3, r2
 80069d2:	69ba      	ldr	r2, [r7, #24]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80069d8:	4935      	ldr	r1, [pc, #212]	@ (8006ab0 <HAL_GPIO_Init+0x310>)
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	089b      	lsrs	r3, r3, #2
 80069de:	3302      	adds	r3, #2
 80069e0:	69ba      	ldr	r2, [r7, #24]
 80069e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80069e6:	4b3b      	ldr	r3, [pc, #236]	@ (8006ad4 <HAL_GPIO_Init+0x334>)
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	43db      	mvns	r3, r3
 80069f0:	69ba      	ldr	r2, [r7, #24]
 80069f2:	4013      	ands	r3, r2
 80069f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d003      	beq.n	8006a0a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006a02:	69ba      	ldr	r2, [r7, #24]
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006a0a:	4a32      	ldr	r2, [pc, #200]	@ (8006ad4 <HAL_GPIO_Init+0x334>)
 8006a0c:	69bb      	ldr	r3, [r7, #24]
 8006a0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006a10:	4b30      	ldr	r3, [pc, #192]	@ (8006ad4 <HAL_GPIO_Init+0x334>)
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	43db      	mvns	r3, r3
 8006a1a:	69ba      	ldr	r2, [r7, #24]
 8006a1c:	4013      	ands	r3, r2
 8006a1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d003      	beq.n	8006a34 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006a2c:	69ba      	ldr	r2, [r7, #24]
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006a34:	4a27      	ldr	r2, [pc, #156]	@ (8006ad4 <HAL_GPIO_Init+0x334>)
 8006a36:	69bb      	ldr	r3, [r7, #24]
 8006a38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006a3a:	4b26      	ldr	r3, [pc, #152]	@ (8006ad4 <HAL_GPIO_Init+0x334>)
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	43db      	mvns	r3, r3
 8006a44:	69ba      	ldr	r2, [r7, #24]
 8006a46:	4013      	ands	r3, r2
 8006a48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d003      	beq.n	8006a5e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006a56:	69ba      	ldr	r2, [r7, #24]
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006a5e:	4a1d      	ldr	r2, [pc, #116]	@ (8006ad4 <HAL_GPIO_Init+0x334>)
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006a64:	4b1b      	ldr	r3, [pc, #108]	@ (8006ad4 <HAL_GPIO_Init+0x334>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	43db      	mvns	r3, r3
 8006a6e:	69ba      	ldr	r2, [r7, #24]
 8006a70:	4013      	ands	r3, r2
 8006a72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d003      	beq.n	8006a88 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006a80:	69ba      	ldr	r2, [r7, #24]
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	4313      	orrs	r3, r2
 8006a86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006a88:	4a12      	ldr	r2, [pc, #72]	@ (8006ad4 <HAL_GPIO_Init+0x334>)
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	3301      	adds	r3, #1
 8006a92:	61fb      	str	r3, [r7, #28]
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	2b0f      	cmp	r3, #15
 8006a98:	f67f ae90 	bls.w	80067bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006a9c:	bf00      	nop
 8006a9e:	bf00      	nop
 8006aa0:	3724      	adds	r7, #36	@ 0x24
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr
 8006aaa:	bf00      	nop
 8006aac:	40023800 	.word	0x40023800
 8006ab0:	40013800 	.word	0x40013800
 8006ab4:	40020000 	.word	0x40020000
 8006ab8:	40020400 	.word	0x40020400
 8006abc:	40020800 	.word	0x40020800
 8006ac0:	40020c00 	.word	0x40020c00
 8006ac4:	40021000 	.word	0x40021000
 8006ac8:	40021400 	.word	0x40021400
 8006acc:	40021800 	.word	0x40021800
 8006ad0:	40021c00 	.word	0x40021c00
 8006ad4:	40013c00 	.word	0x40013c00

08006ad8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	460b      	mov	r3, r1
 8006ae2:	807b      	strh	r3, [r7, #2]
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006ae8:	787b      	ldrb	r3, [r7, #1]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d003      	beq.n	8006af6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006aee:	887a      	ldrh	r2, [r7, #2]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006af4:	e003      	b.n	8006afe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006af6:	887b      	ldrh	r3, [r7, #2]
 8006af8:	041a      	lsls	r2, r3, #16
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	619a      	str	r2, [r3, #24]
}
 8006afe:	bf00      	nop
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
	...

08006b0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b086      	sub	sp, #24
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d101      	bne.n	8006b1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e267      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f003 0301 	and.w	r3, r3, #1
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d075      	beq.n	8006c16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006b2a:	4b88      	ldr	r3, [pc, #544]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	f003 030c 	and.w	r3, r3, #12
 8006b32:	2b04      	cmp	r3, #4
 8006b34:	d00c      	beq.n	8006b50 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b36:	4b85      	ldr	r3, [pc, #532]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006b3e:	2b08      	cmp	r3, #8
 8006b40:	d112      	bne.n	8006b68 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b42:	4b82      	ldr	r3, [pc, #520]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006b4e:	d10b      	bne.n	8006b68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b50:	4b7e      	ldr	r3, [pc, #504]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d05b      	beq.n	8006c14 <HAL_RCC_OscConfig+0x108>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d157      	bne.n	8006c14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006b64:	2301      	movs	r3, #1
 8006b66:	e242      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b70:	d106      	bne.n	8006b80 <HAL_RCC_OscConfig+0x74>
 8006b72:	4b76      	ldr	r3, [pc, #472]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a75      	ldr	r2, [pc, #468]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006b78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b7c:	6013      	str	r3, [r2, #0]
 8006b7e:	e01d      	b.n	8006bbc <HAL_RCC_OscConfig+0xb0>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006b88:	d10c      	bne.n	8006ba4 <HAL_RCC_OscConfig+0x98>
 8006b8a:	4b70      	ldr	r3, [pc, #448]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a6f      	ldr	r2, [pc, #444]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006b90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006b94:	6013      	str	r3, [r2, #0]
 8006b96:	4b6d      	ldr	r3, [pc, #436]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a6c      	ldr	r2, [pc, #432]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006b9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ba0:	6013      	str	r3, [r2, #0]
 8006ba2:	e00b      	b.n	8006bbc <HAL_RCC_OscConfig+0xb0>
 8006ba4:	4b69      	ldr	r3, [pc, #420]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a68      	ldr	r2, [pc, #416]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006baa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bae:	6013      	str	r3, [r2, #0]
 8006bb0:	4b66      	ldr	r3, [pc, #408]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a65      	ldr	r2, [pc, #404]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006bb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006bba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d013      	beq.n	8006bec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bc4:	f7fe fcdc 	bl	8005580 <HAL_GetTick>
 8006bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bca:	e008      	b.n	8006bde <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006bcc:	f7fe fcd8 	bl	8005580 <HAL_GetTick>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	1ad3      	subs	r3, r2, r3
 8006bd6:	2b64      	cmp	r3, #100	@ 0x64
 8006bd8:	d901      	bls.n	8006bde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006bda:	2303      	movs	r3, #3
 8006bdc:	e207      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bde:	4b5b      	ldr	r3, [pc, #364]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d0f0      	beq.n	8006bcc <HAL_RCC_OscConfig+0xc0>
 8006bea:	e014      	b.n	8006c16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bec:	f7fe fcc8 	bl	8005580 <HAL_GetTick>
 8006bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006bf2:	e008      	b.n	8006c06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006bf4:	f7fe fcc4 	bl	8005580 <HAL_GetTick>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	1ad3      	subs	r3, r2, r3
 8006bfe:	2b64      	cmp	r3, #100	@ 0x64
 8006c00:	d901      	bls.n	8006c06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006c02:	2303      	movs	r3, #3
 8006c04:	e1f3      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c06:	4b51      	ldr	r3, [pc, #324]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d1f0      	bne.n	8006bf4 <HAL_RCC_OscConfig+0xe8>
 8006c12:	e000      	b.n	8006c16 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f003 0302 	and.w	r3, r3, #2
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d063      	beq.n	8006cea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006c22:	4b4a      	ldr	r3, [pc, #296]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	f003 030c 	and.w	r3, r3, #12
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00b      	beq.n	8006c46 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c2e:	4b47      	ldr	r3, [pc, #284]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006c36:	2b08      	cmp	r3, #8
 8006c38:	d11c      	bne.n	8006c74 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c3a:	4b44      	ldr	r3, [pc, #272]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d116      	bne.n	8006c74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c46:	4b41      	ldr	r3, [pc, #260]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0302 	and.w	r3, r3, #2
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d005      	beq.n	8006c5e <HAL_RCC_OscConfig+0x152>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d001      	beq.n	8006c5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e1c7      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c5e:	4b3b      	ldr	r3, [pc, #236]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	00db      	lsls	r3, r3, #3
 8006c6c:	4937      	ldr	r1, [pc, #220]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c72:	e03a      	b.n	8006cea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d020      	beq.n	8006cbe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c7c:	4b34      	ldr	r3, [pc, #208]	@ (8006d50 <HAL_RCC_OscConfig+0x244>)
 8006c7e:	2201      	movs	r2, #1
 8006c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c82:	f7fe fc7d 	bl	8005580 <HAL_GetTick>
 8006c86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c88:	e008      	b.n	8006c9c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c8a:	f7fe fc79 	bl	8005580 <HAL_GetTick>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	2b02      	cmp	r3, #2
 8006c96:	d901      	bls.n	8006c9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006c98:	2303      	movs	r3, #3
 8006c9a:	e1a8      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c9c:	4b2b      	ldr	r3, [pc, #172]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 0302 	and.w	r3, r3, #2
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d0f0      	beq.n	8006c8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ca8:	4b28      	ldr	r3, [pc, #160]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	691b      	ldr	r3, [r3, #16]
 8006cb4:	00db      	lsls	r3, r3, #3
 8006cb6:	4925      	ldr	r1, [pc, #148]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	600b      	str	r3, [r1, #0]
 8006cbc:	e015      	b.n	8006cea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006cbe:	4b24      	ldr	r3, [pc, #144]	@ (8006d50 <HAL_RCC_OscConfig+0x244>)
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cc4:	f7fe fc5c 	bl	8005580 <HAL_GetTick>
 8006cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cca:	e008      	b.n	8006cde <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ccc:	f7fe fc58 	bl	8005580 <HAL_GetTick>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	1ad3      	subs	r3, r2, r3
 8006cd6:	2b02      	cmp	r3, #2
 8006cd8:	d901      	bls.n	8006cde <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006cda:	2303      	movs	r3, #3
 8006cdc:	e187      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cde:	4b1b      	ldr	r3, [pc, #108]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 0302 	and.w	r3, r3, #2
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1f0      	bne.n	8006ccc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f003 0308 	and.w	r3, r3, #8
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d036      	beq.n	8006d64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	695b      	ldr	r3, [r3, #20]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d016      	beq.n	8006d2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006cfe:	4b15      	ldr	r3, [pc, #84]	@ (8006d54 <HAL_RCC_OscConfig+0x248>)
 8006d00:	2201      	movs	r2, #1
 8006d02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d04:	f7fe fc3c 	bl	8005580 <HAL_GetTick>
 8006d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d0a:	e008      	b.n	8006d1e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d0c:	f7fe fc38 	bl	8005580 <HAL_GetTick>
 8006d10:	4602      	mov	r2, r0
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	1ad3      	subs	r3, r2, r3
 8006d16:	2b02      	cmp	r3, #2
 8006d18:	d901      	bls.n	8006d1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006d1a:	2303      	movs	r3, #3
 8006d1c:	e167      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8006d4c <HAL_RCC_OscConfig+0x240>)
 8006d20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d22:	f003 0302 	and.w	r3, r3, #2
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d0f0      	beq.n	8006d0c <HAL_RCC_OscConfig+0x200>
 8006d2a:	e01b      	b.n	8006d64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d2c:	4b09      	ldr	r3, [pc, #36]	@ (8006d54 <HAL_RCC_OscConfig+0x248>)
 8006d2e:	2200      	movs	r2, #0
 8006d30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d32:	f7fe fc25 	bl	8005580 <HAL_GetTick>
 8006d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d38:	e00e      	b.n	8006d58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d3a:	f7fe fc21 	bl	8005580 <HAL_GetTick>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	1ad3      	subs	r3, r2, r3
 8006d44:	2b02      	cmp	r3, #2
 8006d46:	d907      	bls.n	8006d58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006d48:	2303      	movs	r3, #3
 8006d4a:	e150      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
 8006d4c:	40023800 	.word	0x40023800
 8006d50:	42470000 	.word	0x42470000
 8006d54:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d58:	4b88      	ldr	r3, [pc, #544]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006d5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d5c:	f003 0302 	and.w	r3, r3, #2
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d1ea      	bne.n	8006d3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 0304 	and.w	r3, r3, #4
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f000 8097 	beq.w	8006ea0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d72:	2300      	movs	r3, #0
 8006d74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d76:	4b81      	ldr	r3, [pc, #516]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d10f      	bne.n	8006da2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d82:	2300      	movs	r3, #0
 8006d84:	60bb      	str	r3, [r7, #8]
 8006d86:	4b7d      	ldr	r3, [pc, #500]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8a:	4a7c      	ldr	r2, [pc, #496]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006d8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d90:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d92:	4b7a      	ldr	r3, [pc, #488]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d9a:	60bb      	str	r3, [r7, #8]
 8006d9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006da2:	4b77      	ldr	r3, [pc, #476]	@ (8006f80 <HAL_RCC_OscConfig+0x474>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d118      	bne.n	8006de0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006dae:	4b74      	ldr	r3, [pc, #464]	@ (8006f80 <HAL_RCC_OscConfig+0x474>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a73      	ldr	r2, [pc, #460]	@ (8006f80 <HAL_RCC_OscConfig+0x474>)
 8006db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006db8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006dba:	f7fe fbe1 	bl	8005580 <HAL_GetTick>
 8006dbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dc0:	e008      	b.n	8006dd4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006dc2:	f7fe fbdd 	bl	8005580 <HAL_GetTick>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	1ad3      	subs	r3, r2, r3
 8006dcc:	2b02      	cmp	r3, #2
 8006dce:	d901      	bls.n	8006dd4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006dd0:	2303      	movs	r3, #3
 8006dd2:	e10c      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dd4:	4b6a      	ldr	r3, [pc, #424]	@ (8006f80 <HAL_RCC_OscConfig+0x474>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d0f0      	beq.n	8006dc2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d106      	bne.n	8006df6 <HAL_RCC_OscConfig+0x2ea>
 8006de8:	4b64      	ldr	r3, [pc, #400]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006dea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dec:	4a63      	ldr	r2, [pc, #396]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006dee:	f043 0301 	orr.w	r3, r3, #1
 8006df2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006df4:	e01c      	b.n	8006e30 <HAL_RCC_OscConfig+0x324>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	2b05      	cmp	r3, #5
 8006dfc:	d10c      	bne.n	8006e18 <HAL_RCC_OscConfig+0x30c>
 8006dfe:	4b5f      	ldr	r3, [pc, #380]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e02:	4a5e      	ldr	r2, [pc, #376]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006e04:	f043 0304 	orr.w	r3, r3, #4
 8006e08:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e0a:	4b5c      	ldr	r3, [pc, #368]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e0e:	4a5b      	ldr	r2, [pc, #364]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006e10:	f043 0301 	orr.w	r3, r3, #1
 8006e14:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e16:	e00b      	b.n	8006e30 <HAL_RCC_OscConfig+0x324>
 8006e18:	4b58      	ldr	r3, [pc, #352]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006e1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e1c:	4a57      	ldr	r2, [pc, #348]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006e1e:	f023 0301 	bic.w	r3, r3, #1
 8006e22:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e24:	4b55      	ldr	r3, [pc, #340]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e28:	4a54      	ldr	r2, [pc, #336]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006e2a:	f023 0304 	bic.w	r3, r3, #4
 8006e2e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d015      	beq.n	8006e64 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e38:	f7fe fba2 	bl	8005580 <HAL_GetTick>
 8006e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e3e:	e00a      	b.n	8006e56 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e40:	f7fe fb9e 	bl	8005580 <HAL_GetTick>
 8006e44:	4602      	mov	r2, r0
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	1ad3      	subs	r3, r2, r3
 8006e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d901      	bls.n	8006e56 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006e52:	2303      	movs	r3, #3
 8006e54:	e0cb      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e56:	4b49      	ldr	r3, [pc, #292]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006e58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e5a:	f003 0302 	and.w	r3, r3, #2
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d0ee      	beq.n	8006e40 <HAL_RCC_OscConfig+0x334>
 8006e62:	e014      	b.n	8006e8e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e64:	f7fe fb8c 	bl	8005580 <HAL_GetTick>
 8006e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e6a:	e00a      	b.n	8006e82 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e6c:	f7fe fb88 	bl	8005580 <HAL_GetTick>
 8006e70:	4602      	mov	r2, r0
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	1ad3      	subs	r3, r2, r3
 8006e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d901      	bls.n	8006e82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006e7e:	2303      	movs	r3, #3
 8006e80:	e0b5      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e82:	4b3e      	ldr	r3, [pc, #248]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e86:	f003 0302 	and.w	r3, r3, #2
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1ee      	bne.n	8006e6c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006e8e:	7dfb      	ldrb	r3, [r7, #23]
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d105      	bne.n	8006ea0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e94:	4b39      	ldr	r3, [pc, #228]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e98:	4a38      	ldr	r2, [pc, #224]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006e9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e9e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	699b      	ldr	r3, [r3, #24]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	f000 80a1 	beq.w	8006fec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006eaa:	4b34      	ldr	r3, [pc, #208]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	f003 030c 	and.w	r3, r3, #12
 8006eb2:	2b08      	cmp	r3, #8
 8006eb4:	d05c      	beq.n	8006f70 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	699b      	ldr	r3, [r3, #24]
 8006eba:	2b02      	cmp	r3, #2
 8006ebc:	d141      	bne.n	8006f42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ebe:	4b31      	ldr	r3, [pc, #196]	@ (8006f84 <HAL_RCC_OscConfig+0x478>)
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ec4:	f7fe fb5c 	bl	8005580 <HAL_GetTick>
 8006ec8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006eca:	e008      	b.n	8006ede <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ecc:	f7fe fb58 	bl	8005580 <HAL_GetTick>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	1ad3      	subs	r3, r2, r3
 8006ed6:	2b02      	cmp	r3, #2
 8006ed8:	d901      	bls.n	8006ede <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006eda:	2303      	movs	r3, #3
 8006edc:	e087      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ede:	4b27      	ldr	r3, [pc, #156]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d1f0      	bne.n	8006ecc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	69da      	ldr	r2, [r3, #28]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a1b      	ldr	r3, [r3, #32]
 8006ef2:	431a      	orrs	r2, r3
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef8:	019b      	lsls	r3, r3, #6
 8006efa:	431a      	orrs	r2, r3
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f00:	085b      	lsrs	r3, r3, #1
 8006f02:	3b01      	subs	r3, #1
 8006f04:	041b      	lsls	r3, r3, #16
 8006f06:	431a      	orrs	r2, r3
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f0c:	061b      	lsls	r3, r3, #24
 8006f0e:	491b      	ldr	r1, [pc, #108]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006f10:	4313      	orrs	r3, r2
 8006f12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f14:	4b1b      	ldr	r3, [pc, #108]	@ (8006f84 <HAL_RCC_OscConfig+0x478>)
 8006f16:	2201      	movs	r2, #1
 8006f18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f1a:	f7fe fb31 	bl	8005580 <HAL_GetTick>
 8006f1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f20:	e008      	b.n	8006f34 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f22:	f7fe fb2d 	bl	8005580 <HAL_GetTick>
 8006f26:	4602      	mov	r2, r0
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	1ad3      	subs	r3, r2, r3
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d901      	bls.n	8006f34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006f30:	2303      	movs	r3, #3
 8006f32:	e05c      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f34:	4b11      	ldr	r3, [pc, #68]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d0f0      	beq.n	8006f22 <HAL_RCC_OscConfig+0x416>
 8006f40:	e054      	b.n	8006fec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f42:	4b10      	ldr	r3, [pc, #64]	@ (8006f84 <HAL_RCC_OscConfig+0x478>)
 8006f44:	2200      	movs	r2, #0
 8006f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f48:	f7fe fb1a 	bl	8005580 <HAL_GetTick>
 8006f4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f4e:	e008      	b.n	8006f62 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f50:	f7fe fb16 	bl	8005580 <HAL_GetTick>
 8006f54:	4602      	mov	r2, r0
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	d901      	bls.n	8006f62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006f5e:	2303      	movs	r3, #3
 8006f60:	e045      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f62:	4b06      	ldr	r3, [pc, #24]	@ (8006f7c <HAL_RCC_OscConfig+0x470>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d1f0      	bne.n	8006f50 <HAL_RCC_OscConfig+0x444>
 8006f6e:	e03d      	b.n	8006fec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	699b      	ldr	r3, [r3, #24]
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d107      	bne.n	8006f88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e038      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
 8006f7c:	40023800 	.word	0x40023800
 8006f80:	40007000 	.word	0x40007000
 8006f84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006f88:	4b1b      	ldr	r3, [pc, #108]	@ (8006ff8 <HAL_RCC_OscConfig+0x4ec>)
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	699b      	ldr	r3, [r3, #24]
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d028      	beq.n	8006fe8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d121      	bne.n	8006fe8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d11a      	bne.n	8006fe8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006fb2:	68fa      	ldr	r2, [r7, #12]
 8006fb4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006fb8:	4013      	ands	r3, r2
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006fbe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d111      	bne.n	8006fe8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fce:	085b      	lsrs	r3, r3, #1
 8006fd0:	3b01      	subs	r3, #1
 8006fd2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d107      	bne.n	8006fe8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fe2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d001      	beq.n	8006fec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	e000      	b.n	8006fee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006fec:	2300      	movs	r3, #0
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3718      	adds	r7, #24
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
 8006ff6:	bf00      	nop
 8006ff8:	40023800 	.word	0x40023800

08006ffc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b084      	sub	sp, #16
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d101      	bne.n	8007010 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800700c:	2301      	movs	r3, #1
 800700e:	e0cc      	b.n	80071aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007010:	4b68      	ldr	r3, [pc, #416]	@ (80071b4 <HAL_RCC_ClockConfig+0x1b8>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f003 0307 	and.w	r3, r3, #7
 8007018:	683a      	ldr	r2, [r7, #0]
 800701a:	429a      	cmp	r2, r3
 800701c:	d90c      	bls.n	8007038 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800701e:	4b65      	ldr	r3, [pc, #404]	@ (80071b4 <HAL_RCC_ClockConfig+0x1b8>)
 8007020:	683a      	ldr	r2, [r7, #0]
 8007022:	b2d2      	uxtb	r2, r2
 8007024:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007026:	4b63      	ldr	r3, [pc, #396]	@ (80071b4 <HAL_RCC_ClockConfig+0x1b8>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 0307 	and.w	r3, r3, #7
 800702e:	683a      	ldr	r2, [r7, #0]
 8007030:	429a      	cmp	r2, r3
 8007032:	d001      	beq.n	8007038 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	e0b8      	b.n	80071aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f003 0302 	and.w	r3, r3, #2
 8007040:	2b00      	cmp	r3, #0
 8007042:	d020      	beq.n	8007086 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 0304 	and.w	r3, r3, #4
 800704c:	2b00      	cmp	r3, #0
 800704e:	d005      	beq.n	800705c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007050:	4b59      	ldr	r3, [pc, #356]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 8007052:	689b      	ldr	r3, [r3, #8]
 8007054:	4a58      	ldr	r2, [pc, #352]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 8007056:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800705a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0308 	and.w	r3, r3, #8
 8007064:	2b00      	cmp	r3, #0
 8007066:	d005      	beq.n	8007074 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007068:	4b53      	ldr	r3, [pc, #332]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	4a52      	ldr	r2, [pc, #328]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 800706e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007072:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007074:	4b50      	ldr	r3, [pc, #320]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	494d      	ldr	r1, [pc, #308]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 8007082:	4313      	orrs	r3, r2
 8007084:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	2b00      	cmp	r3, #0
 8007090:	d044      	beq.n	800711c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	2b01      	cmp	r3, #1
 8007098:	d107      	bne.n	80070aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800709a:	4b47      	ldr	r3, [pc, #284]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d119      	bne.n	80070da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070a6:	2301      	movs	r3, #1
 80070a8:	e07f      	b.n	80071aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	2b02      	cmp	r3, #2
 80070b0:	d003      	beq.n	80070ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070b6:	2b03      	cmp	r3, #3
 80070b8:	d107      	bne.n	80070ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070ba:	4b3f      	ldr	r3, [pc, #252]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d109      	bne.n	80070da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e06f      	b.n	80071aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070ca:	4b3b      	ldr	r3, [pc, #236]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f003 0302 	and.w	r3, r3, #2
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d101      	bne.n	80070da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	e067      	b.n	80071aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80070da:	4b37      	ldr	r3, [pc, #220]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	f023 0203 	bic.w	r2, r3, #3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	4934      	ldr	r1, [pc, #208]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 80070e8:	4313      	orrs	r3, r2
 80070ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80070ec:	f7fe fa48 	bl	8005580 <HAL_GetTick>
 80070f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070f2:	e00a      	b.n	800710a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070f4:	f7fe fa44 	bl	8005580 <HAL_GetTick>
 80070f8:	4602      	mov	r2, r0
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	1ad3      	subs	r3, r2, r3
 80070fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007102:	4293      	cmp	r3, r2
 8007104:	d901      	bls.n	800710a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e04f      	b.n	80071aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800710a:	4b2b      	ldr	r3, [pc, #172]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	f003 020c 	and.w	r2, r3, #12
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	429a      	cmp	r2, r3
 800711a:	d1eb      	bne.n	80070f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800711c:	4b25      	ldr	r3, [pc, #148]	@ (80071b4 <HAL_RCC_ClockConfig+0x1b8>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f003 0307 	and.w	r3, r3, #7
 8007124:	683a      	ldr	r2, [r7, #0]
 8007126:	429a      	cmp	r2, r3
 8007128:	d20c      	bcs.n	8007144 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800712a:	4b22      	ldr	r3, [pc, #136]	@ (80071b4 <HAL_RCC_ClockConfig+0x1b8>)
 800712c:	683a      	ldr	r2, [r7, #0]
 800712e:	b2d2      	uxtb	r2, r2
 8007130:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007132:	4b20      	ldr	r3, [pc, #128]	@ (80071b4 <HAL_RCC_ClockConfig+0x1b8>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f003 0307 	and.w	r3, r3, #7
 800713a:	683a      	ldr	r2, [r7, #0]
 800713c:	429a      	cmp	r2, r3
 800713e:	d001      	beq.n	8007144 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	e032      	b.n	80071aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f003 0304 	and.w	r3, r3, #4
 800714c:	2b00      	cmp	r3, #0
 800714e:	d008      	beq.n	8007162 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007150:	4b19      	ldr	r3, [pc, #100]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	68db      	ldr	r3, [r3, #12]
 800715c:	4916      	ldr	r1, [pc, #88]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 800715e:	4313      	orrs	r3, r2
 8007160:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f003 0308 	and.w	r3, r3, #8
 800716a:	2b00      	cmp	r3, #0
 800716c:	d009      	beq.n	8007182 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800716e:	4b12      	ldr	r3, [pc, #72]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	691b      	ldr	r3, [r3, #16]
 800717a:	00db      	lsls	r3, r3, #3
 800717c:	490e      	ldr	r1, [pc, #56]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 800717e:	4313      	orrs	r3, r2
 8007180:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007182:	f000 f821 	bl	80071c8 <HAL_RCC_GetSysClockFreq>
 8007186:	4602      	mov	r2, r0
 8007188:	4b0b      	ldr	r3, [pc, #44]	@ (80071b8 <HAL_RCC_ClockConfig+0x1bc>)
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	091b      	lsrs	r3, r3, #4
 800718e:	f003 030f 	and.w	r3, r3, #15
 8007192:	490a      	ldr	r1, [pc, #40]	@ (80071bc <HAL_RCC_ClockConfig+0x1c0>)
 8007194:	5ccb      	ldrb	r3, [r1, r3]
 8007196:	fa22 f303 	lsr.w	r3, r2, r3
 800719a:	4a09      	ldr	r2, [pc, #36]	@ (80071c0 <HAL_RCC_ClockConfig+0x1c4>)
 800719c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800719e:	4b09      	ldr	r3, [pc, #36]	@ (80071c4 <HAL_RCC_ClockConfig+0x1c8>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4618      	mov	r0, r3
 80071a4:	f7fe f9a8 	bl	80054f8 <HAL_InitTick>

  return HAL_OK;
 80071a8:	2300      	movs	r3, #0
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3710      	adds	r7, #16
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop
 80071b4:	40023c00 	.word	0x40023c00
 80071b8:	40023800 	.word	0x40023800
 80071bc:	0800e928 	.word	0x0800e928
 80071c0:	20000020 	.word	0x20000020
 80071c4:	20000024 	.word	0x20000024

080071c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071cc:	b094      	sub	sp, #80	@ 0x50
 80071ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80071d0:	2300      	movs	r3, #0
 80071d2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80071d4:	2300      	movs	r3, #0
 80071d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80071d8:	2300      	movs	r3, #0
 80071da:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80071dc:	2300      	movs	r3, #0
 80071de:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80071e0:	4b79      	ldr	r3, [pc, #484]	@ (80073c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	f003 030c 	and.w	r3, r3, #12
 80071e8:	2b08      	cmp	r3, #8
 80071ea:	d00d      	beq.n	8007208 <HAL_RCC_GetSysClockFreq+0x40>
 80071ec:	2b08      	cmp	r3, #8
 80071ee:	f200 80e1 	bhi.w	80073b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d002      	beq.n	80071fc <HAL_RCC_GetSysClockFreq+0x34>
 80071f6:	2b04      	cmp	r3, #4
 80071f8:	d003      	beq.n	8007202 <HAL_RCC_GetSysClockFreq+0x3a>
 80071fa:	e0db      	b.n	80073b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80071fc:	4b73      	ldr	r3, [pc, #460]	@ (80073cc <HAL_RCC_GetSysClockFreq+0x204>)
 80071fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007200:	e0db      	b.n	80073ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007202:	4b73      	ldr	r3, [pc, #460]	@ (80073d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8007204:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007206:	e0d8      	b.n	80073ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007208:	4b6f      	ldr	r3, [pc, #444]	@ (80073c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007210:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007212:	4b6d      	ldr	r3, [pc, #436]	@ (80073c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800721a:	2b00      	cmp	r3, #0
 800721c:	d063      	beq.n	80072e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800721e:	4b6a      	ldr	r3, [pc, #424]	@ (80073c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	099b      	lsrs	r3, r3, #6
 8007224:	2200      	movs	r2, #0
 8007226:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007228:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800722a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800722c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007230:	633b      	str	r3, [r7, #48]	@ 0x30
 8007232:	2300      	movs	r3, #0
 8007234:	637b      	str	r3, [r7, #52]	@ 0x34
 8007236:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800723a:	4622      	mov	r2, r4
 800723c:	462b      	mov	r3, r5
 800723e:	f04f 0000 	mov.w	r0, #0
 8007242:	f04f 0100 	mov.w	r1, #0
 8007246:	0159      	lsls	r1, r3, #5
 8007248:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800724c:	0150      	lsls	r0, r2, #5
 800724e:	4602      	mov	r2, r0
 8007250:	460b      	mov	r3, r1
 8007252:	4621      	mov	r1, r4
 8007254:	1a51      	subs	r1, r2, r1
 8007256:	6139      	str	r1, [r7, #16]
 8007258:	4629      	mov	r1, r5
 800725a:	eb63 0301 	sbc.w	r3, r3, r1
 800725e:	617b      	str	r3, [r7, #20]
 8007260:	f04f 0200 	mov.w	r2, #0
 8007264:	f04f 0300 	mov.w	r3, #0
 8007268:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800726c:	4659      	mov	r1, fp
 800726e:	018b      	lsls	r3, r1, #6
 8007270:	4651      	mov	r1, sl
 8007272:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007276:	4651      	mov	r1, sl
 8007278:	018a      	lsls	r2, r1, #6
 800727a:	4651      	mov	r1, sl
 800727c:	ebb2 0801 	subs.w	r8, r2, r1
 8007280:	4659      	mov	r1, fp
 8007282:	eb63 0901 	sbc.w	r9, r3, r1
 8007286:	f04f 0200 	mov.w	r2, #0
 800728a:	f04f 0300 	mov.w	r3, #0
 800728e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007292:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007296:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800729a:	4690      	mov	r8, r2
 800729c:	4699      	mov	r9, r3
 800729e:	4623      	mov	r3, r4
 80072a0:	eb18 0303 	adds.w	r3, r8, r3
 80072a4:	60bb      	str	r3, [r7, #8]
 80072a6:	462b      	mov	r3, r5
 80072a8:	eb49 0303 	adc.w	r3, r9, r3
 80072ac:	60fb      	str	r3, [r7, #12]
 80072ae:	f04f 0200 	mov.w	r2, #0
 80072b2:	f04f 0300 	mov.w	r3, #0
 80072b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80072ba:	4629      	mov	r1, r5
 80072bc:	024b      	lsls	r3, r1, #9
 80072be:	4621      	mov	r1, r4
 80072c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80072c4:	4621      	mov	r1, r4
 80072c6:	024a      	lsls	r2, r1, #9
 80072c8:	4610      	mov	r0, r2
 80072ca:	4619      	mov	r1, r3
 80072cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072ce:	2200      	movs	r2, #0
 80072d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80072d8:	f7f9 fce6 	bl	8000ca8 <__aeabi_uldivmod>
 80072dc:	4602      	mov	r2, r0
 80072de:	460b      	mov	r3, r1
 80072e0:	4613      	mov	r3, r2
 80072e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072e4:	e058      	b.n	8007398 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80072e6:	4b38      	ldr	r3, [pc, #224]	@ (80073c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	099b      	lsrs	r3, r3, #6
 80072ec:	2200      	movs	r2, #0
 80072ee:	4618      	mov	r0, r3
 80072f0:	4611      	mov	r1, r2
 80072f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80072f6:	623b      	str	r3, [r7, #32]
 80072f8:	2300      	movs	r3, #0
 80072fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80072fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007300:	4642      	mov	r2, r8
 8007302:	464b      	mov	r3, r9
 8007304:	f04f 0000 	mov.w	r0, #0
 8007308:	f04f 0100 	mov.w	r1, #0
 800730c:	0159      	lsls	r1, r3, #5
 800730e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007312:	0150      	lsls	r0, r2, #5
 8007314:	4602      	mov	r2, r0
 8007316:	460b      	mov	r3, r1
 8007318:	4641      	mov	r1, r8
 800731a:	ebb2 0a01 	subs.w	sl, r2, r1
 800731e:	4649      	mov	r1, r9
 8007320:	eb63 0b01 	sbc.w	fp, r3, r1
 8007324:	f04f 0200 	mov.w	r2, #0
 8007328:	f04f 0300 	mov.w	r3, #0
 800732c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007330:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007334:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007338:	ebb2 040a 	subs.w	r4, r2, sl
 800733c:	eb63 050b 	sbc.w	r5, r3, fp
 8007340:	f04f 0200 	mov.w	r2, #0
 8007344:	f04f 0300 	mov.w	r3, #0
 8007348:	00eb      	lsls	r3, r5, #3
 800734a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800734e:	00e2      	lsls	r2, r4, #3
 8007350:	4614      	mov	r4, r2
 8007352:	461d      	mov	r5, r3
 8007354:	4643      	mov	r3, r8
 8007356:	18e3      	adds	r3, r4, r3
 8007358:	603b      	str	r3, [r7, #0]
 800735a:	464b      	mov	r3, r9
 800735c:	eb45 0303 	adc.w	r3, r5, r3
 8007360:	607b      	str	r3, [r7, #4]
 8007362:	f04f 0200 	mov.w	r2, #0
 8007366:	f04f 0300 	mov.w	r3, #0
 800736a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800736e:	4629      	mov	r1, r5
 8007370:	028b      	lsls	r3, r1, #10
 8007372:	4621      	mov	r1, r4
 8007374:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007378:	4621      	mov	r1, r4
 800737a:	028a      	lsls	r2, r1, #10
 800737c:	4610      	mov	r0, r2
 800737e:	4619      	mov	r1, r3
 8007380:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007382:	2200      	movs	r2, #0
 8007384:	61bb      	str	r3, [r7, #24]
 8007386:	61fa      	str	r2, [r7, #28]
 8007388:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800738c:	f7f9 fc8c 	bl	8000ca8 <__aeabi_uldivmod>
 8007390:	4602      	mov	r2, r0
 8007392:	460b      	mov	r3, r1
 8007394:	4613      	mov	r3, r2
 8007396:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007398:	4b0b      	ldr	r3, [pc, #44]	@ (80073c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	0c1b      	lsrs	r3, r3, #16
 800739e:	f003 0303 	and.w	r3, r3, #3
 80073a2:	3301      	adds	r3, #1
 80073a4:	005b      	lsls	r3, r3, #1
 80073a6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80073a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80073aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80073b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80073b2:	e002      	b.n	80073ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80073b4:	4b05      	ldr	r3, [pc, #20]	@ (80073cc <HAL_RCC_GetSysClockFreq+0x204>)
 80073b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80073b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80073ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3750      	adds	r7, #80	@ 0x50
 80073c0:	46bd      	mov	sp, r7
 80073c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80073c6:	bf00      	nop
 80073c8:	40023800 	.word	0x40023800
 80073cc:	00f42400 	.word	0x00f42400
 80073d0:	007a1200 	.word	0x007a1200

080073d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80073d4:	b480      	push	{r7}
 80073d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80073d8:	4b03      	ldr	r3, [pc, #12]	@ (80073e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80073da:	681b      	ldr	r3, [r3, #0]
}
 80073dc:	4618      	mov	r0, r3
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr
 80073e6:	bf00      	nop
 80073e8:	20000020 	.word	0x20000020

080073ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80073f0:	f7ff fff0 	bl	80073d4 <HAL_RCC_GetHCLKFreq>
 80073f4:	4602      	mov	r2, r0
 80073f6:	4b05      	ldr	r3, [pc, #20]	@ (800740c <HAL_RCC_GetPCLK1Freq+0x20>)
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	0a9b      	lsrs	r3, r3, #10
 80073fc:	f003 0307 	and.w	r3, r3, #7
 8007400:	4903      	ldr	r1, [pc, #12]	@ (8007410 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007402:	5ccb      	ldrb	r3, [r1, r3]
 8007404:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007408:	4618      	mov	r0, r3
 800740a:	bd80      	pop	{r7, pc}
 800740c:	40023800 	.word	0x40023800
 8007410:	0800e938 	.word	0x0800e938

08007414 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007418:	f7ff ffdc 	bl	80073d4 <HAL_RCC_GetHCLKFreq>
 800741c:	4602      	mov	r2, r0
 800741e:	4b05      	ldr	r3, [pc, #20]	@ (8007434 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	0b5b      	lsrs	r3, r3, #13
 8007424:	f003 0307 	and.w	r3, r3, #7
 8007428:	4903      	ldr	r1, [pc, #12]	@ (8007438 <HAL_RCC_GetPCLK2Freq+0x24>)
 800742a:	5ccb      	ldrb	r3, [r1, r3]
 800742c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007430:	4618      	mov	r0, r3
 8007432:	bd80      	pop	{r7, pc}
 8007434:	40023800 	.word	0x40023800
 8007438:	0800e938 	.word	0x0800e938

0800743c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b082      	sub	sp, #8
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d101      	bne.n	800744e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e041      	b.n	80074d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007454:	b2db      	uxtb	r3, r3
 8007456:	2b00      	cmp	r3, #0
 8007458:	d106      	bne.n	8007468 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f7fd f8b4 	bl	80045d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2202      	movs	r2, #2
 800746c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	3304      	adds	r3, #4
 8007478:	4619      	mov	r1, r3
 800747a:	4610      	mov	r0, r2
 800747c:	f000 face 	bl	8007a1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2201      	movs	r2, #1
 8007484:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2201      	movs	r2, #1
 8007494:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2201      	movs	r2, #1
 800749c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2201      	movs	r2, #1
 80074a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074d0:	2300      	movs	r3, #0
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3708      	adds	r7, #8
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}

080074da <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074da:	b580      	push	{r7, lr}
 80074dc:	b082      	sub	sp, #8
 80074de:	af00      	add	r7, sp, #0
 80074e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d101      	bne.n	80074ec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80074e8:	2301      	movs	r3, #1
 80074ea:	e041      	b.n	8007570 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074f2:	b2db      	uxtb	r3, r3
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d106      	bne.n	8007506 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2200      	movs	r2, #0
 80074fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f7fd f9c9 	bl	8004898 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2202      	movs	r2, #2
 800750a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	3304      	adds	r3, #4
 8007516:	4619      	mov	r1, r3
 8007518:	4610      	mov	r0, r2
 800751a:	f000 fa7f 	bl	8007a1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2201      	movs	r2, #1
 8007522:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2201      	movs	r2, #1
 8007532:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2201      	movs	r2, #1
 8007542:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2201      	movs	r2, #1
 8007552:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2201      	movs	r2, #1
 800756a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800756e:	2300      	movs	r3, #0
}
 8007570:	4618      	mov	r0, r3
 8007572:	3708      	adds	r7, #8
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d109      	bne.n	800759c <HAL_TIM_PWM_Start+0x24>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800758e:	b2db      	uxtb	r3, r3
 8007590:	2b01      	cmp	r3, #1
 8007592:	bf14      	ite	ne
 8007594:	2301      	movne	r3, #1
 8007596:	2300      	moveq	r3, #0
 8007598:	b2db      	uxtb	r3, r3
 800759a:	e022      	b.n	80075e2 <HAL_TIM_PWM_Start+0x6a>
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	2b04      	cmp	r3, #4
 80075a0:	d109      	bne.n	80075b6 <HAL_TIM_PWM_Start+0x3e>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80075a8:	b2db      	uxtb	r3, r3
 80075aa:	2b01      	cmp	r3, #1
 80075ac:	bf14      	ite	ne
 80075ae:	2301      	movne	r3, #1
 80075b0:	2300      	moveq	r3, #0
 80075b2:	b2db      	uxtb	r3, r3
 80075b4:	e015      	b.n	80075e2 <HAL_TIM_PWM_Start+0x6a>
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	2b08      	cmp	r3, #8
 80075ba:	d109      	bne.n	80075d0 <HAL_TIM_PWM_Start+0x58>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	bf14      	ite	ne
 80075c8:	2301      	movne	r3, #1
 80075ca:	2300      	moveq	r3, #0
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	e008      	b.n	80075e2 <HAL_TIM_PWM_Start+0x6a>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	2b01      	cmp	r3, #1
 80075da:	bf14      	ite	ne
 80075dc:	2301      	movne	r3, #1
 80075de:	2300      	moveq	r3, #0
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d001      	beq.n	80075ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e07c      	b.n	80076e4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d104      	bne.n	80075fa <HAL_TIM_PWM_Start+0x82>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2202      	movs	r2, #2
 80075f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075f8:	e013      	b.n	8007622 <HAL_TIM_PWM_Start+0xaa>
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	2b04      	cmp	r3, #4
 80075fe:	d104      	bne.n	800760a <HAL_TIM_PWM_Start+0x92>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2202      	movs	r2, #2
 8007604:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007608:	e00b      	b.n	8007622 <HAL_TIM_PWM_Start+0xaa>
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	2b08      	cmp	r3, #8
 800760e:	d104      	bne.n	800761a <HAL_TIM_PWM_Start+0xa2>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2202      	movs	r2, #2
 8007614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007618:	e003      	b.n	8007622 <HAL_TIM_PWM_Start+0xaa>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2202      	movs	r2, #2
 800761e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2201      	movs	r2, #1
 8007628:	6839      	ldr	r1, [r7, #0]
 800762a:	4618      	mov	r0, r3
 800762c:	f000 fce6 	bl	8007ffc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a2d      	ldr	r2, [pc, #180]	@ (80076ec <HAL_TIM_PWM_Start+0x174>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d004      	beq.n	8007644 <HAL_TIM_PWM_Start+0xcc>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a2c      	ldr	r2, [pc, #176]	@ (80076f0 <HAL_TIM_PWM_Start+0x178>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d101      	bne.n	8007648 <HAL_TIM_PWM_Start+0xd0>
 8007644:	2301      	movs	r3, #1
 8007646:	e000      	b.n	800764a <HAL_TIM_PWM_Start+0xd2>
 8007648:	2300      	movs	r3, #0
 800764a:	2b00      	cmp	r3, #0
 800764c:	d007      	beq.n	800765e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800765c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a22      	ldr	r2, [pc, #136]	@ (80076ec <HAL_TIM_PWM_Start+0x174>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d022      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007670:	d01d      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a1f      	ldr	r2, [pc, #124]	@ (80076f4 <HAL_TIM_PWM_Start+0x17c>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d018      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a1d      	ldr	r2, [pc, #116]	@ (80076f8 <HAL_TIM_PWM_Start+0x180>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d013      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a1c      	ldr	r2, [pc, #112]	@ (80076fc <HAL_TIM_PWM_Start+0x184>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d00e      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a16      	ldr	r2, [pc, #88]	@ (80076f0 <HAL_TIM_PWM_Start+0x178>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d009      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a18      	ldr	r2, [pc, #96]	@ (8007700 <HAL_TIM_PWM_Start+0x188>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d004      	beq.n	80076ae <HAL_TIM_PWM_Start+0x136>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a16      	ldr	r2, [pc, #88]	@ (8007704 <HAL_TIM_PWM_Start+0x18c>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d111      	bne.n	80076d2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	689b      	ldr	r3, [r3, #8]
 80076b4:	f003 0307 	and.w	r3, r3, #7
 80076b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2b06      	cmp	r3, #6
 80076be:	d010      	beq.n	80076e2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f042 0201 	orr.w	r2, r2, #1
 80076ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076d0:	e007      	b.n	80076e2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	681a      	ldr	r2, [r3, #0]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f042 0201 	orr.w	r2, r2, #1
 80076e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80076e2:	2300      	movs	r3, #0
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3710      	adds	r7, #16
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}
 80076ec:	40010000 	.word	0x40010000
 80076f0:	40010400 	.word	0x40010400
 80076f4:	40000400 	.word	0x40000400
 80076f8:	40000800 	.word	0x40000800
 80076fc:	40000c00 	.word	0x40000c00
 8007700:	40014000 	.word	0x40014000
 8007704:	40001800 	.word	0x40001800

08007708 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b086      	sub	sp, #24
 800770c:	af00      	add	r7, sp, #0
 800770e:	60f8      	str	r0, [r7, #12]
 8007710:	60b9      	str	r1, [r7, #8]
 8007712:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007714:	2300      	movs	r3, #0
 8007716:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800771e:	2b01      	cmp	r3, #1
 8007720:	d101      	bne.n	8007726 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007722:	2302      	movs	r3, #2
 8007724:	e0ae      	b.n	8007884 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2201      	movs	r2, #1
 800772a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2b0c      	cmp	r3, #12
 8007732:	f200 809f 	bhi.w	8007874 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007736:	a201      	add	r2, pc, #4	@ (adr r2, 800773c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800773c:	08007771 	.word	0x08007771
 8007740:	08007875 	.word	0x08007875
 8007744:	08007875 	.word	0x08007875
 8007748:	08007875 	.word	0x08007875
 800774c:	080077b1 	.word	0x080077b1
 8007750:	08007875 	.word	0x08007875
 8007754:	08007875 	.word	0x08007875
 8007758:	08007875 	.word	0x08007875
 800775c:	080077f3 	.word	0x080077f3
 8007760:	08007875 	.word	0x08007875
 8007764:	08007875 	.word	0x08007875
 8007768:	08007875 	.word	0x08007875
 800776c:	08007833 	.word	0x08007833
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	68b9      	ldr	r1, [r7, #8]
 8007776:	4618      	mov	r0, r3
 8007778:	f000 f9f6 	bl	8007b68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	699a      	ldr	r2, [r3, #24]
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f042 0208 	orr.w	r2, r2, #8
 800778a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	699a      	ldr	r2, [r3, #24]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f022 0204 	bic.w	r2, r2, #4
 800779a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	6999      	ldr	r1, [r3, #24]
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	691a      	ldr	r2, [r3, #16]
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	430a      	orrs	r2, r1
 80077ac:	619a      	str	r2, [r3, #24]
      break;
 80077ae:	e064      	b.n	800787a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	68b9      	ldr	r1, [r7, #8]
 80077b6:	4618      	mov	r0, r3
 80077b8:	f000 fa46 	bl	8007c48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	699a      	ldr	r2, [r3, #24]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	699a      	ldr	r2, [r3, #24]
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	6999      	ldr	r1, [r3, #24]
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	021a      	lsls	r2, r3, #8
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	430a      	orrs	r2, r1
 80077ee:	619a      	str	r2, [r3, #24]
      break;
 80077f0:	e043      	b.n	800787a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68b9      	ldr	r1, [r7, #8]
 80077f8:	4618      	mov	r0, r3
 80077fa:	f000 fa9b 	bl	8007d34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	69da      	ldr	r2, [r3, #28]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f042 0208 	orr.w	r2, r2, #8
 800780c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	69da      	ldr	r2, [r3, #28]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f022 0204 	bic.w	r2, r2, #4
 800781c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	69d9      	ldr	r1, [r3, #28]
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	691a      	ldr	r2, [r3, #16]
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	430a      	orrs	r2, r1
 800782e:	61da      	str	r2, [r3, #28]
      break;
 8007830:	e023      	b.n	800787a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	68b9      	ldr	r1, [r7, #8]
 8007838:	4618      	mov	r0, r3
 800783a:	f000 faef 	bl	8007e1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	69da      	ldr	r2, [r3, #28]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800784c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	69da      	ldr	r2, [r3, #28]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800785c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	69d9      	ldr	r1, [r3, #28]
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	691b      	ldr	r3, [r3, #16]
 8007868:	021a      	lsls	r2, r3, #8
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	430a      	orrs	r2, r1
 8007870:	61da      	str	r2, [r3, #28]
      break;
 8007872:	e002      	b.n	800787a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007874:	2301      	movs	r3, #1
 8007876:	75fb      	strb	r3, [r7, #23]
      break;
 8007878:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2200      	movs	r2, #0
 800787e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007882:	7dfb      	ldrb	r3, [r7, #23]
}
 8007884:	4618      	mov	r0, r3
 8007886:	3718      	adds	r7, #24
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007896:	2300      	movs	r3, #0
 8007898:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d101      	bne.n	80078a8 <HAL_TIM_ConfigClockSource+0x1c>
 80078a4:	2302      	movs	r3, #2
 80078a6:	e0b4      	b.n	8007a12 <HAL_TIM_ConfigClockSource+0x186>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2202      	movs	r2, #2
 80078b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80078c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80078ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	68ba      	ldr	r2, [r7, #8]
 80078d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078e0:	d03e      	beq.n	8007960 <HAL_TIM_ConfigClockSource+0xd4>
 80078e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078e6:	f200 8087 	bhi.w	80079f8 <HAL_TIM_ConfigClockSource+0x16c>
 80078ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078ee:	f000 8086 	beq.w	80079fe <HAL_TIM_ConfigClockSource+0x172>
 80078f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078f6:	d87f      	bhi.n	80079f8 <HAL_TIM_ConfigClockSource+0x16c>
 80078f8:	2b70      	cmp	r3, #112	@ 0x70
 80078fa:	d01a      	beq.n	8007932 <HAL_TIM_ConfigClockSource+0xa6>
 80078fc:	2b70      	cmp	r3, #112	@ 0x70
 80078fe:	d87b      	bhi.n	80079f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007900:	2b60      	cmp	r3, #96	@ 0x60
 8007902:	d050      	beq.n	80079a6 <HAL_TIM_ConfigClockSource+0x11a>
 8007904:	2b60      	cmp	r3, #96	@ 0x60
 8007906:	d877      	bhi.n	80079f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007908:	2b50      	cmp	r3, #80	@ 0x50
 800790a:	d03c      	beq.n	8007986 <HAL_TIM_ConfigClockSource+0xfa>
 800790c:	2b50      	cmp	r3, #80	@ 0x50
 800790e:	d873      	bhi.n	80079f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007910:	2b40      	cmp	r3, #64	@ 0x40
 8007912:	d058      	beq.n	80079c6 <HAL_TIM_ConfigClockSource+0x13a>
 8007914:	2b40      	cmp	r3, #64	@ 0x40
 8007916:	d86f      	bhi.n	80079f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007918:	2b30      	cmp	r3, #48	@ 0x30
 800791a:	d064      	beq.n	80079e6 <HAL_TIM_ConfigClockSource+0x15a>
 800791c:	2b30      	cmp	r3, #48	@ 0x30
 800791e:	d86b      	bhi.n	80079f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007920:	2b20      	cmp	r3, #32
 8007922:	d060      	beq.n	80079e6 <HAL_TIM_ConfigClockSource+0x15a>
 8007924:	2b20      	cmp	r3, #32
 8007926:	d867      	bhi.n	80079f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007928:	2b00      	cmp	r3, #0
 800792a:	d05c      	beq.n	80079e6 <HAL_TIM_ConfigClockSource+0x15a>
 800792c:	2b10      	cmp	r3, #16
 800792e:	d05a      	beq.n	80079e6 <HAL_TIM_ConfigClockSource+0x15a>
 8007930:	e062      	b.n	80079f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007942:	f000 fb3b 	bl	8007fbc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007954:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	68ba      	ldr	r2, [r7, #8]
 800795c:	609a      	str	r2, [r3, #8]
      break;
 800795e:	e04f      	b.n	8007a00 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007970:	f000 fb24 	bl	8007fbc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	689a      	ldr	r2, [r3, #8]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007982:	609a      	str	r2, [r3, #8]
      break;
 8007984:	e03c      	b.n	8007a00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007992:	461a      	mov	r2, r3
 8007994:	f000 fa98 	bl	8007ec8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	2150      	movs	r1, #80	@ 0x50
 800799e:	4618      	mov	r0, r3
 80079a0:	f000 faf1 	bl	8007f86 <TIM_ITRx_SetConfig>
      break;
 80079a4:	e02c      	b.n	8007a00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80079b2:	461a      	mov	r2, r3
 80079b4:	f000 fab7 	bl	8007f26 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	2160      	movs	r1, #96	@ 0x60
 80079be:	4618      	mov	r0, r3
 80079c0:	f000 fae1 	bl	8007f86 <TIM_ITRx_SetConfig>
      break;
 80079c4:	e01c      	b.n	8007a00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079d2:	461a      	mov	r2, r3
 80079d4:	f000 fa78 	bl	8007ec8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	2140      	movs	r1, #64	@ 0x40
 80079de:	4618      	mov	r0, r3
 80079e0:	f000 fad1 	bl	8007f86 <TIM_ITRx_SetConfig>
      break;
 80079e4:	e00c      	b.n	8007a00 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4619      	mov	r1, r3
 80079f0:	4610      	mov	r0, r2
 80079f2:	f000 fac8 	bl	8007f86 <TIM_ITRx_SetConfig>
      break;
 80079f6:	e003      	b.n	8007a00 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	73fb      	strb	r3, [r7, #15]
      break;
 80079fc:	e000      	b.n	8007a00 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80079fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2201      	movs	r2, #1
 8007a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3710      	adds	r7, #16
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
	...

08007a1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b085      	sub	sp, #20
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4a43      	ldr	r2, [pc, #268]	@ (8007b3c <TIM_Base_SetConfig+0x120>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d013      	beq.n	8007a5c <TIM_Base_SetConfig+0x40>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a3a:	d00f      	beq.n	8007a5c <TIM_Base_SetConfig+0x40>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	4a40      	ldr	r2, [pc, #256]	@ (8007b40 <TIM_Base_SetConfig+0x124>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d00b      	beq.n	8007a5c <TIM_Base_SetConfig+0x40>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a3f      	ldr	r2, [pc, #252]	@ (8007b44 <TIM_Base_SetConfig+0x128>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d007      	beq.n	8007a5c <TIM_Base_SetConfig+0x40>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a3e      	ldr	r2, [pc, #248]	@ (8007b48 <TIM_Base_SetConfig+0x12c>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d003      	beq.n	8007a5c <TIM_Base_SetConfig+0x40>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	4a3d      	ldr	r2, [pc, #244]	@ (8007b4c <TIM_Base_SetConfig+0x130>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d108      	bne.n	8007a6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a32      	ldr	r2, [pc, #200]	@ (8007b3c <TIM_Base_SetConfig+0x120>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d02b      	beq.n	8007ace <TIM_Base_SetConfig+0xb2>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a7c:	d027      	beq.n	8007ace <TIM_Base_SetConfig+0xb2>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	4a2f      	ldr	r2, [pc, #188]	@ (8007b40 <TIM_Base_SetConfig+0x124>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d023      	beq.n	8007ace <TIM_Base_SetConfig+0xb2>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	4a2e      	ldr	r2, [pc, #184]	@ (8007b44 <TIM_Base_SetConfig+0x128>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d01f      	beq.n	8007ace <TIM_Base_SetConfig+0xb2>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	4a2d      	ldr	r2, [pc, #180]	@ (8007b48 <TIM_Base_SetConfig+0x12c>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d01b      	beq.n	8007ace <TIM_Base_SetConfig+0xb2>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4a2c      	ldr	r2, [pc, #176]	@ (8007b4c <TIM_Base_SetConfig+0x130>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d017      	beq.n	8007ace <TIM_Base_SetConfig+0xb2>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a2b      	ldr	r2, [pc, #172]	@ (8007b50 <TIM_Base_SetConfig+0x134>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d013      	beq.n	8007ace <TIM_Base_SetConfig+0xb2>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4a2a      	ldr	r2, [pc, #168]	@ (8007b54 <TIM_Base_SetConfig+0x138>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d00f      	beq.n	8007ace <TIM_Base_SetConfig+0xb2>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a29      	ldr	r2, [pc, #164]	@ (8007b58 <TIM_Base_SetConfig+0x13c>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d00b      	beq.n	8007ace <TIM_Base_SetConfig+0xb2>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a28      	ldr	r2, [pc, #160]	@ (8007b5c <TIM_Base_SetConfig+0x140>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d007      	beq.n	8007ace <TIM_Base_SetConfig+0xb2>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a27      	ldr	r2, [pc, #156]	@ (8007b60 <TIM_Base_SetConfig+0x144>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d003      	beq.n	8007ace <TIM_Base_SetConfig+0xb2>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	4a26      	ldr	r2, [pc, #152]	@ (8007b64 <TIM_Base_SetConfig+0x148>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d108      	bne.n	8007ae0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ad4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	4313      	orrs	r3, r2
 8007ade:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	695b      	ldr	r3, [r3, #20]
 8007aea:	4313      	orrs	r3, r2
 8007aec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	689a      	ldr	r2, [r3, #8]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	4a0e      	ldr	r2, [pc, #56]	@ (8007b3c <TIM_Base_SetConfig+0x120>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d003      	beq.n	8007b0e <TIM_Base_SetConfig+0xf2>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	4a10      	ldr	r2, [pc, #64]	@ (8007b4c <TIM_Base_SetConfig+0x130>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d103      	bne.n	8007b16 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	691a      	ldr	r2, [r3, #16]
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f043 0204 	orr.w	r2, r3, #4
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2201      	movs	r2, #1
 8007b26:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	68fa      	ldr	r2, [r7, #12]
 8007b2c:	601a      	str	r2, [r3, #0]
}
 8007b2e:	bf00      	nop
 8007b30:	3714      	adds	r7, #20
 8007b32:	46bd      	mov	sp, r7
 8007b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b38:	4770      	bx	lr
 8007b3a:	bf00      	nop
 8007b3c:	40010000 	.word	0x40010000
 8007b40:	40000400 	.word	0x40000400
 8007b44:	40000800 	.word	0x40000800
 8007b48:	40000c00 	.word	0x40000c00
 8007b4c:	40010400 	.word	0x40010400
 8007b50:	40014000 	.word	0x40014000
 8007b54:	40014400 	.word	0x40014400
 8007b58:	40014800 	.word	0x40014800
 8007b5c:	40001800 	.word	0x40001800
 8007b60:	40001c00 	.word	0x40001c00
 8007b64:	40002000 	.word	0x40002000

08007b68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b087      	sub	sp, #28
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6a1b      	ldr	r3, [r3, #32]
 8007b76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6a1b      	ldr	r3, [r3, #32]
 8007b7c:	f023 0201 	bic.w	r2, r3, #1
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	699b      	ldr	r3, [r3, #24]
 8007b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	f023 0303 	bic.w	r3, r3, #3
 8007b9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	68fa      	ldr	r2, [r7, #12]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	f023 0302 	bic.w	r3, r3, #2
 8007bb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	697a      	ldr	r2, [r7, #20]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4a20      	ldr	r2, [pc, #128]	@ (8007c40 <TIM_OC1_SetConfig+0xd8>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d003      	beq.n	8007bcc <TIM_OC1_SetConfig+0x64>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4a1f      	ldr	r2, [pc, #124]	@ (8007c44 <TIM_OC1_SetConfig+0xdc>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d10c      	bne.n	8007be6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	f023 0308 	bic.w	r3, r3, #8
 8007bd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	68db      	ldr	r3, [r3, #12]
 8007bd8:	697a      	ldr	r2, [r7, #20]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	f023 0304 	bic.w	r3, r3, #4
 8007be4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	4a15      	ldr	r2, [pc, #84]	@ (8007c40 <TIM_OC1_SetConfig+0xd8>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d003      	beq.n	8007bf6 <TIM_OC1_SetConfig+0x8e>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a14      	ldr	r2, [pc, #80]	@ (8007c44 <TIM_OC1_SetConfig+0xdc>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d111      	bne.n	8007c1a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007bfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	695b      	ldr	r3, [r3, #20]
 8007c0a:	693a      	ldr	r2, [r7, #16]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	699b      	ldr	r3, [r3, #24]
 8007c14:	693a      	ldr	r2, [r7, #16]
 8007c16:	4313      	orrs	r3, r2
 8007c18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	693a      	ldr	r2, [r7, #16]
 8007c1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	68fa      	ldr	r2, [r7, #12]
 8007c24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	685a      	ldr	r2, [r3, #4]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	697a      	ldr	r2, [r7, #20]
 8007c32:	621a      	str	r2, [r3, #32]
}
 8007c34:	bf00      	nop
 8007c36:	371c      	adds	r7, #28
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr
 8007c40:	40010000 	.word	0x40010000
 8007c44:	40010400 	.word	0x40010400

08007c48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b087      	sub	sp, #28
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6a1b      	ldr	r3, [r3, #32]
 8007c56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6a1b      	ldr	r3, [r3, #32]
 8007c5c:	f023 0210 	bic.w	r2, r3, #16
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	699b      	ldr	r3, [r3, #24]
 8007c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	021b      	lsls	r3, r3, #8
 8007c86:	68fa      	ldr	r2, [r7, #12]
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	f023 0320 	bic.w	r3, r3, #32
 8007c92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	011b      	lsls	r3, r3, #4
 8007c9a:	697a      	ldr	r2, [r7, #20]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	4a22      	ldr	r2, [pc, #136]	@ (8007d2c <TIM_OC2_SetConfig+0xe4>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d003      	beq.n	8007cb0 <TIM_OC2_SetConfig+0x68>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	4a21      	ldr	r2, [pc, #132]	@ (8007d30 <TIM_OC2_SetConfig+0xe8>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d10d      	bne.n	8007ccc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	68db      	ldr	r3, [r3, #12]
 8007cbc:	011b      	lsls	r3, r3, #4
 8007cbe:	697a      	ldr	r2, [r7, #20]
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	4a17      	ldr	r2, [pc, #92]	@ (8007d2c <TIM_OC2_SetConfig+0xe4>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d003      	beq.n	8007cdc <TIM_OC2_SetConfig+0x94>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	4a16      	ldr	r2, [pc, #88]	@ (8007d30 <TIM_OC2_SetConfig+0xe8>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d113      	bne.n	8007d04 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007cdc:	693b      	ldr	r3, [r7, #16]
 8007cde:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007ce2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007cea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	695b      	ldr	r3, [r3, #20]
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	693a      	ldr	r2, [r7, #16]
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	699b      	ldr	r3, [r3, #24]
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	693a      	ldr	r2, [r7, #16]
 8007d00:	4313      	orrs	r3, r2
 8007d02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	693a      	ldr	r2, [r7, #16]
 8007d08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	68fa      	ldr	r2, [r7, #12]
 8007d0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	685a      	ldr	r2, [r3, #4]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	697a      	ldr	r2, [r7, #20]
 8007d1c:	621a      	str	r2, [r3, #32]
}
 8007d1e:	bf00      	nop
 8007d20:	371c      	adds	r7, #28
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr
 8007d2a:	bf00      	nop
 8007d2c:	40010000 	.word	0x40010000
 8007d30:	40010400 	.word	0x40010400

08007d34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b087      	sub	sp, #28
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a1b      	ldr	r3, [r3, #32]
 8007d42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6a1b      	ldr	r3, [r3, #32]
 8007d48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	69db      	ldr	r3, [r3, #28]
 8007d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f023 0303 	bic.w	r3, r3, #3
 8007d6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	68fa      	ldr	r2, [r7, #12]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007d7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	021b      	lsls	r3, r3, #8
 8007d84:	697a      	ldr	r2, [r7, #20]
 8007d86:	4313      	orrs	r3, r2
 8007d88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	4a21      	ldr	r2, [pc, #132]	@ (8007e14 <TIM_OC3_SetConfig+0xe0>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d003      	beq.n	8007d9a <TIM_OC3_SetConfig+0x66>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	4a20      	ldr	r2, [pc, #128]	@ (8007e18 <TIM_OC3_SetConfig+0xe4>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d10d      	bne.n	8007db6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007da0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	68db      	ldr	r3, [r3, #12]
 8007da6:	021b      	lsls	r3, r3, #8
 8007da8:	697a      	ldr	r2, [r7, #20]
 8007daa:	4313      	orrs	r3, r2
 8007dac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007db4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a16      	ldr	r2, [pc, #88]	@ (8007e14 <TIM_OC3_SetConfig+0xe0>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d003      	beq.n	8007dc6 <TIM_OC3_SetConfig+0x92>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a15      	ldr	r2, [pc, #84]	@ (8007e18 <TIM_OC3_SetConfig+0xe4>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d113      	bne.n	8007dee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007dcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	011b      	lsls	r3, r3, #4
 8007ddc:	693a      	ldr	r2, [r7, #16]
 8007dde:	4313      	orrs	r3, r2
 8007de0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	699b      	ldr	r3, [r3, #24]
 8007de6:	011b      	lsls	r3, r3, #4
 8007de8:	693a      	ldr	r2, [r7, #16]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	68fa      	ldr	r2, [r7, #12]
 8007df8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	685a      	ldr	r2, [r3, #4]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	697a      	ldr	r2, [r7, #20]
 8007e06:	621a      	str	r2, [r3, #32]
}
 8007e08:	bf00      	nop
 8007e0a:	371c      	adds	r7, #28
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr
 8007e14:	40010000 	.word	0x40010000
 8007e18:	40010400 	.word	0x40010400

08007e1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b087      	sub	sp, #28
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
 8007e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6a1b      	ldr	r3, [r3, #32]
 8007e2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6a1b      	ldr	r3, [r3, #32]
 8007e30:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	69db      	ldr	r3, [r3, #28]
 8007e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	021b      	lsls	r3, r3, #8
 8007e5a:	68fa      	ldr	r2, [r7, #12]
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007e60:	693b      	ldr	r3, [r7, #16]
 8007e62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	031b      	lsls	r3, r3, #12
 8007e6e:	693a      	ldr	r2, [r7, #16]
 8007e70:	4313      	orrs	r3, r2
 8007e72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a12      	ldr	r2, [pc, #72]	@ (8007ec0 <TIM_OC4_SetConfig+0xa4>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d003      	beq.n	8007e84 <TIM_OC4_SetConfig+0x68>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	4a11      	ldr	r2, [pc, #68]	@ (8007ec4 <TIM_OC4_SetConfig+0xa8>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d109      	bne.n	8007e98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	695b      	ldr	r3, [r3, #20]
 8007e90:	019b      	lsls	r3, r3, #6
 8007e92:	697a      	ldr	r2, [r7, #20]
 8007e94:	4313      	orrs	r3, r2
 8007e96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	697a      	ldr	r2, [r7, #20]
 8007e9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	68fa      	ldr	r2, [r7, #12]
 8007ea2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	685a      	ldr	r2, [r3, #4]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	621a      	str	r2, [r3, #32]
}
 8007eb2:	bf00      	nop
 8007eb4:	371c      	adds	r7, #28
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	40010000 	.word	0x40010000
 8007ec4:	40010400 	.word	0x40010400

08007ec8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b087      	sub	sp, #28
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60f8      	str	r0, [r7, #12]
 8007ed0:	60b9      	str	r1, [r7, #8]
 8007ed2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6a1b      	ldr	r3, [r3, #32]
 8007ed8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	6a1b      	ldr	r3, [r3, #32]
 8007ede:	f023 0201 	bic.w	r2, r3, #1
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	699b      	ldr	r3, [r3, #24]
 8007eea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ef2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	011b      	lsls	r3, r3, #4
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	f023 030a 	bic.w	r3, r3, #10
 8007f04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f06:	697a      	ldr	r2, [r7, #20]
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	693a      	ldr	r2, [r7, #16]
 8007f12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	697a      	ldr	r2, [r7, #20]
 8007f18:	621a      	str	r2, [r3, #32]
}
 8007f1a:	bf00      	nop
 8007f1c:	371c      	adds	r7, #28
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr

08007f26 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f26:	b480      	push	{r7}
 8007f28:	b087      	sub	sp, #28
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	60f8      	str	r0, [r7, #12]
 8007f2e:	60b9      	str	r1, [r7, #8]
 8007f30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	6a1b      	ldr	r3, [r3, #32]
 8007f36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6a1b      	ldr	r3, [r3, #32]
 8007f3c:	f023 0210 	bic.w	r2, r3, #16
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	699b      	ldr	r3, [r3, #24]
 8007f48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	031b      	lsls	r3, r3, #12
 8007f56:	693a      	ldr	r2, [r7, #16]
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f62:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	011b      	lsls	r3, r3, #4
 8007f68:	697a      	ldr	r2, [r7, #20]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	693a      	ldr	r2, [r7, #16]
 8007f72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	697a      	ldr	r2, [r7, #20]
 8007f78:	621a      	str	r2, [r3, #32]
}
 8007f7a:	bf00      	nop
 8007f7c:	371c      	adds	r7, #28
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr

08007f86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f86:	b480      	push	{r7}
 8007f88:	b085      	sub	sp, #20
 8007f8a:	af00      	add	r7, sp, #0
 8007f8c:	6078      	str	r0, [r7, #4]
 8007f8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f9e:	683a      	ldr	r2, [r7, #0]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	f043 0307 	orr.w	r3, r3, #7
 8007fa8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	68fa      	ldr	r2, [r7, #12]
 8007fae:	609a      	str	r2, [r3, #8]
}
 8007fb0:	bf00      	nop
 8007fb2:	3714      	adds	r7, #20
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr

08007fbc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b087      	sub	sp, #28
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	60f8      	str	r0, [r7, #12]
 8007fc4:	60b9      	str	r1, [r7, #8]
 8007fc6:	607a      	str	r2, [r7, #4]
 8007fc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	689b      	ldr	r3, [r3, #8]
 8007fce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007fd6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	021a      	lsls	r2, r3, #8
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	431a      	orrs	r2, r3
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	697a      	ldr	r2, [r7, #20]
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	697a      	ldr	r2, [r7, #20]
 8007fee:	609a      	str	r2, [r3, #8]
}
 8007ff0:	bf00      	nop
 8007ff2:	371c      	adds	r7, #28
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr

08007ffc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b087      	sub	sp, #28
 8008000:	af00      	add	r7, sp, #0
 8008002:	60f8      	str	r0, [r7, #12]
 8008004:	60b9      	str	r1, [r7, #8]
 8008006:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	f003 031f 	and.w	r3, r3, #31
 800800e:	2201      	movs	r2, #1
 8008010:	fa02 f303 	lsl.w	r3, r2, r3
 8008014:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	6a1a      	ldr	r2, [r3, #32]
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	43db      	mvns	r3, r3
 800801e:	401a      	ands	r2, r3
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6a1a      	ldr	r2, [r3, #32]
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	f003 031f 	and.w	r3, r3, #31
 800802e:	6879      	ldr	r1, [r7, #4]
 8008030:	fa01 f303 	lsl.w	r3, r1, r3
 8008034:	431a      	orrs	r2, r3
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	621a      	str	r2, [r3, #32]
}
 800803a:	bf00      	nop
 800803c:	371c      	adds	r7, #28
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
	...

08008048 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008048:	b480      	push	{r7}
 800804a:	b085      	sub	sp, #20
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008058:	2b01      	cmp	r3, #1
 800805a:	d101      	bne.n	8008060 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800805c:	2302      	movs	r3, #2
 800805e:	e05a      	b.n	8008116 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2202      	movs	r2, #2
 800806c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008086:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68fa      	ldr	r2, [r7, #12]
 800808e:	4313      	orrs	r3, r2
 8008090:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a21      	ldr	r2, [pc, #132]	@ (8008124 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d022      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080ac:	d01d      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a1d      	ldr	r2, [pc, #116]	@ (8008128 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d018      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a1b      	ldr	r2, [pc, #108]	@ (800812c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d013      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a1a      	ldr	r2, [pc, #104]	@ (8008130 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d00e      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a18      	ldr	r2, [pc, #96]	@ (8008134 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d009      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a17      	ldr	r2, [pc, #92]	@ (8008138 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d004      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a15      	ldr	r2, [pc, #84]	@ (800813c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d10c      	bne.n	8008104 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	4313      	orrs	r3, r2
 80080fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	68ba      	ldr	r2, [r7, #8]
 8008102:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2201      	movs	r2, #1
 8008108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008114:	2300      	movs	r3, #0
}
 8008116:	4618      	mov	r0, r3
 8008118:	3714      	adds	r7, #20
 800811a:	46bd      	mov	sp, r7
 800811c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008120:	4770      	bx	lr
 8008122:	bf00      	nop
 8008124:	40010000 	.word	0x40010000
 8008128:	40000400 	.word	0x40000400
 800812c:	40000800 	.word	0x40000800
 8008130:	40000c00 	.word	0x40000c00
 8008134:	40010400 	.word	0x40010400
 8008138:	40014000 	.word	0x40014000
 800813c:	40001800 	.word	0x40001800

08008140 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008140:	b480      	push	{r7}
 8008142:	b085      	sub	sp, #20
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800814a:	2300      	movs	r3, #0
 800814c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008154:	2b01      	cmp	r3, #1
 8008156:	d101      	bne.n	800815c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008158:	2302      	movs	r3, #2
 800815a:	e03d      	b.n	80081d8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	68db      	ldr	r3, [r3, #12]
 800816e:	4313      	orrs	r3, r2
 8008170:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	4313      	orrs	r3, r2
 800817e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	4313      	orrs	r3, r2
 800818c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4313      	orrs	r3, r2
 800819a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	691b      	ldr	r3, [r3, #16]
 80081a6:	4313      	orrs	r3, r2
 80081a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	695b      	ldr	r3, [r3, #20]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	69db      	ldr	r3, [r3, #28]
 80081c2:	4313      	orrs	r3, r2
 80081c4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	68fa      	ldr	r2, [r7, #12]
 80081cc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80081d6:	2300      	movs	r3, #0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3714      	adds	r7, #20
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr

080081e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b082      	sub	sp, #8
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d101      	bne.n	80081f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	e042      	b.n	800827c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d106      	bne.n	8008210 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2200      	movs	r2, #0
 8008206:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f7fc ffcc 	bl	80051a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2224      	movs	r2, #36	@ 0x24
 8008214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68da      	ldr	r2, [r3, #12]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008226:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 ff6f 	bl	800910c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	691a      	ldr	r2, [r3, #16]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800823c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	695a      	ldr	r2, [r3, #20]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800824c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	68da      	ldr	r2, [r3, #12]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800825c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2220      	movs	r2, #32
 8008268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2220      	movs	r2, #32
 8008270:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3708      	adds	r7, #8
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b08a      	sub	sp, #40	@ 0x28
 8008288:	af02      	add	r7, sp, #8
 800828a:	60f8      	str	r0, [r7, #12]
 800828c:	60b9      	str	r1, [r7, #8]
 800828e:	603b      	str	r3, [r7, #0]
 8008290:	4613      	mov	r3, r2
 8008292:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008294:	2300      	movs	r3, #0
 8008296:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800829e:	b2db      	uxtb	r3, r3
 80082a0:	2b20      	cmp	r3, #32
 80082a2:	d175      	bne.n	8008390 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d002      	beq.n	80082b0 <HAL_UART_Transmit+0x2c>
 80082aa:	88fb      	ldrh	r3, [r7, #6]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d101      	bne.n	80082b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80082b0:	2301      	movs	r3, #1
 80082b2:	e06e      	b.n	8008392 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2200      	movs	r2, #0
 80082b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	2221      	movs	r2, #33	@ 0x21
 80082be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80082c2:	f7fd f95d 	bl	8005580 <HAL_GetTick>
 80082c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	88fa      	ldrh	r2, [r7, #6]
 80082cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	88fa      	ldrh	r2, [r7, #6]
 80082d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082dc:	d108      	bne.n	80082f0 <HAL_UART_Transmit+0x6c>
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	691b      	ldr	r3, [r3, #16]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d104      	bne.n	80082f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80082e6:	2300      	movs	r3, #0
 80082e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	61bb      	str	r3, [r7, #24]
 80082ee:	e003      	b.n	80082f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80082f4:	2300      	movs	r3, #0
 80082f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80082f8:	e02e      	b.n	8008358 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	9300      	str	r3, [sp, #0]
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	2200      	movs	r2, #0
 8008302:	2180      	movs	r1, #128	@ 0x80
 8008304:	68f8      	ldr	r0, [r7, #12]
 8008306:	f000 fc3f 	bl	8008b88 <UART_WaitOnFlagUntilTimeout>
 800830a:	4603      	mov	r3, r0
 800830c:	2b00      	cmp	r3, #0
 800830e:	d005      	beq.n	800831c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2220      	movs	r2, #32
 8008314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008318:	2303      	movs	r3, #3
 800831a:	e03a      	b.n	8008392 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800831c:	69fb      	ldr	r3, [r7, #28]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d10b      	bne.n	800833a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	881b      	ldrh	r3, [r3, #0]
 8008326:	461a      	mov	r2, r3
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008330:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	3302      	adds	r3, #2
 8008336:	61bb      	str	r3, [r7, #24]
 8008338:	e007      	b.n	800834a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800833a:	69fb      	ldr	r3, [r7, #28]
 800833c:	781a      	ldrb	r2, [r3, #0]
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	3301      	adds	r3, #1
 8008348:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800834e:	b29b      	uxth	r3, r3
 8008350:	3b01      	subs	r3, #1
 8008352:	b29a      	uxth	r2, r3
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800835c:	b29b      	uxth	r3, r3
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1cb      	bne.n	80082fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	9300      	str	r3, [sp, #0]
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	2200      	movs	r2, #0
 800836a:	2140      	movs	r1, #64	@ 0x40
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f000 fc0b 	bl	8008b88 <UART_WaitOnFlagUntilTimeout>
 8008372:	4603      	mov	r3, r0
 8008374:	2b00      	cmp	r3, #0
 8008376:	d005      	beq.n	8008384 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	2220      	movs	r2, #32
 800837c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008380:	2303      	movs	r3, #3
 8008382:	e006      	b.n	8008392 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2220      	movs	r2, #32
 8008388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800838c:	2300      	movs	r3, #0
 800838e:	e000      	b.n	8008392 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008390:	2302      	movs	r3, #2
  }
}
 8008392:	4618      	mov	r0, r3
 8008394:	3720      	adds	r7, #32
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}

0800839a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800839a:	b580      	push	{r7, lr}
 800839c:	b084      	sub	sp, #16
 800839e:	af00      	add	r7, sp, #0
 80083a0:	60f8      	str	r0, [r7, #12]
 80083a2:	60b9      	str	r1, [r7, #8]
 80083a4:	4613      	mov	r3, r2
 80083a6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80083ae:	b2db      	uxtb	r3, r3
 80083b0:	2b20      	cmp	r3, #32
 80083b2:	d112      	bne.n	80083da <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d002      	beq.n	80083c0 <HAL_UART_Receive_DMA+0x26>
 80083ba:	88fb      	ldrh	r3, [r7, #6]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d101      	bne.n	80083c4 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80083c0:	2301      	movs	r3, #1
 80083c2:	e00b      	b.n	80083dc <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2200      	movs	r2, #0
 80083c8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80083ca:	88fb      	ldrh	r3, [r7, #6]
 80083cc:	461a      	mov	r2, r3
 80083ce:	68b9      	ldr	r1, [r7, #8]
 80083d0:	68f8      	ldr	r0, [r7, #12]
 80083d2:	f000 fc33 	bl	8008c3c <UART_Start_Receive_DMA>
 80083d6:	4603      	mov	r3, r0
 80083d8:	e000      	b.n	80083dc <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80083da:	2302      	movs	r3, #2
  }
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3710      	adds	r7, #16
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}

080083e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b0ba      	sub	sp, #232	@ 0xe8
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	68db      	ldr	r3, [r3, #12]
 80083fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	695b      	ldr	r3, [r3, #20]
 8008406:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800840a:	2300      	movs	r3, #0
 800840c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008410:	2300      	movs	r3, #0
 8008412:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800841a:	f003 030f 	and.w	r3, r3, #15
 800841e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008422:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008426:	2b00      	cmp	r3, #0
 8008428:	d10f      	bne.n	800844a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800842a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800842e:	f003 0320 	and.w	r3, r3, #32
 8008432:	2b00      	cmp	r3, #0
 8008434:	d009      	beq.n	800844a <HAL_UART_IRQHandler+0x66>
 8008436:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800843a:	f003 0320 	and.w	r3, r3, #32
 800843e:	2b00      	cmp	r3, #0
 8008440:	d003      	beq.n	800844a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f000 fda4 	bl	8008f90 <UART_Receive_IT>
      return;
 8008448:	e273      	b.n	8008932 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800844a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800844e:	2b00      	cmp	r3, #0
 8008450:	f000 80de 	beq.w	8008610 <HAL_UART_IRQHandler+0x22c>
 8008454:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008458:	f003 0301 	and.w	r3, r3, #1
 800845c:	2b00      	cmp	r3, #0
 800845e:	d106      	bne.n	800846e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008464:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008468:	2b00      	cmp	r3, #0
 800846a:	f000 80d1 	beq.w	8008610 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800846e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008472:	f003 0301 	and.w	r3, r3, #1
 8008476:	2b00      	cmp	r3, #0
 8008478:	d00b      	beq.n	8008492 <HAL_UART_IRQHandler+0xae>
 800847a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800847e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008482:	2b00      	cmp	r3, #0
 8008484:	d005      	beq.n	8008492 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800848a:	f043 0201 	orr.w	r2, r3, #1
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008496:	f003 0304 	and.w	r3, r3, #4
 800849a:	2b00      	cmp	r3, #0
 800849c:	d00b      	beq.n	80084b6 <HAL_UART_IRQHandler+0xd2>
 800849e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084a2:	f003 0301 	and.w	r3, r3, #1
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d005      	beq.n	80084b6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084ae:	f043 0202 	orr.w	r2, r3, #2
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80084b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084ba:	f003 0302 	and.w	r3, r3, #2
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d00b      	beq.n	80084da <HAL_UART_IRQHandler+0xf6>
 80084c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084c6:	f003 0301 	and.w	r3, r3, #1
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d005      	beq.n	80084da <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084d2:	f043 0204 	orr.w	r2, r3, #4
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80084da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084de:	f003 0308 	and.w	r3, r3, #8
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d011      	beq.n	800850a <HAL_UART_IRQHandler+0x126>
 80084e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084ea:	f003 0320 	and.w	r3, r3, #32
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d105      	bne.n	80084fe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80084f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084f6:	f003 0301 	and.w	r3, r3, #1
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d005      	beq.n	800850a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008502:	f043 0208 	orr.w	r2, r3, #8
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800850e:	2b00      	cmp	r3, #0
 8008510:	f000 820a 	beq.w	8008928 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008518:	f003 0320 	and.w	r3, r3, #32
 800851c:	2b00      	cmp	r3, #0
 800851e:	d008      	beq.n	8008532 <HAL_UART_IRQHandler+0x14e>
 8008520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008524:	f003 0320 	and.w	r3, r3, #32
 8008528:	2b00      	cmp	r3, #0
 800852a:	d002      	beq.n	8008532 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f000 fd2f 	bl	8008f90 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	695b      	ldr	r3, [r3, #20]
 8008538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800853c:	2b40      	cmp	r3, #64	@ 0x40
 800853e:	bf0c      	ite	eq
 8008540:	2301      	moveq	r3, #1
 8008542:	2300      	movne	r3, #0
 8008544:	b2db      	uxtb	r3, r3
 8008546:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800854e:	f003 0308 	and.w	r3, r3, #8
 8008552:	2b00      	cmp	r3, #0
 8008554:	d103      	bne.n	800855e <HAL_UART_IRQHandler+0x17a>
 8008556:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800855a:	2b00      	cmp	r3, #0
 800855c:	d04f      	beq.n	80085fe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f000 fc3a 	bl	8008dd8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	695b      	ldr	r3, [r3, #20]
 800856a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800856e:	2b40      	cmp	r3, #64	@ 0x40
 8008570:	d141      	bne.n	80085f6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	3314      	adds	r3, #20
 8008578:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800857c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008580:	e853 3f00 	ldrex	r3, [r3]
 8008584:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008588:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800858c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008590:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	3314      	adds	r3, #20
 800859a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800859e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80085a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80085aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80085ae:	e841 2300 	strex	r3, r2, [r1]
 80085b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80085b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d1d9      	bne.n	8008572 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d013      	beq.n	80085ee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085ca:	4a8a      	ldr	r2, [pc, #552]	@ (80087f4 <HAL_UART_IRQHandler+0x410>)
 80085cc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085d2:	4618      	mov	r0, r3
 80085d4:	f7fd fe58 	bl	8006288 <HAL_DMA_Abort_IT>
 80085d8:	4603      	mov	r3, r0
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d016      	beq.n	800860c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085e4:	687a      	ldr	r2, [r7, #4]
 80085e6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80085e8:	4610      	mov	r0, r2
 80085ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085ec:	e00e      	b.n	800860c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f000 f9b6 	bl	8008960 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085f4:	e00a      	b.n	800860c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f000 f9b2 	bl	8008960 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085fc:	e006      	b.n	800860c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 f9ae 	bl	8008960 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2200      	movs	r2, #0
 8008608:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800860a:	e18d      	b.n	8008928 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800860c:	bf00      	nop
    return;
 800860e:	e18b      	b.n	8008928 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008614:	2b01      	cmp	r3, #1
 8008616:	f040 8167 	bne.w	80088e8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800861a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800861e:	f003 0310 	and.w	r3, r3, #16
 8008622:	2b00      	cmp	r3, #0
 8008624:	f000 8160 	beq.w	80088e8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800862c:	f003 0310 	and.w	r3, r3, #16
 8008630:	2b00      	cmp	r3, #0
 8008632:	f000 8159 	beq.w	80088e8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008636:	2300      	movs	r3, #0
 8008638:	60bb      	str	r3, [r7, #8]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	60bb      	str	r3, [r7, #8]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	60bb      	str	r3, [r7, #8]
 800864a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	695b      	ldr	r3, [r3, #20]
 8008652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008656:	2b40      	cmp	r3, #64	@ 0x40
 8008658:	f040 80ce 	bne.w	80087f8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008668:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800866c:	2b00      	cmp	r3, #0
 800866e:	f000 80a9 	beq.w	80087c4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008676:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800867a:	429a      	cmp	r2, r3
 800867c:	f080 80a2 	bcs.w	80087c4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008686:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800868c:	69db      	ldr	r3, [r3, #28]
 800868e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008692:	f000 8088 	beq.w	80087a6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	330c      	adds	r3, #12
 800869c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80086a4:	e853 3f00 	ldrex	r3, [r3]
 80086a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80086ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80086b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	330c      	adds	r3, #12
 80086be:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80086c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80086c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80086ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80086d2:	e841 2300 	strex	r3, r2, [r1]
 80086d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80086da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d1d9      	bne.n	8008696 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	3314      	adds	r3, #20
 80086e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80086ec:	e853 3f00 	ldrex	r3, [r3]
 80086f0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80086f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086f4:	f023 0301 	bic.w	r3, r3, #1
 80086f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	3314      	adds	r3, #20
 8008702:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008706:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800870a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800870c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800870e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008712:	e841 2300 	strex	r3, r2, [r1]
 8008716:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008718:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800871a:	2b00      	cmp	r3, #0
 800871c:	d1e1      	bne.n	80086e2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	3314      	adds	r3, #20
 8008724:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008726:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008728:	e853 3f00 	ldrex	r3, [r3]
 800872c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800872e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008730:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008734:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	3314      	adds	r3, #20
 800873e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008742:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008744:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008746:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008748:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800874a:	e841 2300 	strex	r3, r2, [r1]
 800874e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008750:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008752:	2b00      	cmp	r3, #0
 8008754:	d1e3      	bne.n	800871e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2220      	movs	r2, #32
 800875a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	330c      	adds	r3, #12
 800876a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800876e:	e853 3f00 	ldrex	r3, [r3]
 8008772:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008774:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008776:	f023 0310 	bic.w	r3, r3, #16
 800877a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	330c      	adds	r3, #12
 8008784:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008788:	65ba      	str	r2, [r7, #88]	@ 0x58
 800878a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800878c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800878e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008790:	e841 2300 	strex	r3, r2, [r1]
 8008794:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008796:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008798:	2b00      	cmp	r3, #0
 800879a:	d1e3      	bne.n	8008764 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087a0:	4618      	mov	r0, r3
 80087a2:	f7fd fd01 	bl	80061a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2202      	movs	r2, #2
 80087aa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	1ad3      	subs	r3, r2, r3
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	4619      	mov	r1, r3
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f000 f8d9 	bl	8008974 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80087c2:	e0b3      	b.n	800892c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80087c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80087cc:	429a      	cmp	r2, r3
 80087ce:	f040 80ad 	bne.w	800892c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087d6:	69db      	ldr	r3, [r3, #28]
 80087d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087dc:	f040 80a6 	bne.w	800892c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2202      	movs	r2, #2
 80087e4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80087ea:	4619      	mov	r1, r3
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	f000 f8c1 	bl	8008974 <HAL_UARTEx_RxEventCallback>
      return;
 80087f2:	e09b      	b.n	800892c <HAL_UART_IRQHandler+0x548>
 80087f4:	08008e9f 	.word	0x08008e9f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008800:	b29b      	uxth	r3, r3
 8008802:	1ad3      	subs	r3, r2, r3
 8008804:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800880c:	b29b      	uxth	r3, r3
 800880e:	2b00      	cmp	r3, #0
 8008810:	f000 808e 	beq.w	8008930 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008814:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008818:	2b00      	cmp	r3, #0
 800881a:	f000 8089 	beq.w	8008930 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	330c      	adds	r3, #12
 8008824:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008828:	e853 3f00 	ldrex	r3, [r3]
 800882c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800882e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008830:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008834:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	330c      	adds	r3, #12
 800883e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008842:	647a      	str	r2, [r7, #68]	@ 0x44
 8008844:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008846:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008848:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800884a:	e841 2300 	strex	r3, r2, [r1]
 800884e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008850:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008852:	2b00      	cmp	r3, #0
 8008854:	d1e3      	bne.n	800881e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	3314      	adds	r3, #20
 800885c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800885e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008860:	e853 3f00 	ldrex	r3, [r3]
 8008864:	623b      	str	r3, [r7, #32]
   return(result);
 8008866:	6a3b      	ldr	r3, [r7, #32]
 8008868:	f023 0301 	bic.w	r3, r3, #1
 800886c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	3314      	adds	r3, #20
 8008876:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800887a:	633a      	str	r2, [r7, #48]	@ 0x30
 800887c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008880:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008882:	e841 2300 	strex	r3, r2, [r1]
 8008886:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800888a:	2b00      	cmp	r3, #0
 800888c:	d1e3      	bne.n	8008856 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2220      	movs	r2, #32
 8008892:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2200      	movs	r2, #0
 800889a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	330c      	adds	r3, #12
 80088a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	e853 3f00 	ldrex	r3, [r3]
 80088aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f023 0310 	bic.w	r3, r3, #16
 80088b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	330c      	adds	r3, #12
 80088bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80088c0:	61fa      	str	r2, [r7, #28]
 80088c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c4:	69b9      	ldr	r1, [r7, #24]
 80088c6:	69fa      	ldr	r2, [r7, #28]
 80088c8:	e841 2300 	strex	r3, r2, [r1]
 80088cc:	617b      	str	r3, [r7, #20]
   return(result);
 80088ce:	697b      	ldr	r3, [r7, #20]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d1e3      	bne.n	800889c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2202      	movs	r2, #2
 80088d8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80088da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80088de:	4619      	mov	r1, r3
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f000 f847 	bl	8008974 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80088e6:	e023      	b.n	8008930 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80088e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d009      	beq.n	8008908 <HAL_UART_IRQHandler+0x524>
 80088f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d003      	beq.n	8008908 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f000 fadd 	bl	8008ec0 <UART_Transmit_IT>
    return;
 8008906:	e014      	b.n	8008932 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008908:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800890c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008910:	2b00      	cmp	r3, #0
 8008912:	d00e      	beq.n	8008932 <HAL_UART_IRQHandler+0x54e>
 8008914:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800891c:	2b00      	cmp	r3, #0
 800891e:	d008      	beq.n	8008932 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f000 fb1d 	bl	8008f60 <UART_EndTransmit_IT>
    return;
 8008926:	e004      	b.n	8008932 <HAL_UART_IRQHandler+0x54e>
    return;
 8008928:	bf00      	nop
 800892a:	e002      	b.n	8008932 <HAL_UART_IRQHandler+0x54e>
      return;
 800892c:	bf00      	nop
 800892e:	e000      	b.n	8008932 <HAL_UART_IRQHandler+0x54e>
      return;
 8008930:	bf00      	nop
  }
}
 8008932:	37e8      	adds	r7, #232	@ 0xe8
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}

08008938 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008940:	bf00      	nop
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr

0800894c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800894c:	b480      	push	{r7}
 800894e:	b083      	sub	sp, #12
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008954:	bf00      	nop
 8008956:	370c      	adds	r7, #12
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr

08008960 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008968:	bf00      	nop
 800896a:	370c      	adds	r7, #12
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr

08008974 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008974:	b480      	push	{r7}
 8008976:	b083      	sub	sp, #12
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
 800897c:	460b      	mov	r3, r1
 800897e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008980:	bf00      	nop
 8008982:	370c      	adds	r7, #12
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr

0800898c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b09c      	sub	sp, #112	@ 0x70
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008998:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d172      	bne.n	8008a8e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80089a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089aa:	2200      	movs	r2, #0
 80089ac:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	330c      	adds	r3, #12
 80089b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089b8:	e853 3f00 	ldrex	r3, [r3]
 80089bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80089be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80089c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	330c      	adds	r3, #12
 80089cc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80089ce:	65ba      	str	r2, [r7, #88]	@ 0x58
 80089d0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80089d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80089d6:	e841 2300 	strex	r3, r2, [r1]
 80089da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80089dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d1e5      	bne.n	80089ae <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	3314      	adds	r3, #20
 80089e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ec:	e853 3f00 	ldrex	r3, [r3]
 80089f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80089f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089f4:	f023 0301 	bic.w	r3, r3, #1
 80089f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80089fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	3314      	adds	r3, #20
 8008a00:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008a02:	647a      	str	r2, [r7, #68]	@ 0x44
 8008a04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a0a:	e841 2300 	strex	r3, r2, [r1]
 8008a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d1e5      	bne.n	80089e2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	3314      	adds	r3, #20
 8008a1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a20:	e853 3f00 	ldrex	r3, [r3]
 8008a24:	623b      	str	r3, [r7, #32]
   return(result);
 8008a26:	6a3b      	ldr	r3, [r7, #32]
 8008a28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8008a2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	3314      	adds	r3, #20
 8008a34:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008a36:	633a      	str	r2, [r7, #48]	@ 0x30
 8008a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a3e:	e841 2300 	strex	r3, r2, [r1]
 8008a42:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d1e5      	bne.n	8008a16 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008a4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a4c:	2220      	movs	r2, #32
 8008a4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d119      	bne.n	8008a8e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	330c      	adds	r3, #12
 8008a60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	e853 3f00 	ldrex	r3, [r3]
 8008a68:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	f023 0310 	bic.w	r3, r3, #16
 8008a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	330c      	adds	r3, #12
 8008a78:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008a7a:	61fa      	str	r2, [r7, #28]
 8008a7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7e:	69b9      	ldr	r1, [r7, #24]
 8008a80:	69fa      	ldr	r2, [r7, #28]
 8008a82:	e841 2300 	strex	r3, r2, [r1]
 8008a86:	617b      	str	r3, [r7, #20]
   return(result);
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1e5      	bne.n	8008a5a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a90:	2200      	movs	r2, #0
 8008a92:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a98:	2b01      	cmp	r3, #1
 8008a9a:	d106      	bne.n	8008aaa <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a9e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008aa4:	f7ff ff66 	bl	8008974 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008aa8:	e002      	b.n	8008ab0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008aaa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008aac:	f7ff ff44 	bl	8008938 <HAL_UART_RxCpltCallback>
}
 8008ab0:	bf00      	nop
 8008ab2:	3770      	adds	r7, #112	@ 0x70
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b084      	sub	sp, #16
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ac4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2201      	movs	r2, #1
 8008aca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d108      	bne.n	8008ae6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008ad8:	085b      	lsrs	r3, r3, #1
 8008ada:	b29b      	uxth	r3, r3
 8008adc:	4619      	mov	r1, r3
 8008ade:	68f8      	ldr	r0, [r7, #12]
 8008ae0:	f7ff ff48 	bl	8008974 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008ae4:	e002      	b.n	8008aec <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8008ae6:	68f8      	ldr	r0, [r7, #12]
 8008ae8:	f7ff ff30 	bl	800894c <HAL_UART_RxHalfCpltCallback>
}
 8008aec:	bf00      	nop
 8008aee:	3710      	adds	r7, #16
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b084      	sub	sp, #16
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008afc:	2300      	movs	r3, #0
 8008afe:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b04:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	695b      	ldr	r3, [r3, #20]
 8008b0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b10:	2b80      	cmp	r3, #128	@ 0x80
 8008b12:	bf0c      	ite	eq
 8008b14:	2301      	moveq	r3, #1
 8008b16:	2300      	movne	r3, #0
 8008b18:	b2db      	uxtb	r3, r3
 8008b1a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b22:	b2db      	uxtb	r3, r3
 8008b24:	2b21      	cmp	r3, #33	@ 0x21
 8008b26:	d108      	bne.n	8008b3a <UART_DMAError+0x46>
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d005      	beq.n	8008b3a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	2200      	movs	r2, #0
 8008b32:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008b34:	68b8      	ldr	r0, [r7, #8]
 8008b36:	f000 f927 	bl	8008d88 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	695b      	ldr	r3, [r3, #20]
 8008b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b44:	2b40      	cmp	r3, #64	@ 0x40
 8008b46:	bf0c      	ite	eq
 8008b48:	2301      	moveq	r3, #1
 8008b4a:	2300      	movne	r3, #0
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008b56:	b2db      	uxtb	r3, r3
 8008b58:	2b22      	cmp	r3, #34	@ 0x22
 8008b5a:	d108      	bne.n	8008b6e <UART_DMAError+0x7a>
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d005      	beq.n	8008b6e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	2200      	movs	r2, #0
 8008b66:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008b68:	68b8      	ldr	r0, [r7, #8]
 8008b6a:	f000 f935 	bl	8008dd8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b72:	f043 0210 	orr.w	r2, r3, #16
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b7a:	68b8      	ldr	r0, [r7, #8]
 8008b7c:	f7ff fef0 	bl	8008960 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b80:	bf00      	nop
 8008b82:	3710      	adds	r7, #16
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b086      	sub	sp, #24
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	603b      	str	r3, [r7, #0]
 8008b94:	4613      	mov	r3, r2
 8008b96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b98:	e03b      	b.n	8008c12 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b9a:	6a3b      	ldr	r3, [r7, #32]
 8008b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba0:	d037      	beq.n	8008c12 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ba2:	f7fc fced 	bl	8005580 <HAL_GetTick>
 8008ba6:	4602      	mov	r2, r0
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	1ad3      	subs	r3, r2, r3
 8008bac:	6a3a      	ldr	r2, [r7, #32]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d302      	bcc.n	8008bb8 <UART_WaitOnFlagUntilTimeout+0x30>
 8008bb2:	6a3b      	ldr	r3, [r7, #32]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d101      	bne.n	8008bbc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008bb8:	2303      	movs	r3, #3
 8008bba:	e03a      	b.n	8008c32 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	68db      	ldr	r3, [r3, #12]
 8008bc2:	f003 0304 	and.w	r3, r3, #4
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d023      	beq.n	8008c12 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	2b80      	cmp	r3, #128	@ 0x80
 8008bce:	d020      	beq.n	8008c12 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	2b40      	cmp	r3, #64	@ 0x40
 8008bd4:	d01d      	beq.n	8008c12 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f003 0308 	and.w	r3, r3, #8
 8008be0:	2b08      	cmp	r3, #8
 8008be2:	d116      	bne.n	8008c12 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008be4:	2300      	movs	r3, #0
 8008be6:	617b      	str	r3, [r7, #20]
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	617b      	str	r3, [r7, #20]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	617b      	str	r3, [r7, #20]
 8008bf8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008bfa:	68f8      	ldr	r0, [r7, #12]
 8008bfc:	f000 f8ec 	bl	8008dd8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2208      	movs	r2, #8
 8008c04:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e00f      	b.n	8008c32 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	681a      	ldr	r2, [r3, #0]
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	4013      	ands	r3, r2
 8008c1c:	68ba      	ldr	r2, [r7, #8]
 8008c1e:	429a      	cmp	r2, r3
 8008c20:	bf0c      	ite	eq
 8008c22:	2301      	moveq	r3, #1
 8008c24:	2300      	movne	r3, #0
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	461a      	mov	r2, r3
 8008c2a:	79fb      	ldrb	r3, [r7, #7]
 8008c2c:	429a      	cmp	r2, r3
 8008c2e:	d0b4      	beq.n	8008b9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c30:	2300      	movs	r3, #0
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3718      	adds	r7, #24
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
	...

08008c3c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b098      	sub	sp, #96	@ 0x60
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	60f8      	str	r0, [r7, #12]
 8008c44:	60b9      	str	r1, [r7, #8]
 8008c46:	4613      	mov	r3, r2
 8008c48:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008c4a:	68ba      	ldr	r2, [r7, #8]
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	88fa      	ldrh	r2, [r7, #6]
 8008c54:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	2222      	movs	r2, #34	@ 0x22
 8008c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c68:	4a44      	ldr	r2, [pc, #272]	@ (8008d7c <UART_Start_Receive_DMA+0x140>)
 8008c6a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c70:	4a43      	ldr	r2, [pc, #268]	@ (8008d80 <UART_Start_Receive_DMA+0x144>)
 8008c72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c78:	4a42      	ldr	r2, [pc, #264]	@ (8008d84 <UART_Start_Receive_DMA+0x148>)
 8008c7a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c80:	2200      	movs	r2, #0
 8008c82:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008c84:	f107 0308 	add.w	r3, r7, #8
 8008c88:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	3304      	adds	r3, #4
 8008c94:	4619      	mov	r1, r3
 8008c96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	88fb      	ldrh	r3, [r7, #6]
 8008c9c:	f7fd fa2c 	bl	80060f8 <HAL_DMA_Start_IT>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d008      	beq.n	8008cb8 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2210      	movs	r2, #16
 8008caa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2220      	movs	r2, #32
 8008cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	e05d      	b.n	8008d74 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008cb8:	2300      	movs	r3, #0
 8008cba:	613b      	str	r3, [r7, #16]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	613b      	str	r3, [r7, #16]
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	613b      	str	r3, [r7, #16]
 8008ccc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	691b      	ldr	r3, [r3, #16]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d019      	beq.n	8008d0a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	330c      	adds	r3, #12
 8008cdc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ce0:	e853 3f00 	ldrex	r3, [r3]
 8008ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008cec:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	330c      	adds	r3, #12
 8008cf4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008cf6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008cf8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cfa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008cfc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008cfe:	e841 2300 	strex	r3, r2, [r1]
 8008d02:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008d04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d1e5      	bne.n	8008cd6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	3314      	adds	r3, #20
 8008d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d14:	e853 3f00 	ldrex	r3, [r3]
 8008d18:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d1c:	f043 0301 	orr.w	r3, r3, #1
 8008d20:	657b      	str	r3, [r7, #84]	@ 0x54
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	3314      	adds	r3, #20
 8008d28:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008d2a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008d2c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d2e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008d30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008d32:	e841 2300 	strex	r3, r2, [r1]
 8008d36:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d1e5      	bne.n	8008d0a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	3314      	adds	r3, #20
 8008d44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d46:	69bb      	ldr	r3, [r7, #24]
 8008d48:	e853 3f00 	ldrex	r3, [r3]
 8008d4c:	617b      	str	r3, [r7, #20]
   return(result);
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d54:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	3314      	adds	r3, #20
 8008d5c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008d5e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008d60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d62:	6a39      	ldr	r1, [r7, #32]
 8008d64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d66:	e841 2300 	strex	r3, r2, [r1]
 8008d6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d6c:	69fb      	ldr	r3, [r7, #28]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d1e5      	bne.n	8008d3e <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8008d72:	2300      	movs	r3, #0
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3760      	adds	r7, #96	@ 0x60
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}
 8008d7c:	0800898d 	.word	0x0800898d
 8008d80:	08008ab9 	.word	0x08008ab9
 8008d84:	08008af5 	.word	0x08008af5

08008d88 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b089      	sub	sp, #36	@ 0x24
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	330c      	adds	r3, #12
 8008d96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	e853 3f00 	ldrex	r3, [r3]
 8008d9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008da6:	61fb      	str	r3, [r7, #28]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	330c      	adds	r3, #12
 8008dae:	69fa      	ldr	r2, [r7, #28]
 8008db0:	61ba      	str	r2, [r7, #24]
 8008db2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db4:	6979      	ldr	r1, [r7, #20]
 8008db6:	69ba      	ldr	r2, [r7, #24]
 8008db8:	e841 2300 	strex	r3, r2, [r1]
 8008dbc:	613b      	str	r3, [r7, #16]
   return(result);
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d1e5      	bne.n	8008d90 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2220      	movs	r2, #32
 8008dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008dcc:	bf00      	nop
 8008dce:	3724      	adds	r7, #36	@ 0x24
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b095      	sub	sp, #84	@ 0x54
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	330c      	adds	r3, #12
 8008de6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dea:	e853 3f00 	ldrex	r3, [r3]
 8008dee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008df6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	330c      	adds	r3, #12
 8008dfe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008e00:	643a      	str	r2, [r7, #64]	@ 0x40
 8008e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e04:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e06:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e08:	e841 2300 	strex	r3, r2, [r1]
 8008e0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d1e5      	bne.n	8008de0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	3314      	adds	r3, #20
 8008e1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e1c:	6a3b      	ldr	r3, [r7, #32]
 8008e1e:	e853 3f00 	ldrex	r3, [r3]
 8008e22:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e24:	69fb      	ldr	r3, [r7, #28]
 8008e26:	f023 0301 	bic.w	r3, r3, #1
 8008e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	3314      	adds	r3, #20
 8008e32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008e36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e3c:	e841 2300 	strex	r3, r2, [r1]
 8008e40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d1e5      	bne.n	8008e14 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d119      	bne.n	8008e84 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	330c      	adds	r3, #12
 8008e56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	e853 3f00 	ldrex	r3, [r3]
 8008e5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	f023 0310 	bic.w	r3, r3, #16
 8008e66:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	330c      	adds	r3, #12
 8008e6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e70:	61ba      	str	r2, [r7, #24]
 8008e72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e74:	6979      	ldr	r1, [r7, #20]
 8008e76:	69ba      	ldr	r2, [r7, #24]
 8008e78:	e841 2300 	strex	r3, r2, [r1]
 8008e7c:	613b      	str	r3, [r7, #16]
   return(result);
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d1e5      	bne.n	8008e50 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2220      	movs	r2, #32
 8008e88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2200      	movs	r2, #0
 8008e90:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008e92:	bf00      	nop
 8008e94:	3754      	adds	r7, #84	@ 0x54
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr

08008e9e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e9e:	b580      	push	{r7, lr}
 8008ea0:	b084      	sub	sp, #16
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eaa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008eb2:	68f8      	ldr	r0, [r7, #12]
 8008eb4:	f7ff fd54 	bl	8008960 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008eb8:	bf00      	nop
 8008eba:	3710      	adds	r7, #16
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}

08008ec0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b085      	sub	sp, #20
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ece:	b2db      	uxtb	r3, r3
 8008ed0:	2b21      	cmp	r3, #33	@ 0x21
 8008ed2:	d13e      	bne.n	8008f52 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	689b      	ldr	r3, [r3, #8]
 8008ed8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008edc:	d114      	bne.n	8008f08 <UART_Transmit_IT+0x48>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	691b      	ldr	r3, [r3, #16]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d110      	bne.n	8008f08 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6a1b      	ldr	r3, [r3, #32]
 8008eea:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	881b      	ldrh	r3, [r3, #0]
 8008ef0:	461a      	mov	r2, r3
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008efa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6a1b      	ldr	r3, [r3, #32]
 8008f00:	1c9a      	adds	r2, r3, #2
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	621a      	str	r2, [r3, #32]
 8008f06:	e008      	b.n	8008f1a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6a1b      	ldr	r3, [r3, #32]
 8008f0c:	1c59      	adds	r1, r3, #1
 8008f0e:	687a      	ldr	r2, [r7, #4]
 8008f10:	6211      	str	r1, [r2, #32]
 8008f12:	781a      	ldrb	r2, [r3, #0]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008f1e:	b29b      	uxth	r3, r3
 8008f20:	3b01      	subs	r3, #1
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	4619      	mov	r1, r3
 8008f28:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d10f      	bne.n	8008f4e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	68da      	ldr	r2, [r3, #12]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008f3c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	68da      	ldr	r2, [r3, #12]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008f4c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	e000      	b.n	8008f54 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008f52:	2302      	movs	r3, #2
  }
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3714      	adds	r7, #20
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5e:	4770      	bx	lr

08008f60 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b082      	sub	sp, #8
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	68da      	ldr	r2, [r3, #12]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f76:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2220      	movs	r2, #32
 8008f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f7fa ff3f 	bl	8003e04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008f86:	2300      	movs	r3, #0
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3708      	adds	r7, #8
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b08c      	sub	sp, #48	@ 0x30
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008fa6:	b2db      	uxtb	r3, r3
 8008fa8:	2b22      	cmp	r3, #34	@ 0x22
 8008faa:	f040 80aa 	bne.w	8009102 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	689b      	ldr	r3, [r3, #8]
 8008fb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fb6:	d115      	bne.n	8008fe4 <UART_Receive_IT+0x54>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	691b      	ldr	r3, [r3, #16]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d111      	bne.n	8008fe4 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fd2:	b29a      	uxth	r2, r3
 8008fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fd6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fdc:	1c9a      	adds	r2, r3, #2
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	629a      	str	r2, [r3, #40]	@ 0x28
 8008fe2:	e024      	b.n	800902e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ff2:	d007      	beq.n	8009004 <UART_Receive_IT+0x74>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	689b      	ldr	r3, [r3, #8]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d10a      	bne.n	8009012 <UART_Receive_IT+0x82>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	691b      	ldr	r3, [r3, #16]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d106      	bne.n	8009012 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	b2da      	uxtb	r2, r3
 800900c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800900e:	701a      	strb	r2, [r3, #0]
 8009010:	e008      	b.n	8009024 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	b2db      	uxtb	r3, r3
 800901a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800901e:	b2da      	uxtb	r2, r3
 8009020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009022:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009028:	1c5a      	adds	r2, r3, #1
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009032:	b29b      	uxth	r3, r3
 8009034:	3b01      	subs	r3, #1
 8009036:	b29b      	uxth	r3, r3
 8009038:	687a      	ldr	r2, [r7, #4]
 800903a:	4619      	mov	r1, r3
 800903c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800903e:	2b00      	cmp	r3, #0
 8009040:	d15d      	bne.n	80090fe <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	68da      	ldr	r2, [r3, #12]
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f022 0220 	bic.w	r2, r2, #32
 8009050:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	68da      	ldr	r2, [r3, #12]
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009060:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	695a      	ldr	r2, [r3, #20]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f022 0201 	bic.w	r2, r2, #1
 8009070:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2220      	movs	r2, #32
 8009076:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2200      	movs	r2, #0
 800907e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009084:	2b01      	cmp	r3, #1
 8009086:	d135      	bne.n	80090f4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2200      	movs	r2, #0
 800908c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	330c      	adds	r3, #12
 8009094:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	e853 3f00 	ldrex	r3, [r3]
 800909c:	613b      	str	r3, [r7, #16]
   return(result);
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	f023 0310 	bic.w	r3, r3, #16
 80090a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	330c      	adds	r3, #12
 80090ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090ae:	623a      	str	r2, [r7, #32]
 80090b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b2:	69f9      	ldr	r1, [r7, #28]
 80090b4:	6a3a      	ldr	r2, [r7, #32]
 80090b6:	e841 2300 	strex	r3, r2, [r1]
 80090ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80090bc:	69bb      	ldr	r3, [r7, #24]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d1e5      	bne.n	800908e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f003 0310 	and.w	r3, r3, #16
 80090cc:	2b10      	cmp	r3, #16
 80090ce:	d10a      	bne.n	80090e6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80090d0:	2300      	movs	r3, #0
 80090d2:	60fb      	str	r3, [r7, #12]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	60fb      	str	r3, [r7, #12]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	685b      	ldr	r3, [r3, #4]
 80090e2:	60fb      	str	r3, [r7, #12]
 80090e4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80090ea:	4619      	mov	r1, r3
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f7ff fc41 	bl	8008974 <HAL_UARTEx_RxEventCallback>
 80090f2:	e002      	b.n	80090fa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	f7ff fc1f 	bl	8008938 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80090fa:	2300      	movs	r3, #0
 80090fc:	e002      	b.n	8009104 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80090fe:	2300      	movs	r3, #0
 8009100:	e000      	b.n	8009104 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009102:	2302      	movs	r3, #2
  }
}
 8009104:	4618      	mov	r0, r3
 8009106:	3730      	adds	r7, #48	@ 0x30
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}

0800910c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800910c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009110:	b0c0      	sub	sp, #256	@ 0x100
 8009112:	af00      	add	r7, sp, #0
 8009114:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	691b      	ldr	r3, [r3, #16]
 8009120:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009128:	68d9      	ldr	r1, [r3, #12]
 800912a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800912e:	681a      	ldr	r2, [r3, #0]
 8009130:	ea40 0301 	orr.w	r3, r0, r1
 8009134:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800913a:	689a      	ldr	r2, [r3, #8]
 800913c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009140:	691b      	ldr	r3, [r3, #16]
 8009142:	431a      	orrs	r2, r3
 8009144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009148:	695b      	ldr	r3, [r3, #20]
 800914a:	431a      	orrs	r2, r3
 800914c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009150:	69db      	ldr	r3, [r3, #28]
 8009152:	4313      	orrs	r3, r2
 8009154:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	68db      	ldr	r3, [r3, #12]
 8009160:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009164:	f021 010c 	bic.w	r1, r1, #12
 8009168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800916c:	681a      	ldr	r2, [r3, #0]
 800916e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009172:	430b      	orrs	r3, r1
 8009174:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	695b      	ldr	r3, [r3, #20]
 800917e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009186:	6999      	ldr	r1, [r3, #24]
 8009188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800918c:	681a      	ldr	r2, [r3, #0]
 800918e:	ea40 0301 	orr.w	r3, r0, r1
 8009192:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	4b8f      	ldr	r3, [pc, #572]	@ (80093d8 <UART_SetConfig+0x2cc>)
 800919c:	429a      	cmp	r2, r3
 800919e:	d005      	beq.n	80091ac <UART_SetConfig+0xa0>
 80091a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091a4:	681a      	ldr	r2, [r3, #0]
 80091a6:	4b8d      	ldr	r3, [pc, #564]	@ (80093dc <UART_SetConfig+0x2d0>)
 80091a8:	429a      	cmp	r2, r3
 80091aa:	d104      	bne.n	80091b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80091ac:	f7fe f932 	bl	8007414 <HAL_RCC_GetPCLK2Freq>
 80091b0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80091b4:	e003      	b.n	80091be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80091b6:	f7fe f919 	bl	80073ec <HAL_RCC_GetPCLK1Freq>
 80091ba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091c2:	69db      	ldr	r3, [r3, #28]
 80091c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091c8:	f040 810c 	bne.w	80093e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80091cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091d0:	2200      	movs	r2, #0
 80091d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80091d6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80091da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80091de:	4622      	mov	r2, r4
 80091e0:	462b      	mov	r3, r5
 80091e2:	1891      	adds	r1, r2, r2
 80091e4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80091e6:	415b      	adcs	r3, r3
 80091e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80091ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80091ee:	4621      	mov	r1, r4
 80091f0:	eb12 0801 	adds.w	r8, r2, r1
 80091f4:	4629      	mov	r1, r5
 80091f6:	eb43 0901 	adc.w	r9, r3, r1
 80091fa:	f04f 0200 	mov.w	r2, #0
 80091fe:	f04f 0300 	mov.w	r3, #0
 8009202:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009206:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800920a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800920e:	4690      	mov	r8, r2
 8009210:	4699      	mov	r9, r3
 8009212:	4623      	mov	r3, r4
 8009214:	eb18 0303 	adds.w	r3, r8, r3
 8009218:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800921c:	462b      	mov	r3, r5
 800921e:	eb49 0303 	adc.w	r3, r9, r3
 8009222:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800922a:	685b      	ldr	r3, [r3, #4]
 800922c:	2200      	movs	r2, #0
 800922e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009232:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009236:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800923a:	460b      	mov	r3, r1
 800923c:	18db      	adds	r3, r3, r3
 800923e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009240:	4613      	mov	r3, r2
 8009242:	eb42 0303 	adc.w	r3, r2, r3
 8009246:	657b      	str	r3, [r7, #84]	@ 0x54
 8009248:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800924c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009250:	f7f7 fd2a 	bl	8000ca8 <__aeabi_uldivmod>
 8009254:	4602      	mov	r2, r0
 8009256:	460b      	mov	r3, r1
 8009258:	4b61      	ldr	r3, [pc, #388]	@ (80093e0 <UART_SetConfig+0x2d4>)
 800925a:	fba3 2302 	umull	r2, r3, r3, r2
 800925e:	095b      	lsrs	r3, r3, #5
 8009260:	011c      	lsls	r4, r3, #4
 8009262:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009266:	2200      	movs	r2, #0
 8009268:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800926c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009270:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009274:	4642      	mov	r2, r8
 8009276:	464b      	mov	r3, r9
 8009278:	1891      	adds	r1, r2, r2
 800927a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800927c:	415b      	adcs	r3, r3
 800927e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009280:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009284:	4641      	mov	r1, r8
 8009286:	eb12 0a01 	adds.w	sl, r2, r1
 800928a:	4649      	mov	r1, r9
 800928c:	eb43 0b01 	adc.w	fp, r3, r1
 8009290:	f04f 0200 	mov.w	r2, #0
 8009294:	f04f 0300 	mov.w	r3, #0
 8009298:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800929c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80092a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80092a4:	4692      	mov	sl, r2
 80092a6:	469b      	mov	fp, r3
 80092a8:	4643      	mov	r3, r8
 80092aa:	eb1a 0303 	adds.w	r3, sl, r3
 80092ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80092b2:	464b      	mov	r3, r9
 80092b4:	eb4b 0303 	adc.w	r3, fp, r3
 80092b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80092bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	2200      	movs	r2, #0
 80092c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80092c8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80092cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80092d0:	460b      	mov	r3, r1
 80092d2:	18db      	adds	r3, r3, r3
 80092d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80092d6:	4613      	mov	r3, r2
 80092d8:	eb42 0303 	adc.w	r3, r2, r3
 80092dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80092de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80092e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80092e6:	f7f7 fcdf 	bl	8000ca8 <__aeabi_uldivmod>
 80092ea:	4602      	mov	r2, r0
 80092ec:	460b      	mov	r3, r1
 80092ee:	4611      	mov	r1, r2
 80092f0:	4b3b      	ldr	r3, [pc, #236]	@ (80093e0 <UART_SetConfig+0x2d4>)
 80092f2:	fba3 2301 	umull	r2, r3, r3, r1
 80092f6:	095b      	lsrs	r3, r3, #5
 80092f8:	2264      	movs	r2, #100	@ 0x64
 80092fa:	fb02 f303 	mul.w	r3, r2, r3
 80092fe:	1acb      	subs	r3, r1, r3
 8009300:	00db      	lsls	r3, r3, #3
 8009302:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009306:	4b36      	ldr	r3, [pc, #216]	@ (80093e0 <UART_SetConfig+0x2d4>)
 8009308:	fba3 2302 	umull	r2, r3, r3, r2
 800930c:	095b      	lsrs	r3, r3, #5
 800930e:	005b      	lsls	r3, r3, #1
 8009310:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009314:	441c      	add	r4, r3
 8009316:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800931a:	2200      	movs	r2, #0
 800931c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009320:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009324:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009328:	4642      	mov	r2, r8
 800932a:	464b      	mov	r3, r9
 800932c:	1891      	adds	r1, r2, r2
 800932e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009330:	415b      	adcs	r3, r3
 8009332:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009334:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009338:	4641      	mov	r1, r8
 800933a:	1851      	adds	r1, r2, r1
 800933c:	6339      	str	r1, [r7, #48]	@ 0x30
 800933e:	4649      	mov	r1, r9
 8009340:	414b      	adcs	r3, r1
 8009342:	637b      	str	r3, [r7, #52]	@ 0x34
 8009344:	f04f 0200 	mov.w	r2, #0
 8009348:	f04f 0300 	mov.w	r3, #0
 800934c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009350:	4659      	mov	r1, fp
 8009352:	00cb      	lsls	r3, r1, #3
 8009354:	4651      	mov	r1, sl
 8009356:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800935a:	4651      	mov	r1, sl
 800935c:	00ca      	lsls	r2, r1, #3
 800935e:	4610      	mov	r0, r2
 8009360:	4619      	mov	r1, r3
 8009362:	4603      	mov	r3, r0
 8009364:	4642      	mov	r2, r8
 8009366:	189b      	adds	r3, r3, r2
 8009368:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800936c:	464b      	mov	r3, r9
 800936e:	460a      	mov	r2, r1
 8009370:	eb42 0303 	adc.w	r3, r2, r3
 8009374:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800937c:	685b      	ldr	r3, [r3, #4]
 800937e:	2200      	movs	r2, #0
 8009380:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009384:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009388:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800938c:	460b      	mov	r3, r1
 800938e:	18db      	adds	r3, r3, r3
 8009390:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009392:	4613      	mov	r3, r2
 8009394:	eb42 0303 	adc.w	r3, r2, r3
 8009398:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800939a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800939e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80093a2:	f7f7 fc81 	bl	8000ca8 <__aeabi_uldivmod>
 80093a6:	4602      	mov	r2, r0
 80093a8:	460b      	mov	r3, r1
 80093aa:	4b0d      	ldr	r3, [pc, #52]	@ (80093e0 <UART_SetConfig+0x2d4>)
 80093ac:	fba3 1302 	umull	r1, r3, r3, r2
 80093b0:	095b      	lsrs	r3, r3, #5
 80093b2:	2164      	movs	r1, #100	@ 0x64
 80093b4:	fb01 f303 	mul.w	r3, r1, r3
 80093b8:	1ad3      	subs	r3, r2, r3
 80093ba:	00db      	lsls	r3, r3, #3
 80093bc:	3332      	adds	r3, #50	@ 0x32
 80093be:	4a08      	ldr	r2, [pc, #32]	@ (80093e0 <UART_SetConfig+0x2d4>)
 80093c0:	fba2 2303 	umull	r2, r3, r2, r3
 80093c4:	095b      	lsrs	r3, r3, #5
 80093c6:	f003 0207 	and.w	r2, r3, #7
 80093ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4422      	add	r2, r4
 80093d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80093d4:	e106      	b.n	80095e4 <UART_SetConfig+0x4d8>
 80093d6:	bf00      	nop
 80093d8:	40011000 	.word	0x40011000
 80093dc:	40011400 	.word	0x40011400
 80093e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80093e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093e8:	2200      	movs	r2, #0
 80093ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80093ee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80093f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80093f6:	4642      	mov	r2, r8
 80093f8:	464b      	mov	r3, r9
 80093fa:	1891      	adds	r1, r2, r2
 80093fc:	6239      	str	r1, [r7, #32]
 80093fe:	415b      	adcs	r3, r3
 8009400:	627b      	str	r3, [r7, #36]	@ 0x24
 8009402:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009406:	4641      	mov	r1, r8
 8009408:	1854      	adds	r4, r2, r1
 800940a:	4649      	mov	r1, r9
 800940c:	eb43 0501 	adc.w	r5, r3, r1
 8009410:	f04f 0200 	mov.w	r2, #0
 8009414:	f04f 0300 	mov.w	r3, #0
 8009418:	00eb      	lsls	r3, r5, #3
 800941a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800941e:	00e2      	lsls	r2, r4, #3
 8009420:	4614      	mov	r4, r2
 8009422:	461d      	mov	r5, r3
 8009424:	4643      	mov	r3, r8
 8009426:	18e3      	adds	r3, r4, r3
 8009428:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800942c:	464b      	mov	r3, r9
 800942e:	eb45 0303 	adc.w	r3, r5, r3
 8009432:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800943a:	685b      	ldr	r3, [r3, #4]
 800943c:	2200      	movs	r2, #0
 800943e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009442:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009446:	f04f 0200 	mov.w	r2, #0
 800944a:	f04f 0300 	mov.w	r3, #0
 800944e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009452:	4629      	mov	r1, r5
 8009454:	008b      	lsls	r3, r1, #2
 8009456:	4621      	mov	r1, r4
 8009458:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800945c:	4621      	mov	r1, r4
 800945e:	008a      	lsls	r2, r1, #2
 8009460:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009464:	f7f7 fc20 	bl	8000ca8 <__aeabi_uldivmod>
 8009468:	4602      	mov	r2, r0
 800946a:	460b      	mov	r3, r1
 800946c:	4b60      	ldr	r3, [pc, #384]	@ (80095f0 <UART_SetConfig+0x4e4>)
 800946e:	fba3 2302 	umull	r2, r3, r3, r2
 8009472:	095b      	lsrs	r3, r3, #5
 8009474:	011c      	lsls	r4, r3, #4
 8009476:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800947a:	2200      	movs	r2, #0
 800947c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009480:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009484:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009488:	4642      	mov	r2, r8
 800948a:	464b      	mov	r3, r9
 800948c:	1891      	adds	r1, r2, r2
 800948e:	61b9      	str	r1, [r7, #24]
 8009490:	415b      	adcs	r3, r3
 8009492:	61fb      	str	r3, [r7, #28]
 8009494:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009498:	4641      	mov	r1, r8
 800949a:	1851      	adds	r1, r2, r1
 800949c:	6139      	str	r1, [r7, #16]
 800949e:	4649      	mov	r1, r9
 80094a0:	414b      	adcs	r3, r1
 80094a2:	617b      	str	r3, [r7, #20]
 80094a4:	f04f 0200 	mov.w	r2, #0
 80094a8:	f04f 0300 	mov.w	r3, #0
 80094ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80094b0:	4659      	mov	r1, fp
 80094b2:	00cb      	lsls	r3, r1, #3
 80094b4:	4651      	mov	r1, sl
 80094b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094ba:	4651      	mov	r1, sl
 80094bc:	00ca      	lsls	r2, r1, #3
 80094be:	4610      	mov	r0, r2
 80094c0:	4619      	mov	r1, r3
 80094c2:	4603      	mov	r3, r0
 80094c4:	4642      	mov	r2, r8
 80094c6:	189b      	adds	r3, r3, r2
 80094c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80094cc:	464b      	mov	r3, r9
 80094ce:	460a      	mov	r2, r1
 80094d0:	eb42 0303 	adc.w	r3, r2, r3
 80094d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80094d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094dc:	685b      	ldr	r3, [r3, #4]
 80094de:	2200      	movs	r2, #0
 80094e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80094e2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80094e4:	f04f 0200 	mov.w	r2, #0
 80094e8:	f04f 0300 	mov.w	r3, #0
 80094ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80094f0:	4649      	mov	r1, r9
 80094f2:	008b      	lsls	r3, r1, #2
 80094f4:	4641      	mov	r1, r8
 80094f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094fa:	4641      	mov	r1, r8
 80094fc:	008a      	lsls	r2, r1, #2
 80094fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009502:	f7f7 fbd1 	bl	8000ca8 <__aeabi_uldivmod>
 8009506:	4602      	mov	r2, r0
 8009508:	460b      	mov	r3, r1
 800950a:	4611      	mov	r1, r2
 800950c:	4b38      	ldr	r3, [pc, #224]	@ (80095f0 <UART_SetConfig+0x4e4>)
 800950e:	fba3 2301 	umull	r2, r3, r3, r1
 8009512:	095b      	lsrs	r3, r3, #5
 8009514:	2264      	movs	r2, #100	@ 0x64
 8009516:	fb02 f303 	mul.w	r3, r2, r3
 800951a:	1acb      	subs	r3, r1, r3
 800951c:	011b      	lsls	r3, r3, #4
 800951e:	3332      	adds	r3, #50	@ 0x32
 8009520:	4a33      	ldr	r2, [pc, #204]	@ (80095f0 <UART_SetConfig+0x4e4>)
 8009522:	fba2 2303 	umull	r2, r3, r2, r3
 8009526:	095b      	lsrs	r3, r3, #5
 8009528:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800952c:	441c      	add	r4, r3
 800952e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009532:	2200      	movs	r2, #0
 8009534:	673b      	str	r3, [r7, #112]	@ 0x70
 8009536:	677a      	str	r2, [r7, #116]	@ 0x74
 8009538:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800953c:	4642      	mov	r2, r8
 800953e:	464b      	mov	r3, r9
 8009540:	1891      	adds	r1, r2, r2
 8009542:	60b9      	str	r1, [r7, #8]
 8009544:	415b      	adcs	r3, r3
 8009546:	60fb      	str	r3, [r7, #12]
 8009548:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800954c:	4641      	mov	r1, r8
 800954e:	1851      	adds	r1, r2, r1
 8009550:	6039      	str	r1, [r7, #0]
 8009552:	4649      	mov	r1, r9
 8009554:	414b      	adcs	r3, r1
 8009556:	607b      	str	r3, [r7, #4]
 8009558:	f04f 0200 	mov.w	r2, #0
 800955c:	f04f 0300 	mov.w	r3, #0
 8009560:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009564:	4659      	mov	r1, fp
 8009566:	00cb      	lsls	r3, r1, #3
 8009568:	4651      	mov	r1, sl
 800956a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800956e:	4651      	mov	r1, sl
 8009570:	00ca      	lsls	r2, r1, #3
 8009572:	4610      	mov	r0, r2
 8009574:	4619      	mov	r1, r3
 8009576:	4603      	mov	r3, r0
 8009578:	4642      	mov	r2, r8
 800957a:	189b      	adds	r3, r3, r2
 800957c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800957e:	464b      	mov	r3, r9
 8009580:	460a      	mov	r2, r1
 8009582:	eb42 0303 	adc.w	r3, r2, r3
 8009586:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	2200      	movs	r2, #0
 8009590:	663b      	str	r3, [r7, #96]	@ 0x60
 8009592:	667a      	str	r2, [r7, #100]	@ 0x64
 8009594:	f04f 0200 	mov.w	r2, #0
 8009598:	f04f 0300 	mov.w	r3, #0
 800959c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80095a0:	4649      	mov	r1, r9
 80095a2:	008b      	lsls	r3, r1, #2
 80095a4:	4641      	mov	r1, r8
 80095a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80095aa:	4641      	mov	r1, r8
 80095ac:	008a      	lsls	r2, r1, #2
 80095ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80095b2:	f7f7 fb79 	bl	8000ca8 <__aeabi_uldivmod>
 80095b6:	4602      	mov	r2, r0
 80095b8:	460b      	mov	r3, r1
 80095ba:	4b0d      	ldr	r3, [pc, #52]	@ (80095f0 <UART_SetConfig+0x4e4>)
 80095bc:	fba3 1302 	umull	r1, r3, r3, r2
 80095c0:	095b      	lsrs	r3, r3, #5
 80095c2:	2164      	movs	r1, #100	@ 0x64
 80095c4:	fb01 f303 	mul.w	r3, r1, r3
 80095c8:	1ad3      	subs	r3, r2, r3
 80095ca:	011b      	lsls	r3, r3, #4
 80095cc:	3332      	adds	r3, #50	@ 0x32
 80095ce:	4a08      	ldr	r2, [pc, #32]	@ (80095f0 <UART_SetConfig+0x4e4>)
 80095d0:	fba2 2303 	umull	r2, r3, r2, r3
 80095d4:	095b      	lsrs	r3, r3, #5
 80095d6:	f003 020f 	and.w	r2, r3, #15
 80095da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4422      	add	r2, r4
 80095e2:	609a      	str	r2, [r3, #8]
}
 80095e4:	bf00      	nop
 80095e6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80095ea:	46bd      	mov	sp, r7
 80095ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80095f0:	51eb851f 	.word	0x51eb851f

080095f4 <__cvt>:
 80095f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095f8:	ec57 6b10 	vmov	r6, r7, d0
 80095fc:	2f00      	cmp	r7, #0
 80095fe:	460c      	mov	r4, r1
 8009600:	4619      	mov	r1, r3
 8009602:	463b      	mov	r3, r7
 8009604:	bfbb      	ittet	lt
 8009606:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800960a:	461f      	movlt	r7, r3
 800960c:	2300      	movge	r3, #0
 800960e:	232d      	movlt	r3, #45	@ 0x2d
 8009610:	700b      	strb	r3, [r1, #0]
 8009612:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009614:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009618:	4691      	mov	r9, r2
 800961a:	f023 0820 	bic.w	r8, r3, #32
 800961e:	bfbc      	itt	lt
 8009620:	4632      	movlt	r2, r6
 8009622:	4616      	movlt	r6, r2
 8009624:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009628:	d005      	beq.n	8009636 <__cvt+0x42>
 800962a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800962e:	d100      	bne.n	8009632 <__cvt+0x3e>
 8009630:	3401      	adds	r4, #1
 8009632:	2102      	movs	r1, #2
 8009634:	e000      	b.n	8009638 <__cvt+0x44>
 8009636:	2103      	movs	r1, #3
 8009638:	ab03      	add	r3, sp, #12
 800963a:	9301      	str	r3, [sp, #4]
 800963c:	ab02      	add	r3, sp, #8
 800963e:	9300      	str	r3, [sp, #0]
 8009640:	ec47 6b10 	vmov	d0, r6, r7
 8009644:	4653      	mov	r3, sl
 8009646:	4622      	mov	r2, r4
 8009648:	f001 f962 	bl	800a910 <_dtoa_r>
 800964c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009650:	4605      	mov	r5, r0
 8009652:	d119      	bne.n	8009688 <__cvt+0x94>
 8009654:	f019 0f01 	tst.w	r9, #1
 8009658:	d00e      	beq.n	8009678 <__cvt+0x84>
 800965a:	eb00 0904 	add.w	r9, r0, r4
 800965e:	2200      	movs	r2, #0
 8009660:	2300      	movs	r3, #0
 8009662:	4630      	mov	r0, r6
 8009664:	4639      	mov	r1, r7
 8009666:	f7f7 fa3f 	bl	8000ae8 <__aeabi_dcmpeq>
 800966a:	b108      	cbz	r0, 8009670 <__cvt+0x7c>
 800966c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009670:	2230      	movs	r2, #48	@ 0x30
 8009672:	9b03      	ldr	r3, [sp, #12]
 8009674:	454b      	cmp	r3, r9
 8009676:	d31e      	bcc.n	80096b6 <__cvt+0xc2>
 8009678:	9b03      	ldr	r3, [sp, #12]
 800967a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800967c:	1b5b      	subs	r3, r3, r5
 800967e:	4628      	mov	r0, r5
 8009680:	6013      	str	r3, [r2, #0]
 8009682:	b004      	add	sp, #16
 8009684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009688:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800968c:	eb00 0904 	add.w	r9, r0, r4
 8009690:	d1e5      	bne.n	800965e <__cvt+0x6a>
 8009692:	7803      	ldrb	r3, [r0, #0]
 8009694:	2b30      	cmp	r3, #48	@ 0x30
 8009696:	d10a      	bne.n	80096ae <__cvt+0xba>
 8009698:	2200      	movs	r2, #0
 800969a:	2300      	movs	r3, #0
 800969c:	4630      	mov	r0, r6
 800969e:	4639      	mov	r1, r7
 80096a0:	f7f7 fa22 	bl	8000ae8 <__aeabi_dcmpeq>
 80096a4:	b918      	cbnz	r0, 80096ae <__cvt+0xba>
 80096a6:	f1c4 0401 	rsb	r4, r4, #1
 80096aa:	f8ca 4000 	str.w	r4, [sl]
 80096ae:	f8da 3000 	ldr.w	r3, [sl]
 80096b2:	4499      	add	r9, r3
 80096b4:	e7d3      	b.n	800965e <__cvt+0x6a>
 80096b6:	1c59      	adds	r1, r3, #1
 80096b8:	9103      	str	r1, [sp, #12]
 80096ba:	701a      	strb	r2, [r3, #0]
 80096bc:	e7d9      	b.n	8009672 <__cvt+0x7e>

080096be <__exponent>:
 80096be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096c0:	2900      	cmp	r1, #0
 80096c2:	bfba      	itte	lt
 80096c4:	4249      	neglt	r1, r1
 80096c6:	232d      	movlt	r3, #45	@ 0x2d
 80096c8:	232b      	movge	r3, #43	@ 0x2b
 80096ca:	2909      	cmp	r1, #9
 80096cc:	7002      	strb	r2, [r0, #0]
 80096ce:	7043      	strb	r3, [r0, #1]
 80096d0:	dd29      	ble.n	8009726 <__exponent+0x68>
 80096d2:	f10d 0307 	add.w	r3, sp, #7
 80096d6:	461d      	mov	r5, r3
 80096d8:	270a      	movs	r7, #10
 80096da:	461a      	mov	r2, r3
 80096dc:	fbb1 f6f7 	udiv	r6, r1, r7
 80096e0:	fb07 1416 	mls	r4, r7, r6, r1
 80096e4:	3430      	adds	r4, #48	@ 0x30
 80096e6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80096ea:	460c      	mov	r4, r1
 80096ec:	2c63      	cmp	r4, #99	@ 0x63
 80096ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80096f2:	4631      	mov	r1, r6
 80096f4:	dcf1      	bgt.n	80096da <__exponent+0x1c>
 80096f6:	3130      	adds	r1, #48	@ 0x30
 80096f8:	1e94      	subs	r4, r2, #2
 80096fa:	f803 1c01 	strb.w	r1, [r3, #-1]
 80096fe:	1c41      	adds	r1, r0, #1
 8009700:	4623      	mov	r3, r4
 8009702:	42ab      	cmp	r3, r5
 8009704:	d30a      	bcc.n	800971c <__exponent+0x5e>
 8009706:	f10d 0309 	add.w	r3, sp, #9
 800970a:	1a9b      	subs	r3, r3, r2
 800970c:	42ac      	cmp	r4, r5
 800970e:	bf88      	it	hi
 8009710:	2300      	movhi	r3, #0
 8009712:	3302      	adds	r3, #2
 8009714:	4403      	add	r3, r0
 8009716:	1a18      	subs	r0, r3, r0
 8009718:	b003      	add	sp, #12
 800971a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800971c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009720:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009724:	e7ed      	b.n	8009702 <__exponent+0x44>
 8009726:	2330      	movs	r3, #48	@ 0x30
 8009728:	3130      	adds	r1, #48	@ 0x30
 800972a:	7083      	strb	r3, [r0, #2]
 800972c:	70c1      	strb	r1, [r0, #3]
 800972e:	1d03      	adds	r3, r0, #4
 8009730:	e7f1      	b.n	8009716 <__exponent+0x58>
	...

08009734 <_printf_float>:
 8009734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009738:	b08d      	sub	sp, #52	@ 0x34
 800973a:	460c      	mov	r4, r1
 800973c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009740:	4616      	mov	r6, r2
 8009742:	461f      	mov	r7, r3
 8009744:	4605      	mov	r5, r0
 8009746:	f000 ffaf 	bl	800a6a8 <_localeconv_r>
 800974a:	6803      	ldr	r3, [r0, #0]
 800974c:	9304      	str	r3, [sp, #16]
 800974e:	4618      	mov	r0, r3
 8009750:	f7f6 fd9e 	bl	8000290 <strlen>
 8009754:	2300      	movs	r3, #0
 8009756:	930a      	str	r3, [sp, #40]	@ 0x28
 8009758:	f8d8 3000 	ldr.w	r3, [r8]
 800975c:	9005      	str	r0, [sp, #20]
 800975e:	3307      	adds	r3, #7
 8009760:	f023 0307 	bic.w	r3, r3, #7
 8009764:	f103 0208 	add.w	r2, r3, #8
 8009768:	f894 a018 	ldrb.w	sl, [r4, #24]
 800976c:	f8d4 b000 	ldr.w	fp, [r4]
 8009770:	f8c8 2000 	str.w	r2, [r8]
 8009774:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009778:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800977c:	9307      	str	r3, [sp, #28]
 800977e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009782:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009786:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800978a:	4b9c      	ldr	r3, [pc, #624]	@ (80099fc <_printf_float+0x2c8>)
 800978c:	f04f 32ff 	mov.w	r2, #4294967295
 8009790:	f7f7 f9dc 	bl	8000b4c <__aeabi_dcmpun>
 8009794:	bb70      	cbnz	r0, 80097f4 <_printf_float+0xc0>
 8009796:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800979a:	4b98      	ldr	r3, [pc, #608]	@ (80099fc <_printf_float+0x2c8>)
 800979c:	f04f 32ff 	mov.w	r2, #4294967295
 80097a0:	f7f7 f9b6 	bl	8000b10 <__aeabi_dcmple>
 80097a4:	bb30      	cbnz	r0, 80097f4 <_printf_float+0xc0>
 80097a6:	2200      	movs	r2, #0
 80097a8:	2300      	movs	r3, #0
 80097aa:	4640      	mov	r0, r8
 80097ac:	4649      	mov	r1, r9
 80097ae:	f7f7 f9a5 	bl	8000afc <__aeabi_dcmplt>
 80097b2:	b110      	cbz	r0, 80097ba <_printf_float+0x86>
 80097b4:	232d      	movs	r3, #45	@ 0x2d
 80097b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097ba:	4a91      	ldr	r2, [pc, #580]	@ (8009a00 <_printf_float+0x2cc>)
 80097bc:	4b91      	ldr	r3, [pc, #580]	@ (8009a04 <_printf_float+0x2d0>)
 80097be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80097c2:	bf8c      	ite	hi
 80097c4:	4690      	movhi	r8, r2
 80097c6:	4698      	movls	r8, r3
 80097c8:	2303      	movs	r3, #3
 80097ca:	6123      	str	r3, [r4, #16]
 80097cc:	f02b 0304 	bic.w	r3, fp, #4
 80097d0:	6023      	str	r3, [r4, #0]
 80097d2:	f04f 0900 	mov.w	r9, #0
 80097d6:	9700      	str	r7, [sp, #0]
 80097d8:	4633      	mov	r3, r6
 80097da:	aa0b      	add	r2, sp, #44	@ 0x2c
 80097dc:	4621      	mov	r1, r4
 80097de:	4628      	mov	r0, r5
 80097e0:	f000 f9d2 	bl	8009b88 <_printf_common>
 80097e4:	3001      	adds	r0, #1
 80097e6:	f040 808d 	bne.w	8009904 <_printf_float+0x1d0>
 80097ea:	f04f 30ff 	mov.w	r0, #4294967295
 80097ee:	b00d      	add	sp, #52	@ 0x34
 80097f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097f4:	4642      	mov	r2, r8
 80097f6:	464b      	mov	r3, r9
 80097f8:	4640      	mov	r0, r8
 80097fa:	4649      	mov	r1, r9
 80097fc:	f7f7 f9a6 	bl	8000b4c <__aeabi_dcmpun>
 8009800:	b140      	cbz	r0, 8009814 <_printf_float+0xe0>
 8009802:	464b      	mov	r3, r9
 8009804:	2b00      	cmp	r3, #0
 8009806:	bfbc      	itt	lt
 8009808:	232d      	movlt	r3, #45	@ 0x2d
 800980a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800980e:	4a7e      	ldr	r2, [pc, #504]	@ (8009a08 <_printf_float+0x2d4>)
 8009810:	4b7e      	ldr	r3, [pc, #504]	@ (8009a0c <_printf_float+0x2d8>)
 8009812:	e7d4      	b.n	80097be <_printf_float+0x8a>
 8009814:	6863      	ldr	r3, [r4, #4]
 8009816:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800981a:	9206      	str	r2, [sp, #24]
 800981c:	1c5a      	adds	r2, r3, #1
 800981e:	d13b      	bne.n	8009898 <_printf_float+0x164>
 8009820:	2306      	movs	r3, #6
 8009822:	6063      	str	r3, [r4, #4]
 8009824:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009828:	2300      	movs	r3, #0
 800982a:	6022      	str	r2, [r4, #0]
 800982c:	9303      	str	r3, [sp, #12]
 800982e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009830:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009834:	ab09      	add	r3, sp, #36	@ 0x24
 8009836:	9300      	str	r3, [sp, #0]
 8009838:	6861      	ldr	r1, [r4, #4]
 800983a:	ec49 8b10 	vmov	d0, r8, r9
 800983e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009842:	4628      	mov	r0, r5
 8009844:	f7ff fed6 	bl	80095f4 <__cvt>
 8009848:	9b06      	ldr	r3, [sp, #24]
 800984a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800984c:	2b47      	cmp	r3, #71	@ 0x47
 800984e:	4680      	mov	r8, r0
 8009850:	d129      	bne.n	80098a6 <_printf_float+0x172>
 8009852:	1cc8      	adds	r0, r1, #3
 8009854:	db02      	blt.n	800985c <_printf_float+0x128>
 8009856:	6863      	ldr	r3, [r4, #4]
 8009858:	4299      	cmp	r1, r3
 800985a:	dd41      	ble.n	80098e0 <_printf_float+0x1ac>
 800985c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009860:	fa5f fa8a 	uxtb.w	sl, sl
 8009864:	3901      	subs	r1, #1
 8009866:	4652      	mov	r2, sl
 8009868:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800986c:	9109      	str	r1, [sp, #36]	@ 0x24
 800986e:	f7ff ff26 	bl	80096be <__exponent>
 8009872:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009874:	1813      	adds	r3, r2, r0
 8009876:	2a01      	cmp	r2, #1
 8009878:	4681      	mov	r9, r0
 800987a:	6123      	str	r3, [r4, #16]
 800987c:	dc02      	bgt.n	8009884 <_printf_float+0x150>
 800987e:	6822      	ldr	r2, [r4, #0]
 8009880:	07d2      	lsls	r2, r2, #31
 8009882:	d501      	bpl.n	8009888 <_printf_float+0x154>
 8009884:	3301      	adds	r3, #1
 8009886:	6123      	str	r3, [r4, #16]
 8009888:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800988c:	2b00      	cmp	r3, #0
 800988e:	d0a2      	beq.n	80097d6 <_printf_float+0xa2>
 8009890:	232d      	movs	r3, #45	@ 0x2d
 8009892:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009896:	e79e      	b.n	80097d6 <_printf_float+0xa2>
 8009898:	9a06      	ldr	r2, [sp, #24]
 800989a:	2a47      	cmp	r2, #71	@ 0x47
 800989c:	d1c2      	bne.n	8009824 <_printf_float+0xf0>
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d1c0      	bne.n	8009824 <_printf_float+0xf0>
 80098a2:	2301      	movs	r3, #1
 80098a4:	e7bd      	b.n	8009822 <_printf_float+0xee>
 80098a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80098aa:	d9db      	bls.n	8009864 <_printf_float+0x130>
 80098ac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80098b0:	d118      	bne.n	80098e4 <_printf_float+0x1b0>
 80098b2:	2900      	cmp	r1, #0
 80098b4:	6863      	ldr	r3, [r4, #4]
 80098b6:	dd0b      	ble.n	80098d0 <_printf_float+0x19c>
 80098b8:	6121      	str	r1, [r4, #16]
 80098ba:	b913      	cbnz	r3, 80098c2 <_printf_float+0x18e>
 80098bc:	6822      	ldr	r2, [r4, #0]
 80098be:	07d0      	lsls	r0, r2, #31
 80098c0:	d502      	bpl.n	80098c8 <_printf_float+0x194>
 80098c2:	3301      	adds	r3, #1
 80098c4:	440b      	add	r3, r1
 80098c6:	6123      	str	r3, [r4, #16]
 80098c8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80098ca:	f04f 0900 	mov.w	r9, #0
 80098ce:	e7db      	b.n	8009888 <_printf_float+0x154>
 80098d0:	b913      	cbnz	r3, 80098d8 <_printf_float+0x1a4>
 80098d2:	6822      	ldr	r2, [r4, #0]
 80098d4:	07d2      	lsls	r2, r2, #31
 80098d6:	d501      	bpl.n	80098dc <_printf_float+0x1a8>
 80098d8:	3302      	adds	r3, #2
 80098da:	e7f4      	b.n	80098c6 <_printf_float+0x192>
 80098dc:	2301      	movs	r3, #1
 80098de:	e7f2      	b.n	80098c6 <_printf_float+0x192>
 80098e0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80098e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098e6:	4299      	cmp	r1, r3
 80098e8:	db05      	blt.n	80098f6 <_printf_float+0x1c2>
 80098ea:	6823      	ldr	r3, [r4, #0]
 80098ec:	6121      	str	r1, [r4, #16]
 80098ee:	07d8      	lsls	r0, r3, #31
 80098f0:	d5ea      	bpl.n	80098c8 <_printf_float+0x194>
 80098f2:	1c4b      	adds	r3, r1, #1
 80098f4:	e7e7      	b.n	80098c6 <_printf_float+0x192>
 80098f6:	2900      	cmp	r1, #0
 80098f8:	bfd4      	ite	le
 80098fa:	f1c1 0202 	rsble	r2, r1, #2
 80098fe:	2201      	movgt	r2, #1
 8009900:	4413      	add	r3, r2
 8009902:	e7e0      	b.n	80098c6 <_printf_float+0x192>
 8009904:	6823      	ldr	r3, [r4, #0]
 8009906:	055a      	lsls	r2, r3, #21
 8009908:	d407      	bmi.n	800991a <_printf_float+0x1e6>
 800990a:	6923      	ldr	r3, [r4, #16]
 800990c:	4642      	mov	r2, r8
 800990e:	4631      	mov	r1, r6
 8009910:	4628      	mov	r0, r5
 8009912:	47b8      	blx	r7
 8009914:	3001      	adds	r0, #1
 8009916:	d12b      	bne.n	8009970 <_printf_float+0x23c>
 8009918:	e767      	b.n	80097ea <_printf_float+0xb6>
 800991a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800991e:	f240 80dd 	bls.w	8009adc <_printf_float+0x3a8>
 8009922:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009926:	2200      	movs	r2, #0
 8009928:	2300      	movs	r3, #0
 800992a:	f7f7 f8dd 	bl	8000ae8 <__aeabi_dcmpeq>
 800992e:	2800      	cmp	r0, #0
 8009930:	d033      	beq.n	800999a <_printf_float+0x266>
 8009932:	4a37      	ldr	r2, [pc, #220]	@ (8009a10 <_printf_float+0x2dc>)
 8009934:	2301      	movs	r3, #1
 8009936:	4631      	mov	r1, r6
 8009938:	4628      	mov	r0, r5
 800993a:	47b8      	blx	r7
 800993c:	3001      	adds	r0, #1
 800993e:	f43f af54 	beq.w	80097ea <_printf_float+0xb6>
 8009942:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009946:	4543      	cmp	r3, r8
 8009948:	db02      	blt.n	8009950 <_printf_float+0x21c>
 800994a:	6823      	ldr	r3, [r4, #0]
 800994c:	07d8      	lsls	r0, r3, #31
 800994e:	d50f      	bpl.n	8009970 <_printf_float+0x23c>
 8009950:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009954:	4631      	mov	r1, r6
 8009956:	4628      	mov	r0, r5
 8009958:	47b8      	blx	r7
 800995a:	3001      	adds	r0, #1
 800995c:	f43f af45 	beq.w	80097ea <_printf_float+0xb6>
 8009960:	f04f 0900 	mov.w	r9, #0
 8009964:	f108 38ff 	add.w	r8, r8, #4294967295
 8009968:	f104 0a1a 	add.w	sl, r4, #26
 800996c:	45c8      	cmp	r8, r9
 800996e:	dc09      	bgt.n	8009984 <_printf_float+0x250>
 8009970:	6823      	ldr	r3, [r4, #0]
 8009972:	079b      	lsls	r3, r3, #30
 8009974:	f100 8103 	bmi.w	8009b7e <_printf_float+0x44a>
 8009978:	68e0      	ldr	r0, [r4, #12]
 800997a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800997c:	4298      	cmp	r0, r3
 800997e:	bfb8      	it	lt
 8009980:	4618      	movlt	r0, r3
 8009982:	e734      	b.n	80097ee <_printf_float+0xba>
 8009984:	2301      	movs	r3, #1
 8009986:	4652      	mov	r2, sl
 8009988:	4631      	mov	r1, r6
 800998a:	4628      	mov	r0, r5
 800998c:	47b8      	blx	r7
 800998e:	3001      	adds	r0, #1
 8009990:	f43f af2b 	beq.w	80097ea <_printf_float+0xb6>
 8009994:	f109 0901 	add.w	r9, r9, #1
 8009998:	e7e8      	b.n	800996c <_printf_float+0x238>
 800999a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800999c:	2b00      	cmp	r3, #0
 800999e:	dc39      	bgt.n	8009a14 <_printf_float+0x2e0>
 80099a0:	4a1b      	ldr	r2, [pc, #108]	@ (8009a10 <_printf_float+0x2dc>)
 80099a2:	2301      	movs	r3, #1
 80099a4:	4631      	mov	r1, r6
 80099a6:	4628      	mov	r0, r5
 80099a8:	47b8      	blx	r7
 80099aa:	3001      	adds	r0, #1
 80099ac:	f43f af1d 	beq.w	80097ea <_printf_float+0xb6>
 80099b0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80099b4:	ea59 0303 	orrs.w	r3, r9, r3
 80099b8:	d102      	bne.n	80099c0 <_printf_float+0x28c>
 80099ba:	6823      	ldr	r3, [r4, #0]
 80099bc:	07d9      	lsls	r1, r3, #31
 80099be:	d5d7      	bpl.n	8009970 <_printf_float+0x23c>
 80099c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099c4:	4631      	mov	r1, r6
 80099c6:	4628      	mov	r0, r5
 80099c8:	47b8      	blx	r7
 80099ca:	3001      	adds	r0, #1
 80099cc:	f43f af0d 	beq.w	80097ea <_printf_float+0xb6>
 80099d0:	f04f 0a00 	mov.w	sl, #0
 80099d4:	f104 0b1a 	add.w	fp, r4, #26
 80099d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099da:	425b      	negs	r3, r3
 80099dc:	4553      	cmp	r3, sl
 80099de:	dc01      	bgt.n	80099e4 <_printf_float+0x2b0>
 80099e0:	464b      	mov	r3, r9
 80099e2:	e793      	b.n	800990c <_printf_float+0x1d8>
 80099e4:	2301      	movs	r3, #1
 80099e6:	465a      	mov	r2, fp
 80099e8:	4631      	mov	r1, r6
 80099ea:	4628      	mov	r0, r5
 80099ec:	47b8      	blx	r7
 80099ee:	3001      	adds	r0, #1
 80099f0:	f43f aefb 	beq.w	80097ea <_printf_float+0xb6>
 80099f4:	f10a 0a01 	add.w	sl, sl, #1
 80099f8:	e7ee      	b.n	80099d8 <_printf_float+0x2a4>
 80099fa:	bf00      	nop
 80099fc:	7fefffff 	.word	0x7fefffff
 8009a00:	0800e94c 	.word	0x0800e94c
 8009a04:	0800e948 	.word	0x0800e948
 8009a08:	0800e954 	.word	0x0800e954
 8009a0c:	0800e950 	.word	0x0800e950
 8009a10:	0800eb24 	.word	0x0800eb24
 8009a14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009a16:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009a1a:	4553      	cmp	r3, sl
 8009a1c:	bfa8      	it	ge
 8009a1e:	4653      	movge	r3, sl
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	4699      	mov	r9, r3
 8009a24:	dc36      	bgt.n	8009a94 <_printf_float+0x360>
 8009a26:	f04f 0b00 	mov.w	fp, #0
 8009a2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a2e:	f104 021a 	add.w	r2, r4, #26
 8009a32:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009a34:	9306      	str	r3, [sp, #24]
 8009a36:	eba3 0309 	sub.w	r3, r3, r9
 8009a3a:	455b      	cmp	r3, fp
 8009a3c:	dc31      	bgt.n	8009aa2 <_printf_float+0x36e>
 8009a3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a40:	459a      	cmp	sl, r3
 8009a42:	dc3a      	bgt.n	8009aba <_printf_float+0x386>
 8009a44:	6823      	ldr	r3, [r4, #0]
 8009a46:	07da      	lsls	r2, r3, #31
 8009a48:	d437      	bmi.n	8009aba <_printf_float+0x386>
 8009a4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a4c:	ebaa 0903 	sub.w	r9, sl, r3
 8009a50:	9b06      	ldr	r3, [sp, #24]
 8009a52:	ebaa 0303 	sub.w	r3, sl, r3
 8009a56:	4599      	cmp	r9, r3
 8009a58:	bfa8      	it	ge
 8009a5a:	4699      	movge	r9, r3
 8009a5c:	f1b9 0f00 	cmp.w	r9, #0
 8009a60:	dc33      	bgt.n	8009aca <_printf_float+0x396>
 8009a62:	f04f 0800 	mov.w	r8, #0
 8009a66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a6a:	f104 0b1a 	add.w	fp, r4, #26
 8009a6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a70:	ebaa 0303 	sub.w	r3, sl, r3
 8009a74:	eba3 0309 	sub.w	r3, r3, r9
 8009a78:	4543      	cmp	r3, r8
 8009a7a:	f77f af79 	ble.w	8009970 <_printf_float+0x23c>
 8009a7e:	2301      	movs	r3, #1
 8009a80:	465a      	mov	r2, fp
 8009a82:	4631      	mov	r1, r6
 8009a84:	4628      	mov	r0, r5
 8009a86:	47b8      	blx	r7
 8009a88:	3001      	adds	r0, #1
 8009a8a:	f43f aeae 	beq.w	80097ea <_printf_float+0xb6>
 8009a8e:	f108 0801 	add.w	r8, r8, #1
 8009a92:	e7ec      	b.n	8009a6e <_printf_float+0x33a>
 8009a94:	4642      	mov	r2, r8
 8009a96:	4631      	mov	r1, r6
 8009a98:	4628      	mov	r0, r5
 8009a9a:	47b8      	blx	r7
 8009a9c:	3001      	adds	r0, #1
 8009a9e:	d1c2      	bne.n	8009a26 <_printf_float+0x2f2>
 8009aa0:	e6a3      	b.n	80097ea <_printf_float+0xb6>
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	4631      	mov	r1, r6
 8009aa6:	4628      	mov	r0, r5
 8009aa8:	9206      	str	r2, [sp, #24]
 8009aaa:	47b8      	blx	r7
 8009aac:	3001      	adds	r0, #1
 8009aae:	f43f ae9c 	beq.w	80097ea <_printf_float+0xb6>
 8009ab2:	9a06      	ldr	r2, [sp, #24]
 8009ab4:	f10b 0b01 	add.w	fp, fp, #1
 8009ab8:	e7bb      	b.n	8009a32 <_printf_float+0x2fe>
 8009aba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009abe:	4631      	mov	r1, r6
 8009ac0:	4628      	mov	r0, r5
 8009ac2:	47b8      	blx	r7
 8009ac4:	3001      	adds	r0, #1
 8009ac6:	d1c0      	bne.n	8009a4a <_printf_float+0x316>
 8009ac8:	e68f      	b.n	80097ea <_printf_float+0xb6>
 8009aca:	9a06      	ldr	r2, [sp, #24]
 8009acc:	464b      	mov	r3, r9
 8009ace:	4442      	add	r2, r8
 8009ad0:	4631      	mov	r1, r6
 8009ad2:	4628      	mov	r0, r5
 8009ad4:	47b8      	blx	r7
 8009ad6:	3001      	adds	r0, #1
 8009ad8:	d1c3      	bne.n	8009a62 <_printf_float+0x32e>
 8009ada:	e686      	b.n	80097ea <_printf_float+0xb6>
 8009adc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009ae0:	f1ba 0f01 	cmp.w	sl, #1
 8009ae4:	dc01      	bgt.n	8009aea <_printf_float+0x3b6>
 8009ae6:	07db      	lsls	r3, r3, #31
 8009ae8:	d536      	bpl.n	8009b58 <_printf_float+0x424>
 8009aea:	2301      	movs	r3, #1
 8009aec:	4642      	mov	r2, r8
 8009aee:	4631      	mov	r1, r6
 8009af0:	4628      	mov	r0, r5
 8009af2:	47b8      	blx	r7
 8009af4:	3001      	adds	r0, #1
 8009af6:	f43f ae78 	beq.w	80097ea <_printf_float+0xb6>
 8009afa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009afe:	4631      	mov	r1, r6
 8009b00:	4628      	mov	r0, r5
 8009b02:	47b8      	blx	r7
 8009b04:	3001      	adds	r0, #1
 8009b06:	f43f ae70 	beq.w	80097ea <_printf_float+0xb6>
 8009b0a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009b0e:	2200      	movs	r2, #0
 8009b10:	2300      	movs	r3, #0
 8009b12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009b16:	f7f6 ffe7 	bl	8000ae8 <__aeabi_dcmpeq>
 8009b1a:	b9c0      	cbnz	r0, 8009b4e <_printf_float+0x41a>
 8009b1c:	4653      	mov	r3, sl
 8009b1e:	f108 0201 	add.w	r2, r8, #1
 8009b22:	4631      	mov	r1, r6
 8009b24:	4628      	mov	r0, r5
 8009b26:	47b8      	blx	r7
 8009b28:	3001      	adds	r0, #1
 8009b2a:	d10c      	bne.n	8009b46 <_printf_float+0x412>
 8009b2c:	e65d      	b.n	80097ea <_printf_float+0xb6>
 8009b2e:	2301      	movs	r3, #1
 8009b30:	465a      	mov	r2, fp
 8009b32:	4631      	mov	r1, r6
 8009b34:	4628      	mov	r0, r5
 8009b36:	47b8      	blx	r7
 8009b38:	3001      	adds	r0, #1
 8009b3a:	f43f ae56 	beq.w	80097ea <_printf_float+0xb6>
 8009b3e:	f108 0801 	add.w	r8, r8, #1
 8009b42:	45d0      	cmp	r8, sl
 8009b44:	dbf3      	blt.n	8009b2e <_printf_float+0x3fa>
 8009b46:	464b      	mov	r3, r9
 8009b48:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009b4c:	e6df      	b.n	800990e <_printf_float+0x1da>
 8009b4e:	f04f 0800 	mov.w	r8, #0
 8009b52:	f104 0b1a 	add.w	fp, r4, #26
 8009b56:	e7f4      	b.n	8009b42 <_printf_float+0x40e>
 8009b58:	2301      	movs	r3, #1
 8009b5a:	4642      	mov	r2, r8
 8009b5c:	e7e1      	b.n	8009b22 <_printf_float+0x3ee>
 8009b5e:	2301      	movs	r3, #1
 8009b60:	464a      	mov	r2, r9
 8009b62:	4631      	mov	r1, r6
 8009b64:	4628      	mov	r0, r5
 8009b66:	47b8      	blx	r7
 8009b68:	3001      	adds	r0, #1
 8009b6a:	f43f ae3e 	beq.w	80097ea <_printf_float+0xb6>
 8009b6e:	f108 0801 	add.w	r8, r8, #1
 8009b72:	68e3      	ldr	r3, [r4, #12]
 8009b74:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009b76:	1a5b      	subs	r3, r3, r1
 8009b78:	4543      	cmp	r3, r8
 8009b7a:	dcf0      	bgt.n	8009b5e <_printf_float+0x42a>
 8009b7c:	e6fc      	b.n	8009978 <_printf_float+0x244>
 8009b7e:	f04f 0800 	mov.w	r8, #0
 8009b82:	f104 0919 	add.w	r9, r4, #25
 8009b86:	e7f4      	b.n	8009b72 <_printf_float+0x43e>

08009b88 <_printf_common>:
 8009b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b8c:	4616      	mov	r6, r2
 8009b8e:	4698      	mov	r8, r3
 8009b90:	688a      	ldr	r2, [r1, #8]
 8009b92:	690b      	ldr	r3, [r1, #16]
 8009b94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	bfb8      	it	lt
 8009b9c:	4613      	movlt	r3, r2
 8009b9e:	6033      	str	r3, [r6, #0]
 8009ba0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009ba4:	4607      	mov	r7, r0
 8009ba6:	460c      	mov	r4, r1
 8009ba8:	b10a      	cbz	r2, 8009bae <_printf_common+0x26>
 8009baa:	3301      	adds	r3, #1
 8009bac:	6033      	str	r3, [r6, #0]
 8009bae:	6823      	ldr	r3, [r4, #0]
 8009bb0:	0699      	lsls	r1, r3, #26
 8009bb2:	bf42      	ittt	mi
 8009bb4:	6833      	ldrmi	r3, [r6, #0]
 8009bb6:	3302      	addmi	r3, #2
 8009bb8:	6033      	strmi	r3, [r6, #0]
 8009bba:	6825      	ldr	r5, [r4, #0]
 8009bbc:	f015 0506 	ands.w	r5, r5, #6
 8009bc0:	d106      	bne.n	8009bd0 <_printf_common+0x48>
 8009bc2:	f104 0a19 	add.w	sl, r4, #25
 8009bc6:	68e3      	ldr	r3, [r4, #12]
 8009bc8:	6832      	ldr	r2, [r6, #0]
 8009bca:	1a9b      	subs	r3, r3, r2
 8009bcc:	42ab      	cmp	r3, r5
 8009bce:	dc26      	bgt.n	8009c1e <_printf_common+0x96>
 8009bd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009bd4:	6822      	ldr	r2, [r4, #0]
 8009bd6:	3b00      	subs	r3, #0
 8009bd8:	bf18      	it	ne
 8009bda:	2301      	movne	r3, #1
 8009bdc:	0692      	lsls	r2, r2, #26
 8009bde:	d42b      	bmi.n	8009c38 <_printf_common+0xb0>
 8009be0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009be4:	4641      	mov	r1, r8
 8009be6:	4638      	mov	r0, r7
 8009be8:	47c8      	blx	r9
 8009bea:	3001      	adds	r0, #1
 8009bec:	d01e      	beq.n	8009c2c <_printf_common+0xa4>
 8009bee:	6823      	ldr	r3, [r4, #0]
 8009bf0:	6922      	ldr	r2, [r4, #16]
 8009bf2:	f003 0306 	and.w	r3, r3, #6
 8009bf6:	2b04      	cmp	r3, #4
 8009bf8:	bf02      	ittt	eq
 8009bfa:	68e5      	ldreq	r5, [r4, #12]
 8009bfc:	6833      	ldreq	r3, [r6, #0]
 8009bfe:	1aed      	subeq	r5, r5, r3
 8009c00:	68a3      	ldr	r3, [r4, #8]
 8009c02:	bf0c      	ite	eq
 8009c04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009c08:	2500      	movne	r5, #0
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	bfc4      	itt	gt
 8009c0e:	1a9b      	subgt	r3, r3, r2
 8009c10:	18ed      	addgt	r5, r5, r3
 8009c12:	2600      	movs	r6, #0
 8009c14:	341a      	adds	r4, #26
 8009c16:	42b5      	cmp	r5, r6
 8009c18:	d11a      	bne.n	8009c50 <_printf_common+0xc8>
 8009c1a:	2000      	movs	r0, #0
 8009c1c:	e008      	b.n	8009c30 <_printf_common+0xa8>
 8009c1e:	2301      	movs	r3, #1
 8009c20:	4652      	mov	r2, sl
 8009c22:	4641      	mov	r1, r8
 8009c24:	4638      	mov	r0, r7
 8009c26:	47c8      	blx	r9
 8009c28:	3001      	adds	r0, #1
 8009c2a:	d103      	bne.n	8009c34 <_printf_common+0xac>
 8009c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c34:	3501      	adds	r5, #1
 8009c36:	e7c6      	b.n	8009bc6 <_printf_common+0x3e>
 8009c38:	18e1      	adds	r1, r4, r3
 8009c3a:	1c5a      	adds	r2, r3, #1
 8009c3c:	2030      	movs	r0, #48	@ 0x30
 8009c3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009c42:	4422      	add	r2, r4
 8009c44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009c48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009c4c:	3302      	adds	r3, #2
 8009c4e:	e7c7      	b.n	8009be0 <_printf_common+0x58>
 8009c50:	2301      	movs	r3, #1
 8009c52:	4622      	mov	r2, r4
 8009c54:	4641      	mov	r1, r8
 8009c56:	4638      	mov	r0, r7
 8009c58:	47c8      	blx	r9
 8009c5a:	3001      	adds	r0, #1
 8009c5c:	d0e6      	beq.n	8009c2c <_printf_common+0xa4>
 8009c5e:	3601      	adds	r6, #1
 8009c60:	e7d9      	b.n	8009c16 <_printf_common+0x8e>
	...

08009c64 <_printf_i>:
 8009c64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c68:	7e0f      	ldrb	r7, [r1, #24]
 8009c6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009c6c:	2f78      	cmp	r7, #120	@ 0x78
 8009c6e:	4691      	mov	r9, r2
 8009c70:	4680      	mov	r8, r0
 8009c72:	460c      	mov	r4, r1
 8009c74:	469a      	mov	sl, r3
 8009c76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009c7a:	d807      	bhi.n	8009c8c <_printf_i+0x28>
 8009c7c:	2f62      	cmp	r7, #98	@ 0x62
 8009c7e:	d80a      	bhi.n	8009c96 <_printf_i+0x32>
 8009c80:	2f00      	cmp	r7, #0
 8009c82:	f000 80d1 	beq.w	8009e28 <_printf_i+0x1c4>
 8009c86:	2f58      	cmp	r7, #88	@ 0x58
 8009c88:	f000 80b8 	beq.w	8009dfc <_printf_i+0x198>
 8009c8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c94:	e03a      	b.n	8009d0c <_printf_i+0xa8>
 8009c96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c9a:	2b15      	cmp	r3, #21
 8009c9c:	d8f6      	bhi.n	8009c8c <_printf_i+0x28>
 8009c9e:	a101      	add	r1, pc, #4	@ (adr r1, 8009ca4 <_printf_i+0x40>)
 8009ca0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ca4:	08009cfd 	.word	0x08009cfd
 8009ca8:	08009d11 	.word	0x08009d11
 8009cac:	08009c8d 	.word	0x08009c8d
 8009cb0:	08009c8d 	.word	0x08009c8d
 8009cb4:	08009c8d 	.word	0x08009c8d
 8009cb8:	08009c8d 	.word	0x08009c8d
 8009cbc:	08009d11 	.word	0x08009d11
 8009cc0:	08009c8d 	.word	0x08009c8d
 8009cc4:	08009c8d 	.word	0x08009c8d
 8009cc8:	08009c8d 	.word	0x08009c8d
 8009ccc:	08009c8d 	.word	0x08009c8d
 8009cd0:	08009e0f 	.word	0x08009e0f
 8009cd4:	08009d3b 	.word	0x08009d3b
 8009cd8:	08009dc9 	.word	0x08009dc9
 8009cdc:	08009c8d 	.word	0x08009c8d
 8009ce0:	08009c8d 	.word	0x08009c8d
 8009ce4:	08009e31 	.word	0x08009e31
 8009ce8:	08009c8d 	.word	0x08009c8d
 8009cec:	08009d3b 	.word	0x08009d3b
 8009cf0:	08009c8d 	.word	0x08009c8d
 8009cf4:	08009c8d 	.word	0x08009c8d
 8009cf8:	08009dd1 	.word	0x08009dd1
 8009cfc:	6833      	ldr	r3, [r6, #0]
 8009cfe:	1d1a      	adds	r2, r3, #4
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	6032      	str	r2, [r6, #0]
 8009d04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	e09c      	b.n	8009e4a <_printf_i+0x1e6>
 8009d10:	6833      	ldr	r3, [r6, #0]
 8009d12:	6820      	ldr	r0, [r4, #0]
 8009d14:	1d19      	adds	r1, r3, #4
 8009d16:	6031      	str	r1, [r6, #0]
 8009d18:	0606      	lsls	r6, r0, #24
 8009d1a:	d501      	bpl.n	8009d20 <_printf_i+0xbc>
 8009d1c:	681d      	ldr	r5, [r3, #0]
 8009d1e:	e003      	b.n	8009d28 <_printf_i+0xc4>
 8009d20:	0645      	lsls	r5, r0, #25
 8009d22:	d5fb      	bpl.n	8009d1c <_printf_i+0xb8>
 8009d24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009d28:	2d00      	cmp	r5, #0
 8009d2a:	da03      	bge.n	8009d34 <_printf_i+0xd0>
 8009d2c:	232d      	movs	r3, #45	@ 0x2d
 8009d2e:	426d      	negs	r5, r5
 8009d30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d34:	4858      	ldr	r0, [pc, #352]	@ (8009e98 <_printf_i+0x234>)
 8009d36:	230a      	movs	r3, #10
 8009d38:	e011      	b.n	8009d5e <_printf_i+0xfa>
 8009d3a:	6821      	ldr	r1, [r4, #0]
 8009d3c:	6833      	ldr	r3, [r6, #0]
 8009d3e:	0608      	lsls	r0, r1, #24
 8009d40:	f853 5b04 	ldr.w	r5, [r3], #4
 8009d44:	d402      	bmi.n	8009d4c <_printf_i+0xe8>
 8009d46:	0649      	lsls	r1, r1, #25
 8009d48:	bf48      	it	mi
 8009d4a:	b2ad      	uxthmi	r5, r5
 8009d4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009d4e:	4852      	ldr	r0, [pc, #328]	@ (8009e98 <_printf_i+0x234>)
 8009d50:	6033      	str	r3, [r6, #0]
 8009d52:	bf14      	ite	ne
 8009d54:	230a      	movne	r3, #10
 8009d56:	2308      	moveq	r3, #8
 8009d58:	2100      	movs	r1, #0
 8009d5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009d5e:	6866      	ldr	r6, [r4, #4]
 8009d60:	60a6      	str	r6, [r4, #8]
 8009d62:	2e00      	cmp	r6, #0
 8009d64:	db05      	blt.n	8009d72 <_printf_i+0x10e>
 8009d66:	6821      	ldr	r1, [r4, #0]
 8009d68:	432e      	orrs	r6, r5
 8009d6a:	f021 0104 	bic.w	r1, r1, #4
 8009d6e:	6021      	str	r1, [r4, #0]
 8009d70:	d04b      	beq.n	8009e0a <_printf_i+0x1a6>
 8009d72:	4616      	mov	r6, r2
 8009d74:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d78:	fb03 5711 	mls	r7, r3, r1, r5
 8009d7c:	5dc7      	ldrb	r7, [r0, r7]
 8009d7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d82:	462f      	mov	r7, r5
 8009d84:	42bb      	cmp	r3, r7
 8009d86:	460d      	mov	r5, r1
 8009d88:	d9f4      	bls.n	8009d74 <_printf_i+0x110>
 8009d8a:	2b08      	cmp	r3, #8
 8009d8c:	d10b      	bne.n	8009da6 <_printf_i+0x142>
 8009d8e:	6823      	ldr	r3, [r4, #0]
 8009d90:	07df      	lsls	r7, r3, #31
 8009d92:	d508      	bpl.n	8009da6 <_printf_i+0x142>
 8009d94:	6923      	ldr	r3, [r4, #16]
 8009d96:	6861      	ldr	r1, [r4, #4]
 8009d98:	4299      	cmp	r1, r3
 8009d9a:	bfde      	ittt	le
 8009d9c:	2330      	movle	r3, #48	@ 0x30
 8009d9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009da2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009da6:	1b92      	subs	r2, r2, r6
 8009da8:	6122      	str	r2, [r4, #16]
 8009daa:	f8cd a000 	str.w	sl, [sp]
 8009dae:	464b      	mov	r3, r9
 8009db0:	aa03      	add	r2, sp, #12
 8009db2:	4621      	mov	r1, r4
 8009db4:	4640      	mov	r0, r8
 8009db6:	f7ff fee7 	bl	8009b88 <_printf_common>
 8009dba:	3001      	adds	r0, #1
 8009dbc:	d14a      	bne.n	8009e54 <_printf_i+0x1f0>
 8009dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8009dc2:	b004      	add	sp, #16
 8009dc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dc8:	6823      	ldr	r3, [r4, #0]
 8009dca:	f043 0320 	orr.w	r3, r3, #32
 8009dce:	6023      	str	r3, [r4, #0]
 8009dd0:	4832      	ldr	r0, [pc, #200]	@ (8009e9c <_printf_i+0x238>)
 8009dd2:	2778      	movs	r7, #120	@ 0x78
 8009dd4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009dd8:	6823      	ldr	r3, [r4, #0]
 8009dda:	6831      	ldr	r1, [r6, #0]
 8009ddc:	061f      	lsls	r7, r3, #24
 8009dde:	f851 5b04 	ldr.w	r5, [r1], #4
 8009de2:	d402      	bmi.n	8009dea <_printf_i+0x186>
 8009de4:	065f      	lsls	r7, r3, #25
 8009de6:	bf48      	it	mi
 8009de8:	b2ad      	uxthmi	r5, r5
 8009dea:	6031      	str	r1, [r6, #0]
 8009dec:	07d9      	lsls	r1, r3, #31
 8009dee:	bf44      	itt	mi
 8009df0:	f043 0320 	orrmi.w	r3, r3, #32
 8009df4:	6023      	strmi	r3, [r4, #0]
 8009df6:	b11d      	cbz	r5, 8009e00 <_printf_i+0x19c>
 8009df8:	2310      	movs	r3, #16
 8009dfa:	e7ad      	b.n	8009d58 <_printf_i+0xf4>
 8009dfc:	4826      	ldr	r0, [pc, #152]	@ (8009e98 <_printf_i+0x234>)
 8009dfe:	e7e9      	b.n	8009dd4 <_printf_i+0x170>
 8009e00:	6823      	ldr	r3, [r4, #0]
 8009e02:	f023 0320 	bic.w	r3, r3, #32
 8009e06:	6023      	str	r3, [r4, #0]
 8009e08:	e7f6      	b.n	8009df8 <_printf_i+0x194>
 8009e0a:	4616      	mov	r6, r2
 8009e0c:	e7bd      	b.n	8009d8a <_printf_i+0x126>
 8009e0e:	6833      	ldr	r3, [r6, #0]
 8009e10:	6825      	ldr	r5, [r4, #0]
 8009e12:	6961      	ldr	r1, [r4, #20]
 8009e14:	1d18      	adds	r0, r3, #4
 8009e16:	6030      	str	r0, [r6, #0]
 8009e18:	062e      	lsls	r6, r5, #24
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	d501      	bpl.n	8009e22 <_printf_i+0x1be>
 8009e1e:	6019      	str	r1, [r3, #0]
 8009e20:	e002      	b.n	8009e28 <_printf_i+0x1c4>
 8009e22:	0668      	lsls	r0, r5, #25
 8009e24:	d5fb      	bpl.n	8009e1e <_printf_i+0x1ba>
 8009e26:	8019      	strh	r1, [r3, #0]
 8009e28:	2300      	movs	r3, #0
 8009e2a:	6123      	str	r3, [r4, #16]
 8009e2c:	4616      	mov	r6, r2
 8009e2e:	e7bc      	b.n	8009daa <_printf_i+0x146>
 8009e30:	6833      	ldr	r3, [r6, #0]
 8009e32:	1d1a      	adds	r2, r3, #4
 8009e34:	6032      	str	r2, [r6, #0]
 8009e36:	681e      	ldr	r6, [r3, #0]
 8009e38:	6862      	ldr	r2, [r4, #4]
 8009e3a:	2100      	movs	r1, #0
 8009e3c:	4630      	mov	r0, r6
 8009e3e:	f7f6 f9d7 	bl	80001f0 <memchr>
 8009e42:	b108      	cbz	r0, 8009e48 <_printf_i+0x1e4>
 8009e44:	1b80      	subs	r0, r0, r6
 8009e46:	6060      	str	r0, [r4, #4]
 8009e48:	6863      	ldr	r3, [r4, #4]
 8009e4a:	6123      	str	r3, [r4, #16]
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e52:	e7aa      	b.n	8009daa <_printf_i+0x146>
 8009e54:	6923      	ldr	r3, [r4, #16]
 8009e56:	4632      	mov	r2, r6
 8009e58:	4649      	mov	r1, r9
 8009e5a:	4640      	mov	r0, r8
 8009e5c:	47d0      	blx	sl
 8009e5e:	3001      	adds	r0, #1
 8009e60:	d0ad      	beq.n	8009dbe <_printf_i+0x15a>
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	079b      	lsls	r3, r3, #30
 8009e66:	d413      	bmi.n	8009e90 <_printf_i+0x22c>
 8009e68:	68e0      	ldr	r0, [r4, #12]
 8009e6a:	9b03      	ldr	r3, [sp, #12]
 8009e6c:	4298      	cmp	r0, r3
 8009e6e:	bfb8      	it	lt
 8009e70:	4618      	movlt	r0, r3
 8009e72:	e7a6      	b.n	8009dc2 <_printf_i+0x15e>
 8009e74:	2301      	movs	r3, #1
 8009e76:	4632      	mov	r2, r6
 8009e78:	4649      	mov	r1, r9
 8009e7a:	4640      	mov	r0, r8
 8009e7c:	47d0      	blx	sl
 8009e7e:	3001      	adds	r0, #1
 8009e80:	d09d      	beq.n	8009dbe <_printf_i+0x15a>
 8009e82:	3501      	adds	r5, #1
 8009e84:	68e3      	ldr	r3, [r4, #12]
 8009e86:	9903      	ldr	r1, [sp, #12]
 8009e88:	1a5b      	subs	r3, r3, r1
 8009e8a:	42ab      	cmp	r3, r5
 8009e8c:	dcf2      	bgt.n	8009e74 <_printf_i+0x210>
 8009e8e:	e7eb      	b.n	8009e68 <_printf_i+0x204>
 8009e90:	2500      	movs	r5, #0
 8009e92:	f104 0619 	add.w	r6, r4, #25
 8009e96:	e7f5      	b.n	8009e84 <_printf_i+0x220>
 8009e98:	0800e958 	.word	0x0800e958
 8009e9c:	0800e969 	.word	0x0800e969

08009ea0 <_scanf_float>:
 8009ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ea4:	b087      	sub	sp, #28
 8009ea6:	4691      	mov	r9, r2
 8009ea8:	9303      	str	r3, [sp, #12]
 8009eaa:	688b      	ldr	r3, [r1, #8]
 8009eac:	1e5a      	subs	r2, r3, #1
 8009eae:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009eb2:	bf81      	itttt	hi
 8009eb4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009eb8:	eb03 0b05 	addhi.w	fp, r3, r5
 8009ebc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009ec0:	608b      	strhi	r3, [r1, #8]
 8009ec2:	680b      	ldr	r3, [r1, #0]
 8009ec4:	460a      	mov	r2, r1
 8009ec6:	f04f 0500 	mov.w	r5, #0
 8009eca:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009ece:	f842 3b1c 	str.w	r3, [r2], #28
 8009ed2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009ed6:	4680      	mov	r8, r0
 8009ed8:	460c      	mov	r4, r1
 8009eda:	bf98      	it	ls
 8009edc:	f04f 0b00 	movls.w	fp, #0
 8009ee0:	9201      	str	r2, [sp, #4]
 8009ee2:	4616      	mov	r6, r2
 8009ee4:	46aa      	mov	sl, r5
 8009ee6:	462f      	mov	r7, r5
 8009ee8:	9502      	str	r5, [sp, #8]
 8009eea:	68a2      	ldr	r2, [r4, #8]
 8009eec:	b15a      	cbz	r2, 8009f06 <_scanf_float+0x66>
 8009eee:	f8d9 3000 	ldr.w	r3, [r9]
 8009ef2:	781b      	ldrb	r3, [r3, #0]
 8009ef4:	2b4e      	cmp	r3, #78	@ 0x4e
 8009ef6:	d863      	bhi.n	8009fc0 <_scanf_float+0x120>
 8009ef8:	2b40      	cmp	r3, #64	@ 0x40
 8009efa:	d83b      	bhi.n	8009f74 <_scanf_float+0xd4>
 8009efc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009f00:	b2c8      	uxtb	r0, r1
 8009f02:	280e      	cmp	r0, #14
 8009f04:	d939      	bls.n	8009f7a <_scanf_float+0xda>
 8009f06:	b11f      	cbz	r7, 8009f10 <_scanf_float+0x70>
 8009f08:	6823      	ldr	r3, [r4, #0]
 8009f0a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f0e:	6023      	str	r3, [r4, #0]
 8009f10:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f14:	f1ba 0f01 	cmp.w	sl, #1
 8009f18:	f200 8114 	bhi.w	800a144 <_scanf_float+0x2a4>
 8009f1c:	9b01      	ldr	r3, [sp, #4]
 8009f1e:	429e      	cmp	r6, r3
 8009f20:	f200 8105 	bhi.w	800a12e <_scanf_float+0x28e>
 8009f24:	2001      	movs	r0, #1
 8009f26:	b007      	add	sp, #28
 8009f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f2c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009f30:	2a0d      	cmp	r2, #13
 8009f32:	d8e8      	bhi.n	8009f06 <_scanf_float+0x66>
 8009f34:	a101      	add	r1, pc, #4	@ (adr r1, 8009f3c <_scanf_float+0x9c>)
 8009f36:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009f3a:	bf00      	nop
 8009f3c:	0800a085 	.word	0x0800a085
 8009f40:	08009f07 	.word	0x08009f07
 8009f44:	08009f07 	.word	0x08009f07
 8009f48:	08009f07 	.word	0x08009f07
 8009f4c:	0800a0e1 	.word	0x0800a0e1
 8009f50:	0800a0bb 	.word	0x0800a0bb
 8009f54:	08009f07 	.word	0x08009f07
 8009f58:	08009f07 	.word	0x08009f07
 8009f5c:	0800a093 	.word	0x0800a093
 8009f60:	08009f07 	.word	0x08009f07
 8009f64:	08009f07 	.word	0x08009f07
 8009f68:	08009f07 	.word	0x08009f07
 8009f6c:	08009f07 	.word	0x08009f07
 8009f70:	0800a04f 	.word	0x0800a04f
 8009f74:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009f78:	e7da      	b.n	8009f30 <_scanf_float+0x90>
 8009f7a:	290e      	cmp	r1, #14
 8009f7c:	d8c3      	bhi.n	8009f06 <_scanf_float+0x66>
 8009f7e:	a001      	add	r0, pc, #4	@ (adr r0, 8009f84 <_scanf_float+0xe4>)
 8009f80:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009f84:	0800a03f 	.word	0x0800a03f
 8009f88:	08009f07 	.word	0x08009f07
 8009f8c:	0800a03f 	.word	0x0800a03f
 8009f90:	0800a0cf 	.word	0x0800a0cf
 8009f94:	08009f07 	.word	0x08009f07
 8009f98:	08009fe1 	.word	0x08009fe1
 8009f9c:	0800a025 	.word	0x0800a025
 8009fa0:	0800a025 	.word	0x0800a025
 8009fa4:	0800a025 	.word	0x0800a025
 8009fa8:	0800a025 	.word	0x0800a025
 8009fac:	0800a025 	.word	0x0800a025
 8009fb0:	0800a025 	.word	0x0800a025
 8009fb4:	0800a025 	.word	0x0800a025
 8009fb8:	0800a025 	.word	0x0800a025
 8009fbc:	0800a025 	.word	0x0800a025
 8009fc0:	2b6e      	cmp	r3, #110	@ 0x6e
 8009fc2:	d809      	bhi.n	8009fd8 <_scanf_float+0x138>
 8009fc4:	2b60      	cmp	r3, #96	@ 0x60
 8009fc6:	d8b1      	bhi.n	8009f2c <_scanf_float+0x8c>
 8009fc8:	2b54      	cmp	r3, #84	@ 0x54
 8009fca:	d07b      	beq.n	800a0c4 <_scanf_float+0x224>
 8009fcc:	2b59      	cmp	r3, #89	@ 0x59
 8009fce:	d19a      	bne.n	8009f06 <_scanf_float+0x66>
 8009fd0:	2d07      	cmp	r5, #7
 8009fd2:	d198      	bne.n	8009f06 <_scanf_float+0x66>
 8009fd4:	2508      	movs	r5, #8
 8009fd6:	e02f      	b.n	800a038 <_scanf_float+0x198>
 8009fd8:	2b74      	cmp	r3, #116	@ 0x74
 8009fda:	d073      	beq.n	800a0c4 <_scanf_float+0x224>
 8009fdc:	2b79      	cmp	r3, #121	@ 0x79
 8009fde:	e7f6      	b.n	8009fce <_scanf_float+0x12e>
 8009fe0:	6821      	ldr	r1, [r4, #0]
 8009fe2:	05c8      	lsls	r0, r1, #23
 8009fe4:	d51e      	bpl.n	800a024 <_scanf_float+0x184>
 8009fe6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009fea:	6021      	str	r1, [r4, #0]
 8009fec:	3701      	adds	r7, #1
 8009fee:	f1bb 0f00 	cmp.w	fp, #0
 8009ff2:	d003      	beq.n	8009ffc <_scanf_float+0x15c>
 8009ff4:	3201      	adds	r2, #1
 8009ff6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009ffa:	60a2      	str	r2, [r4, #8]
 8009ffc:	68a3      	ldr	r3, [r4, #8]
 8009ffe:	3b01      	subs	r3, #1
 800a000:	60a3      	str	r3, [r4, #8]
 800a002:	6923      	ldr	r3, [r4, #16]
 800a004:	3301      	adds	r3, #1
 800a006:	6123      	str	r3, [r4, #16]
 800a008:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a00c:	3b01      	subs	r3, #1
 800a00e:	2b00      	cmp	r3, #0
 800a010:	f8c9 3004 	str.w	r3, [r9, #4]
 800a014:	f340 8082 	ble.w	800a11c <_scanf_float+0x27c>
 800a018:	f8d9 3000 	ldr.w	r3, [r9]
 800a01c:	3301      	adds	r3, #1
 800a01e:	f8c9 3000 	str.w	r3, [r9]
 800a022:	e762      	b.n	8009eea <_scanf_float+0x4a>
 800a024:	eb1a 0105 	adds.w	r1, sl, r5
 800a028:	f47f af6d 	bne.w	8009f06 <_scanf_float+0x66>
 800a02c:	6822      	ldr	r2, [r4, #0]
 800a02e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a032:	6022      	str	r2, [r4, #0]
 800a034:	460d      	mov	r5, r1
 800a036:	468a      	mov	sl, r1
 800a038:	f806 3b01 	strb.w	r3, [r6], #1
 800a03c:	e7de      	b.n	8009ffc <_scanf_float+0x15c>
 800a03e:	6822      	ldr	r2, [r4, #0]
 800a040:	0610      	lsls	r0, r2, #24
 800a042:	f57f af60 	bpl.w	8009f06 <_scanf_float+0x66>
 800a046:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a04a:	6022      	str	r2, [r4, #0]
 800a04c:	e7f4      	b.n	800a038 <_scanf_float+0x198>
 800a04e:	f1ba 0f00 	cmp.w	sl, #0
 800a052:	d10c      	bne.n	800a06e <_scanf_float+0x1ce>
 800a054:	b977      	cbnz	r7, 800a074 <_scanf_float+0x1d4>
 800a056:	6822      	ldr	r2, [r4, #0]
 800a058:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a05c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a060:	d108      	bne.n	800a074 <_scanf_float+0x1d4>
 800a062:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a066:	6022      	str	r2, [r4, #0]
 800a068:	f04f 0a01 	mov.w	sl, #1
 800a06c:	e7e4      	b.n	800a038 <_scanf_float+0x198>
 800a06e:	f1ba 0f02 	cmp.w	sl, #2
 800a072:	d050      	beq.n	800a116 <_scanf_float+0x276>
 800a074:	2d01      	cmp	r5, #1
 800a076:	d002      	beq.n	800a07e <_scanf_float+0x1de>
 800a078:	2d04      	cmp	r5, #4
 800a07a:	f47f af44 	bne.w	8009f06 <_scanf_float+0x66>
 800a07e:	3501      	adds	r5, #1
 800a080:	b2ed      	uxtb	r5, r5
 800a082:	e7d9      	b.n	800a038 <_scanf_float+0x198>
 800a084:	f1ba 0f01 	cmp.w	sl, #1
 800a088:	f47f af3d 	bne.w	8009f06 <_scanf_float+0x66>
 800a08c:	f04f 0a02 	mov.w	sl, #2
 800a090:	e7d2      	b.n	800a038 <_scanf_float+0x198>
 800a092:	b975      	cbnz	r5, 800a0b2 <_scanf_float+0x212>
 800a094:	2f00      	cmp	r7, #0
 800a096:	f47f af37 	bne.w	8009f08 <_scanf_float+0x68>
 800a09a:	6822      	ldr	r2, [r4, #0]
 800a09c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a0a0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a0a4:	f040 8103 	bne.w	800a2ae <_scanf_float+0x40e>
 800a0a8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a0ac:	6022      	str	r2, [r4, #0]
 800a0ae:	2501      	movs	r5, #1
 800a0b0:	e7c2      	b.n	800a038 <_scanf_float+0x198>
 800a0b2:	2d03      	cmp	r5, #3
 800a0b4:	d0e3      	beq.n	800a07e <_scanf_float+0x1de>
 800a0b6:	2d05      	cmp	r5, #5
 800a0b8:	e7df      	b.n	800a07a <_scanf_float+0x1da>
 800a0ba:	2d02      	cmp	r5, #2
 800a0bc:	f47f af23 	bne.w	8009f06 <_scanf_float+0x66>
 800a0c0:	2503      	movs	r5, #3
 800a0c2:	e7b9      	b.n	800a038 <_scanf_float+0x198>
 800a0c4:	2d06      	cmp	r5, #6
 800a0c6:	f47f af1e 	bne.w	8009f06 <_scanf_float+0x66>
 800a0ca:	2507      	movs	r5, #7
 800a0cc:	e7b4      	b.n	800a038 <_scanf_float+0x198>
 800a0ce:	6822      	ldr	r2, [r4, #0]
 800a0d0:	0591      	lsls	r1, r2, #22
 800a0d2:	f57f af18 	bpl.w	8009f06 <_scanf_float+0x66>
 800a0d6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a0da:	6022      	str	r2, [r4, #0]
 800a0dc:	9702      	str	r7, [sp, #8]
 800a0de:	e7ab      	b.n	800a038 <_scanf_float+0x198>
 800a0e0:	6822      	ldr	r2, [r4, #0]
 800a0e2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a0e6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a0ea:	d005      	beq.n	800a0f8 <_scanf_float+0x258>
 800a0ec:	0550      	lsls	r0, r2, #21
 800a0ee:	f57f af0a 	bpl.w	8009f06 <_scanf_float+0x66>
 800a0f2:	2f00      	cmp	r7, #0
 800a0f4:	f000 80db 	beq.w	800a2ae <_scanf_float+0x40e>
 800a0f8:	0591      	lsls	r1, r2, #22
 800a0fa:	bf58      	it	pl
 800a0fc:	9902      	ldrpl	r1, [sp, #8]
 800a0fe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a102:	bf58      	it	pl
 800a104:	1a79      	subpl	r1, r7, r1
 800a106:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a10a:	bf58      	it	pl
 800a10c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a110:	6022      	str	r2, [r4, #0]
 800a112:	2700      	movs	r7, #0
 800a114:	e790      	b.n	800a038 <_scanf_float+0x198>
 800a116:	f04f 0a03 	mov.w	sl, #3
 800a11a:	e78d      	b.n	800a038 <_scanf_float+0x198>
 800a11c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a120:	4649      	mov	r1, r9
 800a122:	4640      	mov	r0, r8
 800a124:	4798      	blx	r3
 800a126:	2800      	cmp	r0, #0
 800a128:	f43f aedf 	beq.w	8009eea <_scanf_float+0x4a>
 800a12c:	e6eb      	b.n	8009f06 <_scanf_float+0x66>
 800a12e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a132:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a136:	464a      	mov	r2, r9
 800a138:	4640      	mov	r0, r8
 800a13a:	4798      	blx	r3
 800a13c:	6923      	ldr	r3, [r4, #16]
 800a13e:	3b01      	subs	r3, #1
 800a140:	6123      	str	r3, [r4, #16]
 800a142:	e6eb      	b.n	8009f1c <_scanf_float+0x7c>
 800a144:	1e6b      	subs	r3, r5, #1
 800a146:	2b06      	cmp	r3, #6
 800a148:	d824      	bhi.n	800a194 <_scanf_float+0x2f4>
 800a14a:	2d02      	cmp	r5, #2
 800a14c:	d836      	bhi.n	800a1bc <_scanf_float+0x31c>
 800a14e:	9b01      	ldr	r3, [sp, #4]
 800a150:	429e      	cmp	r6, r3
 800a152:	f67f aee7 	bls.w	8009f24 <_scanf_float+0x84>
 800a156:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a15a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a15e:	464a      	mov	r2, r9
 800a160:	4640      	mov	r0, r8
 800a162:	4798      	blx	r3
 800a164:	6923      	ldr	r3, [r4, #16]
 800a166:	3b01      	subs	r3, #1
 800a168:	6123      	str	r3, [r4, #16]
 800a16a:	e7f0      	b.n	800a14e <_scanf_float+0x2ae>
 800a16c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a170:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a174:	464a      	mov	r2, r9
 800a176:	4640      	mov	r0, r8
 800a178:	4798      	blx	r3
 800a17a:	6923      	ldr	r3, [r4, #16]
 800a17c:	3b01      	subs	r3, #1
 800a17e:	6123      	str	r3, [r4, #16]
 800a180:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a184:	fa5f fa8a 	uxtb.w	sl, sl
 800a188:	f1ba 0f02 	cmp.w	sl, #2
 800a18c:	d1ee      	bne.n	800a16c <_scanf_float+0x2cc>
 800a18e:	3d03      	subs	r5, #3
 800a190:	b2ed      	uxtb	r5, r5
 800a192:	1b76      	subs	r6, r6, r5
 800a194:	6823      	ldr	r3, [r4, #0]
 800a196:	05da      	lsls	r2, r3, #23
 800a198:	d530      	bpl.n	800a1fc <_scanf_float+0x35c>
 800a19a:	055b      	lsls	r3, r3, #21
 800a19c:	d511      	bpl.n	800a1c2 <_scanf_float+0x322>
 800a19e:	9b01      	ldr	r3, [sp, #4]
 800a1a0:	429e      	cmp	r6, r3
 800a1a2:	f67f aebf 	bls.w	8009f24 <_scanf_float+0x84>
 800a1a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a1aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a1ae:	464a      	mov	r2, r9
 800a1b0:	4640      	mov	r0, r8
 800a1b2:	4798      	blx	r3
 800a1b4:	6923      	ldr	r3, [r4, #16]
 800a1b6:	3b01      	subs	r3, #1
 800a1b8:	6123      	str	r3, [r4, #16]
 800a1ba:	e7f0      	b.n	800a19e <_scanf_float+0x2fe>
 800a1bc:	46aa      	mov	sl, r5
 800a1be:	46b3      	mov	fp, r6
 800a1c0:	e7de      	b.n	800a180 <_scanf_float+0x2e0>
 800a1c2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a1c6:	6923      	ldr	r3, [r4, #16]
 800a1c8:	2965      	cmp	r1, #101	@ 0x65
 800a1ca:	f103 33ff 	add.w	r3, r3, #4294967295
 800a1ce:	f106 35ff 	add.w	r5, r6, #4294967295
 800a1d2:	6123      	str	r3, [r4, #16]
 800a1d4:	d00c      	beq.n	800a1f0 <_scanf_float+0x350>
 800a1d6:	2945      	cmp	r1, #69	@ 0x45
 800a1d8:	d00a      	beq.n	800a1f0 <_scanf_float+0x350>
 800a1da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a1de:	464a      	mov	r2, r9
 800a1e0:	4640      	mov	r0, r8
 800a1e2:	4798      	blx	r3
 800a1e4:	6923      	ldr	r3, [r4, #16]
 800a1e6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a1ea:	3b01      	subs	r3, #1
 800a1ec:	1eb5      	subs	r5, r6, #2
 800a1ee:	6123      	str	r3, [r4, #16]
 800a1f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a1f4:	464a      	mov	r2, r9
 800a1f6:	4640      	mov	r0, r8
 800a1f8:	4798      	blx	r3
 800a1fa:	462e      	mov	r6, r5
 800a1fc:	6822      	ldr	r2, [r4, #0]
 800a1fe:	f012 0210 	ands.w	r2, r2, #16
 800a202:	d001      	beq.n	800a208 <_scanf_float+0x368>
 800a204:	2000      	movs	r0, #0
 800a206:	e68e      	b.n	8009f26 <_scanf_float+0x86>
 800a208:	7032      	strb	r2, [r6, #0]
 800a20a:	6823      	ldr	r3, [r4, #0]
 800a20c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a210:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a214:	d125      	bne.n	800a262 <_scanf_float+0x3c2>
 800a216:	9b02      	ldr	r3, [sp, #8]
 800a218:	429f      	cmp	r7, r3
 800a21a:	d00a      	beq.n	800a232 <_scanf_float+0x392>
 800a21c:	1bda      	subs	r2, r3, r7
 800a21e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a222:	429e      	cmp	r6, r3
 800a224:	bf28      	it	cs
 800a226:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a22a:	4922      	ldr	r1, [pc, #136]	@ (800a2b4 <_scanf_float+0x414>)
 800a22c:	4630      	mov	r0, r6
 800a22e:	f000 f907 	bl	800a440 <siprintf>
 800a232:	9901      	ldr	r1, [sp, #4]
 800a234:	2200      	movs	r2, #0
 800a236:	4640      	mov	r0, r8
 800a238:	f002 fce6 	bl	800cc08 <_strtod_r>
 800a23c:	9b03      	ldr	r3, [sp, #12]
 800a23e:	6821      	ldr	r1, [r4, #0]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f011 0f02 	tst.w	r1, #2
 800a246:	ec57 6b10 	vmov	r6, r7, d0
 800a24a:	f103 0204 	add.w	r2, r3, #4
 800a24e:	d015      	beq.n	800a27c <_scanf_float+0x3dc>
 800a250:	9903      	ldr	r1, [sp, #12]
 800a252:	600a      	str	r2, [r1, #0]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	e9c3 6700 	strd	r6, r7, [r3]
 800a25a:	68e3      	ldr	r3, [r4, #12]
 800a25c:	3301      	adds	r3, #1
 800a25e:	60e3      	str	r3, [r4, #12]
 800a260:	e7d0      	b.n	800a204 <_scanf_float+0x364>
 800a262:	9b04      	ldr	r3, [sp, #16]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d0e4      	beq.n	800a232 <_scanf_float+0x392>
 800a268:	9905      	ldr	r1, [sp, #20]
 800a26a:	230a      	movs	r3, #10
 800a26c:	3101      	adds	r1, #1
 800a26e:	4640      	mov	r0, r8
 800a270:	f002 fd4a 	bl	800cd08 <_strtol_r>
 800a274:	9b04      	ldr	r3, [sp, #16]
 800a276:	9e05      	ldr	r6, [sp, #20]
 800a278:	1ac2      	subs	r2, r0, r3
 800a27a:	e7d0      	b.n	800a21e <_scanf_float+0x37e>
 800a27c:	f011 0f04 	tst.w	r1, #4
 800a280:	9903      	ldr	r1, [sp, #12]
 800a282:	600a      	str	r2, [r1, #0]
 800a284:	d1e6      	bne.n	800a254 <_scanf_float+0x3b4>
 800a286:	681d      	ldr	r5, [r3, #0]
 800a288:	4632      	mov	r2, r6
 800a28a:	463b      	mov	r3, r7
 800a28c:	4630      	mov	r0, r6
 800a28e:	4639      	mov	r1, r7
 800a290:	f7f6 fc5c 	bl	8000b4c <__aeabi_dcmpun>
 800a294:	b128      	cbz	r0, 800a2a2 <_scanf_float+0x402>
 800a296:	4808      	ldr	r0, [pc, #32]	@ (800a2b8 <_scanf_float+0x418>)
 800a298:	f000 fa8c 	bl	800a7b4 <nanf>
 800a29c:	ed85 0a00 	vstr	s0, [r5]
 800a2a0:	e7db      	b.n	800a25a <_scanf_float+0x3ba>
 800a2a2:	4630      	mov	r0, r6
 800a2a4:	4639      	mov	r1, r7
 800a2a6:	f7f6 fcaf 	bl	8000c08 <__aeabi_d2f>
 800a2aa:	6028      	str	r0, [r5, #0]
 800a2ac:	e7d5      	b.n	800a25a <_scanf_float+0x3ba>
 800a2ae:	2700      	movs	r7, #0
 800a2b0:	e62e      	b.n	8009f10 <_scanf_float+0x70>
 800a2b2:	bf00      	nop
 800a2b4:	0800e97a 	.word	0x0800e97a
 800a2b8:	0800ea2b 	.word	0x0800ea2b

0800a2bc <std>:
 800a2bc:	2300      	movs	r3, #0
 800a2be:	b510      	push	{r4, lr}
 800a2c0:	4604      	mov	r4, r0
 800a2c2:	e9c0 3300 	strd	r3, r3, [r0]
 800a2c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a2ca:	6083      	str	r3, [r0, #8]
 800a2cc:	8181      	strh	r1, [r0, #12]
 800a2ce:	6643      	str	r3, [r0, #100]	@ 0x64
 800a2d0:	81c2      	strh	r2, [r0, #14]
 800a2d2:	6183      	str	r3, [r0, #24]
 800a2d4:	4619      	mov	r1, r3
 800a2d6:	2208      	movs	r2, #8
 800a2d8:	305c      	adds	r0, #92	@ 0x5c
 800a2da:	f000 f981 	bl	800a5e0 <memset>
 800a2de:	4b0d      	ldr	r3, [pc, #52]	@ (800a314 <std+0x58>)
 800a2e0:	6263      	str	r3, [r4, #36]	@ 0x24
 800a2e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a318 <std+0x5c>)
 800a2e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a2e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a31c <std+0x60>)
 800a2e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a2ea:	4b0d      	ldr	r3, [pc, #52]	@ (800a320 <std+0x64>)
 800a2ec:	6323      	str	r3, [r4, #48]	@ 0x30
 800a2ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a324 <std+0x68>)
 800a2f0:	6224      	str	r4, [r4, #32]
 800a2f2:	429c      	cmp	r4, r3
 800a2f4:	d006      	beq.n	800a304 <std+0x48>
 800a2f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a2fa:	4294      	cmp	r4, r2
 800a2fc:	d002      	beq.n	800a304 <std+0x48>
 800a2fe:	33d0      	adds	r3, #208	@ 0xd0
 800a300:	429c      	cmp	r4, r3
 800a302:	d105      	bne.n	800a310 <std+0x54>
 800a304:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a30c:	f000 ba40 	b.w	800a790 <__retarget_lock_init_recursive>
 800a310:	bd10      	pop	{r4, pc}
 800a312:	bf00      	nop
 800a314:	0800a4dd 	.word	0x0800a4dd
 800a318:	0800a503 	.word	0x0800a503
 800a31c:	0800a53b 	.word	0x0800a53b
 800a320:	0800a55f 	.word	0x0800a55f
 800a324:	20001fc4 	.word	0x20001fc4

0800a328 <stdio_exit_handler>:
 800a328:	4a02      	ldr	r2, [pc, #8]	@ (800a334 <stdio_exit_handler+0xc>)
 800a32a:	4903      	ldr	r1, [pc, #12]	@ (800a338 <stdio_exit_handler+0x10>)
 800a32c:	4803      	ldr	r0, [pc, #12]	@ (800a33c <stdio_exit_handler+0x14>)
 800a32e:	f000 b869 	b.w	800a404 <_fwalk_sglue>
 800a332:	bf00      	nop
 800a334:	2000002c 	.word	0x2000002c
 800a338:	0800d701 	.word	0x0800d701
 800a33c:	2000003c 	.word	0x2000003c

0800a340 <cleanup_stdio>:
 800a340:	6841      	ldr	r1, [r0, #4]
 800a342:	4b0c      	ldr	r3, [pc, #48]	@ (800a374 <cleanup_stdio+0x34>)
 800a344:	4299      	cmp	r1, r3
 800a346:	b510      	push	{r4, lr}
 800a348:	4604      	mov	r4, r0
 800a34a:	d001      	beq.n	800a350 <cleanup_stdio+0x10>
 800a34c:	f003 f9d8 	bl	800d700 <_fflush_r>
 800a350:	68a1      	ldr	r1, [r4, #8]
 800a352:	4b09      	ldr	r3, [pc, #36]	@ (800a378 <cleanup_stdio+0x38>)
 800a354:	4299      	cmp	r1, r3
 800a356:	d002      	beq.n	800a35e <cleanup_stdio+0x1e>
 800a358:	4620      	mov	r0, r4
 800a35a:	f003 f9d1 	bl	800d700 <_fflush_r>
 800a35e:	68e1      	ldr	r1, [r4, #12]
 800a360:	4b06      	ldr	r3, [pc, #24]	@ (800a37c <cleanup_stdio+0x3c>)
 800a362:	4299      	cmp	r1, r3
 800a364:	d004      	beq.n	800a370 <cleanup_stdio+0x30>
 800a366:	4620      	mov	r0, r4
 800a368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a36c:	f003 b9c8 	b.w	800d700 <_fflush_r>
 800a370:	bd10      	pop	{r4, pc}
 800a372:	bf00      	nop
 800a374:	20001fc4 	.word	0x20001fc4
 800a378:	2000202c 	.word	0x2000202c
 800a37c:	20002094 	.word	0x20002094

0800a380 <global_stdio_init.part.0>:
 800a380:	b510      	push	{r4, lr}
 800a382:	4b0b      	ldr	r3, [pc, #44]	@ (800a3b0 <global_stdio_init.part.0+0x30>)
 800a384:	4c0b      	ldr	r4, [pc, #44]	@ (800a3b4 <global_stdio_init.part.0+0x34>)
 800a386:	4a0c      	ldr	r2, [pc, #48]	@ (800a3b8 <global_stdio_init.part.0+0x38>)
 800a388:	601a      	str	r2, [r3, #0]
 800a38a:	4620      	mov	r0, r4
 800a38c:	2200      	movs	r2, #0
 800a38e:	2104      	movs	r1, #4
 800a390:	f7ff ff94 	bl	800a2bc <std>
 800a394:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a398:	2201      	movs	r2, #1
 800a39a:	2109      	movs	r1, #9
 800a39c:	f7ff ff8e 	bl	800a2bc <std>
 800a3a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a3a4:	2202      	movs	r2, #2
 800a3a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3aa:	2112      	movs	r1, #18
 800a3ac:	f7ff bf86 	b.w	800a2bc <std>
 800a3b0:	200020fc 	.word	0x200020fc
 800a3b4:	20001fc4 	.word	0x20001fc4
 800a3b8:	0800a329 	.word	0x0800a329

0800a3bc <__sfp_lock_acquire>:
 800a3bc:	4801      	ldr	r0, [pc, #4]	@ (800a3c4 <__sfp_lock_acquire+0x8>)
 800a3be:	f000 b9e8 	b.w	800a792 <__retarget_lock_acquire_recursive>
 800a3c2:	bf00      	nop
 800a3c4:	20002105 	.word	0x20002105

0800a3c8 <__sfp_lock_release>:
 800a3c8:	4801      	ldr	r0, [pc, #4]	@ (800a3d0 <__sfp_lock_release+0x8>)
 800a3ca:	f000 b9e3 	b.w	800a794 <__retarget_lock_release_recursive>
 800a3ce:	bf00      	nop
 800a3d0:	20002105 	.word	0x20002105

0800a3d4 <__sinit>:
 800a3d4:	b510      	push	{r4, lr}
 800a3d6:	4604      	mov	r4, r0
 800a3d8:	f7ff fff0 	bl	800a3bc <__sfp_lock_acquire>
 800a3dc:	6a23      	ldr	r3, [r4, #32]
 800a3de:	b11b      	cbz	r3, 800a3e8 <__sinit+0x14>
 800a3e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3e4:	f7ff bff0 	b.w	800a3c8 <__sfp_lock_release>
 800a3e8:	4b04      	ldr	r3, [pc, #16]	@ (800a3fc <__sinit+0x28>)
 800a3ea:	6223      	str	r3, [r4, #32]
 800a3ec:	4b04      	ldr	r3, [pc, #16]	@ (800a400 <__sinit+0x2c>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d1f5      	bne.n	800a3e0 <__sinit+0xc>
 800a3f4:	f7ff ffc4 	bl	800a380 <global_stdio_init.part.0>
 800a3f8:	e7f2      	b.n	800a3e0 <__sinit+0xc>
 800a3fa:	bf00      	nop
 800a3fc:	0800a341 	.word	0x0800a341
 800a400:	200020fc 	.word	0x200020fc

0800a404 <_fwalk_sglue>:
 800a404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a408:	4607      	mov	r7, r0
 800a40a:	4688      	mov	r8, r1
 800a40c:	4614      	mov	r4, r2
 800a40e:	2600      	movs	r6, #0
 800a410:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a414:	f1b9 0901 	subs.w	r9, r9, #1
 800a418:	d505      	bpl.n	800a426 <_fwalk_sglue+0x22>
 800a41a:	6824      	ldr	r4, [r4, #0]
 800a41c:	2c00      	cmp	r4, #0
 800a41e:	d1f7      	bne.n	800a410 <_fwalk_sglue+0xc>
 800a420:	4630      	mov	r0, r6
 800a422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a426:	89ab      	ldrh	r3, [r5, #12]
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d907      	bls.n	800a43c <_fwalk_sglue+0x38>
 800a42c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a430:	3301      	adds	r3, #1
 800a432:	d003      	beq.n	800a43c <_fwalk_sglue+0x38>
 800a434:	4629      	mov	r1, r5
 800a436:	4638      	mov	r0, r7
 800a438:	47c0      	blx	r8
 800a43a:	4306      	orrs	r6, r0
 800a43c:	3568      	adds	r5, #104	@ 0x68
 800a43e:	e7e9      	b.n	800a414 <_fwalk_sglue+0x10>

0800a440 <siprintf>:
 800a440:	b40e      	push	{r1, r2, r3}
 800a442:	b510      	push	{r4, lr}
 800a444:	b09d      	sub	sp, #116	@ 0x74
 800a446:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a448:	9002      	str	r0, [sp, #8]
 800a44a:	9006      	str	r0, [sp, #24]
 800a44c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a450:	480a      	ldr	r0, [pc, #40]	@ (800a47c <siprintf+0x3c>)
 800a452:	9107      	str	r1, [sp, #28]
 800a454:	9104      	str	r1, [sp, #16]
 800a456:	490a      	ldr	r1, [pc, #40]	@ (800a480 <siprintf+0x40>)
 800a458:	f853 2b04 	ldr.w	r2, [r3], #4
 800a45c:	9105      	str	r1, [sp, #20]
 800a45e:	2400      	movs	r4, #0
 800a460:	a902      	add	r1, sp, #8
 800a462:	6800      	ldr	r0, [r0, #0]
 800a464:	9301      	str	r3, [sp, #4]
 800a466:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a468:	f002 fcac 	bl	800cdc4 <_svfiprintf_r>
 800a46c:	9b02      	ldr	r3, [sp, #8]
 800a46e:	701c      	strb	r4, [r3, #0]
 800a470:	b01d      	add	sp, #116	@ 0x74
 800a472:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a476:	b003      	add	sp, #12
 800a478:	4770      	bx	lr
 800a47a:	bf00      	nop
 800a47c:	20000038 	.word	0x20000038
 800a480:	ffff0208 	.word	0xffff0208

0800a484 <siscanf>:
 800a484:	b40e      	push	{r1, r2, r3}
 800a486:	b570      	push	{r4, r5, r6, lr}
 800a488:	b09d      	sub	sp, #116	@ 0x74
 800a48a:	ac21      	add	r4, sp, #132	@ 0x84
 800a48c:	2500      	movs	r5, #0
 800a48e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800a492:	f854 6b04 	ldr.w	r6, [r4], #4
 800a496:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a49a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800a49c:	9002      	str	r0, [sp, #8]
 800a49e:	9006      	str	r0, [sp, #24]
 800a4a0:	f7f5 fef6 	bl	8000290 <strlen>
 800a4a4:	4b0b      	ldr	r3, [pc, #44]	@ (800a4d4 <siscanf+0x50>)
 800a4a6:	9003      	str	r0, [sp, #12]
 800a4a8:	9007      	str	r0, [sp, #28]
 800a4aa:	480b      	ldr	r0, [pc, #44]	@ (800a4d8 <siscanf+0x54>)
 800a4ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a4ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a4b2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a4b6:	4632      	mov	r2, r6
 800a4b8:	4623      	mov	r3, r4
 800a4ba:	a902      	add	r1, sp, #8
 800a4bc:	6800      	ldr	r0, [r0, #0]
 800a4be:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a4c0:	9514      	str	r5, [sp, #80]	@ 0x50
 800a4c2:	9401      	str	r4, [sp, #4]
 800a4c4:	f002 fdd4 	bl	800d070 <__ssvfiscanf_r>
 800a4c8:	b01d      	add	sp, #116	@ 0x74
 800a4ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a4ce:	b003      	add	sp, #12
 800a4d0:	4770      	bx	lr
 800a4d2:	bf00      	nop
 800a4d4:	0800a4ff 	.word	0x0800a4ff
 800a4d8:	20000038 	.word	0x20000038

0800a4dc <__sread>:
 800a4dc:	b510      	push	{r4, lr}
 800a4de:	460c      	mov	r4, r1
 800a4e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4e4:	f000 f906 	bl	800a6f4 <_read_r>
 800a4e8:	2800      	cmp	r0, #0
 800a4ea:	bfab      	itete	ge
 800a4ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a4ee:	89a3      	ldrhlt	r3, [r4, #12]
 800a4f0:	181b      	addge	r3, r3, r0
 800a4f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a4f6:	bfac      	ite	ge
 800a4f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a4fa:	81a3      	strhlt	r3, [r4, #12]
 800a4fc:	bd10      	pop	{r4, pc}

0800a4fe <__seofread>:
 800a4fe:	2000      	movs	r0, #0
 800a500:	4770      	bx	lr

0800a502 <__swrite>:
 800a502:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a506:	461f      	mov	r7, r3
 800a508:	898b      	ldrh	r3, [r1, #12]
 800a50a:	05db      	lsls	r3, r3, #23
 800a50c:	4605      	mov	r5, r0
 800a50e:	460c      	mov	r4, r1
 800a510:	4616      	mov	r6, r2
 800a512:	d505      	bpl.n	800a520 <__swrite+0x1e>
 800a514:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a518:	2302      	movs	r3, #2
 800a51a:	2200      	movs	r2, #0
 800a51c:	f000 f8d8 	bl	800a6d0 <_lseek_r>
 800a520:	89a3      	ldrh	r3, [r4, #12]
 800a522:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a526:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a52a:	81a3      	strh	r3, [r4, #12]
 800a52c:	4632      	mov	r2, r6
 800a52e:	463b      	mov	r3, r7
 800a530:	4628      	mov	r0, r5
 800a532:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a536:	f000 b8ef 	b.w	800a718 <_write_r>

0800a53a <__sseek>:
 800a53a:	b510      	push	{r4, lr}
 800a53c:	460c      	mov	r4, r1
 800a53e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a542:	f000 f8c5 	bl	800a6d0 <_lseek_r>
 800a546:	1c43      	adds	r3, r0, #1
 800a548:	89a3      	ldrh	r3, [r4, #12]
 800a54a:	bf15      	itete	ne
 800a54c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a54e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a552:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a556:	81a3      	strheq	r3, [r4, #12]
 800a558:	bf18      	it	ne
 800a55a:	81a3      	strhne	r3, [r4, #12]
 800a55c:	bd10      	pop	{r4, pc}

0800a55e <__sclose>:
 800a55e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a562:	f000 b8a5 	b.w	800a6b0 <_close_r>

0800a566 <_vsniprintf_r>:
 800a566:	b530      	push	{r4, r5, lr}
 800a568:	4614      	mov	r4, r2
 800a56a:	2c00      	cmp	r4, #0
 800a56c:	b09b      	sub	sp, #108	@ 0x6c
 800a56e:	4605      	mov	r5, r0
 800a570:	461a      	mov	r2, r3
 800a572:	da05      	bge.n	800a580 <_vsniprintf_r+0x1a>
 800a574:	238b      	movs	r3, #139	@ 0x8b
 800a576:	6003      	str	r3, [r0, #0]
 800a578:	f04f 30ff 	mov.w	r0, #4294967295
 800a57c:	b01b      	add	sp, #108	@ 0x6c
 800a57e:	bd30      	pop	{r4, r5, pc}
 800a580:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a584:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a588:	f04f 0300 	mov.w	r3, #0
 800a58c:	9319      	str	r3, [sp, #100]	@ 0x64
 800a58e:	bf14      	ite	ne
 800a590:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a594:	4623      	moveq	r3, r4
 800a596:	9302      	str	r3, [sp, #8]
 800a598:	9305      	str	r3, [sp, #20]
 800a59a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a59e:	9100      	str	r1, [sp, #0]
 800a5a0:	9104      	str	r1, [sp, #16]
 800a5a2:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a5a6:	4669      	mov	r1, sp
 800a5a8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a5aa:	f002 fc0b 	bl	800cdc4 <_svfiprintf_r>
 800a5ae:	1c43      	adds	r3, r0, #1
 800a5b0:	bfbc      	itt	lt
 800a5b2:	238b      	movlt	r3, #139	@ 0x8b
 800a5b4:	602b      	strlt	r3, [r5, #0]
 800a5b6:	2c00      	cmp	r4, #0
 800a5b8:	d0e0      	beq.n	800a57c <_vsniprintf_r+0x16>
 800a5ba:	9b00      	ldr	r3, [sp, #0]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	701a      	strb	r2, [r3, #0]
 800a5c0:	e7dc      	b.n	800a57c <_vsniprintf_r+0x16>
	...

0800a5c4 <vsniprintf>:
 800a5c4:	b507      	push	{r0, r1, r2, lr}
 800a5c6:	9300      	str	r3, [sp, #0]
 800a5c8:	4613      	mov	r3, r2
 800a5ca:	460a      	mov	r2, r1
 800a5cc:	4601      	mov	r1, r0
 800a5ce:	4803      	ldr	r0, [pc, #12]	@ (800a5dc <vsniprintf+0x18>)
 800a5d0:	6800      	ldr	r0, [r0, #0]
 800a5d2:	f7ff ffc8 	bl	800a566 <_vsniprintf_r>
 800a5d6:	b003      	add	sp, #12
 800a5d8:	f85d fb04 	ldr.w	pc, [sp], #4
 800a5dc:	20000038 	.word	0x20000038

0800a5e0 <memset>:
 800a5e0:	4402      	add	r2, r0
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	4293      	cmp	r3, r2
 800a5e6:	d100      	bne.n	800a5ea <memset+0xa>
 800a5e8:	4770      	bx	lr
 800a5ea:	f803 1b01 	strb.w	r1, [r3], #1
 800a5ee:	e7f9      	b.n	800a5e4 <memset+0x4>

0800a5f0 <strtok>:
 800a5f0:	4b16      	ldr	r3, [pc, #88]	@ (800a64c <strtok+0x5c>)
 800a5f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5f6:	681f      	ldr	r7, [r3, #0]
 800a5f8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800a5fa:	4605      	mov	r5, r0
 800a5fc:	460e      	mov	r6, r1
 800a5fe:	b9ec      	cbnz	r4, 800a63c <strtok+0x4c>
 800a600:	2050      	movs	r0, #80	@ 0x50
 800a602:	f000 ff9f 	bl	800b544 <malloc>
 800a606:	4602      	mov	r2, r0
 800a608:	6478      	str	r0, [r7, #68]	@ 0x44
 800a60a:	b920      	cbnz	r0, 800a616 <strtok+0x26>
 800a60c:	4b10      	ldr	r3, [pc, #64]	@ (800a650 <strtok+0x60>)
 800a60e:	4811      	ldr	r0, [pc, #68]	@ (800a654 <strtok+0x64>)
 800a610:	215b      	movs	r1, #91	@ 0x5b
 800a612:	f000 f8d5 	bl	800a7c0 <__assert_func>
 800a616:	e9c0 4400 	strd	r4, r4, [r0]
 800a61a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800a61e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800a622:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800a626:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800a62a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800a62e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800a632:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800a636:	6184      	str	r4, [r0, #24]
 800a638:	7704      	strb	r4, [r0, #28]
 800a63a:	6244      	str	r4, [r0, #36]	@ 0x24
 800a63c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a63e:	4631      	mov	r1, r6
 800a640:	4628      	mov	r0, r5
 800a642:	2301      	movs	r3, #1
 800a644:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a648:	f000 b806 	b.w	800a658 <__strtok_r>
 800a64c:	20000038 	.word	0x20000038
 800a650:	0800e97f 	.word	0x0800e97f
 800a654:	0800e996 	.word	0x0800e996

0800a658 <__strtok_r>:
 800a658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a65a:	4604      	mov	r4, r0
 800a65c:	b908      	cbnz	r0, 800a662 <__strtok_r+0xa>
 800a65e:	6814      	ldr	r4, [r2, #0]
 800a660:	b144      	cbz	r4, 800a674 <__strtok_r+0x1c>
 800a662:	4620      	mov	r0, r4
 800a664:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a668:	460f      	mov	r7, r1
 800a66a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a66e:	b91e      	cbnz	r6, 800a678 <__strtok_r+0x20>
 800a670:	b965      	cbnz	r5, 800a68c <__strtok_r+0x34>
 800a672:	6015      	str	r5, [r2, #0]
 800a674:	2000      	movs	r0, #0
 800a676:	e005      	b.n	800a684 <__strtok_r+0x2c>
 800a678:	42b5      	cmp	r5, r6
 800a67a:	d1f6      	bne.n	800a66a <__strtok_r+0x12>
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d1f0      	bne.n	800a662 <__strtok_r+0xa>
 800a680:	6014      	str	r4, [r2, #0]
 800a682:	7003      	strb	r3, [r0, #0]
 800a684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a686:	461c      	mov	r4, r3
 800a688:	e00c      	b.n	800a6a4 <__strtok_r+0x4c>
 800a68a:	b91d      	cbnz	r5, 800a694 <__strtok_r+0x3c>
 800a68c:	4627      	mov	r7, r4
 800a68e:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a692:	460e      	mov	r6, r1
 800a694:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a698:	42ab      	cmp	r3, r5
 800a69a:	d1f6      	bne.n	800a68a <__strtok_r+0x32>
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d0f2      	beq.n	800a686 <__strtok_r+0x2e>
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	703b      	strb	r3, [r7, #0]
 800a6a4:	6014      	str	r4, [r2, #0]
 800a6a6:	e7ed      	b.n	800a684 <__strtok_r+0x2c>

0800a6a8 <_localeconv_r>:
 800a6a8:	4800      	ldr	r0, [pc, #0]	@ (800a6ac <_localeconv_r+0x4>)
 800a6aa:	4770      	bx	lr
 800a6ac:	20000178 	.word	0x20000178

0800a6b0 <_close_r>:
 800a6b0:	b538      	push	{r3, r4, r5, lr}
 800a6b2:	4d06      	ldr	r5, [pc, #24]	@ (800a6cc <_close_r+0x1c>)
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	4604      	mov	r4, r0
 800a6b8:	4608      	mov	r0, r1
 800a6ba:	602b      	str	r3, [r5, #0]
 800a6bc:	f7f9 fd56 	bl	800416c <_close>
 800a6c0:	1c43      	adds	r3, r0, #1
 800a6c2:	d102      	bne.n	800a6ca <_close_r+0x1a>
 800a6c4:	682b      	ldr	r3, [r5, #0]
 800a6c6:	b103      	cbz	r3, 800a6ca <_close_r+0x1a>
 800a6c8:	6023      	str	r3, [r4, #0]
 800a6ca:	bd38      	pop	{r3, r4, r5, pc}
 800a6cc:	20002100 	.word	0x20002100

0800a6d0 <_lseek_r>:
 800a6d0:	b538      	push	{r3, r4, r5, lr}
 800a6d2:	4d07      	ldr	r5, [pc, #28]	@ (800a6f0 <_lseek_r+0x20>)
 800a6d4:	4604      	mov	r4, r0
 800a6d6:	4608      	mov	r0, r1
 800a6d8:	4611      	mov	r1, r2
 800a6da:	2200      	movs	r2, #0
 800a6dc:	602a      	str	r2, [r5, #0]
 800a6de:	461a      	mov	r2, r3
 800a6e0:	f7f9 fd6b 	bl	80041ba <_lseek>
 800a6e4:	1c43      	adds	r3, r0, #1
 800a6e6:	d102      	bne.n	800a6ee <_lseek_r+0x1e>
 800a6e8:	682b      	ldr	r3, [r5, #0]
 800a6ea:	b103      	cbz	r3, 800a6ee <_lseek_r+0x1e>
 800a6ec:	6023      	str	r3, [r4, #0]
 800a6ee:	bd38      	pop	{r3, r4, r5, pc}
 800a6f0:	20002100 	.word	0x20002100

0800a6f4 <_read_r>:
 800a6f4:	b538      	push	{r3, r4, r5, lr}
 800a6f6:	4d07      	ldr	r5, [pc, #28]	@ (800a714 <_read_r+0x20>)
 800a6f8:	4604      	mov	r4, r0
 800a6fa:	4608      	mov	r0, r1
 800a6fc:	4611      	mov	r1, r2
 800a6fe:	2200      	movs	r2, #0
 800a700:	602a      	str	r2, [r5, #0]
 800a702:	461a      	mov	r2, r3
 800a704:	f7f9 fcf9 	bl	80040fa <_read>
 800a708:	1c43      	adds	r3, r0, #1
 800a70a:	d102      	bne.n	800a712 <_read_r+0x1e>
 800a70c:	682b      	ldr	r3, [r5, #0]
 800a70e:	b103      	cbz	r3, 800a712 <_read_r+0x1e>
 800a710:	6023      	str	r3, [r4, #0]
 800a712:	bd38      	pop	{r3, r4, r5, pc}
 800a714:	20002100 	.word	0x20002100

0800a718 <_write_r>:
 800a718:	b538      	push	{r3, r4, r5, lr}
 800a71a:	4d07      	ldr	r5, [pc, #28]	@ (800a738 <_write_r+0x20>)
 800a71c:	4604      	mov	r4, r0
 800a71e:	4608      	mov	r0, r1
 800a720:	4611      	mov	r1, r2
 800a722:	2200      	movs	r2, #0
 800a724:	602a      	str	r2, [r5, #0]
 800a726:	461a      	mov	r2, r3
 800a728:	f7f9 fd04 	bl	8004134 <_write>
 800a72c:	1c43      	adds	r3, r0, #1
 800a72e:	d102      	bne.n	800a736 <_write_r+0x1e>
 800a730:	682b      	ldr	r3, [r5, #0]
 800a732:	b103      	cbz	r3, 800a736 <_write_r+0x1e>
 800a734:	6023      	str	r3, [r4, #0]
 800a736:	bd38      	pop	{r3, r4, r5, pc}
 800a738:	20002100 	.word	0x20002100

0800a73c <__errno>:
 800a73c:	4b01      	ldr	r3, [pc, #4]	@ (800a744 <__errno+0x8>)
 800a73e:	6818      	ldr	r0, [r3, #0]
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop
 800a744:	20000038 	.word	0x20000038

0800a748 <__libc_init_array>:
 800a748:	b570      	push	{r4, r5, r6, lr}
 800a74a:	4d0d      	ldr	r5, [pc, #52]	@ (800a780 <__libc_init_array+0x38>)
 800a74c:	4c0d      	ldr	r4, [pc, #52]	@ (800a784 <__libc_init_array+0x3c>)
 800a74e:	1b64      	subs	r4, r4, r5
 800a750:	10a4      	asrs	r4, r4, #2
 800a752:	2600      	movs	r6, #0
 800a754:	42a6      	cmp	r6, r4
 800a756:	d109      	bne.n	800a76c <__libc_init_array+0x24>
 800a758:	4d0b      	ldr	r5, [pc, #44]	@ (800a788 <__libc_init_array+0x40>)
 800a75a:	4c0c      	ldr	r4, [pc, #48]	@ (800a78c <__libc_init_array+0x44>)
 800a75c:	f003 ff7a 	bl	800e654 <_init>
 800a760:	1b64      	subs	r4, r4, r5
 800a762:	10a4      	asrs	r4, r4, #2
 800a764:	2600      	movs	r6, #0
 800a766:	42a6      	cmp	r6, r4
 800a768:	d105      	bne.n	800a776 <__libc_init_array+0x2e>
 800a76a:	bd70      	pop	{r4, r5, r6, pc}
 800a76c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a770:	4798      	blx	r3
 800a772:	3601      	adds	r6, #1
 800a774:	e7ee      	b.n	800a754 <__libc_init_array+0xc>
 800a776:	f855 3b04 	ldr.w	r3, [r5], #4
 800a77a:	4798      	blx	r3
 800a77c:	3601      	adds	r6, #1
 800a77e:	e7f2      	b.n	800a766 <__libc_init_array+0x1e>
 800a780:	0800edec 	.word	0x0800edec
 800a784:	0800edec 	.word	0x0800edec
 800a788:	0800edec 	.word	0x0800edec
 800a78c:	0800edf0 	.word	0x0800edf0

0800a790 <__retarget_lock_init_recursive>:
 800a790:	4770      	bx	lr

0800a792 <__retarget_lock_acquire_recursive>:
 800a792:	4770      	bx	lr

0800a794 <__retarget_lock_release_recursive>:
 800a794:	4770      	bx	lr

0800a796 <memcpy>:
 800a796:	440a      	add	r2, r1
 800a798:	4291      	cmp	r1, r2
 800a79a:	f100 33ff 	add.w	r3, r0, #4294967295
 800a79e:	d100      	bne.n	800a7a2 <memcpy+0xc>
 800a7a0:	4770      	bx	lr
 800a7a2:	b510      	push	{r4, lr}
 800a7a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7ac:	4291      	cmp	r1, r2
 800a7ae:	d1f9      	bne.n	800a7a4 <memcpy+0xe>
 800a7b0:	bd10      	pop	{r4, pc}
	...

0800a7b4 <nanf>:
 800a7b4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a7bc <nanf+0x8>
 800a7b8:	4770      	bx	lr
 800a7ba:	bf00      	nop
 800a7bc:	7fc00000 	.word	0x7fc00000

0800a7c0 <__assert_func>:
 800a7c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a7c2:	4614      	mov	r4, r2
 800a7c4:	461a      	mov	r2, r3
 800a7c6:	4b09      	ldr	r3, [pc, #36]	@ (800a7ec <__assert_func+0x2c>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	4605      	mov	r5, r0
 800a7cc:	68d8      	ldr	r0, [r3, #12]
 800a7ce:	b14c      	cbz	r4, 800a7e4 <__assert_func+0x24>
 800a7d0:	4b07      	ldr	r3, [pc, #28]	@ (800a7f0 <__assert_func+0x30>)
 800a7d2:	9100      	str	r1, [sp, #0]
 800a7d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a7d8:	4906      	ldr	r1, [pc, #24]	@ (800a7f4 <__assert_func+0x34>)
 800a7da:	462b      	mov	r3, r5
 800a7dc:	f002 ffb8 	bl	800d750 <fiprintf>
 800a7e0:	f003 f882 	bl	800d8e8 <abort>
 800a7e4:	4b04      	ldr	r3, [pc, #16]	@ (800a7f8 <__assert_func+0x38>)
 800a7e6:	461c      	mov	r4, r3
 800a7e8:	e7f3      	b.n	800a7d2 <__assert_func+0x12>
 800a7ea:	bf00      	nop
 800a7ec:	20000038 	.word	0x20000038
 800a7f0:	0800e9f0 	.word	0x0800e9f0
 800a7f4:	0800e9fd 	.word	0x0800e9fd
 800a7f8:	0800ea2b 	.word	0x0800ea2b

0800a7fc <quorem>:
 800a7fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a800:	6903      	ldr	r3, [r0, #16]
 800a802:	690c      	ldr	r4, [r1, #16]
 800a804:	42a3      	cmp	r3, r4
 800a806:	4607      	mov	r7, r0
 800a808:	db7e      	blt.n	800a908 <quorem+0x10c>
 800a80a:	3c01      	subs	r4, #1
 800a80c:	f101 0814 	add.w	r8, r1, #20
 800a810:	00a3      	lsls	r3, r4, #2
 800a812:	f100 0514 	add.w	r5, r0, #20
 800a816:	9300      	str	r3, [sp, #0]
 800a818:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a81c:	9301      	str	r3, [sp, #4]
 800a81e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a822:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a826:	3301      	adds	r3, #1
 800a828:	429a      	cmp	r2, r3
 800a82a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a82e:	fbb2 f6f3 	udiv	r6, r2, r3
 800a832:	d32e      	bcc.n	800a892 <quorem+0x96>
 800a834:	f04f 0a00 	mov.w	sl, #0
 800a838:	46c4      	mov	ip, r8
 800a83a:	46ae      	mov	lr, r5
 800a83c:	46d3      	mov	fp, sl
 800a83e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a842:	b298      	uxth	r0, r3
 800a844:	fb06 a000 	mla	r0, r6, r0, sl
 800a848:	0c02      	lsrs	r2, r0, #16
 800a84a:	0c1b      	lsrs	r3, r3, #16
 800a84c:	fb06 2303 	mla	r3, r6, r3, r2
 800a850:	f8de 2000 	ldr.w	r2, [lr]
 800a854:	b280      	uxth	r0, r0
 800a856:	b292      	uxth	r2, r2
 800a858:	1a12      	subs	r2, r2, r0
 800a85a:	445a      	add	r2, fp
 800a85c:	f8de 0000 	ldr.w	r0, [lr]
 800a860:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a864:	b29b      	uxth	r3, r3
 800a866:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a86a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a86e:	b292      	uxth	r2, r2
 800a870:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a874:	45e1      	cmp	r9, ip
 800a876:	f84e 2b04 	str.w	r2, [lr], #4
 800a87a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a87e:	d2de      	bcs.n	800a83e <quorem+0x42>
 800a880:	9b00      	ldr	r3, [sp, #0]
 800a882:	58eb      	ldr	r3, [r5, r3]
 800a884:	b92b      	cbnz	r3, 800a892 <quorem+0x96>
 800a886:	9b01      	ldr	r3, [sp, #4]
 800a888:	3b04      	subs	r3, #4
 800a88a:	429d      	cmp	r5, r3
 800a88c:	461a      	mov	r2, r3
 800a88e:	d32f      	bcc.n	800a8f0 <quorem+0xf4>
 800a890:	613c      	str	r4, [r7, #16]
 800a892:	4638      	mov	r0, r7
 800a894:	f001 f9c8 	bl	800bc28 <__mcmp>
 800a898:	2800      	cmp	r0, #0
 800a89a:	db25      	blt.n	800a8e8 <quorem+0xec>
 800a89c:	4629      	mov	r1, r5
 800a89e:	2000      	movs	r0, #0
 800a8a0:	f858 2b04 	ldr.w	r2, [r8], #4
 800a8a4:	f8d1 c000 	ldr.w	ip, [r1]
 800a8a8:	fa1f fe82 	uxth.w	lr, r2
 800a8ac:	fa1f f38c 	uxth.w	r3, ip
 800a8b0:	eba3 030e 	sub.w	r3, r3, lr
 800a8b4:	4403      	add	r3, r0
 800a8b6:	0c12      	lsrs	r2, r2, #16
 800a8b8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a8bc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a8c0:	b29b      	uxth	r3, r3
 800a8c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8c6:	45c1      	cmp	r9, r8
 800a8c8:	f841 3b04 	str.w	r3, [r1], #4
 800a8cc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a8d0:	d2e6      	bcs.n	800a8a0 <quorem+0xa4>
 800a8d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a8d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a8da:	b922      	cbnz	r2, 800a8e6 <quorem+0xea>
 800a8dc:	3b04      	subs	r3, #4
 800a8de:	429d      	cmp	r5, r3
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	d30b      	bcc.n	800a8fc <quorem+0x100>
 800a8e4:	613c      	str	r4, [r7, #16]
 800a8e6:	3601      	adds	r6, #1
 800a8e8:	4630      	mov	r0, r6
 800a8ea:	b003      	add	sp, #12
 800a8ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8f0:	6812      	ldr	r2, [r2, #0]
 800a8f2:	3b04      	subs	r3, #4
 800a8f4:	2a00      	cmp	r2, #0
 800a8f6:	d1cb      	bne.n	800a890 <quorem+0x94>
 800a8f8:	3c01      	subs	r4, #1
 800a8fa:	e7c6      	b.n	800a88a <quorem+0x8e>
 800a8fc:	6812      	ldr	r2, [r2, #0]
 800a8fe:	3b04      	subs	r3, #4
 800a900:	2a00      	cmp	r2, #0
 800a902:	d1ef      	bne.n	800a8e4 <quorem+0xe8>
 800a904:	3c01      	subs	r4, #1
 800a906:	e7ea      	b.n	800a8de <quorem+0xe2>
 800a908:	2000      	movs	r0, #0
 800a90a:	e7ee      	b.n	800a8ea <quorem+0xee>
 800a90c:	0000      	movs	r0, r0
	...

0800a910 <_dtoa_r>:
 800a910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a914:	69c7      	ldr	r7, [r0, #28]
 800a916:	b097      	sub	sp, #92	@ 0x5c
 800a918:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a91c:	ec55 4b10 	vmov	r4, r5, d0
 800a920:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a922:	9107      	str	r1, [sp, #28]
 800a924:	4681      	mov	r9, r0
 800a926:	920c      	str	r2, [sp, #48]	@ 0x30
 800a928:	9311      	str	r3, [sp, #68]	@ 0x44
 800a92a:	b97f      	cbnz	r7, 800a94c <_dtoa_r+0x3c>
 800a92c:	2010      	movs	r0, #16
 800a92e:	f000 fe09 	bl	800b544 <malloc>
 800a932:	4602      	mov	r2, r0
 800a934:	f8c9 001c 	str.w	r0, [r9, #28]
 800a938:	b920      	cbnz	r0, 800a944 <_dtoa_r+0x34>
 800a93a:	4ba9      	ldr	r3, [pc, #676]	@ (800abe0 <_dtoa_r+0x2d0>)
 800a93c:	21ef      	movs	r1, #239	@ 0xef
 800a93e:	48a9      	ldr	r0, [pc, #676]	@ (800abe4 <_dtoa_r+0x2d4>)
 800a940:	f7ff ff3e 	bl	800a7c0 <__assert_func>
 800a944:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a948:	6007      	str	r7, [r0, #0]
 800a94a:	60c7      	str	r7, [r0, #12]
 800a94c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a950:	6819      	ldr	r1, [r3, #0]
 800a952:	b159      	cbz	r1, 800a96c <_dtoa_r+0x5c>
 800a954:	685a      	ldr	r2, [r3, #4]
 800a956:	604a      	str	r2, [r1, #4]
 800a958:	2301      	movs	r3, #1
 800a95a:	4093      	lsls	r3, r2
 800a95c:	608b      	str	r3, [r1, #8]
 800a95e:	4648      	mov	r0, r9
 800a960:	f000 fee6 	bl	800b730 <_Bfree>
 800a964:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a968:	2200      	movs	r2, #0
 800a96a:	601a      	str	r2, [r3, #0]
 800a96c:	1e2b      	subs	r3, r5, #0
 800a96e:	bfb9      	ittee	lt
 800a970:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a974:	9305      	strlt	r3, [sp, #20]
 800a976:	2300      	movge	r3, #0
 800a978:	6033      	strge	r3, [r6, #0]
 800a97a:	9f05      	ldr	r7, [sp, #20]
 800a97c:	4b9a      	ldr	r3, [pc, #616]	@ (800abe8 <_dtoa_r+0x2d8>)
 800a97e:	bfbc      	itt	lt
 800a980:	2201      	movlt	r2, #1
 800a982:	6032      	strlt	r2, [r6, #0]
 800a984:	43bb      	bics	r3, r7
 800a986:	d112      	bne.n	800a9ae <_dtoa_r+0x9e>
 800a988:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a98a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a98e:	6013      	str	r3, [r2, #0]
 800a990:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a994:	4323      	orrs	r3, r4
 800a996:	f000 855a 	beq.w	800b44e <_dtoa_r+0xb3e>
 800a99a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a99c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800abfc <_dtoa_r+0x2ec>
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	f000 855c 	beq.w	800b45e <_dtoa_r+0xb4e>
 800a9a6:	f10a 0303 	add.w	r3, sl, #3
 800a9aa:	f000 bd56 	b.w	800b45a <_dtoa_r+0xb4a>
 800a9ae:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	ec51 0b17 	vmov	r0, r1, d7
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a9be:	f7f6 f893 	bl	8000ae8 <__aeabi_dcmpeq>
 800a9c2:	4680      	mov	r8, r0
 800a9c4:	b158      	cbz	r0, 800a9de <_dtoa_r+0xce>
 800a9c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	6013      	str	r3, [r2, #0]
 800a9cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a9ce:	b113      	cbz	r3, 800a9d6 <_dtoa_r+0xc6>
 800a9d0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a9d2:	4b86      	ldr	r3, [pc, #536]	@ (800abec <_dtoa_r+0x2dc>)
 800a9d4:	6013      	str	r3, [r2, #0]
 800a9d6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ac00 <_dtoa_r+0x2f0>
 800a9da:	f000 bd40 	b.w	800b45e <_dtoa_r+0xb4e>
 800a9de:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a9e2:	aa14      	add	r2, sp, #80	@ 0x50
 800a9e4:	a915      	add	r1, sp, #84	@ 0x54
 800a9e6:	4648      	mov	r0, r9
 800a9e8:	f001 fa3e 	bl	800be68 <__d2b>
 800a9ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a9f0:	9002      	str	r0, [sp, #8]
 800a9f2:	2e00      	cmp	r6, #0
 800a9f4:	d078      	beq.n	800aae8 <_dtoa_r+0x1d8>
 800a9f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9f8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a9fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aa04:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aa08:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aa0c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aa10:	4619      	mov	r1, r3
 800aa12:	2200      	movs	r2, #0
 800aa14:	4b76      	ldr	r3, [pc, #472]	@ (800abf0 <_dtoa_r+0x2e0>)
 800aa16:	f7f5 fc47 	bl	80002a8 <__aeabi_dsub>
 800aa1a:	a36b      	add	r3, pc, #428	@ (adr r3, 800abc8 <_dtoa_r+0x2b8>)
 800aa1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa20:	f7f5 fdfa 	bl	8000618 <__aeabi_dmul>
 800aa24:	a36a      	add	r3, pc, #424	@ (adr r3, 800abd0 <_dtoa_r+0x2c0>)
 800aa26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa2a:	f7f5 fc3f 	bl	80002ac <__adddf3>
 800aa2e:	4604      	mov	r4, r0
 800aa30:	4630      	mov	r0, r6
 800aa32:	460d      	mov	r5, r1
 800aa34:	f7f5 fd86 	bl	8000544 <__aeabi_i2d>
 800aa38:	a367      	add	r3, pc, #412	@ (adr r3, 800abd8 <_dtoa_r+0x2c8>)
 800aa3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa3e:	f7f5 fdeb 	bl	8000618 <__aeabi_dmul>
 800aa42:	4602      	mov	r2, r0
 800aa44:	460b      	mov	r3, r1
 800aa46:	4620      	mov	r0, r4
 800aa48:	4629      	mov	r1, r5
 800aa4a:	f7f5 fc2f 	bl	80002ac <__adddf3>
 800aa4e:	4604      	mov	r4, r0
 800aa50:	460d      	mov	r5, r1
 800aa52:	f7f6 f891 	bl	8000b78 <__aeabi_d2iz>
 800aa56:	2200      	movs	r2, #0
 800aa58:	4607      	mov	r7, r0
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	4620      	mov	r0, r4
 800aa5e:	4629      	mov	r1, r5
 800aa60:	f7f6 f84c 	bl	8000afc <__aeabi_dcmplt>
 800aa64:	b140      	cbz	r0, 800aa78 <_dtoa_r+0x168>
 800aa66:	4638      	mov	r0, r7
 800aa68:	f7f5 fd6c 	bl	8000544 <__aeabi_i2d>
 800aa6c:	4622      	mov	r2, r4
 800aa6e:	462b      	mov	r3, r5
 800aa70:	f7f6 f83a 	bl	8000ae8 <__aeabi_dcmpeq>
 800aa74:	b900      	cbnz	r0, 800aa78 <_dtoa_r+0x168>
 800aa76:	3f01      	subs	r7, #1
 800aa78:	2f16      	cmp	r7, #22
 800aa7a:	d852      	bhi.n	800ab22 <_dtoa_r+0x212>
 800aa7c:	4b5d      	ldr	r3, [pc, #372]	@ (800abf4 <_dtoa_r+0x2e4>)
 800aa7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aa82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aa8a:	f7f6 f837 	bl	8000afc <__aeabi_dcmplt>
 800aa8e:	2800      	cmp	r0, #0
 800aa90:	d049      	beq.n	800ab26 <_dtoa_r+0x216>
 800aa92:	3f01      	subs	r7, #1
 800aa94:	2300      	movs	r3, #0
 800aa96:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa98:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800aa9a:	1b9b      	subs	r3, r3, r6
 800aa9c:	1e5a      	subs	r2, r3, #1
 800aa9e:	bf45      	ittet	mi
 800aaa0:	f1c3 0301 	rsbmi	r3, r3, #1
 800aaa4:	9300      	strmi	r3, [sp, #0]
 800aaa6:	2300      	movpl	r3, #0
 800aaa8:	2300      	movmi	r3, #0
 800aaaa:	9206      	str	r2, [sp, #24]
 800aaac:	bf54      	ite	pl
 800aaae:	9300      	strpl	r3, [sp, #0]
 800aab0:	9306      	strmi	r3, [sp, #24]
 800aab2:	2f00      	cmp	r7, #0
 800aab4:	db39      	blt.n	800ab2a <_dtoa_r+0x21a>
 800aab6:	9b06      	ldr	r3, [sp, #24]
 800aab8:	970d      	str	r7, [sp, #52]	@ 0x34
 800aaba:	443b      	add	r3, r7
 800aabc:	9306      	str	r3, [sp, #24]
 800aabe:	2300      	movs	r3, #0
 800aac0:	9308      	str	r3, [sp, #32]
 800aac2:	9b07      	ldr	r3, [sp, #28]
 800aac4:	2b09      	cmp	r3, #9
 800aac6:	d863      	bhi.n	800ab90 <_dtoa_r+0x280>
 800aac8:	2b05      	cmp	r3, #5
 800aaca:	bfc4      	itt	gt
 800aacc:	3b04      	subgt	r3, #4
 800aace:	9307      	strgt	r3, [sp, #28]
 800aad0:	9b07      	ldr	r3, [sp, #28]
 800aad2:	f1a3 0302 	sub.w	r3, r3, #2
 800aad6:	bfcc      	ite	gt
 800aad8:	2400      	movgt	r4, #0
 800aada:	2401      	movle	r4, #1
 800aadc:	2b03      	cmp	r3, #3
 800aade:	d863      	bhi.n	800aba8 <_dtoa_r+0x298>
 800aae0:	e8df f003 	tbb	[pc, r3]
 800aae4:	2b375452 	.word	0x2b375452
 800aae8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800aaec:	441e      	add	r6, r3
 800aaee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800aaf2:	2b20      	cmp	r3, #32
 800aaf4:	bfc1      	itttt	gt
 800aaf6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800aafa:	409f      	lslgt	r7, r3
 800aafc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ab00:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ab04:	bfd6      	itet	le
 800ab06:	f1c3 0320 	rsble	r3, r3, #32
 800ab0a:	ea47 0003 	orrgt.w	r0, r7, r3
 800ab0e:	fa04 f003 	lslle.w	r0, r4, r3
 800ab12:	f7f5 fd07 	bl	8000524 <__aeabi_ui2d>
 800ab16:	2201      	movs	r2, #1
 800ab18:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ab1c:	3e01      	subs	r6, #1
 800ab1e:	9212      	str	r2, [sp, #72]	@ 0x48
 800ab20:	e776      	b.n	800aa10 <_dtoa_r+0x100>
 800ab22:	2301      	movs	r3, #1
 800ab24:	e7b7      	b.n	800aa96 <_dtoa_r+0x186>
 800ab26:	9010      	str	r0, [sp, #64]	@ 0x40
 800ab28:	e7b6      	b.n	800aa98 <_dtoa_r+0x188>
 800ab2a:	9b00      	ldr	r3, [sp, #0]
 800ab2c:	1bdb      	subs	r3, r3, r7
 800ab2e:	9300      	str	r3, [sp, #0]
 800ab30:	427b      	negs	r3, r7
 800ab32:	9308      	str	r3, [sp, #32]
 800ab34:	2300      	movs	r3, #0
 800ab36:	930d      	str	r3, [sp, #52]	@ 0x34
 800ab38:	e7c3      	b.n	800aac2 <_dtoa_r+0x1b2>
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab40:	eb07 0b03 	add.w	fp, r7, r3
 800ab44:	f10b 0301 	add.w	r3, fp, #1
 800ab48:	2b01      	cmp	r3, #1
 800ab4a:	9303      	str	r3, [sp, #12]
 800ab4c:	bfb8      	it	lt
 800ab4e:	2301      	movlt	r3, #1
 800ab50:	e006      	b.n	800ab60 <_dtoa_r+0x250>
 800ab52:	2301      	movs	r3, #1
 800ab54:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	dd28      	ble.n	800abae <_dtoa_r+0x29e>
 800ab5c:	469b      	mov	fp, r3
 800ab5e:	9303      	str	r3, [sp, #12]
 800ab60:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ab64:	2100      	movs	r1, #0
 800ab66:	2204      	movs	r2, #4
 800ab68:	f102 0514 	add.w	r5, r2, #20
 800ab6c:	429d      	cmp	r5, r3
 800ab6e:	d926      	bls.n	800abbe <_dtoa_r+0x2ae>
 800ab70:	6041      	str	r1, [r0, #4]
 800ab72:	4648      	mov	r0, r9
 800ab74:	f000 fd9c 	bl	800b6b0 <_Balloc>
 800ab78:	4682      	mov	sl, r0
 800ab7a:	2800      	cmp	r0, #0
 800ab7c:	d142      	bne.n	800ac04 <_dtoa_r+0x2f4>
 800ab7e:	4b1e      	ldr	r3, [pc, #120]	@ (800abf8 <_dtoa_r+0x2e8>)
 800ab80:	4602      	mov	r2, r0
 800ab82:	f240 11af 	movw	r1, #431	@ 0x1af
 800ab86:	e6da      	b.n	800a93e <_dtoa_r+0x2e>
 800ab88:	2300      	movs	r3, #0
 800ab8a:	e7e3      	b.n	800ab54 <_dtoa_r+0x244>
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	e7d5      	b.n	800ab3c <_dtoa_r+0x22c>
 800ab90:	2401      	movs	r4, #1
 800ab92:	2300      	movs	r3, #0
 800ab94:	9307      	str	r3, [sp, #28]
 800ab96:	9409      	str	r4, [sp, #36]	@ 0x24
 800ab98:	f04f 3bff 	mov.w	fp, #4294967295
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	f8cd b00c 	str.w	fp, [sp, #12]
 800aba2:	2312      	movs	r3, #18
 800aba4:	920c      	str	r2, [sp, #48]	@ 0x30
 800aba6:	e7db      	b.n	800ab60 <_dtoa_r+0x250>
 800aba8:	2301      	movs	r3, #1
 800abaa:	9309      	str	r3, [sp, #36]	@ 0x24
 800abac:	e7f4      	b.n	800ab98 <_dtoa_r+0x288>
 800abae:	f04f 0b01 	mov.w	fp, #1
 800abb2:	f8cd b00c 	str.w	fp, [sp, #12]
 800abb6:	465b      	mov	r3, fp
 800abb8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800abbc:	e7d0      	b.n	800ab60 <_dtoa_r+0x250>
 800abbe:	3101      	adds	r1, #1
 800abc0:	0052      	lsls	r2, r2, #1
 800abc2:	e7d1      	b.n	800ab68 <_dtoa_r+0x258>
 800abc4:	f3af 8000 	nop.w
 800abc8:	636f4361 	.word	0x636f4361
 800abcc:	3fd287a7 	.word	0x3fd287a7
 800abd0:	8b60c8b3 	.word	0x8b60c8b3
 800abd4:	3fc68a28 	.word	0x3fc68a28
 800abd8:	509f79fb 	.word	0x509f79fb
 800abdc:	3fd34413 	.word	0x3fd34413
 800abe0:	0800e97f 	.word	0x0800e97f
 800abe4:	0800ea39 	.word	0x0800ea39
 800abe8:	7ff00000 	.word	0x7ff00000
 800abec:	0800eb25 	.word	0x0800eb25
 800abf0:	3ff80000 	.word	0x3ff80000
 800abf4:	0800ebc8 	.word	0x0800ebc8
 800abf8:	0800ea91 	.word	0x0800ea91
 800abfc:	0800ea35 	.word	0x0800ea35
 800ac00:	0800eb24 	.word	0x0800eb24
 800ac04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ac08:	6018      	str	r0, [r3, #0]
 800ac0a:	9b03      	ldr	r3, [sp, #12]
 800ac0c:	2b0e      	cmp	r3, #14
 800ac0e:	f200 80a1 	bhi.w	800ad54 <_dtoa_r+0x444>
 800ac12:	2c00      	cmp	r4, #0
 800ac14:	f000 809e 	beq.w	800ad54 <_dtoa_r+0x444>
 800ac18:	2f00      	cmp	r7, #0
 800ac1a:	dd33      	ble.n	800ac84 <_dtoa_r+0x374>
 800ac1c:	4b9c      	ldr	r3, [pc, #624]	@ (800ae90 <_dtoa_r+0x580>)
 800ac1e:	f007 020f 	and.w	r2, r7, #15
 800ac22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac26:	ed93 7b00 	vldr	d7, [r3]
 800ac2a:	05f8      	lsls	r0, r7, #23
 800ac2c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ac30:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ac34:	d516      	bpl.n	800ac64 <_dtoa_r+0x354>
 800ac36:	4b97      	ldr	r3, [pc, #604]	@ (800ae94 <_dtoa_r+0x584>)
 800ac38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ac3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ac40:	f7f5 fe14 	bl	800086c <__aeabi_ddiv>
 800ac44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac48:	f004 040f 	and.w	r4, r4, #15
 800ac4c:	2603      	movs	r6, #3
 800ac4e:	4d91      	ldr	r5, [pc, #580]	@ (800ae94 <_dtoa_r+0x584>)
 800ac50:	b954      	cbnz	r4, 800ac68 <_dtoa_r+0x358>
 800ac52:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ac56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac5a:	f7f5 fe07 	bl	800086c <__aeabi_ddiv>
 800ac5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac62:	e028      	b.n	800acb6 <_dtoa_r+0x3a6>
 800ac64:	2602      	movs	r6, #2
 800ac66:	e7f2      	b.n	800ac4e <_dtoa_r+0x33e>
 800ac68:	07e1      	lsls	r1, r4, #31
 800ac6a:	d508      	bpl.n	800ac7e <_dtoa_r+0x36e>
 800ac6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ac70:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ac74:	f7f5 fcd0 	bl	8000618 <__aeabi_dmul>
 800ac78:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ac7c:	3601      	adds	r6, #1
 800ac7e:	1064      	asrs	r4, r4, #1
 800ac80:	3508      	adds	r5, #8
 800ac82:	e7e5      	b.n	800ac50 <_dtoa_r+0x340>
 800ac84:	f000 80af 	beq.w	800ade6 <_dtoa_r+0x4d6>
 800ac88:	427c      	negs	r4, r7
 800ac8a:	4b81      	ldr	r3, [pc, #516]	@ (800ae90 <_dtoa_r+0x580>)
 800ac8c:	4d81      	ldr	r5, [pc, #516]	@ (800ae94 <_dtoa_r+0x584>)
 800ac8e:	f004 020f 	and.w	r2, r4, #15
 800ac92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ac9e:	f7f5 fcbb 	bl	8000618 <__aeabi_dmul>
 800aca2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aca6:	1124      	asrs	r4, r4, #4
 800aca8:	2300      	movs	r3, #0
 800acaa:	2602      	movs	r6, #2
 800acac:	2c00      	cmp	r4, #0
 800acae:	f040 808f 	bne.w	800add0 <_dtoa_r+0x4c0>
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d1d3      	bne.n	800ac5e <_dtoa_r+0x34e>
 800acb6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800acb8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	f000 8094 	beq.w	800adea <_dtoa_r+0x4da>
 800acc2:	4b75      	ldr	r3, [pc, #468]	@ (800ae98 <_dtoa_r+0x588>)
 800acc4:	2200      	movs	r2, #0
 800acc6:	4620      	mov	r0, r4
 800acc8:	4629      	mov	r1, r5
 800acca:	f7f5 ff17 	bl	8000afc <__aeabi_dcmplt>
 800acce:	2800      	cmp	r0, #0
 800acd0:	f000 808b 	beq.w	800adea <_dtoa_r+0x4da>
 800acd4:	9b03      	ldr	r3, [sp, #12]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	f000 8087 	beq.w	800adea <_dtoa_r+0x4da>
 800acdc:	f1bb 0f00 	cmp.w	fp, #0
 800ace0:	dd34      	ble.n	800ad4c <_dtoa_r+0x43c>
 800ace2:	4620      	mov	r0, r4
 800ace4:	4b6d      	ldr	r3, [pc, #436]	@ (800ae9c <_dtoa_r+0x58c>)
 800ace6:	2200      	movs	r2, #0
 800ace8:	4629      	mov	r1, r5
 800acea:	f7f5 fc95 	bl	8000618 <__aeabi_dmul>
 800acee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800acf2:	f107 38ff 	add.w	r8, r7, #4294967295
 800acf6:	3601      	adds	r6, #1
 800acf8:	465c      	mov	r4, fp
 800acfa:	4630      	mov	r0, r6
 800acfc:	f7f5 fc22 	bl	8000544 <__aeabi_i2d>
 800ad00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad04:	f7f5 fc88 	bl	8000618 <__aeabi_dmul>
 800ad08:	4b65      	ldr	r3, [pc, #404]	@ (800aea0 <_dtoa_r+0x590>)
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	f7f5 face 	bl	80002ac <__adddf3>
 800ad10:	4605      	mov	r5, r0
 800ad12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ad16:	2c00      	cmp	r4, #0
 800ad18:	d16a      	bne.n	800adf0 <_dtoa_r+0x4e0>
 800ad1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad1e:	4b61      	ldr	r3, [pc, #388]	@ (800aea4 <_dtoa_r+0x594>)
 800ad20:	2200      	movs	r2, #0
 800ad22:	f7f5 fac1 	bl	80002a8 <__aeabi_dsub>
 800ad26:	4602      	mov	r2, r0
 800ad28:	460b      	mov	r3, r1
 800ad2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ad2e:	462a      	mov	r2, r5
 800ad30:	4633      	mov	r3, r6
 800ad32:	f7f5 ff01 	bl	8000b38 <__aeabi_dcmpgt>
 800ad36:	2800      	cmp	r0, #0
 800ad38:	f040 8298 	bne.w	800b26c <_dtoa_r+0x95c>
 800ad3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad40:	462a      	mov	r2, r5
 800ad42:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ad46:	f7f5 fed9 	bl	8000afc <__aeabi_dcmplt>
 800ad4a:	bb38      	cbnz	r0, 800ad9c <_dtoa_r+0x48c>
 800ad4c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ad50:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ad54:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	f2c0 8157 	blt.w	800b00a <_dtoa_r+0x6fa>
 800ad5c:	2f0e      	cmp	r7, #14
 800ad5e:	f300 8154 	bgt.w	800b00a <_dtoa_r+0x6fa>
 800ad62:	4b4b      	ldr	r3, [pc, #300]	@ (800ae90 <_dtoa_r+0x580>)
 800ad64:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ad68:	ed93 7b00 	vldr	d7, [r3]
 800ad6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	ed8d 7b00 	vstr	d7, [sp]
 800ad74:	f280 80e5 	bge.w	800af42 <_dtoa_r+0x632>
 800ad78:	9b03      	ldr	r3, [sp, #12]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	f300 80e1 	bgt.w	800af42 <_dtoa_r+0x632>
 800ad80:	d10c      	bne.n	800ad9c <_dtoa_r+0x48c>
 800ad82:	4b48      	ldr	r3, [pc, #288]	@ (800aea4 <_dtoa_r+0x594>)
 800ad84:	2200      	movs	r2, #0
 800ad86:	ec51 0b17 	vmov	r0, r1, d7
 800ad8a:	f7f5 fc45 	bl	8000618 <__aeabi_dmul>
 800ad8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad92:	f7f5 fec7 	bl	8000b24 <__aeabi_dcmpge>
 800ad96:	2800      	cmp	r0, #0
 800ad98:	f000 8266 	beq.w	800b268 <_dtoa_r+0x958>
 800ad9c:	2400      	movs	r4, #0
 800ad9e:	4625      	mov	r5, r4
 800ada0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ada2:	4656      	mov	r6, sl
 800ada4:	ea6f 0803 	mvn.w	r8, r3
 800ada8:	2700      	movs	r7, #0
 800adaa:	4621      	mov	r1, r4
 800adac:	4648      	mov	r0, r9
 800adae:	f000 fcbf 	bl	800b730 <_Bfree>
 800adb2:	2d00      	cmp	r5, #0
 800adb4:	f000 80bd 	beq.w	800af32 <_dtoa_r+0x622>
 800adb8:	b12f      	cbz	r7, 800adc6 <_dtoa_r+0x4b6>
 800adba:	42af      	cmp	r7, r5
 800adbc:	d003      	beq.n	800adc6 <_dtoa_r+0x4b6>
 800adbe:	4639      	mov	r1, r7
 800adc0:	4648      	mov	r0, r9
 800adc2:	f000 fcb5 	bl	800b730 <_Bfree>
 800adc6:	4629      	mov	r1, r5
 800adc8:	4648      	mov	r0, r9
 800adca:	f000 fcb1 	bl	800b730 <_Bfree>
 800adce:	e0b0      	b.n	800af32 <_dtoa_r+0x622>
 800add0:	07e2      	lsls	r2, r4, #31
 800add2:	d505      	bpl.n	800ade0 <_dtoa_r+0x4d0>
 800add4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800add8:	f7f5 fc1e 	bl	8000618 <__aeabi_dmul>
 800addc:	3601      	adds	r6, #1
 800adde:	2301      	movs	r3, #1
 800ade0:	1064      	asrs	r4, r4, #1
 800ade2:	3508      	adds	r5, #8
 800ade4:	e762      	b.n	800acac <_dtoa_r+0x39c>
 800ade6:	2602      	movs	r6, #2
 800ade8:	e765      	b.n	800acb6 <_dtoa_r+0x3a6>
 800adea:	9c03      	ldr	r4, [sp, #12]
 800adec:	46b8      	mov	r8, r7
 800adee:	e784      	b.n	800acfa <_dtoa_r+0x3ea>
 800adf0:	4b27      	ldr	r3, [pc, #156]	@ (800ae90 <_dtoa_r+0x580>)
 800adf2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800adf4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800adf8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800adfc:	4454      	add	r4, sl
 800adfe:	2900      	cmp	r1, #0
 800ae00:	d054      	beq.n	800aeac <_dtoa_r+0x59c>
 800ae02:	4929      	ldr	r1, [pc, #164]	@ (800aea8 <_dtoa_r+0x598>)
 800ae04:	2000      	movs	r0, #0
 800ae06:	f7f5 fd31 	bl	800086c <__aeabi_ddiv>
 800ae0a:	4633      	mov	r3, r6
 800ae0c:	462a      	mov	r2, r5
 800ae0e:	f7f5 fa4b 	bl	80002a8 <__aeabi_dsub>
 800ae12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ae16:	4656      	mov	r6, sl
 800ae18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae1c:	f7f5 feac 	bl	8000b78 <__aeabi_d2iz>
 800ae20:	4605      	mov	r5, r0
 800ae22:	f7f5 fb8f 	bl	8000544 <__aeabi_i2d>
 800ae26:	4602      	mov	r2, r0
 800ae28:	460b      	mov	r3, r1
 800ae2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae2e:	f7f5 fa3b 	bl	80002a8 <__aeabi_dsub>
 800ae32:	3530      	adds	r5, #48	@ 0x30
 800ae34:	4602      	mov	r2, r0
 800ae36:	460b      	mov	r3, r1
 800ae38:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ae3c:	f806 5b01 	strb.w	r5, [r6], #1
 800ae40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ae44:	f7f5 fe5a 	bl	8000afc <__aeabi_dcmplt>
 800ae48:	2800      	cmp	r0, #0
 800ae4a:	d172      	bne.n	800af32 <_dtoa_r+0x622>
 800ae4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae50:	4911      	ldr	r1, [pc, #68]	@ (800ae98 <_dtoa_r+0x588>)
 800ae52:	2000      	movs	r0, #0
 800ae54:	f7f5 fa28 	bl	80002a8 <__aeabi_dsub>
 800ae58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ae5c:	f7f5 fe4e 	bl	8000afc <__aeabi_dcmplt>
 800ae60:	2800      	cmp	r0, #0
 800ae62:	f040 80b4 	bne.w	800afce <_dtoa_r+0x6be>
 800ae66:	42a6      	cmp	r6, r4
 800ae68:	f43f af70 	beq.w	800ad4c <_dtoa_r+0x43c>
 800ae6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ae70:	4b0a      	ldr	r3, [pc, #40]	@ (800ae9c <_dtoa_r+0x58c>)
 800ae72:	2200      	movs	r2, #0
 800ae74:	f7f5 fbd0 	bl	8000618 <__aeabi_dmul>
 800ae78:	4b08      	ldr	r3, [pc, #32]	@ (800ae9c <_dtoa_r+0x58c>)
 800ae7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ae7e:	2200      	movs	r2, #0
 800ae80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae84:	f7f5 fbc8 	bl	8000618 <__aeabi_dmul>
 800ae88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae8c:	e7c4      	b.n	800ae18 <_dtoa_r+0x508>
 800ae8e:	bf00      	nop
 800ae90:	0800ebc8 	.word	0x0800ebc8
 800ae94:	0800eba0 	.word	0x0800eba0
 800ae98:	3ff00000 	.word	0x3ff00000
 800ae9c:	40240000 	.word	0x40240000
 800aea0:	401c0000 	.word	0x401c0000
 800aea4:	40140000 	.word	0x40140000
 800aea8:	3fe00000 	.word	0x3fe00000
 800aeac:	4631      	mov	r1, r6
 800aeae:	4628      	mov	r0, r5
 800aeb0:	f7f5 fbb2 	bl	8000618 <__aeabi_dmul>
 800aeb4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aeb8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800aeba:	4656      	mov	r6, sl
 800aebc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aec0:	f7f5 fe5a 	bl	8000b78 <__aeabi_d2iz>
 800aec4:	4605      	mov	r5, r0
 800aec6:	f7f5 fb3d 	bl	8000544 <__aeabi_i2d>
 800aeca:	4602      	mov	r2, r0
 800aecc:	460b      	mov	r3, r1
 800aece:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aed2:	f7f5 f9e9 	bl	80002a8 <__aeabi_dsub>
 800aed6:	3530      	adds	r5, #48	@ 0x30
 800aed8:	f806 5b01 	strb.w	r5, [r6], #1
 800aedc:	4602      	mov	r2, r0
 800aede:	460b      	mov	r3, r1
 800aee0:	42a6      	cmp	r6, r4
 800aee2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aee6:	f04f 0200 	mov.w	r2, #0
 800aeea:	d124      	bne.n	800af36 <_dtoa_r+0x626>
 800aeec:	4baf      	ldr	r3, [pc, #700]	@ (800b1ac <_dtoa_r+0x89c>)
 800aeee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aef2:	f7f5 f9db 	bl	80002ac <__adddf3>
 800aef6:	4602      	mov	r2, r0
 800aef8:	460b      	mov	r3, r1
 800aefa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aefe:	f7f5 fe1b 	bl	8000b38 <__aeabi_dcmpgt>
 800af02:	2800      	cmp	r0, #0
 800af04:	d163      	bne.n	800afce <_dtoa_r+0x6be>
 800af06:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800af0a:	49a8      	ldr	r1, [pc, #672]	@ (800b1ac <_dtoa_r+0x89c>)
 800af0c:	2000      	movs	r0, #0
 800af0e:	f7f5 f9cb 	bl	80002a8 <__aeabi_dsub>
 800af12:	4602      	mov	r2, r0
 800af14:	460b      	mov	r3, r1
 800af16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af1a:	f7f5 fdef 	bl	8000afc <__aeabi_dcmplt>
 800af1e:	2800      	cmp	r0, #0
 800af20:	f43f af14 	beq.w	800ad4c <_dtoa_r+0x43c>
 800af24:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800af26:	1e73      	subs	r3, r6, #1
 800af28:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af2a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800af2e:	2b30      	cmp	r3, #48	@ 0x30
 800af30:	d0f8      	beq.n	800af24 <_dtoa_r+0x614>
 800af32:	4647      	mov	r7, r8
 800af34:	e03b      	b.n	800afae <_dtoa_r+0x69e>
 800af36:	4b9e      	ldr	r3, [pc, #632]	@ (800b1b0 <_dtoa_r+0x8a0>)
 800af38:	f7f5 fb6e 	bl	8000618 <__aeabi_dmul>
 800af3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af40:	e7bc      	b.n	800aebc <_dtoa_r+0x5ac>
 800af42:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800af46:	4656      	mov	r6, sl
 800af48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af4c:	4620      	mov	r0, r4
 800af4e:	4629      	mov	r1, r5
 800af50:	f7f5 fc8c 	bl	800086c <__aeabi_ddiv>
 800af54:	f7f5 fe10 	bl	8000b78 <__aeabi_d2iz>
 800af58:	4680      	mov	r8, r0
 800af5a:	f7f5 faf3 	bl	8000544 <__aeabi_i2d>
 800af5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af62:	f7f5 fb59 	bl	8000618 <__aeabi_dmul>
 800af66:	4602      	mov	r2, r0
 800af68:	460b      	mov	r3, r1
 800af6a:	4620      	mov	r0, r4
 800af6c:	4629      	mov	r1, r5
 800af6e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800af72:	f7f5 f999 	bl	80002a8 <__aeabi_dsub>
 800af76:	f806 4b01 	strb.w	r4, [r6], #1
 800af7a:	9d03      	ldr	r5, [sp, #12]
 800af7c:	eba6 040a 	sub.w	r4, r6, sl
 800af80:	42a5      	cmp	r5, r4
 800af82:	4602      	mov	r2, r0
 800af84:	460b      	mov	r3, r1
 800af86:	d133      	bne.n	800aff0 <_dtoa_r+0x6e0>
 800af88:	f7f5 f990 	bl	80002ac <__adddf3>
 800af8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af90:	4604      	mov	r4, r0
 800af92:	460d      	mov	r5, r1
 800af94:	f7f5 fdd0 	bl	8000b38 <__aeabi_dcmpgt>
 800af98:	b9c0      	cbnz	r0, 800afcc <_dtoa_r+0x6bc>
 800af9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af9e:	4620      	mov	r0, r4
 800afa0:	4629      	mov	r1, r5
 800afa2:	f7f5 fda1 	bl	8000ae8 <__aeabi_dcmpeq>
 800afa6:	b110      	cbz	r0, 800afae <_dtoa_r+0x69e>
 800afa8:	f018 0f01 	tst.w	r8, #1
 800afac:	d10e      	bne.n	800afcc <_dtoa_r+0x6bc>
 800afae:	9902      	ldr	r1, [sp, #8]
 800afb0:	4648      	mov	r0, r9
 800afb2:	f000 fbbd 	bl	800b730 <_Bfree>
 800afb6:	2300      	movs	r3, #0
 800afb8:	7033      	strb	r3, [r6, #0]
 800afba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800afbc:	3701      	adds	r7, #1
 800afbe:	601f      	str	r7, [r3, #0]
 800afc0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	f000 824b 	beq.w	800b45e <_dtoa_r+0xb4e>
 800afc8:	601e      	str	r6, [r3, #0]
 800afca:	e248      	b.n	800b45e <_dtoa_r+0xb4e>
 800afcc:	46b8      	mov	r8, r7
 800afce:	4633      	mov	r3, r6
 800afd0:	461e      	mov	r6, r3
 800afd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800afd6:	2a39      	cmp	r2, #57	@ 0x39
 800afd8:	d106      	bne.n	800afe8 <_dtoa_r+0x6d8>
 800afda:	459a      	cmp	sl, r3
 800afdc:	d1f8      	bne.n	800afd0 <_dtoa_r+0x6c0>
 800afde:	2230      	movs	r2, #48	@ 0x30
 800afe0:	f108 0801 	add.w	r8, r8, #1
 800afe4:	f88a 2000 	strb.w	r2, [sl]
 800afe8:	781a      	ldrb	r2, [r3, #0]
 800afea:	3201      	adds	r2, #1
 800afec:	701a      	strb	r2, [r3, #0]
 800afee:	e7a0      	b.n	800af32 <_dtoa_r+0x622>
 800aff0:	4b6f      	ldr	r3, [pc, #444]	@ (800b1b0 <_dtoa_r+0x8a0>)
 800aff2:	2200      	movs	r2, #0
 800aff4:	f7f5 fb10 	bl	8000618 <__aeabi_dmul>
 800aff8:	2200      	movs	r2, #0
 800affa:	2300      	movs	r3, #0
 800affc:	4604      	mov	r4, r0
 800affe:	460d      	mov	r5, r1
 800b000:	f7f5 fd72 	bl	8000ae8 <__aeabi_dcmpeq>
 800b004:	2800      	cmp	r0, #0
 800b006:	d09f      	beq.n	800af48 <_dtoa_r+0x638>
 800b008:	e7d1      	b.n	800afae <_dtoa_r+0x69e>
 800b00a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b00c:	2a00      	cmp	r2, #0
 800b00e:	f000 80ea 	beq.w	800b1e6 <_dtoa_r+0x8d6>
 800b012:	9a07      	ldr	r2, [sp, #28]
 800b014:	2a01      	cmp	r2, #1
 800b016:	f300 80cd 	bgt.w	800b1b4 <_dtoa_r+0x8a4>
 800b01a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b01c:	2a00      	cmp	r2, #0
 800b01e:	f000 80c1 	beq.w	800b1a4 <_dtoa_r+0x894>
 800b022:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b026:	9c08      	ldr	r4, [sp, #32]
 800b028:	9e00      	ldr	r6, [sp, #0]
 800b02a:	9a00      	ldr	r2, [sp, #0]
 800b02c:	441a      	add	r2, r3
 800b02e:	9200      	str	r2, [sp, #0]
 800b030:	9a06      	ldr	r2, [sp, #24]
 800b032:	2101      	movs	r1, #1
 800b034:	441a      	add	r2, r3
 800b036:	4648      	mov	r0, r9
 800b038:	9206      	str	r2, [sp, #24]
 800b03a:	f000 fc77 	bl	800b92c <__i2b>
 800b03e:	4605      	mov	r5, r0
 800b040:	b166      	cbz	r6, 800b05c <_dtoa_r+0x74c>
 800b042:	9b06      	ldr	r3, [sp, #24]
 800b044:	2b00      	cmp	r3, #0
 800b046:	dd09      	ble.n	800b05c <_dtoa_r+0x74c>
 800b048:	42b3      	cmp	r3, r6
 800b04a:	9a00      	ldr	r2, [sp, #0]
 800b04c:	bfa8      	it	ge
 800b04e:	4633      	movge	r3, r6
 800b050:	1ad2      	subs	r2, r2, r3
 800b052:	9200      	str	r2, [sp, #0]
 800b054:	9a06      	ldr	r2, [sp, #24]
 800b056:	1af6      	subs	r6, r6, r3
 800b058:	1ad3      	subs	r3, r2, r3
 800b05a:	9306      	str	r3, [sp, #24]
 800b05c:	9b08      	ldr	r3, [sp, #32]
 800b05e:	b30b      	cbz	r3, 800b0a4 <_dtoa_r+0x794>
 800b060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b062:	2b00      	cmp	r3, #0
 800b064:	f000 80c6 	beq.w	800b1f4 <_dtoa_r+0x8e4>
 800b068:	2c00      	cmp	r4, #0
 800b06a:	f000 80c0 	beq.w	800b1ee <_dtoa_r+0x8de>
 800b06e:	4629      	mov	r1, r5
 800b070:	4622      	mov	r2, r4
 800b072:	4648      	mov	r0, r9
 800b074:	f000 fd12 	bl	800ba9c <__pow5mult>
 800b078:	9a02      	ldr	r2, [sp, #8]
 800b07a:	4601      	mov	r1, r0
 800b07c:	4605      	mov	r5, r0
 800b07e:	4648      	mov	r0, r9
 800b080:	f000 fc6a 	bl	800b958 <__multiply>
 800b084:	9902      	ldr	r1, [sp, #8]
 800b086:	4680      	mov	r8, r0
 800b088:	4648      	mov	r0, r9
 800b08a:	f000 fb51 	bl	800b730 <_Bfree>
 800b08e:	9b08      	ldr	r3, [sp, #32]
 800b090:	1b1b      	subs	r3, r3, r4
 800b092:	9308      	str	r3, [sp, #32]
 800b094:	f000 80b1 	beq.w	800b1fa <_dtoa_r+0x8ea>
 800b098:	9a08      	ldr	r2, [sp, #32]
 800b09a:	4641      	mov	r1, r8
 800b09c:	4648      	mov	r0, r9
 800b09e:	f000 fcfd 	bl	800ba9c <__pow5mult>
 800b0a2:	9002      	str	r0, [sp, #8]
 800b0a4:	2101      	movs	r1, #1
 800b0a6:	4648      	mov	r0, r9
 800b0a8:	f000 fc40 	bl	800b92c <__i2b>
 800b0ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b0ae:	4604      	mov	r4, r0
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	f000 81d8 	beq.w	800b466 <_dtoa_r+0xb56>
 800b0b6:	461a      	mov	r2, r3
 800b0b8:	4601      	mov	r1, r0
 800b0ba:	4648      	mov	r0, r9
 800b0bc:	f000 fcee 	bl	800ba9c <__pow5mult>
 800b0c0:	9b07      	ldr	r3, [sp, #28]
 800b0c2:	2b01      	cmp	r3, #1
 800b0c4:	4604      	mov	r4, r0
 800b0c6:	f300 809f 	bgt.w	800b208 <_dtoa_r+0x8f8>
 800b0ca:	9b04      	ldr	r3, [sp, #16]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	f040 8097 	bne.w	800b200 <_dtoa_r+0x8f0>
 800b0d2:	9b05      	ldr	r3, [sp, #20]
 800b0d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	f040 8093 	bne.w	800b204 <_dtoa_r+0x8f4>
 800b0de:	9b05      	ldr	r3, [sp, #20]
 800b0e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b0e4:	0d1b      	lsrs	r3, r3, #20
 800b0e6:	051b      	lsls	r3, r3, #20
 800b0e8:	b133      	cbz	r3, 800b0f8 <_dtoa_r+0x7e8>
 800b0ea:	9b00      	ldr	r3, [sp, #0]
 800b0ec:	3301      	adds	r3, #1
 800b0ee:	9300      	str	r3, [sp, #0]
 800b0f0:	9b06      	ldr	r3, [sp, #24]
 800b0f2:	3301      	adds	r3, #1
 800b0f4:	9306      	str	r3, [sp, #24]
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	9308      	str	r3, [sp, #32]
 800b0fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	f000 81b8 	beq.w	800b472 <_dtoa_r+0xb62>
 800b102:	6923      	ldr	r3, [r4, #16]
 800b104:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b108:	6918      	ldr	r0, [r3, #16]
 800b10a:	f000 fbc3 	bl	800b894 <__hi0bits>
 800b10e:	f1c0 0020 	rsb	r0, r0, #32
 800b112:	9b06      	ldr	r3, [sp, #24]
 800b114:	4418      	add	r0, r3
 800b116:	f010 001f 	ands.w	r0, r0, #31
 800b11a:	f000 8082 	beq.w	800b222 <_dtoa_r+0x912>
 800b11e:	f1c0 0320 	rsb	r3, r0, #32
 800b122:	2b04      	cmp	r3, #4
 800b124:	dd73      	ble.n	800b20e <_dtoa_r+0x8fe>
 800b126:	9b00      	ldr	r3, [sp, #0]
 800b128:	f1c0 001c 	rsb	r0, r0, #28
 800b12c:	4403      	add	r3, r0
 800b12e:	9300      	str	r3, [sp, #0]
 800b130:	9b06      	ldr	r3, [sp, #24]
 800b132:	4403      	add	r3, r0
 800b134:	4406      	add	r6, r0
 800b136:	9306      	str	r3, [sp, #24]
 800b138:	9b00      	ldr	r3, [sp, #0]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	dd05      	ble.n	800b14a <_dtoa_r+0x83a>
 800b13e:	9902      	ldr	r1, [sp, #8]
 800b140:	461a      	mov	r2, r3
 800b142:	4648      	mov	r0, r9
 800b144:	f000 fd04 	bl	800bb50 <__lshift>
 800b148:	9002      	str	r0, [sp, #8]
 800b14a:	9b06      	ldr	r3, [sp, #24]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	dd05      	ble.n	800b15c <_dtoa_r+0x84c>
 800b150:	4621      	mov	r1, r4
 800b152:	461a      	mov	r2, r3
 800b154:	4648      	mov	r0, r9
 800b156:	f000 fcfb 	bl	800bb50 <__lshift>
 800b15a:	4604      	mov	r4, r0
 800b15c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d061      	beq.n	800b226 <_dtoa_r+0x916>
 800b162:	9802      	ldr	r0, [sp, #8]
 800b164:	4621      	mov	r1, r4
 800b166:	f000 fd5f 	bl	800bc28 <__mcmp>
 800b16a:	2800      	cmp	r0, #0
 800b16c:	da5b      	bge.n	800b226 <_dtoa_r+0x916>
 800b16e:	2300      	movs	r3, #0
 800b170:	9902      	ldr	r1, [sp, #8]
 800b172:	220a      	movs	r2, #10
 800b174:	4648      	mov	r0, r9
 800b176:	f000 fafd 	bl	800b774 <__multadd>
 800b17a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b17c:	9002      	str	r0, [sp, #8]
 800b17e:	f107 38ff 	add.w	r8, r7, #4294967295
 800b182:	2b00      	cmp	r3, #0
 800b184:	f000 8177 	beq.w	800b476 <_dtoa_r+0xb66>
 800b188:	4629      	mov	r1, r5
 800b18a:	2300      	movs	r3, #0
 800b18c:	220a      	movs	r2, #10
 800b18e:	4648      	mov	r0, r9
 800b190:	f000 faf0 	bl	800b774 <__multadd>
 800b194:	f1bb 0f00 	cmp.w	fp, #0
 800b198:	4605      	mov	r5, r0
 800b19a:	dc6f      	bgt.n	800b27c <_dtoa_r+0x96c>
 800b19c:	9b07      	ldr	r3, [sp, #28]
 800b19e:	2b02      	cmp	r3, #2
 800b1a0:	dc49      	bgt.n	800b236 <_dtoa_r+0x926>
 800b1a2:	e06b      	b.n	800b27c <_dtoa_r+0x96c>
 800b1a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b1a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b1aa:	e73c      	b.n	800b026 <_dtoa_r+0x716>
 800b1ac:	3fe00000 	.word	0x3fe00000
 800b1b0:	40240000 	.word	0x40240000
 800b1b4:	9b03      	ldr	r3, [sp, #12]
 800b1b6:	1e5c      	subs	r4, r3, #1
 800b1b8:	9b08      	ldr	r3, [sp, #32]
 800b1ba:	42a3      	cmp	r3, r4
 800b1bc:	db09      	blt.n	800b1d2 <_dtoa_r+0x8c2>
 800b1be:	1b1c      	subs	r4, r3, r4
 800b1c0:	9b03      	ldr	r3, [sp, #12]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	f6bf af30 	bge.w	800b028 <_dtoa_r+0x718>
 800b1c8:	9b00      	ldr	r3, [sp, #0]
 800b1ca:	9a03      	ldr	r2, [sp, #12]
 800b1cc:	1a9e      	subs	r6, r3, r2
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	e72b      	b.n	800b02a <_dtoa_r+0x71a>
 800b1d2:	9b08      	ldr	r3, [sp, #32]
 800b1d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b1d6:	9408      	str	r4, [sp, #32]
 800b1d8:	1ae3      	subs	r3, r4, r3
 800b1da:	441a      	add	r2, r3
 800b1dc:	9e00      	ldr	r6, [sp, #0]
 800b1de:	9b03      	ldr	r3, [sp, #12]
 800b1e0:	920d      	str	r2, [sp, #52]	@ 0x34
 800b1e2:	2400      	movs	r4, #0
 800b1e4:	e721      	b.n	800b02a <_dtoa_r+0x71a>
 800b1e6:	9c08      	ldr	r4, [sp, #32]
 800b1e8:	9e00      	ldr	r6, [sp, #0]
 800b1ea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b1ec:	e728      	b.n	800b040 <_dtoa_r+0x730>
 800b1ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b1f2:	e751      	b.n	800b098 <_dtoa_r+0x788>
 800b1f4:	9a08      	ldr	r2, [sp, #32]
 800b1f6:	9902      	ldr	r1, [sp, #8]
 800b1f8:	e750      	b.n	800b09c <_dtoa_r+0x78c>
 800b1fa:	f8cd 8008 	str.w	r8, [sp, #8]
 800b1fe:	e751      	b.n	800b0a4 <_dtoa_r+0x794>
 800b200:	2300      	movs	r3, #0
 800b202:	e779      	b.n	800b0f8 <_dtoa_r+0x7e8>
 800b204:	9b04      	ldr	r3, [sp, #16]
 800b206:	e777      	b.n	800b0f8 <_dtoa_r+0x7e8>
 800b208:	2300      	movs	r3, #0
 800b20a:	9308      	str	r3, [sp, #32]
 800b20c:	e779      	b.n	800b102 <_dtoa_r+0x7f2>
 800b20e:	d093      	beq.n	800b138 <_dtoa_r+0x828>
 800b210:	9a00      	ldr	r2, [sp, #0]
 800b212:	331c      	adds	r3, #28
 800b214:	441a      	add	r2, r3
 800b216:	9200      	str	r2, [sp, #0]
 800b218:	9a06      	ldr	r2, [sp, #24]
 800b21a:	441a      	add	r2, r3
 800b21c:	441e      	add	r6, r3
 800b21e:	9206      	str	r2, [sp, #24]
 800b220:	e78a      	b.n	800b138 <_dtoa_r+0x828>
 800b222:	4603      	mov	r3, r0
 800b224:	e7f4      	b.n	800b210 <_dtoa_r+0x900>
 800b226:	9b03      	ldr	r3, [sp, #12]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	46b8      	mov	r8, r7
 800b22c:	dc20      	bgt.n	800b270 <_dtoa_r+0x960>
 800b22e:	469b      	mov	fp, r3
 800b230:	9b07      	ldr	r3, [sp, #28]
 800b232:	2b02      	cmp	r3, #2
 800b234:	dd1e      	ble.n	800b274 <_dtoa_r+0x964>
 800b236:	f1bb 0f00 	cmp.w	fp, #0
 800b23a:	f47f adb1 	bne.w	800ada0 <_dtoa_r+0x490>
 800b23e:	4621      	mov	r1, r4
 800b240:	465b      	mov	r3, fp
 800b242:	2205      	movs	r2, #5
 800b244:	4648      	mov	r0, r9
 800b246:	f000 fa95 	bl	800b774 <__multadd>
 800b24a:	4601      	mov	r1, r0
 800b24c:	4604      	mov	r4, r0
 800b24e:	9802      	ldr	r0, [sp, #8]
 800b250:	f000 fcea 	bl	800bc28 <__mcmp>
 800b254:	2800      	cmp	r0, #0
 800b256:	f77f ada3 	ble.w	800ada0 <_dtoa_r+0x490>
 800b25a:	4656      	mov	r6, sl
 800b25c:	2331      	movs	r3, #49	@ 0x31
 800b25e:	f806 3b01 	strb.w	r3, [r6], #1
 800b262:	f108 0801 	add.w	r8, r8, #1
 800b266:	e59f      	b.n	800ada8 <_dtoa_r+0x498>
 800b268:	9c03      	ldr	r4, [sp, #12]
 800b26a:	46b8      	mov	r8, r7
 800b26c:	4625      	mov	r5, r4
 800b26e:	e7f4      	b.n	800b25a <_dtoa_r+0x94a>
 800b270:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b276:	2b00      	cmp	r3, #0
 800b278:	f000 8101 	beq.w	800b47e <_dtoa_r+0xb6e>
 800b27c:	2e00      	cmp	r6, #0
 800b27e:	dd05      	ble.n	800b28c <_dtoa_r+0x97c>
 800b280:	4629      	mov	r1, r5
 800b282:	4632      	mov	r2, r6
 800b284:	4648      	mov	r0, r9
 800b286:	f000 fc63 	bl	800bb50 <__lshift>
 800b28a:	4605      	mov	r5, r0
 800b28c:	9b08      	ldr	r3, [sp, #32]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d05c      	beq.n	800b34c <_dtoa_r+0xa3c>
 800b292:	6869      	ldr	r1, [r5, #4]
 800b294:	4648      	mov	r0, r9
 800b296:	f000 fa0b 	bl	800b6b0 <_Balloc>
 800b29a:	4606      	mov	r6, r0
 800b29c:	b928      	cbnz	r0, 800b2aa <_dtoa_r+0x99a>
 800b29e:	4b82      	ldr	r3, [pc, #520]	@ (800b4a8 <_dtoa_r+0xb98>)
 800b2a0:	4602      	mov	r2, r0
 800b2a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b2a6:	f7ff bb4a 	b.w	800a93e <_dtoa_r+0x2e>
 800b2aa:	692a      	ldr	r2, [r5, #16]
 800b2ac:	3202      	adds	r2, #2
 800b2ae:	0092      	lsls	r2, r2, #2
 800b2b0:	f105 010c 	add.w	r1, r5, #12
 800b2b4:	300c      	adds	r0, #12
 800b2b6:	f7ff fa6e 	bl	800a796 <memcpy>
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	4631      	mov	r1, r6
 800b2be:	4648      	mov	r0, r9
 800b2c0:	f000 fc46 	bl	800bb50 <__lshift>
 800b2c4:	f10a 0301 	add.w	r3, sl, #1
 800b2c8:	9300      	str	r3, [sp, #0]
 800b2ca:	eb0a 030b 	add.w	r3, sl, fp
 800b2ce:	9308      	str	r3, [sp, #32]
 800b2d0:	9b04      	ldr	r3, [sp, #16]
 800b2d2:	f003 0301 	and.w	r3, r3, #1
 800b2d6:	462f      	mov	r7, r5
 800b2d8:	9306      	str	r3, [sp, #24]
 800b2da:	4605      	mov	r5, r0
 800b2dc:	9b00      	ldr	r3, [sp, #0]
 800b2de:	9802      	ldr	r0, [sp, #8]
 800b2e0:	4621      	mov	r1, r4
 800b2e2:	f103 3bff 	add.w	fp, r3, #4294967295
 800b2e6:	f7ff fa89 	bl	800a7fc <quorem>
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	3330      	adds	r3, #48	@ 0x30
 800b2ee:	9003      	str	r0, [sp, #12]
 800b2f0:	4639      	mov	r1, r7
 800b2f2:	9802      	ldr	r0, [sp, #8]
 800b2f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2f6:	f000 fc97 	bl	800bc28 <__mcmp>
 800b2fa:	462a      	mov	r2, r5
 800b2fc:	9004      	str	r0, [sp, #16]
 800b2fe:	4621      	mov	r1, r4
 800b300:	4648      	mov	r0, r9
 800b302:	f000 fcad 	bl	800bc60 <__mdiff>
 800b306:	68c2      	ldr	r2, [r0, #12]
 800b308:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b30a:	4606      	mov	r6, r0
 800b30c:	bb02      	cbnz	r2, 800b350 <_dtoa_r+0xa40>
 800b30e:	4601      	mov	r1, r0
 800b310:	9802      	ldr	r0, [sp, #8]
 800b312:	f000 fc89 	bl	800bc28 <__mcmp>
 800b316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b318:	4602      	mov	r2, r0
 800b31a:	4631      	mov	r1, r6
 800b31c:	4648      	mov	r0, r9
 800b31e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b320:	9309      	str	r3, [sp, #36]	@ 0x24
 800b322:	f000 fa05 	bl	800b730 <_Bfree>
 800b326:	9b07      	ldr	r3, [sp, #28]
 800b328:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b32a:	9e00      	ldr	r6, [sp, #0]
 800b32c:	ea42 0103 	orr.w	r1, r2, r3
 800b330:	9b06      	ldr	r3, [sp, #24]
 800b332:	4319      	orrs	r1, r3
 800b334:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b336:	d10d      	bne.n	800b354 <_dtoa_r+0xa44>
 800b338:	2b39      	cmp	r3, #57	@ 0x39
 800b33a:	d027      	beq.n	800b38c <_dtoa_r+0xa7c>
 800b33c:	9a04      	ldr	r2, [sp, #16]
 800b33e:	2a00      	cmp	r2, #0
 800b340:	dd01      	ble.n	800b346 <_dtoa_r+0xa36>
 800b342:	9b03      	ldr	r3, [sp, #12]
 800b344:	3331      	adds	r3, #49	@ 0x31
 800b346:	f88b 3000 	strb.w	r3, [fp]
 800b34a:	e52e      	b.n	800adaa <_dtoa_r+0x49a>
 800b34c:	4628      	mov	r0, r5
 800b34e:	e7b9      	b.n	800b2c4 <_dtoa_r+0x9b4>
 800b350:	2201      	movs	r2, #1
 800b352:	e7e2      	b.n	800b31a <_dtoa_r+0xa0a>
 800b354:	9904      	ldr	r1, [sp, #16]
 800b356:	2900      	cmp	r1, #0
 800b358:	db04      	blt.n	800b364 <_dtoa_r+0xa54>
 800b35a:	9807      	ldr	r0, [sp, #28]
 800b35c:	4301      	orrs	r1, r0
 800b35e:	9806      	ldr	r0, [sp, #24]
 800b360:	4301      	orrs	r1, r0
 800b362:	d120      	bne.n	800b3a6 <_dtoa_r+0xa96>
 800b364:	2a00      	cmp	r2, #0
 800b366:	ddee      	ble.n	800b346 <_dtoa_r+0xa36>
 800b368:	9902      	ldr	r1, [sp, #8]
 800b36a:	9300      	str	r3, [sp, #0]
 800b36c:	2201      	movs	r2, #1
 800b36e:	4648      	mov	r0, r9
 800b370:	f000 fbee 	bl	800bb50 <__lshift>
 800b374:	4621      	mov	r1, r4
 800b376:	9002      	str	r0, [sp, #8]
 800b378:	f000 fc56 	bl	800bc28 <__mcmp>
 800b37c:	2800      	cmp	r0, #0
 800b37e:	9b00      	ldr	r3, [sp, #0]
 800b380:	dc02      	bgt.n	800b388 <_dtoa_r+0xa78>
 800b382:	d1e0      	bne.n	800b346 <_dtoa_r+0xa36>
 800b384:	07da      	lsls	r2, r3, #31
 800b386:	d5de      	bpl.n	800b346 <_dtoa_r+0xa36>
 800b388:	2b39      	cmp	r3, #57	@ 0x39
 800b38a:	d1da      	bne.n	800b342 <_dtoa_r+0xa32>
 800b38c:	2339      	movs	r3, #57	@ 0x39
 800b38e:	f88b 3000 	strb.w	r3, [fp]
 800b392:	4633      	mov	r3, r6
 800b394:	461e      	mov	r6, r3
 800b396:	3b01      	subs	r3, #1
 800b398:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b39c:	2a39      	cmp	r2, #57	@ 0x39
 800b39e:	d04e      	beq.n	800b43e <_dtoa_r+0xb2e>
 800b3a0:	3201      	adds	r2, #1
 800b3a2:	701a      	strb	r2, [r3, #0]
 800b3a4:	e501      	b.n	800adaa <_dtoa_r+0x49a>
 800b3a6:	2a00      	cmp	r2, #0
 800b3a8:	dd03      	ble.n	800b3b2 <_dtoa_r+0xaa2>
 800b3aa:	2b39      	cmp	r3, #57	@ 0x39
 800b3ac:	d0ee      	beq.n	800b38c <_dtoa_r+0xa7c>
 800b3ae:	3301      	adds	r3, #1
 800b3b0:	e7c9      	b.n	800b346 <_dtoa_r+0xa36>
 800b3b2:	9a00      	ldr	r2, [sp, #0]
 800b3b4:	9908      	ldr	r1, [sp, #32]
 800b3b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b3ba:	428a      	cmp	r2, r1
 800b3bc:	d028      	beq.n	800b410 <_dtoa_r+0xb00>
 800b3be:	9902      	ldr	r1, [sp, #8]
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	220a      	movs	r2, #10
 800b3c4:	4648      	mov	r0, r9
 800b3c6:	f000 f9d5 	bl	800b774 <__multadd>
 800b3ca:	42af      	cmp	r7, r5
 800b3cc:	9002      	str	r0, [sp, #8]
 800b3ce:	f04f 0300 	mov.w	r3, #0
 800b3d2:	f04f 020a 	mov.w	r2, #10
 800b3d6:	4639      	mov	r1, r7
 800b3d8:	4648      	mov	r0, r9
 800b3da:	d107      	bne.n	800b3ec <_dtoa_r+0xadc>
 800b3dc:	f000 f9ca 	bl	800b774 <__multadd>
 800b3e0:	4607      	mov	r7, r0
 800b3e2:	4605      	mov	r5, r0
 800b3e4:	9b00      	ldr	r3, [sp, #0]
 800b3e6:	3301      	adds	r3, #1
 800b3e8:	9300      	str	r3, [sp, #0]
 800b3ea:	e777      	b.n	800b2dc <_dtoa_r+0x9cc>
 800b3ec:	f000 f9c2 	bl	800b774 <__multadd>
 800b3f0:	4629      	mov	r1, r5
 800b3f2:	4607      	mov	r7, r0
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	220a      	movs	r2, #10
 800b3f8:	4648      	mov	r0, r9
 800b3fa:	f000 f9bb 	bl	800b774 <__multadd>
 800b3fe:	4605      	mov	r5, r0
 800b400:	e7f0      	b.n	800b3e4 <_dtoa_r+0xad4>
 800b402:	f1bb 0f00 	cmp.w	fp, #0
 800b406:	bfcc      	ite	gt
 800b408:	465e      	movgt	r6, fp
 800b40a:	2601      	movle	r6, #1
 800b40c:	4456      	add	r6, sl
 800b40e:	2700      	movs	r7, #0
 800b410:	9902      	ldr	r1, [sp, #8]
 800b412:	9300      	str	r3, [sp, #0]
 800b414:	2201      	movs	r2, #1
 800b416:	4648      	mov	r0, r9
 800b418:	f000 fb9a 	bl	800bb50 <__lshift>
 800b41c:	4621      	mov	r1, r4
 800b41e:	9002      	str	r0, [sp, #8]
 800b420:	f000 fc02 	bl	800bc28 <__mcmp>
 800b424:	2800      	cmp	r0, #0
 800b426:	dcb4      	bgt.n	800b392 <_dtoa_r+0xa82>
 800b428:	d102      	bne.n	800b430 <_dtoa_r+0xb20>
 800b42a:	9b00      	ldr	r3, [sp, #0]
 800b42c:	07db      	lsls	r3, r3, #31
 800b42e:	d4b0      	bmi.n	800b392 <_dtoa_r+0xa82>
 800b430:	4633      	mov	r3, r6
 800b432:	461e      	mov	r6, r3
 800b434:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b438:	2a30      	cmp	r2, #48	@ 0x30
 800b43a:	d0fa      	beq.n	800b432 <_dtoa_r+0xb22>
 800b43c:	e4b5      	b.n	800adaa <_dtoa_r+0x49a>
 800b43e:	459a      	cmp	sl, r3
 800b440:	d1a8      	bne.n	800b394 <_dtoa_r+0xa84>
 800b442:	2331      	movs	r3, #49	@ 0x31
 800b444:	f108 0801 	add.w	r8, r8, #1
 800b448:	f88a 3000 	strb.w	r3, [sl]
 800b44c:	e4ad      	b.n	800adaa <_dtoa_r+0x49a>
 800b44e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b450:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b4ac <_dtoa_r+0xb9c>
 800b454:	b11b      	cbz	r3, 800b45e <_dtoa_r+0xb4e>
 800b456:	f10a 0308 	add.w	r3, sl, #8
 800b45a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b45c:	6013      	str	r3, [r2, #0]
 800b45e:	4650      	mov	r0, sl
 800b460:	b017      	add	sp, #92	@ 0x5c
 800b462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b466:	9b07      	ldr	r3, [sp, #28]
 800b468:	2b01      	cmp	r3, #1
 800b46a:	f77f ae2e 	ble.w	800b0ca <_dtoa_r+0x7ba>
 800b46e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b470:	9308      	str	r3, [sp, #32]
 800b472:	2001      	movs	r0, #1
 800b474:	e64d      	b.n	800b112 <_dtoa_r+0x802>
 800b476:	f1bb 0f00 	cmp.w	fp, #0
 800b47a:	f77f aed9 	ble.w	800b230 <_dtoa_r+0x920>
 800b47e:	4656      	mov	r6, sl
 800b480:	9802      	ldr	r0, [sp, #8]
 800b482:	4621      	mov	r1, r4
 800b484:	f7ff f9ba 	bl	800a7fc <quorem>
 800b488:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b48c:	f806 3b01 	strb.w	r3, [r6], #1
 800b490:	eba6 020a 	sub.w	r2, r6, sl
 800b494:	4593      	cmp	fp, r2
 800b496:	ddb4      	ble.n	800b402 <_dtoa_r+0xaf2>
 800b498:	9902      	ldr	r1, [sp, #8]
 800b49a:	2300      	movs	r3, #0
 800b49c:	220a      	movs	r2, #10
 800b49e:	4648      	mov	r0, r9
 800b4a0:	f000 f968 	bl	800b774 <__multadd>
 800b4a4:	9002      	str	r0, [sp, #8]
 800b4a6:	e7eb      	b.n	800b480 <_dtoa_r+0xb70>
 800b4a8:	0800ea91 	.word	0x0800ea91
 800b4ac:	0800ea2c 	.word	0x0800ea2c

0800b4b0 <_free_r>:
 800b4b0:	b538      	push	{r3, r4, r5, lr}
 800b4b2:	4605      	mov	r5, r0
 800b4b4:	2900      	cmp	r1, #0
 800b4b6:	d041      	beq.n	800b53c <_free_r+0x8c>
 800b4b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4bc:	1f0c      	subs	r4, r1, #4
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	bfb8      	it	lt
 800b4c2:	18e4      	addlt	r4, r4, r3
 800b4c4:	f000 f8e8 	bl	800b698 <__malloc_lock>
 800b4c8:	4a1d      	ldr	r2, [pc, #116]	@ (800b540 <_free_r+0x90>)
 800b4ca:	6813      	ldr	r3, [r2, #0]
 800b4cc:	b933      	cbnz	r3, 800b4dc <_free_r+0x2c>
 800b4ce:	6063      	str	r3, [r4, #4]
 800b4d0:	6014      	str	r4, [r2, #0]
 800b4d2:	4628      	mov	r0, r5
 800b4d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4d8:	f000 b8e4 	b.w	800b6a4 <__malloc_unlock>
 800b4dc:	42a3      	cmp	r3, r4
 800b4de:	d908      	bls.n	800b4f2 <_free_r+0x42>
 800b4e0:	6820      	ldr	r0, [r4, #0]
 800b4e2:	1821      	adds	r1, r4, r0
 800b4e4:	428b      	cmp	r3, r1
 800b4e6:	bf01      	itttt	eq
 800b4e8:	6819      	ldreq	r1, [r3, #0]
 800b4ea:	685b      	ldreq	r3, [r3, #4]
 800b4ec:	1809      	addeq	r1, r1, r0
 800b4ee:	6021      	streq	r1, [r4, #0]
 800b4f0:	e7ed      	b.n	800b4ce <_free_r+0x1e>
 800b4f2:	461a      	mov	r2, r3
 800b4f4:	685b      	ldr	r3, [r3, #4]
 800b4f6:	b10b      	cbz	r3, 800b4fc <_free_r+0x4c>
 800b4f8:	42a3      	cmp	r3, r4
 800b4fa:	d9fa      	bls.n	800b4f2 <_free_r+0x42>
 800b4fc:	6811      	ldr	r1, [r2, #0]
 800b4fe:	1850      	adds	r0, r2, r1
 800b500:	42a0      	cmp	r0, r4
 800b502:	d10b      	bne.n	800b51c <_free_r+0x6c>
 800b504:	6820      	ldr	r0, [r4, #0]
 800b506:	4401      	add	r1, r0
 800b508:	1850      	adds	r0, r2, r1
 800b50a:	4283      	cmp	r3, r0
 800b50c:	6011      	str	r1, [r2, #0]
 800b50e:	d1e0      	bne.n	800b4d2 <_free_r+0x22>
 800b510:	6818      	ldr	r0, [r3, #0]
 800b512:	685b      	ldr	r3, [r3, #4]
 800b514:	6053      	str	r3, [r2, #4]
 800b516:	4408      	add	r0, r1
 800b518:	6010      	str	r0, [r2, #0]
 800b51a:	e7da      	b.n	800b4d2 <_free_r+0x22>
 800b51c:	d902      	bls.n	800b524 <_free_r+0x74>
 800b51e:	230c      	movs	r3, #12
 800b520:	602b      	str	r3, [r5, #0]
 800b522:	e7d6      	b.n	800b4d2 <_free_r+0x22>
 800b524:	6820      	ldr	r0, [r4, #0]
 800b526:	1821      	adds	r1, r4, r0
 800b528:	428b      	cmp	r3, r1
 800b52a:	bf04      	itt	eq
 800b52c:	6819      	ldreq	r1, [r3, #0]
 800b52e:	685b      	ldreq	r3, [r3, #4]
 800b530:	6063      	str	r3, [r4, #4]
 800b532:	bf04      	itt	eq
 800b534:	1809      	addeq	r1, r1, r0
 800b536:	6021      	streq	r1, [r4, #0]
 800b538:	6054      	str	r4, [r2, #4]
 800b53a:	e7ca      	b.n	800b4d2 <_free_r+0x22>
 800b53c:	bd38      	pop	{r3, r4, r5, pc}
 800b53e:	bf00      	nop
 800b540:	2000210c 	.word	0x2000210c

0800b544 <malloc>:
 800b544:	4b02      	ldr	r3, [pc, #8]	@ (800b550 <malloc+0xc>)
 800b546:	4601      	mov	r1, r0
 800b548:	6818      	ldr	r0, [r3, #0]
 800b54a:	f000 b825 	b.w	800b598 <_malloc_r>
 800b54e:	bf00      	nop
 800b550:	20000038 	.word	0x20000038

0800b554 <sbrk_aligned>:
 800b554:	b570      	push	{r4, r5, r6, lr}
 800b556:	4e0f      	ldr	r6, [pc, #60]	@ (800b594 <sbrk_aligned+0x40>)
 800b558:	460c      	mov	r4, r1
 800b55a:	6831      	ldr	r1, [r6, #0]
 800b55c:	4605      	mov	r5, r0
 800b55e:	b911      	cbnz	r1, 800b566 <sbrk_aligned+0x12>
 800b560:	f002 f9a8 	bl	800d8b4 <_sbrk_r>
 800b564:	6030      	str	r0, [r6, #0]
 800b566:	4621      	mov	r1, r4
 800b568:	4628      	mov	r0, r5
 800b56a:	f002 f9a3 	bl	800d8b4 <_sbrk_r>
 800b56e:	1c43      	adds	r3, r0, #1
 800b570:	d103      	bne.n	800b57a <sbrk_aligned+0x26>
 800b572:	f04f 34ff 	mov.w	r4, #4294967295
 800b576:	4620      	mov	r0, r4
 800b578:	bd70      	pop	{r4, r5, r6, pc}
 800b57a:	1cc4      	adds	r4, r0, #3
 800b57c:	f024 0403 	bic.w	r4, r4, #3
 800b580:	42a0      	cmp	r0, r4
 800b582:	d0f8      	beq.n	800b576 <sbrk_aligned+0x22>
 800b584:	1a21      	subs	r1, r4, r0
 800b586:	4628      	mov	r0, r5
 800b588:	f002 f994 	bl	800d8b4 <_sbrk_r>
 800b58c:	3001      	adds	r0, #1
 800b58e:	d1f2      	bne.n	800b576 <sbrk_aligned+0x22>
 800b590:	e7ef      	b.n	800b572 <sbrk_aligned+0x1e>
 800b592:	bf00      	nop
 800b594:	20002108 	.word	0x20002108

0800b598 <_malloc_r>:
 800b598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b59c:	1ccd      	adds	r5, r1, #3
 800b59e:	f025 0503 	bic.w	r5, r5, #3
 800b5a2:	3508      	adds	r5, #8
 800b5a4:	2d0c      	cmp	r5, #12
 800b5a6:	bf38      	it	cc
 800b5a8:	250c      	movcc	r5, #12
 800b5aa:	2d00      	cmp	r5, #0
 800b5ac:	4606      	mov	r6, r0
 800b5ae:	db01      	blt.n	800b5b4 <_malloc_r+0x1c>
 800b5b0:	42a9      	cmp	r1, r5
 800b5b2:	d904      	bls.n	800b5be <_malloc_r+0x26>
 800b5b4:	230c      	movs	r3, #12
 800b5b6:	6033      	str	r3, [r6, #0]
 800b5b8:	2000      	movs	r0, #0
 800b5ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b694 <_malloc_r+0xfc>
 800b5c2:	f000 f869 	bl	800b698 <__malloc_lock>
 800b5c6:	f8d8 3000 	ldr.w	r3, [r8]
 800b5ca:	461c      	mov	r4, r3
 800b5cc:	bb44      	cbnz	r4, 800b620 <_malloc_r+0x88>
 800b5ce:	4629      	mov	r1, r5
 800b5d0:	4630      	mov	r0, r6
 800b5d2:	f7ff ffbf 	bl	800b554 <sbrk_aligned>
 800b5d6:	1c43      	adds	r3, r0, #1
 800b5d8:	4604      	mov	r4, r0
 800b5da:	d158      	bne.n	800b68e <_malloc_r+0xf6>
 800b5dc:	f8d8 4000 	ldr.w	r4, [r8]
 800b5e0:	4627      	mov	r7, r4
 800b5e2:	2f00      	cmp	r7, #0
 800b5e4:	d143      	bne.n	800b66e <_malloc_r+0xd6>
 800b5e6:	2c00      	cmp	r4, #0
 800b5e8:	d04b      	beq.n	800b682 <_malloc_r+0xea>
 800b5ea:	6823      	ldr	r3, [r4, #0]
 800b5ec:	4639      	mov	r1, r7
 800b5ee:	4630      	mov	r0, r6
 800b5f0:	eb04 0903 	add.w	r9, r4, r3
 800b5f4:	f002 f95e 	bl	800d8b4 <_sbrk_r>
 800b5f8:	4581      	cmp	r9, r0
 800b5fa:	d142      	bne.n	800b682 <_malloc_r+0xea>
 800b5fc:	6821      	ldr	r1, [r4, #0]
 800b5fe:	1a6d      	subs	r5, r5, r1
 800b600:	4629      	mov	r1, r5
 800b602:	4630      	mov	r0, r6
 800b604:	f7ff ffa6 	bl	800b554 <sbrk_aligned>
 800b608:	3001      	adds	r0, #1
 800b60a:	d03a      	beq.n	800b682 <_malloc_r+0xea>
 800b60c:	6823      	ldr	r3, [r4, #0]
 800b60e:	442b      	add	r3, r5
 800b610:	6023      	str	r3, [r4, #0]
 800b612:	f8d8 3000 	ldr.w	r3, [r8]
 800b616:	685a      	ldr	r2, [r3, #4]
 800b618:	bb62      	cbnz	r2, 800b674 <_malloc_r+0xdc>
 800b61a:	f8c8 7000 	str.w	r7, [r8]
 800b61e:	e00f      	b.n	800b640 <_malloc_r+0xa8>
 800b620:	6822      	ldr	r2, [r4, #0]
 800b622:	1b52      	subs	r2, r2, r5
 800b624:	d420      	bmi.n	800b668 <_malloc_r+0xd0>
 800b626:	2a0b      	cmp	r2, #11
 800b628:	d917      	bls.n	800b65a <_malloc_r+0xc2>
 800b62a:	1961      	adds	r1, r4, r5
 800b62c:	42a3      	cmp	r3, r4
 800b62e:	6025      	str	r5, [r4, #0]
 800b630:	bf18      	it	ne
 800b632:	6059      	strne	r1, [r3, #4]
 800b634:	6863      	ldr	r3, [r4, #4]
 800b636:	bf08      	it	eq
 800b638:	f8c8 1000 	streq.w	r1, [r8]
 800b63c:	5162      	str	r2, [r4, r5]
 800b63e:	604b      	str	r3, [r1, #4]
 800b640:	4630      	mov	r0, r6
 800b642:	f000 f82f 	bl	800b6a4 <__malloc_unlock>
 800b646:	f104 000b 	add.w	r0, r4, #11
 800b64a:	1d23      	adds	r3, r4, #4
 800b64c:	f020 0007 	bic.w	r0, r0, #7
 800b650:	1ac2      	subs	r2, r0, r3
 800b652:	bf1c      	itt	ne
 800b654:	1a1b      	subne	r3, r3, r0
 800b656:	50a3      	strne	r3, [r4, r2]
 800b658:	e7af      	b.n	800b5ba <_malloc_r+0x22>
 800b65a:	6862      	ldr	r2, [r4, #4]
 800b65c:	42a3      	cmp	r3, r4
 800b65e:	bf0c      	ite	eq
 800b660:	f8c8 2000 	streq.w	r2, [r8]
 800b664:	605a      	strne	r2, [r3, #4]
 800b666:	e7eb      	b.n	800b640 <_malloc_r+0xa8>
 800b668:	4623      	mov	r3, r4
 800b66a:	6864      	ldr	r4, [r4, #4]
 800b66c:	e7ae      	b.n	800b5cc <_malloc_r+0x34>
 800b66e:	463c      	mov	r4, r7
 800b670:	687f      	ldr	r7, [r7, #4]
 800b672:	e7b6      	b.n	800b5e2 <_malloc_r+0x4a>
 800b674:	461a      	mov	r2, r3
 800b676:	685b      	ldr	r3, [r3, #4]
 800b678:	42a3      	cmp	r3, r4
 800b67a:	d1fb      	bne.n	800b674 <_malloc_r+0xdc>
 800b67c:	2300      	movs	r3, #0
 800b67e:	6053      	str	r3, [r2, #4]
 800b680:	e7de      	b.n	800b640 <_malloc_r+0xa8>
 800b682:	230c      	movs	r3, #12
 800b684:	6033      	str	r3, [r6, #0]
 800b686:	4630      	mov	r0, r6
 800b688:	f000 f80c 	bl	800b6a4 <__malloc_unlock>
 800b68c:	e794      	b.n	800b5b8 <_malloc_r+0x20>
 800b68e:	6005      	str	r5, [r0, #0]
 800b690:	e7d6      	b.n	800b640 <_malloc_r+0xa8>
 800b692:	bf00      	nop
 800b694:	2000210c 	.word	0x2000210c

0800b698 <__malloc_lock>:
 800b698:	4801      	ldr	r0, [pc, #4]	@ (800b6a0 <__malloc_lock+0x8>)
 800b69a:	f7ff b87a 	b.w	800a792 <__retarget_lock_acquire_recursive>
 800b69e:	bf00      	nop
 800b6a0:	20002104 	.word	0x20002104

0800b6a4 <__malloc_unlock>:
 800b6a4:	4801      	ldr	r0, [pc, #4]	@ (800b6ac <__malloc_unlock+0x8>)
 800b6a6:	f7ff b875 	b.w	800a794 <__retarget_lock_release_recursive>
 800b6aa:	bf00      	nop
 800b6ac:	20002104 	.word	0x20002104

0800b6b0 <_Balloc>:
 800b6b0:	b570      	push	{r4, r5, r6, lr}
 800b6b2:	69c6      	ldr	r6, [r0, #28]
 800b6b4:	4604      	mov	r4, r0
 800b6b6:	460d      	mov	r5, r1
 800b6b8:	b976      	cbnz	r6, 800b6d8 <_Balloc+0x28>
 800b6ba:	2010      	movs	r0, #16
 800b6bc:	f7ff ff42 	bl	800b544 <malloc>
 800b6c0:	4602      	mov	r2, r0
 800b6c2:	61e0      	str	r0, [r4, #28]
 800b6c4:	b920      	cbnz	r0, 800b6d0 <_Balloc+0x20>
 800b6c6:	4b18      	ldr	r3, [pc, #96]	@ (800b728 <_Balloc+0x78>)
 800b6c8:	4818      	ldr	r0, [pc, #96]	@ (800b72c <_Balloc+0x7c>)
 800b6ca:	216b      	movs	r1, #107	@ 0x6b
 800b6cc:	f7ff f878 	bl	800a7c0 <__assert_func>
 800b6d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b6d4:	6006      	str	r6, [r0, #0]
 800b6d6:	60c6      	str	r6, [r0, #12]
 800b6d8:	69e6      	ldr	r6, [r4, #28]
 800b6da:	68f3      	ldr	r3, [r6, #12]
 800b6dc:	b183      	cbz	r3, 800b700 <_Balloc+0x50>
 800b6de:	69e3      	ldr	r3, [r4, #28]
 800b6e0:	68db      	ldr	r3, [r3, #12]
 800b6e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b6e6:	b9b8      	cbnz	r0, 800b718 <_Balloc+0x68>
 800b6e8:	2101      	movs	r1, #1
 800b6ea:	fa01 f605 	lsl.w	r6, r1, r5
 800b6ee:	1d72      	adds	r2, r6, #5
 800b6f0:	0092      	lsls	r2, r2, #2
 800b6f2:	4620      	mov	r0, r4
 800b6f4:	f002 f8ff 	bl	800d8f6 <_calloc_r>
 800b6f8:	b160      	cbz	r0, 800b714 <_Balloc+0x64>
 800b6fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b6fe:	e00e      	b.n	800b71e <_Balloc+0x6e>
 800b700:	2221      	movs	r2, #33	@ 0x21
 800b702:	2104      	movs	r1, #4
 800b704:	4620      	mov	r0, r4
 800b706:	f002 f8f6 	bl	800d8f6 <_calloc_r>
 800b70a:	69e3      	ldr	r3, [r4, #28]
 800b70c:	60f0      	str	r0, [r6, #12]
 800b70e:	68db      	ldr	r3, [r3, #12]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d1e4      	bne.n	800b6de <_Balloc+0x2e>
 800b714:	2000      	movs	r0, #0
 800b716:	bd70      	pop	{r4, r5, r6, pc}
 800b718:	6802      	ldr	r2, [r0, #0]
 800b71a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b71e:	2300      	movs	r3, #0
 800b720:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b724:	e7f7      	b.n	800b716 <_Balloc+0x66>
 800b726:	bf00      	nop
 800b728:	0800e97f 	.word	0x0800e97f
 800b72c:	0800eaa2 	.word	0x0800eaa2

0800b730 <_Bfree>:
 800b730:	b570      	push	{r4, r5, r6, lr}
 800b732:	69c6      	ldr	r6, [r0, #28]
 800b734:	4605      	mov	r5, r0
 800b736:	460c      	mov	r4, r1
 800b738:	b976      	cbnz	r6, 800b758 <_Bfree+0x28>
 800b73a:	2010      	movs	r0, #16
 800b73c:	f7ff ff02 	bl	800b544 <malloc>
 800b740:	4602      	mov	r2, r0
 800b742:	61e8      	str	r0, [r5, #28]
 800b744:	b920      	cbnz	r0, 800b750 <_Bfree+0x20>
 800b746:	4b09      	ldr	r3, [pc, #36]	@ (800b76c <_Bfree+0x3c>)
 800b748:	4809      	ldr	r0, [pc, #36]	@ (800b770 <_Bfree+0x40>)
 800b74a:	218f      	movs	r1, #143	@ 0x8f
 800b74c:	f7ff f838 	bl	800a7c0 <__assert_func>
 800b750:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b754:	6006      	str	r6, [r0, #0]
 800b756:	60c6      	str	r6, [r0, #12]
 800b758:	b13c      	cbz	r4, 800b76a <_Bfree+0x3a>
 800b75a:	69eb      	ldr	r3, [r5, #28]
 800b75c:	6862      	ldr	r2, [r4, #4]
 800b75e:	68db      	ldr	r3, [r3, #12]
 800b760:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b764:	6021      	str	r1, [r4, #0]
 800b766:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b76a:	bd70      	pop	{r4, r5, r6, pc}
 800b76c:	0800e97f 	.word	0x0800e97f
 800b770:	0800eaa2 	.word	0x0800eaa2

0800b774 <__multadd>:
 800b774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b778:	690d      	ldr	r5, [r1, #16]
 800b77a:	4607      	mov	r7, r0
 800b77c:	460c      	mov	r4, r1
 800b77e:	461e      	mov	r6, r3
 800b780:	f101 0c14 	add.w	ip, r1, #20
 800b784:	2000      	movs	r0, #0
 800b786:	f8dc 3000 	ldr.w	r3, [ip]
 800b78a:	b299      	uxth	r1, r3
 800b78c:	fb02 6101 	mla	r1, r2, r1, r6
 800b790:	0c1e      	lsrs	r6, r3, #16
 800b792:	0c0b      	lsrs	r3, r1, #16
 800b794:	fb02 3306 	mla	r3, r2, r6, r3
 800b798:	b289      	uxth	r1, r1
 800b79a:	3001      	adds	r0, #1
 800b79c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b7a0:	4285      	cmp	r5, r0
 800b7a2:	f84c 1b04 	str.w	r1, [ip], #4
 800b7a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b7aa:	dcec      	bgt.n	800b786 <__multadd+0x12>
 800b7ac:	b30e      	cbz	r6, 800b7f2 <__multadd+0x7e>
 800b7ae:	68a3      	ldr	r3, [r4, #8]
 800b7b0:	42ab      	cmp	r3, r5
 800b7b2:	dc19      	bgt.n	800b7e8 <__multadd+0x74>
 800b7b4:	6861      	ldr	r1, [r4, #4]
 800b7b6:	4638      	mov	r0, r7
 800b7b8:	3101      	adds	r1, #1
 800b7ba:	f7ff ff79 	bl	800b6b0 <_Balloc>
 800b7be:	4680      	mov	r8, r0
 800b7c0:	b928      	cbnz	r0, 800b7ce <__multadd+0x5a>
 800b7c2:	4602      	mov	r2, r0
 800b7c4:	4b0c      	ldr	r3, [pc, #48]	@ (800b7f8 <__multadd+0x84>)
 800b7c6:	480d      	ldr	r0, [pc, #52]	@ (800b7fc <__multadd+0x88>)
 800b7c8:	21ba      	movs	r1, #186	@ 0xba
 800b7ca:	f7fe fff9 	bl	800a7c0 <__assert_func>
 800b7ce:	6922      	ldr	r2, [r4, #16]
 800b7d0:	3202      	adds	r2, #2
 800b7d2:	f104 010c 	add.w	r1, r4, #12
 800b7d6:	0092      	lsls	r2, r2, #2
 800b7d8:	300c      	adds	r0, #12
 800b7da:	f7fe ffdc 	bl	800a796 <memcpy>
 800b7de:	4621      	mov	r1, r4
 800b7e0:	4638      	mov	r0, r7
 800b7e2:	f7ff ffa5 	bl	800b730 <_Bfree>
 800b7e6:	4644      	mov	r4, r8
 800b7e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b7ec:	3501      	adds	r5, #1
 800b7ee:	615e      	str	r6, [r3, #20]
 800b7f0:	6125      	str	r5, [r4, #16]
 800b7f2:	4620      	mov	r0, r4
 800b7f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7f8:	0800ea91 	.word	0x0800ea91
 800b7fc:	0800eaa2 	.word	0x0800eaa2

0800b800 <__s2b>:
 800b800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b804:	460c      	mov	r4, r1
 800b806:	4615      	mov	r5, r2
 800b808:	461f      	mov	r7, r3
 800b80a:	2209      	movs	r2, #9
 800b80c:	3308      	adds	r3, #8
 800b80e:	4606      	mov	r6, r0
 800b810:	fb93 f3f2 	sdiv	r3, r3, r2
 800b814:	2100      	movs	r1, #0
 800b816:	2201      	movs	r2, #1
 800b818:	429a      	cmp	r2, r3
 800b81a:	db09      	blt.n	800b830 <__s2b+0x30>
 800b81c:	4630      	mov	r0, r6
 800b81e:	f7ff ff47 	bl	800b6b0 <_Balloc>
 800b822:	b940      	cbnz	r0, 800b836 <__s2b+0x36>
 800b824:	4602      	mov	r2, r0
 800b826:	4b19      	ldr	r3, [pc, #100]	@ (800b88c <__s2b+0x8c>)
 800b828:	4819      	ldr	r0, [pc, #100]	@ (800b890 <__s2b+0x90>)
 800b82a:	21d3      	movs	r1, #211	@ 0xd3
 800b82c:	f7fe ffc8 	bl	800a7c0 <__assert_func>
 800b830:	0052      	lsls	r2, r2, #1
 800b832:	3101      	adds	r1, #1
 800b834:	e7f0      	b.n	800b818 <__s2b+0x18>
 800b836:	9b08      	ldr	r3, [sp, #32]
 800b838:	6143      	str	r3, [r0, #20]
 800b83a:	2d09      	cmp	r5, #9
 800b83c:	f04f 0301 	mov.w	r3, #1
 800b840:	6103      	str	r3, [r0, #16]
 800b842:	dd16      	ble.n	800b872 <__s2b+0x72>
 800b844:	f104 0909 	add.w	r9, r4, #9
 800b848:	46c8      	mov	r8, r9
 800b84a:	442c      	add	r4, r5
 800b84c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b850:	4601      	mov	r1, r0
 800b852:	3b30      	subs	r3, #48	@ 0x30
 800b854:	220a      	movs	r2, #10
 800b856:	4630      	mov	r0, r6
 800b858:	f7ff ff8c 	bl	800b774 <__multadd>
 800b85c:	45a0      	cmp	r8, r4
 800b85e:	d1f5      	bne.n	800b84c <__s2b+0x4c>
 800b860:	f1a5 0408 	sub.w	r4, r5, #8
 800b864:	444c      	add	r4, r9
 800b866:	1b2d      	subs	r5, r5, r4
 800b868:	1963      	adds	r3, r4, r5
 800b86a:	42bb      	cmp	r3, r7
 800b86c:	db04      	blt.n	800b878 <__s2b+0x78>
 800b86e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b872:	340a      	adds	r4, #10
 800b874:	2509      	movs	r5, #9
 800b876:	e7f6      	b.n	800b866 <__s2b+0x66>
 800b878:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b87c:	4601      	mov	r1, r0
 800b87e:	3b30      	subs	r3, #48	@ 0x30
 800b880:	220a      	movs	r2, #10
 800b882:	4630      	mov	r0, r6
 800b884:	f7ff ff76 	bl	800b774 <__multadd>
 800b888:	e7ee      	b.n	800b868 <__s2b+0x68>
 800b88a:	bf00      	nop
 800b88c:	0800ea91 	.word	0x0800ea91
 800b890:	0800eaa2 	.word	0x0800eaa2

0800b894 <__hi0bits>:
 800b894:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b898:	4603      	mov	r3, r0
 800b89a:	bf36      	itet	cc
 800b89c:	0403      	lslcc	r3, r0, #16
 800b89e:	2000      	movcs	r0, #0
 800b8a0:	2010      	movcc	r0, #16
 800b8a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b8a6:	bf3c      	itt	cc
 800b8a8:	021b      	lslcc	r3, r3, #8
 800b8aa:	3008      	addcc	r0, #8
 800b8ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b8b0:	bf3c      	itt	cc
 800b8b2:	011b      	lslcc	r3, r3, #4
 800b8b4:	3004      	addcc	r0, #4
 800b8b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8ba:	bf3c      	itt	cc
 800b8bc:	009b      	lslcc	r3, r3, #2
 800b8be:	3002      	addcc	r0, #2
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	db05      	blt.n	800b8d0 <__hi0bits+0x3c>
 800b8c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b8c8:	f100 0001 	add.w	r0, r0, #1
 800b8cc:	bf08      	it	eq
 800b8ce:	2020      	moveq	r0, #32
 800b8d0:	4770      	bx	lr

0800b8d2 <__lo0bits>:
 800b8d2:	6803      	ldr	r3, [r0, #0]
 800b8d4:	4602      	mov	r2, r0
 800b8d6:	f013 0007 	ands.w	r0, r3, #7
 800b8da:	d00b      	beq.n	800b8f4 <__lo0bits+0x22>
 800b8dc:	07d9      	lsls	r1, r3, #31
 800b8de:	d421      	bmi.n	800b924 <__lo0bits+0x52>
 800b8e0:	0798      	lsls	r0, r3, #30
 800b8e2:	bf49      	itett	mi
 800b8e4:	085b      	lsrmi	r3, r3, #1
 800b8e6:	089b      	lsrpl	r3, r3, #2
 800b8e8:	2001      	movmi	r0, #1
 800b8ea:	6013      	strmi	r3, [r2, #0]
 800b8ec:	bf5c      	itt	pl
 800b8ee:	6013      	strpl	r3, [r2, #0]
 800b8f0:	2002      	movpl	r0, #2
 800b8f2:	4770      	bx	lr
 800b8f4:	b299      	uxth	r1, r3
 800b8f6:	b909      	cbnz	r1, 800b8fc <__lo0bits+0x2a>
 800b8f8:	0c1b      	lsrs	r3, r3, #16
 800b8fa:	2010      	movs	r0, #16
 800b8fc:	b2d9      	uxtb	r1, r3
 800b8fe:	b909      	cbnz	r1, 800b904 <__lo0bits+0x32>
 800b900:	3008      	adds	r0, #8
 800b902:	0a1b      	lsrs	r3, r3, #8
 800b904:	0719      	lsls	r1, r3, #28
 800b906:	bf04      	itt	eq
 800b908:	091b      	lsreq	r3, r3, #4
 800b90a:	3004      	addeq	r0, #4
 800b90c:	0799      	lsls	r1, r3, #30
 800b90e:	bf04      	itt	eq
 800b910:	089b      	lsreq	r3, r3, #2
 800b912:	3002      	addeq	r0, #2
 800b914:	07d9      	lsls	r1, r3, #31
 800b916:	d403      	bmi.n	800b920 <__lo0bits+0x4e>
 800b918:	085b      	lsrs	r3, r3, #1
 800b91a:	f100 0001 	add.w	r0, r0, #1
 800b91e:	d003      	beq.n	800b928 <__lo0bits+0x56>
 800b920:	6013      	str	r3, [r2, #0]
 800b922:	4770      	bx	lr
 800b924:	2000      	movs	r0, #0
 800b926:	4770      	bx	lr
 800b928:	2020      	movs	r0, #32
 800b92a:	4770      	bx	lr

0800b92c <__i2b>:
 800b92c:	b510      	push	{r4, lr}
 800b92e:	460c      	mov	r4, r1
 800b930:	2101      	movs	r1, #1
 800b932:	f7ff febd 	bl	800b6b0 <_Balloc>
 800b936:	4602      	mov	r2, r0
 800b938:	b928      	cbnz	r0, 800b946 <__i2b+0x1a>
 800b93a:	4b05      	ldr	r3, [pc, #20]	@ (800b950 <__i2b+0x24>)
 800b93c:	4805      	ldr	r0, [pc, #20]	@ (800b954 <__i2b+0x28>)
 800b93e:	f240 1145 	movw	r1, #325	@ 0x145
 800b942:	f7fe ff3d 	bl	800a7c0 <__assert_func>
 800b946:	2301      	movs	r3, #1
 800b948:	6144      	str	r4, [r0, #20]
 800b94a:	6103      	str	r3, [r0, #16]
 800b94c:	bd10      	pop	{r4, pc}
 800b94e:	bf00      	nop
 800b950:	0800ea91 	.word	0x0800ea91
 800b954:	0800eaa2 	.word	0x0800eaa2

0800b958 <__multiply>:
 800b958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b95c:	4617      	mov	r7, r2
 800b95e:	690a      	ldr	r2, [r1, #16]
 800b960:	693b      	ldr	r3, [r7, #16]
 800b962:	429a      	cmp	r2, r3
 800b964:	bfa8      	it	ge
 800b966:	463b      	movge	r3, r7
 800b968:	4689      	mov	r9, r1
 800b96a:	bfa4      	itt	ge
 800b96c:	460f      	movge	r7, r1
 800b96e:	4699      	movge	r9, r3
 800b970:	693d      	ldr	r5, [r7, #16]
 800b972:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b976:	68bb      	ldr	r3, [r7, #8]
 800b978:	6879      	ldr	r1, [r7, #4]
 800b97a:	eb05 060a 	add.w	r6, r5, sl
 800b97e:	42b3      	cmp	r3, r6
 800b980:	b085      	sub	sp, #20
 800b982:	bfb8      	it	lt
 800b984:	3101      	addlt	r1, #1
 800b986:	f7ff fe93 	bl	800b6b0 <_Balloc>
 800b98a:	b930      	cbnz	r0, 800b99a <__multiply+0x42>
 800b98c:	4602      	mov	r2, r0
 800b98e:	4b41      	ldr	r3, [pc, #260]	@ (800ba94 <__multiply+0x13c>)
 800b990:	4841      	ldr	r0, [pc, #260]	@ (800ba98 <__multiply+0x140>)
 800b992:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b996:	f7fe ff13 	bl	800a7c0 <__assert_func>
 800b99a:	f100 0414 	add.w	r4, r0, #20
 800b99e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b9a2:	4623      	mov	r3, r4
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	4573      	cmp	r3, lr
 800b9a8:	d320      	bcc.n	800b9ec <__multiply+0x94>
 800b9aa:	f107 0814 	add.w	r8, r7, #20
 800b9ae:	f109 0114 	add.w	r1, r9, #20
 800b9b2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b9b6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b9ba:	9302      	str	r3, [sp, #8]
 800b9bc:	1beb      	subs	r3, r5, r7
 800b9be:	3b15      	subs	r3, #21
 800b9c0:	f023 0303 	bic.w	r3, r3, #3
 800b9c4:	3304      	adds	r3, #4
 800b9c6:	3715      	adds	r7, #21
 800b9c8:	42bd      	cmp	r5, r7
 800b9ca:	bf38      	it	cc
 800b9cc:	2304      	movcc	r3, #4
 800b9ce:	9301      	str	r3, [sp, #4]
 800b9d0:	9b02      	ldr	r3, [sp, #8]
 800b9d2:	9103      	str	r1, [sp, #12]
 800b9d4:	428b      	cmp	r3, r1
 800b9d6:	d80c      	bhi.n	800b9f2 <__multiply+0x9a>
 800b9d8:	2e00      	cmp	r6, #0
 800b9da:	dd03      	ble.n	800b9e4 <__multiply+0x8c>
 800b9dc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d055      	beq.n	800ba90 <__multiply+0x138>
 800b9e4:	6106      	str	r6, [r0, #16]
 800b9e6:	b005      	add	sp, #20
 800b9e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9ec:	f843 2b04 	str.w	r2, [r3], #4
 800b9f0:	e7d9      	b.n	800b9a6 <__multiply+0x4e>
 800b9f2:	f8b1 a000 	ldrh.w	sl, [r1]
 800b9f6:	f1ba 0f00 	cmp.w	sl, #0
 800b9fa:	d01f      	beq.n	800ba3c <__multiply+0xe4>
 800b9fc:	46c4      	mov	ip, r8
 800b9fe:	46a1      	mov	r9, r4
 800ba00:	2700      	movs	r7, #0
 800ba02:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ba06:	f8d9 3000 	ldr.w	r3, [r9]
 800ba0a:	fa1f fb82 	uxth.w	fp, r2
 800ba0e:	b29b      	uxth	r3, r3
 800ba10:	fb0a 330b 	mla	r3, sl, fp, r3
 800ba14:	443b      	add	r3, r7
 800ba16:	f8d9 7000 	ldr.w	r7, [r9]
 800ba1a:	0c12      	lsrs	r2, r2, #16
 800ba1c:	0c3f      	lsrs	r7, r7, #16
 800ba1e:	fb0a 7202 	mla	r2, sl, r2, r7
 800ba22:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ba26:	b29b      	uxth	r3, r3
 800ba28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba2c:	4565      	cmp	r5, ip
 800ba2e:	f849 3b04 	str.w	r3, [r9], #4
 800ba32:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ba36:	d8e4      	bhi.n	800ba02 <__multiply+0xaa>
 800ba38:	9b01      	ldr	r3, [sp, #4]
 800ba3a:	50e7      	str	r7, [r4, r3]
 800ba3c:	9b03      	ldr	r3, [sp, #12]
 800ba3e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ba42:	3104      	adds	r1, #4
 800ba44:	f1b9 0f00 	cmp.w	r9, #0
 800ba48:	d020      	beq.n	800ba8c <__multiply+0x134>
 800ba4a:	6823      	ldr	r3, [r4, #0]
 800ba4c:	4647      	mov	r7, r8
 800ba4e:	46a4      	mov	ip, r4
 800ba50:	f04f 0a00 	mov.w	sl, #0
 800ba54:	f8b7 b000 	ldrh.w	fp, [r7]
 800ba58:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ba5c:	fb09 220b 	mla	r2, r9, fp, r2
 800ba60:	4452      	add	r2, sl
 800ba62:	b29b      	uxth	r3, r3
 800ba64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba68:	f84c 3b04 	str.w	r3, [ip], #4
 800ba6c:	f857 3b04 	ldr.w	r3, [r7], #4
 800ba70:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ba74:	f8bc 3000 	ldrh.w	r3, [ip]
 800ba78:	fb09 330a 	mla	r3, r9, sl, r3
 800ba7c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ba80:	42bd      	cmp	r5, r7
 800ba82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ba86:	d8e5      	bhi.n	800ba54 <__multiply+0xfc>
 800ba88:	9a01      	ldr	r2, [sp, #4]
 800ba8a:	50a3      	str	r3, [r4, r2]
 800ba8c:	3404      	adds	r4, #4
 800ba8e:	e79f      	b.n	800b9d0 <__multiply+0x78>
 800ba90:	3e01      	subs	r6, #1
 800ba92:	e7a1      	b.n	800b9d8 <__multiply+0x80>
 800ba94:	0800ea91 	.word	0x0800ea91
 800ba98:	0800eaa2 	.word	0x0800eaa2

0800ba9c <__pow5mult>:
 800ba9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800baa0:	4615      	mov	r5, r2
 800baa2:	f012 0203 	ands.w	r2, r2, #3
 800baa6:	4607      	mov	r7, r0
 800baa8:	460e      	mov	r6, r1
 800baaa:	d007      	beq.n	800babc <__pow5mult+0x20>
 800baac:	4c25      	ldr	r4, [pc, #148]	@ (800bb44 <__pow5mult+0xa8>)
 800baae:	3a01      	subs	r2, #1
 800bab0:	2300      	movs	r3, #0
 800bab2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bab6:	f7ff fe5d 	bl	800b774 <__multadd>
 800baba:	4606      	mov	r6, r0
 800babc:	10ad      	asrs	r5, r5, #2
 800babe:	d03d      	beq.n	800bb3c <__pow5mult+0xa0>
 800bac0:	69fc      	ldr	r4, [r7, #28]
 800bac2:	b97c      	cbnz	r4, 800bae4 <__pow5mult+0x48>
 800bac4:	2010      	movs	r0, #16
 800bac6:	f7ff fd3d 	bl	800b544 <malloc>
 800baca:	4602      	mov	r2, r0
 800bacc:	61f8      	str	r0, [r7, #28]
 800bace:	b928      	cbnz	r0, 800badc <__pow5mult+0x40>
 800bad0:	4b1d      	ldr	r3, [pc, #116]	@ (800bb48 <__pow5mult+0xac>)
 800bad2:	481e      	ldr	r0, [pc, #120]	@ (800bb4c <__pow5mult+0xb0>)
 800bad4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bad8:	f7fe fe72 	bl	800a7c0 <__assert_func>
 800badc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bae0:	6004      	str	r4, [r0, #0]
 800bae2:	60c4      	str	r4, [r0, #12]
 800bae4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bae8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800baec:	b94c      	cbnz	r4, 800bb02 <__pow5mult+0x66>
 800baee:	f240 2171 	movw	r1, #625	@ 0x271
 800baf2:	4638      	mov	r0, r7
 800baf4:	f7ff ff1a 	bl	800b92c <__i2b>
 800baf8:	2300      	movs	r3, #0
 800bafa:	f8c8 0008 	str.w	r0, [r8, #8]
 800bafe:	4604      	mov	r4, r0
 800bb00:	6003      	str	r3, [r0, #0]
 800bb02:	f04f 0900 	mov.w	r9, #0
 800bb06:	07eb      	lsls	r3, r5, #31
 800bb08:	d50a      	bpl.n	800bb20 <__pow5mult+0x84>
 800bb0a:	4631      	mov	r1, r6
 800bb0c:	4622      	mov	r2, r4
 800bb0e:	4638      	mov	r0, r7
 800bb10:	f7ff ff22 	bl	800b958 <__multiply>
 800bb14:	4631      	mov	r1, r6
 800bb16:	4680      	mov	r8, r0
 800bb18:	4638      	mov	r0, r7
 800bb1a:	f7ff fe09 	bl	800b730 <_Bfree>
 800bb1e:	4646      	mov	r6, r8
 800bb20:	106d      	asrs	r5, r5, #1
 800bb22:	d00b      	beq.n	800bb3c <__pow5mult+0xa0>
 800bb24:	6820      	ldr	r0, [r4, #0]
 800bb26:	b938      	cbnz	r0, 800bb38 <__pow5mult+0x9c>
 800bb28:	4622      	mov	r2, r4
 800bb2a:	4621      	mov	r1, r4
 800bb2c:	4638      	mov	r0, r7
 800bb2e:	f7ff ff13 	bl	800b958 <__multiply>
 800bb32:	6020      	str	r0, [r4, #0]
 800bb34:	f8c0 9000 	str.w	r9, [r0]
 800bb38:	4604      	mov	r4, r0
 800bb3a:	e7e4      	b.n	800bb06 <__pow5mult+0x6a>
 800bb3c:	4630      	mov	r0, r6
 800bb3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb42:	bf00      	nop
 800bb44:	0800eb94 	.word	0x0800eb94
 800bb48:	0800e97f 	.word	0x0800e97f
 800bb4c:	0800eaa2 	.word	0x0800eaa2

0800bb50 <__lshift>:
 800bb50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb54:	460c      	mov	r4, r1
 800bb56:	6849      	ldr	r1, [r1, #4]
 800bb58:	6923      	ldr	r3, [r4, #16]
 800bb5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bb5e:	68a3      	ldr	r3, [r4, #8]
 800bb60:	4607      	mov	r7, r0
 800bb62:	4691      	mov	r9, r2
 800bb64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bb68:	f108 0601 	add.w	r6, r8, #1
 800bb6c:	42b3      	cmp	r3, r6
 800bb6e:	db0b      	blt.n	800bb88 <__lshift+0x38>
 800bb70:	4638      	mov	r0, r7
 800bb72:	f7ff fd9d 	bl	800b6b0 <_Balloc>
 800bb76:	4605      	mov	r5, r0
 800bb78:	b948      	cbnz	r0, 800bb8e <__lshift+0x3e>
 800bb7a:	4602      	mov	r2, r0
 800bb7c:	4b28      	ldr	r3, [pc, #160]	@ (800bc20 <__lshift+0xd0>)
 800bb7e:	4829      	ldr	r0, [pc, #164]	@ (800bc24 <__lshift+0xd4>)
 800bb80:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bb84:	f7fe fe1c 	bl	800a7c0 <__assert_func>
 800bb88:	3101      	adds	r1, #1
 800bb8a:	005b      	lsls	r3, r3, #1
 800bb8c:	e7ee      	b.n	800bb6c <__lshift+0x1c>
 800bb8e:	2300      	movs	r3, #0
 800bb90:	f100 0114 	add.w	r1, r0, #20
 800bb94:	f100 0210 	add.w	r2, r0, #16
 800bb98:	4618      	mov	r0, r3
 800bb9a:	4553      	cmp	r3, sl
 800bb9c:	db33      	blt.n	800bc06 <__lshift+0xb6>
 800bb9e:	6920      	ldr	r0, [r4, #16]
 800bba0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bba4:	f104 0314 	add.w	r3, r4, #20
 800bba8:	f019 091f 	ands.w	r9, r9, #31
 800bbac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bbb0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bbb4:	d02b      	beq.n	800bc0e <__lshift+0xbe>
 800bbb6:	f1c9 0e20 	rsb	lr, r9, #32
 800bbba:	468a      	mov	sl, r1
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	6818      	ldr	r0, [r3, #0]
 800bbc0:	fa00 f009 	lsl.w	r0, r0, r9
 800bbc4:	4310      	orrs	r0, r2
 800bbc6:	f84a 0b04 	str.w	r0, [sl], #4
 800bbca:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbce:	459c      	cmp	ip, r3
 800bbd0:	fa22 f20e 	lsr.w	r2, r2, lr
 800bbd4:	d8f3      	bhi.n	800bbbe <__lshift+0x6e>
 800bbd6:	ebac 0304 	sub.w	r3, ip, r4
 800bbda:	3b15      	subs	r3, #21
 800bbdc:	f023 0303 	bic.w	r3, r3, #3
 800bbe0:	3304      	adds	r3, #4
 800bbe2:	f104 0015 	add.w	r0, r4, #21
 800bbe6:	4560      	cmp	r0, ip
 800bbe8:	bf88      	it	hi
 800bbea:	2304      	movhi	r3, #4
 800bbec:	50ca      	str	r2, [r1, r3]
 800bbee:	b10a      	cbz	r2, 800bbf4 <__lshift+0xa4>
 800bbf0:	f108 0602 	add.w	r6, r8, #2
 800bbf4:	3e01      	subs	r6, #1
 800bbf6:	4638      	mov	r0, r7
 800bbf8:	612e      	str	r6, [r5, #16]
 800bbfa:	4621      	mov	r1, r4
 800bbfc:	f7ff fd98 	bl	800b730 <_Bfree>
 800bc00:	4628      	mov	r0, r5
 800bc02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc06:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	e7c5      	b.n	800bb9a <__lshift+0x4a>
 800bc0e:	3904      	subs	r1, #4
 800bc10:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc14:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc18:	459c      	cmp	ip, r3
 800bc1a:	d8f9      	bhi.n	800bc10 <__lshift+0xc0>
 800bc1c:	e7ea      	b.n	800bbf4 <__lshift+0xa4>
 800bc1e:	bf00      	nop
 800bc20:	0800ea91 	.word	0x0800ea91
 800bc24:	0800eaa2 	.word	0x0800eaa2

0800bc28 <__mcmp>:
 800bc28:	690a      	ldr	r2, [r1, #16]
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	6900      	ldr	r0, [r0, #16]
 800bc2e:	1a80      	subs	r0, r0, r2
 800bc30:	b530      	push	{r4, r5, lr}
 800bc32:	d10e      	bne.n	800bc52 <__mcmp+0x2a>
 800bc34:	3314      	adds	r3, #20
 800bc36:	3114      	adds	r1, #20
 800bc38:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bc3c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bc40:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bc44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bc48:	4295      	cmp	r5, r2
 800bc4a:	d003      	beq.n	800bc54 <__mcmp+0x2c>
 800bc4c:	d205      	bcs.n	800bc5a <__mcmp+0x32>
 800bc4e:	f04f 30ff 	mov.w	r0, #4294967295
 800bc52:	bd30      	pop	{r4, r5, pc}
 800bc54:	42a3      	cmp	r3, r4
 800bc56:	d3f3      	bcc.n	800bc40 <__mcmp+0x18>
 800bc58:	e7fb      	b.n	800bc52 <__mcmp+0x2a>
 800bc5a:	2001      	movs	r0, #1
 800bc5c:	e7f9      	b.n	800bc52 <__mcmp+0x2a>
	...

0800bc60 <__mdiff>:
 800bc60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc64:	4689      	mov	r9, r1
 800bc66:	4606      	mov	r6, r0
 800bc68:	4611      	mov	r1, r2
 800bc6a:	4648      	mov	r0, r9
 800bc6c:	4614      	mov	r4, r2
 800bc6e:	f7ff ffdb 	bl	800bc28 <__mcmp>
 800bc72:	1e05      	subs	r5, r0, #0
 800bc74:	d112      	bne.n	800bc9c <__mdiff+0x3c>
 800bc76:	4629      	mov	r1, r5
 800bc78:	4630      	mov	r0, r6
 800bc7a:	f7ff fd19 	bl	800b6b0 <_Balloc>
 800bc7e:	4602      	mov	r2, r0
 800bc80:	b928      	cbnz	r0, 800bc8e <__mdiff+0x2e>
 800bc82:	4b3f      	ldr	r3, [pc, #252]	@ (800bd80 <__mdiff+0x120>)
 800bc84:	f240 2137 	movw	r1, #567	@ 0x237
 800bc88:	483e      	ldr	r0, [pc, #248]	@ (800bd84 <__mdiff+0x124>)
 800bc8a:	f7fe fd99 	bl	800a7c0 <__assert_func>
 800bc8e:	2301      	movs	r3, #1
 800bc90:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bc94:	4610      	mov	r0, r2
 800bc96:	b003      	add	sp, #12
 800bc98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc9c:	bfbc      	itt	lt
 800bc9e:	464b      	movlt	r3, r9
 800bca0:	46a1      	movlt	r9, r4
 800bca2:	4630      	mov	r0, r6
 800bca4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bca8:	bfba      	itte	lt
 800bcaa:	461c      	movlt	r4, r3
 800bcac:	2501      	movlt	r5, #1
 800bcae:	2500      	movge	r5, #0
 800bcb0:	f7ff fcfe 	bl	800b6b0 <_Balloc>
 800bcb4:	4602      	mov	r2, r0
 800bcb6:	b918      	cbnz	r0, 800bcc0 <__mdiff+0x60>
 800bcb8:	4b31      	ldr	r3, [pc, #196]	@ (800bd80 <__mdiff+0x120>)
 800bcba:	f240 2145 	movw	r1, #581	@ 0x245
 800bcbe:	e7e3      	b.n	800bc88 <__mdiff+0x28>
 800bcc0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bcc4:	6926      	ldr	r6, [r4, #16]
 800bcc6:	60c5      	str	r5, [r0, #12]
 800bcc8:	f109 0310 	add.w	r3, r9, #16
 800bccc:	f109 0514 	add.w	r5, r9, #20
 800bcd0:	f104 0e14 	add.w	lr, r4, #20
 800bcd4:	f100 0b14 	add.w	fp, r0, #20
 800bcd8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bcdc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bce0:	9301      	str	r3, [sp, #4]
 800bce2:	46d9      	mov	r9, fp
 800bce4:	f04f 0c00 	mov.w	ip, #0
 800bce8:	9b01      	ldr	r3, [sp, #4]
 800bcea:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bcee:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bcf2:	9301      	str	r3, [sp, #4]
 800bcf4:	fa1f f38a 	uxth.w	r3, sl
 800bcf8:	4619      	mov	r1, r3
 800bcfa:	b283      	uxth	r3, r0
 800bcfc:	1acb      	subs	r3, r1, r3
 800bcfe:	0c00      	lsrs	r0, r0, #16
 800bd00:	4463      	add	r3, ip
 800bd02:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bd06:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bd0a:	b29b      	uxth	r3, r3
 800bd0c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bd10:	4576      	cmp	r6, lr
 800bd12:	f849 3b04 	str.w	r3, [r9], #4
 800bd16:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bd1a:	d8e5      	bhi.n	800bce8 <__mdiff+0x88>
 800bd1c:	1b33      	subs	r3, r6, r4
 800bd1e:	3b15      	subs	r3, #21
 800bd20:	f023 0303 	bic.w	r3, r3, #3
 800bd24:	3415      	adds	r4, #21
 800bd26:	3304      	adds	r3, #4
 800bd28:	42a6      	cmp	r6, r4
 800bd2a:	bf38      	it	cc
 800bd2c:	2304      	movcc	r3, #4
 800bd2e:	441d      	add	r5, r3
 800bd30:	445b      	add	r3, fp
 800bd32:	461e      	mov	r6, r3
 800bd34:	462c      	mov	r4, r5
 800bd36:	4544      	cmp	r4, r8
 800bd38:	d30e      	bcc.n	800bd58 <__mdiff+0xf8>
 800bd3a:	f108 0103 	add.w	r1, r8, #3
 800bd3e:	1b49      	subs	r1, r1, r5
 800bd40:	f021 0103 	bic.w	r1, r1, #3
 800bd44:	3d03      	subs	r5, #3
 800bd46:	45a8      	cmp	r8, r5
 800bd48:	bf38      	it	cc
 800bd4a:	2100      	movcc	r1, #0
 800bd4c:	440b      	add	r3, r1
 800bd4e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bd52:	b191      	cbz	r1, 800bd7a <__mdiff+0x11a>
 800bd54:	6117      	str	r7, [r2, #16]
 800bd56:	e79d      	b.n	800bc94 <__mdiff+0x34>
 800bd58:	f854 1b04 	ldr.w	r1, [r4], #4
 800bd5c:	46e6      	mov	lr, ip
 800bd5e:	0c08      	lsrs	r0, r1, #16
 800bd60:	fa1c fc81 	uxtah	ip, ip, r1
 800bd64:	4471      	add	r1, lr
 800bd66:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bd6a:	b289      	uxth	r1, r1
 800bd6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bd70:	f846 1b04 	str.w	r1, [r6], #4
 800bd74:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bd78:	e7dd      	b.n	800bd36 <__mdiff+0xd6>
 800bd7a:	3f01      	subs	r7, #1
 800bd7c:	e7e7      	b.n	800bd4e <__mdiff+0xee>
 800bd7e:	bf00      	nop
 800bd80:	0800ea91 	.word	0x0800ea91
 800bd84:	0800eaa2 	.word	0x0800eaa2

0800bd88 <__ulp>:
 800bd88:	b082      	sub	sp, #8
 800bd8a:	ed8d 0b00 	vstr	d0, [sp]
 800bd8e:	9a01      	ldr	r2, [sp, #4]
 800bd90:	4b0f      	ldr	r3, [pc, #60]	@ (800bdd0 <__ulp+0x48>)
 800bd92:	4013      	ands	r3, r2
 800bd94:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	dc08      	bgt.n	800bdae <__ulp+0x26>
 800bd9c:	425b      	negs	r3, r3
 800bd9e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800bda2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bda6:	da04      	bge.n	800bdb2 <__ulp+0x2a>
 800bda8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800bdac:	4113      	asrs	r3, r2
 800bdae:	2200      	movs	r2, #0
 800bdb0:	e008      	b.n	800bdc4 <__ulp+0x3c>
 800bdb2:	f1a2 0314 	sub.w	r3, r2, #20
 800bdb6:	2b1e      	cmp	r3, #30
 800bdb8:	bfda      	itte	le
 800bdba:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800bdbe:	40da      	lsrle	r2, r3
 800bdc0:	2201      	movgt	r2, #1
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	4619      	mov	r1, r3
 800bdc6:	4610      	mov	r0, r2
 800bdc8:	ec41 0b10 	vmov	d0, r0, r1
 800bdcc:	b002      	add	sp, #8
 800bdce:	4770      	bx	lr
 800bdd0:	7ff00000 	.word	0x7ff00000

0800bdd4 <__b2d>:
 800bdd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdd8:	6906      	ldr	r6, [r0, #16]
 800bdda:	f100 0814 	add.w	r8, r0, #20
 800bdde:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800bde2:	1f37      	subs	r7, r6, #4
 800bde4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bde8:	4610      	mov	r0, r2
 800bdea:	f7ff fd53 	bl	800b894 <__hi0bits>
 800bdee:	f1c0 0320 	rsb	r3, r0, #32
 800bdf2:	280a      	cmp	r0, #10
 800bdf4:	600b      	str	r3, [r1, #0]
 800bdf6:	491b      	ldr	r1, [pc, #108]	@ (800be64 <__b2d+0x90>)
 800bdf8:	dc15      	bgt.n	800be26 <__b2d+0x52>
 800bdfa:	f1c0 0c0b 	rsb	ip, r0, #11
 800bdfe:	fa22 f30c 	lsr.w	r3, r2, ip
 800be02:	45b8      	cmp	r8, r7
 800be04:	ea43 0501 	orr.w	r5, r3, r1
 800be08:	bf34      	ite	cc
 800be0a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800be0e:	2300      	movcs	r3, #0
 800be10:	3015      	adds	r0, #21
 800be12:	fa02 f000 	lsl.w	r0, r2, r0
 800be16:	fa23 f30c 	lsr.w	r3, r3, ip
 800be1a:	4303      	orrs	r3, r0
 800be1c:	461c      	mov	r4, r3
 800be1e:	ec45 4b10 	vmov	d0, r4, r5
 800be22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be26:	45b8      	cmp	r8, r7
 800be28:	bf3a      	itte	cc
 800be2a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800be2e:	f1a6 0708 	subcc.w	r7, r6, #8
 800be32:	2300      	movcs	r3, #0
 800be34:	380b      	subs	r0, #11
 800be36:	d012      	beq.n	800be5e <__b2d+0x8a>
 800be38:	f1c0 0120 	rsb	r1, r0, #32
 800be3c:	fa23 f401 	lsr.w	r4, r3, r1
 800be40:	4082      	lsls	r2, r0
 800be42:	4322      	orrs	r2, r4
 800be44:	4547      	cmp	r7, r8
 800be46:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800be4a:	bf8c      	ite	hi
 800be4c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800be50:	2200      	movls	r2, #0
 800be52:	4083      	lsls	r3, r0
 800be54:	40ca      	lsrs	r2, r1
 800be56:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800be5a:	4313      	orrs	r3, r2
 800be5c:	e7de      	b.n	800be1c <__b2d+0x48>
 800be5e:	ea42 0501 	orr.w	r5, r2, r1
 800be62:	e7db      	b.n	800be1c <__b2d+0x48>
 800be64:	3ff00000 	.word	0x3ff00000

0800be68 <__d2b>:
 800be68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800be6c:	460f      	mov	r7, r1
 800be6e:	2101      	movs	r1, #1
 800be70:	ec59 8b10 	vmov	r8, r9, d0
 800be74:	4616      	mov	r6, r2
 800be76:	f7ff fc1b 	bl	800b6b0 <_Balloc>
 800be7a:	4604      	mov	r4, r0
 800be7c:	b930      	cbnz	r0, 800be8c <__d2b+0x24>
 800be7e:	4602      	mov	r2, r0
 800be80:	4b23      	ldr	r3, [pc, #140]	@ (800bf10 <__d2b+0xa8>)
 800be82:	4824      	ldr	r0, [pc, #144]	@ (800bf14 <__d2b+0xac>)
 800be84:	f240 310f 	movw	r1, #783	@ 0x30f
 800be88:	f7fe fc9a 	bl	800a7c0 <__assert_func>
 800be8c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800be90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800be94:	b10d      	cbz	r5, 800be9a <__d2b+0x32>
 800be96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800be9a:	9301      	str	r3, [sp, #4]
 800be9c:	f1b8 0300 	subs.w	r3, r8, #0
 800bea0:	d023      	beq.n	800beea <__d2b+0x82>
 800bea2:	4668      	mov	r0, sp
 800bea4:	9300      	str	r3, [sp, #0]
 800bea6:	f7ff fd14 	bl	800b8d2 <__lo0bits>
 800beaa:	e9dd 1200 	ldrd	r1, r2, [sp]
 800beae:	b1d0      	cbz	r0, 800bee6 <__d2b+0x7e>
 800beb0:	f1c0 0320 	rsb	r3, r0, #32
 800beb4:	fa02 f303 	lsl.w	r3, r2, r3
 800beb8:	430b      	orrs	r3, r1
 800beba:	40c2      	lsrs	r2, r0
 800bebc:	6163      	str	r3, [r4, #20]
 800bebe:	9201      	str	r2, [sp, #4]
 800bec0:	9b01      	ldr	r3, [sp, #4]
 800bec2:	61a3      	str	r3, [r4, #24]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	bf0c      	ite	eq
 800bec8:	2201      	moveq	r2, #1
 800beca:	2202      	movne	r2, #2
 800becc:	6122      	str	r2, [r4, #16]
 800bece:	b1a5      	cbz	r5, 800befa <__d2b+0x92>
 800bed0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bed4:	4405      	add	r5, r0
 800bed6:	603d      	str	r5, [r7, #0]
 800bed8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bedc:	6030      	str	r0, [r6, #0]
 800bede:	4620      	mov	r0, r4
 800bee0:	b003      	add	sp, #12
 800bee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bee6:	6161      	str	r1, [r4, #20]
 800bee8:	e7ea      	b.n	800bec0 <__d2b+0x58>
 800beea:	a801      	add	r0, sp, #4
 800beec:	f7ff fcf1 	bl	800b8d2 <__lo0bits>
 800bef0:	9b01      	ldr	r3, [sp, #4]
 800bef2:	6163      	str	r3, [r4, #20]
 800bef4:	3020      	adds	r0, #32
 800bef6:	2201      	movs	r2, #1
 800bef8:	e7e8      	b.n	800becc <__d2b+0x64>
 800befa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800befe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bf02:	6038      	str	r0, [r7, #0]
 800bf04:	6918      	ldr	r0, [r3, #16]
 800bf06:	f7ff fcc5 	bl	800b894 <__hi0bits>
 800bf0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bf0e:	e7e5      	b.n	800bedc <__d2b+0x74>
 800bf10:	0800ea91 	.word	0x0800ea91
 800bf14:	0800eaa2 	.word	0x0800eaa2

0800bf18 <__ratio>:
 800bf18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf1c:	b085      	sub	sp, #20
 800bf1e:	e9cd 1000 	strd	r1, r0, [sp]
 800bf22:	a902      	add	r1, sp, #8
 800bf24:	f7ff ff56 	bl	800bdd4 <__b2d>
 800bf28:	9800      	ldr	r0, [sp, #0]
 800bf2a:	a903      	add	r1, sp, #12
 800bf2c:	ec55 4b10 	vmov	r4, r5, d0
 800bf30:	f7ff ff50 	bl	800bdd4 <__b2d>
 800bf34:	9b01      	ldr	r3, [sp, #4]
 800bf36:	6919      	ldr	r1, [r3, #16]
 800bf38:	9b00      	ldr	r3, [sp, #0]
 800bf3a:	691b      	ldr	r3, [r3, #16]
 800bf3c:	1ac9      	subs	r1, r1, r3
 800bf3e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800bf42:	1a9b      	subs	r3, r3, r2
 800bf44:	ec5b ab10 	vmov	sl, fp, d0
 800bf48:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	bfce      	itee	gt
 800bf50:	462a      	movgt	r2, r5
 800bf52:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bf56:	465a      	movle	r2, fp
 800bf58:	462f      	mov	r7, r5
 800bf5a:	46d9      	mov	r9, fp
 800bf5c:	bfcc      	ite	gt
 800bf5e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bf62:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800bf66:	464b      	mov	r3, r9
 800bf68:	4652      	mov	r2, sl
 800bf6a:	4620      	mov	r0, r4
 800bf6c:	4639      	mov	r1, r7
 800bf6e:	f7f4 fc7d 	bl	800086c <__aeabi_ddiv>
 800bf72:	ec41 0b10 	vmov	d0, r0, r1
 800bf76:	b005      	add	sp, #20
 800bf78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bf7c <__copybits>:
 800bf7c:	3901      	subs	r1, #1
 800bf7e:	b570      	push	{r4, r5, r6, lr}
 800bf80:	1149      	asrs	r1, r1, #5
 800bf82:	6914      	ldr	r4, [r2, #16]
 800bf84:	3101      	adds	r1, #1
 800bf86:	f102 0314 	add.w	r3, r2, #20
 800bf8a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bf8e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bf92:	1f05      	subs	r5, r0, #4
 800bf94:	42a3      	cmp	r3, r4
 800bf96:	d30c      	bcc.n	800bfb2 <__copybits+0x36>
 800bf98:	1aa3      	subs	r3, r4, r2
 800bf9a:	3b11      	subs	r3, #17
 800bf9c:	f023 0303 	bic.w	r3, r3, #3
 800bfa0:	3211      	adds	r2, #17
 800bfa2:	42a2      	cmp	r2, r4
 800bfa4:	bf88      	it	hi
 800bfa6:	2300      	movhi	r3, #0
 800bfa8:	4418      	add	r0, r3
 800bfaa:	2300      	movs	r3, #0
 800bfac:	4288      	cmp	r0, r1
 800bfae:	d305      	bcc.n	800bfbc <__copybits+0x40>
 800bfb0:	bd70      	pop	{r4, r5, r6, pc}
 800bfb2:	f853 6b04 	ldr.w	r6, [r3], #4
 800bfb6:	f845 6f04 	str.w	r6, [r5, #4]!
 800bfba:	e7eb      	b.n	800bf94 <__copybits+0x18>
 800bfbc:	f840 3b04 	str.w	r3, [r0], #4
 800bfc0:	e7f4      	b.n	800bfac <__copybits+0x30>

0800bfc2 <__any_on>:
 800bfc2:	f100 0214 	add.w	r2, r0, #20
 800bfc6:	6900      	ldr	r0, [r0, #16]
 800bfc8:	114b      	asrs	r3, r1, #5
 800bfca:	4298      	cmp	r0, r3
 800bfcc:	b510      	push	{r4, lr}
 800bfce:	db11      	blt.n	800bff4 <__any_on+0x32>
 800bfd0:	dd0a      	ble.n	800bfe8 <__any_on+0x26>
 800bfd2:	f011 011f 	ands.w	r1, r1, #31
 800bfd6:	d007      	beq.n	800bfe8 <__any_on+0x26>
 800bfd8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bfdc:	fa24 f001 	lsr.w	r0, r4, r1
 800bfe0:	fa00 f101 	lsl.w	r1, r0, r1
 800bfe4:	428c      	cmp	r4, r1
 800bfe6:	d10b      	bne.n	800c000 <__any_on+0x3e>
 800bfe8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bfec:	4293      	cmp	r3, r2
 800bfee:	d803      	bhi.n	800bff8 <__any_on+0x36>
 800bff0:	2000      	movs	r0, #0
 800bff2:	bd10      	pop	{r4, pc}
 800bff4:	4603      	mov	r3, r0
 800bff6:	e7f7      	b.n	800bfe8 <__any_on+0x26>
 800bff8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bffc:	2900      	cmp	r1, #0
 800bffe:	d0f5      	beq.n	800bfec <__any_on+0x2a>
 800c000:	2001      	movs	r0, #1
 800c002:	e7f6      	b.n	800bff2 <__any_on+0x30>

0800c004 <sulp>:
 800c004:	b570      	push	{r4, r5, r6, lr}
 800c006:	4604      	mov	r4, r0
 800c008:	460d      	mov	r5, r1
 800c00a:	ec45 4b10 	vmov	d0, r4, r5
 800c00e:	4616      	mov	r6, r2
 800c010:	f7ff feba 	bl	800bd88 <__ulp>
 800c014:	ec51 0b10 	vmov	r0, r1, d0
 800c018:	b17e      	cbz	r6, 800c03a <sulp+0x36>
 800c01a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c01e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c022:	2b00      	cmp	r3, #0
 800c024:	dd09      	ble.n	800c03a <sulp+0x36>
 800c026:	051b      	lsls	r3, r3, #20
 800c028:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c02c:	2400      	movs	r4, #0
 800c02e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c032:	4622      	mov	r2, r4
 800c034:	462b      	mov	r3, r5
 800c036:	f7f4 faef 	bl	8000618 <__aeabi_dmul>
 800c03a:	ec41 0b10 	vmov	d0, r0, r1
 800c03e:	bd70      	pop	{r4, r5, r6, pc}

0800c040 <_strtod_l>:
 800c040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c044:	b09f      	sub	sp, #124	@ 0x7c
 800c046:	460c      	mov	r4, r1
 800c048:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c04a:	2200      	movs	r2, #0
 800c04c:	921a      	str	r2, [sp, #104]	@ 0x68
 800c04e:	9005      	str	r0, [sp, #20]
 800c050:	f04f 0a00 	mov.w	sl, #0
 800c054:	f04f 0b00 	mov.w	fp, #0
 800c058:	460a      	mov	r2, r1
 800c05a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c05c:	7811      	ldrb	r1, [r2, #0]
 800c05e:	292b      	cmp	r1, #43	@ 0x2b
 800c060:	d04a      	beq.n	800c0f8 <_strtod_l+0xb8>
 800c062:	d838      	bhi.n	800c0d6 <_strtod_l+0x96>
 800c064:	290d      	cmp	r1, #13
 800c066:	d832      	bhi.n	800c0ce <_strtod_l+0x8e>
 800c068:	2908      	cmp	r1, #8
 800c06a:	d832      	bhi.n	800c0d2 <_strtod_l+0x92>
 800c06c:	2900      	cmp	r1, #0
 800c06e:	d03b      	beq.n	800c0e8 <_strtod_l+0xa8>
 800c070:	2200      	movs	r2, #0
 800c072:	920e      	str	r2, [sp, #56]	@ 0x38
 800c074:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c076:	782a      	ldrb	r2, [r5, #0]
 800c078:	2a30      	cmp	r2, #48	@ 0x30
 800c07a:	f040 80b2 	bne.w	800c1e2 <_strtod_l+0x1a2>
 800c07e:	786a      	ldrb	r2, [r5, #1]
 800c080:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c084:	2a58      	cmp	r2, #88	@ 0x58
 800c086:	d16e      	bne.n	800c166 <_strtod_l+0x126>
 800c088:	9302      	str	r3, [sp, #8]
 800c08a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c08c:	9301      	str	r3, [sp, #4]
 800c08e:	ab1a      	add	r3, sp, #104	@ 0x68
 800c090:	9300      	str	r3, [sp, #0]
 800c092:	4a8f      	ldr	r2, [pc, #572]	@ (800c2d0 <_strtod_l+0x290>)
 800c094:	9805      	ldr	r0, [sp, #20]
 800c096:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c098:	a919      	add	r1, sp, #100	@ 0x64
 800c09a:	f001 fca7 	bl	800d9ec <__gethex>
 800c09e:	f010 060f 	ands.w	r6, r0, #15
 800c0a2:	4604      	mov	r4, r0
 800c0a4:	d005      	beq.n	800c0b2 <_strtod_l+0x72>
 800c0a6:	2e06      	cmp	r6, #6
 800c0a8:	d128      	bne.n	800c0fc <_strtod_l+0xbc>
 800c0aa:	3501      	adds	r5, #1
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	9519      	str	r5, [sp, #100]	@ 0x64
 800c0b0:	930e      	str	r3, [sp, #56]	@ 0x38
 800c0b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	f040 858e 	bne.w	800cbd6 <_strtod_l+0xb96>
 800c0ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0bc:	b1cb      	cbz	r3, 800c0f2 <_strtod_l+0xb2>
 800c0be:	4652      	mov	r2, sl
 800c0c0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c0c4:	ec43 2b10 	vmov	d0, r2, r3
 800c0c8:	b01f      	add	sp, #124	@ 0x7c
 800c0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0ce:	2920      	cmp	r1, #32
 800c0d0:	d1ce      	bne.n	800c070 <_strtod_l+0x30>
 800c0d2:	3201      	adds	r2, #1
 800c0d4:	e7c1      	b.n	800c05a <_strtod_l+0x1a>
 800c0d6:	292d      	cmp	r1, #45	@ 0x2d
 800c0d8:	d1ca      	bne.n	800c070 <_strtod_l+0x30>
 800c0da:	2101      	movs	r1, #1
 800c0dc:	910e      	str	r1, [sp, #56]	@ 0x38
 800c0de:	1c51      	adds	r1, r2, #1
 800c0e0:	9119      	str	r1, [sp, #100]	@ 0x64
 800c0e2:	7852      	ldrb	r2, [r2, #1]
 800c0e4:	2a00      	cmp	r2, #0
 800c0e6:	d1c5      	bne.n	800c074 <_strtod_l+0x34>
 800c0e8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c0ea:	9419      	str	r4, [sp, #100]	@ 0x64
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	f040 8570 	bne.w	800cbd2 <_strtod_l+0xb92>
 800c0f2:	4652      	mov	r2, sl
 800c0f4:	465b      	mov	r3, fp
 800c0f6:	e7e5      	b.n	800c0c4 <_strtod_l+0x84>
 800c0f8:	2100      	movs	r1, #0
 800c0fa:	e7ef      	b.n	800c0dc <_strtod_l+0x9c>
 800c0fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c0fe:	b13a      	cbz	r2, 800c110 <_strtod_l+0xd0>
 800c100:	2135      	movs	r1, #53	@ 0x35
 800c102:	a81c      	add	r0, sp, #112	@ 0x70
 800c104:	f7ff ff3a 	bl	800bf7c <__copybits>
 800c108:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c10a:	9805      	ldr	r0, [sp, #20]
 800c10c:	f7ff fb10 	bl	800b730 <_Bfree>
 800c110:	3e01      	subs	r6, #1
 800c112:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c114:	2e04      	cmp	r6, #4
 800c116:	d806      	bhi.n	800c126 <_strtod_l+0xe6>
 800c118:	e8df f006 	tbb	[pc, r6]
 800c11c:	201d0314 	.word	0x201d0314
 800c120:	14          	.byte	0x14
 800c121:	00          	.byte	0x00
 800c122:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c126:	05e1      	lsls	r1, r4, #23
 800c128:	bf48      	it	mi
 800c12a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c12e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c132:	0d1b      	lsrs	r3, r3, #20
 800c134:	051b      	lsls	r3, r3, #20
 800c136:	2b00      	cmp	r3, #0
 800c138:	d1bb      	bne.n	800c0b2 <_strtod_l+0x72>
 800c13a:	f7fe faff 	bl	800a73c <__errno>
 800c13e:	2322      	movs	r3, #34	@ 0x22
 800c140:	6003      	str	r3, [r0, #0]
 800c142:	e7b6      	b.n	800c0b2 <_strtod_l+0x72>
 800c144:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c148:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c14c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c150:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c154:	e7e7      	b.n	800c126 <_strtod_l+0xe6>
 800c156:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c2d8 <_strtod_l+0x298>
 800c15a:	e7e4      	b.n	800c126 <_strtod_l+0xe6>
 800c15c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c160:	f04f 3aff 	mov.w	sl, #4294967295
 800c164:	e7df      	b.n	800c126 <_strtod_l+0xe6>
 800c166:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c168:	1c5a      	adds	r2, r3, #1
 800c16a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c16c:	785b      	ldrb	r3, [r3, #1]
 800c16e:	2b30      	cmp	r3, #48	@ 0x30
 800c170:	d0f9      	beq.n	800c166 <_strtod_l+0x126>
 800c172:	2b00      	cmp	r3, #0
 800c174:	d09d      	beq.n	800c0b2 <_strtod_l+0x72>
 800c176:	2301      	movs	r3, #1
 800c178:	2700      	movs	r7, #0
 800c17a:	9308      	str	r3, [sp, #32]
 800c17c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c17e:	930c      	str	r3, [sp, #48]	@ 0x30
 800c180:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c182:	46b9      	mov	r9, r7
 800c184:	220a      	movs	r2, #10
 800c186:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c188:	7805      	ldrb	r5, [r0, #0]
 800c18a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c18e:	b2d9      	uxtb	r1, r3
 800c190:	2909      	cmp	r1, #9
 800c192:	d928      	bls.n	800c1e6 <_strtod_l+0x1a6>
 800c194:	494f      	ldr	r1, [pc, #316]	@ (800c2d4 <_strtod_l+0x294>)
 800c196:	2201      	movs	r2, #1
 800c198:	f001 fb79 	bl	800d88e <strncmp>
 800c19c:	2800      	cmp	r0, #0
 800c19e:	d032      	beq.n	800c206 <_strtod_l+0x1c6>
 800c1a0:	2000      	movs	r0, #0
 800c1a2:	462a      	mov	r2, r5
 800c1a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800c1a6:	464d      	mov	r5, r9
 800c1a8:	4603      	mov	r3, r0
 800c1aa:	2a65      	cmp	r2, #101	@ 0x65
 800c1ac:	d001      	beq.n	800c1b2 <_strtod_l+0x172>
 800c1ae:	2a45      	cmp	r2, #69	@ 0x45
 800c1b0:	d114      	bne.n	800c1dc <_strtod_l+0x19c>
 800c1b2:	b91d      	cbnz	r5, 800c1bc <_strtod_l+0x17c>
 800c1b4:	9a08      	ldr	r2, [sp, #32]
 800c1b6:	4302      	orrs	r2, r0
 800c1b8:	d096      	beq.n	800c0e8 <_strtod_l+0xa8>
 800c1ba:	2500      	movs	r5, #0
 800c1bc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c1be:	1c62      	adds	r2, r4, #1
 800c1c0:	9219      	str	r2, [sp, #100]	@ 0x64
 800c1c2:	7862      	ldrb	r2, [r4, #1]
 800c1c4:	2a2b      	cmp	r2, #43	@ 0x2b
 800c1c6:	d07a      	beq.n	800c2be <_strtod_l+0x27e>
 800c1c8:	2a2d      	cmp	r2, #45	@ 0x2d
 800c1ca:	d07e      	beq.n	800c2ca <_strtod_l+0x28a>
 800c1cc:	f04f 0c00 	mov.w	ip, #0
 800c1d0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c1d4:	2909      	cmp	r1, #9
 800c1d6:	f240 8085 	bls.w	800c2e4 <_strtod_l+0x2a4>
 800c1da:	9419      	str	r4, [sp, #100]	@ 0x64
 800c1dc:	f04f 0800 	mov.w	r8, #0
 800c1e0:	e0a5      	b.n	800c32e <_strtod_l+0x2ee>
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	e7c8      	b.n	800c178 <_strtod_l+0x138>
 800c1e6:	f1b9 0f08 	cmp.w	r9, #8
 800c1ea:	bfd8      	it	le
 800c1ec:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c1ee:	f100 0001 	add.w	r0, r0, #1
 800c1f2:	bfda      	itte	le
 800c1f4:	fb02 3301 	mlale	r3, r2, r1, r3
 800c1f8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c1fa:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c1fe:	f109 0901 	add.w	r9, r9, #1
 800c202:	9019      	str	r0, [sp, #100]	@ 0x64
 800c204:	e7bf      	b.n	800c186 <_strtod_l+0x146>
 800c206:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c208:	1c5a      	adds	r2, r3, #1
 800c20a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c20c:	785a      	ldrb	r2, [r3, #1]
 800c20e:	f1b9 0f00 	cmp.w	r9, #0
 800c212:	d03b      	beq.n	800c28c <_strtod_l+0x24c>
 800c214:	900a      	str	r0, [sp, #40]	@ 0x28
 800c216:	464d      	mov	r5, r9
 800c218:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c21c:	2b09      	cmp	r3, #9
 800c21e:	d912      	bls.n	800c246 <_strtod_l+0x206>
 800c220:	2301      	movs	r3, #1
 800c222:	e7c2      	b.n	800c1aa <_strtod_l+0x16a>
 800c224:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c226:	1c5a      	adds	r2, r3, #1
 800c228:	9219      	str	r2, [sp, #100]	@ 0x64
 800c22a:	785a      	ldrb	r2, [r3, #1]
 800c22c:	3001      	adds	r0, #1
 800c22e:	2a30      	cmp	r2, #48	@ 0x30
 800c230:	d0f8      	beq.n	800c224 <_strtod_l+0x1e4>
 800c232:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c236:	2b08      	cmp	r3, #8
 800c238:	f200 84d2 	bhi.w	800cbe0 <_strtod_l+0xba0>
 800c23c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c23e:	900a      	str	r0, [sp, #40]	@ 0x28
 800c240:	2000      	movs	r0, #0
 800c242:	930c      	str	r3, [sp, #48]	@ 0x30
 800c244:	4605      	mov	r5, r0
 800c246:	3a30      	subs	r2, #48	@ 0x30
 800c248:	f100 0301 	add.w	r3, r0, #1
 800c24c:	d018      	beq.n	800c280 <_strtod_l+0x240>
 800c24e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c250:	4419      	add	r1, r3
 800c252:	910a      	str	r1, [sp, #40]	@ 0x28
 800c254:	462e      	mov	r6, r5
 800c256:	f04f 0e0a 	mov.w	lr, #10
 800c25a:	1c71      	adds	r1, r6, #1
 800c25c:	eba1 0c05 	sub.w	ip, r1, r5
 800c260:	4563      	cmp	r3, ip
 800c262:	dc15      	bgt.n	800c290 <_strtod_l+0x250>
 800c264:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c268:	182b      	adds	r3, r5, r0
 800c26a:	2b08      	cmp	r3, #8
 800c26c:	f105 0501 	add.w	r5, r5, #1
 800c270:	4405      	add	r5, r0
 800c272:	dc1a      	bgt.n	800c2aa <_strtod_l+0x26a>
 800c274:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c276:	230a      	movs	r3, #10
 800c278:	fb03 2301 	mla	r3, r3, r1, r2
 800c27c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c27e:	2300      	movs	r3, #0
 800c280:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c282:	1c51      	adds	r1, r2, #1
 800c284:	9119      	str	r1, [sp, #100]	@ 0x64
 800c286:	7852      	ldrb	r2, [r2, #1]
 800c288:	4618      	mov	r0, r3
 800c28a:	e7c5      	b.n	800c218 <_strtod_l+0x1d8>
 800c28c:	4648      	mov	r0, r9
 800c28e:	e7ce      	b.n	800c22e <_strtod_l+0x1ee>
 800c290:	2e08      	cmp	r6, #8
 800c292:	dc05      	bgt.n	800c2a0 <_strtod_l+0x260>
 800c294:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c296:	fb0e f606 	mul.w	r6, lr, r6
 800c29a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c29c:	460e      	mov	r6, r1
 800c29e:	e7dc      	b.n	800c25a <_strtod_l+0x21a>
 800c2a0:	2910      	cmp	r1, #16
 800c2a2:	bfd8      	it	le
 800c2a4:	fb0e f707 	mulle.w	r7, lr, r7
 800c2a8:	e7f8      	b.n	800c29c <_strtod_l+0x25c>
 800c2aa:	2b0f      	cmp	r3, #15
 800c2ac:	bfdc      	itt	le
 800c2ae:	230a      	movle	r3, #10
 800c2b0:	fb03 2707 	mlale	r7, r3, r7, r2
 800c2b4:	e7e3      	b.n	800c27e <_strtod_l+0x23e>
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	e77a      	b.n	800c1b4 <_strtod_l+0x174>
 800c2be:	f04f 0c00 	mov.w	ip, #0
 800c2c2:	1ca2      	adds	r2, r4, #2
 800c2c4:	9219      	str	r2, [sp, #100]	@ 0x64
 800c2c6:	78a2      	ldrb	r2, [r4, #2]
 800c2c8:	e782      	b.n	800c1d0 <_strtod_l+0x190>
 800c2ca:	f04f 0c01 	mov.w	ip, #1
 800c2ce:	e7f8      	b.n	800c2c2 <_strtod_l+0x282>
 800c2d0:	0800eca4 	.word	0x0800eca4
 800c2d4:	0800eafb 	.word	0x0800eafb
 800c2d8:	7ff00000 	.word	0x7ff00000
 800c2dc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c2de:	1c51      	adds	r1, r2, #1
 800c2e0:	9119      	str	r1, [sp, #100]	@ 0x64
 800c2e2:	7852      	ldrb	r2, [r2, #1]
 800c2e4:	2a30      	cmp	r2, #48	@ 0x30
 800c2e6:	d0f9      	beq.n	800c2dc <_strtod_l+0x29c>
 800c2e8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c2ec:	2908      	cmp	r1, #8
 800c2ee:	f63f af75 	bhi.w	800c1dc <_strtod_l+0x19c>
 800c2f2:	3a30      	subs	r2, #48	@ 0x30
 800c2f4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c2f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c2f8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c2fa:	f04f 080a 	mov.w	r8, #10
 800c2fe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c300:	1c56      	adds	r6, r2, #1
 800c302:	9619      	str	r6, [sp, #100]	@ 0x64
 800c304:	7852      	ldrb	r2, [r2, #1]
 800c306:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c30a:	f1be 0f09 	cmp.w	lr, #9
 800c30e:	d939      	bls.n	800c384 <_strtod_l+0x344>
 800c310:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c312:	1a76      	subs	r6, r6, r1
 800c314:	2e08      	cmp	r6, #8
 800c316:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c31a:	dc03      	bgt.n	800c324 <_strtod_l+0x2e4>
 800c31c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c31e:	4588      	cmp	r8, r1
 800c320:	bfa8      	it	ge
 800c322:	4688      	movge	r8, r1
 800c324:	f1bc 0f00 	cmp.w	ip, #0
 800c328:	d001      	beq.n	800c32e <_strtod_l+0x2ee>
 800c32a:	f1c8 0800 	rsb	r8, r8, #0
 800c32e:	2d00      	cmp	r5, #0
 800c330:	d14e      	bne.n	800c3d0 <_strtod_l+0x390>
 800c332:	9908      	ldr	r1, [sp, #32]
 800c334:	4308      	orrs	r0, r1
 800c336:	f47f aebc 	bne.w	800c0b2 <_strtod_l+0x72>
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	f47f aed4 	bne.w	800c0e8 <_strtod_l+0xa8>
 800c340:	2a69      	cmp	r2, #105	@ 0x69
 800c342:	d028      	beq.n	800c396 <_strtod_l+0x356>
 800c344:	dc25      	bgt.n	800c392 <_strtod_l+0x352>
 800c346:	2a49      	cmp	r2, #73	@ 0x49
 800c348:	d025      	beq.n	800c396 <_strtod_l+0x356>
 800c34a:	2a4e      	cmp	r2, #78	@ 0x4e
 800c34c:	f47f aecc 	bne.w	800c0e8 <_strtod_l+0xa8>
 800c350:	499a      	ldr	r1, [pc, #616]	@ (800c5bc <_strtod_l+0x57c>)
 800c352:	a819      	add	r0, sp, #100	@ 0x64
 800c354:	f001 fd6c 	bl	800de30 <__match>
 800c358:	2800      	cmp	r0, #0
 800c35a:	f43f aec5 	beq.w	800c0e8 <_strtod_l+0xa8>
 800c35e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c360:	781b      	ldrb	r3, [r3, #0]
 800c362:	2b28      	cmp	r3, #40	@ 0x28
 800c364:	d12e      	bne.n	800c3c4 <_strtod_l+0x384>
 800c366:	4996      	ldr	r1, [pc, #600]	@ (800c5c0 <_strtod_l+0x580>)
 800c368:	aa1c      	add	r2, sp, #112	@ 0x70
 800c36a:	a819      	add	r0, sp, #100	@ 0x64
 800c36c:	f001 fd74 	bl	800de58 <__hexnan>
 800c370:	2805      	cmp	r0, #5
 800c372:	d127      	bne.n	800c3c4 <_strtod_l+0x384>
 800c374:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c376:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c37a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c37e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c382:	e696      	b.n	800c0b2 <_strtod_l+0x72>
 800c384:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c386:	fb08 2101 	mla	r1, r8, r1, r2
 800c38a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c38e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c390:	e7b5      	b.n	800c2fe <_strtod_l+0x2be>
 800c392:	2a6e      	cmp	r2, #110	@ 0x6e
 800c394:	e7da      	b.n	800c34c <_strtod_l+0x30c>
 800c396:	498b      	ldr	r1, [pc, #556]	@ (800c5c4 <_strtod_l+0x584>)
 800c398:	a819      	add	r0, sp, #100	@ 0x64
 800c39a:	f001 fd49 	bl	800de30 <__match>
 800c39e:	2800      	cmp	r0, #0
 800c3a0:	f43f aea2 	beq.w	800c0e8 <_strtod_l+0xa8>
 800c3a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3a6:	4988      	ldr	r1, [pc, #544]	@ (800c5c8 <_strtod_l+0x588>)
 800c3a8:	3b01      	subs	r3, #1
 800c3aa:	a819      	add	r0, sp, #100	@ 0x64
 800c3ac:	9319      	str	r3, [sp, #100]	@ 0x64
 800c3ae:	f001 fd3f 	bl	800de30 <__match>
 800c3b2:	b910      	cbnz	r0, 800c3ba <_strtod_l+0x37a>
 800c3b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3b6:	3301      	adds	r3, #1
 800c3b8:	9319      	str	r3, [sp, #100]	@ 0x64
 800c3ba:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800c5d8 <_strtod_l+0x598>
 800c3be:	f04f 0a00 	mov.w	sl, #0
 800c3c2:	e676      	b.n	800c0b2 <_strtod_l+0x72>
 800c3c4:	4881      	ldr	r0, [pc, #516]	@ (800c5cc <_strtod_l+0x58c>)
 800c3c6:	f001 fa87 	bl	800d8d8 <nan>
 800c3ca:	ec5b ab10 	vmov	sl, fp, d0
 800c3ce:	e670      	b.n	800c0b2 <_strtod_l+0x72>
 800c3d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3d2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c3d4:	eba8 0303 	sub.w	r3, r8, r3
 800c3d8:	f1b9 0f00 	cmp.w	r9, #0
 800c3dc:	bf08      	it	eq
 800c3de:	46a9      	moveq	r9, r5
 800c3e0:	2d10      	cmp	r5, #16
 800c3e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3e4:	462c      	mov	r4, r5
 800c3e6:	bfa8      	it	ge
 800c3e8:	2410      	movge	r4, #16
 800c3ea:	f7f4 f89b 	bl	8000524 <__aeabi_ui2d>
 800c3ee:	2d09      	cmp	r5, #9
 800c3f0:	4682      	mov	sl, r0
 800c3f2:	468b      	mov	fp, r1
 800c3f4:	dc13      	bgt.n	800c41e <_strtod_l+0x3de>
 800c3f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	f43f ae5a 	beq.w	800c0b2 <_strtod_l+0x72>
 800c3fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c400:	dd78      	ble.n	800c4f4 <_strtod_l+0x4b4>
 800c402:	2b16      	cmp	r3, #22
 800c404:	dc5f      	bgt.n	800c4c6 <_strtod_l+0x486>
 800c406:	4972      	ldr	r1, [pc, #456]	@ (800c5d0 <_strtod_l+0x590>)
 800c408:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c40c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c410:	4652      	mov	r2, sl
 800c412:	465b      	mov	r3, fp
 800c414:	f7f4 f900 	bl	8000618 <__aeabi_dmul>
 800c418:	4682      	mov	sl, r0
 800c41a:	468b      	mov	fp, r1
 800c41c:	e649      	b.n	800c0b2 <_strtod_l+0x72>
 800c41e:	4b6c      	ldr	r3, [pc, #432]	@ (800c5d0 <_strtod_l+0x590>)
 800c420:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c424:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c428:	f7f4 f8f6 	bl	8000618 <__aeabi_dmul>
 800c42c:	4682      	mov	sl, r0
 800c42e:	4638      	mov	r0, r7
 800c430:	468b      	mov	fp, r1
 800c432:	f7f4 f877 	bl	8000524 <__aeabi_ui2d>
 800c436:	4602      	mov	r2, r0
 800c438:	460b      	mov	r3, r1
 800c43a:	4650      	mov	r0, sl
 800c43c:	4659      	mov	r1, fp
 800c43e:	f7f3 ff35 	bl	80002ac <__adddf3>
 800c442:	2d0f      	cmp	r5, #15
 800c444:	4682      	mov	sl, r0
 800c446:	468b      	mov	fp, r1
 800c448:	ddd5      	ble.n	800c3f6 <_strtod_l+0x3b6>
 800c44a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c44c:	1b2c      	subs	r4, r5, r4
 800c44e:	441c      	add	r4, r3
 800c450:	2c00      	cmp	r4, #0
 800c452:	f340 8093 	ble.w	800c57c <_strtod_l+0x53c>
 800c456:	f014 030f 	ands.w	r3, r4, #15
 800c45a:	d00a      	beq.n	800c472 <_strtod_l+0x432>
 800c45c:	495c      	ldr	r1, [pc, #368]	@ (800c5d0 <_strtod_l+0x590>)
 800c45e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c462:	4652      	mov	r2, sl
 800c464:	465b      	mov	r3, fp
 800c466:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c46a:	f7f4 f8d5 	bl	8000618 <__aeabi_dmul>
 800c46e:	4682      	mov	sl, r0
 800c470:	468b      	mov	fp, r1
 800c472:	f034 040f 	bics.w	r4, r4, #15
 800c476:	d073      	beq.n	800c560 <_strtod_l+0x520>
 800c478:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c47c:	dd49      	ble.n	800c512 <_strtod_l+0x4d2>
 800c47e:	2400      	movs	r4, #0
 800c480:	46a0      	mov	r8, r4
 800c482:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c484:	46a1      	mov	r9, r4
 800c486:	9a05      	ldr	r2, [sp, #20]
 800c488:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800c5d8 <_strtod_l+0x598>
 800c48c:	2322      	movs	r3, #34	@ 0x22
 800c48e:	6013      	str	r3, [r2, #0]
 800c490:	f04f 0a00 	mov.w	sl, #0
 800c494:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c496:	2b00      	cmp	r3, #0
 800c498:	f43f ae0b 	beq.w	800c0b2 <_strtod_l+0x72>
 800c49c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c49e:	9805      	ldr	r0, [sp, #20]
 800c4a0:	f7ff f946 	bl	800b730 <_Bfree>
 800c4a4:	9805      	ldr	r0, [sp, #20]
 800c4a6:	4649      	mov	r1, r9
 800c4a8:	f7ff f942 	bl	800b730 <_Bfree>
 800c4ac:	9805      	ldr	r0, [sp, #20]
 800c4ae:	4641      	mov	r1, r8
 800c4b0:	f7ff f93e 	bl	800b730 <_Bfree>
 800c4b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c4b6:	9805      	ldr	r0, [sp, #20]
 800c4b8:	f7ff f93a 	bl	800b730 <_Bfree>
 800c4bc:	9805      	ldr	r0, [sp, #20]
 800c4be:	4621      	mov	r1, r4
 800c4c0:	f7ff f936 	bl	800b730 <_Bfree>
 800c4c4:	e5f5      	b.n	800c0b2 <_strtod_l+0x72>
 800c4c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c4c8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	dbbc      	blt.n	800c44a <_strtod_l+0x40a>
 800c4d0:	4c3f      	ldr	r4, [pc, #252]	@ (800c5d0 <_strtod_l+0x590>)
 800c4d2:	f1c5 050f 	rsb	r5, r5, #15
 800c4d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c4da:	4652      	mov	r2, sl
 800c4dc:	465b      	mov	r3, fp
 800c4de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4e2:	f7f4 f899 	bl	8000618 <__aeabi_dmul>
 800c4e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4e8:	1b5d      	subs	r5, r3, r5
 800c4ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c4ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c4f2:	e78f      	b.n	800c414 <_strtod_l+0x3d4>
 800c4f4:	3316      	adds	r3, #22
 800c4f6:	dba8      	blt.n	800c44a <_strtod_l+0x40a>
 800c4f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4fa:	eba3 0808 	sub.w	r8, r3, r8
 800c4fe:	4b34      	ldr	r3, [pc, #208]	@ (800c5d0 <_strtod_l+0x590>)
 800c500:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c504:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c508:	4650      	mov	r0, sl
 800c50a:	4659      	mov	r1, fp
 800c50c:	f7f4 f9ae 	bl	800086c <__aeabi_ddiv>
 800c510:	e782      	b.n	800c418 <_strtod_l+0x3d8>
 800c512:	2300      	movs	r3, #0
 800c514:	4f2f      	ldr	r7, [pc, #188]	@ (800c5d4 <_strtod_l+0x594>)
 800c516:	1124      	asrs	r4, r4, #4
 800c518:	4650      	mov	r0, sl
 800c51a:	4659      	mov	r1, fp
 800c51c:	461e      	mov	r6, r3
 800c51e:	2c01      	cmp	r4, #1
 800c520:	dc21      	bgt.n	800c566 <_strtod_l+0x526>
 800c522:	b10b      	cbz	r3, 800c528 <_strtod_l+0x4e8>
 800c524:	4682      	mov	sl, r0
 800c526:	468b      	mov	fp, r1
 800c528:	492a      	ldr	r1, [pc, #168]	@ (800c5d4 <_strtod_l+0x594>)
 800c52a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c52e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c532:	4652      	mov	r2, sl
 800c534:	465b      	mov	r3, fp
 800c536:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c53a:	f7f4 f86d 	bl	8000618 <__aeabi_dmul>
 800c53e:	4b26      	ldr	r3, [pc, #152]	@ (800c5d8 <_strtod_l+0x598>)
 800c540:	460a      	mov	r2, r1
 800c542:	400b      	ands	r3, r1
 800c544:	4925      	ldr	r1, [pc, #148]	@ (800c5dc <_strtod_l+0x59c>)
 800c546:	428b      	cmp	r3, r1
 800c548:	4682      	mov	sl, r0
 800c54a:	d898      	bhi.n	800c47e <_strtod_l+0x43e>
 800c54c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c550:	428b      	cmp	r3, r1
 800c552:	bf86      	itte	hi
 800c554:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800c5e0 <_strtod_l+0x5a0>
 800c558:	f04f 3aff 	movhi.w	sl, #4294967295
 800c55c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c560:	2300      	movs	r3, #0
 800c562:	9308      	str	r3, [sp, #32]
 800c564:	e076      	b.n	800c654 <_strtod_l+0x614>
 800c566:	07e2      	lsls	r2, r4, #31
 800c568:	d504      	bpl.n	800c574 <_strtod_l+0x534>
 800c56a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c56e:	f7f4 f853 	bl	8000618 <__aeabi_dmul>
 800c572:	2301      	movs	r3, #1
 800c574:	3601      	adds	r6, #1
 800c576:	1064      	asrs	r4, r4, #1
 800c578:	3708      	adds	r7, #8
 800c57a:	e7d0      	b.n	800c51e <_strtod_l+0x4de>
 800c57c:	d0f0      	beq.n	800c560 <_strtod_l+0x520>
 800c57e:	4264      	negs	r4, r4
 800c580:	f014 020f 	ands.w	r2, r4, #15
 800c584:	d00a      	beq.n	800c59c <_strtod_l+0x55c>
 800c586:	4b12      	ldr	r3, [pc, #72]	@ (800c5d0 <_strtod_l+0x590>)
 800c588:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c58c:	4650      	mov	r0, sl
 800c58e:	4659      	mov	r1, fp
 800c590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c594:	f7f4 f96a 	bl	800086c <__aeabi_ddiv>
 800c598:	4682      	mov	sl, r0
 800c59a:	468b      	mov	fp, r1
 800c59c:	1124      	asrs	r4, r4, #4
 800c59e:	d0df      	beq.n	800c560 <_strtod_l+0x520>
 800c5a0:	2c1f      	cmp	r4, #31
 800c5a2:	dd1f      	ble.n	800c5e4 <_strtod_l+0x5a4>
 800c5a4:	2400      	movs	r4, #0
 800c5a6:	46a0      	mov	r8, r4
 800c5a8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c5aa:	46a1      	mov	r9, r4
 800c5ac:	9a05      	ldr	r2, [sp, #20]
 800c5ae:	2322      	movs	r3, #34	@ 0x22
 800c5b0:	f04f 0a00 	mov.w	sl, #0
 800c5b4:	f04f 0b00 	mov.w	fp, #0
 800c5b8:	6013      	str	r3, [r2, #0]
 800c5ba:	e76b      	b.n	800c494 <_strtod_l+0x454>
 800c5bc:	0800e955 	.word	0x0800e955
 800c5c0:	0800ec90 	.word	0x0800ec90
 800c5c4:	0800e94d 	.word	0x0800e94d
 800c5c8:	0800ea2f 	.word	0x0800ea2f
 800c5cc:	0800ea2b 	.word	0x0800ea2b
 800c5d0:	0800ebc8 	.word	0x0800ebc8
 800c5d4:	0800eba0 	.word	0x0800eba0
 800c5d8:	7ff00000 	.word	0x7ff00000
 800c5dc:	7ca00000 	.word	0x7ca00000
 800c5e0:	7fefffff 	.word	0x7fefffff
 800c5e4:	f014 0310 	ands.w	r3, r4, #16
 800c5e8:	bf18      	it	ne
 800c5ea:	236a      	movne	r3, #106	@ 0x6a
 800c5ec:	4ea9      	ldr	r6, [pc, #676]	@ (800c894 <_strtod_l+0x854>)
 800c5ee:	9308      	str	r3, [sp, #32]
 800c5f0:	4650      	mov	r0, sl
 800c5f2:	4659      	mov	r1, fp
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	07e7      	lsls	r7, r4, #31
 800c5f8:	d504      	bpl.n	800c604 <_strtod_l+0x5c4>
 800c5fa:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c5fe:	f7f4 f80b 	bl	8000618 <__aeabi_dmul>
 800c602:	2301      	movs	r3, #1
 800c604:	1064      	asrs	r4, r4, #1
 800c606:	f106 0608 	add.w	r6, r6, #8
 800c60a:	d1f4      	bne.n	800c5f6 <_strtod_l+0x5b6>
 800c60c:	b10b      	cbz	r3, 800c612 <_strtod_l+0x5d2>
 800c60e:	4682      	mov	sl, r0
 800c610:	468b      	mov	fp, r1
 800c612:	9b08      	ldr	r3, [sp, #32]
 800c614:	b1b3      	cbz	r3, 800c644 <_strtod_l+0x604>
 800c616:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c61a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c61e:	2b00      	cmp	r3, #0
 800c620:	4659      	mov	r1, fp
 800c622:	dd0f      	ble.n	800c644 <_strtod_l+0x604>
 800c624:	2b1f      	cmp	r3, #31
 800c626:	dd56      	ble.n	800c6d6 <_strtod_l+0x696>
 800c628:	2b34      	cmp	r3, #52	@ 0x34
 800c62a:	bfde      	ittt	le
 800c62c:	f04f 33ff 	movle.w	r3, #4294967295
 800c630:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c634:	4093      	lslle	r3, r2
 800c636:	f04f 0a00 	mov.w	sl, #0
 800c63a:	bfcc      	ite	gt
 800c63c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c640:	ea03 0b01 	andle.w	fp, r3, r1
 800c644:	2200      	movs	r2, #0
 800c646:	2300      	movs	r3, #0
 800c648:	4650      	mov	r0, sl
 800c64a:	4659      	mov	r1, fp
 800c64c:	f7f4 fa4c 	bl	8000ae8 <__aeabi_dcmpeq>
 800c650:	2800      	cmp	r0, #0
 800c652:	d1a7      	bne.n	800c5a4 <_strtod_l+0x564>
 800c654:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c656:	9300      	str	r3, [sp, #0]
 800c658:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c65a:	9805      	ldr	r0, [sp, #20]
 800c65c:	462b      	mov	r3, r5
 800c65e:	464a      	mov	r2, r9
 800c660:	f7ff f8ce 	bl	800b800 <__s2b>
 800c664:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c666:	2800      	cmp	r0, #0
 800c668:	f43f af09 	beq.w	800c47e <_strtod_l+0x43e>
 800c66c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c66e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c670:	2a00      	cmp	r2, #0
 800c672:	eba3 0308 	sub.w	r3, r3, r8
 800c676:	bfa8      	it	ge
 800c678:	2300      	movge	r3, #0
 800c67a:	9312      	str	r3, [sp, #72]	@ 0x48
 800c67c:	2400      	movs	r4, #0
 800c67e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c682:	9316      	str	r3, [sp, #88]	@ 0x58
 800c684:	46a0      	mov	r8, r4
 800c686:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c688:	9805      	ldr	r0, [sp, #20]
 800c68a:	6859      	ldr	r1, [r3, #4]
 800c68c:	f7ff f810 	bl	800b6b0 <_Balloc>
 800c690:	4681      	mov	r9, r0
 800c692:	2800      	cmp	r0, #0
 800c694:	f43f aef7 	beq.w	800c486 <_strtod_l+0x446>
 800c698:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c69a:	691a      	ldr	r2, [r3, #16]
 800c69c:	3202      	adds	r2, #2
 800c69e:	f103 010c 	add.w	r1, r3, #12
 800c6a2:	0092      	lsls	r2, r2, #2
 800c6a4:	300c      	adds	r0, #12
 800c6a6:	f7fe f876 	bl	800a796 <memcpy>
 800c6aa:	ec4b ab10 	vmov	d0, sl, fp
 800c6ae:	9805      	ldr	r0, [sp, #20]
 800c6b0:	aa1c      	add	r2, sp, #112	@ 0x70
 800c6b2:	a91b      	add	r1, sp, #108	@ 0x6c
 800c6b4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c6b8:	f7ff fbd6 	bl	800be68 <__d2b>
 800c6bc:	901a      	str	r0, [sp, #104]	@ 0x68
 800c6be:	2800      	cmp	r0, #0
 800c6c0:	f43f aee1 	beq.w	800c486 <_strtod_l+0x446>
 800c6c4:	9805      	ldr	r0, [sp, #20]
 800c6c6:	2101      	movs	r1, #1
 800c6c8:	f7ff f930 	bl	800b92c <__i2b>
 800c6cc:	4680      	mov	r8, r0
 800c6ce:	b948      	cbnz	r0, 800c6e4 <_strtod_l+0x6a4>
 800c6d0:	f04f 0800 	mov.w	r8, #0
 800c6d4:	e6d7      	b.n	800c486 <_strtod_l+0x446>
 800c6d6:	f04f 32ff 	mov.w	r2, #4294967295
 800c6da:	fa02 f303 	lsl.w	r3, r2, r3
 800c6de:	ea03 0a0a 	and.w	sl, r3, sl
 800c6e2:	e7af      	b.n	800c644 <_strtod_l+0x604>
 800c6e4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c6e6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c6e8:	2d00      	cmp	r5, #0
 800c6ea:	bfab      	itete	ge
 800c6ec:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c6ee:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c6f0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c6f2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c6f4:	bfac      	ite	ge
 800c6f6:	18ef      	addge	r7, r5, r3
 800c6f8:	1b5e      	sublt	r6, r3, r5
 800c6fa:	9b08      	ldr	r3, [sp, #32]
 800c6fc:	1aed      	subs	r5, r5, r3
 800c6fe:	4415      	add	r5, r2
 800c700:	4b65      	ldr	r3, [pc, #404]	@ (800c898 <_strtod_l+0x858>)
 800c702:	3d01      	subs	r5, #1
 800c704:	429d      	cmp	r5, r3
 800c706:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c70a:	da50      	bge.n	800c7ae <_strtod_l+0x76e>
 800c70c:	1b5b      	subs	r3, r3, r5
 800c70e:	2b1f      	cmp	r3, #31
 800c710:	eba2 0203 	sub.w	r2, r2, r3
 800c714:	f04f 0101 	mov.w	r1, #1
 800c718:	dc3d      	bgt.n	800c796 <_strtod_l+0x756>
 800c71a:	fa01 f303 	lsl.w	r3, r1, r3
 800c71e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c720:	2300      	movs	r3, #0
 800c722:	9310      	str	r3, [sp, #64]	@ 0x40
 800c724:	18bd      	adds	r5, r7, r2
 800c726:	9b08      	ldr	r3, [sp, #32]
 800c728:	42af      	cmp	r7, r5
 800c72a:	4416      	add	r6, r2
 800c72c:	441e      	add	r6, r3
 800c72e:	463b      	mov	r3, r7
 800c730:	bfa8      	it	ge
 800c732:	462b      	movge	r3, r5
 800c734:	42b3      	cmp	r3, r6
 800c736:	bfa8      	it	ge
 800c738:	4633      	movge	r3, r6
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	bfc2      	ittt	gt
 800c73e:	1aed      	subgt	r5, r5, r3
 800c740:	1af6      	subgt	r6, r6, r3
 800c742:	1aff      	subgt	r7, r7, r3
 800c744:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c746:	2b00      	cmp	r3, #0
 800c748:	dd16      	ble.n	800c778 <_strtod_l+0x738>
 800c74a:	4641      	mov	r1, r8
 800c74c:	9805      	ldr	r0, [sp, #20]
 800c74e:	461a      	mov	r2, r3
 800c750:	f7ff f9a4 	bl	800ba9c <__pow5mult>
 800c754:	4680      	mov	r8, r0
 800c756:	2800      	cmp	r0, #0
 800c758:	d0ba      	beq.n	800c6d0 <_strtod_l+0x690>
 800c75a:	4601      	mov	r1, r0
 800c75c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c75e:	9805      	ldr	r0, [sp, #20]
 800c760:	f7ff f8fa 	bl	800b958 <__multiply>
 800c764:	900a      	str	r0, [sp, #40]	@ 0x28
 800c766:	2800      	cmp	r0, #0
 800c768:	f43f ae8d 	beq.w	800c486 <_strtod_l+0x446>
 800c76c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c76e:	9805      	ldr	r0, [sp, #20]
 800c770:	f7fe ffde 	bl	800b730 <_Bfree>
 800c774:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c776:	931a      	str	r3, [sp, #104]	@ 0x68
 800c778:	2d00      	cmp	r5, #0
 800c77a:	dc1d      	bgt.n	800c7b8 <_strtod_l+0x778>
 800c77c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c77e:	2b00      	cmp	r3, #0
 800c780:	dd23      	ble.n	800c7ca <_strtod_l+0x78a>
 800c782:	4649      	mov	r1, r9
 800c784:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c786:	9805      	ldr	r0, [sp, #20]
 800c788:	f7ff f988 	bl	800ba9c <__pow5mult>
 800c78c:	4681      	mov	r9, r0
 800c78e:	b9e0      	cbnz	r0, 800c7ca <_strtod_l+0x78a>
 800c790:	f04f 0900 	mov.w	r9, #0
 800c794:	e677      	b.n	800c486 <_strtod_l+0x446>
 800c796:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c79a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c79e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c7a2:	35e2      	adds	r5, #226	@ 0xe2
 800c7a4:	fa01 f305 	lsl.w	r3, r1, r5
 800c7a8:	9310      	str	r3, [sp, #64]	@ 0x40
 800c7aa:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c7ac:	e7ba      	b.n	800c724 <_strtod_l+0x6e4>
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	9310      	str	r3, [sp, #64]	@ 0x40
 800c7b2:	2301      	movs	r3, #1
 800c7b4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c7b6:	e7b5      	b.n	800c724 <_strtod_l+0x6e4>
 800c7b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c7ba:	9805      	ldr	r0, [sp, #20]
 800c7bc:	462a      	mov	r2, r5
 800c7be:	f7ff f9c7 	bl	800bb50 <__lshift>
 800c7c2:	901a      	str	r0, [sp, #104]	@ 0x68
 800c7c4:	2800      	cmp	r0, #0
 800c7c6:	d1d9      	bne.n	800c77c <_strtod_l+0x73c>
 800c7c8:	e65d      	b.n	800c486 <_strtod_l+0x446>
 800c7ca:	2e00      	cmp	r6, #0
 800c7cc:	dd07      	ble.n	800c7de <_strtod_l+0x79e>
 800c7ce:	4649      	mov	r1, r9
 800c7d0:	9805      	ldr	r0, [sp, #20]
 800c7d2:	4632      	mov	r2, r6
 800c7d4:	f7ff f9bc 	bl	800bb50 <__lshift>
 800c7d8:	4681      	mov	r9, r0
 800c7da:	2800      	cmp	r0, #0
 800c7dc:	d0d8      	beq.n	800c790 <_strtod_l+0x750>
 800c7de:	2f00      	cmp	r7, #0
 800c7e0:	dd08      	ble.n	800c7f4 <_strtod_l+0x7b4>
 800c7e2:	4641      	mov	r1, r8
 800c7e4:	9805      	ldr	r0, [sp, #20]
 800c7e6:	463a      	mov	r2, r7
 800c7e8:	f7ff f9b2 	bl	800bb50 <__lshift>
 800c7ec:	4680      	mov	r8, r0
 800c7ee:	2800      	cmp	r0, #0
 800c7f0:	f43f ae49 	beq.w	800c486 <_strtod_l+0x446>
 800c7f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c7f6:	9805      	ldr	r0, [sp, #20]
 800c7f8:	464a      	mov	r2, r9
 800c7fa:	f7ff fa31 	bl	800bc60 <__mdiff>
 800c7fe:	4604      	mov	r4, r0
 800c800:	2800      	cmp	r0, #0
 800c802:	f43f ae40 	beq.w	800c486 <_strtod_l+0x446>
 800c806:	68c3      	ldr	r3, [r0, #12]
 800c808:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c80a:	2300      	movs	r3, #0
 800c80c:	60c3      	str	r3, [r0, #12]
 800c80e:	4641      	mov	r1, r8
 800c810:	f7ff fa0a 	bl	800bc28 <__mcmp>
 800c814:	2800      	cmp	r0, #0
 800c816:	da45      	bge.n	800c8a4 <_strtod_l+0x864>
 800c818:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c81a:	ea53 030a 	orrs.w	r3, r3, sl
 800c81e:	d16b      	bne.n	800c8f8 <_strtod_l+0x8b8>
 800c820:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c824:	2b00      	cmp	r3, #0
 800c826:	d167      	bne.n	800c8f8 <_strtod_l+0x8b8>
 800c828:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c82c:	0d1b      	lsrs	r3, r3, #20
 800c82e:	051b      	lsls	r3, r3, #20
 800c830:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c834:	d960      	bls.n	800c8f8 <_strtod_l+0x8b8>
 800c836:	6963      	ldr	r3, [r4, #20]
 800c838:	b913      	cbnz	r3, 800c840 <_strtod_l+0x800>
 800c83a:	6923      	ldr	r3, [r4, #16]
 800c83c:	2b01      	cmp	r3, #1
 800c83e:	dd5b      	ble.n	800c8f8 <_strtod_l+0x8b8>
 800c840:	4621      	mov	r1, r4
 800c842:	2201      	movs	r2, #1
 800c844:	9805      	ldr	r0, [sp, #20]
 800c846:	f7ff f983 	bl	800bb50 <__lshift>
 800c84a:	4641      	mov	r1, r8
 800c84c:	4604      	mov	r4, r0
 800c84e:	f7ff f9eb 	bl	800bc28 <__mcmp>
 800c852:	2800      	cmp	r0, #0
 800c854:	dd50      	ble.n	800c8f8 <_strtod_l+0x8b8>
 800c856:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c85a:	9a08      	ldr	r2, [sp, #32]
 800c85c:	0d1b      	lsrs	r3, r3, #20
 800c85e:	051b      	lsls	r3, r3, #20
 800c860:	2a00      	cmp	r2, #0
 800c862:	d06a      	beq.n	800c93a <_strtod_l+0x8fa>
 800c864:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c868:	d867      	bhi.n	800c93a <_strtod_l+0x8fa>
 800c86a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c86e:	f67f ae9d 	bls.w	800c5ac <_strtod_l+0x56c>
 800c872:	4b0a      	ldr	r3, [pc, #40]	@ (800c89c <_strtod_l+0x85c>)
 800c874:	4650      	mov	r0, sl
 800c876:	4659      	mov	r1, fp
 800c878:	2200      	movs	r2, #0
 800c87a:	f7f3 fecd 	bl	8000618 <__aeabi_dmul>
 800c87e:	4b08      	ldr	r3, [pc, #32]	@ (800c8a0 <_strtod_l+0x860>)
 800c880:	400b      	ands	r3, r1
 800c882:	4682      	mov	sl, r0
 800c884:	468b      	mov	fp, r1
 800c886:	2b00      	cmp	r3, #0
 800c888:	f47f ae08 	bne.w	800c49c <_strtod_l+0x45c>
 800c88c:	9a05      	ldr	r2, [sp, #20]
 800c88e:	2322      	movs	r3, #34	@ 0x22
 800c890:	6013      	str	r3, [r2, #0]
 800c892:	e603      	b.n	800c49c <_strtod_l+0x45c>
 800c894:	0800ecb8 	.word	0x0800ecb8
 800c898:	fffffc02 	.word	0xfffffc02
 800c89c:	39500000 	.word	0x39500000
 800c8a0:	7ff00000 	.word	0x7ff00000
 800c8a4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c8a8:	d165      	bne.n	800c976 <_strtod_l+0x936>
 800c8aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c8ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c8b0:	b35a      	cbz	r2, 800c90a <_strtod_l+0x8ca>
 800c8b2:	4a9f      	ldr	r2, [pc, #636]	@ (800cb30 <_strtod_l+0xaf0>)
 800c8b4:	4293      	cmp	r3, r2
 800c8b6:	d12b      	bne.n	800c910 <_strtod_l+0x8d0>
 800c8b8:	9b08      	ldr	r3, [sp, #32]
 800c8ba:	4651      	mov	r1, sl
 800c8bc:	b303      	cbz	r3, 800c900 <_strtod_l+0x8c0>
 800c8be:	4b9d      	ldr	r3, [pc, #628]	@ (800cb34 <_strtod_l+0xaf4>)
 800c8c0:	465a      	mov	r2, fp
 800c8c2:	4013      	ands	r3, r2
 800c8c4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c8c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c8cc:	d81b      	bhi.n	800c906 <_strtod_l+0x8c6>
 800c8ce:	0d1b      	lsrs	r3, r3, #20
 800c8d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c8d4:	fa02 f303 	lsl.w	r3, r2, r3
 800c8d8:	4299      	cmp	r1, r3
 800c8da:	d119      	bne.n	800c910 <_strtod_l+0x8d0>
 800c8dc:	4b96      	ldr	r3, [pc, #600]	@ (800cb38 <_strtod_l+0xaf8>)
 800c8de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c8e0:	429a      	cmp	r2, r3
 800c8e2:	d102      	bne.n	800c8ea <_strtod_l+0x8aa>
 800c8e4:	3101      	adds	r1, #1
 800c8e6:	f43f adce 	beq.w	800c486 <_strtod_l+0x446>
 800c8ea:	4b92      	ldr	r3, [pc, #584]	@ (800cb34 <_strtod_l+0xaf4>)
 800c8ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c8ee:	401a      	ands	r2, r3
 800c8f0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c8f4:	f04f 0a00 	mov.w	sl, #0
 800c8f8:	9b08      	ldr	r3, [sp, #32]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d1b9      	bne.n	800c872 <_strtod_l+0x832>
 800c8fe:	e5cd      	b.n	800c49c <_strtod_l+0x45c>
 800c900:	f04f 33ff 	mov.w	r3, #4294967295
 800c904:	e7e8      	b.n	800c8d8 <_strtod_l+0x898>
 800c906:	4613      	mov	r3, r2
 800c908:	e7e6      	b.n	800c8d8 <_strtod_l+0x898>
 800c90a:	ea53 030a 	orrs.w	r3, r3, sl
 800c90e:	d0a2      	beq.n	800c856 <_strtod_l+0x816>
 800c910:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c912:	b1db      	cbz	r3, 800c94c <_strtod_l+0x90c>
 800c914:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c916:	4213      	tst	r3, r2
 800c918:	d0ee      	beq.n	800c8f8 <_strtod_l+0x8b8>
 800c91a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c91c:	9a08      	ldr	r2, [sp, #32]
 800c91e:	4650      	mov	r0, sl
 800c920:	4659      	mov	r1, fp
 800c922:	b1bb      	cbz	r3, 800c954 <_strtod_l+0x914>
 800c924:	f7ff fb6e 	bl	800c004 <sulp>
 800c928:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c92c:	ec53 2b10 	vmov	r2, r3, d0
 800c930:	f7f3 fcbc 	bl	80002ac <__adddf3>
 800c934:	4682      	mov	sl, r0
 800c936:	468b      	mov	fp, r1
 800c938:	e7de      	b.n	800c8f8 <_strtod_l+0x8b8>
 800c93a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c93e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c942:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c946:	f04f 3aff 	mov.w	sl, #4294967295
 800c94a:	e7d5      	b.n	800c8f8 <_strtod_l+0x8b8>
 800c94c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c94e:	ea13 0f0a 	tst.w	r3, sl
 800c952:	e7e1      	b.n	800c918 <_strtod_l+0x8d8>
 800c954:	f7ff fb56 	bl	800c004 <sulp>
 800c958:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c95c:	ec53 2b10 	vmov	r2, r3, d0
 800c960:	f7f3 fca2 	bl	80002a8 <__aeabi_dsub>
 800c964:	2200      	movs	r2, #0
 800c966:	2300      	movs	r3, #0
 800c968:	4682      	mov	sl, r0
 800c96a:	468b      	mov	fp, r1
 800c96c:	f7f4 f8bc 	bl	8000ae8 <__aeabi_dcmpeq>
 800c970:	2800      	cmp	r0, #0
 800c972:	d0c1      	beq.n	800c8f8 <_strtod_l+0x8b8>
 800c974:	e61a      	b.n	800c5ac <_strtod_l+0x56c>
 800c976:	4641      	mov	r1, r8
 800c978:	4620      	mov	r0, r4
 800c97a:	f7ff facd 	bl	800bf18 <__ratio>
 800c97e:	ec57 6b10 	vmov	r6, r7, d0
 800c982:	2200      	movs	r2, #0
 800c984:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c988:	4630      	mov	r0, r6
 800c98a:	4639      	mov	r1, r7
 800c98c:	f7f4 f8c0 	bl	8000b10 <__aeabi_dcmple>
 800c990:	2800      	cmp	r0, #0
 800c992:	d06f      	beq.n	800ca74 <_strtod_l+0xa34>
 800c994:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c996:	2b00      	cmp	r3, #0
 800c998:	d17a      	bne.n	800ca90 <_strtod_l+0xa50>
 800c99a:	f1ba 0f00 	cmp.w	sl, #0
 800c99e:	d158      	bne.n	800ca52 <_strtod_l+0xa12>
 800c9a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d15a      	bne.n	800ca60 <_strtod_l+0xa20>
 800c9aa:	4b64      	ldr	r3, [pc, #400]	@ (800cb3c <_strtod_l+0xafc>)
 800c9ac:	2200      	movs	r2, #0
 800c9ae:	4630      	mov	r0, r6
 800c9b0:	4639      	mov	r1, r7
 800c9b2:	f7f4 f8a3 	bl	8000afc <__aeabi_dcmplt>
 800c9b6:	2800      	cmp	r0, #0
 800c9b8:	d159      	bne.n	800ca6e <_strtod_l+0xa2e>
 800c9ba:	4630      	mov	r0, r6
 800c9bc:	4639      	mov	r1, r7
 800c9be:	4b60      	ldr	r3, [pc, #384]	@ (800cb40 <_strtod_l+0xb00>)
 800c9c0:	2200      	movs	r2, #0
 800c9c2:	f7f3 fe29 	bl	8000618 <__aeabi_dmul>
 800c9c6:	4606      	mov	r6, r0
 800c9c8:	460f      	mov	r7, r1
 800c9ca:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c9ce:	9606      	str	r6, [sp, #24]
 800c9d0:	9307      	str	r3, [sp, #28]
 800c9d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c9d6:	4d57      	ldr	r5, [pc, #348]	@ (800cb34 <_strtod_l+0xaf4>)
 800c9d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c9dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9de:	401d      	ands	r5, r3
 800c9e0:	4b58      	ldr	r3, [pc, #352]	@ (800cb44 <_strtod_l+0xb04>)
 800c9e2:	429d      	cmp	r5, r3
 800c9e4:	f040 80b2 	bne.w	800cb4c <_strtod_l+0xb0c>
 800c9e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9ea:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c9ee:	ec4b ab10 	vmov	d0, sl, fp
 800c9f2:	f7ff f9c9 	bl	800bd88 <__ulp>
 800c9f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c9fa:	ec51 0b10 	vmov	r0, r1, d0
 800c9fe:	f7f3 fe0b 	bl	8000618 <__aeabi_dmul>
 800ca02:	4652      	mov	r2, sl
 800ca04:	465b      	mov	r3, fp
 800ca06:	f7f3 fc51 	bl	80002ac <__adddf3>
 800ca0a:	460b      	mov	r3, r1
 800ca0c:	4949      	ldr	r1, [pc, #292]	@ (800cb34 <_strtod_l+0xaf4>)
 800ca0e:	4a4e      	ldr	r2, [pc, #312]	@ (800cb48 <_strtod_l+0xb08>)
 800ca10:	4019      	ands	r1, r3
 800ca12:	4291      	cmp	r1, r2
 800ca14:	4682      	mov	sl, r0
 800ca16:	d942      	bls.n	800ca9e <_strtod_l+0xa5e>
 800ca18:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ca1a:	4b47      	ldr	r3, [pc, #284]	@ (800cb38 <_strtod_l+0xaf8>)
 800ca1c:	429a      	cmp	r2, r3
 800ca1e:	d103      	bne.n	800ca28 <_strtod_l+0x9e8>
 800ca20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca22:	3301      	adds	r3, #1
 800ca24:	f43f ad2f 	beq.w	800c486 <_strtod_l+0x446>
 800ca28:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800cb38 <_strtod_l+0xaf8>
 800ca2c:	f04f 3aff 	mov.w	sl, #4294967295
 800ca30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca32:	9805      	ldr	r0, [sp, #20]
 800ca34:	f7fe fe7c 	bl	800b730 <_Bfree>
 800ca38:	9805      	ldr	r0, [sp, #20]
 800ca3a:	4649      	mov	r1, r9
 800ca3c:	f7fe fe78 	bl	800b730 <_Bfree>
 800ca40:	9805      	ldr	r0, [sp, #20]
 800ca42:	4641      	mov	r1, r8
 800ca44:	f7fe fe74 	bl	800b730 <_Bfree>
 800ca48:	9805      	ldr	r0, [sp, #20]
 800ca4a:	4621      	mov	r1, r4
 800ca4c:	f7fe fe70 	bl	800b730 <_Bfree>
 800ca50:	e619      	b.n	800c686 <_strtod_l+0x646>
 800ca52:	f1ba 0f01 	cmp.w	sl, #1
 800ca56:	d103      	bne.n	800ca60 <_strtod_l+0xa20>
 800ca58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	f43f ada6 	beq.w	800c5ac <_strtod_l+0x56c>
 800ca60:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800cb10 <_strtod_l+0xad0>
 800ca64:	4f35      	ldr	r7, [pc, #212]	@ (800cb3c <_strtod_l+0xafc>)
 800ca66:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ca6a:	2600      	movs	r6, #0
 800ca6c:	e7b1      	b.n	800c9d2 <_strtod_l+0x992>
 800ca6e:	4f34      	ldr	r7, [pc, #208]	@ (800cb40 <_strtod_l+0xb00>)
 800ca70:	2600      	movs	r6, #0
 800ca72:	e7aa      	b.n	800c9ca <_strtod_l+0x98a>
 800ca74:	4b32      	ldr	r3, [pc, #200]	@ (800cb40 <_strtod_l+0xb00>)
 800ca76:	4630      	mov	r0, r6
 800ca78:	4639      	mov	r1, r7
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	f7f3 fdcc 	bl	8000618 <__aeabi_dmul>
 800ca80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca82:	4606      	mov	r6, r0
 800ca84:	460f      	mov	r7, r1
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d09f      	beq.n	800c9ca <_strtod_l+0x98a>
 800ca8a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ca8e:	e7a0      	b.n	800c9d2 <_strtod_l+0x992>
 800ca90:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800cb18 <_strtod_l+0xad8>
 800ca94:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ca98:	ec57 6b17 	vmov	r6, r7, d7
 800ca9c:	e799      	b.n	800c9d2 <_strtod_l+0x992>
 800ca9e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800caa2:	9b08      	ldr	r3, [sp, #32]
 800caa4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d1c1      	bne.n	800ca30 <_strtod_l+0x9f0>
 800caac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cab0:	0d1b      	lsrs	r3, r3, #20
 800cab2:	051b      	lsls	r3, r3, #20
 800cab4:	429d      	cmp	r5, r3
 800cab6:	d1bb      	bne.n	800ca30 <_strtod_l+0x9f0>
 800cab8:	4630      	mov	r0, r6
 800caba:	4639      	mov	r1, r7
 800cabc:	f7f4 f90c 	bl	8000cd8 <__aeabi_d2lz>
 800cac0:	f7f3 fd7c 	bl	80005bc <__aeabi_l2d>
 800cac4:	4602      	mov	r2, r0
 800cac6:	460b      	mov	r3, r1
 800cac8:	4630      	mov	r0, r6
 800caca:	4639      	mov	r1, r7
 800cacc:	f7f3 fbec 	bl	80002a8 <__aeabi_dsub>
 800cad0:	460b      	mov	r3, r1
 800cad2:	4602      	mov	r2, r0
 800cad4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cad8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cadc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cade:	ea46 060a 	orr.w	r6, r6, sl
 800cae2:	431e      	orrs	r6, r3
 800cae4:	d06f      	beq.n	800cbc6 <_strtod_l+0xb86>
 800cae6:	a30e      	add	r3, pc, #56	@ (adr r3, 800cb20 <_strtod_l+0xae0>)
 800cae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caec:	f7f4 f806 	bl	8000afc <__aeabi_dcmplt>
 800caf0:	2800      	cmp	r0, #0
 800caf2:	f47f acd3 	bne.w	800c49c <_strtod_l+0x45c>
 800caf6:	a30c      	add	r3, pc, #48	@ (adr r3, 800cb28 <_strtod_l+0xae8>)
 800caf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cafc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb00:	f7f4 f81a 	bl	8000b38 <__aeabi_dcmpgt>
 800cb04:	2800      	cmp	r0, #0
 800cb06:	d093      	beq.n	800ca30 <_strtod_l+0x9f0>
 800cb08:	e4c8      	b.n	800c49c <_strtod_l+0x45c>
 800cb0a:	bf00      	nop
 800cb0c:	f3af 8000 	nop.w
 800cb10:	00000000 	.word	0x00000000
 800cb14:	bff00000 	.word	0xbff00000
 800cb18:	00000000 	.word	0x00000000
 800cb1c:	3ff00000 	.word	0x3ff00000
 800cb20:	94a03595 	.word	0x94a03595
 800cb24:	3fdfffff 	.word	0x3fdfffff
 800cb28:	35afe535 	.word	0x35afe535
 800cb2c:	3fe00000 	.word	0x3fe00000
 800cb30:	000fffff 	.word	0x000fffff
 800cb34:	7ff00000 	.word	0x7ff00000
 800cb38:	7fefffff 	.word	0x7fefffff
 800cb3c:	3ff00000 	.word	0x3ff00000
 800cb40:	3fe00000 	.word	0x3fe00000
 800cb44:	7fe00000 	.word	0x7fe00000
 800cb48:	7c9fffff 	.word	0x7c9fffff
 800cb4c:	9b08      	ldr	r3, [sp, #32]
 800cb4e:	b323      	cbz	r3, 800cb9a <_strtod_l+0xb5a>
 800cb50:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800cb54:	d821      	bhi.n	800cb9a <_strtod_l+0xb5a>
 800cb56:	a328      	add	r3, pc, #160	@ (adr r3, 800cbf8 <_strtod_l+0xbb8>)
 800cb58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb5c:	4630      	mov	r0, r6
 800cb5e:	4639      	mov	r1, r7
 800cb60:	f7f3 ffd6 	bl	8000b10 <__aeabi_dcmple>
 800cb64:	b1a0      	cbz	r0, 800cb90 <_strtod_l+0xb50>
 800cb66:	4639      	mov	r1, r7
 800cb68:	4630      	mov	r0, r6
 800cb6a:	f7f4 f82d 	bl	8000bc8 <__aeabi_d2uiz>
 800cb6e:	2801      	cmp	r0, #1
 800cb70:	bf38      	it	cc
 800cb72:	2001      	movcc	r0, #1
 800cb74:	f7f3 fcd6 	bl	8000524 <__aeabi_ui2d>
 800cb78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb7a:	4606      	mov	r6, r0
 800cb7c:	460f      	mov	r7, r1
 800cb7e:	b9fb      	cbnz	r3, 800cbc0 <_strtod_l+0xb80>
 800cb80:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cb84:	9014      	str	r0, [sp, #80]	@ 0x50
 800cb86:	9315      	str	r3, [sp, #84]	@ 0x54
 800cb88:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800cb8c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cb90:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb92:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800cb96:	1b5b      	subs	r3, r3, r5
 800cb98:	9311      	str	r3, [sp, #68]	@ 0x44
 800cb9a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cb9e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cba2:	f7ff f8f1 	bl	800bd88 <__ulp>
 800cba6:	4650      	mov	r0, sl
 800cba8:	ec53 2b10 	vmov	r2, r3, d0
 800cbac:	4659      	mov	r1, fp
 800cbae:	f7f3 fd33 	bl	8000618 <__aeabi_dmul>
 800cbb2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cbb6:	f7f3 fb79 	bl	80002ac <__adddf3>
 800cbba:	4682      	mov	sl, r0
 800cbbc:	468b      	mov	fp, r1
 800cbbe:	e770      	b.n	800caa2 <_strtod_l+0xa62>
 800cbc0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cbc4:	e7e0      	b.n	800cb88 <_strtod_l+0xb48>
 800cbc6:	a30e      	add	r3, pc, #56	@ (adr r3, 800cc00 <_strtod_l+0xbc0>)
 800cbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbcc:	f7f3 ff96 	bl	8000afc <__aeabi_dcmplt>
 800cbd0:	e798      	b.n	800cb04 <_strtod_l+0xac4>
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	930e      	str	r3, [sp, #56]	@ 0x38
 800cbd6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800cbd8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cbda:	6013      	str	r3, [r2, #0]
 800cbdc:	f7ff ba6d 	b.w	800c0ba <_strtod_l+0x7a>
 800cbe0:	2a65      	cmp	r2, #101	@ 0x65
 800cbe2:	f43f ab68 	beq.w	800c2b6 <_strtod_l+0x276>
 800cbe6:	2a45      	cmp	r2, #69	@ 0x45
 800cbe8:	f43f ab65 	beq.w	800c2b6 <_strtod_l+0x276>
 800cbec:	2301      	movs	r3, #1
 800cbee:	f7ff bba0 	b.w	800c332 <_strtod_l+0x2f2>
 800cbf2:	bf00      	nop
 800cbf4:	f3af 8000 	nop.w
 800cbf8:	ffc00000 	.word	0xffc00000
 800cbfc:	41dfffff 	.word	0x41dfffff
 800cc00:	94a03595 	.word	0x94a03595
 800cc04:	3fcfffff 	.word	0x3fcfffff

0800cc08 <_strtod_r>:
 800cc08:	4b01      	ldr	r3, [pc, #4]	@ (800cc10 <_strtod_r+0x8>)
 800cc0a:	f7ff ba19 	b.w	800c040 <_strtod_l>
 800cc0e:	bf00      	nop
 800cc10:	20000088 	.word	0x20000088

0800cc14 <_strtol_l.isra.0>:
 800cc14:	2b24      	cmp	r3, #36	@ 0x24
 800cc16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc1a:	4686      	mov	lr, r0
 800cc1c:	4690      	mov	r8, r2
 800cc1e:	d801      	bhi.n	800cc24 <_strtol_l.isra.0+0x10>
 800cc20:	2b01      	cmp	r3, #1
 800cc22:	d106      	bne.n	800cc32 <_strtol_l.isra.0+0x1e>
 800cc24:	f7fd fd8a 	bl	800a73c <__errno>
 800cc28:	2316      	movs	r3, #22
 800cc2a:	6003      	str	r3, [r0, #0]
 800cc2c:	2000      	movs	r0, #0
 800cc2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc32:	4834      	ldr	r0, [pc, #208]	@ (800cd04 <_strtol_l.isra.0+0xf0>)
 800cc34:	460d      	mov	r5, r1
 800cc36:	462a      	mov	r2, r5
 800cc38:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc3c:	5d06      	ldrb	r6, [r0, r4]
 800cc3e:	f016 0608 	ands.w	r6, r6, #8
 800cc42:	d1f8      	bne.n	800cc36 <_strtol_l.isra.0+0x22>
 800cc44:	2c2d      	cmp	r4, #45	@ 0x2d
 800cc46:	d110      	bne.n	800cc6a <_strtol_l.isra.0+0x56>
 800cc48:	782c      	ldrb	r4, [r5, #0]
 800cc4a:	2601      	movs	r6, #1
 800cc4c:	1c95      	adds	r5, r2, #2
 800cc4e:	f033 0210 	bics.w	r2, r3, #16
 800cc52:	d115      	bne.n	800cc80 <_strtol_l.isra.0+0x6c>
 800cc54:	2c30      	cmp	r4, #48	@ 0x30
 800cc56:	d10d      	bne.n	800cc74 <_strtol_l.isra.0+0x60>
 800cc58:	782a      	ldrb	r2, [r5, #0]
 800cc5a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cc5e:	2a58      	cmp	r2, #88	@ 0x58
 800cc60:	d108      	bne.n	800cc74 <_strtol_l.isra.0+0x60>
 800cc62:	786c      	ldrb	r4, [r5, #1]
 800cc64:	3502      	adds	r5, #2
 800cc66:	2310      	movs	r3, #16
 800cc68:	e00a      	b.n	800cc80 <_strtol_l.isra.0+0x6c>
 800cc6a:	2c2b      	cmp	r4, #43	@ 0x2b
 800cc6c:	bf04      	itt	eq
 800cc6e:	782c      	ldrbeq	r4, [r5, #0]
 800cc70:	1c95      	addeq	r5, r2, #2
 800cc72:	e7ec      	b.n	800cc4e <_strtol_l.isra.0+0x3a>
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d1f6      	bne.n	800cc66 <_strtol_l.isra.0+0x52>
 800cc78:	2c30      	cmp	r4, #48	@ 0x30
 800cc7a:	bf14      	ite	ne
 800cc7c:	230a      	movne	r3, #10
 800cc7e:	2308      	moveq	r3, #8
 800cc80:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cc84:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cc88:	2200      	movs	r2, #0
 800cc8a:	fbbc f9f3 	udiv	r9, ip, r3
 800cc8e:	4610      	mov	r0, r2
 800cc90:	fb03 ca19 	mls	sl, r3, r9, ip
 800cc94:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cc98:	2f09      	cmp	r7, #9
 800cc9a:	d80f      	bhi.n	800ccbc <_strtol_l.isra.0+0xa8>
 800cc9c:	463c      	mov	r4, r7
 800cc9e:	42a3      	cmp	r3, r4
 800cca0:	dd1b      	ble.n	800ccda <_strtol_l.isra.0+0xc6>
 800cca2:	1c57      	adds	r7, r2, #1
 800cca4:	d007      	beq.n	800ccb6 <_strtol_l.isra.0+0xa2>
 800cca6:	4581      	cmp	r9, r0
 800cca8:	d314      	bcc.n	800ccd4 <_strtol_l.isra.0+0xc0>
 800ccaa:	d101      	bne.n	800ccb0 <_strtol_l.isra.0+0x9c>
 800ccac:	45a2      	cmp	sl, r4
 800ccae:	db11      	blt.n	800ccd4 <_strtol_l.isra.0+0xc0>
 800ccb0:	fb00 4003 	mla	r0, r0, r3, r4
 800ccb4:	2201      	movs	r2, #1
 800ccb6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ccba:	e7eb      	b.n	800cc94 <_strtol_l.isra.0+0x80>
 800ccbc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ccc0:	2f19      	cmp	r7, #25
 800ccc2:	d801      	bhi.n	800ccc8 <_strtol_l.isra.0+0xb4>
 800ccc4:	3c37      	subs	r4, #55	@ 0x37
 800ccc6:	e7ea      	b.n	800cc9e <_strtol_l.isra.0+0x8a>
 800ccc8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cccc:	2f19      	cmp	r7, #25
 800ccce:	d804      	bhi.n	800ccda <_strtol_l.isra.0+0xc6>
 800ccd0:	3c57      	subs	r4, #87	@ 0x57
 800ccd2:	e7e4      	b.n	800cc9e <_strtol_l.isra.0+0x8a>
 800ccd4:	f04f 32ff 	mov.w	r2, #4294967295
 800ccd8:	e7ed      	b.n	800ccb6 <_strtol_l.isra.0+0xa2>
 800ccda:	1c53      	adds	r3, r2, #1
 800ccdc:	d108      	bne.n	800ccf0 <_strtol_l.isra.0+0xdc>
 800ccde:	2322      	movs	r3, #34	@ 0x22
 800cce0:	f8ce 3000 	str.w	r3, [lr]
 800cce4:	4660      	mov	r0, ip
 800cce6:	f1b8 0f00 	cmp.w	r8, #0
 800ccea:	d0a0      	beq.n	800cc2e <_strtol_l.isra.0+0x1a>
 800ccec:	1e69      	subs	r1, r5, #1
 800ccee:	e006      	b.n	800ccfe <_strtol_l.isra.0+0xea>
 800ccf0:	b106      	cbz	r6, 800ccf4 <_strtol_l.isra.0+0xe0>
 800ccf2:	4240      	negs	r0, r0
 800ccf4:	f1b8 0f00 	cmp.w	r8, #0
 800ccf8:	d099      	beq.n	800cc2e <_strtol_l.isra.0+0x1a>
 800ccfa:	2a00      	cmp	r2, #0
 800ccfc:	d1f6      	bne.n	800ccec <_strtol_l.isra.0+0xd8>
 800ccfe:	f8c8 1000 	str.w	r1, [r8]
 800cd02:	e794      	b.n	800cc2e <_strtol_l.isra.0+0x1a>
 800cd04:	0800ece1 	.word	0x0800ece1

0800cd08 <_strtol_r>:
 800cd08:	f7ff bf84 	b.w	800cc14 <_strtol_l.isra.0>

0800cd0c <__ssputs_r>:
 800cd0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd10:	688e      	ldr	r6, [r1, #8]
 800cd12:	461f      	mov	r7, r3
 800cd14:	42be      	cmp	r6, r7
 800cd16:	680b      	ldr	r3, [r1, #0]
 800cd18:	4682      	mov	sl, r0
 800cd1a:	460c      	mov	r4, r1
 800cd1c:	4690      	mov	r8, r2
 800cd1e:	d82d      	bhi.n	800cd7c <__ssputs_r+0x70>
 800cd20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cd24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cd28:	d026      	beq.n	800cd78 <__ssputs_r+0x6c>
 800cd2a:	6965      	ldr	r5, [r4, #20]
 800cd2c:	6909      	ldr	r1, [r1, #16]
 800cd2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd32:	eba3 0901 	sub.w	r9, r3, r1
 800cd36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cd3a:	1c7b      	adds	r3, r7, #1
 800cd3c:	444b      	add	r3, r9
 800cd3e:	106d      	asrs	r5, r5, #1
 800cd40:	429d      	cmp	r5, r3
 800cd42:	bf38      	it	cc
 800cd44:	461d      	movcc	r5, r3
 800cd46:	0553      	lsls	r3, r2, #21
 800cd48:	d527      	bpl.n	800cd9a <__ssputs_r+0x8e>
 800cd4a:	4629      	mov	r1, r5
 800cd4c:	f7fe fc24 	bl	800b598 <_malloc_r>
 800cd50:	4606      	mov	r6, r0
 800cd52:	b360      	cbz	r0, 800cdae <__ssputs_r+0xa2>
 800cd54:	6921      	ldr	r1, [r4, #16]
 800cd56:	464a      	mov	r2, r9
 800cd58:	f7fd fd1d 	bl	800a796 <memcpy>
 800cd5c:	89a3      	ldrh	r3, [r4, #12]
 800cd5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cd62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd66:	81a3      	strh	r3, [r4, #12]
 800cd68:	6126      	str	r6, [r4, #16]
 800cd6a:	6165      	str	r5, [r4, #20]
 800cd6c:	444e      	add	r6, r9
 800cd6e:	eba5 0509 	sub.w	r5, r5, r9
 800cd72:	6026      	str	r6, [r4, #0]
 800cd74:	60a5      	str	r5, [r4, #8]
 800cd76:	463e      	mov	r6, r7
 800cd78:	42be      	cmp	r6, r7
 800cd7a:	d900      	bls.n	800cd7e <__ssputs_r+0x72>
 800cd7c:	463e      	mov	r6, r7
 800cd7e:	6820      	ldr	r0, [r4, #0]
 800cd80:	4632      	mov	r2, r6
 800cd82:	4641      	mov	r1, r8
 800cd84:	f000 fd69 	bl	800d85a <memmove>
 800cd88:	68a3      	ldr	r3, [r4, #8]
 800cd8a:	1b9b      	subs	r3, r3, r6
 800cd8c:	60a3      	str	r3, [r4, #8]
 800cd8e:	6823      	ldr	r3, [r4, #0]
 800cd90:	4433      	add	r3, r6
 800cd92:	6023      	str	r3, [r4, #0]
 800cd94:	2000      	movs	r0, #0
 800cd96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd9a:	462a      	mov	r2, r5
 800cd9c:	f001 f909 	bl	800dfb2 <_realloc_r>
 800cda0:	4606      	mov	r6, r0
 800cda2:	2800      	cmp	r0, #0
 800cda4:	d1e0      	bne.n	800cd68 <__ssputs_r+0x5c>
 800cda6:	6921      	ldr	r1, [r4, #16]
 800cda8:	4650      	mov	r0, sl
 800cdaa:	f7fe fb81 	bl	800b4b0 <_free_r>
 800cdae:	230c      	movs	r3, #12
 800cdb0:	f8ca 3000 	str.w	r3, [sl]
 800cdb4:	89a3      	ldrh	r3, [r4, #12]
 800cdb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cdba:	81a3      	strh	r3, [r4, #12]
 800cdbc:	f04f 30ff 	mov.w	r0, #4294967295
 800cdc0:	e7e9      	b.n	800cd96 <__ssputs_r+0x8a>
	...

0800cdc4 <_svfiprintf_r>:
 800cdc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdc8:	4698      	mov	r8, r3
 800cdca:	898b      	ldrh	r3, [r1, #12]
 800cdcc:	061b      	lsls	r3, r3, #24
 800cdce:	b09d      	sub	sp, #116	@ 0x74
 800cdd0:	4607      	mov	r7, r0
 800cdd2:	460d      	mov	r5, r1
 800cdd4:	4614      	mov	r4, r2
 800cdd6:	d510      	bpl.n	800cdfa <_svfiprintf_r+0x36>
 800cdd8:	690b      	ldr	r3, [r1, #16]
 800cdda:	b973      	cbnz	r3, 800cdfa <_svfiprintf_r+0x36>
 800cddc:	2140      	movs	r1, #64	@ 0x40
 800cdde:	f7fe fbdb 	bl	800b598 <_malloc_r>
 800cde2:	6028      	str	r0, [r5, #0]
 800cde4:	6128      	str	r0, [r5, #16]
 800cde6:	b930      	cbnz	r0, 800cdf6 <_svfiprintf_r+0x32>
 800cde8:	230c      	movs	r3, #12
 800cdea:	603b      	str	r3, [r7, #0]
 800cdec:	f04f 30ff 	mov.w	r0, #4294967295
 800cdf0:	b01d      	add	sp, #116	@ 0x74
 800cdf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdf6:	2340      	movs	r3, #64	@ 0x40
 800cdf8:	616b      	str	r3, [r5, #20]
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800cdfe:	2320      	movs	r3, #32
 800ce00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ce04:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce08:	2330      	movs	r3, #48	@ 0x30
 800ce0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800cfa8 <_svfiprintf_r+0x1e4>
 800ce0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ce12:	f04f 0901 	mov.w	r9, #1
 800ce16:	4623      	mov	r3, r4
 800ce18:	469a      	mov	sl, r3
 800ce1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce1e:	b10a      	cbz	r2, 800ce24 <_svfiprintf_r+0x60>
 800ce20:	2a25      	cmp	r2, #37	@ 0x25
 800ce22:	d1f9      	bne.n	800ce18 <_svfiprintf_r+0x54>
 800ce24:	ebba 0b04 	subs.w	fp, sl, r4
 800ce28:	d00b      	beq.n	800ce42 <_svfiprintf_r+0x7e>
 800ce2a:	465b      	mov	r3, fp
 800ce2c:	4622      	mov	r2, r4
 800ce2e:	4629      	mov	r1, r5
 800ce30:	4638      	mov	r0, r7
 800ce32:	f7ff ff6b 	bl	800cd0c <__ssputs_r>
 800ce36:	3001      	adds	r0, #1
 800ce38:	f000 80a7 	beq.w	800cf8a <_svfiprintf_r+0x1c6>
 800ce3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce3e:	445a      	add	r2, fp
 800ce40:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce42:	f89a 3000 	ldrb.w	r3, [sl]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	f000 809f 	beq.w	800cf8a <_svfiprintf_r+0x1c6>
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	f04f 32ff 	mov.w	r2, #4294967295
 800ce52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce56:	f10a 0a01 	add.w	sl, sl, #1
 800ce5a:	9304      	str	r3, [sp, #16]
 800ce5c:	9307      	str	r3, [sp, #28]
 800ce5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ce62:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce64:	4654      	mov	r4, sl
 800ce66:	2205      	movs	r2, #5
 800ce68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce6c:	484e      	ldr	r0, [pc, #312]	@ (800cfa8 <_svfiprintf_r+0x1e4>)
 800ce6e:	f7f3 f9bf 	bl	80001f0 <memchr>
 800ce72:	9a04      	ldr	r2, [sp, #16]
 800ce74:	b9d8      	cbnz	r0, 800ceae <_svfiprintf_r+0xea>
 800ce76:	06d0      	lsls	r0, r2, #27
 800ce78:	bf44      	itt	mi
 800ce7a:	2320      	movmi	r3, #32
 800ce7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce80:	0711      	lsls	r1, r2, #28
 800ce82:	bf44      	itt	mi
 800ce84:	232b      	movmi	r3, #43	@ 0x2b
 800ce86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce8a:	f89a 3000 	ldrb.w	r3, [sl]
 800ce8e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce90:	d015      	beq.n	800cebe <_svfiprintf_r+0xfa>
 800ce92:	9a07      	ldr	r2, [sp, #28]
 800ce94:	4654      	mov	r4, sl
 800ce96:	2000      	movs	r0, #0
 800ce98:	f04f 0c0a 	mov.w	ip, #10
 800ce9c:	4621      	mov	r1, r4
 800ce9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cea2:	3b30      	subs	r3, #48	@ 0x30
 800cea4:	2b09      	cmp	r3, #9
 800cea6:	d94b      	bls.n	800cf40 <_svfiprintf_r+0x17c>
 800cea8:	b1b0      	cbz	r0, 800ced8 <_svfiprintf_r+0x114>
 800ceaa:	9207      	str	r2, [sp, #28]
 800ceac:	e014      	b.n	800ced8 <_svfiprintf_r+0x114>
 800ceae:	eba0 0308 	sub.w	r3, r0, r8
 800ceb2:	fa09 f303 	lsl.w	r3, r9, r3
 800ceb6:	4313      	orrs	r3, r2
 800ceb8:	9304      	str	r3, [sp, #16]
 800ceba:	46a2      	mov	sl, r4
 800cebc:	e7d2      	b.n	800ce64 <_svfiprintf_r+0xa0>
 800cebe:	9b03      	ldr	r3, [sp, #12]
 800cec0:	1d19      	adds	r1, r3, #4
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	9103      	str	r1, [sp, #12]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	bfbb      	ittet	lt
 800ceca:	425b      	neglt	r3, r3
 800cecc:	f042 0202 	orrlt.w	r2, r2, #2
 800ced0:	9307      	strge	r3, [sp, #28]
 800ced2:	9307      	strlt	r3, [sp, #28]
 800ced4:	bfb8      	it	lt
 800ced6:	9204      	strlt	r2, [sp, #16]
 800ced8:	7823      	ldrb	r3, [r4, #0]
 800ceda:	2b2e      	cmp	r3, #46	@ 0x2e
 800cedc:	d10a      	bne.n	800cef4 <_svfiprintf_r+0x130>
 800cede:	7863      	ldrb	r3, [r4, #1]
 800cee0:	2b2a      	cmp	r3, #42	@ 0x2a
 800cee2:	d132      	bne.n	800cf4a <_svfiprintf_r+0x186>
 800cee4:	9b03      	ldr	r3, [sp, #12]
 800cee6:	1d1a      	adds	r2, r3, #4
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	9203      	str	r2, [sp, #12]
 800ceec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cef0:	3402      	adds	r4, #2
 800cef2:	9305      	str	r3, [sp, #20]
 800cef4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800cfb8 <_svfiprintf_r+0x1f4>
 800cef8:	7821      	ldrb	r1, [r4, #0]
 800cefa:	2203      	movs	r2, #3
 800cefc:	4650      	mov	r0, sl
 800cefe:	f7f3 f977 	bl	80001f0 <memchr>
 800cf02:	b138      	cbz	r0, 800cf14 <_svfiprintf_r+0x150>
 800cf04:	9b04      	ldr	r3, [sp, #16]
 800cf06:	eba0 000a 	sub.w	r0, r0, sl
 800cf0a:	2240      	movs	r2, #64	@ 0x40
 800cf0c:	4082      	lsls	r2, r0
 800cf0e:	4313      	orrs	r3, r2
 800cf10:	3401      	adds	r4, #1
 800cf12:	9304      	str	r3, [sp, #16]
 800cf14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf18:	4824      	ldr	r0, [pc, #144]	@ (800cfac <_svfiprintf_r+0x1e8>)
 800cf1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cf1e:	2206      	movs	r2, #6
 800cf20:	f7f3 f966 	bl	80001f0 <memchr>
 800cf24:	2800      	cmp	r0, #0
 800cf26:	d036      	beq.n	800cf96 <_svfiprintf_r+0x1d2>
 800cf28:	4b21      	ldr	r3, [pc, #132]	@ (800cfb0 <_svfiprintf_r+0x1ec>)
 800cf2a:	bb1b      	cbnz	r3, 800cf74 <_svfiprintf_r+0x1b0>
 800cf2c:	9b03      	ldr	r3, [sp, #12]
 800cf2e:	3307      	adds	r3, #7
 800cf30:	f023 0307 	bic.w	r3, r3, #7
 800cf34:	3308      	adds	r3, #8
 800cf36:	9303      	str	r3, [sp, #12]
 800cf38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf3a:	4433      	add	r3, r6
 800cf3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf3e:	e76a      	b.n	800ce16 <_svfiprintf_r+0x52>
 800cf40:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf44:	460c      	mov	r4, r1
 800cf46:	2001      	movs	r0, #1
 800cf48:	e7a8      	b.n	800ce9c <_svfiprintf_r+0xd8>
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	3401      	adds	r4, #1
 800cf4e:	9305      	str	r3, [sp, #20]
 800cf50:	4619      	mov	r1, r3
 800cf52:	f04f 0c0a 	mov.w	ip, #10
 800cf56:	4620      	mov	r0, r4
 800cf58:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf5c:	3a30      	subs	r2, #48	@ 0x30
 800cf5e:	2a09      	cmp	r2, #9
 800cf60:	d903      	bls.n	800cf6a <_svfiprintf_r+0x1a6>
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d0c6      	beq.n	800cef4 <_svfiprintf_r+0x130>
 800cf66:	9105      	str	r1, [sp, #20]
 800cf68:	e7c4      	b.n	800cef4 <_svfiprintf_r+0x130>
 800cf6a:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf6e:	4604      	mov	r4, r0
 800cf70:	2301      	movs	r3, #1
 800cf72:	e7f0      	b.n	800cf56 <_svfiprintf_r+0x192>
 800cf74:	ab03      	add	r3, sp, #12
 800cf76:	9300      	str	r3, [sp, #0]
 800cf78:	462a      	mov	r2, r5
 800cf7a:	4b0e      	ldr	r3, [pc, #56]	@ (800cfb4 <_svfiprintf_r+0x1f0>)
 800cf7c:	a904      	add	r1, sp, #16
 800cf7e:	4638      	mov	r0, r7
 800cf80:	f7fc fbd8 	bl	8009734 <_printf_float>
 800cf84:	1c42      	adds	r2, r0, #1
 800cf86:	4606      	mov	r6, r0
 800cf88:	d1d6      	bne.n	800cf38 <_svfiprintf_r+0x174>
 800cf8a:	89ab      	ldrh	r3, [r5, #12]
 800cf8c:	065b      	lsls	r3, r3, #25
 800cf8e:	f53f af2d 	bmi.w	800cdec <_svfiprintf_r+0x28>
 800cf92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf94:	e72c      	b.n	800cdf0 <_svfiprintf_r+0x2c>
 800cf96:	ab03      	add	r3, sp, #12
 800cf98:	9300      	str	r3, [sp, #0]
 800cf9a:	462a      	mov	r2, r5
 800cf9c:	4b05      	ldr	r3, [pc, #20]	@ (800cfb4 <_svfiprintf_r+0x1f0>)
 800cf9e:	a904      	add	r1, sp, #16
 800cfa0:	4638      	mov	r0, r7
 800cfa2:	f7fc fe5f 	bl	8009c64 <_printf_i>
 800cfa6:	e7ed      	b.n	800cf84 <_svfiprintf_r+0x1c0>
 800cfa8:	0800eafd 	.word	0x0800eafd
 800cfac:	0800eb07 	.word	0x0800eb07
 800cfb0:	08009735 	.word	0x08009735
 800cfb4:	0800cd0d 	.word	0x0800cd0d
 800cfb8:	0800eb03 	.word	0x0800eb03

0800cfbc <_sungetc_r>:
 800cfbc:	b538      	push	{r3, r4, r5, lr}
 800cfbe:	1c4b      	adds	r3, r1, #1
 800cfc0:	4614      	mov	r4, r2
 800cfc2:	d103      	bne.n	800cfcc <_sungetc_r+0x10>
 800cfc4:	f04f 35ff 	mov.w	r5, #4294967295
 800cfc8:	4628      	mov	r0, r5
 800cfca:	bd38      	pop	{r3, r4, r5, pc}
 800cfcc:	8993      	ldrh	r3, [r2, #12]
 800cfce:	f023 0320 	bic.w	r3, r3, #32
 800cfd2:	8193      	strh	r3, [r2, #12]
 800cfd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cfd6:	6852      	ldr	r2, [r2, #4]
 800cfd8:	b2cd      	uxtb	r5, r1
 800cfda:	b18b      	cbz	r3, 800d000 <_sungetc_r+0x44>
 800cfdc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800cfde:	4293      	cmp	r3, r2
 800cfe0:	dd08      	ble.n	800cff4 <_sungetc_r+0x38>
 800cfe2:	6823      	ldr	r3, [r4, #0]
 800cfe4:	1e5a      	subs	r2, r3, #1
 800cfe6:	6022      	str	r2, [r4, #0]
 800cfe8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800cfec:	6863      	ldr	r3, [r4, #4]
 800cfee:	3301      	adds	r3, #1
 800cff0:	6063      	str	r3, [r4, #4]
 800cff2:	e7e9      	b.n	800cfc8 <_sungetc_r+0xc>
 800cff4:	4621      	mov	r1, r4
 800cff6:	f000 fbf6 	bl	800d7e6 <__submore>
 800cffa:	2800      	cmp	r0, #0
 800cffc:	d0f1      	beq.n	800cfe2 <_sungetc_r+0x26>
 800cffe:	e7e1      	b.n	800cfc4 <_sungetc_r+0x8>
 800d000:	6921      	ldr	r1, [r4, #16]
 800d002:	6823      	ldr	r3, [r4, #0]
 800d004:	b151      	cbz	r1, 800d01c <_sungetc_r+0x60>
 800d006:	4299      	cmp	r1, r3
 800d008:	d208      	bcs.n	800d01c <_sungetc_r+0x60>
 800d00a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d00e:	42a9      	cmp	r1, r5
 800d010:	d104      	bne.n	800d01c <_sungetc_r+0x60>
 800d012:	3b01      	subs	r3, #1
 800d014:	3201      	adds	r2, #1
 800d016:	6023      	str	r3, [r4, #0]
 800d018:	6062      	str	r2, [r4, #4]
 800d01a:	e7d5      	b.n	800cfc8 <_sungetc_r+0xc>
 800d01c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800d020:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d024:	6363      	str	r3, [r4, #52]	@ 0x34
 800d026:	2303      	movs	r3, #3
 800d028:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d02a:	4623      	mov	r3, r4
 800d02c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d030:	6023      	str	r3, [r4, #0]
 800d032:	2301      	movs	r3, #1
 800d034:	e7dc      	b.n	800cff0 <_sungetc_r+0x34>

0800d036 <__ssrefill_r>:
 800d036:	b510      	push	{r4, lr}
 800d038:	460c      	mov	r4, r1
 800d03a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d03c:	b169      	cbz	r1, 800d05a <__ssrefill_r+0x24>
 800d03e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d042:	4299      	cmp	r1, r3
 800d044:	d001      	beq.n	800d04a <__ssrefill_r+0x14>
 800d046:	f7fe fa33 	bl	800b4b0 <_free_r>
 800d04a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d04c:	6063      	str	r3, [r4, #4]
 800d04e:	2000      	movs	r0, #0
 800d050:	6360      	str	r0, [r4, #52]	@ 0x34
 800d052:	b113      	cbz	r3, 800d05a <__ssrefill_r+0x24>
 800d054:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d056:	6023      	str	r3, [r4, #0]
 800d058:	bd10      	pop	{r4, pc}
 800d05a:	6923      	ldr	r3, [r4, #16]
 800d05c:	6023      	str	r3, [r4, #0]
 800d05e:	2300      	movs	r3, #0
 800d060:	6063      	str	r3, [r4, #4]
 800d062:	89a3      	ldrh	r3, [r4, #12]
 800d064:	f043 0320 	orr.w	r3, r3, #32
 800d068:	81a3      	strh	r3, [r4, #12]
 800d06a:	f04f 30ff 	mov.w	r0, #4294967295
 800d06e:	e7f3      	b.n	800d058 <__ssrefill_r+0x22>

0800d070 <__ssvfiscanf_r>:
 800d070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d074:	460c      	mov	r4, r1
 800d076:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800d07a:	2100      	movs	r1, #0
 800d07c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800d080:	49a6      	ldr	r1, [pc, #664]	@ (800d31c <__ssvfiscanf_r+0x2ac>)
 800d082:	91a0      	str	r1, [sp, #640]	@ 0x280
 800d084:	f10d 0804 	add.w	r8, sp, #4
 800d088:	49a5      	ldr	r1, [pc, #660]	@ (800d320 <__ssvfiscanf_r+0x2b0>)
 800d08a:	4fa6      	ldr	r7, [pc, #664]	@ (800d324 <__ssvfiscanf_r+0x2b4>)
 800d08c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800d090:	4606      	mov	r6, r0
 800d092:	91a1      	str	r1, [sp, #644]	@ 0x284
 800d094:	9300      	str	r3, [sp, #0]
 800d096:	f892 9000 	ldrb.w	r9, [r2]
 800d09a:	f1b9 0f00 	cmp.w	r9, #0
 800d09e:	f000 8158 	beq.w	800d352 <__ssvfiscanf_r+0x2e2>
 800d0a2:	f817 3009 	ldrb.w	r3, [r7, r9]
 800d0a6:	f013 0308 	ands.w	r3, r3, #8
 800d0aa:	f102 0501 	add.w	r5, r2, #1
 800d0ae:	d019      	beq.n	800d0e4 <__ssvfiscanf_r+0x74>
 800d0b0:	6863      	ldr	r3, [r4, #4]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	dd0f      	ble.n	800d0d6 <__ssvfiscanf_r+0x66>
 800d0b6:	6823      	ldr	r3, [r4, #0]
 800d0b8:	781a      	ldrb	r2, [r3, #0]
 800d0ba:	5cba      	ldrb	r2, [r7, r2]
 800d0bc:	0712      	lsls	r2, r2, #28
 800d0be:	d401      	bmi.n	800d0c4 <__ssvfiscanf_r+0x54>
 800d0c0:	462a      	mov	r2, r5
 800d0c2:	e7e8      	b.n	800d096 <__ssvfiscanf_r+0x26>
 800d0c4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d0c6:	3201      	adds	r2, #1
 800d0c8:	9245      	str	r2, [sp, #276]	@ 0x114
 800d0ca:	6862      	ldr	r2, [r4, #4]
 800d0cc:	3301      	adds	r3, #1
 800d0ce:	3a01      	subs	r2, #1
 800d0d0:	6062      	str	r2, [r4, #4]
 800d0d2:	6023      	str	r3, [r4, #0]
 800d0d4:	e7ec      	b.n	800d0b0 <__ssvfiscanf_r+0x40>
 800d0d6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d0d8:	4621      	mov	r1, r4
 800d0da:	4630      	mov	r0, r6
 800d0dc:	4798      	blx	r3
 800d0de:	2800      	cmp	r0, #0
 800d0e0:	d0e9      	beq.n	800d0b6 <__ssvfiscanf_r+0x46>
 800d0e2:	e7ed      	b.n	800d0c0 <__ssvfiscanf_r+0x50>
 800d0e4:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800d0e8:	f040 8085 	bne.w	800d1f6 <__ssvfiscanf_r+0x186>
 800d0ec:	9341      	str	r3, [sp, #260]	@ 0x104
 800d0ee:	9343      	str	r3, [sp, #268]	@ 0x10c
 800d0f0:	7853      	ldrb	r3, [r2, #1]
 800d0f2:	2b2a      	cmp	r3, #42	@ 0x2a
 800d0f4:	bf02      	ittt	eq
 800d0f6:	2310      	moveq	r3, #16
 800d0f8:	1c95      	addeq	r5, r2, #2
 800d0fa:	9341      	streq	r3, [sp, #260]	@ 0x104
 800d0fc:	220a      	movs	r2, #10
 800d0fe:	46aa      	mov	sl, r5
 800d100:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d104:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800d108:	2b09      	cmp	r3, #9
 800d10a:	d91e      	bls.n	800d14a <__ssvfiscanf_r+0xda>
 800d10c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800d328 <__ssvfiscanf_r+0x2b8>
 800d110:	2203      	movs	r2, #3
 800d112:	4658      	mov	r0, fp
 800d114:	f7f3 f86c 	bl	80001f0 <memchr>
 800d118:	b138      	cbz	r0, 800d12a <__ssvfiscanf_r+0xba>
 800d11a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d11c:	eba0 000b 	sub.w	r0, r0, fp
 800d120:	2301      	movs	r3, #1
 800d122:	4083      	lsls	r3, r0
 800d124:	4313      	orrs	r3, r2
 800d126:	9341      	str	r3, [sp, #260]	@ 0x104
 800d128:	4655      	mov	r5, sl
 800d12a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d12e:	2b78      	cmp	r3, #120	@ 0x78
 800d130:	d806      	bhi.n	800d140 <__ssvfiscanf_r+0xd0>
 800d132:	2b57      	cmp	r3, #87	@ 0x57
 800d134:	d810      	bhi.n	800d158 <__ssvfiscanf_r+0xe8>
 800d136:	2b25      	cmp	r3, #37	@ 0x25
 800d138:	d05d      	beq.n	800d1f6 <__ssvfiscanf_r+0x186>
 800d13a:	d857      	bhi.n	800d1ec <__ssvfiscanf_r+0x17c>
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d075      	beq.n	800d22c <__ssvfiscanf_r+0x1bc>
 800d140:	2303      	movs	r3, #3
 800d142:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d144:	230a      	movs	r3, #10
 800d146:	9342      	str	r3, [sp, #264]	@ 0x108
 800d148:	e088      	b.n	800d25c <__ssvfiscanf_r+0x1ec>
 800d14a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800d14c:	fb02 1103 	mla	r1, r2, r3, r1
 800d150:	3930      	subs	r1, #48	@ 0x30
 800d152:	9143      	str	r1, [sp, #268]	@ 0x10c
 800d154:	4655      	mov	r5, sl
 800d156:	e7d2      	b.n	800d0fe <__ssvfiscanf_r+0x8e>
 800d158:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800d15c:	2a20      	cmp	r2, #32
 800d15e:	d8ef      	bhi.n	800d140 <__ssvfiscanf_r+0xd0>
 800d160:	a101      	add	r1, pc, #4	@ (adr r1, 800d168 <__ssvfiscanf_r+0xf8>)
 800d162:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d166:	bf00      	nop
 800d168:	0800d23b 	.word	0x0800d23b
 800d16c:	0800d141 	.word	0x0800d141
 800d170:	0800d141 	.word	0x0800d141
 800d174:	0800d295 	.word	0x0800d295
 800d178:	0800d141 	.word	0x0800d141
 800d17c:	0800d141 	.word	0x0800d141
 800d180:	0800d141 	.word	0x0800d141
 800d184:	0800d141 	.word	0x0800d141
 800d188:	0800d141 	.word	0x0800d141
 800d18c:	0800d141 	.word	0x0800d141
 800d190:	0800d141 	.word	0x0800d141
 800d194:	0800d2ab 	.word	0x0800d2ab
 800d198:	0800d291 	.word	0x0800d291
 800d19c:	0800d1f3 	.word	0x0800d1f3
 800d1a0:	0800d1f3 	.word	0x0800d1f3
 800d1a4:	0800d1f3 	.word	0x0800d1f3
 800d1a8:	0800d141 	.word	0x0800d141
 800d1ac:	0800d24d 	.word	0x0800d24d
 800d1b0:	0800d141 	.word	0x0800d141
 800d1b4:	0800d141 	.word	0x0800d141
 800d1b8:	0800d141 	.word	0x0800d141
 800d1bc:	0800d141 	.word	0x0800d141
 800d1c0:	0800d2bb 	.word	0x0800d2bb
 800d1c4:	0800d255 	.word	0x0800d255
 800d1c8:	0800d233 	.word	0x0800d233
 800d1cc:	0800d141 	.word	0x0800d141
 800d1d0:	0800d141 	.word	0x0800d141
 800d1d4:	0800d2b7 	.word	0x0800d2b7
 800d1d8:	0800d141 	.word	0x0800d141
 800d1dc:	0800d291 	.word	0x0800d291
 800d1e0:	0800d141 	.word	0x0800d141
 800d1e4:	0800d141 	.word	0x0800d141
 800d1e8:	0800d23b 	.word	0x0800d23b
 800d1ec:	3b45      	subs	r3, #69	@ 0x45
 800d1ee:	2b02      	cmp	r3, #2
 800d1f0:	d8a6      	bhi.n	800d140 <__ssvfiscanf_r+0xd0>
 800d1f2:	2305      	movs	r3, #5
 800d1f4:	e031      	b.n	800d25a <__ssvfiscanf_r+0x1ea>
 800d1f6:	6863      	ldr	r3, [r4, #4]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	dd0d      	ble.n	800d218 <__ssvfiscanf_r+0x1a8>
 800d1fc:	6823      	ldr	r3, [r4, #0]
 800d1fe:	781a      	ldrb	r2, [r3, #0]
 800d200:	454a      	cmp	r2, r9
 800d202:	f040 80a6 	bne.w	800d352 <__ssvfiscanf_r+0x2e2>
 800d206:	3301      	adds	r3, #1
 800d208:	6862      	ldr	r2, [r4, #4]
 800d20a:	6023      	str	r3, [r4, #0]
 800d20c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800d20e:	3a01      	subs	r2, #1
 800d210:	3301      	adds	r3, #1
 800d212:	6062      	str	r2, [r4, #4]
 800d214:	9345      	str	r3, [sp, #276]	@ 0x114
 800d216:	e753      	b.n	800d0c0 <__ssvfiscanf_r+0x50>
 800d218:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d21a:	4621      	mov	r1, r4
 800d21c:	4630      	mov	r0, r6
 800d21e:	4798      	blx	r3
 800d220:	2800      	cmp	r0, #0
 800d222:	d0eb      	beq.n	800d1fc <__ssvfiscanf_r+0x18c>
 800d224:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d226:	2800      	cmp	r0, #0
 800d228:	f040 808b 	bne.w	800d342 <__ssvfiscanf_r+0x2d2>
 800d22c:	f04f 30ff 	mov.w	r0, #4294967295
 800d230:	e08b      	b.n	800d34a <__ssvfiscanf_r+0x2da>
 800d232:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d234:	f042 0220 	orr.w	r2, r2, #32
 800d238:	9241      	str	r2, [sp, #260]	@ 0x104
 800d23a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d23c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d240:	9241      	str	r2, [sp, #260]	@ 0x104
 800d242:	2210      	movs	r2, #16
 800d244:	2b6e      	cmp	r3, #110	@ 0x6e
 800d246:	9242      	str	r2, [sp, #264]	@ 0x108
 800d248:	d902      	bls.n	800d250 <__ssvfiscanf_r+0x1e0>
 800d24a:	e005      	b.n	800d258 <__ssvfiscanf_r+0x1e8>
 800d24c:	2300      	movs	r3, #0
 800d24e:	9342      	str	r3, [sp, #264]	@ 0x108
 800d250:	2303      	movs	r3, #3
 800d252:	e002      	b.n	800d25a <__ssvfiscanf_r+0x1ea>
 800d254:	2308      	movs	r3, #8
 800d256:	9342      	str	r3, [sp, #264]	@ 0x108
 800d258:	2304      	movs	r3, #4
 800d25a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d25c:	6863      	ldr	r3, [r4, #4]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	dd39      	ble.n	800d2d6 <__ssvfiscanf_r+0x266>
 800d262:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d264:	0659      	lsls	r1, r3, #25
 800d266:	d404      	bmi.n	800d272 <__ssvfiscanf_r+0x202>
 800d268:	6823      	ldr	r3, [r4, #0]
 800d26a:	781a      	ldrb	r2, [r3, #0]
 800d26c:	5cba      	ldrb	r2, [r7, r2]
 800d26e:	0712      	lsls	r2, r2, #28
 800d270:	d438      	bmi.n	800d2e4 <__ssvfiscanf_r+0x274>
 800d272:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800d274:	2b02      	cmp	r3, #2
 800d276:	dc47      	bgt.n	800d308 <__ssvfiscanf_r+0x298>
 800d278:	466b      	mov	r3, sp
 800d27a:	4622      	mov	r2, r4
 800d27c:	a941      	add	r1, sp, #260	@ 0x104
 800d27e:	4630      	mov	r0, r6
 800d280:	f000 f86c 	bl	800d35c <_scanf_chars>
 800d284:	2801      	cmp	r0, #1
 800d286:	d064      	beq.n	800d352 <__ssvfiscanf_r+0x2e2>
 800d288:	2802      	cmp	r0, #2
 800d28a:	f47f af19 	bne.w	800d0c0 <__ssvfiscanf_r+0x50>
 800d28e:	e7c9      	b.n	800d224 <__ssvfiscanf_r+0x1b4>
 800d290:	220a      	movs	r2, #10
 800d292:	e7d7      	b.n	800d244 <__ssvfiscanf_r+0x1d4>
 800d294:	4629      	mov	r1, r5
 800d296:	4640      	mov	r0, r8
 800d298:	f000 fa6c 	bl	800d774 <__sccl>
 800d29c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d29e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2a2:	9341      	str	r3, [sp, #260]	@ 0x104
 800d2a4:	4605      	mov	r5, r0
 800d2a6:	2301      	movs	r3, #1
 800d2a8:	e7d7      	b.n	800d25a <__ssvfiscanf_r+0x1ea>
 800d2aa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d2ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2b0:	9341      	str	r3, [sp, #260]	@ 0x104
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	e7d1      	b.n	800d25a <__ssvfiscanf_r+0x1ea>
 800d2b6:	2302      	movs	r3, #2
 800d2b8:	e7cf      	b.n	800d25a <__ssvfiscanf_r+0x1ea>
 800d2ba:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800d2bc:	06c3      	lsls	r3, r0, #27
 800d2be:	f53f aeff 	bmi.w	800d0c0 <__ssvfiscanf_r+0x50>
 800d2c2:	9b00      	ldr	r3, [sp, #0]
 800d2c4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d2c6:	1d19      	adds	r1, r3, #4
 800d2c8:	9100      	str	r1, [sp, #0]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	07c0      	lsls	r0, r0, #31
 800d2ce:	bf4c      	ite	mi
 800d2d0:	801a      	strhmi	r2, [r3, #0]
 800d2d2:	601a      	strpl	r2, [r3, #0]
 800d2d4:	e6f4      	b.n	800d0c0 <__ssvfiscanf_r+0x50>
 800d2d6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d2d8:	4621      	mov	r1, r4
 800d2da:	4630      	mov	r0, r6
 800d2dc:	4798      	blx	r3
 800d2de:	2800      	cmp	r0, #0
 800d2e0:	d0bf      	beq.n	800d262 <__ssvfiscanf_r+0x1f2>
 800d2e2:	e79f      	b.n	800d224 <__ssvfiscanf_r+0x1b4>
 800d2e4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d2e6:	3201      	adds	r2, #1
 800d2e8:	9245      	str	r2, [sp, #276]	@ 0x114
 800d2ea:	6862      	ldr	r2, [r4, #4]
 800d2ec:	3a01      	subs	r2, #1
 800d2ee:	2a00      	cmp	r2, #0
 800d2f0:	6062      	str	r2, [r4, #4]
 800d2f2:	dd02      	ble.n	800d2fa <__ssvfiscanf_r+0x28a>
 800d2f4:	3301      	adds	r3, #1
 800d2f6:	6023      	str	r3, [r4, #0]
 800d2f8:	e7b6      	b.n	800d268 <__ssvfiscanf_r+0x1f8>
 800d2fa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d2fc:	4621      	mov	r1, r4
 800d2fe:	4630      	mov	r0, r6
 800d300:	4798      	blx	r3
 800d302:	2800      	cmp	r0, #0
 800d304:	d0b0      	beq.n	800d268 <__ssvfiscanf_r+0x1f8>
 800d306:	e78d      	b.n	800d224 <__ssvfiscanf_r+0x1b4>
 800d308:	2b04      	cmp	r3, #4
 800d30a:	dc0f      	bgt.n	800d32c <__ssvfiscanf_r+0x2bc>
 800d30c:	466b      	mov	r3, sp
 800d30e:	4622      	mov	r2, r4
 800d310:	a941      	add	r1, sp, #260	@ 0x104
 800d312:	4630      	mov	r0, r6
 800d314:	f000 f87c 	bl	800d410 <_scanf_i>
 800d318:	e7b4      	b.n	800d284 <__ssvfiscanf_r+0x214>
 800d31a:	bf00      	nop
 800d31c:	0800cfbd 	.word	0x0800cfbd
 800d320:	0800d037 	.word	0x0800d037
 800d324:	0800ece1 	.word	0x0800ece1
 800d328:	0800eb03 	.word	0x0800eb03
 800d32c:	4b0a      	ldr	r3, [pc, #40]	@ (800d358 <__ssvfiscanf_r+0x2e8>)
 800d32e:	2b00      	cmp	r3, #0
 800d330:	f43f aec6 	beq.w	800d0c0 <__ssvfiscanf_r+0x50>
 800d334:	466b      	mov	r3, sp
 800d336:	4622      	mov	r2, r4
 800d338:	a941      	add	r1, sp, #260	@ 0x104
 800d33a:	4630      	mov	r0, r6
 800d33c:	f7fc fdb0 	bl	8009ea0 <_scanf_float>
 800d340:	e7a0      	b.n	800d284 <__ssvfiscanf_r+0x214>
 800d342:	89a3      	ldrh	r3, [r4, #12]
 800d344:	065b      	lsls	r3, r3, #25
 800d346:	f53f af71 	bmi.w	800d22c <__ssvfiscanf_r+0x1bc>
 800d34a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800d34e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d352:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d354:	e7f9      	b.n	800d34a <__ssvfiscanf_r+0x2da>
 800d356:	bf00      	nop
 800d358:	08009ea1 	.word	0x08009ea1

0800d35c <_scanf_chars>:
 800d35c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d360:	4615      	mov	r5, r2
 800d362:	688a      	ldr	r2, [r1, #8]
 800d364:	4680      	mov	r8, r0
 800d366:	460c      	mov	r4, r1
 800d368:	b932      	cbnz	r2, 800d378 <_scanf_chars+0x1c>
 800d36a:	698a      	ldr	r2, [r1, #24]
 800d36c:	2a00      	cmp	r2, #0
 800d36e:	bf14      	ite	ne
 800d370:	f04f 32ff 	movne.w	r2, #4294967295
 800d374:	2201      	moveq	r2, #1
 800d376:	608a      	str	r2, [r1, #8]
 800d378:	6822      	ldr	r2, [r4, #0]
 800d37a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800d40c <_scanf_chars+0xb0>
 800d37e:	06d1      	lsls	r1, r2, #27
 800d380:	bf5f      	itttt	pl
 800d382:	681a      	ldrpl	r2, [r3, #0]
 800d384:	1d11      	addpl	r1, r2, #4
 800d386:	6019      	strpl	r1, [r3, #0]
 800d388:	6816      	ldrpl	r6, [r2, #0]
 800d38a:	2700      	movs	r7, #0
 800d38c:	69a0      	ldr	r0, [r4, #24]
 800d38e:	b188      	cbz	r0, 800d3b4 <_scanf_chars+0x58>
 800d390:	2801      	cmp	r0, #1
 800d392:	d107      	bne.n	800d3a4 <_scanf_chars+0x48>
 800d394:	682b      	ldr	r3, [r5, #0]
 800d396:	781a      	ldrb	r2, [r3, #0]
 800d398:	6963      	ldr	r3, [r4, #20]
 800d39a:	5c9b      	ldrb	r3, [r3, r2]
 800d39c:	b953      	cbnz	r3, 800d3b4 <_scanf_chars+0x58>
 800d39e:	2f00      	cmp	r7, #0
 800d3a0:	d031      	beq.n	800d406 <_scanf_chars+0xaa>
 800d3a2:	e022      	b.n	800d3ea <_scanf_chars+0x8e>
 800d3a4:	2802      	cmp	r0, #2
 800d3a6:	d120      	bne.n	800d3ea <_scanf_chars+0x8e>
 800d3a8:	682b      	ldr	r3, [r5, #0]
 800d3aa:	781b      	ldrb	r3, [r3, #0]
 800d3ac:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d3b0:	071b      	lsls	r3, r3, #28
 800d3b2:	d41a      	bmi.n	800d3ea <_scanf_chars+0x8e>
 800d3b4:	6823      	ldr	r3, [r4, #0]
 800d3b6:	06da      	lsls	r2, r3, #27
 800d3b8:	bf5e      	ittt	pl
 800d3ba:	682b      	ldrpl	r3, [r5, #0]
 800d3bc:	781b      	ldrbpl	r3, [r3, #0]
 800d3be:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d3c2:	682a      	ldr	r2, [r5, #0]
 800d3c4:	686b      	ldr	r3, [r5, #4]
 800d3c6:	3201      	adds	r2, #1
 800d3c8:	602a      	str	r2, [r5, #0]
 800d3ca:	68a2      	ldr	r2, [r4, #8]
 800d3cc:	3b01      	subs	r3, #1
 800d3ce:	3a01      	subs	r2, #1
 800d3d0:	606b      	str	r3, [r5, #4]
 800d3d2:	3701      	adds	r7, #1
 800d3d4:	60a2      	str	r2, [r4, #8]
 800d3d6:	b142      	cbz	r2, 800d3ea <_scanf_chars+0x8e>
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	dcd7      	bgt.n	800d38c <_scanf_chars+0x30>
 800d3dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d3e0:	4629      	mov	r1, r5
 800d3e2:	4640      	mov	r0, r8
 800d3e4:	4798      	blx	r3
 800d3e6:	2800      	cmp	r0, #0
 800d3e8:	d0d0      	beq.n	800d38c <_scanf_chars+0x30>
 800d3ea:	6823      	ldr	r3, [r4, #0]
 800d3ec:	f013 0310 	ands.w	r3, r3, #16
 800d3f0:	d105      	bne.n	800d3fe <_scanf_chars+0xa2>
 800d3f2:	68e2      	ldr	r2, [r4, #12]
 800d3f4:	3201      	adds	r2, #1
 800d3f6:	60e2      	str	r2, [r4, #12]
 800d3f8:	69a2      	ldr	r2, [r4, #24]
 800d3fa:	b102      	cbz	r2, 800d3fe <_scanf_chars+0xa2>
 800d3fc:	7033      	strb	r3, [r6, #0]
 800d3fe:	6923      	ldr	r3, [r4, #16]
 800d400:	443b      	add	r3, r7
 800d402:	6123      	str	r3, [r4, #16]
 800d404:	2000      	movs	r0, #0
 800d406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d40a:	bf00      	nop
 800d40c:	0800ece1 	.word	0x0800ece1

0800d410 <_scanf_i>:
 800d410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d414:	4698      	mov	r8, r3
 800d416:	4b74      	ldr	r3, [pc, #464]	@ (800d5e8 <_scanf_i+0x1d8>)
 800d418:	460c      	mov	r4, r1
 800d41a:	4682      	mov	sl, r0
 800d41c:	4616      	mov	r6, r2
 800d41e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d422:	b087      	sub	sp, #28
 800d424:	ab03      	add	r3, sp, #12
 800d426:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d42a:	4b70      	ldr	r3, [pc, #448]	@ (800d5ec <_scanf_i+0x1dc>)
 800d42c:	69a1      	ldr	r1, [r4, #24]
 800d42e:	4a70      	ldr	r2, [pc, #448]	@ (800d5f0 <_scanf_i+0x1e0>)
 800d430:	2903      	cmp	r1, #3
 800d432:	bf08      	it	eq
 800d434:	461a      	moveq	r2, r3
 800d436:	68a3      	ldr	r3, [r4, #8]
 800d438:	9201      	str	r2, [sp, #4]
 800d43a:	1e5a      	subs	r2, r3, #1
 800d43c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d440:	bf88      	it	hi
 800d442:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d446:	4627      	mov	r7, r4
 800d448:	bf82      	ittt	hi
 800d44a:	eb03 0905 	addhi.w	r9, r3, r5
 800d44e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d452:	60a3      	strhi	r3, [r4, #8]
 800d454:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d458:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800d45c:	bf98      	it	ls
 800d45e:	f04f 0900 	movls.w	r9, #0
 800d462:	6023      	str	r3, [r4, #0]
 800d464:	463d      	mov	r5, r7
 800d466:	f04f 0b00 	mov.w	fp, #0
 800d46a:	6831      	ldr	r1, [r6, #0]
 800d46c:	ab03      	add	r3, sp, #12
 800d46e:	7809      	ldrb	r1, [r1, #0]
 800d470:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d474:	2202      	movs	r2, #2
 800d476:	f7f2 febb 	bl	80001f0 <memchr>
 800d47a:	b328      	cbz	r0, 800d4c8 <_scanf_i+0xb8>
 800d47c:	f1bb 0f01 	cmp.w	fp, #1
 800d480:	d159      	bne.n	800d536 <_scanf_i+0x126>
 800d482:	6862      	ldr	r2, [r4, #4]
 800d484:	b92a      	cbnz	r2, 800d492 <_scanf_i+0x82>
 800d486:	6822      	ldr	r2, [r4, #0]
 800d488:	2108      	movs	r1, #8
 800d48a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d48e:	6061      	str	r1, [r4, #4]
 800d490:	6022      	str	r2, [r4, #0]
 800d492:	6822      	ldr	r2, [r4, #0]
 800d494:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800d498:	6022      	str	r2, [r4, #0]
 800d49a:	68a2      	ldr	r2, [r4, #8]
 800d49c:	1e51      	subs	r1, r2, #1
 800d49e:	60a1      	str	r1, [r4, #8]
 800d4a0:	b192      	cbz	r2, 800d4c8 <_scanf_i+0xb8>
 800d4a2:	6832      	ldr	r2, [r6, #0]
 800d4a4:	1c51      	adds	r1, r2, #1
 800d4a6:	6031      	str	r1, [r6, #0]
 800d4a8:	7812      	ldrb	r2, [r2, #0]
 800d4aa:	f805 2b01 	strb.w	r2, [r5], #1
 800d4ae:	6872      	ldr	r2, [r6, #4]
 800d4b0:	3a01      	subs	r2, #1
 800d4b2:	2a00      	cmp	r2, #0
 800d4b4:	6072      	str	r2, [r6, #4]
 800d4b6:	dc07      	bgt.n	800d4c8 <_scanf_i+0xb8>
 800d4b8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800d4bc:	4631      	mov	r1, r6
 800d4be:	4650      	mov	r0, sl
 800d4c0:	4790      	blx	r2
 800d4c2:	2800      	cmp	r0, #0
 800d4c4:	f040 8085 	bne.w	800d5d2 <_scanf_i+0x1c2>
 800d4c8:	f10b 0b01 	add.w	fp, fp, #1
 800d4cc:	f1bb 0f03 	cmp.w	fp, #3
 800d4d0:	d1cb      	bne.n	800d46a <_scanf_i+0x5a>
 800d4d2:	6863      	ldr	r3, [r4, #4]
 800d4d4:	b90b      	cbnz	r3, 800d4da <_scanf_i+0xca>
 800d4d6:	230a      	movs	r3, #10
 800d4d8:	6063      	str	r3, [r4, #4]
 800d4da:	6863      	ldr	r3, [r4, #4]
 800d4dc:	4945      	ldr	r1, [pc, #276]	@ (800d5f4 <_scanf_i+0x1e4>)
 800d4de:	6960      	ldr	r0, [r4, #20]
 800d4e0:	1ac9      	subs	r1, r1, r3
 800d4e2:	f000 f947 	bl	800d774 <__sccl>
 800d4e6:	f04f 0b00 	mov.w	fp, #0
 800d4ea:	68a3      	ldr	r3, [r4, #8]
 800d4ec:	6822      	ldr	r2, [r4, #0]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d03d      	beq.n	800d56e <_scanf_i+0x15e>
 800d4f2:	6831      	ldr	r1, [r6, #0]
 800d4f4:	6960      	ldr	r0, [r4, #20]
 800d4f6:	f891 c000 	ldrb.w	ip, [r1]
 800d4fa:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d4fe:	2800      	cmp	r0, #0
 800d500:	d035      	beq.n	800d56e <_scanf_i+0x15e>
 800d502:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800d506:	d124      	bne.n	800d552 <_scanf_i+0x142>
 800d508:	0510      	lsls	r0, r2, #20
 800d50a:	d522      	bpl.n	800d552 <_scanf_i+0x142>
 800d50c:	f10b 0b01 	add.w	fp, fp, #1
 800d510:	f1b9 0f00 	cmp.w	r9, #0
 800d514:	d003      	beq.n	800d51e <_scanf_i+0x10e>
 800d516:	3301      	adds	r3, #1
 800d518:	f109 39ff 	add.w	r9, r9, #4294967295
 800d51c:	60a3      	str	r3, [r4, #8]
 800d51e:	6873      	ldr	r3, [r6, #4]
 800d520:	3b01      	subs	r3, #1
 800d522:	2b00      	cmp	r3, #0
 800d524:	6073      	str	r3, [r6, #4]
 800d526:	dd1b      	ble.n	800d560 <_scanf_i+0x150>
 800d528:	6833      	ldr	r3, [r6, #0]
 800d52a:	3301      	adds	r3, #1
 800d52c:	6033      	str	r3, [r6, #0]
 800d52e:	68a3      	ldr	r3, [r4, #8]
 800d530:	3b01      	subs	r3, #1
 800d532:	60a3      	str	r3, [r4, #8]
 800d534:	e7d9      	b.n	800d4ea <_scanf_i+0xda>
 800d536:	f1bb 0f02 	cmp.w	fp, #2
 800d53a:	d1ae      	bne.n	800d49a <_scanf_i+0x8a>
 800d53c:	6822      	ldr	r2, [r4, #0]
 800d53e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800d542:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800d546:	d1c4      	bne.n	800d4d2 <_scanf_i+0xc2>
 800d548:	2110      	movs	r1, #16
 800d54a:	6061      	str	r1, [r4, #4]
 800d54c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d550:	e7a2      	b.n	800d498 <_scanf_i+0x88>
 800d552:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800d556:	6022      	str	r2, [r4, #0]
 800d558:	780b      	ldrb	r3, [r1, #0]
 800d55a:	f805 3b01 	strb.w	r3, [r5], #1
 800d55e:	e7de      	b.n	800d51e <_scanf_i+0x10e>
 800d560:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d564:	4631      	mov	r1, r6
 800d566:	4650      	mov	r0, sl
 800d568:	4798      	blx	r3
 800d56a:	2800      	cmp	r0, #0
 800d56c:	d0df      	beq.n	800d52e <_scanf_i+0x11e>
 800d56e:	6823      	ldr	r3, [r4, #0]
 800d570:	05d9      	lsls	r1, r3, #23
 800d572:	d50d      	bpl.n	800d590 <_scanf_i+0x180>
 800d574:	42bd      	cmp	r5, r7
 800d576:	d909      	bls.n	800d58c <_scanf_i+0x17c>
 800d578:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d57c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d580:	4632      	mov	r2, r6
 800d582:	4650      	mov	r0, sl
 800d584:	4798      	blx	r3
 800d586:	f105 39ff 	add.w	r9, r5, #4294967295
 800d58a:	464d      	mov	r5, r9
 800d58c:	42bd      	cmp	r5, r7
 800d58e:	d028      	beq.n	800d5e2 <_scanf_i+0x1d2>
 800d590:	6822      	ldr	r2, [r4, #0]
 800d592:	f012 0210 	ands.w	r2, r2, #16
 800d596:	d113      	bne.n	800d5c0 <_scanf_i+0x1b0>
 800d598:	702a      	strb	r2, [r5, #0]
 800d59a:	6863      	ldr	r3, [r4, #4]
 800d59c:	9e01      	ldr	r6, [sp, #4]
 800d59e:	4639      	mov	r1, r7
 800d5a0:	4650      	mov	r0, sl
 800d5a2:	47b0      	blx	r6
 800d5a4:	f8d8 3000 	ldr.w	r3, [r8]
 800d5a8:	6821      	ldr	r1, [r4, #0]
 800d5aa:	1d1a      	adds	r2, r3, #4
 800d5ac:	f8c8 2000 	str.w	r2, [r8]
 800d5b0:	f011 0f20 	tst.w	r1, #32
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	d00f      	beq.n	800d5d8 <_scanf_i+0x1c8>
 800d5b8:	6018      	str	r0, [r3, #0]
 800d5ba:	68e3      	ldr	r3, [r4, #12]
 800d5bc:	3301      	adds	r3, #1
 800d5be:	60e3      	str	r3, [r4, #12]
 800d5c0:	6923      	ldr	r3, [r4, #16]
 800d5c2:	1bed      	subs	r5, r5, r7
 800d5c4:	445d      	add	r5, fp
 800d5c6:	442b      	add	r3, r5
 800d5c8:	6123      	str	r3, [r4, #16]
 800d5ca:	2000      	movs	r0, #0
 800d5cc:	b007      	add	sp, #28
 800d5ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5d2:	f04f 0b00 	mov.w	fp, #0
 800d5d6:	e7ca      	b.n	800d56e <_scanf_i+0x15e>
 800d5d8:	07ca      	lsls	r2, r1, #31
 800d5da:	bf4c      	ite	mi
 800d5dc:	8018      	strhmi	r0, [r3, #0]
 800d5de:	6018      	strpl	r0, [r3, #0]
 800d5e0:	e7eb      	b.n	800d5ba <_scanf_i+0x1aa>
 800d5e2:	2001      	movs	r0, #1
 800d5e4:	e7f2      	b.n	800d5cc <_scanf_i+0x1bc>
 800d5e6:	bf00      	nop
 800d5e8:	0800e884 	.word	0x0800e884
 800d5ec:	0800cd09 	.word	0x0800cd09
 800d5f0:	0800e0ed 	.word	0x0800e0ed
 800d5f4:	0800eb1e 	.word	0x0800eb1e

0800d5f8 <__sflush_r>:
 800d5f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d5fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d600:	0716      	lsls	r6, r2, #28
 800d602:	4605      	mov	r5, r0
 800d604:	460c      	mov	r4, r1
 800d606:	d454      	bmi.n	800d6b2 <__sflush_r+0xba>
 800d608:	684b      	ldr	r3, [r1, #4]
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	dc02      	bgt.n	800d614 <__sflush_r+0x1c>
 800d60e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d610:	2b00      	cmp	r3, #0
 800d612:	dd48      	ble.n	800d6a6 <__sflush_r+0xae>
 800d614:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d616:	2e00      	cmp	r6, #0
 800d618:	d045      	beq.n	800d6a6 <__sflush_r+0xae>
 800d61a:	2300      	movs	r3, #0
 800d61c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d620:	682f      	ldr	r7, [r5, #0]
 800d622:	6a21      	ldr	r1, [r4, #32]
 800d624:	602b      	str	r3, [r5, #0]
 800d626:	d030      	beq.n	800d68a <__sflush_r+0x92>
 800d628:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d62a:	89a3      	ldrh	r3, [r4, #12]
 800d62c:	0759      	lsls	r1, r3, #29
 800d62e:	d505      	bpl.n	800d63c <__sflush_r+0x44>
 800d630:	6863      	ldr	r3, [r4, #4]
 800d632:	1ad2      	subs	r2, r2, r3
 800d634:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d636:	b10b      	cbz	r3, 800d63c <__sflush_r+0x44>
 800d638:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d63a:	1ad2      	subs	r2, r2, r3
 800d63c:	2300      	movs	r3, #0
 800d63e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d640:	6a21      	ldr	r1, [r4, #32]
 800d642:	4628      	mov	r0, r5
 800d644:	47b0      	blx	r6
 800d646:	1c43      	adds	r3, r0, #1
 800d648:	89a3      	ldrh	r3, [r4, #12]
 800d64a:	d106      	bne.n	800d65a <__sflush_r+0x62>
 800d64c:	6829      	ldr	r1, [r5, #0]
 800d64e:	291d      	cmp	r1, #29
 800d650:	d82b      	bhi.n	800d6aa <__sflush_r+0xb2>
 800d652:	4a2a      	ldr	r2, [pc, #168]	@ (800d6fc <__sflush_r+0x104>)
 800d654:	40ca      	lsrs	r2, r1
 800d656:	07d6      	lsls	r6, r2, #31
 800d658:	d527      	bpl.n	800d6aa <__sflush_r+0xb2>
 800d65a:	2200      	movs	r2, #0
 800d65c:	6062      	str	r2, [r4, #4]
 800d65e:	04d9      	lsls	r1, r3, #19
 800d660:	6922      	ldr	r2, [r4, #16]
 800d662:	6022      	str	r2, [r4, #0]
 800d664:	d504      	bpl.n	800d670 <__sflush_r+0x78>
 800d666:	1c42      	adds	r2, r0, #1
 800d668:	d101      	bne.n	800d66e <__sflush_r+0x76>
 800d66a:	682b      	ldr	r3, [r5, #0]
 800d66c:	b903      	cbnz	r3, 800d670 <__sflush_r+0x78>
 800d66e:	6560      	str	r0, [r4, #84]	@ 0x54
 800d670:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d672:	602f      	str	r7, [r5, #0]
 800d674:	b1b9      	cbz	r1, 800d6a6 <__sflush_r+0xae>
 800d676:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d67a:	4299      	cmp	r1, r3
 800d67c:	d002      	beq.n	800d684 <__sflush_r+0x8c>
 800d67e:	4628      	mov	r0, r5
 800d680:	f7fd ff16 	bl	800b4b0 <_free_r>
 800d684:	2300      	movs	r3, #0
 800d686:	6363      	str	r3, [r4, #52]	@ 0x34
 800d688:	e00d      	b.n	800d6a6 <__sflush_r+0xae>
 800d68a:	2301      	movs	r3, #1
 800d68c:	4628      	mov	r0, r5
 800d68e:	47b0      	blx	r6
 800d690:	4602      	mov	r2, r0
 800d692:	1c50      	adds	r0, r2, #1
 800d694:	d1c9      	bne.n	800d62a <__sflush_r+0x32>
 800d696:	682b      	ldr	r3, [r5, #0]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d0c6      	beq.n	800d62a <__sflush_r+0x32>
 800d69c:	2b1d      	cmp	r3, #29
 800d69e:	d001      	beq.n	800d6a4 <__sflush_r+0xac>
 800d6a0:	2b16      	cmp	r3, #22
 800d6a2:	d11e      	bne.n	800d6e2 <__sflush_r+0xea>
 800d6a4:	602f      	str	r7, [r5, #0]
 800d6a6:	2000      	movs	r0, #0
 800d6a8:	e022      	b.n	800d6f0 <__sflush_r+0xf8>
 800d6aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6ae:	b21b      	sxth	r3, r3
 800d6b0:	e01b      	b.n	800d6ea <__sflush_r+0xf2>
 800d6b2:	690f      	ldr	r7, [r1, #16]
 800d6b4:	2f00      	cmp	r7, #0
 800d6b6:	d0f6      	beq.n	800d6a6 <__sflush_r+0xae>
 800d6b8:	0793      	lsls	r3, r2, #30
 800d6ba:	680e      	ldr	r6, [r1, #0]
 800d6bc:	bf08      	it	eq
 800d6be:	694b      	ldreq	r3, [r1, #20]
 800d6c0:	600f      	str	r7, [r1, #0]
 800d6c2:	bf18      	it	ne
 800d6c4:	2300      	movne	r3, #0
 800d6c6:	eba6 0807 	sub.w	r8, r6, r7
 800d6ca:	608b      	str	r3, [r1, #8]
 800d6cc:	f1b8 0f00 	cmp.w	r8, #0
 800d6d0:	dde9      	ble.n	800d6a6 <__sflush_r+0xae>
 800d6d2:	6a21      	ldr	r1, [r4, #32]
 800d6d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d6d6:	4643      	mov	r3, r8
 800d6d8:	463a      	mov	r2, r7
 800d6da:	4628      	mov	r0, r5
 800d6dc:	47b0      	blx	r6
 800d6de:	2800      	cmp	r0, #0
 800d6e0:	dc08      	bgt.n	800d6f4 <__sflush_r+0xfc>
 800d6e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6ea:	81a3      	strh	r3, [r4, #12]
 800d6ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d6f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6f4:	4407      	add	r7, r0
 800d6f6:	eba8 0800 	sub.w	r8, r8, r0
 800d6fa:	e7e7      	b.n	800d6cc <__sflush_r+0xd4>
 800d6fc:	20400001 	.word	0x20400001

0800d700 <_fflush_r>:
 800d700:	b538      	push	{r3, r4, r5, lr}
 800d702:	690b      	ldr	r3, [r1, #16]
 800d704:	4605      	mov	r5, r0
 800d706:	460c      	mov	r4, r1
 800d708:	b913      	cbnz	r3, 800d710 <_fflush_r+0x10>
 800d70a:	2500      	movs	r5, #0
 800d70c:	4628      	mov	r0, r5
 800d70e:	bd38      	pop	{r3, r4, r5, pc}
 800d710:	b118      	cbz	r0, 800d71a <_fflush_r+0x1a>
 800d712:	6a03      	ldr	r3, [r0, #32]
 800d714:	b90b      	cbnz	r3, 800d71a <_fflush_r+0x1a>
 800d716:	f7fc fe5d 	bl	800a3d4 <__sinit>
 800d71a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d0f3      	beq.n	800d70a <_fflush_r+0xa>
 800d722:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d724:	07d0      	lsls	r0, r2, #31
 800d726:	d404      	bmi.n	800d732 <_fflush_r+0x32>
 800d728:	0599      	lsls	r1, r3, #22
 800d72a:	d402      	bmi.n	800d732 <_fflush_r+0x32>
 800d72c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d72e:	f7fd f830 	bl	800a792 <__retarget_lock_acquire_recursive>
 800d732:	4628      	mov	r0, r5
 800d734:	4621      	mov	r1, r4
 800d736:	f7ff ff5f 	bl	800d5f8 <__sflush_r>
 800d73a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d73c:	07da      	lsls	r2, r3, #31
 800d73e:	4605      	mov	r5, r0
 800d740:	d4e4      	bmi.n	800d70c <_fflush_r+0xc>
 800d742:	89a3      	ldrh	r3, [r4, #12]
 800d744:	059b      	lsls	r3, r3, #22
 800d746:	d4e1      	bmi.n	800d70c <_fflush_r+0xc>
 800d748:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d74a:	f7fd f823 	bl	800a794 <__retarget_lock_release_recursive>
 800d74e:	e7dd      	b.n	800d70c <_fflush_r+0xc>

0800d750 <fiprintf>:
 800d750:	b40e      	push	{r1, r2, r3}
 800d752:	b503      	push	{r0, r1, lr}
 800d754:	4601      	mov	r1, r0
 800d756:	ab03      	add	r3, sp, #12
 800d758:	4805      	ldr	r0, [pc, #20]	@ (800d770 <fiprintf+0x20>)
 800d75a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d75e:	6800      	ldr	r0, [r0, #0]
 800d760:	9301      	str	r3, [sp, #4]
 800d762:	f000 fcfb 	bl	800e15c <_vfiprintf_r>
 800d766:	b002      	add	sp, #8
 800d768:	f85d eb04 	ldr.w	lr, [sp], #4
 800d76c:	b003      	add	sp, #12
 800d76e:	4770      	bx	lr
 800d770:	20000038 	.word	0x20000038

0800d774 <__sccl>:
 800d774:	b570      	push	{r4, r5, r6, lr}
 800d776:	780b      	ldrb	r3, [r1, #0]
 800d778:	4604      	mov	r4, r0
 800d77a:	2b5e      	cmp	r3, #94	@ 0x5e
 800d77c:	bf0b      	itete	eq
 800d77e:	784b      	ldrbeq	r3, [r1, #1]
 800d780:	1c4a      	addne	r2, r1, #1
 800d782:	1c8a      	addeq	r2, r1, #2
 800d784:	2100      	movne	r1, #0
 800d786:	bf08      	it	eq
 800d788:	2101      	moveq	r1, #1
 800d78a:	3801      	subs	r0, #1
 800d78c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800d790:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d794:	42a8      	cmp	r0, r5
 800d796:	d1fb      	bne.n	800d790 <__sccl+0x1c>
 800d798:	b90b      	cbnz	r3, 800d79e <__sccl+0x2a>
 800d79a:	1e50      	subs	r0, r2, #1
 800d79c:	bd70      	pop	{r4, r5, r6, pc}
 800d79e:	f081 0101 	eor.w	r1, r1, #1
 800d7a2:	54e1      	strb	r1, [r4, r3]
 800d7a4:	4610      	mov	r0, r2
 800d7a6:	4602      	mov	r2, r0
 800d7a8:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d7ac:	2d2d      	cmp	r5, #45	@ 0x2d
 800d7ae:	d005      	beq.n	800d7bc <__sccl+0x48>
 800d7b0:	2d5d      	cmp	r5, #93	@ 0x5d
 800d7b2:	d016      	beq.n	800d7e2 <__sccl+0x6e>
 800d7b4:	2d00      	cmp	r5, #0
 800d7b6:	d0f1      	beq.n	800d79c <__sccl+0x28>
 800d7b8:	462b      	mov	r3, r5
 800d7ba:	e7f2      	b.n	800d7a2 <__sccl+0x2e>
 800d7bc:	7846      	ldrb	r6, [r0, #1]
 800d7be:	2e5d      	cmp	r6, #93	@ 0x5d
 800d7c0:	d0fa      	beq.n	800d7b8 <__sccl+0x44>
 800d7c2:	42b3      	cmp	r3, r6
 800d7c4:	dcf8      	bgt.n	800d7b8 <__sccl+0x44>
 800d7c6:	3002      	adds	r0, #2
 800d7c8:	461a      	mov	r2, r3
 800d7ca:	3201      	adds	r2, #1
 800d7cc:	4296      	cmp	r6, r2
 800d7ce:	54a1      	strb	r1, [r4, r2]
 800d7d0:	dcfb      	bgt.n	800d7ca <__sccl+0x56>
 800d7d2:	1af2      	subs	r2, r6, r3
 800d7d4:	3a01      	subs	r2, #1
 800d7d6:	1c5d      	adds	r5, r3, #1
 800d7d8:	42b3      	cmp	r3, r6
 800d7da:	bfa8      	it	ge
 800d7dc:	2200      	movge	r2, #0
 800d7de:	18ab      	adds	r3, r5, r2
 800d7e0:	e7e1      	b.n	800d7a6 <__sccl+0x32>
 800d7e2:	4610      	mov	r0, r2
 800d7e4:	e7da      	b.n	800d79c <__sccl+0x28>

0800d7e6 <__submore>:
 800d7e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7ea:	460c      	mov	r4, r1
 800d7ec:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d7ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d7f2:	4299      	cmp	r1, r3
 800d7f4:	d11d      	bne.n	800d832 <__submore+0x4c>
 800d7f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d7fa:	f7fd fecd 	bl	800b598 <_malloc_r>
 800d7fe:	b918      	cbnz	r0, 800d808 <__submore+0x22>
 800d800:	f04f 30ff 	mov.w	r0, #4294967295
 800d804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d808:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d80c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d80e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800d812:	6360      	str	r0, [r4, #52]	@ 0x34
 800d814:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800d818:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800d81c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800d820:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800d824:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800d828:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800d82c:	6020      	str	r0, [r4, #0]
 800d82e:	2000      	movs	r0, #0
 800d830:	e7e8      	b.n	800d804 <__submore+0x1e>
 800d832:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800d834:	0077      	lsls	r7, r6, #1
 800d836:	463a      	mov	r2, r7
 800d838:	f000 fbbb 	bl	800dfb2 <_realloc_r>
 800d83c:	4605      	mov	r5, r0
 800d83e:	2800      	cmp	r0, #0
 800d840:	d0de      	beq.n	800d800 <__submore+0x1a>
 800d842:	eb00 0806 	add.w	r8, r0, r6
 800d846:	4601      	mov	r1, r0
 800d848:	4632      	mov	r2, r6
 800d84a:	4640      	mov	r0, r8
 800d84c:	f7fc ffa3 	bl	800a796 <memcpy>
 800d850:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800d854:	f8c4 8000 	str.w	r8, [r4]
 800d858:	e7e9      	b.n	800d82e <__submore+0x48>

0800d85a <memmove>:
 800d85a:	4288      	cmp	r0, r1
 800d85c:	b510      	push	{r4, lr}
 800d85e:	eb01 0402 	add.w	r4, r1, r2
 800d862:	d902      	bls.n	800d86a <memmove+0x10>
 800d864:	4284      	cmp	r4, r0
 800d866:	4623      	mov	r3, r4
 800d868:	d807      	bhi.n	800d87a <memmove+0x20>
 800d86a:	1e43      	subs	r3, r0, #1
 800d86c:	42a1      	cmp	r1, r4
 800d86e:	d008      	beq.n	800d882 <memmove+0x28>
 800d870:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d874:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d878:	e7f8      	b.n	800d86c <memmove+0x12>
 800d87a:	4402      	add	r2, r0
 800d87c:	4601      	mov	r1, r0
 800d87e:	428a      	cmp	r2, r1
 800d880:	d100      	bne.n	800d884 <memmove+0x2a>
 800d882:	bd10      	pop	{r4, pc}
 800d884:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d888:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d88c:	e7f7      	b.n	800d87e <memmove+0x24>

0800d88e <strncmp>:
 800d88e:	b510      	push	{r4, lr}
 800d890:	b16a      	cbz	r2, 800d8ae <strncmp+0x20>
 800d892:	3901      	subs	r1, #1
 800d894:	1884      	adds	r4, r0, r2
 800d896:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d89a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d89e:	429a      	cmp	r2, r3
 800d8a0:	d103      	bne.n	800d8aa <strncmp+0x1c>
 800d8a2:	42a0      	cmp	r0, r4
 800d8a4:	d001      	beq.n	800d8aa <strncmp+0x1c>
 800d8a6:	2a00      	cmp	r2, #0
 800d8a8:	d1f5      	bne.n	800d896 <strncmp+0x8>
 800d8aa:	1ad0      	subs	r0, r2, r3
 800d8ac:	bd10      	pop	{r4, pc}
 800d8ae:	4610      	mov	r0, r2
 800d8b0:	e7fc      	b.n	800d8ac <strncmp+0x1e>
	...

0800d8b4 <_sbrk_r>:
 800d8b4:	b538      	push	{r3, r4, r5, lr}
 800d8b6:	4d06      	ldr	r5, [pc, #24]	@ (800d8d0 <_sbrk_r+0x1c>)
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	4604      	mov	r4, r0
 800d8bc:	4608      	mov	r0, r1
 800d8be:	602b      	str	r3, [r5, #0]
 800d8c0:	f7f6 fc88 	bl	80041d4 <_sbrk>
 800d8c4:	1c43      	adds	r3, r0, #1
 800d8c6:	d102      	bne.n	800d8ce <_sbrk_r+0x1a>
 800d8c8:	682b      	ldr	r3, [r5, #0]
 800d8ca:	b103      	cbz	r3, 800d8ce <_sbrk_r+0x1a>
 800d8cc:	6023      	str	r3, [r4, #0]
 800d8ce:	bd38      	pop	{r3, r4, r5, pc}
 800d8d0:	20002100 	.word	0x20002100
 800d8d4:	00000000 	.word	0x00000000

0800d8d8 <nan>:
 800d8d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d8e0 <nan+0x8>
 800d8dc:	4770      	bx	lr
 800d8de:	bf00      	nop
 800d8e0:	00000000 	.word	0x00000000
 800d8e4:	7ff80000 	.word	0x7ff80000

0800d8e8 <abort>:
 800d8e8:	b508      	push	{r3, lr}
 800d8ea:	2006      	movs	r0, #6
 800d8ec:	f000 fe0a 	bl	800e504 <raise>
 800d8f0:	2001      	movs	r0, #1
 800d8f2:	f7f6 fbf7 	bl	80040e4 <_exit>

0800d8f6 <_calloc_r>:
 800d8f6:	b570      	push	{r4, r5, r6, lr}
 800d8f8:	fba1 5402 	umull	r5, r4, r1, r2
 800d8fc:	b934      	cbnz	r4, 800d90c <_calloc_r+0x16>
 800d8fe:	4629      	mov	r1, r5
 800d900:	f7fd fe4a 	bl	800b598 <_malloc_r>
 800d904:	4606      	mov	r6, r0
 800d906:	b928      	cbnz	r0, 800d914 <_calloc_r+0x1e>
 800d908:	4630      	mov	r0, r6
 800d90a:	bd70      	pop	{r4, r5, r6, pc}
 800d90c:	220c      	movs	r2, #12
 800d90e:	6002      	str	r2, [r0, #0]
 800d910:	2600      	movs	r6, #0
 800d912:	e7f9      	b.n	800d908 <_calloc_r+0x12>
 800d914:	462a      	mov	r2, r5
 800d916:	4621      	mov	r1, r4
 800d918:	f7fc fe62 	bl	800a5e0 <memset>
 800d91c:	e7f4      	b.n	800d908 <_calloc_r+0x12>

0800d91e <rshift>:
 800d91e:	6903      	ldr	r3, [r0, #16]
 800d920:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d924:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d928:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d92c:	f100 0414 	add.w	r4, r0, #20
 800d930:	dd45      	ble.n	800d9be <rshift+0xa0>
 800d932:	f011 011f 	ands.w	r1, r1, #31
 800d936:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d93a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d93e:	d10c      	bne.n	800d95a <rshift+0x3c>
 800d940:	f100 0710 	add.w	r7, r0, #16
 800d944:	4629      	mov	r1, r5
 800d946:	42b1      	cmp	r1, r6
 800d948:	d334      	bcc.n	800d9b4 <rshift+0x96>
 800d94a:	1a9b      	subs	r3, r3, r2
 800d94c:	009b      	lsls	r3, r3, #2
 800d94e:	1eea      	subs	r2, r5, #3
 800d950:	4296      	cmp	r6, r2
 800d952:	bf38      	it	cc
 800d954:	2300      	movcc	r3, #0
 800d956:	4423      	add	r3, r4
 800d958:	e015      	b.n	800d986 <rshift+0x68>
 800d95a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d95e:	f1c1 0820 	rsb	r8, r1, #32
 800d962:	40cf      	lsrs	r7, r1
 800d964:	f105 0e04 	add.w	lr, r5, #4
 800d968:	46a1      	mov	r9, r4
 800d96a:	4576      	cmp	r6, lr
 800d96c:	46f4      	mov	ip, lr
 800d96e:	d815      	bhi.n	800d99c <rshift+0x7e>
 800d970:	1a9a      	subs	r2, r3, r2
 800d972:	0092      	lsls	r2, r2, #2
 800d974:	3a04      	subs	r2, #4
 800d976:	3501      	adds	r5, #1
 800d978:	42ae      	cmp	r6, r5
 800d97a:	bf38      	it	cc
 800d97c:	2200      	movcc	r2, #0
 800d97e:	18a3      	adds	r3, r4, r2
 800d980:	50a7      	str	r7, [r4, r2]
 800d982:	b107      	cbz	r7, 800d986 <rshift+0x68>
 800d984:	3304      	adds	r3, #4
 800d986:	1b1a      	subs	r2, r3, r4
 800d988:	42a3      	cmp	r3, r4
 800d98a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d98e:	bf08      	it	eq
 800d990:	2300      	moveq	r3, #0
 800d992:	6102      	str	r2, [r0, #16]
 800d994:	bf08      	it	eq
 800d996:	6143      	streq	r3, [r0, #20]
 800d998:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d99c:	f8dc c000 	ldr.w	ip, [ip]
 800d9a0:	fa0c fc08 	lsl.w	ip, ip, r8
 800d9a4:	ea4c 0707 	orr.w	r7, ip, r7
 800d9a8:	f849 7b04 	str.w	r7, [r9], #4
 800d9ac:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d9b0:	40cf      	lsrs	r7, r1
 800d9b2:	e7da      	b.n	800d96a <rshift+0x4c>
 800d9b4:	f851 cb04 	ldr.w	ip, [r1], #4
 800d9b8:	f847 cf04 	str.w	ip, [r7, #4]!
 800d9bc:	e7c3      	b.n	800d946 <rshift+0x28>
 800d9be:	4623      	mov	r3, r4
 800d9c0:	e7e1      	b.n	800d986 <rshift+0x68>

0800d9c2 <__hexdig_fun>:
 800d9c2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d9c6:	2b09      	cmp	r3, #9
 800d9c8:	d802      	bhi.n	800d9d0 <__hexdig_fun+0xe>
 800d9ca:	3820      	subs	r0, #32
 800d9cc:	b2c0      	uxtb	r0, r0
 800d9ce:	4770      	bx	lr
 800d9d0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d9d4:	2b05      	cmp	r3, #5
 800d9d6:	d801      	bhi.n	800d9dc <__hexdig_fun+0x1a>
 800d9d8:	3847      	subs	r0, #71	@ 0x47
 800d9da:	e7f7      	b.n	800d9cc <__hexdig_fun+0xa>
 800d9dc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d9e0:	2b05      	cmp	r3, #5
 800d9e2:	d801      	bhi.n	800d9e8 <__hexdig_fun+0x26>
 800d9e4:	3827      	subs	r0, #39	@ 0x27
 800d9e6:	e7f1      	b.n	800d9cc <__hexdig_fun+0xa>
 800d9e8:	2000      	movs	r0, #0
 800d9ea:	4770      	bx	lr

0800d9ec <__gethex>:
 800d9ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9f0:	b085      	sub	sp, #20
 800d9f2:	468a      	mov	sl, r1
 800d9f4:	9302      	str	r3, [sp, #8]
 800d9f6:	680b      	ldr	r3, [r1, #0]
 800d9f8:	9001      	str	r0, [sp, #4]
 800d9fa:	4690      	mov	r8, r2
 800d9fc:	1c9c      	adds	r4, r3, #2
 800d9fe:	46a1      	mov	r9, r4
 800da00:	f814 0b01 	ldrb.w	r0, [r4], #1
 800da04:	2830      	cmp	r0, #48	@ 0x30
 800da06:	d0fa      	beq.n	800d9fe <__gethex+0x12>
 800da08:	eba9 0303 	sub.w	r3, r9, r3
 800da0c:	f1a3 0b02 	sub.w	fp, r3, #2
 800da10:	f7ff ffd7 	bl	800d9c2 <__hexdig_fun>
 800da14:	4605      	mov	r5, r0
 800da16:	2800      	cmp	r0, #0
 800da18:	d168      	bne.n	800daec <__gethex+0x100>
 800da1a:	49a0      	ldr	r1, [pc, #640]	@ (800dc9c <__gethex+0x2b0>)
 800da1c:	2201      	movs	r2, #1
 800da1e:	4648      	mov	r0, r9
 800da20:	f7ff ff35 	bl	800d88e <strncmp>
 800da24:	4607      	mov	r7, r0
 800da26:	2800      	cmp	r0, #0
 800da28:	d167      	bne.n	800dafa <__gethex+0x10e>
 800da2a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800da2e:	4626      	mov	r6, r4
 800da30:	f7ff ffc7 	bl	800d9c2 <__hexdig_fun>
 800da34:	2800      	cmp	r0, #0
 800da36:	d062      	beq.n	800dafe <__gethex+0x112>
 800da38:	4623      	mov	r3, r4
 800da3a:	7818      	ldrb	r0, [r3, #0]
 800da3c:	2830      	cmp	r0, #48	@ 0x30
 800da3e:	4699      	mov	r9, r3
 800da40:	f103 0301 	add.w	r3, r3, #1
 800da44:	d0f9      	beq.n	800da3a <__gethex+0x4e>
 800da46:	f7ff ffbc 	bl	800d9c2 <__hexdig_fun>
 800da4a:	fab0 f580 	clz	r5, r0
 800da4e:	096d      	lsrs	r5, r5, #5
 800da50:	f04f 0b01 	mov.w	fp, #1
 800da54:	464a      	mov	r2, r9
 800da56:	4616      	mov	r6, r2
 800da58:	3201      	adds	r2, #1
 800da5a:	7830      	ldrb	r0, [r6, #0]
 800da5c:	f7ff ffb1 	bl	800d9c2 <__hexdig_fun>
 800da60:	2800      	cmp	r0, #0
 800da62:	d1f8      	bne.n	800da56 <__gethex+0x6a>
 800da64:	498d      	ldr	r1, [pc, #564]	@ (800dc9c <__gethex+0x2b0>)
 800da66:	2201      	movs	r2, #1
 800da68:	4630      	mov	r0, r6
 800da6a:	f7ff ff10 	bl	800d88e <strncmp>
 800da6e:	2800      	cmp	r0, #0
 800da70:	d13f      	bne.n	800daf2 <__gethex+0x106>
 800da72:	b944      	cbnz	r4, 800da86 <__gethex+0x9a>
 800da74:	1c74      	adds	r4, r6, #1
 800da76:	4622      	mov	r2, r4
 800da78:	4616      	mov	r6, r2
 800da7a:	3201      	adds	r2, #1
 800da7c:	7830      	ldrb	r0, [r6, #0]
 800da7e:	f7ff ffa0 	bl	800d9c2 <__hexdig_fun>
 800da82:	2800      	cmp	r0, #0
 800da84:	d1f8      	bne.n	800da78 <__gethex+0x8c>
 800da86:	1ba4      	subs	r4, r4, r6
 800da88:	00a7      	lsls	r7, r4, #2
 800da8a:	7833      	ldrb	r3, [r6, #0]
 800da8c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800da90:	2b50      	cmp	r3, #80	@ 0x50
 800da92:	d13e      	bne.n	800db12 <__gethex+0x126>
 800da94:	7873      	ldrb	r3, [r6, #1]
 800da96:	2b2b      	cmp	r3, #43	@ 0x2b
 800da98:	d033      	beq.n	800db02 <__gethex+0x116>
 800da9a:	2b2d      	cmp	r3, #45	@ 0x2d
 800da9c:	d034      	beq.n	800db08 <__gethex+0x11c>
 800da9e:	1c71      	adds	r1, r6, #1
 800daa0:	2400      	movs	r4, #0
 800daa2:	7808      	ldrb	r0, [r1, #0]
 800daa4:	f7ff ff8d 	bl	800d9c2 <__hexdig_fun>
 800daa8:	1e43      	subs	r3, r0, #1
 800daaa:	b2db      	uxtb	r3, r3
 800daac:	2b18      	cmp	r3, #24
 800daae:	d830      	bhi.n	800db12 <__gethex+0x126>
 800dab0:	f1a0 0210 	sub.w	r2, r0, #16
 800dab4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dab8:	f7ff ff83 	bl	800d9c2 <__hexdig_fun>
 800dabc:	f100 3cff 	add.w	ip, r0, #4294967295
 800dac0:	fa5f fc8c 	uxtb.w	ip, ip
 800dac4:	f1bc 0f18 	cmp.w	ip, #24
 800dac8:	f04f 030a 	mov.w	r3, #10
 800dacc:	d91e      	bls.n	800db0c <__gethex+0x120>
 800dace:	b104      	cbz	r4, 800dad2 <__gethex+0xe6>
 800dad0:	4252      	negs	r2, r2
 800dad2:	4417      	add	r7, r2
 800dad4:	f8ca 1000 	str.w	r1, [sl]
 800dad8:	b1ed      	cbz	r5, 800db16 <__gethex+0x12a>
 800dada:	f1bb 0f00 	cmp.w	fp, #0
 800dade:	bf0c      	ite	eq
 800dae0:	2506      	moveq	r5, #6
 800dae2:	2500      	movne	r5, #0
 800dae4:	4628      	mov	r0, r5
 800dae6:	b005      	add	sp, #20
 800dae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daec:	2500      	movs	r5, #0
 800daee:	462c      	mov	r4, r5
 800daf0:	e7b0      	b.n	800da54 <__gethex+0x68>
 800daf2:	2c00      	cmp	r4, #0
 800daf4:	d1c7      	bne.n	800da86 <__gethex+0x9a>
 800daf6:	4627      	mov	r7, r4
 800daf8:	e7c7      	b.n	800da8a <__gethex+0x9e>
 800dafa:	464e      	mov	r6, r9
 800dafc:	462f      	mov	r7, r5
 800dafe:	2501      	movs	r5, #1
 800db00:	e7c3      	b.n	800da8a <__gethex+0x9e>
 800db02:	2400      	movs	r4, #0
 800db04:	1cb1      	adds	r1, r6, #2
 800db06:	e7cc      	b.n	800daa2 <__gethex+0xb6>
 800db08:	2401      	movs	r4, #1
 800db0a:	e7fb      	b.n	800db04 <__gethex+0x118>
 800db0c:	fb03 0002 	mla	r0, r3, r2, r0
 800db10:	e7ce      	b.n	800dab0 <__gethex+0xc4>
 800db12:	4631      	mov	r1, r6
 800db14:	e7de      	b.n	800dad4 <__gethex+0xe8>
 800db16:	eba6 0309 	sub.w	r3, r6, r9
 800db1a:	3b01      	subs	r3, #1
 800db1c:	4629      	mov	r1, r5
 800db1e:	2b07      	cmp	r3, #7
 800db20:	dc0a      	bgt.n	800db38 <__gethex+0x14c>
 800db22:	9801      	ldr	r0, [sp, #4]
 800db24:	f7fd fdc4 	bl	800b6b0 <_Balloc>
 800db28:	4604      	mov	r4, r0
 800db2a:	b940      	cbnz	r0, 800db3e <__gethex+0x152>
 800db2c:	4b5c      	ldr	r3, [pc, #368]	@ (800dca0 <__gethex+0x2b4>)
 800db2e:	4602      	mov	r2, r0
 800db30:	21e4      	movs	r1, #228	@ 0xe4
 800db32:	485c      	ldr	r0, [pc, #368]	@ (800dca4 <__gethex+0x2b8>)
 800db34:	f7fc fe44 	bl	800a7c0 <__assert_func>
 800db38:	3101      	adds	r1, #1
 800db3a:	105b      	asrs	r3, r3, #1
 800db3c:	e7ef      	b.n	800db1e <__gethex+0x132>
 800db3e:	f100 0a14 	add.w	sl, r0, #20
 800db42:	2300      	movs	r3, #0
 800db44:	4655      	mov	r5, sl
 800db46:	469b      	mov	fp, r3
 800db48:	45b1      	cmp	r9, r6
 800db4a:	d337      	bcc.n	800dbbc <__gethex+0x1d0>
 800db4c:	f845 bb04 	str.w	fp, [r5], #4
 800db50:	eba5 050a 	sub.w	r5, r5, sl
 800db54:	10ad      	asrs	r5, r5, #2
 800db56:	6125      	str	r5, [r4, #16]
 800db58:	4658      	mov	r0, fp
 800db5a:	f7fd fe9b 	bl	800b894 <__hi0bits>
 800db5e:	016d      	lsls	r5, r5, #5
 800db60:	f8d8 6000 	ldr.w	r6, [r8]
 800db64:	1a2d      	subs	r5, r5, r0
 800db66:	42b5      	cmp	r5, r6
 800db68:	dd54      	ble.n	800dc14 <__gethex+0x228>
 800db6a:	1bad      	subs	r5, r5, r6
 800db6c:	4629      	mov	r1, r5
 800db6e:	4620      	mov	r0, r4
 800db70:	f7fe fa27 	bl	800bfc2 <__any_on>
 800db74:	4681      	mov	r9, r0
 800db76:	b178      	cbz	r0, 800db98 <__gethex+0x1ac>
 800db78:	1e6b      	subs	r3, r5, #1
 800db7a:	1159      	asrs	r1, r3, #5
 800db7c:	f003 021f 	and.w	r2, r3, #31
 800db80:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800db84:	f04f 0901 	mov.w	r9, #1
 800db88:	fa09 f202 	lsl.w	r2, r9, r2
 800db8c:	420a      	tst	r2, r1
 800db8e:	d003      	beq.n	800db98 <__gethex+0x1ac>
 800db90:	454b      	cmp	r3, r9
 800db92:	dc36      	bgt.n	800dc02 <__gethex+0x216>
 800db94:	f04f 0902 	mov.w	r9, #2
 800db98:	4629      	mov	r1, r5
 800db9a:	4620      	mov	r0, r4
 800db9c:	f7ff febf 	bl	800d91e <rshift>
 800dba0:	442f      	add	r7, r5
 800dba2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dba6:	42bb      	cmp	r3, r7
 800dba8:	da42      	bge.n	800dc30 <__gethex+0x244>
 800dbaa:	9801      	ldr	r0, [sp, #4]
 800dbac:	4621      	mov	r1, r4
 800dbae:	f7fd fdbf 	bl	800b730 <_Bfree>
 800dbb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	6013      	str	r3, [r2, #0]
 800dbb8:	25a3      	movs	r5, #163	@ 0xa3
 800dbba:	e793      	b.n	800dae4 <__gethex+0xf8>
 800dbbc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800dbc0:	2a2e      	cmp	r2, #46	@ 0x2e
 800dbc2:	d012      	beq.n	800dbea <__gethex+0x1fe>
 800dbc4:	2b20      	cmp	r3, #32
 800dbc6:	d104      	bne.n	800dbd2 <__gethex+0x1e6>
 800dbc8:	f845 bb04 	str.w	fp, [r5], #4
 800dbcc:	f04f 0b00 	mov.w	fp, #0
 800dbd0:	465b      	mov	r3, fp
 800dbd2:	7830      	ldrb	r0, [r6, #0]
 800dbd4:	9303      	str	r3, [sp, #12]
 800dbd6:	f7ff fef4 	bl	800d9c2 <__hexdig_fun>
 800dbda:	9b03      	ldr	r3, [sp, #12]
 800dbdc:	f000 000f 	and.w	r0, r0, #15
 800dbe0:	4098      	lsls	r0, r3
 800dbe2:	ea4b 0b00 	orr.w	fp, fp, r0
 800dbe6:	3304      	adds	r3, #4
 800dbe8:	e7ae      	b.n	800db48 <__gethex+0x15c>
 800dbea:	45b1      	cmp	r9, r6
 800dbec:	d8ea      	bhi.n	800dbc4 <__gethex+0x1d8>
 800dbee:	492b      	ldr	r1, [pc, #172]	@ (800dc9c <__gethex+0x2b0>)
 800dbf0:	9303      	str	r3, [sp, #12]
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	4630      	mov	r0, r6
 800dbf6:	f7ff fe4a 	bl	800d88e <strncmp>
 800dbfa:	9b03      	ldr	r3, [sp, #12]
 800dbfc:	2800      	cmp	r0, #0
 800dbfe:	d1e1      	bne.n	800dbc4 <__gethex+0x1d8>
 800dc00:	e7a2      	b.n	800db48 <__gethex+0x15c>
 800dc02:	1ea9      	subs	r1, r5, #2
 800dc04:	4620      	mov	r0, r4
 800dc06:	f7fe f9dc 	bl	800bfc2 <__any_on>
 800dc0a:	2800      	cmp	r0, #0
 800dc0c:	d0c2      	beq.n	800db94 <__gethex+0x1a8>
 800dc0e:	f04f 0903 	mov.w	r9, #3
 800dc12:	e7c1      	b.n	800db98 <__gethex+0x1ac>
 800dc14:	da09      	bge.n	800dc2a <__gethex+0x23e>
 800dc16:	1b75      	subs	r5, r6, r5
 800dc18:	4621      	mov	r1, r4
 800dc1a:	9801      	ldr	r0, [sp, #4]
 800dc1c:	462a      	mov	r2, r5
 800dc1e:	f7fd ff97 	bl	800bb50 <__lshift>
 800dc22:	1b7f      	subs	r7, r7, r5
 800dc24:	4604      	mov	r4, r0
 800dc26:	f100 0a14 	add.w	sl, r0, #20
 800dc2a:	f04f 0900 	mov.w	r9, #0
 800dc2e:	e7b8      	b.n	800dba2 <__gethex+0x1b6>
 800dc30:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800dc34:	42bd      	cmp	r5, r7
 800dc36:	dd6f      	ble.n	800dd18 <__gethex+0x32c>
 800dc38:	1bed      	subs	r5, r5, r7
 800dc3a:	42ae      	cmp	r6, r5
 800dc3c:	dc34      	bgt.n	800dca8 <__gethex+0x2bc>
 800dc3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dc42:	2b02      	cmp	r3, #2
 800dc44:	d022      	beq.n	800dc8c <__gethex+0x2a0>
 800dc46:	2b03      	cmp	r3, #3
 800dc48:	d024      	beq.n	800dc94 <__gethex+0x2a8>
 800dc4a:	2b01      	cmp	r3, #1
 800dc4c:	d115      	bne.n	800dc7a <__gethex+0x28e>
 800dc4e:	42ae      	cmp	r6, r5
 800dc50:	d113      	bne.n	800dc7a <__gethex+0x28e>
 800dc52:	2e01      	cmp	r6, #1
 800dc54:	d10b      	bne.n	800dc6e <__gethex+0x282>
 800dc56:	9a02      	ldr	r2, [sp, #8]
 800dc58:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dc5c:	6013      	str	r3, [r2, #0]
 800dc5e:	2301      	movs	r3, #1
 800dc60:	6123      	str	r3, [r4, #16]
 800dc62:	f8ca 3000 	str.w	r3, [sl]
 800dc66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dc68:	2562      	movs	r5, #98	@ 0x62
 800dc6a:	601c      	str	r4, [r3, #0]
 800dc6c:	e73a      	b.n	800dae4 <__gethex+0xf8>
 800dc6e:	1e71      	subs	r1, r6, #1
 800dc70:	4620      	mov	r0, r4
 800dc72:	f7fe f9a6 	bl	800bfc2 <__any_on>
 800dc76:	2800      	cmp	r0, #0
 800dc78:	d1ed      	bne.n	800dc56 <__gethex+0x26a>
 800dc7a:	9801      	ldr	r0, [sp, #4]
 800dc7c:	4621      	mov	r1, r4
 800dc7e:	f7fd fd57 	bl	800b730 <_Bfree>
 800dc82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dc84:	2300      	movs	r3, #0
 800dc86:	6013      	str	r3, [r2, #0]
 800dc88:	2550      	movs	r5, #80	@ 0x50
 800dc8a:	e72b      	b.n	800dae4 <__gethex+0xf8>
 800dc8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d1f3      	bne.n	800dc7a <__gethex+0x28e>
 800dc92:	e7e0      	b.n	800dc56 <__gethex+0x26a>
 800dc94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d1dd      	bne.n	800dc56 <__gethex+0x26a>
 800dc9a:	e7ee      	b.n	800dc7a <__gethex+0x28e>
 800dc9c:	0800eafb 	.word	0x0800eafb
 800dca0:	0800ea91 	.word	0x0800ea91
 800dca4:	0800eb31 	.word	0x0800eb31
 800dca8:	1e6f      	subs	r7, r5, #1
 800dcaa:	f1b9 0f00 	cmp.w	r9, #0
 800dcae:	d130      	bne.n	800dd12 <__gethex+0x326>
 800dcb0:	b127      	cbz	r7, 800dcbc <__gethex+0x2d0>
 800dcb2:	4639      	mov	r1, r7
 800dcb4:	4620      	mov	r0, r4
 800dcb6:	f7fe f984 	bl	800bfc2 <__any_on>
 800dcba:	4681      	mov	r9, r0
 800dcbc:	117a      	asrs	r2, r7, #5
 800dcbe:	2301      	movs	r3, #1
 800dcc0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800dcc4:	f007 071f 	and.w	r7, r7, #31
 800dcc8:	40bb      	lsls	r3, r7
 800dcca:	4213      	tst	r3, r2
 800dccc:	4629      	mov	r1, r5
 800dcce:	4620      	mov	r0, r4
 800dcd0:	bf18      	it	ne
 800dcd2:	f049 0902 	orrne.w	r9, r9, #2
 800dcd6:	f7ff fe22 	bl	800d91e <rshift>
 800dcda:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800dcde:	1b76      	subs	r6, r6, r5
 800dce0:	2502      	movs	r5, #2
 800dce2:	f1b9 0f00 	cmp.w	r9, #0
 800dce6:	d047      	beq.n	800dd78 <__gethex+0x38c>
 800dce8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dcec:	2b02      	cmp	r3, #2
 800dcee:	d015      	beq.n	800dd1c <__gethex+0x330>
 800dcf0:	2b03      	cmp	r3, #3
 800dcf2:	d017      	beq.n	800dd24 <__gethex+0x338>
 800dcf4:	2b01      	cmp	r3, #1
 800dcf6:	d109      	bne.n	800dd0c <__gethex+0x320>
 800dcf8:	f019 0f02 	tst.w	r9, #2
 800dcfc:	d006      	beq.n	800dd0c <__gethex+0x320>
 800dcfe:	f8da 3000 	ldr.w	r3, [sl]
 800dd02:	ea49 0903 	orr.w	r9, r9, r3
 800dd06:	f019 0f01 	tst.w	r9, #1
 800dd0a:	d10e      	bne.n	800dd2a <__gethex+0x33e>
 800dd0c:	f045 0510 	orr.w	r5, r5, #16
 800dd10:	e032      	b.n	800dd78 <__gethex+0x38c>
 800dd12:	f04f 0901 	mov.w	r9, #1
 800dd16:	e7d1      	b.n	800dcbc <__gethex+0x2d0>
 800dd18:	2501      	movs	r5, #1
 800dd1a:	e7e2      	b.n	800dce2 <__gethex+0x2f6>
 800dd1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dd1e:	f1c3 0301 	rsb	r3, r3, #1
 800dd22:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dd24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d0f0      	beq.n	800dd0c <__gethex+0x320>
 800dd2a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dd2e:	f104 0314 	add.w	r3, r4, #20
 800dd32:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dd36:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dd3a:	f04f 0c00 	mov.w	ip, #0
 800dd3e:	4618      	mov	r0, r3
 800dd40:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd44:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dd48:	d01b      	beq.n	800dd82 <__gethex+0x396>
 800dd4a:	3201      	adds	r2, #1
 800dd4c:	6002      	str	r2, [r0, #0]
 800dd4e:	2d02      	cmp	r5, #2
 800dd50:	f104 0314 	add.w	r3, r4, #20
 800dd54:	d13c      	bne.n	800ddd0 <__gethex+0x3e4>
 800dd56:	f8d8 2000 	ldr.w	r2, [r8]
 800dd5a:	3a01      	subs	r2, #1
 800dd5c:	42b2      	cmp	r2, r6
 800dd5e:	d109      	bne.n	800dd74 <__gethex+0x388>
 800dd60:	1171      	asrs	r1, r6, #5
 800dd62:	2201      	movs	r2, #1
 800dd64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dd68:	f006 061f 	and.w	r6, r6, #31
 800dd6c:	fa02 f606 	lsl.w	r6, r2, r6
 800dd70:	421e      	tst	r6, r3
 800dd72:	d13a      	bne.n	800ddea <__gethex+0x3fe>
 800dd74:	f045 0520 	orr.w	r5, r5, #32
 800dd78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd7a:	601c      	str	r4, [r3, #0]
 800dd7c:	9b02      	ldr	r3, [sp, #8]
 800dd7e:	601f      	str	r7, [r3, #0]
 800dd80:	e6b0      	b.n	800dae4 <__gethex+0xf8>
 800dd82:	4299      	cmp	r1, r3
 800dd84:	f843 cc04 	str.w	ip, [r3, #-4]
 800dd88:	d8d9      	bhi.n	800dd3e <__gethex+0x352>
 800dd8a:	68a3      	ldr	r3, [r4, #8]
 800dd8c:	459b      	cmp	fp, r3
 800dd8e:	db17      	blt.n	800ddc0 <__gethex+0x3d4>
 800dd90:	6861      	ldr	r1, [r4, #4]
 800dd92:	9801      	ldr	r0, [sp, #4]
 800dd94:	3101      	adds	r1, #1
 800dd96:	f7fd fc8b 	bl	800b6b0 <_Balloc>
 800dd9a:	4681      	mov	r9, r0
 800dd9c:	b918      	cbnz	r0, 800dda6 <__gethex+0x3ba>
 800dd9e:	4b1a      	ldr	r3, [pc, #104]	@ (800de08 <__gethex+0x41c>)
 800dda0:	4602      	mov	r2, r0
 800dda2:	2184      	movs	r1, #132	@ 0x84
 800dda4:	e6c5      	b.n	800db32 <__gethex+0x146>
 800dda6:	6922      	ldr	r2, [r4, #16]
 800dda8:	3202      	adds	r2, #2
 800ddaa:	f104 010c 	add.w	r1, r4, #12
 800ddae:	0092      	lsls	r2, r2, #2
 800ddb0:	300c      	adds	r0, #12
 800ddb2:	f7fc fcf0 	bl	800a796 <memcpy>
 800ddb6:	4621      	mov	r1, r4
 800ddb8:	9801      	ldr	r0, [sp, #4]
 800ddba:	f7fd fcb9 	bl	800b730 <_Bfree>
 800ddbe:	464c      	mov	r4, r9
 800ddc0:	6923      	ldr	r3, [r4, #16]
 800ddc2:	1c5a      	adds	r2, r3, #1
 800ddc4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ddc8:	6122      	str	r2, [r4, #16]
 800ddca:	2201      	movs	r2, #1
 800ddcc:	615a      	str	r2, [r3, #20]
 800ddce:	e7be      	b.n	800dd4e <__gethex+0x362>
 800ddd0:	6922      	ldr	r2, [r4, #16]
 800ddd2:	455a      	cmp	r2, fp
 800ddd4:	dd0b      	ble.n	800ddee <__gethex+0x402>
 800ddd6:	2101      	movs	r1, #1
 800ddd8:	4620      	mov	r0, r4
 800ddda:	f7ff fda0 	bl	800d91e <rshift>
 800ddde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dde2:	3701      	adds	r7, #1
 800dde4:	42bb      	cmp	r3, r7
 800dde6:	f6ff aee0 	blt.w	800dbaa <__gethex+0x1be>
 800ddea:	2501      	movs	r5, #1
 800ddec:	e7c2      	b.n	800dd74 <__gethex+0x388>
 800ddee:	f016 061f 	ands.w	r6, r6, #31
 800ddf2:	d0fa      	beq.n	800ddea <__gethex+0x3fe>
 800ddf4:	4453      	add	r3, sl
 800ddf6:	f1c6 0620 	rsb	r6, r6, #32
 800ddfa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ddfe:	f7fd fd49 	bl	800b894 <__hi0bits>
 800de02:	42b0      	cmp	r0, r6
 800de04:	dbe7      	blt.n	800ddd6 <__gethex+0x3ea>
 800de06:	e7f0      	b.n	800ddea <__gethex+0x3fe>
 800de08:	0800ea91 	.word	0x0800ea91

0800de0c <L_shift>:
 800de0c:	f1c2 0208 	rsb	r2, r2, #8
 800de10:	0092      	lsls	r2, r2, #2
 800de12:	b570      	push	{r4, r5, r6, lr}
 800de14:	f1c2 0620 	rsb	r6, r2, #32
 800de18:	6843      	ldr	r3, [r0, #4]
 800de1a:	6804      	ldr	r4, [r0, #0]
 800de1c:	fa03 f506 	lsl.w	r5, r3, r6
 800de20:	432c      	orrs	r4, r5
 800de22:	40d3      	lsrs	r3, r2
 800de24:	6004      	str	r4, [r0, #0]
 800de26:	f840 3f04 	str.w	r3, [r0, #4]!
 800de2a:	4288      	cmp	r0, r1
 800de2c:	d3f4      	bcc.n	800de18 <L_shift+0xc>
 800de2e:	bd70      	pop	{r4, r5, r6, pc}

0800de30 <__match>:
 800de30:	b530      	push	{r4, r5, lr}
 800de32:	6803      	ldr	r3, [r0, #0]
 800de34:	3301      	adds	r3, #1
 800de36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de3a:	b914      	cbnz	r4, 800de42 <__match+0x12>
 800de3c:	6003      	str	r3, [r0, #0]
 800de3e:	2001      	movs	r0, #1
 800de40:	bd30      	pop	{r4, r5, pc}
 800de42:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de46:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800de4a:	2d19      	cmp	r5, #25
 800de4c:	bf98      	it	ls
 800de4e:	3220      	addls	r2, #32
 800de50:	42a2      	cmp	r2, r4
 800de52:	d0f0      	beq.n	800de36 <__match+0x6>
 800de54:	2000      	movs	r0, #0
 800de56:	e7f3      	b.n	800de40 <__match+0x10>

0800de58 <__hexnan>:
 800de58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de5c:	680b      	ldr	r3, [r1, #0]
 800de5e:	6801      	ldr	r1, [r0, #0]
 800de60:	115e      	asrs	r6, r3, #5
 800de62:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800de66:	f013 031f 	ands.w	r3, r3, #31
 800de6a:	b087      	sub	sp, #28
 800de6c:	bf18      	it	ne
 800de6e:	3604      	addne	r6, #4
 800de70:	2500      	movs	r5, #0
 800de72:	1f37      	subs	r7, r6, #4
 800de74:	4682      	mov	sl, r0
 800de76:	4690      	mov	r8, r2
 800de78:	9301      	str	r3, [sp, #4]
 800de7a:	f846 5c04 	str.w	r5, [r6, #-4]
 800de7e:	46b9      	mov	r9, r7
 800de80:	463c      	mov	r4, r7
 800de82:	9502      	str	r5, [sp, #8]
 800de84:	46ab      	mov	fp, r5
 800de86:	784a      	ldrb	r2, [r1, #1]
 800de88:	1c4b      	adds	r3, r1, #1
 800de8a:	9303      	str	r3, [sp, #12]
 800de8c:	b342      	cbz	r2, 800dee0 <__hexnan+0x88>
 800de8e:	4610      	mov	r0, r2
 800de90:	9105      	str	r1, [sp, #20]
 800de92:	9204      	str	r2, [sp, #16]
 800de94:	f7ff fd95 	bl	800d9c2 <__hexdig_fun>
 800de98:	2800      	cmp	r0, #0
 800de9a:	d151      	bne.n	800df40 <__hexnan+0xe8>
 800de9c:	9a04      	ldr	r2, [sp, #16]
 800de9e:	9905      	ldr	r1, [sp, #20]
 800dea0:	2a20      	cmp	r2, #32
 800dea2:	d818      	bhi.n	800ded6 <__hexnan+0x7e>
 800dea4:	9b02      	ldr	r3, [sp, #8]
 800dea6:	459b      	cmp	fp, r3
 800dea8:	dd13      	ble.n	800ded2 <__hexnan+0x7a>
 800deaa:	454c      	cmp	r4, r9
 800deac:	d206      	bcs.n	800debc <__hexnan+0x64>
 800deae:	2d07      	cmp	r5, #7
 800deb0:	dc04      	bgt.n	800debc <__hexnan+0x64>
 800deb2:	462a      	mov	r2, r5
 800deb4:	4649      	mov	r1, r9
 800deb6:	4620      	mov	r0, r4
 800deb8:	f7ff ffa8 	bl	800de0c <L_shift>
 800debc:	4544      	cmp	r4, r8
 800debe:	d952      	bls.n	800df66 <__hexnan+0x10e>
 800dec0:	2300      	movs	r3, #0
 800dec2:	f1a4 0904 	sub.w	r9, r4, #4
 800dec6:	f844 3c04 	str.w	r3, [r4, #-4]
 800deca:	f8cd b008 	str.w	fp, [sp, #8]
 800dece:	464c      	mov	r4, r9
 800ded0:	461d      	mov	r5, r3
 800ded2:	9903      	ldr	r1, [sp, #12]
 800ded4:	e7d7      	b.n	800de86 <__hexnan+0x2e>
 800ded6:	2a29      	cmp	r2, #41	@ 0x29
 800ded8:	d157      	bne.n	800df8a <__hexnan+0x132>
 800deda:	3102      	adds	r1, #2
 800dedc:	f8ca 1000 	str.w	r1, [sl]
 800dee0:	f1bb 0f00 	cmp.w	fp, #0
 800dee4:	d051      	beq.n	800df8a <__hexnan+0x132>
 800dee6:	454c      	cmp	r4, r9
 800dee8:	d206      	bcs.n	800def8 <__hexnan+0xa0>
 800deea:	2d07      	cmp	r5, #7
 800deec:	dc04      	bgt.n	800def8 <__hexnan+0xa0>
 800deee:	462a      	mov	r2, r5
 800def0:	4649      	mov	r1, r9
 800def2:	4620      	mov	r0, r4
 800def4:	f7ff ff8a 	bl	800de0c <L_shift>
 800def8:	4544      	cmp	r4, r8
 800defa:	d936      	bls.n	800df6a <__hexnan+0x112>
 800defc:	f1a8 0204 	sub.w	r2, r8, #4
 800df00:	4623      	mov	r3, r4
 800df02:	f853 1b04 	ldr.w	r1, [r3], #4
 800df06:	f842 1f04 	str.w	r1, [r2, #4]!
 800df0a:	429f      	cmp	r7, r3
 800df0c:	d2f9      	bcs.n	800df02 <__hexnan+0xaa>
 800df0e:	1b3b      	subs	r3, r7, r4
 800df10:	f023 0303 	bic.w	r3, r3, #3
 800df14:	3304      	adds	r3, #4
 800df16:	3401      	adds	r4, #1
 800df18:	3e03      	subs	r6, #3
 800df1a:	42b4      	cmp	r4, r6
 800df1c:	bf88      	it	hi
 800df1e:	2304      	movhi	r3, #4
 800df20:	4443      	add	r3, r8
 800df22:	2200      	movs	r2, #0
 800df24:	f843 2b04 	str.w	r2, [r3], #4
 800df28:	429f      	cmp	r7, r3
 800df2a:	d2fb      	bcs.n	800df24 <__hexnan+0xcc>
 800df2c:	683b      	ldr	r3, [r7, #0]
 800df2e:	b91b      	cbnz	r3, 800df38 <__hexnan+0xe0>
 800df30:	4547      	cmp	r7, r8
 800df32:	d128      	bne.n	800df86 <__hexnan+0x12e>
 800df34:	2301      	movs	r3, #1
 800df36:	603b      	str	r3, [r7, #0]
 800df38:	2005      	movs	r0, #5
 800df3a:	b007      	add	sp, #28
 800df3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df40:	3501      	adds	r5, #1
 800df42:	2d08      	cmp	r5, #8
 800df44:	f10b 0b01 	add.w	fp, fp, #1
 800df48:	dd06      	ble.n	800df58 <__hexnan+0x100>
 800df4a:	4544      	cmp	r4, r8
 800df4c:	d9c1      	bls.n	800ded2 <__hexnan+0x7a>
 800df4e:	2300      	movs	r3, #0
 800df50:	f844 3c04 	str.w	r3, [r4, #-4]
 800df54:	2501      	movs	r5, #1
 800df56:	3c04      	subs	r4, #4
 800df58:	6822      	ldr	r2, [r4, #0]
 800df5a:	f000 000f 	and.w	r0, r0, #15
 800df5e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800df62:	6020      	str	r0, [r4, #0]
 800df64:	e7b5      	b.n	800ded2 <__hexnan+0x7a>
 800df66:	2508      	movs	r5, #8
 800df68:	e7b3      	b.n	800ded2 <__hexnan+0x7a>
 800df6a:	9b01      	ldr	r3, [sp, #4]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d0dd      	beq.n	800df2c <__hexnan+0xd4>
 800df70:	f1c3 0320 	rsb	r3, r3, #32
 800df74:	f04f 32ff 	mov.w	r2, #4294967295
 800df78:	40da      	lsrs	r2, r3
 800df7a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800df7e:	4013      	ands	r3, r2
 800df80:	f846 3c04 	str.w	r3, [r6, #-4]
 800df84:	e7d2      	b.n	800df2c <__hexnan+0xd4>
 800df86:	3f04      	subs	r7, #4
 800df88:	e7d0      	b.n	800df2c <__hexnan+0xd4>
 800df8a:	2004      	movs	r0, #4
 800df8c:	e7d5      	b.n	800df3a <__hexnan+0xe2>

0800df8e <__ascii_mbtowc>:
 800df8e:	b082      	sub	sp, #8
 800df90:	b901      	cbnz	r1, 800df94 <__ascii_mbtowc+0x6>
 800df92:	a901      	add	r1, sp, #4
 800df94:	b142      	cbz	r2, 800dfa8 <__ascii_mbtowc+0x1a>
 800df96:	b14b      	cbz	r3, 800dfac <__ascii_mbtowc+0x1e>
 800df98:	7813      	ldrb	r3, [r2, #0]
 800df9a:	600b      	str	r3, [r1, #0]
 800df9c:	7812      	ldrb	r2, [r2, #0]
 800df9e:	1e10      	subs	r0, r2, #0
 800dfa0:	bf18      	it	ne
 800dfa2:	2001      	movne	r0, #1
 800dfa4:	b002      	add	sp, #8
 800dfa6:	4770      	bx	lr
 800dfa8:	4610      	mov	r0, r2
 800dfaa:	e7fb      	b.n	800dfa4 <__ascii_mbtowc+0x16>
 800dfac:	f06f 0001 	mvn.w	r0, #1
 800dfb0:	e7f8      	b.n	800dfa4 <__ascii_mbtowc+0x16>

0800dfb2 <_realloc_r>:
 800dfb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfb6:	4607      	mov	r7, r0
 800dfb8:	4614      	mov	r4, r2
 800dfba:	460d      	mov	r5, r1
 800dfbc:	b921      	cbnz	r1, 800dfc8 <_realloc_r+0x16>
 800dfbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dfc2:	4611      	mov	r1, r2
 800dfc4:	f7fd bae8 	b.w	800b598 <_malloc_r>
 800dfc8:	b92a      	cbnz	r2, 800dfd6 <_realloc_r+0x24>
 800dfca:	f7fd fa71 	bl	800b4b0 <_free_r>
 800dfce:	4625      	mov	r5, r4
 800dfd0:	4628      	mov	r0, r5
 800dfd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfd6:	f000 fab1 	bl	800e53c <_malloc_usable_size_r>
 800dfda:	4284      	cmp	r4, r0
 800dfdc:	4606      	mov	r6, r0
 800dfde:	d802      	bhi.n	800dfe6 <_realloc_r+0x34>
 800dfe0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dfe4:	d8f4      	bhi.n	800dfd0 <_realloc_r+0x1e>
 800dfe6:	4621      	mov	r1, r4
 800dfe8:	4638      	mov	r0, r7
 800dfea:	f7fd fad5 	bl	800b598 <_malloc_r>
 800dfee:	4680      	mov	r8, r0
 800dff0:	b908      	cbnz	r0, 800dff6 <_realloc_r+0x44>
 800dff2:	4645      	mov	r5, r8
 800dff4:	e7ec      	b.n	800dfd0 <_realloc_r+0x1e>
 800dff6:	42b4      	cmp	r4, r6
 800dff8:	4622      	mov	r2, r4
 800dffa:	4629      	mov	r1, r5
 800dffc:	bf28      	it	cs
 800dffe:	4632      	movcs	r2, r6
 800e000:	f7fc fbc9 	bl	800a796 <memcpy>
 800e004:	4629      	mov	r1, r5
 800e006:	4638      	mov	r0, r7
 800e008:	f7fd fa52 	bl	800b4b0 <_free_r>
 800e00c:	e7f1      	b.n	800dff2 <_realloc_r+0x40>
	...

0800e010 <_strtoul_l.isra.0>:
 800e010:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e014:	4e34      	ldr	r6, [pc, #208]	@ (800e0e8 <_strtoul_l.isra.0+0xd8>)
 800e016:	4686      	mov	lr, r0
 800e018:	460d      	mov	r5, r1
 800e01a:	4628      	mov	r0, r5
 800e01c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e020:	5d37      	ldrb	r7, [r6, r4]
 800e022:	f017 0708 	ands.w	r7, r7, #8
 800e026:	d1f8      	bne.n	800e01a <_strtoul_l.isra.0+0xa>
 800e028:	2c2d      	cmp	r4, #45	@ 0x2d
 800e02a:	d110      	bne.n	800e04e <_strtoul_l.isra.0+0x3e>
 800e02c:	782c      	ldrb	r4, [r5, #0]
 800e02e:	2701      	movs	r7, #1
 800e030:	1c85      	adds	r5, r0, #2
 800e032:	f033 0010 	bics.w	r0, r3, #16
 800e036:	d115      	bne.n	800e064 <_strtoul_l.isra.0+0x54>
 800e038:	2c30      	cmp	r4, #48	@ 0x30
 800e03a:	d10d      	bne.n	800e058 <_strtoul_l.isra.0+0x48>
 800e03c:	7828      	ldrb	r0, [r5, #0]
 800e03e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800e042:	2858      	cmp	r0, #88	@ 0x58
 800e044:	d108      	bne.n	800e058 <_strtoul_l.isra.0+0x48>
 800e046:	786c      	ldrb	r4, [r5, #1]
 800e048:	3502      	adds	r5, #2
 800e04a:	2310      	movs	r3, #16
 800e04c:	e00a      	b.n	800e064 <_strtoul_l.isra.0+0x54>
 800e04e:	2c2b      	cmp	r4, #43	@ 0x2b
 800e050:	bf04      	itt	eq
 800e052:	782c      	ldrbeq	r4, [r5, #0]
 800e054:	1c85      	addeq	r5, r0, #2
 800e056:	e7ec      	b.n	800e032 <_strtoul_l.isra.0+0x22>
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d1f6      	bne.n	800e04a <_strtoul_l.isra.0+0x3a>
 800e05c:	2c30      	cmp	r4, #48	@ 0x30
 800e05e:	bf14      	ite	ne
 800e060:	230a      	movne	r3, #10
 800e062:	2308      	moveq	r3, #8
 800e064:	f04f 38ff 	mov.w	r8, #4294967295
 800e068:	2600      	movs	r6, #0
 800e06a:	fbb8 f8f3 	udiv	r8, r8, r3
 800e06e:	fb03 f908 	mul.w	r9, r3, r8
 800e072:	ea6f 0909 	mvn.w	r9, r9
 800e076:	4630      	mov	r0, r6
 800e078:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800e07c:	f1bc 0f09 	cmp.w	ip, #9
 800e080:	d810      	bhi.n	800e0a4 <_strtoul_l.isra.0+0x94>
 800e082:	4664      	mov	r4, ip
 800e084:	42a3      	cmp	r3, r4
 800e086:	dd1e      	ble.n	800e0c6 <_strtoul_l.isra.0+0xb6>
 800e088:	f1b6 3fff 	cmp.w	r6, #4294967295
 800e08c:	d007      	beq.n	800e09e <_strtoul_l.isra.0+0x8e>
 800e08e:	4580      	cmp	r8, r0
 800e090:	d316      	bcc.n	800e0c0 <_strtoul_l.isra.0+0xb0>
 800e092:	d101      	bne.n	800e098 <_strtoul_l.isra.0+0x88>
 800e094:	45a1      	cmp	r9, r4
 800e096:	db13      	blt.n	800e0c0 <_strtoul_l.isra.0+0xb0>
 800e098:	fb00 4003 	mla	r0, r0, r3, r4
 800e09c:	2601      	movs	r6, #1
 800e09e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e0a2:	e7e9      	b.n	800e078 <_strtoul_l.isra.0+0x68>
 800e0a4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800e0a8:	f1bc 0f19 	cmp.w	ip, #25
 800e0ac:	d801      	bhi.n	800e0b2 <_strtoul_l.isra.0+0xa2>
 800e0ae:	3c37      	subs	r4, #55	@ 0x37
 800e0b0:	e7e8      	b.n	800e084 <_strtoul_l.isra.0+0x74>
 800e0b2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800e0b6:	f1bc 0f19 	cmp.w	ip, #25
 800e0ba:	d804      	bhi.n	800e0c6 <_strtoul_l.isra.0+0xb6>
 800e0bc:	3c57      	subs	r4, #87	@ 0x57
 800e0be:	e7e1      	b.n	800e084 <_strtoul_l.isra.0+0x74>
 800e0c0:	f04f 36ff 	mov.w	r6, #4294967295
 800e0c4:	e7eb      	b.n	800e09e <_strtoul_l.isra.0+0x8e>
 800e0c6:	1c73      	adds	r3, r6, #1
 800e0c8:	d106      	bne.n	800e0d8 <_strtoul_l.isra.0+0xc8>
 800e0ca:	2322      	movs	r3, #34	@ 0x22
 800e0cc:	f8ce 3000 	str.w	r3, [lr]
 800e0d0:	4630      	mov	r0, r6
 800e0d2:	b932      	cbnz	r2, 800e0e2 <_strtoul_l.isra.0+0xd2>
 800e0d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e0d8:	b107      	cbz	r7, 800e0dc <_strtoul_l.isra.0+0xcc>
 800e0da:	4240      	negs	r0, r0
 800e0dc:	2a00      	cmp	r2, #0
 800e0de:	d0f9      	beq.n	800e0d4 <_strtoul_l.isra.0+0xc4>
 800e0e0:	b106      	cbz	r6, 800e0e4 <_strtoul_l.isra.0+0xd4>
 800e0e2:	1e69      	subs	r1, r5, #1
 800e0e4:	6011      	str	r1, [r2, #0]
 800e0e6:	e7f5      	b.n	800e0d4 <_strtoul_l.isra.0+0xc4>
 800e0e8:	0800ece1 	.word	0x0800ece1

0800e0ec <_strtoul_r>:
 800e0ec:	f7ff bf90 	b.w	800e010 <_strtoul_l.isra.0>

0800e0f0 <__ascii_wctomb>:
 800e0f0:	4603      	mov	r3, r0
 800e0f2:	4608      	mov	r0, r1
 800e0f4:	b141      	cbz	r1, 800e108 <__ascii_wctomb+0x18>
 800e0f6:	2aff      	cmp	r2, #255	@ 0xff
 800e0f8:	d904      	bls.n	800e104 <__ascii_wctomb+0x14>
 800e0fa:	228a      	movs	r2, #138	@ 0x8a
 800e0fc:	601a      	str	r2, [r3, #0]
 800e0fe:	f04f 30ff 	mov.w	r0, #4294967295
 800e102:	4770      	bx	lr
 800e104:	700a      	strb	r2, [r1, #0]
 800e106:	2001      	movs	r0, #1
 800e108:	4770      	bx	lr

0800e10a <__sfputc_r>:
 800e10a:	6893      	ldr	r3, [r2, #8]
 800e10c:	3b01      	subs	r3, #1
 800e10e:	2b00      	cmp	r3, #0
 800e110:	b410      	push	{r4}
 800e112:	6093      	str	r3, [r2, #8]
 800e114:	da08      	bge.n	800e128 <__sfputc_r+0x1e>
 800e116:	6994      	ldr	r4, [r2, #24]
 800e118:	42a3      	cmp	r3, r4
 800e11a:	db01      	blt.n	800e120 <__sfputc_r+0x16>
 800e11c:	290a      	cmp	r1, #10
 800e11e:	d103      	bne.n	800e128 <__sfputc_r+0x1e>
 800e120:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e124:	f000 b932 	b.w	800e38c <__swbuf_r>
 800e128:	6813      	ldr	r3, [r2, #0]
 800e12a:	1c58      	adds	r0, r3, #1
 800e12c:	6010      	str	r0, [r2, #0]
 800e12e:	7019      	strb	r1, [r3, #0]
 800e130:	4608      	mov	r0, r1
 800e132:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e136:	4770      	bx	lr

0800e138 <__sfputs_r>:
 800e138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e13a:	4606      	mov	r6, r0
 800e13c:	460f      	mov	r7, r1
 800e13e:	4614      	mov	r4, r2
 800e140:	18d5      	adds	r5, r2, r3
 800e142:	42ac      	cmp	r4, r5
 800e144:	d101      	bne.n	800e14a <__sfputs_r+0x12>
 800e146:	2000      	movs	r0, #0
 800e148:	e007      	b.n	800e15a <__sfputs_r+0x22>
 800e14a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e14e:	463a      	mov	r2, r7
 800e150:	4630      	mov	r0, r6
 800e152:	f7ff ffda 	bl	800e10a <__sfputc_r>
 800e156:	1c43      	adds	r3, r0, #1
 800e158:	d1f3      	bne.n	800e142 <__sfputs_r+0xa>
 800e15a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e15c <_vfiprintf_r>:
 800e15c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e160:	460d      	mov	r5, r1
 800e162:	b09d      	sub	sp, #116	@ 0x74
 800e164:	4614      	mov	r4, r2
 800e166:	4698      	mov	r8, r3
 800e168:	4606      	mov	r6, r0
 800e16a:	b118      	cbz	r0, 800e174 <_vfiprintf_r+0x18>
 800e16c:	6a03      	ldr	r3, [r0, #32]
 800e16e:	b90b      	cbnz	r3, 800e174 <_vfiprintf_r+0x18>
 800e170:	f7fc f930 	bl	800a3d4 <__sinit>
 800e174:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e176:	07d9      	lsls	r1, r3, #31
 800e178:	d405      	bmi.n	800e186 <_vfiprintf_r+0x2a>
 800e17a:	89ab      	ldrh	r3, [r5, #12]
 800e17c:	059a      	lsls	r2, r3, #22
 800e17e:	d402      	bmi.n	800e186 <_vfiprintf_r+0x2a>
 800e180:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e182:	f7fc fb06 	bl	800a792 <__retarget_lock_acquire_recursive>
 800e186:	89ab      	ldrh	r3, [r5, #12]
 800e188:	071b      	lsls	r3, r3, #28
 800e18a:	d501      	bpl.n	800e190 <_vfiprintf_r+0x34>
 800e18c:	692b      	ldr	r3, [r5, #16]
 800e18e:	b99b      	cbnz	r3, 800e1b8 <_vfiprintf_r+0x5c>
 800e190:	4629      	mov	r1, r5
 800e192:	4630      	mov	r0, r6
 800e194:	f000 f938 	bl	800e408 <__swsetup_r>
 800e198:	b170      	cbz	r0, 800e1b8 <_vfiprintf_r+0x5c>
 800e19a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e19c:	07dc      	lsls	r4, r3, #31
 800e19e:	d504      	bpl.n	800e1aa <_vfiprintf_r+0x4e>
 800e1a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e1a4:	b01d      	add	sp, #116	@ 0x74
 800e1a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1aa:	89ab      	ldrh	r3, [r5, #12]
 800e1ac:	0598      	lsls	r0, r3, #22
 800e1ae:	d4f7      	bmi.n	800e1a0 <_vfiprintf_r+0x44>
 800e1b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e1b2:	f7fc faef 	bl	800a794 <__retarget_lock_release_recursive>
 800e1b6:	e7f3      	b.n	800e1a0 <_vfiprintf_r+0x44>
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1bc:	2320      	movs	r3, #32
 800e1be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e1c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1c6:	2330      	movs	r3, #48	@ 0x30
 800e1c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e378 <_vfiprintf_r+0x21c>
 800e1cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e1d0:	f04f 0901 	mov.w	r9, #1
 800e1d4:	4623      	mov	r3, r4
 800e1d6:	469a      	mov	sl, r3
 800e1d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1dc:	b10a      	cbz	r2, 800e1e2 <_vfiprintf_r+0x86>
 800e1de:	2a25      	cmp	r2, #37	@ 0x25
 800e1e0:	d1f9      	bne.n	800e1d6 <_vfiprintf_r+0x7a>
 800e1e2:	ebba 0b04 	subs.w	fp, sl, r4
 800e1e6:	d00b      	beq.n	800e200 <_vfiprintf_r+0xa4>
 800e1e8:	465b      	mov	r3, fp
 800e1ea:	4622      	mov	r2, r4
 800e1ec:	4629      	mov	r1, r5
 800e1ee:	4630      	mov	r0, r6
 800e1f0:	f7ff ffa2 	bl	800e138 <__sfputs_r>
 800e1f4:	3001      	adds	r0, #1
 800e1f6:	f000 80a7 	beq.w	800e348 <_vfiprintf_r+0x1ec>
 800e1fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e1fc:	445a      	add	r2, fp
 800e1fe:	9209      	str	r2, [sp, #36]	@ 0x24
 800e200:	f89a 3000 	ldrb.w	r3, [sl]
 800e204:	2b00      	cmp	r3, #0
 800e206:	f000 809f 	beq.w	800e348 <_vfiprintf_r+0x1ec>
 800e20a:	2300      	movs	r3, #0
 800e20c:	f04f 32ff 	mov.w	r2, #4294967295
 800e210:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e214:	f10a 0a01 	add.w	sl, sl, #1
 800e218:	9304      	str	r3, [sp, #16]
 800e21a:	9307      	str	r3, [sp, #28]
 800e21c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e220:	931a      	str	r3, [sp, #104]	@ 0x68
 800e222:	4654      	mov	r4, sl
 800e224:	2205      	movs	r2, #5
 800e226:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e22a:	4853      	ldr	r0, [pc, #332]	@ (800e378 <_vfiprintf_r+0x21c>)
 800e22c:	f7f1 ffe0 	bl	80001f0 <memchr>
 800e230:	9a04      	ldr	r2, [sp, #16]
 800e232:	b9d8      	cbnz	r0, 800e26c <_vfiprintf_r+0x110>
 800e234:	06d1      	lsls	r1, r2, #27
 800e236:	bf44      	itt	mi
 800e238:	2320      	movmi	r3, #32
 800e23a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e23e:	0713      	lsls	r3, r2, #28
 800e240:	bf44      	itt	mi
 800e242:	232b      	movmi	r3, #43	@ 0x2b
 800e244:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e248:	f89a 3000 	ldrb.w	r3, [sl]
 800e24c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e24e:	d015      	beq.n	800e27c <_vfiprintf_r+0x120>
 800e250:	9a07      	ldr	r2, [sp, #28]
 800e252:	4654      	mov	r4, sl
 800e254:	2000      	movs	r0, #0
 800e256:	f04f 0c0a 	mov.w	ip, #10
 800e25a:	4621      	mov	r1, r4
 800e25c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e260:	3b30      	subs	r3, #48	@ 0x30
 800e262:	2b09      	cmp	r3, #9
 800e264:	d94b      	bls.n	800e2fe <_vfiprintf_r+0x1a2>
 800e266:	b1b0      	cbz	r0, 800e296 <_vfiprintf_r+0x13a>
 800e268:	9207      	str	r2, [sp, #28]
 800e26a:	e014      	b.n	800e296 <_vfiprintf_r+0x13a>
 800e26c:	eba0 0308 	sub.w	r3, r0, r8
 800e270:	fa09 f303 	lsl.w	r3, r9, r3
 800e274:	4313      	orrs	r3, r2
 800e276:	9304      	str	r3, [sp, #16]
 800e278:	46a2      	mov	sl, r4
 800e27a:	e7d2      	b.n	800e222 <_vfiprintf_r+0xc6>
 800e27c:	9b03      	ldr	r3, [sp, #12]
 800e27e:	1d19      	adds	r1, r3, #4
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	9103      	str	r1, [sp, #12]
 800e284:	2b00      	cmp	r3, #0
 800e286:	bfbb      	ittet	lt
 800e288:	425b      	neglt	r3, r3
 800e28a:	f042 0202 	orrlt.w	r2, r2, #2
 800e28e:	9307      	strge	r3, [sp, #28]
 800e290:	9307      	strlt	r3, [sp, #28]
 800e292:	bfb8      	it	lt
 800e294:	9204      	strlt	r2, [sp, #16]
 800e296:	7823      	ldrb	r3, [r4, #0]
 800e298:	2b2e      	cmp	r3, #46	@ 0x2e
 800e29a:	d10a      	bne.n	800e2b2 <_vfiprintf_r+0x156>
 800e29c:	7863      	ldrb	r3, [r4, #1]
 800e29e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e2a0:	d132      	bne.n	800e308 <_vfiprintf_r+0x1ac>
 800e2a2:	9b03      	ldr	r3, [sp, #12]
 800e2a4:	1d1a      	adds	r2, r3, #4
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	9203      	str	r2, [sp, #12]
 800e2aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e2ae:	3402      	adds	r4, #2
 800e2b0:	9305      	str	r3, [sp, #20]
 800e2b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e388 <_vfiprintf_r+0x22c>
 800e2b6:	7821      	ldrb	r1, [r4, #0]
 800e2b8:	2203      	movs	r2, #3
 800e2ba:	4650      	mov	r0, sl
 800e2bc:	f7f1 ff98 	bl	80001f0 <memchr>
 800e2c0:	b138      	cbz	r0, 800e2d2 <_vfiprintf_r+0x176>
 800e2c2:	9b04      	ldr	r3, [sp, #16]
 800e2c4:	eba0 000a 	sub.w	r0, r0, sl
 800e2c8:	2240      	movs	r2, #64	@ 0x40
 800e2ca:	4082      	lsls	r2, r0
 800e2cc:	4313      	orrs	r3, r2
 800e2ce:	3401      	adds	r4, #1
 800e2d0:	9304      	str	r3, [sp, #16]
 800e2d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2d6:	4829      	ldr	r0, [pc, #164]	@ (800e37c <_vfiprintf_r+0x220>)
 800e2d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e2dc:	2206      	movs	r2, #6
 800e2de:	f7f1 ff87 	bl	80001f0 <memchr>
 800e2e2:	2800      	cmp	r0, #0
 800e2e4:	d03f      	beq.n	800e366 <_vfiprintf_r+0x20a>
 800e2e6:	4b26      	ldr	r3, [pc, #152]	@ (800e380 <_vfiprintf_r+0x224>)
 800e2e8:	bb1b      	cbnz	r3, 800e332 <_vfiprintf_r+0x1d6>
 800e2ea:	9b03      	ldr	r3, [sp, #12]
 800e2ec:	3307      	adds	r3, #7
 800e2ee:	f023 0307 	bic.w	r3, r3, #7
 800e2f2:	3308      	adds	r3, #8
 800e2f4:	9303      	str	r3, [sp, #12]
 800e2f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2f8:	443b      	add	r3, r7
 800e2fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2fc:	e76a      	b.n	800e1d4 <_vfiprintf_r+0x78>
 800e2fe:	fb0c 3202 	mla	r2, ip, r2, r3
 800e302:	460c      	mov	r4, r1
 800e304:	2001      	movs	r0, #1
 800e306:	e7a8      	b.n	800e25a <_vfiprintf_r+0xfe>
 800e308:	2300      	movs	r3, #0
 800e30a:	3401      	adds	r4, #1
 800e30c:	9305      	str	r3, [sp, #20]
 800e30e:	4619      	mov	r1, r3
 800e310:	f04f 0c0a 	mov.w	ip, #10
 800e314:	4620      	mov	r0, r4
 800e316:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e31a:	3a30      	subs	r2, #48	@ 0x30
 800e31c:	2a09      	cmp	r2, #9
 800e31e:	d903      	bls.n	800e328 <_vfiprintf_r+0x1cc>
 800e320:	2b00      	cmp	r3, #0
 800e322:	d0c6      	beq.n	800e2b2 <_vfiprintf_r+0x156>
 800e324:	9105      	str	r1, [sp, #20]
 800e326:	e7c4      	b.n	800e2b2 <_vfiprintf_r+0x156>
 800e328:	fb0c 2101 	mla	r1, ip, r1, r2
 800e32c:	4604      	mov	r4, r0
 800e32e:	2301      	movs	r3, #1
 800e330:	e7f0      	b.n	800e314 <_vfiprintf_r+0x1b8>
 800e332:	ab03      	add	r3, sp, #12
 800e334:	9300      	str	r3, [sp, #0]
 800e336:	462a      	mov	r2, r5
 800e338:	4b12      	ldr	r3, [pc, #72]	@ (800e384 <_vfiprintf_r+0x228>)
 800e33a:	a904      	add	r1, sp, #16
 800e33c:	4630      	mov	r0, r6
 800e33e:	f7fb f9f9 	bl	8009734 <_printf_float>
 800e342:	4607      	mov	r7, r0
 800e344:	1c78      	adds	r0, r7, #1
 800e346:	d1d6      	bne.n	800e2f6 <_vfiprintf_r+0x19a>
 800e348:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e34a:	07d9      	lsls	r1, r3, #31
 800e34c:	d405      	bmi.n	800e35a <_vfiprintf_r+0x1fe>
 800e34e:	89ab      	ldrh	r3, [r5, #12]
 800e350:	059a      	lsls	r2, r3, #22
 800e352:	d402      	bmi.n	800e35a <_vfiprintf_r+0x1fe>
 800e354:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e356:	f7fc fa1d 	bl	800a794 <__retarget_lock_release_recursive>
 800e35a:	89ab      	ldrh	r3, [r5, #12]
 800e35c:	065b      	lsls	r3, r3, #25
 800e35e:	f53f af1f 	bmi.w	800e1a0 <_vfiprintf_r+0x44>
 800e362:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e364:	e71e      	b.n	800e1a4 <_vfiprintf_r+0x48>
 800e366:	ab03      	add	r3, sp, #12
 800e368:	9300      	str	r3, [sp, #0]
 800e36a:	462a      	mov	r2, r5
 800e36c:	4b05      	ldr	r3, [pc, #20]	@ (800e384 <_vfiprintf_r+0x228>)
 800e36e:	a904      	add	r1, sp, #16
 800e370:	4630      	mov	r0, r6
 800e372:	f7fb fc77 	bl	8009c64 <_printf_i>
 800e376:	e7e4      	b.n	800e342 <_vfiprintf_r+0x1e6>
 800e378:	0800eafd 	.word	0x0800eafd
 800e37c:	0800eb07 	.word	0x0800eb07
 800e380:	08009735 	.word	0x08009735
 800e384:	0800e139 	.word	0x0800e139
 800e388:	0800eb03 	.word	0x0800eb03

0800e38c <__swbuf_r>:
 800e38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e38e:	460e      	mov	r6, r1
 800e390:	4614      	mov	r4, r2
 800e392:	4605      	mov	r5, r0
 800e394:	b118      	cbz	r0, 800e39e <__swbuf_r+0x12>
 800e396:	6a03      	ldr	r3, [r0, #32]
 800e398:	b90b      	cbnz	r3, 800e39e <__swbuf_r+0x12>
 800e39a:	f7fc f81b 	bl	800a3d4 <__sinit>
 800e39e:	69a3      	ldr	r3, [r4, #24]
 800e3a0:	60a3      	str	r3, [r4, #8]
 800e3a2:	89a3      	ldrh	r3, [r4, #12]
 800e3a4:	071a      	lsls	r2, r3, #28
 800e3a6:	d501      	bpl.n	800e3ac <__swbuf_r+0x20>
 800e3a8:	6923      	ldr	r3, [r4, #16]
 800e3aa:	b943      	cbnz	r3, 800e3be <__swbuf_r+0x32>
 800e3ac:	4621      	mov	r1, r4
 800e3ae:	4628      	mov	r0, r5
 800e3b0:	f000 f82a 	bl	800e408 <__swsetup_r>
 800e3b4:	b118      	cbz	r0, 800e3be <__swbuf_r+0x32>
 800e3b6:	f04f 37ff 	mov.w	r7, #4294967295
 800e3ba:	4638      	mov	r0, r7
 800e3bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3be:	6823      	ldr	r3, [r4, #0]
 800e3c0:	6922      	ldr	r2, [r4, #16]
 800e3c2:	1a98      	subs	r0, r3, r2
 800e3c4:	6963      	ldr	r3, [r4, #20]
 800e3c6:	b2f6      	uxtb	r6, r6
 800e3c8:	4283      	cmp	r3, r0
 800e3ca:	4637      	mov	r7, r6
 800e3cc:	dc05      	bgt.n	800e3da <__swbuf_r+0x4e>
 800e3ce:	4621      	mov	r1, r4
 800e3d0:	4628      	mov	r0, r5
 800e3d2:	f7ff f995 	bl	800d700 <_fflush_r>
 800e3d6:	2800      	cmp	r0, #0
 800e3d8:	d1ed      	bne.n	800e3b6 <__swbuf_r+0x2a>
 800e3da:	68a3      	ldr	r3, [r4, #8]
 800e3dc:	3b01      	subs	r3, #1
 800e3de:	60a3      	str	r3, [r4, #8]
 800e3e0:	6823      	ldr	r3, [r4, #0]
 800e3e2:	1c5a      	adds	r2, r3, #1
 800e3e4:	6022      	str	r2, [r4, #0]
 800e3e6:	701e      	strb	r6, [r3, #0]
 800e3e8:	6962      	ldr	r2, [r4, #20]
 800e3ea:	1c43      	adds	r3, r0, #1
 800e3ec:	429a      	cmp	r2, r3
 800e3ee:	d004      	beq.n	800e3fa <__swbuf_r+0x6e>
 800e3f0:	89a3      	ldrh	r3, [r4, #12]
 800e3f2:	07db      	lsls	r3, r3, #31
 800e3f4:	d5e1      	bpl.n	800e3ba <__swbuf_r+0x2e>
 800e3f6:	2e0a      	cmp	r6, #10
 800e3f8:	d1df      	bne.n	800e3ba <__swbuf_r+0x2e>
 800e3fa:	4621      	mov	r1, r4
 800e3fc:	4628      	mov	r0, r5
 800e3fe:	f7ff f97f 	bl	800d700 <_fflush_r>
 800e402:	2800      	cmp	r0, #0
 800e404:	d0d9      	beq.n	800e3ba <__swbuf_r+0x2e>
 800e406:	e7d6      	b.n	800e3b6 <__swbuf_r+0x2a>

0800e408 <__swsetup_r>:
 800e408:	b538      	push	{r3, r4, r5, lr}
 800e40a:	4b29      	ldr	r3, [pc, #164]	@ (800e4b0 <__swsetup_r+0xa8>)
 800e40c:	4605      	mov	r5, r0
 800e40e:	6818      	ldr	r0, [r3, #0]
 800e410:	460c      	mov	r4, r1
 800e412:	b118      	cbz	r0, 800e41c <__swsetup_r+0x14>
 800e414:	6a03      	ldr	r3, [r0, #32]
 800e416:	b90b      	cbnz	r3, 800e41c <__swsetup_r+0x14>
 800e418:	f7fb ffdc 	bl	800a3d4 <__sinit>
 800e41c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e420:	0719      	lsls	r1, r3, #28
 800e422:	d422      	bmi.n	800e46a <__swsetup_r+0x62>
 800e424:	06da      	lsls	r2, r3, #27
 800e426:	d407      	bmi.n	800e438 <__swsetup_r+0x30>
 800e428:	2209      	movs	r2, #9
 800e42a:	602a      	str	r2, [r5, #0]
 800e42c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e430:	81a3      	strh	r3, [r4, #12]
 800e432:	f04f 30ff 	mov.w	r0, #4294967295
 800e436:	e033      	b.n	800e4a0 <__swsetup_r+0x98>
 800e438:	0758      	lsls	r0, r3, #29
 800e43a:	d512      	bpl.n	800e462 <__swsetup_r+0x5a>
 800e43c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e43e:	b141      	cbz	r1, 800e452 <__swsetup_r+0x4a>
 800e440:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e444:	4299      	cmp	r1, r3
 800e446:	d002      	beq.n	800e44e <__swsetup_r+0x46>
 800e448:	4628      	mov	r0, r5
 800e44a:	f7fd f831 	bl	800b4b0 <_free_r>
 800e44e:	2300      	movs	r3, #0
 800e450:	6363      	str	r3, [r4, #52]	@ 0x34
 800e452:	89a3      	ldrh	r3, [r4, #12]
 800e454:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e458:	81a3      	strh	r3, [r4, #12]
 800e45a:	2300      	movs	r3, #0
 800e45c:	6063      	str	r3, [r4, #4]
 800e45e:	6923      	ldr	r3, [r4, #16]
 800e460:	6023      	str	r3, [r4, #0]
 800e462:	89a3      	ldrh	r3, [r4, #12]
 800e464:	f043 0308 	orr.w	r3, r3, #8
 800e468:	81a3      	strh	r3, [r4, #12]
 800e46a:	6923      	ldr	r3, [r4, #16]
 800e46c:	b94b      	cbnz	r3, 800e482 <__swsetup_r+0x7a>
 800e46e:	89a3      	ldrh	r3, [r4, #12]
 800e470:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e474:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e478:	d003      	beq.n	800e482 <__swsetup_r+0x7a>
 800e47a:	4621      	mov	r1, r4
 800e47c:	4628      	mov	r0, r5
 800e47e:	f000 f88b 	bl	800e598 <__smakebuf_r>
 800e482:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e486:	f013 0201 	ands.w	r2, r3, #1
 800e48a:	d00a      	beq.n	800e4a2 <__swsetup_r+0x9a>
 800e48c:	2200      	movs	r2, #0
 800e48e:	60a2      	str	r2, [r4, #8]
 800e490:	6962      	ldr	r2, [r4, #20]
 800e492:	4252      	negs	r2, r2
 800e494:	61a2      	str	r2, [r4, #24]
 800e496:	6922      	ldr	r2, [r4, #16]
 800e498:	b942      	cbnz	r2, 800e4ac <__swsetup_r+0xa4>
 800e49a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e49e:	d1c5      	bne.n	800e42c <__swsetup_r+0x24>
 800e4a0:	bd38      	pop	{r3, r4, r5, pc}
 800e4a2:	0799      	lsls	r1, r3, #30
 800e4a4:	bf58      	it	pl
 800e4a6:	6962      	ldrpl	r2, [r4, #20]
 800e4a8:	60a2      	str	r2, [r4, #8]
 800e4aa:	e7f4      	b.n	800e496 <__swsetup_r+0x8e>
 800e4ac:	2000      	movs	r0, #0
 800e4ae:	e7f7      	b.n	800e4a0 <__swsetup_r+0x98>
 800e4b0:	20000038 	.word	0x20000038

0800e4b4 <_raise_r>:
 800e4b4:	291f      	cmp	r1, #31
 800e4b6:	b538      	push	{r3, r4, r5, lr}
 800e4b8:	4605      	mov	r5, r0
 800e4ba:	460c      	mov	r4, r1
 800e4bc:	d904      	bls.n	800e4c8 <_raise_r+0x14>
 800e4be:	2316      	movs	r3, #22
 800e4c0:	6003      	str	r3, [r0, #0]
 800e4c2:	f04f 30ff 	mov.w	r0, #4294967295
 800e4c6:	bd38      	pop	{r3, r4, r5, pc}
 800e4c8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e4ca:	b112      	cbz	r2, 800e4d2 <_raise_r+0x1e>
 800e4cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e4d0:	b94b      	cbnz	r3, 800e4e6 <_raise_r+0x32>
 800e4d2:	4628      	mov	r0, r5
 800e4d4:	f000 f830 	bl	800e538 <_getpid_r>
 800e4d8:	4622      	mov	r2, r4
 800e4da:	4601      	mov	r1, r0
 800e4dc:	4628      	mov	r0, r5
 800e4de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4e2:	f000 b817 	b.w	800e514 <_kill_r>
 800e4e6:	2b01      	cmp	r3, #1
 800e4e8:	d00a      	beq.n	800e500 <_raise_r+0x4c>
 800e4ea:	1c59      	adds	r1, r3, #1
 800e4ec:	d103      	bne.n	800e4f6 <_raise_r+0x42>
 800e4ee:	2316      	movs	r3, #22
 800e4f0:	6003      	str	r3, [r0, #0]
 800e4f2:	2001      	movs	r0, #1
 800e4f4:	e7e7      	b.n	800e4c6 <_raise_r+0x12>
 800e4f6:	2100      	movs	r1, #0
 800e4f8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e4fc:	4620      	mov	r0, r4
 800e4fe:	4798      	blx	r3
 800e500:	2000      	movs	r0, #0
 800e502:	e7e0      	b.n	800e4c6 <_raise_r+0x12>

0800e504 <raise>:
 800e504:	4b02      	ldr	r3, [pc, #8]	@ (800e510 <raise+0xc>)
 800e506:	4601      	mov	r1, r0
 800e508:	6818      	ldr	r0, [r3, #0]
 800e50a:	f7ff bfd3 	b.w	800e4b4 <_raise_r>
 800e50e:	bf00      	nop
 800e510:	20000038 	.word	0x20000038

0800e514 <_kill_r>:
 800e514:	b538      	push	{r3, r4, r5, lr}
 800e516:	4d07      	ldr	r5, [pc, #28]	@ (800e534 <_kill_r+0x20>)
 800e518:	2300      	movs	r3, #0
 800e51a:	4604      	mov	r4, r0
 800e51c:	4608      	mov	r0, r1
 800e51e:	4611      	mov	r1, r2
 800e520:	602b      	str	r3, [r5, #0]
 800e522:	f7f5 fdcf 	bl	80040c4 <_kill>
 800e526:	1c43      	adds	r3, r0, #1
 800e528:	d102      	bne.n	800e530 <_kill_r+0x1c>
 800e52a:	682b      	ldr	r3, [r5, #0]
 800e52c:	b103      	cbz	r3, 800e530 <_kill_r+0x1c>
 800e52e:	6023      	str	r3, [r4, #0]
 800e530:	bd38      	pop	{r3, r4, r5, pc}
 800e532:	bf00      	nop
 800e534:	20002100 	.word	0x20002100

0800e538 <_getpid_r>:
 800e538:	f7f5 bdbc 	b.w	80040b4 <_getpid>

0800e53c <_malloc_usable_size_r>:
 800e53c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e540:	1f18      	subs	r0, r3, #4
 800e542:	2b00      	cmp	r3, #0
 800e544:	bfbc      	itt	lt
 800e546:	580b      	ldrlt	r3, [r1, r0]
 800e548:	18c0      	addlt	r0, r0, r3
 800e54a:	4770      	bx	lr

0800e54c <__swhatbuf_r>:
 800e54c:	b570      	push	{r4, r5, r6, lr}
 800e54e:	460c      	mov	r4, r1
 800e550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e554:	2900      	cmp	r1, #0
 800e556:	b096      	sub	sp, #88	@ 0x58
 800e558:	4615      	mov	r5, r2
 800e55a:	461e      	mov	r6, r3
 800e55c:	da0d      	bge.n	800e57a <__swhatbuf_r+0x2e>
 800e55e:	89a3      	ldrh	r3, [r4, #12]
 800e560:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e564:	f04f 0100 	mov.w	r1, #0
 800e568:	bf14      	ite	ne
 800e56a:	2340      	movne	r3, #64	@ 0x40
 800e56c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e570:	2000      	movs	r0, #0
 800e572:	6031      	str	r1, [r6, #0]
 800e574:	602b      	str	r3, [r5, #0]
 800e576:	b016      	add	sp, #88	@ 0x58
 800e578:	bd70      	pop	{r4, r5, r6, pc}
 800e57a:	466a      	mov	r2, sp
 800e57c:	f000 f848 	bl	800e610 <_fstat_r>
 800e580:	2800      	cmp	r0, #0
 800e582:	dbec      	blt.n	800e55e <__swhatbuf_r+0x12>
 800e584:	9901      	ldr	r1, [sp, #4]
 800e586:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e58a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e58e:	4259      	negs	r1, r3
 800e590:	4159      	adcs	r1, r3
 800e592:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e596:	e7eb      	b.n	800e570 <__swhatbuf_r+0x24>

0800e598 <__smakebuf_r>:
 800e598:	898b      	ldrh	r3, [r1, #12]
 800e59a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e59c:	079d      	lsls	r5, r3, #30
 800e59e:	4606      	mov	r6, r0
 800e5a0:	460c      	mov	r4, r1
 800e5a2:	d507      	bpl.n	800e5b4 <__smakebuf_r+0x1c>
 800e5a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e5a8:	6023      	str	r3, [r4, #0]
 800e5aa:	6123      	str	r3, [r4, #16]
 800e5ac:	2301      	movs	r3, #1
 800e5ae:	6163      	str	r3, [r4, #20]
 800e5b0:	b003      	add	sp, #12
 800e5b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e5b4:	ab01      	add	r3, sp, #4
 800e5b6:	466a      	mov	r2, sp
 800e5b8:	f7ff ffc8 	bl	800e54c <__swhatbuf_r>
 800e5bc:	9f00      	ldr	r7, [sp, #0]
 800e5be:	4605      	mov	r5, r0
 800e5c0:	4639      	mov	r1, r7
 800e5c2:	4630      	mov	r0, r6
 800e5c4:	f7fc ffe8 	bl	800b598 <_malloc_r>
 800e5c8:	b948      	cbnz	r0, 800e5de <__smakebuf_r+0x46>
 800e5ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5ce:	059a      	lsls	r2, r3, #22
 800e5d0:	d4ee      	bmi.n	800e5b0 <__smakebuf_r+0x18>
 800e5d2:	f023 0303 	bic.w	r3, r3, #3
 800e5d6:	f043 0302 	orr.w	r3, r3, #2
 800e5da:	81a3      	strh	r3, [r4, #12]
 800e5dc:	e7e2      	b.n	800e5a4 <__smakebuf_r+0xc>
 800e5de:	89a3      	ldrh	r3, [r4, #12]
 800e5e0:	6020      	str	r0, [r4, #0]
 800e5e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5e6:	81a3      	strh	r3, [r4, #12]
 800e5e8:	9b01      	ldr	r3, [sp, #4]
 800e5ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e5ee:	b15b      	cbz	r3, 800e608 <__smakebuf_r+0x70>
 800e5f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e5f4:	4630      	mov	r0, r6
 800e5f6:	f000 f81d 	bl	800e634 <_isatty_r>
 800e5fa:	b128      	cbz	r0, 800e608 <__smakebuf_r+0x70>
 800e5fc:	89a3      	ldrh	r3, [r4, #12]
 800e5fe:	f023 0303 	bic.w	r3, r3, #3
 800e602:	f043 0301 	orr.w	r3, r3, #1
 800e606:	81a3      	strh	r3, [r4, #12]
 800e608:	89a3      	ldrh	r3, [r4, #12]
 800e60a:	431d      	orrs	r5, r3
 800e60c:	81a5      	strh	r5, [r4, #12]
 800e60e:	e7cf      	b.n	800e5b0 <__smakebuf_r+0x18>

0800e610 <_fstat_r>:
 800e610:	b538      	push	{r3, r4, r5, lr}
 800e612:	4d07      	ldr	r5, [pc, #28]	@ (800e630 <_fstat_r+0x20>)
 800e614:	2300      	movs	r3, #0
 800e616:	4604      	mov	r4, r0
 800e618:	4608      	mov	r0, r1
 800e61a:	4611      	mov	r1, r2
 800e61c:	602b      	str	r3, [r5, #0]
 800e61e:	f7f5 fdb1 	bl	8004184 <_fstat>
 800e622:	1c43      	adds	r3, r0, #1
 800e624:	d102      	bne.n	800e62c <_fstat_r+0x1c>
 800e626:	682b      	ldr	r3, [r5, #0]
 800e628:	b103      	cbz	r3, 800e62c <_fstat_r+0x1c>
 800e62a:	6023      	str	r3, [r4, #0]
 800e62c:	bd38      	pop	{r3, r4, r5, pc}
 800e62e:	bf00      	nop
 800e630:	20002100 	.word	0x20002100

0800e634 <_isatty_r>:
 800e634:	b538      	push	{r3, r4, r5, lr}
 800e636:	4d06      	ldr	r5, [pc, #24]	@ (800e650 <_isatty_r+0x1c>)
 800e638:	2300      	movs	r3, #0
 800e63a:	4604      	mov	r4, r0
 800e63c:	4608      	mov	r0, r1
 800e63e:	602b      	str	r3, [r5, #0]
 800e640:	f7f5 fdb0 	bl	80041a4 <_isatty>
 800e644:	1c43      	adds	r3, r0, #1
 800e646:	d102      	bne.n	800e64e <_isatty_r+0x1a>
 800e648:	682b      	ldr	r3, [r5, #0]
 800e64a:	b103      	cbz	r3, 800e64e <_isatty_r+0x1a>
 800e64c:	6023      	str	r3, [r4, #0]
 800e64e:	bd38      	pop	{r3, r4, r5, pc}
 800e650:	20002100 	.word	0x20002100

0800e654 <_init>:
 800e654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e656:	bf00      	nop
 800e658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e65a:	bc08      	pop	{r3}
 800e65c:	469e      	mov	lr, r3
 800e65e:	4770      	bx	lr

0800e660 <_fini>:
 800e660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e662:	bf00      	nop
 800e664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e666:	bc08      	pop	{r3}
 800e668:	469e      	mov	lr, r3
 800e66a:	4770      	bx	lr
