{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683318239449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683318239459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 23:23:59 2023 " "Processing started: Fri May 05 23:23:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683318239459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318239459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Logic_project -c Logic_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Logic_project -c Logic_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318239459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683318240193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683318240193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_code.v 1 1 " "Found 1 design units, including 1 entities, in source file test_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_code " "Found entity 1: test_code" {  } { { "test_code.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/test_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683318248958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318248958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"posedge\";  expecting an operand Sipo_Register.v(44) " "Verilog HDL syntax error at Sipo_Register.v(44) near text: \"posedge\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Sipo_Register.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/Sipo_Register.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683318248964 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" Sipo_Register.v(49) " "Verilog HDL syntax error at Sipo_Register.v(49) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Sipo_Register.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/Sipo_Register.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683318248965 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"posedge\";  expecting an operand Sipo_Register.v(49) " "Verilog HDL syntax error at Sipo_Register.v(49) near text: \"posedge\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Sipo_Register.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/Sipo_Register.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683318248965 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" Sipo_Register.v(64) " "Verilog HDL syntax error at Sipo_Register.v(64) near text: \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Sipo_Register.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/Sipo_Register.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683318248965 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" Sipo_Register.v(64) " "Verilog HDL syntax error at Sipo_Register.v(64) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Sipo_Register.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/Sipo_Register.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683318248965 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Sipo_Register Sipo_Register.v(1) " "Ignored design unit \"Sipo_Register\" at Sipo_Register.v(1) due to previous errors" {  } { { "Sipo_Register.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/Sipo_Register.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1683318248965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo_register.v 0 0 " "Found 0 design units, including 0 entities, in source file sipo_register.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318248966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkkg.v 1 1 " "Found 1 design units, including 1 entities, in source file pkkg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pkkg " "Found entity 1: pkkg" {  } { { "pkkg.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/pkkg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683318248972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318248972 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects mypkg.v(1) " "Verilog HDL error at mypkg.v(1): declaring global objects is a SystemVerilog feature" {  } { { "mypkg.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/mypkg.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1683318248978 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects mypkg.v(266) " "Verilog HDL error at mypkg.v(266): declaring global objects is a SystemVerilog feature" {  } { { "mypkg.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/mypkg.v" 266 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1683318248979 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects mypkg.v(531) " "Verilog HDL error at mypkg.v(531): declaring global objects is a SystemVerilog feature" {  } { { "mypkg.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/mypkg.v" 531 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1683318248979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypkg.v 0 0 " "Found 0 design units, including 0 entities, in source file mypkg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318248980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683318248986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318248986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsb_msb_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file lsb_msb_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsb_msb_handler " "Found entity 1: lsb_msb_handler" {  } { { "lsb_msb_handler.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/lsb_msb_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683318248992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318248992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyExpansion " "Found entity 1: keyExpansion" {  } { { "keyExpansion.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/keyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683318249000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318249000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encryption.v 1 1 " "Found 1 design units, including 1 entities, in source file encryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 encryption " "Found entity 1: encryption" {  } { { "encryption.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/encryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683318249010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318249010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decryption.v 1 1 " "Found 1 design units, including 1 entities, in source file decryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 decryption " "Found entity 1: decryption" {  } { { "decryption.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/decryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683318249018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318249018 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\" AES_tb.v(50) " "Verilog HDL syntax error at AES_tb.v(50) near text: \"else\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "AES_tb.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/AES_tb.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683318249023 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\" AES_tb.v(59) " "Verilog HDL syntax error at AES_tb.v(59) near text: \"else\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "AES_tb.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/AES_tb.v" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683318249024 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "aes_tb AES_tb.v(3) " "Ignored design unit \"aes_tb\" at AES_tb.v(3) due to previous errors" {  } { { "AES_tb.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/AES_tb.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1683318249024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file aes_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318249025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_encryption_decryption.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_encryption_decryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_encryption_decryption " "Found entity 1: AES_encryption_decryption" {  } { { "AES_encryption_decryption.v" "" { Text "C:/Users/husse/OneDrive/Desktop/college/junior/semister_2/Logic-2/Project4/Advanced-Encryption-System/AES_encryption_decryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683318249031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318249031 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683318249109 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 05 23:24:09 2023 " "Processing ended: Fri May 05 23:24:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683318249109 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683318249109 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683318249109 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683318249109 ""}
