

================================================================
== Vivado HLS Report for 'matrix_mult_large_mxv_Loop_1_proc50'
================================================================
* Date:           Fri Jun 03 17:58:24 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        matrix_mult_large_vhls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  521|  521|  521|  521|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  513|  513|         3|          1|          1|   512|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     18|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     20|
|Register         |        -|      -|      58|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      58|     38|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |j_fu_139_p2                   |     +    |      0|  0|  10|          10|           1|
    |ap_sig_148                    |    and   |      0|  0|   1|           1|           1|
    |ap_sig_152                    |    and   |      0|  0|   1|           1|           1|
    |ap_sig_247                    |    and   |      0|  0|   1|           1|           1|
    |exitcond16_i_i_i_i_fu_133_p2  |   icmp   |      0|  0|   4|          10|          11|
    |ap_sig_103                    |    or    |      0|  0|   1|           1|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|  18|          24|          16|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |a_fifo_V_blk_n                         |   1|          2|    1|          2|
    |ap_NS_fsm                              |   4|         10|    1|         10|
    |ap_reg_ppiten_pp0_it2                  |   1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_memory_0_ARREADY  |   1|          2|    1|          2|
    |c_offset_address_out_blk_n             |   1|          2|    1|          2|
    |j_0_i_i_i_i_reg_111                    |  10|          2|   10|         20|
    |memory_0_blk_n_AR                      |   1|          2|    1|          2|
    |memory_0_blk_n_R                       |   1|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  20|         24|   17|         42|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |   9|   0|    9|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_memory_0_ARREADY              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                              |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond16_i_i_i_i_reg_151_pp0_iter1  |   1|   0|    1|          0|
    |exitcond16_i_i_i_i_reg_151                         |   1|   0|    1|          0|
    |j_0_i_i_i_i_reg_111                                |  10|   0|   10|          0|
    |tmp_reg_160                                        |  32|   0|   32|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |  58|   0|   58|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | matrix_mult_large_mxv_Loop_1_proc50 | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | matrix_mult_large_mxv_Loop_1_proc50 | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | matrix_mult_large_mxv_Loop_1_proc50 | return value |
|ap_done                      | out |    1| ap_ctrl_hs | matrix_mult_large_mxv_Loop_1_proc50 | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | matrix_mult_large_mxv_Loop_1_proc50 | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | matrix_mult_large_mxv_Loop_1_proc50 | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | matrix_mult_large_mxv_Loop_1_proc50 | return value |
|a_offset_address             |  in |   32|   ap_none  |           a_offset_address          |    scalar    |
|m_axi_memory_0_AWVALID       | out |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_AWREADY       |  in |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_AWADDR        | out |   32|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_AWID          | out |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_AWLEN         | out |   32|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_AWSIZE        | out |    3|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_AWBURST       | out |    2|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_AWLOCK        | out |    2|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_AWCACHE       | out |    4|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_AWPROT        | out |    3|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_AWQOS         | out |    4|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_AWREGION      | out |    4|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_AWUSER        | out |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_WVALID        | out |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_WREADY        |  in |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_WDATA         | out |   32|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_WSTRB         | out |    4|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_WLAST         | out |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_WID           | out |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_WUSER         | out |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARVALID       | out |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARREADY       |  in |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARADDR        | out |   32|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARID          | out |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARLEN         | out |   32|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARSIZE        | out |    3|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARBURST       | out |    2|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARLOCK        | out |    2|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARCACHE       | out |    4|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARPROT        | out |    3|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARQOS         | out |    4|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARREGION      | out |    4|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_ARUSER        | out |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_RVALID        |  in |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_RREADY        | out |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_RDATA         |  in |   32|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_RLAST         |  in |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_RID           |  in |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_RUSER         |  in |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_RRESP         |  in |    2|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_BVALID        |  in |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_BREADY        | out |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_BRESP         |  in |    2|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_BID           |  in |    1|    m_axi   |               memory_0              |    pointer   |
|m_axi_memory_0_BUSER         |  in |    1|    m_axi   |               memory_0              |    pointer   |
|a_fifo_V_din                 | out |   32|   ap_fifo  |               a_fifo_V              |    pointer   |
|a_fifo_V_full_n              |  in |    1|   ap_fifo  |               a_fifo_V              |    pointer   |
|a_fifo_V_write               | out |    1|   ap_fifo  |               a_fifo_V              |    pointer   |
|c_offset_address             |  in |   32|   ap_none  |           c_offset_address          |    scalar    |
|c_offset_address_out_din     | out |   32|   ap_fifo  |         c_offset_address_out        |    pointer   |
|c_offset_address_out_full_n  |  in |    1|   ap_fifo  |         c_offset_address_out        |    pointer   |
|c_offset_address_out_write   | out |    1|   ap_fifo  |         c_offset_address_out        |    pointer   |
+-----------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	11  / (exitcond16_i_i_i_i)
	9  / (!exitcond16_i_i_i_i)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: a_offset_address_read [1/1] 0.00ns
entry:4  %a_offset_address_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_offset_address)

ST_1: tmp_s [1/1] 0.00ns
entry:6  %tmp_s = zext i32 %a_offset_address_read to i64

ST_1: memory_0_addr [1/1] 0.00ns
entry:7  %memory_0_addr = getelementptr inbounds i32* %memory_0, i64 %tmp_s

ST_1: memory_0_addr_rd_req [7/7] 8.75ns
entry:8  %memory_0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 512)


 <State 2>: 8.75ns
ST_2: memory_0_addr_rd_req [6/7] 8.75ns
entry:8  %memory_0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 512)


 <State 3>: 8.75ns
ST_3: memory_0_addr_rd_req [5/7] 8.75ns
entry:8  %memory_0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 512)


 <State 4>: 8.75ns
ST_4: memory_0_addr_rd_req [4/7] 8.75ns
entry:8  %memory_0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 512)


 <State 5>: 8.75ns
ST_5: memory_0_addr_rd_req [3/7] 8.75ns
entry:8  %memory_0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 512)


 <State 6>: 8.75ns
ST_6: memory_0_addr_rd_req [2/7] 8.75ns
entry:8  %memory_0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 512)


 <State 7>: 8.75ns
ST_7: stg_21 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %a_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str41, [1 x i8]* @p_str42, [1 x i8]* @p_str43, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str44)

ST_7: stg_22 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %memory_0, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2)

ST_7: stg_23 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %c_offset_address_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str52, [1 x i8]* @p_str53, [1 x i8]* @p_str54, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str55)

ST_7: c_offset_address_read [1/1] 0.00ns
entry:3  %c_offset_address_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c_offset_address)

ST_7: stg_25 [1/1] 4.38ns
entry:5  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %c_offset_address_out, i32 %c_offset_address_read)

ST_7: memory_0_addr_rd_req [1/7] 8.75ns
entry:8  %memory_0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %memory_0_addr, i32 512)

ST_7: stg_27 [1/1] 1.57ns
entry:9  br label %0


 <State 8>: 2.07ns
ST_8: j_0_i_i_i_i [1/1] 0.00ns
:0  %j_0_i_i_i_i = phi i10 [ 0, %entry ], [ %j, %1 ]

ST_8: exitcond16_i_i_i_i [1/1] 2.07ns
:1  %exitcond16_i_i_i_i = icmp eq i10 %j_0_i_i_i_i, -512

ST_8: j [1/1] 1.84ns
:2  %j = add i10 %j_0_i_i_i_i, 1

ST_8: stg_31 [1/1] 0.00ns
:3  br i1 %exitcond16_i_i_i_i, label %.exit, label %1


 <State 9>: 8.75ns
ST_9: tmp [1/1] 8.75ns
:3  %tmp = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %memory_0_addr)


 <State 10>: 4.38ns
ST_10: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_10: tmp_1_i_i [1/1] 0.00ns
:1  %tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_10: stg_35 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_10: stg_36 [1/1] 4.38ns
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %a_fifo_V, i32 %tmp)

ST_10: empty_8 [1/1] 0.00ns
:5  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1_i_i)

ST_10: stg_38 [1/1] 0.00ns
:6  br label %0


 <State 11>: 0.00ns
ST_11: stg_39 [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_offset_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ memory_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a_fifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_offset_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_offset_address_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_offset_address_read (read             ) [ 000000000000]
tmp_s                 (zext             ) [ 000000000000]
memory_0_addr         (getelementptr    ) [ 001111111110]
stg_21                (specinterface    ) [ 000000000000]
stg_22                (specinterface    ) [ 000000000000]
stg_23                (specinterface    ) [ 000000000000]
c_offset_address_read (read             ) [ 000000000000]
stg_25                (write            ) [ 000000000000]
memory_0_addr_rd_req  (readreq          ) [ 000000000000]
stg_27                (br               ) [ 000000011110]
j_0_i_i_i_i           (phi              ) [ 000000001000]
exitcond16_i_i_i_i    (icmp             ) [ 000000001110]
j                     (add              ) [ 000000011110]
stg_31                (br               ) [ 000000000000]
tmp                   (read             ) [ 000000001010]
empty                 (speclooptripcount) [ 000000000000]
tmp_1_i_i             (specregionbegin  ) [ 000000000000]
stg_35                (specpipeline     ) [ 000000000000]
stg_36                (write            ) [ 000000000000]
empty_8               (specregionend    ) [ 000000000000]
stg_38                (br               ) [ 000000011110]
stg_39                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_offset_address">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset_address"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="memory_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_fifo_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_fifo_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_offset_address">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset_address"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_offset_address_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset_address_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="a_offset_address_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_address_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_readreq_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="memory_0_addr_rd_req/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="c_offset_address_read_read_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset_address_read/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="stg_25_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_25/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_read_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="8"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="stg_36_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="1"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_36/10 "/>
</bind>
</comp>

<comp id="111" class="1005" name="j_0_i_i_i_i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="1"/>
<pin id="113" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="j_0_i_i_i_i_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="memory_0_addr_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory_0_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="exitcond16_i_i_i_i_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="10" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond16_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/8 "/>
</bind>
</comp>

<comp id="145" class="1005" name="memory_0_addr_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="memory_0_addr "/>
</bind>
</comp>

<comp id="151" class="1005" name="exitcond16_i_i_i_i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond16_i_i_i_i "/>
</bind>
</comp>

<comp id="155" class="1005" name="j_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="160" class="1005" name="tmp_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="85" pin="2"/><net_sink comp="91" pin=2"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="68" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="72" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="126" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="137"><net_src comp="115" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="115" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="126" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="154"><net_src comp="133" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="139" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="163"><net_src comp="99" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="104" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memory_0 | {}
	Port: a_fifo_V | {10 }
	Port: c_offset_address_out | {7 }
 - Input state : 
	Port: matrix_mult_large_mxv_Loop_1_proc50 : a_offset_address | {1 }
	Port: matrix_mult_large_mxv_Loop_1_proc50 : memory_0 | {1 2 3 4 5 6 7 9 }
	Port: matrix_mult_large_mxv_Loop_1_proc50 : c_offset_address | {7 }
  - Chain level:
	State 1
		memory_0_addr : 1
		memory_0_addr_rd_req : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		exitcond16_i_i_i_i : 1
		j : 1
		stg_31 : 2
	State 9
	State 10
		empty_8 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    add   |             j_fu_139             |    0    |    10   |
|----------|----------------------------------|---------|---------|
|   icmp   |     exitcond16_i_i_i_i_fu_133    |    0    |    4    |
|----------|----------------------------------|---------|---------|
|          | a_offset_address_read_read_fu_72 |    0    |    0    |
|   read   | c_offset_address_read_read_fu_85 |    0    |    0    |
|          |          tmp_read_fu_99          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  readreq |         grp_readreq_fu_78        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |        stg_25_write_fu_91        |    0    |    0    |
|          |        stg_36_write_fu_104       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |           tmp_s_fu_122           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    14   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|exitcond16_i_i_i_i_reg_151|    1   |
|    j_0_i_i_i_i_reg_111   |   10   |
|         j_reg_155        |   10   |
|   memory_0_addr_reg_145  |   32   |
|        tmp_reg_160       |   32   |
+--------------------------+--------+
|           Total          |   85   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_78 |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  1.571  ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   85   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   85   |   46   |
+-----------+--------+--------+--------+
