# Comparing `tmp/microprobe_target_riscv-0.5.20230629114852-py2.py3-none-any.whl.zip` & `tmp/microprobe_target_riscv-0.5.20230713062001-py2.py3-none-any.whl.zip`

## zipinfo {}

```diff
@@ -1,92 +1,92 @@
-Zip file size: 98282 bytes, number of entries: 90
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/__init__.py
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/doc/__init__.py
--rw-r--r--  2.0 unx       18 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/doc/examples.rst
--rw-r--r--  2.0 unx      173 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/doc/examples_riscv.rst
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/env/__init__.py
--rw-r--r--  2.0 unx    14456 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/env/riscv_eprocessor_sim.py
--rw-r--r--  2.0 unx     3660 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/env/riscv_linux_gcc.py
--rw-r--r--  2.0 unx    10005 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/env/riscv_riscy_sim.py
--rw-r--r--  2.0 unx     9977 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/env/riscv_sargantana_sim.py
--rw-r--r--  2.0 unx     8530 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/env/riscv_spike_sim.py
--rw-r--r--  2.0 unx     3115 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/env/riscv_test_p.py
--rw-r--r--  2.0 unx      505 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/examples/Makefile.in
--rw-r--r--  2.0 unx      160 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/examples/Makefrag
--rw-r--r--  2.0 unx     6417 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/examples/README.md
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/examples/__init__.py
--rw-r--r--  2.0 unx      594 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/examples/configure.ac
--rw-r--r--  2.0 unx    12209 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/examples/riscv_branch.py
--rw-r--r--  2.0 unx     5870 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/examples/riscv_ipc.py
--rw-r--r--  2.0 unx     5741 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/examples/riscv_ipc_c.py
--rw-r--r--  2.0 unx     8886 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/examples/riscv_ipc_seq.py
--rw-r--r--  2.0 unx      694 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/examples/riscv_ipc/Makefile
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/examples/riscv_ipc/__init__.py
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/__init__.py
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/__init__.py
--rw-r--r--  2.0 unx      635 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/comparator.py
--rw-r--r--  2.0 unx      635 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/generator.py
--rw-r--r--  2.0 unx     1130 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/getcontext.S
--rw-r--r--  2.0 unx    14006 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction.py
--rw-r--r--  2.0 unx    68454 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction.yaml
--rw-r--r--  2.0 unx      891 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_field.py
--rw-r--r--  2.0 unx     8157 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_field.yaml
--rw-r--r--  2.0 unx      896 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_format.py
--rw-r--r--  2.0 unx     8483 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_format.yaml
--rw-r--r--  2.0 unx    26701 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/isa.py
--rw-r--r--  2.0 unx     1288 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/isa.yaml
--rw-r--r--  2.0 unx      635 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/operand.py
--rw-r--r--  2.0 unx    10014 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/operand.yaml
--rw-r--r--  2.0 unx      862 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/register.py
--rw-r--r--  2.0 unx      950 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/register.yaml
--rw-r--r--  2.0 unx      884 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/register_type.py
--rw-r--r--  2.0 unx      846 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/register_type.yaml
--rw-r--r--  2.0 unx     1130 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/setcontext.S
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_props/__init__.py
--rw-r--r--  2.0 unx      944 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_props/branch.yaml
--rw-r--r--  2.0 unx      859 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_props/branch_conditional.yaml
--rw-r--r--  2.0 unx      906 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_props/branch_relative.yaml
--rw-r--r--  2.0 unx      704 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_props/decimal.yaml
--rw-r--r--  2.0 unx      835 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_props/disable_asm.yaml
--rw-r--r--  2.0 unx     1891 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_props/memory.yaml
--rw-r--r--  2.0 unx      768 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_props/memory_with_update.yaml
--rw-r--r--  2.0 unx      688 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_props/priviledged.yaml
--rw-r--r--  2.0 unx      800 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_props/switching.yaml
--rw-r--r--  2.0 unx      689 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-common/instruction_props/unsupported.yaml
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-v2_2/__init__.py
--rw-r--r--  2.0 unx      581 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-v2_2/instruction.yaml
--rw-r--r--  2.0 unx      686 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/isa/riscv-v2_2/isa.yaml
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/policies/__init__.py
--rw-r--r--  2.0 unx     5081 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/policies/epi.py
--rw-r--r--  2.0 unx     5798 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/policies/seq.py
--rw-r--r--  2.0 unx     7078 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/policies/seqtune.py
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/templates/__init__.py
--rw-r--r--  2.0 unx     9159 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/templates/riscv.ldscript
--rw-r--r--  2.0 unx       13 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_eprocessor_sim.ldscript
--rw-r--r--  2.0 unx     9159 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_linux_gcc.ldscript
--rw-r--r--  2.0 unx       13 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_riscy_sim.ldscript
--rw-r--r--  2.0 unx       13 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_sargantana_sim.ldscript
--rw-r--r--  2.0 unx      111 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_spike_sim.ldscript
--rw-r--r--  2.0 unx      202 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_spike_sim_routines.s
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/__init__.py
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-common/__init__.py
--rw-r--r--  2.0 unx      857 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-common/element.py
--rw-r--r--  2.0 unx      666 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-common/element.yaml
--rw-r--r--  2.0 unx      880 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-common/element_type.py
--rw-r--r--  2.0 unx      968 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-common/element_type.yaml
--rw-r--r--  2.0 unx      834 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-common/microarchitecture.py
--rw-r--r--  2.0 unx      969 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-common/microarchitecture.yaml
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/__init__.py
--rw-r--r--  2.0 unx     1090 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/cache_hierarchy.yaml
--rw-r--r--  2.0 unx      730 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/cache_level.yaml
--rw-r--r--  2.0 unx      718 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/data_cache.yaml
--rw-r--r--  2.0 unx      732 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/instruction_cache.yaml
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-generic/__init__.py
--rw-r--r--  2.0 unx      671 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/uarch/riscv-generic/microarchitecture.yaml
--rw-r--r--  2.0 unx        0 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/wrappers/__init__.py
--rw-r--r--  2.0 unx     3035 b- defN 23-Jun-29 15:48 microprobe/definitions/riscv/wrappers/riscv-tests.py
--rw-rw-r--  2.0 unx    11356 b- defN 23-Jun-29 15:48 microprobe_target_riscv-0.5.20230629114852.dist-info/LICENSE
--rw-r--r--  2.0 unx     1718 b- defN 23-Jun-29 15:48 microprobe_target_riscv-0.5.20230629114852.dist-info/METADATA
--rw-r--r--  2.0 unx      110 b- defN 23-Jun-29 15:48 microprobe_target_riscv-0.5.20230629114852.dist-info/WHEEL
--rw-r--r--  2.0 unx       11 b- defN 23-Jun-29 15:48 microprobe_target_riscv-0.5.20230629114852.dist-info/top_level.txt
--rw-rw-r--  2.0 unx    10600 b- defN 23-Jun-29 15:48 microprobe_target_riscv-0.5.20230629114852.dist-info/RECORD
-90 files, 320530 bytes uncompressed, 80196 bytes compressed:  75.0%
+Zip file size: 98432 bytes, number of entries: 90
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/__init__.py
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/doc/__init__.py
+-rw-r--r--  2.0 unx       18 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/doc/examples.rst
+-rw-r--r--  2.0 unx      173 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/doc/examples_riscv.rst
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/env/__init__.py
+-rw-r--r--  2.0 unx    14456 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/env/riscv_eprocessor_sim.py
+-rw-r--r--  2.0 unx     3660 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/env/riscv_linux_gcc.py
+-rw-r--r--  2.0 unx    10005 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/env/riscv_riscy_sim.py
+-rw-r--r--  2.0 unx     9977 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/env/riscv_sargantana_sim.py
+-rw-r--r--  2.0 unx     8530 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/env/riscv_spike_sim.py
+-rw-r--r--  2.0 unx     3115 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/env/riscv_test_p.py
+-rw-r--r--  2.0 unx      505 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/examples/Makefile.in
+-rw-r--r--  2.0 unx      160 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/examples/Makefrag
+-rw-r--r--  2.0 unx     6417 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/examples/README.md
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/examples/__init__.py
+-rw-r--r--  2.0 unx      594 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/examples/configure.ac
+-rw-r--r--  2.0 unx    12343 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/examples/riscv_branch.py
+-rw-r--r--  2.0 unx     6037 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/examples/riscv_ipc.py
+-rw-r--r--  2.0 unx     5908 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/examples/riscv_ipc_c.py
+-rw-r--r--  2.0 unx     8886 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/examples/riscv_ipc_seq.py
+-rw-r--r--  2.0 unx      694 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/examples/riscv_ipc/Makefile
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/examples/riscv_ipc/__init__.py
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/__init__.py
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/__init__.py
+-rw-r--r--  2.0 unx      635 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/comparator.py
+-rw-r--r--  2.0 unx      635 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/generator.py
+-rw-r--r--  2.0 unx     1130 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/getcontext.S
+-rw-r--r--  2.0 unx    14006 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction.py
+-rw-r--r--  2.0 unx    68454 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction.yaml
+-rw-r--r--  2.0 unx      891 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_field.py
+-rw-r--r--  2.0 unx     8157 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_field.yaml
+-rw-r--r--  2.0 unx      896 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_format.py
+-rw-r--r--  2.0 unx     8483 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_format.yaml
+-rw-r--r--  2.0 unx    26701 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/isa.py
+-rw-r--r--  2.0 unx     1288 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/isa.yaml
+-rw-r--r--  2.0 unx      635 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/operand.py
+-rw-r--r--  2.0 unx    10014 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/operand.yaml
+-rw-r--r--  2.0 unx      862 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/register.py
+-rw-r--r--  2.0 unx      950 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/register.yaml
+-rw-r--r--  2.0 unx      884 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/register_type.py
+-rw-r--r--  2.0 unx      846 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/register_type.yaml
+-rw-r--r--  2.0 unx     1130 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/setcontext.S
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_props/__init__.py
+-rw-r--r--  2.0 unx      944 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_props/branch.yaml
+-rw-r--r--  2.0 unx      859 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_props/branch_conditional.yaml
+-rw-r--r--  2.0 unx      906 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_props/branch_relative.yaml
+-rw-r--r--  2.0 unx      704 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_props/decimal.yaml
+-rw-r--r--  2.0 unx      835 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_props/disable_asm.yaml
+-rw-r--r--  2.0 unx     1891 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_props/memory.yaml
+-rw-r--r--  2.0 unx      768 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_props/memory_with_update.yaml
+-rw-r--r--  2.0 unx      688 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_props/priviledged.yaml
+-rw-r--r--  2.0 unx      800 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_props/switching.yaml
+-rw-r--r--  2.0 unx      689 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-common/instruction_props/unsupported.yaml
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-v2_2/__init__.py
+-rw-r--r--  2.0 unx      581 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-v2_2/instruction.yaml
+-rw-r--r--  2.0 unx      686 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/isa/riscv-v2_2/isa.yaml
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/policies/__init__.py
+-rw-r--r--  2.0 unx     5081 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/policies/epi.py
+-rw-r--r--  2.0 unx     5798 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/policies/seq.py
+-rw-r--r--  2.0 unx     7078 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/policies/seqtune.py
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/templates/__init__.py
+-rw-r--r--  2.0 unx     9159 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/templates/riscv.ldscript
+-rw-r--r--  2.0 unx       13 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_eprocessor_sim.ldscript
+-rw-r--r--  2.0 unx     9159 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_linux_gcc.ldscript
+-rw-r--r--  2.0 unx       13 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_riscy_sim.ldscript
+-rw-r--r--  2.0 unx       13 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_sargantana_sim.ldscript
+-rw-r--r--  2.0 unx      111 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_spike_sim.ldscript
+-rw-r--r--  2.0 unx      202 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/templates/riscv_v22-riscv_generic-riscv64_spike_sim_routines.s
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/__init__.py
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-common/__init__.py
+-rw-r--r--  2.0 unx      857 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-common/element.py
+-rw-r--r--  2.0 unx      666 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-common/element.yaml
+-rw-r--r--  2.0 unx      880 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-common/element_type.py
+-rw-r--r--  2.0 unx      968 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-common/element_type.yaml
+-rw-r--r--  2.0 unx      834 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-common/microarchitecture.py
+-rw-r--r--  2.0 unx      969 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-common/microarchitecture.yaml
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/__init__.py
+-rw-r--r--  2.0 unx     1090 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/cache_hierarchy.yaml
+-rw-r--r--  2.0 unx      730 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/cache_level.yaml
+-rw-r--r--  2.0 unx      718 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/data_cache.yaml
+-rw-r--r--  2.0 unx      732 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/instruction_cache.yaml
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-generic/__init__.py
+-rw-r--r--  2.0 unx      671 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/uarch/riscv-generic/microarchitecture.yaml
+-rw-r--r--  2.0 unx        0 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/wrappers/__init__.py
+-rw-r--r--  2.0 unx     3035 b- defN 23-Jul-13 10:20 microprobe/definitions/riscv/wrappers/riscv-tests.py
+-rw-rw-r--  2.0 unx    11356 b- defN 23-Jul-13 10:20 microprobe_target_riscv-0.5.20230713062001.dist-info/LICENSE
+-rw-r--r--  2.0 unx     1718 b- defN 23-Jul-13 10:20 microprobe_target_riscv-0.5.20230713062001.dist-info/METADATA
+-rw-r--r--  2.0 unx      110 b- defN 23-Jul-13 10:20 microprobe_target_riscv-0.5.20230713062001.dist-info/WHEEL
+-rw-r--r--  2.0 unx       11 b- defN 23-Jul-13 10:20 microprobe_target_riscv-0.5.20230713062001.dist-info/top_level.txt
+-rw-rw-r--  2.0 unx    10600 b- defN 23-Jul-13 10:20 microprobe_target_riscv-0.5.20230713062001.dist-info/RECORD
+90 files, 320998 bytes uncompressed, 80346 bytes compressed:  75.0%
```

## zipnote {}

```diff
@@ -249,23 +249,23 @@
 
 Filename: microprobe/definitions/riscv/wrappers/__init__.py
 Comment: 
 
 Filename: microprobe/definitions/riscv/wrappers/riscv-tests.py
 Comment: 
 
-Filename: microprobe_target_riscv-0.5.20230629114852.dist-info/LICENSE
+Filename: microprobe_target_riscv-0.5.20230713062001.dist-info/LICENSE
 Comment: 
 
-Filename: microprobe_target_riscv-0.5.20230629114852.dist-info/METADATA
+Filename: microprobe_target_riscv-0.5.20230713062001.dist-info/METADATA
 Comment: 
 
-Filename: microprobe_target_riscv-0.5.20230629114852.dist-info/WHEEL
+Filename: microprobe_target_riscv-0.5.20230713062001.dist-info/WHEEL
 Comment: 
 
-Filename: microprobe_target_riscv-0.5.20230629114852.dist-info/top_level.txt
+Filename: microprobe_target_riscv-0.5.20230713062001.dist-info/top_level.txt
 Comment: 
 
-Filename: microprobe_target_riscv-0.5.20230629114852.dist-info/RECORD
+Filename: microprobe_target_riscv-0.5.20230713062001.dist-info/RECORD
 Comment: 
 
 Zip file comment:
```

## microprobe/definitions/riscv/examples/riscv_branch.py

```diff
@@ -21,14 +21,15 @@
 """
 
 # Futures
 from __future__ import absolute_import
 
 # Built-in modules
 import os
+from random import Random
 import sys
 from argparse import ArgumentDefaultsHelpFormatter, ArgumentParser
 
 # Own modules
 from microprobe.code import Synthesizer, get_wrapper
 from microprobe.exceptions import MicroprobeException
 from microprobe.passes import initialization, instruction, register,\
@@ -127,14 +128,16 @@
 
     def __init__(self):
         self.args = self._parse_options()
         self.target = import_definition(
             str.format("{}-{}-{}",
                        self.args.isa, self.args.uarch, self.args.env)
         )
+        self._rand = Random()
+        self._rand.seed(64)  # My favorite number ;)
 
     def emit(self):
 
         # Reserve a couple of register to control
         # the branch behavior
         #
         # X0 reserved to avoid using constant 0
@@ -190,16 +193,17 @@
                 sequence.extend(valid_instrs)
                 sequence.append(elem)
             p = instruction.SetInstructionTypeBySequencePass(
                 sequence
             )
         else:
             p = instruction.SetRandomInstructionTypePass(
-                   [self.target.isa.instructions[elem]
-                    for elem in valid_instrs_names + branch_instrs_names]
+                [self.target.isa.instructions[elem]
+                    for elem in valid_instrs_names + branch_instrs_names],
+                self._rand
             )
 
         synth.add_pass(p)
 
         p = initialization.InitializeRegistersPass(
             value=RNDINT,
             fp_value=RNDINT
```

## microprobe/definitions/riscv/examples/riscv_ipc.py

```diff
@@ -21,14 +21,15 @@
 """
 
 # Futures
 from __future__ import absolute_import
 
 # Built-in modules
 import os
+from random import Random
 import sys
 from argparse import ArgumentDefaultsHelpFormatter, ArgumentParser
 
 # Own modules
 from microprobe.code import Synthesizer, get_wrapper
 from microprobe.exceptions import MicroprobeException
 from microprobe.passes import initialization, instruction, register,\
@@ -96,14 +97,16 @@
 
     def __init__(self):
         self.args = self._parse_options()
         self.target = import_definition(
             str.format("{}-{}-{}",
                        self.args.isa, self.args.uarch, self.args.env)
         )
+        self._rand = Random()
+        self._rand.seed(64)  # My favorite number ;)
 
     def emit(self):
         # Do not touch pointer registers
         reserved_registers = ["X0", "X1", "X2", "X3", "X4", "X8"]
 
         instructions_not_found = [
             i for i in self.args.instructions
@@ -130,15 +133,17 @@
                     # Remove the endless parameter to not generate
                     # an endless loop
                     cwrapper(endless=True),
                     value=0b01010101,
                 )
                 passes = [
                     structure.SimpleBuildingBlockPass(self.args.loop_size),
-                    instruction.SetRandomInstructionTypePass([instr]),
+                    instruction.SetRandomInstructionTypePass(
+                        [instr], self._rand
+                    ),
                     initialization.ReserveRegistersPass(reserved_registers),
                     branch.BranchNextPass(),
                     memory.GenericMemoryStreamsPass(
                         [[1, 4*1024*1024, 1, 128, 1, 0, (1, 0)]]
                     ),
                     register.DefaultRegisterAllocationPass(dd=d)
                 ]
```

## microprobe/definitions/riscv/examples/riscv_ipc_c.py

```diff
@@ -21,14 +21,15 @@
 """
 
 # Futures
 from __future__ import absolute_import
 
 # Built-in modules
 import os
+from random import Random
 import sys
 from argparse import ArgumentDefaultsHelpFormatter, ArgumentParser
 
 # Own modules
 from microprobe.code import Synthesizer, get_wrapper
 from microprobe.exceptions import MicroprobeException
 from microprobe.passes import initialization, instruction, register,\
@@ -96,14 +97,16 @@
 
     def __init__(self):
         self.args = self._parse_options()
         self.target = import_definition(
             str.format("{}-{}-{}",
                        self.args.isa, self.args.uarch, self.args.env)
         )
+        self._rand = Random()
+        self._rand.seed(64)  # My favorite number ;)
 
     def emit(self):
         # Do not touch pointer registers
         reserved_registers = ["X0", "X1", "X2", "X3", "X4", "X8"]
 
         instructions_not_found = [
             i for i in self.args.instructions
@@ -128,15 +131,17 @@
                 synth = Synthesizer(
                     self.target,
                     cwrapper(),
                     value=0b01010101,
                 )
                 passes = [
                     structure.SimpleBuildingBlockPass(self.args.loop_size),
-                    instruction.SetRandomInstructionTypePass([instr]),
+                    instruction.SetRandomInstructionTypePass(
+                        [instr], self._rand
+                    ),
                     initialization.ReserveRegistersPass(reserved_registers),
                     branch.BranchNextPass(),
                     memory.GenericMemoryStreamsPass(
                         [[0, 1024, 1, 32, 1, 0, (1, 0)]]
                     ),
                     register.DefaultRegisterAllocationPass(dd=d)
                 ]
```

## Comparing `microprobe_target_riscv-0.5.20230629114852.dist-info/LICENSE` & `microprobe_target_riscv-0.5.20230713062001.dist-info/LICENSE`

 * *Files identical despite different names*

## Comparing `microprobe_target_riscv-0.5.20230629114852.dist-info/METADATA` & `microprobe_target_riscv-0.5.20230713062001.dist-info/METADATA`

 * *Files 1% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 Metadata-Version: 2.1
 Name: microprobe-target-riscv
-Version: 0.5.20230629114852
+Version: 0.5.20230713062001
 Summary: Microprobe: Microbenchmark generation framework: Target definitions for RISCV
 Home-page: https://github.com/IBM/microprobe
 Author: Ramon Bertran
 Author-email: rbertra@us.ibm.com
 Maintainer: Ramon Bertran
 Maintainer-email: rbertra@us.ibm.com
 License: Apache Version 2.0
```

## Comparing `microprobe_target_riscv-0.5.20230629114852.dist-info/RECORD` & `microprobe_target_riscv-0.5.20230713062001.dist-info/RECORD`

 * *Files 3% similar despite different names*

```diff
@@ -10,17 +10,17 @@
 microprobe/definitions/riscv/env/riscv_spike_sim.py,sha256=HlAoSSk0rZNbC3uaL_guNXvtBnVzqYY6FxjdwIlrRFw,8530
 microprobe/definitions/riscv/env/riscv_test_p.py,sha256=nWpvsxOJCR8ocKim3J5GhocLFgjhpHcQDdjwk3AOD8I,3115
 microprobe/definitions/riscv/examples/Makefile.in,sha256=vuLJXsRx_4FKeKWH6lnEQoEAAxwFaB4pA5_Q9vXDo98,505
 microprobe/definitions/riscv/examples/Makefrag,sha256=7h_StI9OvTD4TPI0x-5MIwRhVKMX7l_5vCoR_jfWPaw,160
 microprobe/definitions/riscv/examples/README.md,sha256=K4VaRsRBU4Z-O5Zw37SyRUYksySfc07bjK8zSl0y3xw,6417
 microprobe/definitions/riscv/examples/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/examples/configure.ac,sha256=smrWeSF3Dno9QWZ5mN7lzHBiRQwy62yurCk7U4n9oZQ,594
-microprobe/definitions/riscv/examples/riscv_branch.py,sha256=Ycm_IzY-eltSkN_YUdO4uD_oY1bjTdfL1j1ldFhXFeA,12209
-microprobe/definitions/riscv/examples/riscv_ipc.py,sha256=Rvf8VgS1OXEYTDacmqkX2vLfIMf3dRy1-XBGei0AQps,5870
-microprobe/definitions/riscv/examples/riscv_ipc_c.py,sha256=3d5HNnbGbokOojB2_3OAFn4VootdcsHJ1JG6GTCtlQk,5741
+microprobe/definitions/riscv/examples/riscv_branch.py,sha256=tCMvzTzYMkYCYElkaNHWLcmOgqZz10v84SOw0E1Q3P0,12343
+microprobe/definitions/riscv/examples/riscv_ipc.py,sha256=PZBz_zlmVYeudqXQD5iu6mg5XKnF-9HLxyZrE1viiJ8,6037
+microprobe/definitions/riscv/examples/riscv_ipc_c.py,sha256=6nzGWwUZIidu7HHGFo4iV6I1Y9KTwnIC-Ruqbk1G0Tw,5908
 microprobe/definitions/riscv/examples/riscv_ipc_seq.py,sha256=0rj206Hn_GkgYDVbyPG0sjd_PUUXvebInfehpG17H4o,8886
 microprobe/definitions/riscv/examples/riscv_ipc/Makefile,sha256=Wb8whLGfgx3Yld2Q-Jmowxc0e8QuQCb-3DHQ4hKmPDg,694
 microprobe/definitions/riscv/examples/riscv_ipc/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/isa/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/isa/riscv-common/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/isa/riscv-common/comparator.py,sha256=rN2HdBFgUxnYHA_nnAcrLTGyESCTOywpYR7HzM4jZHo,635
 microprobe/definitions/riscv/isa/riscv-common/generator.py,sha256=rN2HdBFgUxnYHA_nnAcrLTGyESCTOywpYR7HzM4jZHo,635
@@ -79,12 +79,12 @@
 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/cache_level.yaml,sha256=AYgTIXISRbkdHqSePxSlH1CvFIBbIMwYtZAQrK4LSHw,730
 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/data_cache.yaml,sha256=s3Ut8xcJw-zMnwMj_QwLdxC1-IlbfCnO8q2FnnL_Yzw,718
 microprobe/definitions/riscv/uarch/riscv-common/element_type_props/instruction_cache.yaml,sha256=6lnk2vpMqXbh1S7qgzG1WBJrw8xeNDSf5bgEWpPF-EI,732
 microprobe/definitions/riscv/uarch/riscv-generic/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/uarch/riscv-generic/microarchitecture.yaml,sha256=XgB96x7t9alMAh2KtBjfkE7prCQpZH3NPxVmRdOG8hg,671
 microprobe/definitions/riscv/wrappers/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 microprobe/definitions/riscv/wrappers/riscv-tests.py,sha256=Yl7uzIvjxJZqYi4qcnSjbRvrw5EFeSp5zGGclM3Omss,3035
-microprobe_target_riscv-0.5.20230629114852.dist-info/LICENSE,sha256=QwcOLU5TJoTeUhuIXzhdCEEDDvorGiC6-3YTOl4TecE,11356
-microprobe_target_riscv-0.5.20230629114852.dist-info/METADATA,sha256=reElpjul9h0I6yLslFglPgdN-91lEs2UovsUwD_R5Uc,1718
-microprobe_target_riscv-0.5.20230629114852.dist-info/WHEEL,sha256=a-zpFRIJzOq5QfuhBzbhiA1eHTzNCJn8OdRvhdNX0Rk,110
-microprobe_target_riscv-0.5.20230629114852.dist-info/top_level.txt,sha256=sqL1S5Li8qj775XsE8O3G5TdfrxkmzJK6lip8ZbPyaM,11
-microprobe_target_riscv-0.5.20230629114852.dist-info/RECORD,,
+microprobe_target_riscv-0.5.20230713062001.dist-info/LICENSE,sha256=QwcOLU5TJoTeUhuIXzhdCEEDDvorGiC6-3YTOl4TecE,11356
+microprobe_target_riscv-0.5.20230713062001.dist-info/METADATA,sha256=aJHMFeGjuz4DGDkgyg0vXyzqowNmkI4P3vP9JTpOiNU,1718
+microprobe_target_riscv-0.5.20230713062001.dist-info/WHEEL,sha256=a-zpFRIJzOq5QfuhBzbhiA1eHTzNCJn8OdRvhdNX0Rk,110
+microprobe_target_riscv-0.5.20230713062001.dist-info/top_level.txt,sha256=sqL1S5Li8qj775XsE8O3G5TdfrxkmzJK6lip8ZbPyaM,11
+microprobe_target_riscv-0.5.20230713062001.dist-info/RECORD,,
```

