library ieee;
use ieee.std_logic_1164.all;
entity adder2 is
  port ( a  : in std_logic_vector( 31 downto 0);
         c  : out std_logic_vector(31 downto 0));
end adder2;

architecture structural of adder2 is
  
  component adder is
    port ( a  : in std_logic_vector( 15 downto 0);
           c  : out std_logic_vector(15 downto 0));
  end component;
  
begin
 u00: adder port map(a=> a(31 downto 16),c=> c(31 downto 16));
 u01: adder port map(a=> a(15 downto 0),c=> c(15 downto 0));
    
end structural;
