OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      26711.5 u
average displacement        0.9 u
max displacement            9.8 u
original HPWL          294511.7 u
legalized HPWL         316903.3 u
delta HPWL                    8 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 28557 cells, 54 terminals, 27649 edges and 85123 pins.
[INFO DPO-0109] Network stats: inst 28611, edges 27649, pins 85123
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 1016 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 27595 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (20140, 22400) - (789640, 789600)
[INFO DPO-0310] Assigned 27595 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 6.377725e+08.
[INFO DPO-0302] End of matching; objective is 6.373285e+08, improvement is 0.07 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 6.205688e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 6.170376e+08.
[INFO DPO-0307] End of global swaps; objective is 6.170376e+08, improvement is 3.18 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 6.152102e+08.
[INFO DPO-0309] End of vertical swaps; objective is 6.152102e+08, improvement is 0.30 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 6.145623e+08.
[INFO DPO-0305] End of reordering; objective is 6.145623e+08, improvement is 0.11 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 551900 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 551900, swaps 38885, moves 233887 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 6.114256e+08, Scratch cost 6.046821e+08, Incremental cost 6.046821e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 6.046821e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.10 percent.
[INFO DPO-0332] End of pass, Generator displacement called 551900 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1103800, swaps 76848, moves 466927 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 6.046821e+08, Scratch cost 6.021103e+08, Incremental cost 6.021103e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 6.021103e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.43 percent.
[INFO DPO-0328] End of random improver; improvement is 1.523530 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 13710 cell orientations for row compatibility.
[INFO DPO-0383] Performed 9143 cell flips.
[INFO DPO-0384] End of flipping; objective is 5.997366e+08, improvement is 0.91 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           316903.3 u
Final HPWL              296982.2 u
Delta HPWL                  -6.3 %

[INFO DPL-0020] Mirrored 538 instances
[INFO DPL-0021] HPWL before          296982.2 u
[INFO DPL-0022] HPWL after           296894.4 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_47252_/CK ^
   0.13
_47252_/CK ^
   0.08      0.00       0.05


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47265_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.38                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   46.30                           net10 (net)
                  0.03    0.00  100.04 ^ _47265_/RN (DFFR_X2)
                                100.04   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _47265_/CK (DFFR_X2)
                          0.20    0.20   library removal time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                 99.84   slack (MET)


Startpoint: _39078_ (negative level-sensitive latch clocked by clk)
Endpoint: _37609_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _39078_/GN (DLL_X1)
                  0.01    0.04  500.04 ^ _39078_/Q (DLL_X1)
     1    1.05                           gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00  500.04 ^ _37609_/A2 (AND2_X1)
                                500.04   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _37609_/A1 (AND2_X1)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -500.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _47262_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _47262_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47262_/CK (DFFR_X2)
                  0.01    0.10    0.10 v _47262_/Q (DFFR_X2)
     3   13.36                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[10] (net)
                  0.01    0.00    0.10 v _38919_/A (MUX2_X1)
                  0.01    0.06    0.16 v _38919_/Z (MUX2_X1)
     1    1.33                           _00539_ (net)
                  0.01    0.00    0.16 v _47262_/D (DFFR_X2)
                                  0.16   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _47262_/CK (DFFR_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47256_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.38                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   46.30                           net10 (net)
                  0.03    0.00  100.04 ^ _47256_/RN (DFFR_X2)
                                100.04   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _47256_/CK (DFFR_X2)
                          0.06 1000.06   library recovery time
                               1000.06   data required time
-----------------------------------------------------------------------------
                               1000.06   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                900.02   slack (MET)


Startpoint: _42355_ (negative level-sensitive latch clocked by clk)
Endpoint: _38184_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _42355_/GN (DLL_X1)
                  0.01    0.08  500.08 v _42355_/Q (DLL_X1)
     1    4.14                           gen_sub_units_scm[1].sub_unit_i.gen_cg_word_iter[22].cg_i.en_latch (net)
                  0.01    0.00  500.08 v _38184_/A2 (AND2_X1)
                                500.08   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _38184_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.08   data arrival time
-----------------------------------------------------------------------------
                                499.92   slack (MET)


Startpoint: _47263_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46685_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47263_/CK (DFFR_X2)
                  0.10    0.21    0.21 ^ _47263_/Q (DFFR_X2)
    34   97.54                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[11] (net)
                  0.10    0.01    0.22 ^ max_length116/A (BUF_X16)
                  0.01    0.04    0.26 ^ max_length116/Z (BUF_X16)
    37  112.13                           net116 (net)
                  0.01    0.00    0.26 ^ max_length112/A (BUF_X32)
                  0.01    0.02    0.28 ^ max_length112/Z (BUF_X32)
    66  122.30                           net112 (net)
                  0.03    0.02    0.31 ^ max_cap111/A (BUF_X16)
                  0.01    0.03    0.33 ^ max_cap111/Z (BUF_X16)
    49   94.39                           net111 (net)
                  0.01    0.01    0.34 ^ max_length110/A (BUF_X16)
                  0.01    0.02    0.37 ^ max_length110/Z (BUF_X16)
    39   85.63                           net110 (net)
                  0.02    0.02    0.38 ^ max_length109/A (BUF_X16)
                  0.01    0.03    0.41 ^ max_length109/Z (BUF_X16)
    65  117.28                           net109 (net)
                  0.06    0.05    0.45 ^ _46685_/D (DLH_X1)
                                  0.45   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _46685_/G (DLH_X1)
                          0.45    0.45   time borrowed from endpoint
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.97
actual time borrow                      0.45
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47256_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.38                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   46.30                           net10 (net)
                  0.03    0.00  100.04 ^ _47256_/RN (DFFR_X2)
                                100.04   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _47256_/CK (DFFR_X2)
                          0.06 1000.06   library recovery time
                               1000.06   data required time
-----------------------------------------------------------------------------
                               1000.06   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                900.02   slack (MET)


Startpoint: _42355_ (negative level-sensitive latch clocked by clk)
Endpoint: _38184_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _42355_/GN (DLL_X1)
                  0.01    0.08  500.08 v _42355_/Q (DLL_X1)
     1    4.14                           gen_sub_units_scm[1].sub_unit_i.gen_cg_word_iter[22].cg_i.en_latch (net)
                  0.01    0.00  500.08 v _38184_/A2 (AND2_X1)
                                500.08   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _38184_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.08   data arrival time
-----------------------------------------------------------------------------
                                499.92   slack (MET)


Startpoint: _47263_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46685_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47263_/CK (DFFR_X2)
                  0.10    0.21    0.21 ^ _47263_/Q (DFFR_X2)
    34   97.54                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[11] (net)
                  0.10    0.01    0.22 ^ max_length116/A (BUF_X16)
                  0.01    0.04    0.26 ^ max_length116/Z (BUF_X16)
    37  112.13                           net116 (net)
                  0.01    0.00    0.26 ^ max_length112/A (BUF_X32)
                  0.01    0.02    0.28 ^ max_length112/Z (BUF_X32)
    66  122.30                           net112 (net)
                  0.03    0.02    0.31 ^ max_cap111/A (BUF_X16)
                  0.01    0.03    0.33 ^ max_cap111/Z (BUF_X16)
    49   94.39                           net111 (net)
                  0.01    0.01    0.34 ^ max_length110/A (BUF_X16)
                  0.01    0.02    0.37 ^ max_length110/Z (BUF_X16)
    39   85.63                           net110 (net)
                  0.02    0.02    0.38 ^ max_length109/A (BUF_X16)
                  0.01    0.03    0.41 ^ max_length109/Z (BUF_X16)
    65  117.28                           net109 (net)
                  0.06    0.05    0.45 ^ _46685_/D (DLH_X1)
                                  0.45   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _46685_/G (DLH_X1)
                          0.45    0.45   time borrowed from endpoint
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.97
actual time borrow                      0.45
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_19268_/ZN                             63.32   69.99   -6.66 (VIOLATED)
_19327_/ZN                             63.32   68.22   -4.90 (VIOLATED)
_47253_/Q                             120.85  124.01   -3.16 (VIOLATED)
_19234_/ZN                             63.32   63.64   -0.32 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06462302058935165

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3255

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-6.661128044128418

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
63.32400131225586

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1052

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4545

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.98e-05   1.50e-06   2.69e-04   3.00e-04  35.3%
Combinational          6.21e-06   2.27e-05   5.21e-04   5.50e-04  64.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.61e-05   2.42e-05   7.90e-04   8.50e-04 100.0%
                           4.2%       2.8%      92.9%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 42688 u^2 29% utilization.
Core area = 590360400000

Elapsed time: 0:15.60[h:]min:sec. CPU time: user 15.51 sys 0.07 (99%). Peak memory: 257168KB.
