Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sun Nov 15 20:41:25 2015
| Host         : DOU running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 8596 |     0 |     53200 | 16.15 |
|   LUT as Logic             | 8452 |     0 |     53200 | 15.88 |
|   LUT as Memory            |  144 |     0 |     17400 |  0.82 |
|     LUT as Distributed RAM |   18 |     0 |           |       |
|     LUT as Shift Register  |  126 |     0 |           |       |
| Slice Registers            | 6868 |     0 |    106400 |  6.45 |
|   Register as Flip Flop    | 6868 |     0 |    106400 |  6.45 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |  291 |     0 |     26600 |  1.09 |
| F8 Muxes                   |   26 |     0 |     13300 |  0.19 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 22.5 |     0 |       140 | 16.07 |
|   RAMB36/FIFO*    |    2 |     0 |       140 |  1.42 |
|     RAMB36E1 only |    2 |       |           |       |
|   RAMB18          |   41 |     0 |       280 | 14.64 |
|     RAMB18E1 only |   41 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |   14 |     0 |       200 |   7.00 |
| Bonded IPADs                |    0 |     0 |         2 |   0.00 |
| Bonded IOPADs               |  130 |     0 |       130 | 100.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |   0.00 |
| PHASER_REF                  |    0 |     0 |         4 |   0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |   0.00 |
| IN_FIFO                     |    0 |     0 |        16 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |   0.00 |
| IBUFGDS                     |    0 |     0 |       192 |   0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |   0.00 |
| ILOGIC                      |    0 |     0 |       200 |   0.00 |
| OLOGIC                      |    1 |     0 |       200 |   0.50 |
|   ODDR                      |    1 |       |           |        |
+-----------------------------+------+-------+-----------+--------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    2 |     0 |        32 |  6.25 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+----------------------+
| Ref Name | Used |  Functional Category |
+----------+------+----------------------+
| FDRE     | 6471 |         Flop & Latch |
| LUT6     | 4236 |                  LUT |
| LUT3     | 1906 |                  LUT |
| LUT5     | 1440 |                  LUT |
| LUT4     |  945 |                  LUT |
| LUT2     |  751 |                  LUT |
| LUT1     |  531 |                  LUT |
| MUXF7    |  291 |                MuxFx |
| FDCE     |  200 |         Flop & Latch |
| CARRY4   |  192 |           CarryLogic |
| FDSE     |  146 |         Flop & Latch |
| BIBUF    |  130 |                   IO |
| SRL16E   |   79 |   Distributed Memory |
| FDPE     |   51 |         Flop & Latch |
| SRLC32E  |   47 |   Distributed Memory |
| RAMB18E1 |   41 |         Block Memory |
| RAMD32   |   26 |   Distributed Memory |
| MUXF8    |   26 |                MuxFx |
| OBUF     |   14 |                   IO |
| RAMS32   |    8 |   Distributed Memory |
| RAMB36E1 |    2 |         Block Memory |
| BUFG     |    2 |                Clock |
| PS7      |    1 | Specialized Resource |
| ODDR     |    1 |                   IO |
+----------+------+----------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


