// Seed: 2008230921
module module_0 (
    output wand id_0,
    input supply1 id_1
);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    input  wor   id_2,
    inout  uwire id_3,
    output uwire id_4
);
  logic id_6;
  ;
  parameter id_7 = "";
  tri id_8;
  for (id_9 = 1'b0; -1'b0; id_9 = id_9) begin : LABEL_0
    union {id_10 id_11;} id_12;
  end
  wire id_13;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign id_8 = "" & id_8;
endmodule
