// Seed: 850152293
module module_0 ();
  wire id_2;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    input  tri0  module_1
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign id_0 = id_1;
  wire id_4;
  id_6(
      .id_0(1'b0), .id_1(1)
  );
endmodule
module module_2;
  assign id_1 = id_1 ==? {id_1{""}};
  reg id_2;
  always @(1'h0 or id_2) begin : LABEL_0
    id_1 <= id_1;
    $display((1'b0 != id_2));
    if (1) id_2 -= 1;
    id_1 <= {id_2, (id_2 + id_1 || 1)};
  end
  module_0 modCall_1 ();
endmodule
