
<html><head><title>Benefits of SystemVerilog Netlister</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-08-04" />
<meta name="CreateTime" content="1691175852" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso SystemVerilog Netlister to generate netlist views" />
<meta name="DocTitle" content="Virtuoso SystemVerilog Netlister User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Benefits of SystemVerilog Netlister" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vsvn" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-04" />
<meta name="ModifiedTime" content="1691175852" />
<meta name="NextFile" content="chap1_ct_Benefits_of_SystemVerilog_Netlister_over_NC_Verilog_Netlister.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso SystemVerilog Netlister User Guide -- Benefits of SystemVerilog Netlister" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="SystemVerilog" />
<meta name="prod_subfeature" content="Digital-Mixed Signal,Shadow-free,VSVN" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vsvnIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vsvnTOC.html">Contents</a></li><li><a class="prev" href="chap1.html" title="Introduction to Virtuoso SystemVerilog Netlister">Introduction to Virtuoso Syste ...</a></li><li style="float: right;"><a class="viewPrint" href="vsvn.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_ct_Benefits_of_SystemVerilog_Netlister_over_NC_Verilog_Netlister.html" title="Benefits of SystemVerilog Netlister over NC Verilog Netlister">Benefits of SystemVerilog Netl ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso SystemVerilog Netlister User Guide<br />Product Version IC23.1, August 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_Benefits_of_SystemVerilog_Netlister" title="Benefits of SystemVerilog Netlister"></a><h2>
<a id="pgfId-1094636"></a><a id="77289"></a>Benefits of SystemVerilog Netlister</h2>

<p>
<a id="pgfId-1094637"></a>SystemVerilog Netlister provides a quick and efficient approach to netlist SystemVerilog designs and provides the following features and capabilities:&#160;&#160;</p>
<table class="webflareTable" id="#id1096520">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1094640">
<a id="pgfId-1094640"></a>Feature</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1094642">
<a id="pgfId-1094642"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1096491"></a>Dual Interface</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1096493"></a>Provides a graphical user interface and a command-line interface. Supports the batch or command-line mode using the <code>runsv</code> command.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1096495"></a>LRM-compliant Netlist</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1096497"></a>Uses only SystemVerilog LRM constructs. This makes the netlist simulator-independent and available to a SystemVerilog-compliant tool. Vendor extensions are not supported. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1096499"></a>HED Config </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1096501"></a>Fully supports HED configurations that match UNL. Netlist generation is based on HED configurations. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1096503"></a>Direct Access to HDL File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">

<ul><li>
<a id="pgfId-1096505"></a>Restricts the use of the direct access OA file. </li><li>
<a id="pgfId-1096506"></a>Updating the OA for text or symbol for text-in-text instance is redundant. </li><li>
<a id="pgfId-1096507"></a>Supports read-only libraries. </li><li>
<a id="pgfId-1096508"></a>Supports handling ports of packed or unpacked arrays in the design.</li><li>
<a id="pgfId-1096509"></a>Ensures accurate datatype propagation from leaf-level SystemVerilog and Verilog cellviews to top-level schematic views. The datatype propagation is based on the native datatype definitions from text files. By default, datatype propagation is disabled. </li><li>
<a id="pgfId-1096510"></a>Ensures that instances are saved with explicit port connections. Supports smart connections with module ports of Verilog and SystemVerilog views.</li><li>
<a id="pgfId-1096511"></a>Requires the following:<ul><li>
<a id="pgfId-1096512"></a>Instance parameters are netlisted correctly and parameters are propagated in a UNL-supported method. </li><li>
<a id="pgfId-1096513"></a>Instance parameters that differ from the default parameters use the explicit declaration format.</li></ul></li></ul>









</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094644"></a>Schematic Text Sandwich Configuration</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094646"></a>Supports the following formats: </p>

<ul><li>
<a id="pgfId-1094647"></a>Text-in-schematic</li><li>
<a id="pgfId-1094648"></a>Schematic-in-text</li><li>
<a id="pgfId-1094649"></a>Text-in-text</li></ul>



</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094651"></a>Text on Top </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094653"></a>Supports digital text-on-top views (Verilog, SystemVerilog). Allows descending into the leaf-level schematic or text views. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094655"></a>Creation of SV 2001 Config for Bindings</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094657"></a>Supports:</p>

<ul><li>
<a id="pgfId-1094658"></a>Same cell from different libraries</li><li>
<a id="pgfId-1094659"></a>Multiple views of the same cell</li></ul>


</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094661"></a>Config in Config </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094663"></a>Supports config-in-config views where config view has the top-level schematic of different cells.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094665"></a>Symbol Avoidance</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094667"></a>Avoids the requirement for a symbol unless the cell is instantiated in a schematic view.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094669"></a>Data type Handling</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094671"></a>Supports SystemVerilog data types. Requires that any net, port, or bus from a schematic or symbol uses the <code>interconnect</code> net type, by default. Support for the <code>wire</code> net type is also available. Allows declaring internal signals with these nettypes. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094673"></a>Instance Parameters Handling</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094675"></a>Requires the following:</p>

<ul><li>
<a id="pgfId-1094676"></a>Instance parameters are netlisted correctly and parameters are propagated in a UNL-supported method.</li><li>
<a id="pgfId-1094677"></a>Instance parameters that differ from the default parameters use the explicit declaration format.</li></ul>


</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094679"></a>Port Connection Handling</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094681"></a>Ensures that instances are saved with explicit port connections. Supports smart connections with module ports of Verilog and SystemVerilog views. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094683"></a>Optional xrunArgs File Creation</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094685"></a>Creates an <code>xrunArgs</code> file, which includes the full set of generated files. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094687"></a>Keywords Handling</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094689"></a>Prefixes each 1800-2012 keyword with an escape character. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094691"></a>Inherited Connection Handling</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094693"></a>Mandates the use of port-drilling only for schematic views.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094695"></a>Self-contained Netlist Creation</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094697"></a>Creates a self-contained set of files without links to the text views in dfII*. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094699"></a>ANSI Port Declaration</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094701"></a>Supports module port declaration in ANSI format. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094703"></a>Iterated Instance Support</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094705"></a>Supports instance arrays instead of flattened instances in the design.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094707"></a>Design Variable Support</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094709"></a>Supports the use of design variables. All design variables are saved in the <code>cds_globals.sv</code> file.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094711"></a>Shorting Support</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094713"></a>Supports shorting devices with two terminals.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094715"></a>Bind to Open Support</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094717"></a>Supports binding instances to open ports. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094719"></a>Save/Load State</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094721"></a>Supports saving states with specified settings and subsequently loading these saved states for reuse.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094723"></a>cdsenv Support</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094725"></a>Provides various <code>.cdsenv</code> options for configuring netlist generation. Saves the values of these options into states. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094727"></a>CDF Parameter Support</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094729"></a>Fully supports CDF parameters, including <code>pPar</code>. </p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1096383"></a>For all stopping views, the defined CDF parameters are printed on the instance line, instead of the <code>defparam</code> statement.</div>

</td>
</tr>
</tbody></table>

<h4><em>
<a id="pgfId-1098372"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1098388"></a><a href="chap1.html#98672">Introduction to Virtuoso SystemVerilog Netlister</a></p>
<p>
<a id="pgfId-1098397"></a><a href="chap1_ct_Benefits_of_SystemVerilog_Netlister_over_NC_Verilog_Netlister.html#61362">Benefits of SystemVerilog Netlister over NC Verilog Netlister</a></p>
<p>
<a id="pgfId-1098403"></a><a href="chap1_ct_Prerequisites_for_Using_SystemVerilog_Netlister.html#10185">Prerequisites for Using SystemVerilog Netlister</a></p>
<p>
<a id="pgfId-1098409"></a><a href="chap1_tk_Launching_SystemVerilog_Netlister.html#50841">Launching SystemVerilog Netlister</a></p>
<p>
<a id="pgfId-1098424"></a><a href="chap1_ct_SystemVerilog_Netlister_Batch_Mode.html#26986">SystemVerilog Netlister Batch Mode</a></p>
<p>
<a id="pgfId-1098421"></a><a href="chap1_tk_Migrating_SystemVerilog_Integration_Designs_to_SystemVerilog_Designs.html#25222">Migrating SystemVerilog Integration Designs to SystemVerilog Designs</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1.html" id="prev" title="Introduction to Virtuoso SystemVerilog Netlister">Introduction to Virtuoso Syste ...</a></em></b><b><em><a href="chap1_ct_Benefits_of_SystemVerilog_Netlister_over_NC_Verilog_Netlister.html" id="nex" title="Benefits of SystemVerilog Netlister over NC Verilog Netlister">Benefits of SystemVerilog Netl ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>