/* Common code for x86 XSAVE extended state.

   Copyright (C) 2010-2022 Free Software Foundation, Inc.

   This file is part of GDB.

   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3 of the License, or
   (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */

#ifndef COMMON_X86_XSTATE_H
#define COMMON_X86_XSTATE_H

#include "nat/x86-cpuid.h"
#include <cstdint>

/* Function returns the xstate size based on the features
   supported in xcr0.  */
unsigned int get_x86_xstate_size (uint64_t xcr0);

/* Helper struct to return the CPUID values of the extended
   feature.  Example for AVX: ID = 3, size = 256, offset = 576.  */
struct x86_extended_feature
{
  unsigned int ID, size, offset;
};

/* Get xstate extended feature information based on the
   feature ID.  */
x86_extended_feature get_x86_extended_feature (unsigned int feature);

/* The extended state feature IDs in the state component bitmap.  */
#define X86_XSTATE_X87_ID     0
#define X86_XSTATE_SSE_ID     1
#define X86_XSTATE_AVX_ID     2
#define X86_XSTATE_BNDREGS_ID 3
#define X86_XSTATE_BNDCFG_ID  4
#define X86_XSTATE_K_ID       5
#define X86_XSTATE_ZMM_H_ID   6
#define X86_XSTATE_ZMM_ID     7
#define X86_XSTATE_PT_ID      8
#define X86_XSTATE_PKRU_ID    9

/* The extended state feature bits.  */
#define X86_XSTATE_X87		(1ULL << X86_XSTATE_X87_ID)
#define X86_XSTATE_SSE		(1ULL << X86_XSTATE_SSE_ID)
#define X86_XSTATE_AVX		(1ULL << X86_XSTATE_AVX_ID)
#define X86_XSTATE_BNDREGS	(1ULL << X86_XSTATE_BNDREGS_ID)
#define X86_XSTATE_BNDCFG	(1ULL << X86_XSTATE_BNDCFG_ID)
#define X86_XSTATE_MPX		(X86_XSTATE_BNDREGS | X86_XSTATE_BNDCFG)

/* AVX 512 adds three feature bits.  All three must be enabled.  */
#define X86_XSTATE_K		(1ULL << X86_XSTATE_K_ID)
#define X86_XSTATE_ZMM_H	(1ULL << X86_XSTATE_ZMM_H_ID)
#define X86_XSTATE_ZMM		(1ULL << X86_XSTATE_ZMM_ID)
#define X86_XSTATE_AVX512	(X86_XSTATE_K | X86_XSTATE_ZMM_H \
				 | X86_XSTATE_ZMM)

#define X86_XSTATE_PKRU		(1ULL << X86_XSTATE_PKRU_ID)

/* Supported mask and size of the extended state.  */
#define X86_XSTATE_X87_MASK	X86_XSTATE_X87
#define X86_XSTATE_SSE_MASK	(X86_XSTATE_X87 | X86_XSTATE_SSE)
#define X86_XSTATE_AVX_MASK	(X86_XSTATE_SSE_MASK | X86_XSTATE_AVX)
#define X86_XSTATE_MPX_MASK	(X86_XSTATE_SSE_MASK | X86_XSTATE_MPX)
#define X86_XSTATE_AVX_MPX_MASK	(X86_XSTATE_AVX_MASK | X86_XSTATE_MPX)
#define X86_XSTATE_AVX_AVX512_MASK	(X86_XSTATE_AVX_MASK | X86_XSTATE_AVX512)
#define X86_XSTATE_AVX_MPX_AVX512_PKU_MASK 	(X86_XSTATE_AVX_MPX_MASK\
					| X86_XSTATE_AVX512 | X86_XSTATE_PKRU)

#define X86_XSTATE_ALL_MASK		(X86_XSTATE_AVX_MPX_AVX512_PKU_MASK)

#define X86_XSTATE_SSE_SIZE	576

/* In case one of the MPX XCR0 bits is set we consider we have MPX.  */
#define HAS_MPX(XCR0) (((XCR0) & X86_XSTATE_MPX) != 0)
#define HAS_AVX(XCR0) (((XCR0) & X86_XSTATE_AVX) != 0)
#define HAS_AVX512(XCR0) (((XCR0) & X86_XSTATE_AVX512) != 0)
#define HAS_PKRU(XCR0) (((XCR0) & X86_XSTATE_PKRU) != 0)


/* Initial value for fctrl register, as defined in the X86 manual, and
   confirmed in the (Linux) kernel source.  When the x87 floating point
   feature is not enabled in an inferior we use this as the value of the
   fcrtl register.  */

#define I387_FCTRL_INIT_VAL 0x037f

/* Initial value for mxcsr register.  When the avx and sse floating point
   features are not enabled in an inferior we use this as the value of the
   mxcsr register.  */

#define I387_MXCSR_INIT_VAL 0x1f80

/* These structs should have the proper sizes and alignment on both
   i386 and x86-64 machines.  */

struct i387_fsave {
  /* All these are only sixteen bits, plus padding, except for fop (which
     is only eleven bits), and fooff / fioff (which are 32 bits each).  */
  unsigned short fctrl;
  unsigned short pad1;
  unsigned short fstat;
  unsigned short pad2;
  unsigned short ftag;
  unsigned short pad3;
  unsigned int fioff;
  unsigned short fiseg;
  unsigned short fop;
  unsigned int fooff;
  unsigned short foseg;
  unsigned short pad4;

  /* Space for eight 80-bit FP values.  */
  unsigned char st_space[80];
};

struct i387_fxsave {
  /* All these are only sixteen bits, plus padding, except for fop (which
     is only eleven bits), and fooff / fioff (which are 32 bits each).  */
  unsigned short fctrl;
  unsigned short fstat;
  unsigned short ftag;
  unsigned short fop;
  unsigned int fioff;
  unsigned short fiseg;
  unsigned short pad1;
  unsigned int fooff;
  unsigned short foseg;
  unsigned short pad12;

  unsigned int mxcsr;
  unsigned int pad3;

  /* Space for eight 80-bit FP values in 128-bit spaces.  */
  unsigned char st_space[128];

  /* Space for eight 128-bit XMM values, or 16 on x86-64.  */
  unsigned char xmm_space[256];
};

struct xsave_fixed_addresses {
  /* Size of i387_fxsave is 416 bytes.  */
  struct i387_fxsave fx;

  unsigned char reserved1[48];
  /* The extended control register 0 (the XFEATURE_ENABLED_MASK
     register).  */
  unsigned long long xcr0;

  unsigned char reserved2[40];

  /* The XSTATE_BV bit vector.  */
  unsigned long long xstate_bv;

  /* The XCOMP_BV bit vector.  */
  unsigned long long xcomp_bv;

  unsigned char reserved3[48];

  /* Byte 576.  End of registers with fixed position in XSAVE.
     The position of other XSAVE registers will be calculated
     from the appropriate CPUID calls.  */
};

class i387_xsave {
  /* Pointer to the legacy region of the XSAVE area.  Legacy region
     has fixed memory offsets.  */
  struct xsave_fixed_addresses *xsave_fixed =  nullptr;

  /* Pointer to the XSAVE area.  The purpose of the pointer is to use it
     as a base for calculating offsets of the extended region.  For example:
     avx_offset = xsave + CPUID_CALL_FOR (AVX);  */
  unsigned char *xsave = nullptr;

public:
  i387_xsave (const void *buf):
    xsave_fixed {(struct xsave_fixed_addresses *) buf},
    xsave {(unsigned char *) buf} {}

  i387_fxsave* get_fxsave () const
    {
      return &xsave_fixed->fx;
    }

  /* Get a reference to xcr0 register.  */
  unsigned long long& xcr0 () const
    {
      return xsave_fixed->xcr0;
    }

  /* Get a reference to xstate_bv register.  */
  unsigned long long& xstate_bv () const
    {
      return xsave_fixed->xstate_bv;
    }

  /* Get a reference to xcomp_bv register.  */
  unsigned long long& xcomp_bv () const
    {
      return xsave_fixed->xcomp_bv;
    }

  /* Memory address of ST values.  */
  unsigned char* st_space () const
    {
      return &get_fxsave ()->st_space[0];
    }

  /* Memory address of XMM values.  */
  unsigned char* xmm_space () const
    {
      return &get_fxsave ()->xmm_space[0];
    }

  /* Memory address of eight upper 128-bit YMM values, or 16 on x86-64.  */
  unsigned char* ymmh_space () const
    {
      return xsave + get_x86_extended_feature (X86_XSTATE_AVX_ID).offset;
    }

  /* Memory address of 4 bound registers values of 128 bits.  */
  unsigned char* mpx_bnd_space () const
    {
      return xsave + get_x86_extended_feature (X86_XSTATE_BNDREGS_ID).offset;
    }

  /* Memory address of 2 MPX configuration registers of 64 bits
     plus reserved space.  */
  unsigned char* mpx_cfg_space () const
    {
      return xsave + get_x86_extended_feature (X86_XSTATE_BNDCFG_ID).offset;
    }

  /* Memory address of 8 OpMask register values of 64 bits.  */
  unsigned char* k_space () const
    {
      return xsave + get_x86_extended_feature (X86_XSTATE_K_ID).offset;
    }

  /* Memory address of 16 256-bit zmm0-15.  */
  unsigned char* zmmh_low_space () const
    {
      return xsave + get_x86_extended_feature (X86_XSTATE_ZMM_H_ID).offset;
    }

  /* Memory address of 16 512-bit zmm16-31 values.  */
  unsigned char* zmmh_high_space () const
    {
      return xsave + get_x86_extended_feature (X86_XSTATE_ZMM_ID).offset;
    }

  /* Memory address of 1 32-bit PKRU register.  The HW XSTATE size for this
     feature is actually 64 bits, but WRPKRU/RDPKRU instructions ignore upper
     32 bits.  */
  unsigned char* pkru_space () const
    {
      return xsave + get_x86_extended_feature (X86_XSTATE_PKRU_ID).offset;
    }
};

#endif /* COMMON_X86_XSTATE_H */
