Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 21 00:36:53 2025
| Host         : Y_ELMenshawy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  129         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (129)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (270)
5. checking no_input_delay (20)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (129)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: clk_out/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (270)
--------------------------------------------------
 There are 270 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  282          inf        0.000                      0                  282           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           282 Endpoints
Min Delay           282 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.551ns  (logic 5.563ns (35.774%)  route 9.988ns (64.226%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.065     1.521    sign_calc/Abs_Result_reg_n_0_[15]
    SLICE_X60Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.645 r  sign_calc/segments_OBUF[6]_inst_i_102/O
                         net (fo=5, routed)           0.842     2.488    sign_calc/segments_OBUF[6]_inst_i_102_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.612 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           1.023     3.634    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I4_O)        0.150     3.784 r  sign_calc/segments_OBUF[6]_inst_i_81/O
                         net (fo=4, routed)           0.897     4.681    sign_calc/segments_OBUF[6]_inst_i_81_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.007 r  sign_calc/segments_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           1.228     6.235    sign_calc/segments_OBUF[6]_inst_i_58_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.359 r  sign_calc/segments_OBUF[6]_inst_i_44/O
                         net (fo=4, routed)           0.650     7.009    sign_calc/segments_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.133 r  sign_calc/segments_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.012     8.145    sign_calc/segments_OBUF[6]_inst_i_18_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.269 r  sign_calc/segments_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.811     9.080    sign_calc/segments_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I2_O)        0.124     9.204 r  sign_calc/segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.602     9.806    sign_calc/Display/in1[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.150     9.956 r  sign_calc/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.857    11.814    segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.737    15.551 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.551    segments[5]
    W6                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.307ns  (logic 5.772ns (37.711%)  route 9.534ns (62.289%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.065     1.521    sign_calc/Abs_Result_reg_n_0_[15]
    SLICE_X60Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.645 r  sign_calc/segments_OBUF[6]_inst_i_102/O
                         net (fo=5, routed)           0.842     2.488    sign_calc/segments_OBUF[6]_inst_i_102_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.612 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           1.023     3.634    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I4_O)        0.150     3.784 r  sign_calc/segments_OBUF[6]_inst_i_81/O
                         net (fo=4, routed)           0.897     4.681    sign_calc/segments_OBUF[6]_inst_i_81_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.007 r  sign_calc/segments_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           1.228     6.235    sign_calc/segments_OBUF[6]_inst_i_58_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.359 r  sign_calc/segments_OBUF[6]_inst_i_44/O
                         net (fo=4, routed)           0.655     7.014    sign_calc/segments_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.152     7.166 r  sign_calc/segments_OBUF[6]_inst_i_32/O
                         net (fo=3, routed)           1.123     8.289    sign_calc/segments_OBUF[6]_inst_i_32_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.332     8.621 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.415     9.036    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.160 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.606     9.766    sign_calc/Display/in1[1]
    SLICE_X65Y18         LUT4 (Prop_lut4_I3_O)        0.153     9.919 r  sign_calc/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.680    11.599    segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.707    15.307 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.307    segments[1]
    V5                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.304ns  (logic 5.565ns (36.365%)  route 9.739ns (63.635%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.065     1.521    sign_calc/Abs_Result_reg_n_0_[15]
    SLICE_X60Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.645 r  sign_calc/segments_OBUF[6]_inst_i_102/O
                         net (fo=5, routed)           0.842     2.488    sign_calc/segments_OBUF[6]_inst_i_102_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.612 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           1.023     3.634    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I4_O)        0.150     3.784 r  sign_calc/segments_OBUF[6]_inst_i_81/O
                         net (fo=4, routed)           0.897     4.681    sign_calc/segments_OBUF[6]_inst_i_81_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.007 r  sign_calc/segments_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           1.228     6.235    sign_calc/segments_OBUF[6]_inst_i_58_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.359 r  sign_calc/segments_OBUF[6]_inst_i_44/O
                         net (fo=4, routed)           0.655     7.014    sign_calc/segments_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.138 f  sign_calc/segments_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.806     7.944    sign_calc/segments_OBUF[6]_inst_i_30_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.068 f  sign_calc/segments_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.670     8.738    sign_calc/segments_OBUF[6]_inst_i_12_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.862 f  sign_calc/segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.836     9.698    sign_calc/Display/in1[0]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.152     9.850 r  sign_calc/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.716    11.567    segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.737    15.304 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.304    segments[4]
    U8                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.280ns  (logic 5.331ns (34.892%)  route 9.948ns (65.108%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.065     1.521    sign_calc/Abs_Result_reg_n_0_[15]
    SLICE_X60Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.645 r  sign_calc/segments_OBUF[6]_inst_i_102/O
                         net (fo=5, routed)           0.842     2.488    sign_calc/segments_OBUF[6]_inst_i_102_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.612 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           1.023     3.634    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I4_O)        0.150     3.784 r  sign_calc/segments_OBUF[6]_inst_i_81/O
                         net (fo=4, routed)           0.897     4.681    sign_calc/segments_OBUF[6]_inst_i_81_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.007 r  sign_calc/segments_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           1.228     6.235    sign_calc/segments_OBUF[6]_inst_i_58_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.359 r  sign_calc/segments_OBUF[6]_inst_i_44/O
                         net (fo=4, routed)           0.650     7.009    sign_calc/segments_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.133 r  sign_calc/segments_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.012     8.145    sign_calc/segments_OBUF[6]_inst_i_18_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.269 r  sign_calc/segments_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.811     9.080    sign_calc/segments_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I2_O)        0.124     9.204 r  sign_calc/segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.690     9.894    sign_calc/Display/in1[3]
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.124    10.018 r  sign_calc/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.730    11.748    segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.280 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.280    segments[0]
    U7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.262ns  (logic 5.547ns (36.343%)  route 9.715ns (63.657%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.065     1.521    sign_calc/Abs_Result_reg_n_0_[15]
    SLICE_X60Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.645 r  sign_calc/segments_OBUF[6]_inst_i_102/O
                         net (fo=5, routed)           0.842     2.488    sign_calc/segments_OBUF[6]_inst_i_102_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.612 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           1.023     3.634    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I4_O)        0.150     3.784 r  sign_calc/segments_OBUF[6]_inst_i_81/O
                         net (fo=4, routed)           0.897     4.681    sign_calc/segments_OBUF[6]_inst_i_81_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.007 r  sign_calc/segments_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           1.228     6.235    sign_calc/segments_OBUF[6]_inst_i_58_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.359 r  sign_calc/segments_OBUF[6]_inst_i_44/O
                         net (fo=4, routed)           0.655     7.014    sign_calc/segments_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.152     7.166 r  sign_calc/segments_OBUF[6]_inst_i_32/O
                         net (fo=3, routed)           1.123     8.289    sign_calc/segments_OBUF[6]_inst_i_32_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.332     8.621 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.415     9.036    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124     9.160 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.606     9.766    sign_calc/Display/in1[1]
    SLICE_X65Y18         LUT4 (Prop_lut4_I3_O)        0.124     9.890 r  sign_calc/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.861    11.751    segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.262 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.262    segments[6]
    W7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.178ns  (logic 5.336ns (35.153%)  route 9.843ns (64.847%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.065     1.521    sign_calc/Abs_Result_reg_n_0_[15]
    SLICE_X60Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.645 r  sign_calc/segments_OBUF[6]_inst_i_102/O
                         net (fo=5, routed)           0.842     2.488    sign_calc/segments_OBUF[6]_inst_i_102_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.612 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           1.023     3.634    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I4_O)        0.150     3.784 r  sign_calc/segments_OBUF[6]_inst_i_81/O
                         net (fo=4, routed)           0.897     4.681    sign_calc/segments_OBUF[6]_inst_i_81_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.007 r  sign_calc/segments_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           1.228     6.235    sign_calc/segments_OBUF[6]_inst_i_58_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.359 r  sign_calc/segments_OBUF[6]_inst_i_44/O
                         net (fo=4, routed)           0.650     7.009    sign_calc/segments_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.133 r  sign_calc/segments_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.012     8.145    sign_calc/segments_OBUF[6]_inst_i_18_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.269 r  sign_calc/segments_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.811     9.080    sign_calc/segments_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I2_O)        0.124     9.204 r  sign_calc/segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.602     9.806    sign_calc/Display/in1[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.124     9.930 r  sign_calc/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.712    11.643    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.178 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.178    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.006ns  (logic 5.320ns (35.451%)  route 9.687ns (64.549%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.065     1.521    sign_calc/Abs_Result_reg_n_0_[15]
    SLICE_X60Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.645 r  sign_calc/segments_OBUF[6]_inst_i_102/O
                         net (fo=5, routed)           0.842     2.488    sign_calc/segments_OBUF[6]_inst_i_102_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.124     2.612 r  sign_calc/segments_OBUF[6]_inst_i_92/O
                         net (fo=8, routed)           1.023     3.634    sign_calc/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I4_O)        0.150     3.784 r  sign_calc/segments_OBUF[6]_inst_i_81/O
                         net (fo=4, routed)           0.897     4.681    sign_calc/segments_OBUF[6]_inst_i_81_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.007 r  sign_calc/segments_OBUF[6]_inst_i_58/O
                         net (fo=7, routed)           1.228     6.235    sign_calc/segments_OBUF[6]_inst_i_58_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.359 r  sign_calc/segments_OBUF[6]_inst_i_44/O
                         net (fo=4, routed)           0.655     7.014    sign_calc/segments_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.138 r  sign_calc/segments_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.806     7.944    sign_calc/segments_OBUF[6]_inst_i_30_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.068 r  sign_calc/segments_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.670     8.738    sign_calc/segments_OBUF[6]_inst_i_12_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.862 r  sign_calc/segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.836     9.698    sign_calc/Display/in1[0]
    SLICE_X65Y18         LUT4 (Prop_lut4_I3_O)        0.124     9.822 r  sign_calc/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664    11.487    segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.006 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.006    segments[2]
    U5                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.918ns  (logic 3.957ns (49.968%)  route 3.962ns (50.032%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE                         0.000     0.000 r  MySPM/done_reg/C
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MySPM/done_reg/Q
                         net (fo=5, routed)           3.962     4.418    done_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.918 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     7.918    done
    V14                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            MySPM/Y_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 1.454ns (20.633%)  route 5.592ns (79.367%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=125, routed)         5.592     7.046    MySPM/R_IBUF
    SLICE_X65Y44         FDCE                                         f  MySPM/Y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            MySPM/Y_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 1.454ns (20.633%)  route 5.592ns (79.367%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=125, routed)         5.592     7.046    MySPM/R_IBUF
    SLICE_X65Y44         FDCE                                         f  MySPM/Y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC/Sync/META_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNC/Sync/sig1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE                         0.000     0.000 r  BTNC/Sync/META_reg/C
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BTNC/Sync/META_reg/Q
                         net (fo=1, routed)           0.114     0.255    BTNC/Sync/META
    SLICE_X32Y18         FDCE                                         r  BTNC/Sync/sig1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC/Deb/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNC/Deb/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE                         0.000     0.000 r  BTNC/Deb/q2_reg/C
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  BTNC/Deb/q2_reg/Q
                         net (fo=2, routed)           0.134     0.262    BTNC/Deb/q2
    SLICE_X32Y18         FDCE                                         r  BTNC/Deb/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/P_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.324%)  route 0.128ns (47.676%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE                         0.000     0.000 r  MySPM/P_reg_reg[11]/C
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/P_reg_reg[11]/Q
                         net (fo=2, routed)           0.128     0.269    MySPM/P_reg_reg_n_0_[11]
    SLICE_X58Y15         FDCE                                         r  MySPM/P_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/P_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.128ns (47.398%)  route 0.142ns (52.602%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE                         0.000     0.000 r  MySPM/P_reg_reg[8]/C
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MySPM/P_reg_reg[8]/Q
                         net (fo=2, routed)           0.142     0.270    MySPM/P_reg_reg_n_0_[8]
    SLICE_X58Y14         FDCE                                         r  MySPM/P_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/P_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE                         0.000     0.000 r  MySPM/P_reg_reg[10]/C
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/P_reg_reg[10]/Q
                         net (fo=2, routed)           0.131     0.272    MySPM/P_reg_reg_n_0_[10]
    SLICE_X58Y14         FDCE                                         r  MySPM/P_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/P_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.906%)  route 0.136ns (49.094%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE                         0.000     0.000 r  MySPM/P_reg_reg[1]/C
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/P_reg_reg[1]/Q
                         net (fo=2, routed)           0.136     0.277    MySPM/P_reg_reg_n_0_[1]
    SLICE_X58Y13         FDCE                                         r  MySPM/P_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR/Deb/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNR/Deb/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE                         0.000     0.000 r  BTNR/Deb/q2_reg/C
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  BTNR/Deb/q2_reg/Q
                         net (fo=2, routed)           0.134     0.282    BTNR/Deb/q2
    SLICE_X46Y16         FDCE                                         r  BTNR/Deb/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL/Sync/sig1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNL/posedgedet/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE                         0.000     0.000 r  BTNL/Sync/sig1_reg/C
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  BTNL/Sync/sig1_reg/Q
                         net (fo=3, routed)           0.098     0.239    BTNL/posedgedet/t2
    SLICE_X50Y16         LUT4 (Prop_lut4_I2_O)        0.045     0.284 r  BTNL/posedgedet/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.284    BTNL/posedgedet/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X50Y16         FDPE                                         r  BTNL/posedgedet/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL/Deb/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNL/Sync/META_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE                         0.000     0.000 r  BTNL/Deb/q2_reg/C
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BTNL/Deb/q2_reg/Q
                         net (fo=2, routed)           0.099     0.240    BTNL/Deb/q2
    SLICE_X46Y16         LUT4 (Prop_lut4_I2_O)        0.045     0.285 r  BTNL/Deb/META_i_1__0/O
                         net (fo=1, routed)           0.000     0.285    BTNL/Sync/t1
    SLICE_X46Y16         FDCE                                         r  BTNL/Sync/META_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL/Sync/sig1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNL/posedgedet/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE                         0.000     0.000 r  BTNL/Sync/sig1_reg/C
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BTNL/Sync/sig1_reg/Q
                         net (fo=3, routed)           0.102     0.243    BTNL/posedgedet/t2
    SLICE_X50Y16         LUT4 (Prop_lut4_I2_O)        0.045     0.288 r  BTNL/posedgedet/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.288    BTNL/posedgedet/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X50Y16         FDCE                                         r  BTNL/posedgedet/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





