# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../compare_add.srcs/sources_1/new/comp_add.vhd" \
"../../../../compare_add.srcs/sim_1/new/comp_add_tb.vhd" \

# Do not sort compile order
nosort
