============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 20 2025  10:46:55 am
  Module:                 up_counter_4bit
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                           
  Gate    Instances  Area  Library 
-----------------------------------
DFFTRX4           3  0.000    fast 
EDFFTRX4          1  0.000    fast 
INVXL             1  0.000    fast 
NOR2BXL           2  0.000    fast 
XNOR2X1           1  0.000    fast 
XOR2X4            1  0.000    fast 
-----------------------------------
total             9  0.000         


                                      
     Type      Instances  Area Area % 
--------------------------------------
sequential             4 0.000    0.0 
inverter               1 0.000    0.0 
logic                  4 0.000    0.0 
physical_cells         0 0.000    0.0 
--------------------------------------
total                  9 0.000    0.0 

