NDFramePage.OnPageTitleLoaded("File:axi_lite_spi_master.v","axi_lite_spi_master.v");NDSummary.OnSummaryLoaded("File:axi_lite_spi_master.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"],["Variables","Variable"]],[[86,0,2,"axi_lite_spi_master.v","axi_lite_spi_master.v"],[87,0,3,"Authors","Authors"],[88,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[89,0,3,"Dates","Dates"],[90,0,1,"2025/04/30","2025/04/30"],[91,0,3,"Information","Information"],[92,0,4,"Brief","Brief"],[93,0,4,"License MIT","License_MIT"],[114,0,5,"axi_lite_spi_master","axi_lite_spi_master"],[95,0,6,"up_rreq","axi_lite_spi_master.up_rreq"],[96,0,6,"up_rack","axi_lite_spi_master.up_rack"],[97,0,6,"up_raddr","axi_lite_spi_master.up_raddr"],[98,0,6,"up_rdata","axi_lite_spi_master.up_rdata"],[99,0,6,"up_wreq","axi_lite_spi_master.up_wreq"],[100,0,6,"up_wack","axi_lite_spi_master.up_wack"],[101,0,6,"up_waddr","axi_lite_spi_master.up_waddr"],[102,0,6,"up_wdata","axi_lite_spi_master.up_wdata"],[103,0,3,"Instantianted Modules","axi_lite_spi_master.Instantianted_Modules"],[104,0,5,"inst_up_axi","inst_up_axi"],[125,0,5,"inst_up_spi_master","inst_up_spi_master"]]);