{"Source Block": ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@119:129@HdlIdDef", "  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n  wire            pwm_gen_resetn;\n  wire            ext_sync_s;\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  axi_pwm_gen_regmap #(\n"], "Clone Blocks": [["hdl/library/axi_pulse_gen/axi_pulse_gen.v@88:98", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  pulse_width_s;\n  wire    [31:0]  pulse_period_s;\n  wire            load_config_s;\n  wire            pulse_gen_resetn;\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  axi_pulse_gen_regmap #(\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@117:127", "  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n  wire            pwm_gen_resetn;\n  wire            ext_sync_s;\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@116:126", "  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n  wire            pwm_gen_resetn;\n  wire            ext_sync_s;\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@118:128", "  wire   [127:0]  pwm_width_s;\n  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n  wire            pwm_gen_resetn;\n  wire            ext_sync_s;\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@121:131", "  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n  wire            pwm_gen_resetn;\n  wire            ext_sync_s;\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  axi_pwm_gen_regmap #(\n    .ID (ID),\n    .ASYNC_CLK_EN (ASYNC_CLK_EN),\n"]], "Diff Content": {"Delete": [], "Add": [[124, "  wire            pause_cnt;\n"], [124, "  wire            offset_alignment_ready;\n"]]}}