#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcbc7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcbc940 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xcaf2d0 .functor NOT 1, L_0xd09fb0, C4<0>, C4<0>, C4<0>;
L_0xd09d90 .functor XOR 2, L_0xd09c30, L_0xd09cf0, C4<00>, C4<00>;
L_0xd09ea0 .functor XOR 2, L_0xd09d90, L_0xd09e00, C4<00>, C4<00>;
v0xd05950_0 .net *"_ivl_10", 1 0, L_0xd09e00;  1 drivers
v0xd05a50_0 .net *"_ivl_12", 1 0, L_0xd09ea0;  1 drivers
v0xd05b30_0 .net *"_ivl_2", 1 0, L_0xd08d10;  1 drivers
v0xd05bf0_0 .net *"_ivl_4", 1 0, L_0xd09c30;  1 drivers
v0xd05cd0_0 .net *"_ivl_6", 1 0, L_0xd09cf0;  1 drivers
v0xd05e00_0 .net *"_ivl_8", 1 0, L_0xd09d90;  1 drivers
v0xd05ee0_0 .net "a", 0 0, v0xd02b60_0;  1 drivers
v0xd05f80_0 .net "b", 0 0, v0xd02c00_0;  1 drivers
v0xd06020_0 .net "c", 0 0, v0xd02ca0_0;  1 drivers
v0xd060c0_0 .var "clk", 0 0;
v0xd06160_0 .net "d", 0 0, v0xd02de0_0;  1 drivers
v0xd06200_0 .net "out_pos_dut", 0 0, L_0xd099b0;  1 drivers
v0xd062a0_0 .net "out_pos_ref", 0 0, L_0xd077d0;  1 drivers
v0xd06340_0 .net "out_sop_dut", 0 0, L_0xd08730;  1 drivers
v0xd063e0_0 .net "out_sop_ref", 0 0, L_0xcdd310;  1 drivers
v0xd06480_0 .var/2u "stats1", 223 0;
v0xd06520_0 .var/2u "strobe", 0 0;
v0xd065c0_0 .net "tb_match", 0 0, L_0xd09fb0;  1 drivers
v0xd06690_0 .net "tb_mismatch", 0 0, L_0xcaf2d0;  1 drivers
v0xd06730_0 .net "wavedrom_enable", 0 0, v0xd030b0_0;  1 drivers
v0xd06800_0 .net "wavedrom_title", 511 0, v0xd03150_0;  1 drivers
L_0xd08d10 .concat [ 1 1 0 0], L_0xd077d0, L_0xcdd310;
L_0xd09c30 .concat [ 1 1 0 0], L_0xd077d0, L_0xcdd310;
L_0xd09cf0 .concat [ 1 1 0 0], L_0xd099b0, L_0xd08730;
L_0xd09e00 .concat [ 1 1 0 0], L_0xd077d0, L_0xcdd310;
L_0xd09fb0 .cmp/eeq 2, L_0xd08d10, L_0xd09ea0;
S_0xcbcad0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xcbc940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xcaf6b0 .functor AND 1, v0xd02ca0_0, v0xd02de0_0, C4<1>, C4<1>;
L_0xcafa90 .functor NOT 1, v0xd02b60_0, C4<0>, C4<0>, C4<0>;
L_0xcafe70 .functor NOT 1, v0xd02c00_0, C4<0>, C4<0>, C4<0>;
L_0xcb00f0 .functor AND 1, L_0xcafa90, L_0xcafe70, C4<1>, C4<1>;
L_0xcc7340 .functor AND 1, L_0xcb00f0, v0xd02ca0_0, C4<1>, C4<1>;
L_0xcdd310 .functor OR 1, L_0xcaf6b0, L_0xcc7340, C4<0>, C4<0>;
L_0xd06c50 .functor NOT 1, v0xd02c00_0, C4<0>, C4<0>, C4<0>;
L_0xd06cc0 .functor OR 1, L_0xd06c50, v0xd02de0_0, C4<0>, C4<0>;
L_0xd06dd0 .functor AND 1, v0xd02ca0_0, L_0xd06cc0, C4<1>, C4<1>;
L_0xd06e90 .functor NOT 1, v0xd02b60_0, C4<0>, C4<0>, C4<0>;
L_0xd06f60 .functor OR 1, L_0xd06e90, v0xd02c00_0, C4<0>, C4<0>;
L_0xd06fd0 .functor AND 1, L_0xd06dd0, L_0xd06f60, C4<1>, C4<1>;
L_0xd07150 .functor NOT 1, v0xd02c00_0, C4<0>, C4<0>, C4<0>;
L_0xd071c0 .functor OR 1, L_0xd07150, v0xd02de0_0, C4<0>, C4<0>;
L_0xd070e0 .functor AND 1, v0xd02ca0_0, L_0xd071c0, C4<1>, C4<1>;
L_0xd07350 .functor NOT 1, v0xd02b60_0, C4<0>, C4<0>, C4<0>;
L_0xd07450 .functor OR 1, L_0xd07350, v0xd02de0_0, C4<0>, C4<0>;
L_0xd07510 .functor AND 1, L_0xd070e0, L_0xd07450, C4<1>, C4<1>;
L_0xd076c0 .functor XNOR 1, L_0xd06fd0, L_0xd07510, C4<0>, C4<0>;
v0xcaec00_0 .net *"_ivl_0", 0 0, L_0xcaf6b0;  1 drivers
v0xcaf000_0 .net *"_ivl_12", 0 0, L_0xd06c50;  1 drivers
v0xcaf3e0_0 .net *"_ivl_14", 0 0, L_0xd06cc0;  1 drivers
v0xcaf7c0_0 .net *"_ivl_16", 0 0, L_0xd06dd0;  1 drivers
v0xcafba0_0 .net *"_ivl_18", 0 0, L_0xd06e90;  1 drivers
v0xcaff80_0 .net *"_ivl_2", 0 0, L_0xcafa90;  1 drivers
v0xcb0200_0 .net *"_ivl_20", 0 0, L_0xd06f60;  1 drivers
v0xd010d0_0 .net *"_ivl_24", 0 0, L_0xd07150;  1 drivers
v0xd011b0_0 .net *"_ivl_26", 0 0, L_0xd071c0;  1 drivers
v0xd01290_0 .net *"_ivl_28", 0 0, L_0xd070e0;  1 drivers
v0xd01370_0 .net *"_ivl_30", 0 0, L_0xd07350;  1 drivers
v0xd01450_0 .net *"_ivl_32", 0 0, L_0xd07450;  1 drivers
v0xd01530_0 .net *"_ivl_36", 0 0, L_0xd076c0;  1 drivers
L_0x7f65a45f7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd015f0_0 .net *"_ivl_38", 0 0, L_0x7f65a45f7018;  1 drivers
v0xd016d0_0 .net *"_ivl_4", 0 0, L_0xcafe70;  1 drivers
v0xd017b0_0 .net *"_ivl_6", 0 0, L_0xcb00f0;  1 drivers
v0xd01890_0 .net *"_ivl_8", 0 0, L_0xcc7340;  1 drivers
v0xd01970_0 .net "a", 0 0, v0xd02b60_0;  alias, 1 drivers
v0xd01a30_0 .net "b", 0 0, v0xd02c00_0;  alias, 1 drivers
v0xd01af0_0 .net "c", 0 0, v0xd02ca0_0;  alias, 1 drivers
v0xd01bb0_0 .net "d", 0 0, v0xd02de0_0;  alias, 1 drivers
v0xd01c70_0 .net "out_pos", 0 0, L_0xd077d0;  alias, 1 drivers
v0xd01d30_0 .net "out_sop", 0 0, L_0xcdd310;  alias, 1 drivers
v0xd01df0_0 .net "pos0", 0 0, L_0xd06fd0;  1 drivers
v0xd01eb0_0 .net "pos1", 0 0, L_0xd07510;  1 drivers
L_0xd077d0 .functor MUXZ 1, L_0x7f65a45f7018, L_0xd06fd0, L_0xd076c0, C4<>;
S_0xd02030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xcbc940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xd02b60_0 .var "a", 0 0;
v0xd02c00_0 .var "b", 0 0;
v0xd02ca0_0 .var "c", 0 0;
v0xd02d40_0 .net "clk", 0 0, v0xd060c0_0;  1 drivers
v0xd02de0_0 .var "d", 0 0;
v0xd02ed0_0 .var/2u "fail", 0 0;
v0xd02f70_0 .var/2u "fail1", 0 0;
v0xd03010_0 .net "tb_match", 0 0, L_0xd09fb0;  alias, 1 drivers
v0xd030b0_0 .var "wavedrom_enable", 0 0;
v0xd03150_0 .var "wavedrom_title", 511 0;
E_0xcbb120/0 .event negedge, v0xd02d40_0;
E_0xcbb120/1 .event posedge, v0xd02d40_0;
E_0xcbb120 .event/or E_0xcbb120/0, E_0xcbb120/1;
S_0xd02360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xd02030;
 .timescale -12 -12;
v0xd025a0_0 .var/2s "i", 31 0;
E_0xcbafc0 .event posedge, v0xd02d40_0;
S_0xd026a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xd02030;
 .timescale -12 -12;
v0xd028a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd02980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xd02030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd03330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xcbc940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd07980 .functor NOT 1, v0xd02b60_0, C4<0>, C4<0>, C4<0>;
L_0xd07a10 .functor NOT 1, v0xd02c00_0, C4<0>, C4<0>, C4<0>;
L_0xd07bb0 .functor AND 1, L_0xd07980, L_0xd07a10, C4<1>, C4<1>;
L_0xd07cc0 .functor NOT 1, v0xd02ca0_0, C4<0>, C4<0>, C4<0>;
L_0xd07e70 .functor AND 1, L_0xd07bb0, L_0xd07cc0, C4<1>, C4<1>;
L_0xd07f80 .functor AND 1, L_0xd07e70, v0xd02de0_0, C4<1>, C4<1>;
L_0xd08190 .functor AND 1, v0xd02b60_0, v0xd02c00_0, C4<1>, C4<1>;
L_0xd08310 .functor AND 1, L_0xd08190, v0xd02ca0_0, C4<1>, C4<1>;
L_0xd08420 .functor NOT 1, v0xd02de0_0, C4<0>, C4<0>, C4<0>;
L_0xd08490 .functor AND 1, L_0xd08310, L_0xd08420, C4<1>, C4<1>;
L_0xd08600 .functor OR 1, L_0xd07f80, L_0xd08490, C4<0>, C4<0>;
L_0xd086c0 .functor AND 1, v0xd02b60_0, v0xd02c00_0, C4<1>, C4<1>;
L_0xd087a0 .functor AND 1, L_0xd086c0, v0xd02ca0_0, C4<1>, C4<1>;
L_0xd08860 .functor AND 1, L_0xd087a0, v0xd02de0_0, C4<1>, C4<1>;
L_0xd08730 .functor OR 1, L_0xd08600, L_0xd08860, C4<0>, C4<0>;
L_0xd08a90 .functor NOT 1, v0xd02b60_0, C4<0>, C4<0>, C4<0>;
L_0xd08b90 .functor NOT 1, v0xd02c00_0, C4<0>, C4<0>, C4<0>;
L_0xd08c00 .functor OR 1, L_0xd08a90, L_0xd08b90, C4<0>, C4<0>;
L_0xd08db0 .functor NOT 1, v0xd02ca0_0, C4<0>, C4<0>, C4<0>;
L_0xd08e20 .functor OR 1, L_0xd08c00, L_0xd08db0, C4<0>, C4<0>;
L_0xd08fe0 .functor OR 1, L_0xd08e20, v0xd02de0_0, C4<0>, C4<0>;
L_0xd090a0 .functor OR 1, v0xd02b60_0, v0xd02c00_0, C4<0>, C4<0>;
L_0xd091d0 .functor OR 1, L_0xd090a0, v0xd02ca0_0, C4<0>, C4<0>;
L_0xd09290 .functor NOT 1, v0xd02de0_0, C4<0>, C4<0>, C4<0>;
L_0xd093d0 .functor OR 1, L_0xd091d0, L_0xd09290, C4<0>, C4<0>;
L_0xd094e0 .functor AND 1, L_0xd08fe0, L_0xd093d0, C4<1>, C4<1>;
L_0xd096d0 .functor OR 1, v0xd02b60_0, v0xd02c00_0, C4<0>, C4<0>;
L_0xd09740 .functor OR 1, L_0xd096d0, v0xd02ca0_0, C4<0>, C4<0>;
L_0xd098f0 .functor OR 1, L_0xd09740, v0xd02de0_0, C4<0>, C4<0>;
L_0xd099b0 .functor AND 1, L_0xd094e0, L_0xd098f0, C4<1>, C4<1>;
v0xd034f0_0 .net *"_ivl_0", 0 0, L_0xd07980;  1 drivers
v0xd035d0_0 .net *"_ivl_10", 0 0, L_0xd07f80;  1 drivers
v0xd036b0_0 .net *"_ivl_12", 0 0, L_0xd08190;  1 drivers
v0xd037a0_0 .net *"_ivl_14", 0 0, L_0xd08310;  1 drivers
v0xd03880_0 .net *"_ivl_16", 0 0, L_0xd08420;  1 drivers
v0xd039b0_0 .net *"_ivl_18", 0 0, L_0xd08490;  1 drivers
v0xd03a90_0 .net *"_ivl_2", 0 0, L_0xd07a10;  1 drivers
v0xd03b70_0 .net *"_ivl_20", 0 0, L_0xd08600;  1 drivers
v0xd03c50_0 .net *"_ivl_22", 0 0, L_0xd086c0;  1 drivers
v0xd03dc0_0 .net *"_ivl_24", 0 0, L_0xd087a0;  1 drivers
v0xd03ea0_0 .net *"_ivl_26", 0 0, L_0xd08860;  1 drivers
v0xd03f80_0 .net *"_ivl_30", 0 0, L_0xd08a90;  1 drivers
v0xd04060_0 .net *"_ivl_32", 0 0, L_0xd08b90;  1 drivers
v0xd04140_0 .net *"_ivl_34", 0 0, L_0xd08c00;  1 drivers
v0xd04220_0 .net *"_ivl_36", 0 0, L_0xd08db0;  1 drivers
v0xd04300_0 .net *"_ivl_38", 0 0, L_0xd08e20;  1 drivers
v0xd043e0_0 .net *"_ivl_4", 0 0, L_0xd07bb0;  1 drivers
v0xd045d0_0 .net *"_ivl_40", 0 0, L_0xd08fe0;  1 drivers
v0xd046b0_0 .net *"_ivl_42", 0 0, L_0xd090a0;  1 drivers
v0xd04790_0 .net *"_ivl_44", 0 0, L_0xd091d0;  1 drivers
v0xd04870_0 .net *"_ivl_46", 0 0, L_0xd09290;  1 drivers
v0xd04950_0 .net *"_ivl_48", 0 0, L_0xd093d0;  1 drivers
v0xd04a30_0 .net *"_ivl_50", 0 0, L_0xd094e0;  1 drivers
v0xd04b10_0 .net *"_ivl_52", 0 0, L_0xd096d0;  1 drivers
v0xd04bf0_0 .net *"_ivl_54", 0 0, L_0xd09740;  1 drivers
v0xd04cd0_0 .net *"_ivl_56", 0 0, L_0xd098f0;  1 drivers
v0xd04db0_0 .net *"_ivl_6", 0 0, L_0xd07cc0;  1 drivers
v0xd04e90_0 .net *"_ivl_8", 0 0, L_0xd07e70;  1 drivers
v0xd04f70_0 .net "a", 0 0, v0xd02b60_0;  alias, 1 drivers
v0xd05010_0 .net "b", 0 0, v0xd02c00_0;  alias, 1 drivers
v0xd05100_0 .net "c", 0 0, v0xd02ca0_0;  alias, 1 drivers
v0xd051f0_0 .net "d", 0 0, v0xd02de0_0;  alias, 1 drivers
v0xd052e0_0 .net "out_pos", 0 0, L_0xd099b0;  alias, 1 drivers
v0xd055b0_0 .net "out_sop", 0 0, L_0xd08730;  alias, 1 drivers
S_0xd05730 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xcbc940;
 .timescale -12 -12;
E_0xca49f0 .event anyedge, v0xd06520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd06520_0;
    %nor/r;
    %assign/vec4 v0xd06520_0, 0;
    %wait E_0xca49f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd02030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd02ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd02f70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd02030;
T_4 ;
    %wait E_0xcbb120;
    %load/vec4 v0xd03010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd02ed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd02030;
T_5 ;
    %wait E_0xcbafc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %wait E_0xcbafc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %wait E_0xcbafc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %wait E_0xcbafc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %wait E_0xcbafc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %wait E_0xcbafc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %wait E_0xcbafc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %wait E_0xcbafc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %wait E_0xcbafc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %wait E_0xcbafc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %wait E_0xcbafc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %wait E_0xcbafc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %wait E_0xcbafc0;
    %load/vec4 v0xd02ed0_0;
    %store/vec4 v0xd02f70_0, 0, 1;
    %fork t_1, S_0xd02360;
    %jmp t_0;
    .scope S_0xd02360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd025a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xd025a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xcbafc0;
    %load/vec4 v0xd025a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd025a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd025a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xd02030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcbb120;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd02de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd02c00_0, 0;
    %assign/vec4 v0xd02b60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd02ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xd02f70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xcbc940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd060c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd06520_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xcbc940;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd060c0_0;
    %inv;
    %store/vec4 v0xd060c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xcbc940;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd02d40_0, v0xd06690_0, v0xd05ee0_0, v0xd05f80_0, v0xd06020_0, v0xd06160_0, v0xd063e0_0, v0xd06340_0, v0xd062a0_0, v0xd06200_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xcbc940;
T_9 ;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd06480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xcbc940;
T_10 ;
    %wait E_0xcbb120;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd06480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd06480_0, 4, 32;
    %load/vec4 v0xd065c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd06480_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd06480_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd06480_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd063e0_0;
    %load/vec4 v0xd063e0_0;
    %load/vec4 v0xd06340_0;
    %xor;
    %load/vec4 v0xd063e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd06480_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd06480_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd062a0_0;
    %load/vec4 v0xd062a0_0;
    %load/vec4 v0xd06200_0;
    %xor;
    %load/vec4 v0xd062a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd06480_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd06480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd06480_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response22/top_module.sv";
