// Seed: 805165869
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output tri1 id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output supply0 id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = -1;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign id_8 = id_10;
endmodule
