git clone --depth 1 --no-tags https://github.com/kaitoukito/YSYX-NJU-Group.git f:/verilog_sva_gh_scraper/data/full_repos/384108382
git clone --depth 1 --no-tags https://github.com/sudhamshu091/ldpc-encoder-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/378471249
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/FIVER.git f:/verilog_sva_gh_scraper/data/full_repos/379899269
git clone --depth 1 --no-tags https://github.com/dininduwm/RV32IM-pipeline-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/379843839
git clone --depth 1 --no-tags https://github.com/lucasbrasilino/axis_exec_op.git f:/verilog_sva_gh_scraper/data/full_repos/383190555
git clone --depth 1 --no-tags https://github.com/hao0527/fpga-ov2640_fifo_spi.git f:/verilog_sva_gh_scraper/data/full_repos/382537094
git clone --depth 1 --no-tags https://github.com/nhpoole/mixed_signal_mmwave_edge_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/382989453
git clone --depth 1 --no-tags https://github.com/KastnerRG/AKER-Access-Control.git f:/verilog_sva_gh_scraper/data/full_repos/379988044
git clone --depth 1 --no-tags https://github.com/martandrMC/cpu-design.git f:/verilog_sva_gh_scraper/data/full_repos/378211370
git clone --depth 1 --no-tags https://github.com/minhna1112/AdaptiveFilter-LMS-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/378352119
git clone --depth 1 --no-tags https://github.com/lnis-uofu/SOFA-Plus-eFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/377262170
git clone --depth 1 --no-tags https://github.com/mabrains/caravel_user_project_Analog_LDO_DPLL.git f:/verilog_sva_gh_scraper/data/full_repos/378751898
git clone --depth 1 --no-tags https://github.com/Ethan-yh/Nexys4DDR-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/379890441
git clone --depth 1 --no-tags https://github.com/jhz701/class_d_audio_amplifier.git f:/verilog_sva_gh_scraper/data/full_repos/377066914
git clone --depth 1 --no-tags https://github.com/Zyy438/fpga_uart.git f:/verilog_sva_gh_scraper/data/full_repos/380537881
git clone --depth 1 --no-tags https://github.com/TernenceCao/MyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/376298516
git clone --depth 1 --no-tags https://github.com/veeYceeY/AUK-V-Aethia.git f:/verilog_sva_gh_scraper/data/full_repos/378885856
git clone --depth 1 --no-tags https://github.com/santoshkrishna4138/Sparse_Dense_Matrix_Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/382613123
git clone --depth 1 --no-tags https://github.com/iCopy-X-Community/icopyx-community-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/382319730
git clone --depth 1 --no-tags https://github.com/secworks/grain128.git f:/verilog_sva_gh_scraper/data/full_repos/377058859
git clone --depth 1 --no-tags https://github.com/andy39866821/FFT-Convolution-Verilog-Implmentation.git f:/verilog_sva_gh_scraper/data/full_repos/383061206
git clone --depth 1 --no-tags https://github.com/hankshyu/Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/382860064
git clone --depth 1 --no-tags https://github.com/Luca-Dalmasso/DLX.git f:/verilog_sva_gh_scraper/data/full_repos/382256243
git clone --depth 1 --no-tags https://github.com/ShaofengWu123/RISC-V-pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/378575810
git clone --depth 1 --no-tags https://github.com/while-TuRe/multicycle-CPU54.git f:/verilog_sva_gh_scraper/data/full_repos/384592891
git clone --depth 1 --no-tags https://github.com/IvyCharon/Verilog-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/382630680
git clone --depth 1 --no-tags https://github.com/xiyurain/UltraMIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/381321540
git clone --depth 1 --no-tags https://github.com/ombhilare999/Carry-Lookahead-Adder-Cocotb.git f:/verilog_sva_gh_scraper/data/full_repos/377784777
git clone --depth 1 --no-tags https://github.com/lxlonlyn/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/379585801
git clone --depth 1 --no-tags https://github.com/lakshmi-sathi/Analog-Neural-Network.git f:/verilog_sva_gh_scraper/data/full_repos/378329725
git clone --depth 1 --no-tags https://github.com/tastynoob/FPGA_verilog_easy_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/375269825
git clone --depth 1 --no-tags https://github.com/ZJU2018/ECDSA.git f:/verilog_sva_gh_scraper/data/full_repos/378423463
git clone --depth 1 --no-tags https://github.com/danhans42/fpga_booty.git f:/verilog_sva_gh_scraper/data/full_repos/381628629
git clone --depth 1 --no-tags https://github.com/ujjawalece/AES-and-DES-Implementation-in-Verilog-Xilinx-.git f:/verilog_sva_gh_scraper/data/full_repos/384232754
git clone --depth 1 --no-tags https://github.com/luuvanduc1999/UART_WithParityCodeCheck__Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/375297060
git clone --depth 1 --no-tags https://github.com/ChienKaiMa/Image-Processing-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/376455450
git clone --depth 1 --no-tags https://github.com/embedded-explorer/Verilog-Learning.git f:/verilog_sva_gh_scraper/data/full_repos/384905286
git clone --depth 1 --no-tags https://github.com/tharinduSamare/Multicore_processor_verilog_design.git f:/verilog_sva_gh_scraper/data/full_repos/378637250
git clone --depth 1 --no-tags https://github.com/YuanZhaoHui1999/trafficlight-based-on-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/382679471
git clone --depth 1 --no-tags https://github.com/h1kari/wrapped_hoggephase_project.git f:/verilog_sva_gh_scraper/data/full_repos/375239987
git clone --depth 1 --no-tags https://github.com/Dreadrik/fpga-stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/381388002
git clone --depth 1 --no-tags https://github.com/prasanthkumar333/apbtospi.git f:/verilog_sva_gh_scraper/data/full_repos/374663800
git clone --depth 1 --no-tags https://github.com/Repeerc/SJTAG-to-JTAG-for-STMP3770.git f:/verilog_sva_gh_scraper/data/full_repos/382370314
git clone --depth 1 --no-tags https://github.com/efabless/openfpga-2.git f:/verilog_sva_gh_scraper/data/full_repos/377538917
git clone --depth 1 --no-tags https://github.com/scarletea/MipsCPU_multi_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/378784303
git clone --depth 1 --no-tags https://github.com/7asebat/DCNN-Accelerator-FC.git f:/verilog_sva_gh_scraper/data/full_repos/382782606
git clone --depth 1 --no-tags https://github.com/microSharjeel/KNN.git f:/verilog_sva_gh_scraper/data/full_repos/379970372
git clone --depth 1 --no-tags https://github.com/jasonho610/FPGA_Biquad_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/380675928
git clone --depth 1 --no-tags https://github.com/wengshihao/RISC-V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/374651491
git clone --depth 1 --no-tags https://github.com/redchenjs/hub75e_led_controller_max10.git f:/verilog_sva_gh_scraper/data/full_repos/379621355
git clone --depth 1 --no-tags https://github.com/Ideasay/Course-AdvancedVLSI-EccDeisgn.git f:/verilog_sva_gh_scraper/data/full_repos/383400418
git clone --depth 1 --no-tags https://github.com/StrideZhou/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/376064725
git clone --depth 1 --no-tags https://github.com/dchwebb/FPGA_Risc_V_WS2812.git f:/verilog_sva_gh_scraper/data/full_repos/377286895
git clone --depth 1 --no-tags https://github.com/gautamshah6/Fruit-80-Cipher-Implementation-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/377779052
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-DottoriKun_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/377937021
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2.git f:/verilog_sva_gh_scraper/data/full_repos/382025092
git clone --depth 1 --no-tags https://github.com/Bingogogo8/fpga_stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/380626062
git clone --depth 1 --no-tags https://github.com/Shrutisinha22/VOTING-MACHINE-USING-ZEDBOARD.git f:/verilog_sva_gh_scraper/data/full_repos/380008399
git clone --depth 1 --no-tags https://github.com/embelon/wb_hyperram.git f:/verilog_sva_gh_scraper/data/full_repos/375040309
git clone --depth 1 --no-tags https://github.com/lrisora/FPGA-SHA256-UART.git f:/verilog_sva_gh_scraper/data/full_repos/379254395
git clone --depth 1 --no-tags https://github.com/while-TuRe/Single-cycle-CPU31.git f:/verilog_sva_gh_scraper/data/full_repos/384660872
git clone --depth 1 --no-tags https://github.com/Moeyulin/FPGAProject.git f:/verilog_sva_gh_scraper/data/full_repos/375392548
git clone --depth 1 --no-tags https://github.com/davidlenfesty/arvp-ofdm-modem-basics.git f:/verilog_sva_gh_scraper/data/full_repos/378498051
git clone --depth 1 --no-tags https://github.com/gayangana/multi-core-processor.git f:/verilog_sva_gh_scraper/data/full_repos/378102714
git clone --depth 1 --no-tags https://github.com/SahanGura/single-core-fpga-matrix-multiplyer.git f:/verilog_sva_gh_scraper/data/full_repos/374943313
git clone --depth 1 --no-tags https://github.com/no2fpga/no2muacm-bin.git f:/verilog_sva_gh_scraper/data/full_repos/380520560
git clone --depth 1 --no-tags https://github.com/Rajlee3107/HDLBits_Solution_Rajlee.git f:/verilog_sva_gh_scraper/data/full_repos/384842340
git clone --depth 1 --no-tags https://github.com/sidhantp1906/binary-to-csd.git f:/verilog_sva_gh_scraper/data/full_repos/378680633
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/vsd_lvs_lab.git f:/verilog_sva_gh_scraper/data/full_repos/381364745
git clone --depth 1 --no-tags https://github.com/dchwebb/propel_soc.git f:/verilog_sva_gh_scraper/data/full_repos/374710490
git clone --depth 1 --no-tags https://github.com/Purdue-SoCET/AFTx06_Caravel.git f:/verilog_sva_gh_scraper/data/full_repos/376390684
git clone --depth 1 --no-tags https://github.com/prateekmohan1/axi_ace.git f:/verilog_sva_gh_scraper/data/full_repos/380097055
git clone --depth 1 --no-tags https://github.com/shariethernet/Sequential-Binary-Multiplier---Design-and-Synthesis-with-Skywater-PDK.git f:/verilog_sva_gh_scraper/data/full_repos/377956200
git clone --depth 1 --no-tags https://github.com/ehao222/viterbe_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/380479714
git clone --depth 1 --no-tags https://github.com/vaibhav910/AHB-APB_BRIDGE.git f:/verilog_sva_gh_scraper/data/full_repos/375903674
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e16-co502-RISCV-pipeline-cpu-implementation-group04.git f:/verilog_sva_gh_scraper/data/full_repos/381903944
git clone --depth 1 --no-tags https://github.com/bricktrooper/Turing.git f:/verilog_sva_gh_scraper/data/full_repos/379758829
git clone --depth 1 --no-tags https://github.com/mohammadalikakavand/DSD-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/383831510
git clone --depth 1 --no-tags https://github.com/dheeru-karanam/Convolution-Neural-Network.git f:/verilog_sva_gh_scraper/data/full_repos/375673803
git clone --depth 1 --no-tags https://github.com/tlp19/MarsRover-returnSuccess3.git f:/verilog_sva_gh_scraper/data/full_repos/376297626
git clone --depth 1 --no-tags https://github.com/hoglet67/SerialULA.git f:/verilog_sva_gh_scraper/data/full_repos/383223797
git clone --depth 1 --no-tags https://github.com/nctu-ms07/Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/381027043
git clone --depth 1 --no-tags https://github.com/pranav-iitr/PID-controller.git f:/verilog_sva_gh_scraper/data/full_repos/382551458
git clone --depth 1 --no-tags https://github.com/eliecudkowicz/Implementation-of-Hummingbird-Encryption-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/380733428
git clone --depth 1 --no-tags https://github.com/shariethernet/Controlpath-Datapath-ASMD-DesigntoSynthesiswithSkywater130.git f:/verilog_sva_gh_scraper/data/full_repos/377550987
git clone --depth 1 --no-tags https://github.com/LynnL4/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/375941722
git clone --depth 1 --no-tags https://github.com/os-fpga/RTL_Benchmark.git f:/verilog_sva_gh_scraper/data/full_repos/381608175
git clone --depth 1 --no-tags https://github.com/heiallen/RISCV_CGRA.git f:/verilog_sva_gh_scraper/data/full_repos/377242190
git clone --depth 1 --no-tags https://github.com/aymhwd/RTLs-TBs.git f:/verilog_sva_gh_scraper/data/full_repos/383634409
git clone --depth 1 --no-tags https://github.com/NgoMinhNhan/LABs_of_AdvancedDigitalTechnique.git f:/verilog_sva_gh_scraper/data/full_repos/383661031
git clone --depth 1 --no-tags https://github.com/ManasMulpuri/MNIST-Fashion-Images-Detection---ES203-Digital-Systems-Project.git f:/verilog_sva_gh_scraper/data/full_repos/383699253
git clone --depth 1 --no-tags https://github.com/forkaduck/stepper.git f:/verilog_sva_gh_scraper/data/full_repos/379182689
git clone --depth 1 --no-tags https://github.com/Vishvas286/sparse-dense.git f:/verilog_sva_gh_scraper/data/full_repos/383342112
git clone --depth 1 --no-tags https://github.com/base-band/hardware.git f:/verilog_sva_gh_scraper/data/full_repos/383290695
git clone --depth 1 --no-tags https://github.com/KhanhNguyen1308/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/377783975
git clone --depth 1 --no-tags https://github.com/3anWater/basic-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/383394488
git clone --depth 1 --no-tags https://github.com/zyad19975/Pass-Keeper.git f:/verilog_sva_gh_scraper/data/full_repos/384434154
git clone --depth 1 --no-tags https://github.com/jayjunlee/AM04-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/379460511
git clone --depth 1 --no-tags https://github.com/nh-turja/CSE-460-Lab-Session-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/382560676
git clone --depth 1 --no-tags https://github.com/SmirnuX/SHA256_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/375130206
