{
  "id": "aug_ot_stateDiagram_00009_Inf_3",
  "source": "augmented_real_structure",
  "diagram_type": "stateDiagram",
  "code": "%%{Infra_IngressController}}}%%\nstateDiagram-v2\n    [Infra_IngressController] --> IDLE\n    IDLE --> FETCH: Kick-off\n    FETCH --> PARSE: Complete\n    PARSE --> ARB_READ: Valid\n    PARSE --> ERROR: Invalid\n    ARB_READ --> READ: Grant\n    READ --> ARB_WRITE: Complete\n    ARB_WRITE --> WRITE: Grant\n    WRITE --> CHAIN: Complete\n    CHAIN --> FETCH: Next\n    CHAIN --> COMPLETE: Last\n    COMPLETE --> IDLE: IRQ sent\n    ERROR --> IDLE: SW clear\n",
  "license": "mit",
  "compilation_status": "success",
  "cscw_dialogue": [
    {
      "turn_id": 1,
      "role": "Domain_Expert",
      "action_type": "propose",
      "utterance": "用户在这里会遇到 Infra_IngressController 的分支。",
      "elements_involved": [],
      "is_repair": false
    },
    {
      "turn_id": 2,
      "role": "Diagram_Editor",
      "action_type": "clarify",
      "utterance": "明白，所以它是承接上一步的，内容是 'Infra_IngressController'？",
      "elements_involved": [],
      "is_repair": false
    },
    {
      "turn_id": 3,
      "role": "Domain_Expert",
      "action_type": "confirm",
      "utterance": "嗯，这样看起来很清晰。",
      "elements_involved": [],
      "is_repair": false
    },
    {
      "turn_id": 4,
      "role": "Diagram_Editor",
      "action_type": "execute",
      "utterance": "[系统日志: Editor 更新了图表代码以反映上述结构]",
      "elements_involved": [
        "v2"
      ],
      "is_repair": false
    }
  ],
  "dialogue_metadata": {
    "total_turns": 4,
    "repair_count": 0,
    "grounding_acts_count": 2,
    "theoretical_framework": "Grounding in Communication (Clark & Brennan, 1991)"
  },
  "normalized_at": "2026-02-28T13:21:05Z",
  "extra": {
    "source_type": "github_search_special",
    "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/47f8a16641658f570a69c3af3c9724b29ea39187/projects/components/stream/docs/stream_has/assets/mermaid/05_channel_fsm.mmd",
    "github_repo": "sean-galloway/RTLDesignSherpa",
    "seed_id": "ot_stateDiagram_00009",
    "augmentation_domain": "Infra",
    "content_size": 607,
    "collected_at": "2026-02-06T10:36:43.251921",
    "license_name": "MIT License",
    "license_url": "https://api.github.com/licenses/mit",
    "repo_owner": "sean-galloway",
    "repo_name": "RTLDesignSherpa",
    "repo_stars": 8,
    "repo_forks": 1,
    "repo_topics": [
      "amba-apb",
      "amba-axi",
      "cocotb",
      "crossbar",
      "dma"
    ],
    "repo_language": "C++",
    "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
    "repo_created_at": "2023-06-15T21:56:48Z",
    "repo_updated_at": "2026-02-06T00:19:01Z"
  }
}