

================================================================
== Vitis HLS Report for 'EvalCircuit_Pipeline_VITIS_LOOP_100_1'
================================================================
* Date:           Mon Nov 17 18:41:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.040 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                      |
    +---------+---------+----------+----------+------+------+------------------------------------------------+
    |     1603|     1603|  8.015 us|  8.015 us|  1602|  1602|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_1  |     1601|     1601|         2|          1|          1|  1601|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [gatebygate.cpp:100]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %d_strm_cp, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %witness, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %d_strm, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln100 = store i11 0, i11 %i" [gatebygate.cpp:100]   --->   Operation 11 'store' 'store_ln100' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc" [gatebygate.cpp:100]   --->   Operation 12 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_21 = load i11 %i" [gatebygate.cpp:100]   --->   Operation 13 'load' 'i_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%icmp_ln100 = icmp_eq  i11 %i_21, i11 1601" [gatebygate.cpp:100]   --->   Operation 14 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%add_ln100 = add i11 %i_21, i11 1" [gatebygate.cpp:100]   --->   Operation 15 'add' 'add_ln100' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.split, void %for.body10.preheader.exitStub" [gatebygate.cpp:100]   --->   Operation 16 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %i_21, i32 1, i32 10" [gatebygate.cpp:100]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i10 %lshr_ln" [gatebygate.cpp:100]   --->   Operation 18 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%u_0_addr = getelementptr i1 %u_0, i64 0, i64 %zext_ln100_1" [gatebygate.cpp:103]   --->   Operation 19 'getelementptr' 'u_0_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%u_1_addr = getelementptr i1 %u_1, i64 0, i64 %zext_ln100_1" [gatebygate.cpp:103]   --->   Operation 20 'getelementptr' 'u_1_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.21ns)   --->   "%u_0_load = load i18 %u_0_addr" [gatebygate.cpp:103]   --->   Operation 21 'load' 'u_0_load' <Predicate = (!icmp_ln100)> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_1 : Operation 22 [2/2] (1.21ns)   --->   "%u_1_load = load i18 %u_1_addr" [gatebygate.cpp:103]   --->   Operation 22 'load' 'u_1_load' <Predicate = (!icmp_ln100)> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln100 = store i11 %add_ln100, i11 %i" [gatebygate.cpp:100]   --->   Operation 23 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln100)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.04>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i11 %i_21" [gatebygate.cpp:100]   --->   Operation 24 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i11 %i_21" [gatebygate.cpp:100]   --->   Operation 25 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_34" [gatebygate.cpp:101]   --->   Operation 26 'specpipeline' 'specpipeline_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1601, i64 1601, i64 1601" [gatebygate.cpp:100]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [gatebygate.cpp:100]   --->   Operation 28 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.07ns)   --->   "%witness_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %witness" [gatebygate.cpp:102]   --->   Operation 29 'read' 'witness_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i8 %witness_read" [gatebygate.cpp:102]   --->   Operation 30 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%extended_witness_addr = getelementptr i1 %extended_witness, i64 0, i64 %zext_ln100" [gatebygate.cpp:102]   --->   Operation 31 'getelementptr' 'extended_witness_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] ( I:1.21ns O:1.21ns )   --->   "%store_ln102 = store i1 %trunc_ln102, i19 %extended_witness_addr" [gatebygate.cpp:102]   --->   Operation 32 'store' 'store_ln102' <Predicate = true> <Delay = 1.21> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 386045> <RAM>
ST_2 : Operation 33 [1/2] ( I:1.21ns O:1.21ns )   --->   "%u_0_load = load i18 %u_0_addr" [gatebygate.cpp:103]   --->   Operation 33 'load' 'u_0_load' <Predicate = true> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_2 : Operation 34 [1/2] ( I:1.21ns O:1.21ns )   --->   "%u_1_load = load i18 %u_1_addr" [gatebygate.cpp:103]   --->   Operation 34 'load' 'u_1_load' <Predicate = true> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_2 : Operation 35 [1/1] (0.27ns)   --->   "%select_ln103 = select i1 %trunc_ln100, i1 %u_1_load, i1 %u_0_load" [gatebygate.cpp:103]   --->   Operation 35 'select' 'select_ln103' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.12ns)   --->   "%d = xor i1 %trunc_ln102, i1 %select_ln103" [gatebygate.cpp:103]   --->   Operation 36 'xor' 'd' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i1 %d" [gatebygate.cpp:104]   --->   Operation 37 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.43ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %d_strm, i8 %zext_ln104" [gatebygate.cpp:104]   --->   Operation 38 'write' 'write_ln104' <Predicate = true> <Delay = 0.43> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 39 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %d_strm_cp, i1 %d" [gatebygate.cpp:105]   --->   Operation 39 'write' 'write_ln105' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc" [gatebygate.cpp:100]   --->   Operation 40 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 1.598ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln100', gatebygate.cpp:100) of constant 0 on local variable 'i', gatebygate.cpp:100 [13]  (0.387 ns)
	'load' operation 11 bit ('i', gatebygate.cpp:100) on local variable 'i', gatebygate.cpp:100 [16]  (0.000 ns)
	'getelementptr' operation 18 bit ('u_0_addr', gatebygate.cpp:103) [32]  (0.000 ns)
	'load' operation 1 bit ('u_0_load', gatebygate.cpp:103) on array 'u_0' [34]  (1.211 ns)

 <State 2>: 3.040ns
The critical path consists of the following:
	'load' operation 1 bit ('u_0_load', gatebygate.cpp:103) on array 'u_0' [34]  (1.211 ns)
	'select' operation 1 bit ('select_ln103', gatebygate.cpp:103) [36]  (0.278 ns)
	'xor' operation 1 bit ('d', gatebygate.cpp:103) [37]  (0.122 ns)
	fifo write operation ('write_ln105', gatebygate.cpp:105) on port 'd_strm_cp' (gatebygate.cpp:105) [40]  (1.429 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
