Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  5 14:29:06 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     212         
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (235)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (628)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (235)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (628)
--------------------------------------------------
 There are 628 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.248        0.000                      0                   12        0.214        0.000                      0                   12        4.500        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.248        0.000                      0                   12        0.214        0.000                      0                   12        4.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.642ns (35.799%)  route 1.151ns (64.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.564     5.085    A0/CLK_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.151     6.755    A0/cnt_reg_n_0_[0]
    SLICE_X10Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.879 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.879    A0/cnt[0]_i_1_n_0
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.446    14.787    A0/CLK_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.298    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X10Y35         FDCE (Setup_fdce_C_D)        0.077    15.127    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.668ns (36.716%)  route 1.151ns (63.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.564     5.085    A0/CLK_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.151     6.755    A0/cnt_reg_n_0_[0]
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.150     6.905 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.905    A0/cnt[1]_i_1_n_0
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.446    14.787    A0/CLK_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.298    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X10Y35         FDCE (Setup_fdce_C_D)        0.118    15.168    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.642ns (38.328%)  route 1.033ns (61.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.564     5.085    R0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.033     6.636    R0/cnt_reg_n_0_[0]
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.760 r  R0/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.760    R0/cnt[0]_i_1__1_n_0
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.444    14.785    R0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[0]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X34Y46         FDCE (Setup_fdce_C_D)        0.077    15.127    R0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.373ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.718ns (44.903%)  route 0.881ns (55.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    B0/cnt_reg_n_0_[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.299     6.685 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.685    B0/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    B0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism              0.278    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.058    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  8.373    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.668ns (39.270%)  route 1.033ns (60.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.564     5.085    R0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.033     6.636    R0/cnt_reg_n_0_[0]
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.150     6.786 r  R0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.786    R0/cnt[1]_i_1__0_n_0
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.444    14.785    R0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X34Y46         FDCE (Setup_fdce_C_D)        0.118    15.168    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.431ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.746ns (46.371%)  route 0.863ns (53.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.565     5.086    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     6.368    B0/cnt_reg_n_0_[1]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.327     6.695 r  B0/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.695    B0/cnt[1]_i_1__1_n_0
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445    14.786    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.075    15.126    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  8.431    

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.773ns (54.824%)  route 0.637ns (45.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.564     5.085    A0/CLK_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.637     6.200    A0/p_1_in
    SLICE_X11Y35         LUT3 (Prop_lut3_I0_O)        0.295     6.495 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.495    A0/PIXEL_CLK_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.446    14.787    A0/CLK_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.276    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)        0.029    15.057    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 R0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.773ns (54.824%)  route 0.637ns (45.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.564     5.085    R0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  R0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.637     6.200    R0/cnt_reg_n_0_[1]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.295     6.495 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.495    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.444    14.785    R0/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism              0.278    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.029    15.057    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.580ns (41.556%)  route 0.816ns (58.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.624     5.145    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  S0/score_1_reg[0]/Q
                         net (fo=7, routed)           0.816     6.417    S0/j1_score[0]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.124     6.541 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     6.541    S0/score_1[1]_i_1_n_0
    SLICE_X4Y33          FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.510    14.851    S0/CLK_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X4Y33          FDCE (Setup_fdce_C_D)        0.031    15.120    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.595ns  (required time - arrival time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.608ns (42.706%)  route 0.816ns (57.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.624     5.145    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  S0/score_1_reg[0]/Q
                         net (fo=7, routed)           0.816     6.417    S0/j1_score[0]
    SLICE_X4Y33          LUT4 (Prop_lut4_I1_O)        0.152     6.569 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     6.569    S0/score_1[2]_i_1_n_0
    SLICE_X4Y33          FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.510    14.851    S0/CLK_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X4Y33          FDCE (Setup_fdce_C_D)        0.075    15.164    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  8.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.519%)  route 0.078ns (25.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.586     1.469    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  S0/prev_j1_win_reg/Q
                         net (fo=3, routed)           0.078     1.675    S0/prev_j1_win
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.099     1.774 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    S0/score_1[0]_i_1_n_0
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.855     1.982    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.091     1.560    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 R0/RAQUETTE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.562     1.445    R0/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  R0/RAQUETTE_CLK_reg/Q
                         net (fo=2, routed)           0.168     1.754    R0/raquette_clk_s
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.799    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.831     1.958    R0/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B0/BALLE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    B0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  B0/BALLE_CLK_reg/Q
                         net (fo=2, routed)           0.185     1.772    B0/balle_clk_s
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.817    B0/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 A0/PIXEL_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.005%)  route 0.218ns (53.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.562     1.445    A0/CLK_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  A0/PIXEL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  A0/PIXEL_CLK_reg/Q
                         net (fo=21, routed)          0.218     1.804    A0/pixel_clk
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.849    A0/PIXEL_CLK_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.831     1.958    A0/CLK_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.091     1.536    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.227ns (51.323%)  route 0.215ns (48.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.586     1.469    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  S0/prev_j1_win_reg/Q
                         net (fo=3, routed)           0.215     1.812    S0/prev_j1_win
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.099     1.911 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.911    S0/score_1[2]_i_1_n_0
    SLICE_X4Y33          FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.857     1.984    S0/CLK_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.107     1.592    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.227ns (51.323%)  route 0.215ns (48.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.586     1.469    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  S0/prev_j1_win_reg/Q
                         net (fo=3, routed)           0.215     1.812    S0/prev_j1_win
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.099     1.911 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    S0/score_1[1]_i_1_n_0
    SLICE_X4Y33          FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.857     1.984    S0/CLK_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.092     1.577    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.862    B0/cnt_reg_n_0_[0]
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.906 r  B0/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.906    B0/cnt[1]_i_1__1_n_0
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.107     1.553    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.332%)  route 0.275ns (59.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.563     1.446    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.862    B0/cnt_reg_n_0_[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  B0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.907    B0/cnt[0]_i_1__0_n_0
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.245ns (45.123%)  route 0.298ns (54.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.562     1.445    A0/CLK_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.298     1.891    A0/p_1_in
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.097     1.988 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.988    A0/cnt[1]_i_1_n_0
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.831     1.958    A0/CLK_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X10Y35         FDCE (Hold_fdce_C_D)         0.131     1.576    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 R0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.245ns (45.123%)  route 0.298ns (54.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.562     1.445    R0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  R0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.298     1.891    R0/cnt_reg_n_0_[1]
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.097     1.988 r  R0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.988    R0/cnt[1]_i_1__0_n_0
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.831     1.958    R0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.131     1.576    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.412    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y35   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   B0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   R0/RAQUETTE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   R0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   R0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           642 Endpoints
Min Delay           642 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B1/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.330ns  (logic 6.454ns (48.417%)  route 6.876ns (51.583%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT1=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  B1/yBalle_reg[0]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[0]/Q
                         net (fo=7, routed)           2.046     2.502    B1/yBalle_reg[0]_0[0]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.097 r  B1/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.097    B1/i__carry_i_1__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  B1/i__carry__0_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.214    B1/i__carry__0_i_1__6_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.537 f  B1/i__carry__1_i_1__9/O[1]
                         net (fo=2, routed)           0.891     4.428    B1/i__carry__1_i_1__9_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.306     4.734 r  B1/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.734    B1/i__carry__1_i_3__6_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.132 f  B1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.253     6.385    B1/yBalle_reg[10]_0[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.152     6.537 f  B1/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.684     7.221    A1/RED[2]
    SLICE_X6Y36          LUT4 (Prop_lut4_I0_O)        0.374     7.595 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.002     9.597    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.733    13.330 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.330    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.268ns  (logic 6.197ns (46.712%)  route 7.070ns (53.288%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT1=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  B1/yBalle_reg[0]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[0]/Q
                         net (fo=7, routed)           2.046     2.502    B1/yBalle_reg[0]_0[0]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.097 r  B1/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.097    B1/i__carry_i_1__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  B1/i__carry__0_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.214    B1/i__carry__0_i_1__6_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.537 f  B1/i__carry__1_i_1__9/O[1]
                         net (fo=2, routed)           0.891     4.428    B1/i__carry__1_i_1__9_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.306     4.734 r  B1/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.734    B1/i__carry__1_i_3__6_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.132 f  B1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.253     6.385    B1/yBalle_reg[10]_0[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.152     6.537 f  B1/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.684     7.221    A1/RED[2]
    SLICE_X6Y36          LUT4 (Prop_lut4_I0_O)        0.348     7.569 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.196     9.765    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.268 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.268    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.042ns  (logic 6.188ns (47.447%)  route 6.854ns (52.553%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT1=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  B1/yBalle_reg[0]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[0]/Q
                         net (fo=7, routed)           2.046     2.502    B1/yBalle_reg[0]_0[0]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.097 r  B1/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.097    B1/i__carry_i_1__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  B1/i__carry__0_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.214    B1/i__carry__0_i_1__6_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.537 f  B1/i__carry__1_i_1__9/O[1]
                         net (fo=2, routed)           0.891     4.428    B1/i__carry__1_i_1__9_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.306     4.734 r  B1/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.734    B1/i__carry__1_i_3__6_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.132 r  B1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.253     6.385    A1/GREEN[1]_2[0]
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.124     6.509 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.811     7.320    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I2_O)        0.146     7.466 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.852     9.319    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.723    13.042 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.042    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.039ns  (logic 6.446ns (49.436%)  route 6.593ns (50.564%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT1=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  B1/yBalle_reg[0]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[0]/Q
                         net (fo=7, routed)           2.046     2.502    B1/yBalle_reg[0]_0[0]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.097 r  B1/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.097    B1/i__carry_i_1__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  B1/i__carry__0_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.214    B1/i__carry__0_i_1__6_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.537 f  B1/i__carry__1_i_1__9/O[1]
                         net (fo=2, routed)           0.891     4.428    B1/i__carry__1_i_1__9_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.306     4.734 r  B1/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.734    B1/i__carry__1_i_3__6_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.132 f  B1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.253     6.385    B1/yBalle_reg[10]_0[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.152     6.537 f  B1/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.684     7.221    A1/RED[2]
    SLICE_X6Y36          LUT4 (Prop_lut4_I0_O)        0.374     7.595 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.719     9.314    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.725    13.039 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.039    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.939ns  (logic 6.219ns (48.065%)  route 6.720ns (51.935%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT1=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  B1/yBalle_reg[0]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[0]/Q
                         net (fo=7, routed)           2.046     2.502    B1/yBalle_reg[0]_0[0]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.097 r  B1/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.097    B1/i__carry_i_1__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  B1/i__carry__0_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.214    B1/i__carry__0_i_1__6_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.537 f  B1/i__carry__1_i_1__9/O[1]
                         net (fo=2, routed)           0.891     4.428    B1/i__carry__1_i_1__9_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.306     4.734 r  B1/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.734    B1/i__carry__1_i_3__6_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.132 f  B1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.253     6.385    B1/yBalle_reg[10]_0[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.152     6.537 f  B1/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.684     7.221    A1/RED[2]
    SLICE_X6Y36          LUT4 (Prop_lut4_I0_O)        0.348     7.569 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.846     9.415    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.939 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.939    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.650ns  (logic 5.968ns (47.176%)  route 6.682ns (52.824%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT1=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  B1/yBalle_reg[0]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[0]/Q
                         net (fo=7, routed)           2.046     2.502    B1/yBalle_reg[0]_0[0]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.097 r  B1/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.097    B1/i__carry_i_1__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  B1/i__carry__0_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.214    B1/i__carry__0_i_1__6_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.537 f  B1/i__carry__1_i_1__9/O[1]
                         net (fo=2, routed)           0.891     4.428    B1/i__carry__1_i_1__9_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.306     4.734 r  B1/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.734    B1/i__carry__1_i_3__6_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.132 r  B1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.253     6.385    A1/GREEN[1]_2[0]
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.124     6.509 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.811     7.320    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X6Y35          LUT3 (Prop_lut3_I1_O)        0.124     7.444 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.681     9.125    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.650 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.650    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.422ns  (logic 5.849ns (47.088%)  route 6.573ns (52.912%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  B1/yBalle_reg[0]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[0]/Q
                         net (fo=7, routed)           2.046     2.502    B1/yBalle_reg[0]_0[0]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.097 r  B1/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.097    B1/i__carry_i_1__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  B1/i__carry__0_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.214    B1/i__carry__0_i_1__6_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.537 f  B1/i__carry__1_i_1__9/O[1]
                         net (fo=2, routed)           0.891     4.428    B1/i__carry__1_i_1__9_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.306     4.734 r  B1/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.734    B1/i__carry__1_i_3__6_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.132 f  B1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.278     6.410    A1/GREEN[1]_2[0]
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.534 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.358     8.892    GREEN_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.422 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.422    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.308ns  (logic 5.938ns (48.248%)  route 6.370ns (51.752%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT1=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  B1/yBalle_reg[0]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[0]/Q
                         net (fo=7, routed)           2.046     2.502    B1/yBalle_reg[0]_0[0]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.097 r  B1/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.097    B1/i__carry_i_1__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  B1/i__carry__0_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.214    B1/i__carry__0_i_1__6_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.537 f  B1/i__carry__1_i_1__9/O[1]
                         net (fo=2, routed)           0.891     4.428    B1/i__carry__1_i_1__9_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.306     4.734 r  B1/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.734    B1/i__carry__1_i_3__6_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.132 r  B1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.253     6.385    A1/GREEN[1]_2[0]
    SLICE_X6Y36          LUT5 (Prop_lut5_I1_O)        0.124     6.509 f  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.321     6.830    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X6Y35          LUT3 (Prop_lut3_I1_O)        0.124     6.954 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.858     8.813    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.308 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.308    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.219ns  (logic 5.838ns (47.782%)  route 6.380ns (52.218%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  B1/yBalle_reg[0]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[0]/Q
                         net (fo=7, routed)           2.046     2.502    B1/yBalle_reg[0]_0[0]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.097 r  B1/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.097    B1/i__carry_i_1__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  B1/i__carry__0_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.214    B1/i__carry__0_i_1__6_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.537 f  B1/i__carry__1_i_1__9/O[1]
                         net (fo=2, routed)           0.891     4.428    B1/i__carry__1_i_1__9_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.306     4.734 r  B1/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.734    B1/i__carry__1_i_3__6_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.132 f  B1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.278     6.410    A1/GREEN[1]_2[0]
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.534 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.165     8.699    GREEN_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.219 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.219    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.082ns  (logic 5.843ns (48.359%)  route 6.239ns (51.641%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  B1/yBalle_reg[0]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[0]/Q
                         net (fo=7, routed)           2.046     2.502    B1/yBalle_reg[0]_0[0]
    SLICE_X8Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.097 r  B1/i__carry_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.097    B1/i__carry_i_1__6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  B1/i__carry__0_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     3.214    B1/i__carry__0_i_1__6_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.537 f  B1/i__carry__1_i_1__9/O[1]
                         net (fo=2, routed)           0.891     4.428    B1/i__carry__1_i_1__9_n_6
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.306     4.734 r  B1/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.734    B1/i__carry__1_i_3__6_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.132 f  B1/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.278     6.410    A1/GREEN[1]_2[0]
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.534 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.024     8.558    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.082 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.082    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B1/VxBalle_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VxBalle_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE                         0.000     0.000 r  B1/VxBalle_reg[12]/C
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VxBalle_reg[12]/Q
                         net (fo=2, routed)           0.167     0.308    B1/VxBalle_reg_n_0_[12]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  B1/VxBalle[12]_i_1/O
                         net (fo=1, routed)           0.000     0.353    B1/VxBalle0[12]
    SLICE_X13Y42         FDCE                                         r  B1/VxBalle_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VxBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VxBalle_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE                         0.000     0.000 r  B1/VxBalle_reg[2]/C
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VxBalle_reg[2]/Q
                         net (fo=2, routed)           0.167     0.308    B1/VxBalle_reg_n_0_[2]
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  B1/VxBalle[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    B1/VxBalle0[2]
    SLICE_X13Y40         FDCE                                         r  B1/VxBalle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VxBalle_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VxBalle_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDCE                         0.000     0.000 r  B1/VxBalle_reg[14]/C
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VxBalle_reg[14]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VxBalle_reg_n_0_[14]
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VxBalle[14]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VxBalle0[14]
    SLICE_X15Y43         FDCE                                         r  B1/VxBalle_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VxBalle_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VxBalle_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE                         0.000     0.000 r  B1/VxBalle_reg[30]/C
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VxBalle_reg[30]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VxBalle_reg_n_0_[30]
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VxBalle[30]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VxBalle0[30]
    SLICE_X13Y48         FDCE                                         r  B1/VxBalle_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VxBalle_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VxBalle_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE                         0.000     0.000 r  B1/VxBalle_reg[5]/C
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VxBalle_reg[5]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VxBalle_reg_n_0_[5]
    SLICE_X13Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VxBalle[5]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VxBalle0[5]
    SLICE_X13Y39         FDCE                                         r  B1/VxBalle_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE                         0.000     0.000 r  B1/VyBalle_reg[11]/C
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[11]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[11]
    SLICE_X9Y48          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[11]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[11]
    SLICE_X9Y48          FDCE                                         r  B1/VyBalle_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDCE                         0.000     0.000 r  B1/VyBalle_reg[22]/C
    SLICE_X9Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[22]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[22]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[22]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[22]
    SLICE_X9Y53          FDCE                                         r  B1/VyBalle_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE                         0.000     0.000 r  B1/VyBalle_reg[27]/C
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[27]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[27]
    SLICE_X9Y54          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[27]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[27]
    SLICE_X9Y54          FDCE                                         r  B1/VyBalle_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/yBalle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE                         0.000     0.000 r  B1/yBalle_reg[0]/C
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/yBalle_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    B1/yBalle_reg[0]_0[0]
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  B1/yBalle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/yBalle[0]_i_1_n_0
    SLICE_X9Y49          FDCE                                         r  B1/yBalle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VxBalle_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VxBalle_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE                         0.000     0.000 r  B1/VxBalle_reg[19]/C
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VxBalle_reg[19]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VxBalle_reg_n_0_[19]
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VxBalle[19]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VxBalle0[19]
    SLICE_X15Y44         FDCE                                         r  B1/VxBalle_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.332ns  (logic 0.963ns (28.899%)  route 2.369ns (71.101%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.627     5.148    S0/CLK_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  S0/score_1_reg[2]/Q
                         net (fo=8, routed)           0.761     6.329    A1/j1_score[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.296     6.625 f  A1/IS_NUMBER_reg_i_22/O
                         net (fo=1, routed)           0.795     7.420    A1/IS_NUMBER_reg_i_22_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  A1/IS_NUMBER_reg_i_6/O
                         net (fo=1, routed)           0.812     8.357    A1/IS_NUMBER_reg_i_6_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.124     8.481 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.000     8.481    S1/IS_NUMBER0
    SLICE_X6Y33          LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.231ns (37.510%)  route 0.385ns (62.490%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.586     1.469    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  S0/score_1_reg[0]/Q
                         net (fo=7, routed)           0.234     1.844    A1/j1_score[0]
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.045     1.889 r  A1/IS_NUMBER_reg_i_5/O
                         net (fo=2, routed)           0.151     2.040    A1/score_1_reg[0]
    SLICE_X6Y33          LUT6 (Prop_lut6_I2_O)        0.045     2.085 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.000     2.085    S1/IS_NUMBER0
    SLICE_X6Y33          LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.089ns  (logic 1.565ns (22.082%)  route 5.523ns (77.918%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=227, routed)         5.523     6.965    R0/RST_IBUF
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.089 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     7.089    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.444     4.785    R0/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  R0/RAQUETTE_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.828ns  (logic 1.565ns (22.924%)  route 5.263ns (77.076%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=227, routed)         5.263     6.704    B0/RST_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.828 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.828    B0/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445     4.786    B0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.647ns  (logic 1.441ns (21.682%)  route 5.206ns (78.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=227, routed)         5.206     6.647    B0/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445     4.786    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.647ns  (logic 1.441ns (21.682%)  route 5.206ns (78.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=227, routed)         5.206     6.647    B0/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.445     4.786    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.500ns  (logic 1.441ns (22.175%)  route 5.058ns (77.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=227, routed)         5.058     6.500    R0/RST_IBUF
    SLICE_X34Y46         FDCE                                         f  R0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.444     4.785    R0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.500ns  (logic 1.441ns (22.175%)  route 5.058ns (77.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=227, routed)         5.058     6.500    R0/RST_IBUF
    SLICE_X34Y46         FDCE                                         f  R0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.444     4.785    R0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.878ns  (logic 1.565ns (32.090%)  route 3.313ns (67.910%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=227, routed)         3.313     4.754    A0/RST_IBUF
    SLICE_X11Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.878 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     4.878    A0/PIXEL_CLK_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.446     4.787    A0/CLK_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.485ns  (logic 1.441ns (32.134%)  route 3.044ns (67.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=227, routed)         3.044     4.485    A0/RST_IBUF
    SLICE_X10Y35         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.446     4.787    A0/CLK_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.485ns  (logic 1.441ns (32.134%)  route 3.044ns (67.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=227, routed)         3.044     4.485    A0/RST_IBUF
    SLICE_X10Y35         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.446     4.787    A0/CLK_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 1.441ns (40.222%)  route 2.142ns (59.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=227, routed)         2.142     3.583    S0/RST_IBUF
    SLICE_X4Y33          FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.510     4.851    S0/CLK_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  S0/score_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j1_win_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.210ns (22.427%)  route 0.725ns (77.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=227, routed)         0.725     0.934    S0/RST_IBUF
    SLICE_X4Y31          FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.855     1.982    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.210ns (22.427%)  route 0.725ns (77.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=227, routed)         0.725     0.934    S0/RST_IBUF
    SLICE_X4Y31          FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.855     1.982    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.210ns (19.143%)  route 0.885ns (80.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=227, routed)         0.885     1.095    S0/RST_IBUF
    SLICE_X4Y33          FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.857     1.984    S0/CLK_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.210ns (19.143%)  route 0.885ns (80.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=227, routed)         0.885     1.095    S0/RST_IBUF
    SLICE_X4Y33          FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.857     1.984    S0/CLK_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.210ns (13.762%)  route 1.313ns (86.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=227, routed)         1.313     1.522    A0/RST_IBUF
    SLICE_X10Y35         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.831     1.958    A0/CLK_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.210ns (13.762%)  route 1.313ns (86.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=227, routed)         1.313     1.522    A0/RST_IBUF
    SLICE_X10Y35         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.831     1.958    A0/CLK_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.255ns (15.268%)  route 1.413ns (84.732%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=227, routed)         1.413     1.622    A0/RST_IBUF
    SLICE_X11Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.667 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.667    A0/PIXEL_CLK_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.831     1.958    A0/CLK_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.438ns  (logic 0.210ns (8.595%)  route 2.228ns (91.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=227, routed)         2.228     2.438    R0/RST_IBUF
    SLICE_X34Y46         FDCE                                         f  R0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.831     1.958    R0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.438ns  (logic 0.210ns (8.595%)  route 2.228ns (91.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=227, routed)         2.228     2.438    R0/RST_IBUF
    SLICE_X34Y46         FDCE                                         f  R0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.831     1.958    R0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  R0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.497ns  (logic 0.210ns (8.392%)  route 2.287ns (91.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=227, routed)         2.287     2.497    B0/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/C





