#ifndef __RT_RDM_AN7581_H__
#define __RT_RDM_AN7581_H__

#define AIROHA_NPU_BASE		0x1ec00000
#define AIROHA_NPU_SIZE		0x00013000

#define AIROHA_PERI0_BASE	0x1fa00000
#define AIROHA_PERI0_SIZE	0x000a2000

#define AIROHA_XHCI_BASE	0x1fab0000
#define AIROHA_XHCI_SIZE	0x00040000

#define AIROHA_PON_PHY_BASE	0x1faf0000
#define AIROHA_PON_PHY_SIZE	0x00002000

#define AIROHA_SCU1_BASE	0x1fb00000
#define AIROHA_SCU1_SIZE	0x00001000

#define AIROHA_ETHSYS_BASE	0x1fb50000
#define AIROHA_ETHSYS_SIZE	0x00010000

#define AIROHA_PON_MAC_BASE	0x1fb64000
#define AIROHA_PON_MAC_SIZE	0x00004000

#define AIROHA_EIP93_BASE	0x1fb70000
#define AIROHA_EIP93_SIZE	0x00001000

#define AIROHA_PERI1_BASE	0x1fbf0000
#define AIROHA_PERI1_SIZE	0x0000a800

#define AIROHA_PCIE_BASE	0x1fc00000
#define AIROHA_PCIE_SIZE	0x00060000

#define RALINK_SYSCTL_BASE	AIROHA_ETHSYS_BASE
#define RALINK_11N_MAC_BASE	AIROHA_ETHSYS_BASE

enum {
	NPU,
	PERI_0,
	XHCI,
	PON_PHY,
	SCU_1,
	ETHSYS,
	WBSYS = ETHSYS,
	PON_MAC,
	EIP93,
	PERI_1,
	PCIE,
};

#endif
