#RTL Parameter , Value , comment , owner , approver

INPUT_SYNC_GCLK_BEFORE_GAL_SYNC , 1, comment , owner , approver
MAX_RATIO_WIDTH , 12, comment , owner , approver
NO_CLKEN_SYNC , 1, comment , owner , approver
OUTPUT_SYNC_GCLK_BEFORE_X_SYNC , 0, comment , owner , approver
RO_RATIO_WIDTH , 1, comment , owner , approver

########################################

#Port_name , PortWidth , Port_Direction, area , clock requirement , power domain , interface spec name , comment , owner , approver
clk_en_in_b , 1 , in, area , clock requirement , power domain , interface spec name , comment , owner , approver
clk_en_out , 1 , out, area , clock requirement , power domain , interface spec name , comment , owner , approver
clk_free_in , 1 , in, area , clock requirement , power domain , interface spec name , comment , owner , approver
div_reset_out , 1 , out, area , clock requirement , power domain , interface spec name , comment , owner , approver
reset_b , 1 , in, area , clock requirement , power domain , interface spec name , comment , owner , approver
usync_in , 1 , in, area , clock requirement , power domain , interface spec name , comment , owner , approver
usync_out , 1 , out, area , clock requirement , power domain , interface spec name , comment , owner , approver
########################################

 To Be Implemented


########################################