<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include/instance/gclk_100.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_009dcca423445cc190b3fe85209c64a3.html">include</a></li><li class="navelem"><a class="el" href="dir_11e95a94d3f9556f110b58f7563aecc7.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">gclk_100.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Instance description for GCLK.  
<a href="#details">More...</a></p>

<p><a href="instance_2gclk__100_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4b78d03bf9a16178a366c10a9df50f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a4b78d03bf9a16178a366c10a9df50f46">REG_GCLK_CTRLA</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001800U)</td></tr>
<tr class="memdesc:a4b78d03bf9a16178a366c10a9df50f46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Control  <a href="#a4b78d03bf9a16178a366c10a9df50f46">More...</a><br /></td></tr>
<tr class="separator:a4b78d03bf9a16178a366c10a9df50f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a019f805046bd8fbce07db4ff58608123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a019f805046bd8fbce07db4ff58608123">REG_GCLK_SYNCBUSY</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x40001804U)</td></tr>
<tr class="memdesc:a019f805046bd8fbce07db4ff58608123"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Synchronization Busy  <a href="#a019f805046bd8fbce07db4ff58608123">More...</a><br /></td></tr>
<tr class="separator:a019f805046bd8fbce07db4ff58608123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4994fd8500fda53023cd224b105b0f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a4994fd8500fda53023cd224b105b0f4e">REG_GCLK_GENCTRL0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001820U)</td></tr>
<tr class="memdesc:a4994fd8500fda53023cd224b105b0f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Generic Clock Generator Control 0  <a href="#a4994fd8500fda53023cd224b105b0f4e">More...</a><br /></td></tr>
<tr class="separator:a4994fd8500fda53023cd224b105b0f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63217ed3209856895f367b0f796a7257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a63217ed3209856895f367b0f796a7257">REG_GCLK_GENCTRL1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001824U)</td></tr>
<tr class="memdesc:a63217ed3209856895f367b0f796a7257"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Generic Clock Generator Control 1  <a href="#a63217ed3209856895f367b0f796a7257">More...</a><br /></td></tr>
<tr class="separator:a63217ed3209856895f367b0f796a7257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20fd0ac484281f177e034b6fcb1f83b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a20fd0ac484281f177e034b6fcb1f83b0">REG_GCLK_GENCTRL2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001828U)</td></tr>
<tr class="memdesc:a20fd0ac484281f177e034b6fcb1f83b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Generic Clock Generator Control 2  <a href="#a20fd0ac484281f177e034b6fcb1f83b0">More...</a><br /></td></tr>
<tr class="separator:a20fd0ac484281f177e034b6fcb1f83b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249c18ab8d2c25b90284a97de2decf2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a249c18ab8d2c25b90284a97de2decf2f">REG_GCLK_GENCTRL3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000182CU)</td></tr>
<tr class="memdesc:a249c18ab8d2c25b90284a97de2decf2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Generic Clock Generator Control 3  <a href="#a249c18ab8d2c25b90284a97de2decf2f">More...</a><br /></td></tr>
<tr class="separator:a249c18ab8d2c25b90284a97de2decf2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30fecf468d8a76bac62e54f5e257c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#ae30fecf468d8a76bac62e54f5e257c8c">REG_GCLK_GENCTRL4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001830U)</td></tr>
<tr class="memdesc:ae30fecf468d8a76bac62e54f5e257c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Generic Clock Generator Control 4  <a href="#ae30fecf468d8a76bac62e54f5e257c8c">More...</a><br /></td></tr>
<tr class="separator:ae30fecf468d8a76bac62e54f5e257c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5141d184ba677110d14f71e25ef16299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a5141d184ba677110d14f71e25ef16299">REG_GCLK_GENCTRL5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001834U)</td></tr>
<tr class="memdesc:a5141d184ba677110d14f71e25ef16299"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Generic Clock Generator Control 5  <a href="#a5141d184ba677110d14f71e25ef16299">More...</a><br /></td></tr>
<tr class="separator:a5141d184ba677110d14f71e25ef16299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8fbb6cc2c27931dbe1e8616e24d3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a0e8fbb6cc2c27931dbe1e8616e24d3b3">REG_GCLK_GENCTRL6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001838U)</td></tr>
<tr class="memdesc:a0e8fbb6cc2c27931dbe1e8616e24d3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Generic Clock Generator Control 6  <a href="#a0e8fbb6cc2c27931dbe1e8616e24d3b3">More...</a><br /></td></tr>
<tr class="separator:a0e8fbb6cc2c27931dbe1e8616e24d3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35107e472bd3c74f83309431fe709d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a35107e472bd3c74f83309431fe709d16">REG_GCLK_GENCTRL7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000183CU)</td></tr>
<tr class="memdesc:a35107e472bd3c74f83309431fe709d16"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Generic Clock Generator Control 7  <a href="#a35107e472bd3c74f83309431fe709d16">More...</a><br /></td></tr>
<tr class="separator:a35107e472bd3c74f83309431fe709d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40fdcc1355dd2308781309d704da2c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#af40fdcc1355dd2308781309d704da2c4">REG_GCLK_GENCTRL8</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001840U)</td></tr>
<tr class="memdesc:af40fdcc1355dd2308781309d704da2c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Generic Clock Generator Control 8  <a href="#af40fdcc1355dd2308781309d704da2c4">More...</a><br /></td></tr>
<tr class="separator:af40fdcc1355dd2308781309d704da2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58895086e0b84dfc78840ebfdc30da6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a58895086e0b84dfc78840ebfdc30da6a">REG_GCLK_PCHCTRL0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001880U)</td></tr>
<tr class="memdesc:a58895086e0b84dfc78840ebfdc30da6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 0  <a href="#a58895086e0b84dfc78840ebfdc30da6a">More...</a><br /></td></tr>
<tr class="separator:a58895086e0b84dfc78840ebfdc30da6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f8fb8af22562a833d585b8fbc27ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#ad8f8fb8af22562a833d585b8fbc27ede">REG_GCLK_PCHCTRL1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001884U)</td></tr>
<tr class="memdesc:ad8f8fb8af22562a833d585b8fbc27ede"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 1  <a href="#ad8f8fb8af22562a833d585b8fbc27ede">More...</a><br /></td></tr>
<tr class="separator:ad8f8fb8af22562a833d585b8fbc27ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013dbb8ad928386ddc3ddecfe8e04d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a013dbb8ad928386ddc3ddecfe8e04d56">REG_GCLK_PCHCTRL2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001888U)</td></tr>
<tr class="memdesc:a013dbb8ad928386ddc3ddecfe8e04d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 2  <a href="#a013dbb8ad928386ddc3ddecfe8e04d56">More...</a><br /></td></tr>
<tr class="separator:a013dbb8ad928386ddc3ddecfe8e04d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b8085f82bb521d848204b4dfbd6274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a26b8085f82bb521d848204b4dfbd6274">REG_GCLK_PCHCTRL3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000188CU)</td></tr>
<tr class="memdesc:a26b8085f82bb521d848204b4dfbd6274"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 3  <a href="#a26b8085f82bb521d848204b4dfbd6274">More...</a><br /></td></tr>
<tr class="separator:a26b8085f82bb521d848204b4dfbd6274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8445c5d18a4c8aaaae5e5b3adf42c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a3e8445c5d18a4c8aaaae5e5b3adf42c4">REG_GCLK_PCHCTRL4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001890U)</td></tr>
<tr class="memdesc:a3e8445c5d18a4c8aaaae5e5b3adf42c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 4  <a href="#a3e8445c5d18a4c8aaaae5e5b3adf42c4">More...</a><br /></td></tr>
<tr class="separator:a3e8445c5d18a4c8aaaae5e5b3adf42c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d29690fa4d2fa847dc7a0d13068288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#aa7d29690fa4d2fa847dc7a0d13068288">REG_GCLK_PCHCTRL5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001894U)</td></tr>
<tr class="memdesc:aa7d29690fa4d2fa847dc7a0d13068288"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 5  <a href="#aa7d29690fa4d2fa847dc7a0d13068288">More...</a><br /></td></tr>
<tr class="separator:aa7d29690fa4d2fa847dc7a0d13068288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3d53736271cb7fb71e082289106c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#aeb3d53736271cb7fb71e082289106c29">REG_GCLK_PCHCTRL6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001898U)</td></tr>
<tr class="memdesc:aeb3d53736271cb7fb71e082289106c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 6  <a href="#aeb3d53736271cb7fb71e082289106c29">More...</a><br /></td></tr>
<tr class="separator:aeb3d53736271cb7fb71e082289106c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8177a0843f0d5642ad35bb00b10ab3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a8177a0843f0d5642ad35bb00b10ab3ba">REG_GCLK_PCHCTRL7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000189CU)</td></tr>
<tr class="memdesc:a8177a0843f0d5642ad35bb00b10ab3ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 7  <a href="#a8177a0843f0d5642ad35bb00b10ab3ba">More...</a><br /></td></tr>
<tr class="separator:a8177a0843f0d5642ad35bb00b10ab3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9af071c06faf2fa23245ecf5124ca9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#ac9af071c06faf2fa23245ecf5124ca9b">REG_GCLK_PCHCTRL8</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018A0U)</td></tr>
<tr class="memdesc:ac9af071c06faf2fa23245ecf5124ca9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 8  <a href="#ac9af071c06faf2fa23245ecf5124ca9b">More...</a><br /></td></tr>
<tr class="separator:ac9af071c06faf2fa23245ecf5124ca9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5aa7f7a4080f237572e378d5474c160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#aa5aa7f7a4080f237572e378d5474c160">REG_GCLK_PCHCTRL9</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018A4U)</td></tr>
<tr class="memdesc:aa5aa7f7a4080f237572e378d5474c160"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 9  <a href="#aa5aa7f7a4080f237572e378d5474c160">More...</a><br /></td></tr>
<tr class="separator:aa5aa7f7a4080f237572e378d5474c160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ab9c73b7ae7e8194fde27f5e4007c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#ad6ab9c73b7ae7e8194fde27f5e4007c5">REG_GCLK_PCHCTRL10</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018A8U)</td></tr>
<tr class="memdesc:ad6ab9c73b7ae7e8194fde27f5e4007c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 10  <a href="#ad6ab9c73b7ae7e8194fde27f5e4007c5">More...</a><br /></td></tr>
<tr class="separator:ad6ab9c73b7ae7e8194fde27f5e4007c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84db93a1a6c1298b3fdd2f3e93ee29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#ac84db93a1a6c1298b3fdd2f3e93ee29d">REG_GCLK_PCHCTRL11</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018ACU)</td></tr>
<tr class="memdesc:ac84db93a1a6c1298b3fdd2f3e93ee29d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 11  <a href="#ac84db93a1a6c1298b3fdd2f3e93ee29d">More...</a><br /></td></tr>
<tr class="separator:ac84db93a1a6c1298b3fdd2f3e93ee29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc09510ccab672e86927352b0cb83ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#aafc09510ccab672e86927352b0cb83ea">REG_GCLK_PCHCTRL12</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018B0U)</td></tr>
<tr class="memdesc:aafc09510ccab672e86927352b0cb83ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 12  <a href="#aafc09510ccab672e86927352b0cb83ea">More...</a><br /></td></tr>
<tr class="separator:aafc09510ccab672e86927352b0cb83ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b5a9c8069da10ad29ba4b412f3b3c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a1b5a9c8069da10ad29ba4b412f3b3c2a">REG_GCLK_PCHCTRL13</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018B4U)</td></tr>
<tr class="memdesc:a1b5a9c8069da10ad29ba4b412f3b3c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 13  <a href="#a1b5a9c8069da10ad29ba4b412f3b3c2a">More...</a><br /></td></tr>
<tr class="separator:a1b5a9c8069da10ad29ba4b412f3b3c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed544e3afe62f3965f5e7b5561e98fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#aed544e3afe62f3965f5e7b5561e98fde">REG_GCLK_PCHCTRL14</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018B8U)</td></tr>
<tr class="memdesc:aed544e3afe62f3965f5e7b5561e98fde"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 14  <a href="#aed544e3afe62f3965f5e7b5561e98fde">More...</a><br /></td></tr>
<tr class="separator:aed544e3afe62f3965f5e7b5561e98fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dfaf3392e69e07202c3fef193fed9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a6dfaf3392e69e07202c3fef193fed9bd">REG_GCLK_PCHCTRL15</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018BCU)</td></tr>
<tr class="memdesc:a6dfaf3392e69e07202c3fef193fed9bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 15  <a href="#a6dfaf3392e69e07202c3fef193fed9bd">More...</a><br /></td></tr>
<tr class="separator:a6dfaf3392e69e07202c3fef193fed9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6d7828383e5a6037bdce5279f80386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a7f6d7828383e5a6037bdce5279f80386">REG_GCLK_PCHCTRL16</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018C0U)</td></tr>
<tr class="memdesc:a7f6d7828383e5a6037bdce5279f80386"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 16  <a href="#a7f6d7828383e5a6037bdce5279f80386">More...</a><br /></td></tr>
<tr class="separator:a7f6d7828383e5a6037bdce5279f80386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fbfbf28be0bfbca42cbf941965caa0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a3fbfbf28be0bfbca42cbf941965caa0b">REG_GCLK_PCHCTRL17</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018C4U)</td></tr>
<tr class="memdesc:a3fbfbf28be0bfbca42cbf941965caa0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 17  <a href="#a3fbfbf28be0bfbca42cbf941965caa0b">More...</a><br /></td></tr>
<tr class="separator:a3fbfbf28be0bfbca42cbf941965caa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5c46c305f770a1dd8015a25be1958e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a7f5c46c305f770a1dd8015a25be1958e">REG_GCLK_PCHCTRL18</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018C8U)</td></tr>
<tr class="memdesc:a7f5c46c305f770a1dd8015a25be1958e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 18  <a href="#a7f5c46c305f770a1dd8015a25be1958e">More...</a><br /></td></tr>
<tr class="separator:a7f5c46c305f770a1dd8015a25be1958e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca16b236929e87900de1099c5912f366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#aca16b236929e87900de1099c5912f366">REG_GCLK_PCHCTRL19</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018CCU)</td></tr>
<tr class="memdesc:aca16b236929e87900de1099c5912f366"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 19  <a href="#aca16b236929e87900de1099c5912f366">More...</a><br /></td></tr>
<tr class="separator:aca16b236929e87900de1099c5912f366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249d05c3eed9a920337e75b875c73e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a249d05c3eed9a920337e75b875c73e1a">REG_GCLK_PCHCTRL20</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018D0U)</td></tr>
<tr class="memdesc:a249d05c3eed9a920337e75b875c73e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 20  <a href="#a249d05c3eed9a920337e75b875c73e1a">More...</a><br /></td></tr>
<tr class="separator:a249d05c3eed9a920337e75b875c73e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c36c0c7e052503bbcd0a05093d4b6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a7c36c0c7e052503bbcd0a05093d4b6c1">REG_GCLK_PCHCTRL21</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018D4U)</td></tr>
<tr class="memdesc:a7c36c0c7e052503bbcd0a05093d4b6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 21  <a href="#a7c36c0c7e052503bbcd0a05093d4b6c1">More...</a><br /></td></tr>
<tr class="separator:a7c36c0c7e052503bbcd0a05093d4b6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b7aa108f4136e624bc8890dff130b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a1b7aa108f4136e624bc8890dff130b6b">REG_GCLK_PCHCTRL22</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018D8U)</td></tr>
<tr class="memdesc:a1b7aa108f4136e624bc8890dff130b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 22  <a href="#a1b7aa108f4136e624bc8890dff130b6b">More...</a><br /></td></tr>
<tr class="separator:a1b7aa108f4136e624bc8890dff130b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cef6610d6e8c92e454b3f6e5f68e2ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a7cef6610d6e8c92e454b3f6e5f68e2ea">REG_GCLK_PCHCTRL23</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018DCU)</td></tr>
<tr class="memdesc:a7cef6610d6e8c92e454b3f6e5f68e2ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 23  <a href="#a7cef6610d6e8c92e454b3f6e5f68e2ea">More...</a><br /></td></tr>
<tr class="separator:a7cef6610d6e8c92e454b3f6e5f68e2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7cd80a6b247992d7078f072c3e1f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#aac7cd80a6b247992d7078f072c3e1f19">REG_GCLK_PCHCTRL24</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018E0U)</td></tr>
<tr class="memdesc:aac7cd80a6b247992d7078f072c3e1f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 24  <a href="#aac7cd80a6b247992d7078f072c3e1f19">More...</a><br /></td></tr>
<tr class="separator:aac7cd80a6b247992d7078f072c3e1f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59d4364e257d7ff86627a3ea07a5300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#ab59d4364e257d7ff86627a3ea07a5300">REG_GCLK_PCHCTRL25</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018E4U)</td></tr>
<tr class="memdesc:ab59d4364e257d7ff86627a3ea07a5300"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 25  <a href="#ab59d4364e257d7ff86627a3ea07a5300">More...</a><br /></td></tr>
<tr class="separator:ab59d4364e257d7ff86627a3ea07a5300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153a610d59ecefea456e4adcfca00083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a153a610d59ecefea456e4adcfca00083">REG_GCLK_PCHCTRL26</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018E8U)</td></tr>
<tr class="memdesc:a153a610d59ecefea456e4adcfca00083"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 26  <a href="#a153a610d59ecefea456e4adcfca00083">More...</a><br /></td></tr>
<tr class="separator:a153a610d59ecefea456e4adcfca00083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa172f895e20d15e584815f7ccc20957e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#aa172f895e20d15e584815f7ccc20957e">REG_GCLK_PCHCTRL27</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018ECU)</td></tr>
<tr class="memdesc:aa172f895e20d15e584815f7ccc20957e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 27  <a href="#aa172f895e20d15e584815f7ccc20957e">More...</a><br /></td></tr>
<tr class="separator:aa172f895e20d15e584815f7ccc20957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3a02a7b3e794861b32d06ba3118af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#aad3a02a7b3e794861b32d06ba3118af6">REG_GCLK_PCHCTRL28</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018F0U)</td></tr>
<tr class="memdesc:aad3a02a7b3e794861b32d06ba3118af6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 28  <a href="#aad3a02a7b3e794861b32d06ba3118af6">More...</a><br /></td></tr>
<tr class="separator:aad3a02a7b3e794861b32d06ba3118af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1277f923c4300cf7c408bd30dca8a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#aa1277f923c4300cf7c408bd30dca8a56">REG_GCLK_PCHCTRL29</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018F4U)</td></tr>
<tr class="memdesc:aa1277f923c4300cf7c408bd30dca8a56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 29  <a href="#aa1277f923c4300cf7c408bd30dca8a56">More...</a><br /></td></tr>
<tr class="separator:aa1277f923c4300cf7c408bd30dca8a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add7b8311064bcb9ba1aab2c687b7727e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#add7b8311064bcb9ba1aab2c687b7727e">REG_GCLK_PCHCTRL30</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018F8U)</td></tr>
<tr class="memdesc:add7b8311064bcb9ba1aab2c687b7727e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 30  <a href="#add7b8311064bcb9ba1aab2c687b7727e">More...</a><br /></td></tr>
<tr class="separator:add7b8311064bcb9ba1aab2c687b7727e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeccc0556009c0c86b4aa767400bef8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#aeccc0556009c0c86b4aa767400bef8f9">REG_GCLK_PCHCTRL31</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018FCU)</td></tr>
<tr class="memdesc:aeccc0556009c0c86b4aa767400bef8f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 31  <a href="#aeccc0556009c0c86b4aa767400bef8f9">More...</a><br /></td></tr>
<tr class="separator:aeccc0556009c0c86b4aa767400bef8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94e84e6668b16780098619f7bfe8c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#ab94e84e6668b16780098619f7bfe8c12">REG_GCLK_PCHCTRL32</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001900U)</td></tr>
<tr class="memdesc:ab94e84e6668b16780098619f7bfe8c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 32  <a href="#ab94e84e6668b16780098619f7bfe8c12">More...</a><br /></td></tr>
<tr class="separator:ab94e84e6668b16780098619f7bfe8c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b1d2b16810bb3bc2443ba1b5011df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a45b1d2b16810bb3bc2443ba1b5011df0">REG_GCLK_PCHCTRL33</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001904U)</td></tr>
<tr class="memdesc:a45b1d2b16810bb3bc2443ba1b5011df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 33  <a href="#a45b1d2b16810bb3bc2443ba1b5011df0">More...</a><br /></td></tr>
<tr class="separator:a45b1d2b16810bb3bc2443ba1b5011df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b210d7de292f88fb37c32631916126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a00b210d7de292f88fb37c32631916126">REG_GCLK_PCHCTRL34</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001908U)</td></tr>
<tr class="memdesc:a00b210d7de292f88fb37c32631916126"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 34  <a href="#a00b210d7de292f88fb37c32631916126">More...</a><br /></td></tr>
<tr class="separator:a00b210d7de292f88fb37c32631916126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9a661ea428d1143e6c0f72fedcaf9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#ac9a661ea428d1143e6c0f72fedcaf9c8">REG_GCLK_PCHCTRL35</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000190CU)</td></tr>
<tr class="memdesc:ac9a661ea428d1143e6c0f72fedcaf9c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(GCLK) Peripheral Clock Control 35  <a href="#ac9a661ea428d1143e6c0f72fedcaf9c8">More...</a><br /></td></tr>
<tr class="separator:ac9a661ea428d1143e6c0f72fedcaf9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe0bef715864f25137d2c90728bbec50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#abe0bef715864f25137d2c90728bbec50">GCLK_GENDIV_BITS</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:abe0bef715864f25137d2c90728bbec50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b06f5ff2a5d83514fa57c1718ea8ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a0b06f5ff2a5d83514fa57c1718ea8ee3">GCLK_GEN_NUM</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a0b06f5ff2a5d83514fa57c1718ea8ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628ac1eca0aa71f6f484ed0dd5c4d6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a628ac1eca0aa71f6f484ed0dd5c4d6ef">GCLK_GEN_NUM_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a628ac1eca0aa71f6f484ed0dd5c4d6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37414154a97fceb345f32429046460e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a37414154a97fceb345f32429046460e4">GCLK_GEN_SOURCE_NUM_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a37414154a97fceb345f32429046460e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abedb2fdf1c8a3f1fa0c29b6821bbfe9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#abedb2fdf1c8a3f1fa0c29b6821bbfe9b">GCLK_NUM</a>&#160;&#160;&#160;36</td></tr>
<tr class="separator:abedb2fdf1c8a3f1fa0c29b6821bbfe9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07175067558a9134a1054c894dd0acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#af07175067558a9134a1054c894dd0acb">GCLK_SOURCE_DFLL48M</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:af07175067558a9134a1054c894dd0acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf04ad702d4782c4f23796628b807092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#adf04ad702d4782c4f23796628b807092">GCLK_SOURCE_FDPLL</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:adf04ad702d4782c4f23796628b807092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8a49009d0b7755d7f016230aef5ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a0b8a49009d0b7755d7f016230aef5ffd">GCLK_SOURCE_GCLKGEN1</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a0b8a49009d0b7755d7f016230aef5ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae6d03225488001be006685ee011199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#afae6d03225488001be006685ee011199">GCLK_SOURCE_GCLKIN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:afae6d03225488001be006685ee011199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac26abc82da9089a0a40f81a4df0a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#afac26abc82da9089a0a40f81a4df0a7a">GCLK_SOURCE_NUM</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:afac26abc82da9089a0a40f81a4df0a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df6754191b0e03fbf71165e2b20745a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a8df6754191b0e03fbf71165e2b20745a">GCLK_SOURCE_OSCULP32K</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a8df6754191b0e03fbf71165e2b20745a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a215315eced9aeae532d02decfd350cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a215315eced9aeae532d02decfd350cc6">GCLK_SOURCE_OSC16M</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a215315eced9aeae532d02decfd350cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9387b41282565b44ffd2c2ba720ca10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#ad9387b41282565b44ffd2c2ba720ca10">GCLK_SOURCE_OSC32K</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ad9387b41282565b44ffd2c2ba720ca10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407d7d7a2f371d5ed902940844ff1c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#a407d7d7a2f371d5ed902940844ff1c1c">GCLK_SOURCE_XOSC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a407d7d7a2f371d5ed902940844ff1c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab432e69ee26643b3fbbcc25044d3a31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2gclk__100_8h.html#aab432e69ee26643b3fbbcc25044d3a31">GCLK_SOURCE_XOSC32K</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:aab432e69ee26643b3fbbcc25044d3a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Instance description for GCLK. </p>
<p>Copyright (c) 2015 Atmel Corporation. All rights reserved.</p>

<p class="definition">Definition in file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a0b06f5ff2a5d83514fa57c1718ea8ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b06f5ff2a5d83514fa57c1718ea8ee3">&#9670;&nbsp;</a></span>GCLK_GEN_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_GEN_NUM&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00148">148</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a628ac1eca0aa71f6f484ed0dd5c4d6ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628ac1eca0aa71f6f484ed0dd5c4d6ef">&#9670;&nbsp;</a></span>GCLK_GEN_NUM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_GEN_NUM_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00149">149</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a37414154a97fceb345f32429046460e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37414154a97fceb345f32429046460e4">&#9670;&nbsp;</a></span>GCLK_GEN_SOURCE_NUM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_GEN_SOURCE_NUM_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00150">150</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="abe0bef715864f25137d2c90728bbec50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe0bef715864f25137d2c90728bbec50">&#9670;&nbsp;</a></span>GCLK_GENDIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_GENDIV_BITS&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00147">147</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="abedb2fdf1c8a3f1fa0c29b6821bbfe9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abedb2fdf1c8a3f1fa0c29b6821bbfe9b">&#9670;&nbsp;</a></span>GCLK_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_NUM&#160;&#160;&#160;36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00151">151</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="af07175067558a9134a1054c894dd0acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af07175067558a9134a1054c894dd0acb">&#9670;&nbsp;</a></span>GCLK_SOURCE_DFLL48M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_SOURCE_DFLL48M&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00152">152</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="adf04ad702d4782c4f23796628b807092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf04ad702d4782c4f23796628b807092">&#9670;&nbsp;</a></span>GCLK_SOURCE_FDPLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_SOURCE_FDPLL&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00153">153</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a0b8a49009d0b7755d7f016230aef5ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8a49009d0b7755d7f016230aef5ffd">&#9670;&nbsp;</a></span>GCLK_SOURCE_GCLKGEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_SOURCE_GCLKGEN1&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00154">154</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="afae6d03225488001be006685ee011199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae6d03225488001be006685ee011199">&#9670;&nbsp;</a></span>GCLK_SOURCE_GCLKIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_SOURCE_GCLKIN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00155">155</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="afac26abc82da9089a0a40f81a4df0a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac26abc82da9089a0a40f81a4df0a7a">&#9670;&nbsp;</a></span>GCLK_SOURCE_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_SOURCE_NUM&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00156">156</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a215315eced9aeae532d02decfd350cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a215315eced9aeae532d02decfd350cc6">&#9670;&nbsp;</a></span>GCLK_SOURCE_OSC16M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_SOURCE_OSC16M&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00158">158</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="ad9387b41282565b44ffd2c2ba720ca10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9387b41282565b44ffd2c2ba720ca10">&#9670;&nbsp;</a></span>GCLK_SOURCE_OSC32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_SOURCE_OSC32K&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00159">159</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a8df6754191b0e03fbf71165e2b20745a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8df6754191b0e03fbf71165e2b20745a">&#9670;&nbsp;</a></span>GCLK_SOURCE_OSCULP32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_SOURCE_OSCULP32K&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00157">157</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a407d7d7a2f371d5ed902940844ff1c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a407d7d7a2f371d5ed902940844ff1c1c">&#9670;&nbsp;</a></span>GCLK_SOURCE_XOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_SOURCE_XOSC&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00160">160</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aab432e69ee26643b3fbbcc25044d3a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab432e69ee26643b3fbbcc25044d3a31">&#9670;&nbsp;</a></span>GCLK_SOURCE_XOSC32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GCLK_SOURCE_XOSC32K&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00161">161</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a4b78d03bf9a16178a366c10a9df50f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b78d03bf9a16178a366c10a9df50f46">&#9670;&nbsp;</a></span>REG_GCLK_CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_CTRLA&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x40001800U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Control </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00097">97</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a4994fd8500fda53023cd224b105b0f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4994fd8500fda53023cd224b105b0f4e">&#9670;&nbsp;</a></span>REG_GCLK_GENCTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_GENCTRL0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001820U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Generic Clock Generator Control 0 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00099">99</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a63217ed3209856895f367b0f796a7257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63217ed3209856895f367b0f796a7257">&#9670;&nbsp;</a></span>REG_GCLK_GENCTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_GENCTRL1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001824U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Generic Clock Generator Control 1 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00100">100</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a20fd0ac484281f177e034b6fcb1f83b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20fd0ac484281f177e034b6fcb1f83b0">&#9670;&nbsp;</a></span>REG_GCLK_GENCTRL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_GENCTRL2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001828U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Generic Clock Generator Control 2 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00101">101</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a249c18ab8d2c25b90284a97de2decf2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249c18ab8d2c25b90284a97de2decf2f">&#9670;&nbsp;</a></span>REG_GCLK_GENCTRL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_GENCTRL3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000182CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Generic Clock Generator Control 3 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00102">102</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="ae30fecf468d8a76bac62e54f5e257c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae30fecf468d8a76bac62e54f5e257c8c">&#9670;&nbsp;</a></span>REG_GCLK_GENCTRL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_GENCTRL4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001830U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Generic Clock Generator Control 4 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00103">103</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a5141d184ba677110d14f71e25ef16299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5141d184ba677110d14f71e25ef16299">&#9670;&nbsp;</a></span>REG_GCLK_GENCTRL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_GENCTRL5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001834U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Generic Clock Generator Control 5 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00104">104</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a0e8fbb6cc2c27931dbe1e8616e24d3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e8fbb6cc2c27931dbe1e8616e24d3b3">&#9670;&nbsp;</a></span>REG_GCLK_GENCTRL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_GENCTRL6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001838U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Generic Clock Generator Control 6 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00105">105</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a35107e472bd3c74f83309431fe709d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35107e472bd3c74f83309431fe709d16">&#9670;&nbsp;</a></span>REG_GCLK_GENCTRL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_GENCTRL7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000183CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Generic Clock Generator Control 7 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00106">106</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="af40fdcc1355dd2308781309d704da2c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40fdcc1355dd2308781309d704da2c4">&#9670;&nbsp;</a></span>REG_GCLK_GENCTRL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_GENCTRL8&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001840U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Generic Clock Generator Control 8 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00107">107</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a58895086e0b84dfc78840ebfdc30da6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58895086e0b84dfc78840ebfdc30da6a">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001880U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 0 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00108">108</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="ad8f8fb8af22562a833d585b8fbc27ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8f8fb8af22562a833d585b8fbc27ede">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001884U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 1 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00109">109</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="ad6ab9c73b7ae7e8194fde27f5e4007c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6ab9c73b7ae7e8194fde27f5e4007c5">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL10&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 10 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00118">118</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="ac84db93a1a6c1298b3fdd2f3e93ee29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac84db93a1a6c1298b3fdd2f3e93ee29d">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL11&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 11 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00119">119</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aafc09510ccab672e86927352b0cb83ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafc09510ccab672e86927352b0cb83ea">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL12&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 12 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00120">120</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a1b5a9c8069da10ad29ba4b412f3b3c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b5a9c8069da10ad29ba4b412f3b3c2a">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL13&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 13 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00121">121</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aed544e3afe62f3965f5e7b5561e98fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed544e3afe62f3965f5e7b5561e98fde">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL14&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 14 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00122">122</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a6dfaf3392e69e07202c3fef193fed9bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dfaf3392e69e07202c3fef193fed9bd">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL15&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018BCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 15 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00123">123</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a7f6d7828383e5a6037bdce5279f80386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6d7828383e5a6037bdce5279f80386">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL16&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 16 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00124">124</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a3fbfbf28be0bfbca42cbf941965caa0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fbfbf28be0bfbca42cbf941965caa0b">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL17&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 17 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00125">125</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a7f5c46c305f770a1dd8015a25be1958e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5c46c305f770a1dd8015a25be1958e">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL18&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018C8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 18 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00126">126</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aca16b236929e87900de1099c5912f366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca16b236929e87900de1099c5912f366">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL19&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018CCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 19 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00127">127</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a013dbb8ad928386ddc3ddecfe8e04d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013dbb8ad928386ddc3ddecfe8e04d56">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001888U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 2 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00110">110</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a249d05c3eed9a920337e75b875c73e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249d05c3eed9a920337e75b875c73e1a">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL20&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 20 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00128">128</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a7c36c0c7e052503bbcd0a05093d4b6c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c36c0c7e052503bbcd0a05093d4b6c1">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL21&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 21 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00129">129</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a1b7aa108f4136e624bc8890dff130b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b7aa108f4136e624bc8890dff130b6b">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL22&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 22 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00130">130</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a7cef6610d6e8c92e454b3f6e5f68e2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cef6610d6e8c92e454b3f6e5f68e2ea">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL23&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018DCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 23 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00131">131</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aac7cd80a6b247992d7078f072c3e1f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac7cd80a6b247992d7078f072c3e1f19">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL24&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 24 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00132">132</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="ab59d4364e257d7ff86627a3ea07a5300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab59d4364e257d7ff86627a3ea07a5300">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL25&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 25 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00133">133</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a153a610d59ecefea456e4adcfca00083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a153a610d59ecefea456e4adcfca00083">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL26&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 26 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00134">134</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aa172f895e20d15e584815f7ccc20957e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa172f895e20d15e584815f7ccc20957e">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL27&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018ECU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 27 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00135">135</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aad3a02a7b3e794861b32d06ba3118af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3a02a7b3e794861b32d06ba3118af6">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL28&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 28 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00136">136</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aa1277f923c4300cf7c408bd30dca8a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1277f923c4300cf7c408bd30dca8a56">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL29&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018F4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 29 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00137">137</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a26b8085f82bb521d848204b4dfbd6274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26b8085f82bb521d848204b4dfbd6274">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000188CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 3 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00111">111</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="add7b8311064bcb9ba1aab2c687b7727e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add7b8311064bcb9ba1aab2c687b7727e">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL30&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018F8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 30 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00138">138</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aeccc0556009c0c86b4aa767400bef8f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeccc0556009c0c86b4aa767400bef8f9">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL31&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 31 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00139">139</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="ab94e84e6668b16780098619f7bfe8c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94e84e6668b16780098619f7bfe8c12">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL32&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001900U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 32 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00140">140</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a45b1d2b16810bb3bc2443ba1b5011df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45b1d2b16810bb3bc2443ba1b5011df0">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL33&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001904U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 33 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00141">141</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a00b210d7de292f88fb37c32631916126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b210d7de292f88fb37c32631916126">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL34&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001908U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 34 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00142">142</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="ac9a661ea428d1143e6c0f72fedcaf9c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9a661ea428d1143e6c0f72fedcaf9c8">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL35&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000190CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 35 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00143">143</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a3e8445c5d18a4c8aaaae5e5b3adf42c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8445c5d18a4c8aaaae5e5b3adf42c4">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001890U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 4 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00112">112</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aa7d29690fa4d2fa847dc7a0d13068288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d29690fa4d2fa847dc7a0d13068288">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001894U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 5 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00113">113</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aeb3d53736271cb7fb71e082289106c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3d53736271cb7fb71e082289106c29">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x40001898U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 6 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00114">114</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a8177a0843f0d5642ad35bb00b10ab3ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8177a0843f0d5642ad35bb00b10ab3ba">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4000189CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 7 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00115">115</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="ac9af071c06faf2fa23245ecf5124ca9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9af071c06faf2fa23245ecf5124ca9b">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL8&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 8 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00116">116</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="aa5aa7f7a4080f237572e378d5474c160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5aa7f7a4080f237572e378d5474c160">&#9670;&nbsp;</a></span>REG_GCLK_PCHCTRL9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_PCHCTRL9&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x400018A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Peripheral Clock Control 9 </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00117">117</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
<a id="a019f805046bd8fbce07db4ff58608123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a019f805046bd8fbce07db4ff58608123">&#9670;&nbsp;</a></span>REG_GCLK_SYNCBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_GCLK_SYNCBUSY&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x40001804U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(GCLK) Synchronization Busy </p>

<p class="definition">Definition at line <a class="el" href="instance_2gclk__100_8h_source.html#l00098">98</a> of file <a class="el" href="instance_2gclk__100_8h_source.html">gclk_100.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:23 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
