# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_bench.tb_top
# vsim lib_bench.tb_top 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading lib_synth.const_def
# Loading unisim.vcomponents
# Loading vital2000.vital_timing(body)
# Loading simprim.vcomponents
# Loading work.tb_top(tb)#1
# Loading lib_synth.top(rtl_top)#1
# Loading lib_synth.round(rtl_round)#1
# Loading unisim.fdcp(fdcp_v)#1
# Loading unisim.fdcpe(fdcpe_v)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.inv(inv_v)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/DUT/round_map/ix7784z1316
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.obuf(obuf_v)#1
# Loading unisim.ibuf(ibuf_v)#1
# Loading unisim.fdc(fdc_v)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.bufgp(bufgp_v)#1
run
run
run
add wave -position insertpoint  \
sim:/tb_top/s_clk \
sim:/tb_top/s_nrst \
sim:/tb_top/s_key_i \
sim:/tb_top/s_plaintext \
sim:/tb_top/s_ciphertext
run
run
run
run
run
run
run
run
run
run
vsim lib_bench.tb_top
# vsim lib_bench.tb_top 
# ** Warning: (vsim-31) Unable to unlink file "/tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/lib_bench/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading lib_synth.const_def
# Loading unisim.vcomponents
# Loading vital2000.vital_timing(body)
# Loading simprim.vcomponents
# Loading work.tb_top(tb)#1
# Loading lib_synth.top(rtl_top)#1
# Loading lib_synth.round(rtl_round)#1
# Loading unisim.fdcp(fdcp_v)#1
# Loading unisim.fdcpe(fdcpe_v)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.inv(inv_v)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/DUT/round_map/ix7784z1316
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.obuf(obuf_v)#1
# Loading unisim.ibuf(ibuf_v)#1
# Loading unisim.fdc(fdc_v)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.bufgp(bufgp_v)#1
add wave -position end  sim:/tb_top/s_ciphertext
run
run
run
run
run
# ** Error:  FATAL ERROR: ciphertext error.
#    Time: 500 ns  Iteration: 0  Instance: /tb_top
run
run
run
run
run
run
run
run
run
run
vsim lib_bench.tb_top
# vsim lib_bench.tb_top 
# ** Warning: (vsim-31) Unable to unlink file "/tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/lib_bench/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading lib_synth.const_def
# Loading unisim.vcomponents
# Loading vital2000.vital_timing(body)
# Loading simprim.vcomponents
# Loading work.tb_top(tb)#1
# Loading lib_synth.top(rtl_top)#1
# Loading lib_synth.round(rtl_round)#1
# Loading unisim.fdcp(fdcp_v)#1
# Loading unisim.fdcpe(fdcpe_v)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.inv(inv_v)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/DUT/round_map/ix7784z1316
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.obuf(obuf_v)#1
# Loading unisim.ibuf(ibuf_v)#1
# Loading unisim.fdc(fdc_v)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.bufgp(bufgp_v)#1
run
run
add wave -position end  sim:/tb_top/s_clk
add wave -position end  sim:/tb_top/s_nrst
add wave -position end  sim:/tb_top/s_key_i
add wave -position end  sim:/tb_top/s_plaintext
add wave -position end  sim:/tb_top/s_ciphertext
run
run
run
# ** Error:  FATAL ERROR: ciphertext_error.
#    Time: 500 ns  Iteration: 0  Instance: /tb_top
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
# ** Error:  FATAL ERROR: ciphertext_error.
#    Time: 500 ns  Iteration: 0  Instance: /tb_top
run
run
vsim lib_bench.tb_top
# vsim lib_bench.tb_top 
# ** Warning: (vsim-31) Unable to unlink file "/tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/lib_bench/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading lib_synth.const_def
# Loading unisim.vcomponents
# Loading vital2000.vital_timing(body)
# Loading simprim.vcomponents
# Loading work.tb_top(tb)#1
# Loading lib_synth.top(rtl_top)#1
# Loading lib_synth.round(rtl_round)#1
# Loading unisim.fdcp(fdcp_v)#1
# Loading unisim.fdcpe(fdcpe_v)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.inv(inv_v)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/DUT/round_map/ix7784z1316
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.obuf(obuf_v)#1
# Loading unisim.ibuf(ibuf_v)#1
# Loading unisim.fdc(fdc_v)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.bufgp(bufgp_v)#1
add wave -position insertpoint  \
sim:/tb_top/s_clk \
sim:/tb_top/s_nrst \
sim:/tb_top/s_key_i \
sim:/tb_top/s_plaintext \
sim:/tb_top/s_ciphertext
run
run
run
run
run
# ** Error:  FATAL ERROR: ciphertext_error.
#    Time: 500 ns  Iteration: 0  Instance: /tb_top
run
run
run
run
run
run
vsim lib_bench.tb_top
# vsim lib_bench.tb_top 
# ** Warning: (vsim-31) Unable to unlink file "/tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/lib_bench/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading lib_synth.const_def
# Loading unisim.vcomponents
# Loading vital2000.vital_timing(body)
# Loading simprim.vcomponents
# Loading work.tb_top(tb)#1
# Loading lib_synth.top(rtl_top)#1
# Loading lib_synth.round(rtl_round)#1
# Loading unisim.fdcp(fdcp_v)#1
# Loading unisim.fdcpe(fdcpe_v)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.inv(inv_v)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/DUT/round_map/ix7784z1316
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.obuf(obuf_v)#1
# Loading unisim.ibuf(ibuf_v)#1
# Loading unisim.fdc(fdc_v)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.bufgp(bufgp_v)#1
add wave -position insertpoint  \
sim:/tb_top/s_clk \
sim:/tb_top/s_nrst \
sim:/tb_top/s_key_i \
sim:/tb_top/s_plaintext \
sim:/tb_top/s_ciphertext
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vsim lib_bench.tb_top
# vsim lib_bench.tb_top 
# ** Warning: (vsim-31) Unable to unlink file "/tp/xph3app/xph3app605/Projet_sys_complexe/SYNT_PRE_2014/lib_bench/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading lib_synth.const_def
# Loading unisim.vcomponents
# Loading vital2000.vital_timing(body)
# Loading simprim.vcomponents
# Loading work.tb_top(tb)#1
# Loading lib_synth.top(rtl_top)#1
# Loading lib_synth.round(rtl_round)#1
# Loading unisim.fdcp(fdcp_v)#1
# Loading unisim.fdcpe(fdcpe_v)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.inv(inv_v)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/DUT/round_map/ix7784z1316
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.obuf(obuf_v)#1
# Loading unisim.ibuf(ibuf_v)#1
# Loading unisim.fdc(fdc_v)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.bufgp(bufgp_v)#1
add wave -position insertpoint  \
sim:/tb_top/s_clk \
sim:/tb_top/s_nrst \
sim:/tb_top/s_key_i \
sim:/tb_top/s_plaintext \
sim:/tb_top/s_ciphertext
run
run
run
run
run
run
run
# ** Error:  FATAL ERROR: ciphertext_error.
#    Time: 700 ns  Iteration: 0  Instance: /tb_top
run
