Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_pipeline_tb_behav xil_defaultlib.mips_pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'instr_bits_20_16' [C:/Users/Timow/InstructionDecode/InstructionDecode.srcs/sources_1/new/Decode.v:58]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'ctlm_in' [C:/Users/Timow/Pipline Final/Pipline Final.srcs/sources_1/new/pipeline.v:75]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'ctlm_out' [C:/Users/Timow/Pipline Final/Pipline Final.srcs/sources_1/new/pipeline.v:87]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'ctlm_in' [C:/Users/Timow/Instruction Execute/Instruction Execute.srcs/sources_1/new/execute.v:65]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'ctlm_out' [C:/Users/Timow/Instruction Execute/Instruction Execute.srcs/sources_1/new/execute.v:71]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'WriteReg_in' [C:/Users/Timow/MIPSmem/MIPSmem.srcs/sources_1/new/MEM.v:39]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'WriteReg_out' [C:/Users/Timow/MIPSmem/MIPSmem.srcs/sources_1/new/MEM.v:43]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/Timow/MIPSmem/MIPSmem.srcs/sources_1/new/MEM.v:27]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/Timow/MIPSmem/MIPSmem.srcs/sources_1/new/MEM.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.pc_counter
Compiling module xil_defaultlib.if_memory
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.I_Fetch
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.IDExLatch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5
Compiling module xil_defaultlib.ex_mem_latch
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.andGate
Compiling module xil_defaultlib.Datamem
Compiling module xil_defaultlib.memLatch
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux32
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.MIPSpipeline
Compiling module xil_defaultlib.mips_pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_pipeline_tb_behav
