From 6831f4a44bffbfc9f5b9a045ec812614bfe24c05 Mon Sep 17 00:00:00 2001
From: Joshua Riek <jjriek@verizon.net>
Date: Sat, 24 Jun 2023 13:01:38 -0400
Subject: [PATCH] add nvme support nanopir6 and nanopct6

---
 arch/arm/dts/rk3588-nanopc-t6.dts   | 37 +++++++++++++++++++-
 arch/arm/dts/rk3588s-nanopi-r6c.dts | 53 ++++++++++++++++++++++++++++-
 arch/arm/dts/rk3588s-nanopi-r6s.dts |  1 -
 configs/nanopc_t6_defconfig         |  3 +-
 configs/nanopi_r6c_defconfig        |  3 +-
 configs/nanopi_r6s_defconfig        |  3 +-
 6 files changed, 94 insertions(+), 6 deletions(-)

diff --git a/arch/arm/dts/rk3588-nanopc-t6.dts b/arch/arm/dts/rk3588-nanopc-t6.dts
index 0ee8f84316..ee7c7f005c 100644
--- a/arch/arm/dts/rk3588-nanopc-t6.dts
+++ b/arch/arm/dts/rk3588-nanopc-t6.dts
@@ -64,6 +64,20 @@
 		vin-supply = <&vcc5v0_sys>;
 	};
 
+	vcc3v3_pcie30: vcc3v3-pcie30 {
+		u-boot,dm-pre-reloc;
+		compatible = "regulator-fixed";
+		regulator-name = "vcc3v3_pcie30";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+		gpio = <&gpio2 RK_PC5 GPIO_ACTIVE_HIGH>;
+		regulator-boot-on;
+		regulator-always-on;
+		startup-delay-us = <50000>;
+		vin-supply = <&vcc5v0_sys>;
+	};
+
 	led_sys: led-sys {
 		u-boot,dm-pre-reloc;
 		compatible = "regulator-fixed";
@@ -76,11 +90,32 @@
 	};
 };
 
-&usb2phy0_grf {
+&pcie3x4 {
+	u-boot,dm-pre-reloc;
+	vpcie3v3-supply = <&vcc3v3_pcie30>;
+	reset-gpios = <&gpio4 RK_PB6 GPIO_ACTIVE_HIGH>;
 	status = "okay";
+};
+
+&pcie30phy {
 	u-boot,dm-pre-reloc;
+	status = "okay";
 };
 
+&combphy0_ps {
+	u-boot,dm-pre-reloc;
+	status = "okay";
+};
+
+&combphy2_psu {
+	u-boot,dm-pre-reloc;
+	status = "okay";
+};
+
+&usb2phy0_grf {
+	status = "okay";
+	u-boot,dm-pre-reloc;
+};
 
 &u2phy0 {
 	status = "okay";
diff --git a/arch/arm/dts/rk3588s-nanopi-r6c.dts b/arch/arm/dts/rk3588s-nanopi-r6c.dts
index ea3e3c0959..3c55e0d89a 100644
--- a/arch/arm/dts/rk3588s-nanopi-r6c.dts
+++ b/arch/arm/dts/rk3588s-nanopi-r6c.dts
@@ -64,6 +64,34 @@
 		vin-supply = <&vcc5v0_sys>;
 	};
 
+	vcc3v3_pcie2x1l2: vcc3v3-pcie2x1l2 {
+		u-boot,dm-pre-reloc;
+		compatible = "regulator-fixed";
+		regulator-name = "vcc3v3_pcie2x1l2";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		enable-active-high;
+		//regulator-boot-on;
+		//regulator-always-on;
+		//gpios = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>;
+		startup-delay-us = <50000>;
+		vin-supply = <&vcc5v0_sys>;
+	};
+
+	vcc3v3_pcie2x1l1: vcc3v3-pcie2x1l2 {
+		u-boot,dm-pre-reloc;
+		compatible = "regulator-fixed";
+		regulator-name = "vcc3v3_pcie2x1l2";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		enable-active-high;
+		//regulator-boot-on;
+		//regulator-always-on;
+		//gpios = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>;
+		startup-delay-us = <50000>;
+		vin-supply = <&vcc5v0_sys>;
+	};
+
 	led_sys: led-sys {
 		u-boot,dm-pre-reloc;
 		compatible = "regulator-fixed";
@@ -76,11 +104,34 @@
 	};
 };
 
-&usb2phy0_grf {
+&pcie2x1l1 {
+	reset-gpios = <&gpio1 RK_PA7 GPIO_ACTIVE_HIGH>;
+	rockchip,init-delay-ms = <100>;
+	vpcie3v3-supply = <&vcc3v3_pcie2x1l1>;
+	status = "okay";
+};
+
+&pcie2x1l2 {
+	u-boot,dm-pre-reloc;
+	reset-gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_HIGH>;
+	vpcie3v3-supply = <&vcc3v3_pcie2x1l2>;
+	status = "okay";
+};
+
+&combphy0_ps {
+	u-boot,dm-pre-reloc;
 	status = "okay";
+};
+
+&combphy2_psu {
 	u-boot,dm-pre-reloc;
+	status = "okay";
 };
 
+&usb2phy0_grf {
+	status = "okay";
+	u-boot,dm-pre-reloc;
+};
 
 &u2phy0 {
 	status = "okay";
diff --git a/arch/arm/dts/rk3588s-nanopi-r6s.dts b/arch/arm/dts/rk3588s-nanopi-r6s.dts
index 4899e23fa3..ac300cd42f 100644
--- a/arch/arm/dts/rk3588s-nanopi-r6s.dts
+++ b/arch/arm/dts/rk3588s-nanopi-r6s.dts
@@ -81,7 +81,6 @@
 	u-boot,dm-pre-reloc;
 };
 
-
 &u2phy0 {
 	status = "okay";
 	u-boot,dm-pre-reloc;
diff --git a/configs/nanopc_t6_defconfig b/configs/nanopc_t6_defconfig
index 22a2968e6a..6915379076 100644
--- a/configs/nanopc_t6_defconfig
+++ b/configs/nanopc_t6_defconfig
@@ -31,7 +31,7 @@ CONFIG_SPL_LOAD_FIT=y
 CONFIG_SPL_FIT_IMAGE_POST_PROCESS=y
 CONFIG_SPL_FIT_HW_CRYPTO=y
 # CONFIG_SPL_SYS_DCACHE_OFF is not set
-CONFIG_BOOTDELAY=0
+CONFIG_BOOTDELAY=2
 CONFIG_SYS_CONSOLE_INFO_QUIET=y
 # CONFIG_DISPLAY_CPUINFO is not set
 CONFIG_ANDROID_BOOTLOADER=y
@@ -215,3 +215,4 @@ CONFIG_RK_AVB_LIBAVB_USER=y
 CONFIG_OPTEE_CLIENT=y
 CONFIG_OPTEE_V2=y
 CONFIG_OPTEE_ALWAYS_USE_SECURITY_PARTITION=y
+CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
diff --git a/configs/nanopi_r6c_defconfig b/configs/nanopi_r6c_defconfig
index dc4b5accf8..876b49ffdd 100644
--- a/configs/nanopi_r6c_defconfig
+++ b/configs/nanopi_r6c_defconfig
@@ -31,7 +31,7 @@ CONFIG_SPL_LOAD_FIT=y
 CONFIG_SPL_FIT_IMAGE_POST_PROCESS=y
 CONFIG_SPL_FIT_HW_CRYPTO=y
 # CONFIG_SPL_SYS_DCACHE_OFF is not set
-CONFIG_BOOTDELAY=0
+CONFIG_BOOTDELAY=2
 CONFIG_SYS_CONSOLE_INFO_QUIET=y
 # CONFIG_DISPLAY_CPUINFO is not set
 CONFIG_ANDROID_BOOTLOADER=y
@@ -215,3 +215,4 @@ CONFIG_RK_AVB_LIBAVB_USER=y
 CONFIG_OPTEE_CLIENT=y
 CONFIG_OPTEE_V2=y
 CONFIG_OPTEE_ALWAYS_USE_SECURITY_PARTITION=y
+CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
\ No newline at end of file
diff --git a/configs/nanopi_r6s_defconfig b/configs/nanopi_r6s_defconfig
index 19bae55629..0ecac3992b 100644
--- a/configs/nanopi_r6s_defconfig
+++ b/configs/nanopi_r6s_defconfig
@@ -31,7 +31,7 @@ CONFIG_SPL_LOAD_FIT=y
 CONFIG_SPL_FIT_IMAGE_POST_PROCESS=y
 CONFIG_SPL_FIT_HW_CRYPTO=y
 # CONFIG_SPL_SYS_DCACHE_OFF is not set
-CONFIG_BOOTDELAY=0
+CONFIG_BOOTDELAY=2
 CONFIG_SYS_CONSOLE_INFO_QUIET=y
 # CONFIG_DISPLAY_CPUINFO is not set
 CONFIG_ANDROID_BOOTLOADER=y
@@ -215,3 +215,4 @@ CONFIG_RK_AVB_LIBAVB_USER=y
 CONFIG_OPTEE_CLIENT=y
 CONFIG_OPTEE_V2=y
 CONFIG_OPTEE_ALWAYS_USE_SECURITY_PARTITION=y
+CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
-- 
2.25.1

