;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL 11, #6
	DJN 800, <-104
	DJN 800, <-104
	SPL 1, @-1
	ADD -130, 809
	ADD -1, <-20
	SLT @20, @12
	CMP 0, 35
	DAT #-100, #-300
	SLT 121, 0
	SUB @187, -156
	DAT #0, #0
	SPL 0
	SUB @121, 102
	SPL 800, <-102
	ADD -1, <-20
	ADD #270, <1
	SUB -1, <-20
	ADD #-127, 250
	CMP 0, 35
	SPL 800, <-102
	SPL 3, #24
	SUB -100, -100
	DAT #0, #0
	CMP @-127, 102
	ADD #270, <1
	ADD <-127, 100
	SUB @121, 103
	SUB <0, @0
	SUB <0, @2
	SUB @121, @100
	ADD 210, 30
	SUB 0, @0
	SUB #-107, <-20
	SPL @12, #200
	MOV -1, <-20
	ADD @53, 0
	SUB @187, -156
	ADD @53, 0
	SUB 0, 0
	SUB 0, 0
	SUB #112, @200
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
