{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1772167972981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1772167972981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 12:52:52 2026 " "Processing started: Fri Feb 27 12:52:52 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1772167972981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772167972981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iic_eeprom -c iic_eeprom " "Command: quartus_map --read_settings_files=on --write_settings_files=off iic_eeprom -c iic_eeprom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772167972982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1772167973345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1772167973345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/iic_eeprom/rtl/uart2eeprom_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/iic_eeprom/rtl/uart2eeprom_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart2eeprom_control " "Found entity 1: uart2eeprom_control" {  } { { "../rtl/uart2eeprom_control.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart2eeprom_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1772167980339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772167980339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/iic_eeprom/rtl/uart_tx_v3_f47.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/iic_eeprom/rtl/uart_tx_v3_f47.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx_v3_f47.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_tx_v3_f47.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1772167980341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772167980341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/iic_eeprom/rtl/uart_rx_v3_f47.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/iic_eeprom/rtl/uart_rx_v3_f47.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx_v3_f47.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_rx_v3_f47.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1772167980343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772167980343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/iic_eeprom/rtl/uart_eeprom_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/iic_eeprom/rtl/uart_eeprom_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_eeprom_demo " "Found entity 1: uart_eeprom_demo" {  } { { "../rtl/uart_eeprom_demo.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_eeprom_demo.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1772167980345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772167980345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/iic_eeprom/rtl/eeprom2uart_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/iic_eeprom/rtl/eeprom2uart_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom2uart_control " "Found entity 1: eeprom2uart_control" {  } { { "../rtl/eeprom2uart_control.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/eeprom2uart_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1772167980348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772167980348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/iic_eeprom/rtl/eeprom_iic_drv_f47.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/iic_eeprom/rtl/eeprom_iic_drv_f47.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom_iic_drv " "Found entity 1: eeprom_iic_drv" {  } { { "../rtl/eeprom_iic_drv_f47.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/eeprom_iic_drv_f47.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1772167980350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772167980350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_eeprom_demo " "Elaborating entity \"uart_eeprom_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1772167980382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u0_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u0_uart_rx\"" {  } { { "../rtl/uart_eeprom_demo.v" "u0_uart_rx" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_eeprom_demo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1772167980388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx_v3_f47.v(46) " "Verilog HDL assignment warning at uart_rx_v3_f47.v(46): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_rx_v3_f47.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_rx_v3_f47.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1772167980388 "|uart_eeprom_demo|uart_rx:u0_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx_v3_f47.v(55) " "Verilog HDL assignment warning at uart_rx_v3_f47.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_rx_v3_f47.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_rx_v3_f47.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1772167980388 "|uart_eeprom_demo|uart_rx:u0_uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart2eeprom_control uart2eeprom_control:u_uart2eeprom_control " "Elaborating entity \"uart2eeprom_control\" for hierarchy \"uart2eeprom_control:u_uart2eeprom_control\"" {  } { { "../rtl/uart_eeprom_demo.v" "u_uart2eeprom_control" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_eeprom_demo.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1772167980389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart2eeprom_control.v(62) " "Verilog HDL assignment warning at uart2eeprom_control.v(62): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart2eeprom_control.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart2eeprom_control.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1772167980395 "|uart_eeprom_demo|uart2eeprom_control:u_uart2eeprom_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart2eeprom_control.v(116) " "Verilog HDL assignment warning at uart2eeprom_control.v(116): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart2eeprom_control.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart2eeprom_control.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1772167980395 "|uart_eeprom_demo|uart2eeprom_control:u_uart2eeprom_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eeprom_iic_drv eeprom_iic_drv:u_eeprom_iic_drv " "Elaborating entity \"eeprom_iic_drv\" for hierarchy \"eeprom_iic_drv:u_eeprom_iic_drv\"" {  } { { "../rtl/uart_eeprom_demo.v" "u_eeprom_iic_drv" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_eeprom_demo.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1772167980396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eeprom_iic_drv_f47.v(187) " "Verilog HDL assignment warning at eeprom_iic_drv_f47.v(187): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/eeprom_iic_drv_f47.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/eeprom_iic_drv_f47.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1772167980399 "|uart_eeprom_demo|eeprom_iic_drv:u_eeprom_iic_drv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_iic_drv_f47.v(197) " "Verilog HDL assignment warning at eeprom_iic_drv_f47.v(197): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_iic_drv_f47.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/eeprom_iic_drv_f47.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1772167980399 "|uart_eeprom_demo|eeprom_iic_drv:u_eeprom_iic_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eeprom_iic_drv_f47.v(225) " "Verilog HDL Case Statement information at eeprom_iic_drv_f47.v(225): all case item expressions in this case statement are onehot" {  } { { "../rtl/eeprom_iic_drv_f47.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/eeprom_iic_drv_f47.v" 225 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1772167980399 "|uart_eeprom_demo|eeprom_iic_drv:u_eeprom_iic_drv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eeprom2uart_control eeprom2uart_control:u_eeprom2uart_control " "Elaborating entity \"eeprom2uart_control\" for hierarchy \"eeprom2uart_control:u_eeprom2uart_control\"" {  } { { "../rtl/uart_eeprom_demo.v" "u_eeprom2uart_control" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_eeprom_demo.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1772167980400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 eeprom2uart_control.v(65) " "Verilog HDL assignment warning at eeprom2uart_control.v(65): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/eeprom2uart_control.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/eeprom2uart_control.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1772167980404 "|uart_eeprom_demo|eeprom2uart_control:u_eeprom2uart_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom2uart_control.v(167) " "Verilog HDL assignment warning at eeprom2uart_control.v(167): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom2uart_control.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/eeprom2uart_control.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1772167980404 "|uart_eeprom_demo|eeprom2uart_control:u_eeprom2uart_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u1_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u1_uart_tx\"" {  } { { "../rtl/uart_eeprom_demo.v" "u1_uart_tx" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_eeprom_demo.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1772167980405 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_v3_f47.v(45) " "Verilog HDL assignment warning at uart_tx_v3_f47.v(45): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_tx_v3_f47.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_tx_v3_f47.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1772167980406 "|uart_eeprom_demo|uart_tx:u1_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx_v3_f47.v(62) " "Verilog HDL assignment warning at uart_tx_v3_f47.v(62): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_tx_v3_f47.v" "" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_tx_v3_f47.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1772167980406 "|uart_eeprom_demo|uart_tx:u1_uart_tx"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_byte_num_sub1\[7\] " "Net \"rd_byte_num_sub1\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/uart_eeprom_demo.v" "rd_byte_num_sub1\[7\]" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_eeprom_demo.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1772167980467 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_byte_num_sub1\[6\] " "Net \"rd_byte_num_sub1\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/uart_eeprom_demo.v" "rd_byte_num_sub1\[6\]" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_eeprom_demo.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1772167980467 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1772167980467 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_byte_num_sub1\[7\] " "Net \"rd_byte_num_sub1\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/uart_eeprom_demo.v" "rd_byte_num_sub1\[7\]" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_eeprom_demo.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1772167980468 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_byte_num_sub1\[6\] " "Net \"rd_byte_num_sub1\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/uart_eeprom_demo.v" "rd_byte_num_sub1\[6\]" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_eeprom_demo.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1772167980468 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1772167980468 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_byte_num_sub1\[7\] " "Net \"rd_byte_num_sub1\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/uart_eeprom_demo.v" "rd_byte_num_sub1\[7\]" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_eeprom_demo.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1772167980468 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_byte_num_sub1\[6\] " "Net \"rd_byte_num_sub1\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/uart_eeprom_demo.v" "rd_byte_num_sub1\[6\]" { Text "D:/Software/FPGA/FPGA_Project/IIC_EEPROM/rtl/uart_eeprom_demo.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1772167980468 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1772167980468 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1772167981551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1772167982177 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1772167984932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1772167985297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1772167985297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2993 " "Implemented 2993 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1772167985620 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1772167985620 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1772167985620 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2987 " "Implemented 2987 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1772167985620 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1772167985620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1772167985637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 12:53:05 2026 " "Processing ended: Fri Feb 27 12:53:05 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1772167985637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1772167985637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1772167985637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1772167985637 ""}
