OPT_DESIGN_PATH=D:/RTL_FPGA/VERILOG/aula31_sklansky/sim_sklansky/work/@_opt
