do simulate_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# /home/ryan/altera/13.0sp1/quartus/bin
# testbench
# ../../tse_sgmii/tse_sgmii_sim
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
# [exec] com 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tse_sgmii
# -- Compiling architecture rtl of tse_sgmii
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mdio_buffer_iobuf_bidir_nho
# -- Compiling architecture RTL of mdio_buffer_iobuf_bidir_nho
# -- Compiling entity mdio_buffer
# -- Compiling architecture RTL of mdio_buffer
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mdio_reg_sim
# -- Compiling architecture a of mdio_reg_sim
# ** Warning: mdio_reg.vhd(298): (vcom-1400) Synthesis Warning: Signal "reg_0" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(302): (vcom-1400) Synthesis Warning: Signal "reg_1" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(306): (vcom-1400) Synthesis Warning: Signal "reg_2" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(310): (vcom-1400) Synthesis Warning: Signal "reg_3" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(314): (vcom-1400) Synthesis Warning: Signal "reg_4" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(318): (vcom-1400) Synthesis Warning: Signal "reg_5" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(322): (vcom-1400) Synthesis Warning: Signal "reg_6" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(326): (vcom-1400) Synthesis Warning: Signal "reg_7" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(330): (vcom-1400) Synthesis Warning: Signal "reg_8" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(334): (vcom-1400) Synthesis Warning: Signal "reg_9" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(338): (vcom-1400) Synthesis Warning: Signal "reg_10" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(342): (vcom-1400) Synthesis Warning: Signal "reg_11" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(346): (vcom-1400) Synthesis Warning: Signal "reg_12" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(350): (vcom-1400) Synthesis Warning: Signal "reg_13" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(354): (vcom-1400) Synthesis Warning: Signal "reg_14" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(358): (vcom-1400) Synthesis Warning: Signal "reg_15" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(362): (vcom-1400) Synthesis Warning: Signal "reg_16" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(366): (vcom-1400) Synthesis Warning: Signal "reg_17" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(370): (vcom-1400) Synthesis Warning: Signal "reg_18" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(374): (vcom-1400) Synthesis Warning: Signal "reg_19" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(378): (vcom-1400) Synthesis Warning: Signal "reg_20" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(382): (vcom-1400) Synthesis Warning: Signal "reg_21" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(386): (vcom-1400) Synthesis Warning: Signal "reg_22" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(390): (vcom-1400) Synthesis Warning: Signal "reg_23" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(394): (vcom-1400) Synthesis Warning: Signal "reg_24" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(398): (vcom-1400) Synthesis Warning: Signal "reg_25" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(402): (vcom-1400) Synthesis Warning: Signal "reg_26" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(406): (vcom-1400) Synthesis Warning: Signal "reg_27" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(410): (vcom-1400) Synthesis Warning: Signal "reg_28" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(414): (vcom-1400) Synthesis Warning: Signal "reg_29" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(418): (vcom-1400) Synthesis Warning: Signal "reg_30" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(422): (vcom-1400) Synthesis Warning: Signal "reg_31" is read in the process but is not in the sensitivity list.
# ** Warning: mdio_reg.vhd(293): (vcom-1401) Synthesis Warning: Signal "reg_write" is in the sensitivity list but is not read in the process.
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity mdio_slave
# -- Compiling architecture rtl of mdio_slave
# -- Compiling entity top_mdio_slave
# -- Compiling architecture a of top_mdio_slave
# -- Compiling entity fifo_32x2048
# -- Compiling architecture SYN of fifo_32x2048
# -- Compiling entity fifo_32x256
# -- Compiling architecture SYN of fifo_32x256
# -- Compiling entity scfifo_sa_32x16
# -- Compiling architecture SYN of scfifo_sa_32x16
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package eth_common
# -- Compiling package body eth_common
# -- Loading package eth_common
# -- Compiling entity reset_controller
# -- Compiling architecture rtl of reset_controller
# -- Loading package eth_common
# -- Compiling entity input_fifo_manager
# -- Compiling architecture rtl of input_fifo_manager
# -- Loading entity fifo_32x2048
# -- Compiling entity header_generator
# -- Compiling architecture rtl of header_generator
# -- Compiling entity ethernet_frame_generator
# -- Compiling architecture RTL of ethernet_frame_generator
# -- Compiling entity ethernet_data_block
# -- Compiling architecture vhdl_rtl of ethernet_data_block
# -- Loading entity input_fifo_manager
# -- Loading entity header_generator
# -- Loading entity ethernet_frame_generator
# -- Compiling entity ethernet_frame_reciever
# -- Compiling architecture rtl of ethernet_frame_reciever
# -- Compiling package config_pkg
# -- Loading package config_pkg
# -- Compiling entity config_register_block
# -- Compiling architecture rtl of config_register_block
# -- Compiling entity udp_data_buffer
# -- Compiling architecture vhdl_rtl of udp_data_buffer
# -- Loading entity scfifo_sa_32x16
# -- Compiling entity udp_data_block
# -- Compiling architecture vhdl_rtl of udp_data_block
# -- Loading entity udp_data_buffer
# -- Compiling entity arp_cache
# -- Compiling architecture vhdl_rtl of arp_cache
# ** Warning: ../../ethernet/arp_cache.vhd(53): Synthesis Warning: Reset signal 'reset' is not in the sensitivity list of process 'line__53'.
# ** Warning: ../../ethernet/arp_cache.vhd(85): Synthesis Warning: Reset signal 'reset' is not in the sensitivity list of process 'line__85'.
# -- Compiling entity tse_config_controller
# -- Compiling architecture RTL of tse_config_controller
# -- Loading entity reset_controller
# -- Loading entity config_register_block
# -- Compiling entity arp_replier
# -- Compiling architecture RTL of arp_replier
# -- Compiling entity arp_block
# -- Compiling architecture RTL of arp_block
# -- Loading entity arp_replier
# -- Compiling entity icmp_block
# -- Compiling architecture RTL of icmp_block
# -- Loading entity fifo_32x256
# -- Compiling entity ethernet_block
# -- Compiling architecture RTL of ethernet_block
# -- Loading entity ethernet_data_block
# -- Loading entity ethernet_frame_reciever
# -- Loading entity arp_block
# -- Loading entity icmp_block
# -- Loading entity tse_config_controller
# -- Loading entity udp_data_block
# -- Loading entity arp_cache
# ** Warning: ../../ethernet/ethernet_block.vhd(828): (vcom-1400) Synthesis Warning: Signal "mac_ready_reg" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(838): (vcom-1400) Synthesis Warning: Signal "source_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(840): (vcom-1400) Synthesis Warning: Signal "source_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(847): (vcom-1400) Synthesis Warning: Signal "dest_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(849): (vcom-1400) Synthesis Warning: Signal "dest_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(849): (vcom-1400) Synthesis Warning: Signal "dest_ip_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(851): (vcom-1400) Synthesis Warning: Signal "dest_ip_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(855): (vcom-1400) Synthesis Warning: Signal "source_ip_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(867): (vcom-1400) Synthesis Warning: Signal "dest_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(869): (vcom-1400) Synthesis Warning: Signal "dest_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(915): (vcom-1400) Synthesis Warning: Signal "dest_mac_addr" is read in the process but is not in the sensitivity list.
# ** Warning: ../../ethernet/ethernet_block.vhd(917): (vcom-1400) Synthesis Warning: Signal "dest_mac_addr" is read in the process but is not in the sensitivity list.
# -- Compiling entity ethernet_sgmii_block
# -- Compiling architecture RTL of ethernet_sgmii_block
# -- Loading entity mdio_buffer_iobuf_bidir_nho
# -- Loading entity ethernet_block
# -- Compiling entity testbench
# -- Compiling architecture tb of testbench
# -- Loading entity top_mdio_slave
# -- Loading entity ethernet_sgmii_block
# ** Warning: testbench.vhd(174): Synthesis Warning: Signal 'reset' appears in the sensitivity list of process 'change_config', but it is not used in the clock or reset expressions.
# ** Warning: testbench.vhd(199): Synthesis Warning: Signal 'reset' appears in the sensitivity list of process 'udp_data_gen', but it is not used in the clock or reset expressions.
# [exec] elab_debug 
# vsim -L work -L work_lib -L rst_controller -L i_tse_pcs_0 -L avalon_arbiter -L i_tse_mac -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriav_ver -L arriav_hssi_ver -L arriav_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L arriav -t ps -novopt testbench 
# //  ModelSim ALTERA 10.1d Nov  2 2012 Linux 5.0.0-32-generic
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.eth_common(body)
# Loading work.testbench(tb)
# Loading work.top_mdio_slave(a)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.mdio_slave(rtl)
# Loading work.mdio_reg_sim(a)
# Loading work.config_pkg
# Loading work.ethernet_sgmii_block(rtl)
# Loading work.mdio_buffer_iobuf_bidir_nho(rtl)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading arriav.arriav_atom_pack(body)
# Loading arriav.arriav_io_ibuf(arch)
# Loading arriav.arriav_io_obuf(arch)
# Loading work.ethernet_block(rtl)
# Loading work.ethernet_data_block(vhdl_rtl)
# Loading work.input_fifo_manager(rtl)
# Loading work.fifo_32x2048(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading work.header_generator(rtl)
# Loading work.ethernet_frame_generator(rtl)
# Loading work.ethernet_frame_reciever(rtl)
# Loading work.arp_block(rtl)
# Loading work.arp_replier(rtl)
# Loading work.icmp_block(rtl)
# Loading work.fifo_32x256(syn)
# Loading altera_mf.scfifo(behavior)
# Loading work.tse_config_controller(rtl)
# Loading work.reset_controller(rtl)
# Loading work.config_register_block(rtl)
# Loading work.udp_data_block(vhdl_rtl)
# Loading work.udp_data_buffer(vhdl_rtl)
# Loading work.scfifo_sa_32x16(syn)
# Loading work.arp_cache(vhdl_rtl)
# Loading work.tse_sgmii(rtl)
# Loading altera_mf_ver.altera_std_synchronizer
# Loading altera_mf_ver.altera_std_synchronizer_bundle
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.altlvds_rx
# Loading altera_mf_ver.stratix_lvds_rx
# Loading altera_mf_ver.stratixgx_dpa_lvds_rx
# Loading altera_mf_ver.flexible_lvds_rx
# Loading altera_mf_ver.altlvds_tx
# Loading altera_mf_ver.MF_stratixiii_pll
# Loading altera_mf_ver.ttn_m_cntr
# Loading altera_mf_ver.ttn_n_cntr
# Loading altera_mf_ver.ttn_scale_cntr
# Loading altera_mf_ver.stratixiii_lvds_rx
# Loading altera_mf_ver.stratixii_tx_outclk
# Loading altera_mf_ver.stratixiii_lvds_rx_channel
# Loading altera_mf_ver.stratixiii_lvds_rx_dpa
# .main_pane.wave.interior.cs.body.pw.wf
# /testbench/seblock/eblock/datablock/fg
# /testbench/seblock/eblock/datablock/hdgen
# /testbench/seblock/eblock/datablock/ifm
# /testbench/seblock/tse
# /testbench/seblock/eblock/tse_config
# /testbench/seblock/eblock/reciever
# /testbench/seblock/eblock/arpblock
# /testbench/seblock/eblock/icmpblock
# /testbench/seblock/eblock/configblock
# /testbench/seblock/eblock/tse_config/reset_controller_1
# .main_pane.objects.interior.cs.body.tree
# .main_pane.process.interior.cs.body
# Error: no layout named Simulate_1 exists
# 1
# 0
