{"aperiodic_asynchronous_dataflows":[{"processes":["Actor_2","Actor_1"],"buffers":["CH_Actor_1_Actor_2"],"buffer_max_size_in_bits":{"CH_Actor_1_Actor_2":0},"buffer_token_size_in_bits":{"CH_Actor_1_Actor_2":0},"process_put_in_buffer_in_bits":{"Actor_2":{},"Actor_1":{"CH_Actor_1_Actor_2":0}},"process_get_from_buffer_in_bits":{"Actor_1":{},"Actor_2":{"CH_Actor_1_Actor_2":0}},"job_graph_name":["Actor_2","Actor_2","Actor_2","Actor_2","Actor_2","Actor_1"],"job_graph_instance":[1,2,3,4,5,1],"job_graph_src_name":["Actor_1","Actor_1","Actor_2","Actor_1","Actor_2","Actor_1","Actor_2","Actor_1","Actor_2"],"job_graph_dst_name":["Actor_2","Actor_2","Actor_2","Actor_2","Actor_2","Actor_2","Actor_2","Actor_2","Actor_2"],"job_graph_src_instance":[1,1,1,1,2,1,3,1,4],"job_graph_dst_instance":[1,2,2,3,3,4,4,5,5],"job_graph_is_strong_precedence":[true,true,false,true,false,true,false,true,false],"process_minimum_throughput":{},"process_path_maximum_latency":{}}],"partitioned_mem_mappable_multicore_and_pl":{"hardware":{"processing_elems":["APU_C3","RPU_C1","APU_C1","APU_C0","RPU_C0","APU_C2"],"programmable_logic_elems":["FPGA"],"pl_module_available_areas":{"FPGA":600000},"storage_elems":["PL_DDR4","TCM_RPU_C1","TCM_RPU_C0","FPGA_BRAM","PS_DDR4","OCM"],"communication_elems":["APU_SWITCH","TCM_RPU_C1_SWITCH","TCM_RPU_C0_SWITCH","FPD_SWITCH","CCI_SWITCH","LPD_SWITCH","RPU_SWITCH","PL_DDR4_SWITCH","FPGA_BRAM_SWITCH","OCM_SWITCH","PS_DDR4_SWITCH"],"topology_srcs":["OCM_SWITCH","OCM","PS_DDR4_SWITCH","PS_DDR4","PL_DDR4","PL_DDR4_SWITCH","APU_C2","APU_SWITCH","APU_C3","APU_SWITCH","APU_C0","APU_SWITCH","APU_C1","APU_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1","RPU_SWITCH","TCM_RPU_C0_SWITCH","TCM_RPU_C0","TCM_RPU_C0_SWITCH","RPU_C0","TCM_RPU_C1_SWITCH","TCM_RPU_C1","TCM_RPU_C1_SWITCH","RPU_C1","FPGA_BRAM","FPGA_BRAM_SWITCH","FPGA_BRAM_SWITCH","FPD_SWITCH","FPGA_BRAM","FPD_SWITCH","FPGA_BRAM_SWITCH","LPD_SWITCH","FPGA_BRAM","LPD_SWITCH","FPGA_BRAM_SWITCH","PL_DDR4_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH","CCI_SWITCH","FPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","LPD_SWITCH","RPU_SWITCH","LPD_SWITCH","RPU_SWITCH","OCM_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH","FPD_SWITCH","LPD_SWITCH","FPD_SWITCH","OCM_SWITCH"],"topology_dsts":["OCM","OCM_SWITCH","PS_DDR4","PS_DDR4_SWITCH","PL_DDR4_SWITCH","PL_DDR4","APU_SWITCH","APU_C2","APU_SWITCH","APU_C3","APU_SWITCH","APU_C0","APU_SWITCH","APU_C1","RPU_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1","TCM_RPU_C0","TCM_RPU_C0_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH","TCM_RPU_C1","TCM_RPU_C1_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH","FPGA_BRAM_SWITCH","FPGA_BRAM","FPD_SWITCH","FPGA_BRAM_SWITCH","FPD_SWITCH","FPGA_BRAM","LPD_SWITCH","FPGA_BRAM_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH","FPGA_BRAM_SWITCH","PL_DDR4_SWITCH","FPGA_BRAM","APU_SWITCH","CCI_SWITCH","FPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","CCI_SWITCH","LPD_SWITCH","RPU_SWITCH","OCM_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH","FPD_SWITCH","OCM_SWITCH","FPD_SWITCH"],"processors_frequency":{"RPU_C0":600000000,"APU_C1":1000000000,"APU_C2":1000000000,"APU_C0":1000000000,"APU_C3":1000000000,"RPU_C1":600000000},"processors_provisions":{"APU_C3":{"SW_Instructions":{"IntegerOperation":1.0,"Flop":0.5}},"APU_C2":{"SW_Instructions":{"IntegerOperation":1.0,"Flop":0.5}},"RPU_C0":{"SW_Instructions":{"IntegerOperation":1.0,"Flop":0.5}},"RPU_C1":{"SW_Instructions":{"IntegerOperation":1.0,"Flop":0.5}},"APU_C0":{"SW_Instructions":{"IntegerOperation":1.0,"Flop":0.5}},"APU_C1":{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1.0}}},"storage_sizes":{"FPGA_BRAM":32000000000,"PL_DDR4":32000000000,"PS_DDR4":32000000000,"TCM_RPU_C0":32000000000,"TCM_RPU_C1":32000000000,"OCM":32000000000},"communication_elements_max_channels":{"PS_DDR4_SWITCH":1,"LPD_SWITCH":1,"PL_DDR4_SWITCH":1,"TCM_RPU_C1_SWITCH":1,"TCM_RPU_C0_SWITCH":1,"RPU_SWITCH":1,"OCM_SWITCH":1,"APU_SWITCH":1,"FPGA_BRAM_SWITCH":1,"FPD_SWITCH":1,"CCI_SWITCH":1},"communication_elements_bit_per_sec_per_channel":{"TCM_RPU_C0_SWITCH":12800000000.0,"TCM_RPU_C1_SWITCH":12800000000.0,"PS_DDR4_SWITCH":21312000000.0,"PL_DDR4_SWITCH":5328000000.0,"CCI_SWITCH":25600000000.0,"OCM_SWITCH":12800000000.0,"FPGA_BRAM_SWITCH":25600000000.0,"LPD_SWITCH":25600000000.0,"FPD_SWITCH":25600000000.0,"RPU_SWITCH":12800000000.0,"APU_SWITCH":25600000000.0},"pre_computed_paths":{"RPU_C1":{"APU_SWITCH":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"TCM_RPU_C1":["TCM_RPU_C1_SWITCH"],"TCM_RPU_C0_SWITCH":["RPU_SWITCH","RPU_C0"],"PS_DDR4":["RPU_SWITCH","PS_DDR4_SWITCH"],"RPU_C0":["RPU_SWITCH"],"PL_DDR4":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"CCI_SWITCH":["RPU_SWITCH","PS_DDR4_SWITCH"],"FPGA_BRAM_SWITCH":["RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM":["RPU_SWITCH","LPD_SWITCH"],"LPD_SWITCH":["RPU_SWITCH"],"APU_C1":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_SWITCH":[],"APU_C2":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C0":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"PL_DDR4_SWITCH":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"OCM":["RPU_SWITCH","OCM_SWITCH"],"TCM_RPU_C1_SWITCH":[],"TCM_RPU_C0":["RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"FPD_SWITCH":["RPU_SWITCH","OCM_SWITCH"]},"FPGA_BRAM_SWITCH":{"RPU_C0":["LPD_SWITCH","RPU_SWITCH"],"APU_SWITCH":["FPD_SWITCH","CCI_SWITCH"],"RPU_SWITCH":["LPD_SWITCH"],"APU_C0":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0":["LPD_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C1_SWITCH":["LPD_SWITCH","RPU_SWITCH","RPU_C1"],"LPD_SWITCH":[],"PL_DDR4":["PL_DDR4_SWITCH"],"FPGA_BRAM":[],"CCI_SWITCH":["FPD_SWITCH"],"FPD_SWITCH":[],"OCM":["FPD_SWITCH","OCM_SWITCH"],"APU_C3":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_C1":["LPD_SWITCH","RPU_SWITCH"],"PS_DDR4":["LPD_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0_SWITCH":["LPD_SWITCH","RPU_SWITCH","RPU_C0"],"TCM_RPU_C1":["LPD_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"APU_C1":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"PL_DDR4_SWITCH":[]},"TCM_RPU_C1_SWITCH":{"TCM_RPU_C0_SWITCH":["RPU_C1","RPU_SWITCH","RPU_C0"],"PS_DDR4":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH"],"OCM":["RPU_C1","RPU_SWITCH","OCM_SWITCH"],"APU_C1":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_SWITCH":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"APU_C2":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_SWITCH":["RPU_C1"],"PL_DDR4_SWITCH":["RPU_C1","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"FPGA_BRAM_SWITCH":["RPU_C1","RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM":["RPU_C1","RPU_SWITCH","LPD_SWITCH"],"RPU_C1":[],"LPD_SWITCH":["RPU_C1","RPU_SWITCH"],"RPU_C0":["RPU_C1","RPU_SWITCH"],"APU_C3":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH"],"TCM_RPU_C0":["RPU_C1","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"PL_DDR4":["RPU_C1","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"FPD_SWITCH":["RPU_C1","RPU_SWITCH","OCM_SWITCH"],"APU_C0":["RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":[]},"PS_DDR4_SWITCH":{},"CCI_SWITCH":{"LPD_SWITCH":["FPD_SWITCH"],"TCM_RPU_C0":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C1_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C3":["APU_SWITCH"],"RPU_SWITCH":["PS_DDR4_SWITCH"],"FPD_SWITCH":[],"APU_SWITCH":[],"TCM_RPU_C1":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"PL_DDR4_SWITCH":["FPD_SWITCH","FPGA_BRAM"],"PS_DDR4":["PS_DDR4_SWITCH"],"APU_C2":["APU_SWITCH"],"TCM_RPU_C0_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"OCM":["FPD_SWITCH","OCM_SWITCH"],"PL_DDR4":["FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"APU_C0":["APU_SWITCH"],"FPGA_BRAM":["FPD_SWITCH"],"RPU_C0":["PS_DDR4_SWITCH","RPU_SWITCH"],"RPU_C1":["PS_DDR4_SWITCH","RPU_SWITCH"],"APU_C1":["APU_SWITCH"],"FPGA_BRAM_SWITCH":["FPD_SWITCH"]},"APU_C1":{"FPD_SWITCH":["APU_SWITCH","CCI_SWITCH"],"TCM_RPU_C0_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"FPGA_BRAM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PL_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"APU_C2":["APU_SWITCH"],"RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"APU_C3":["APU_SWITCH"],"LPD_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"TCM_RPU_C1_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["APU_SWITCH"],"CCI_SWITCH":["APU_SWITCH"],"FPGA_BRAM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PS_DDR4":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_SWITCH":[],"PL_DDR4":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"RPU_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"TCM_RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"OCM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"TCM_RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"]},"TCM_RPU_C0":{"PL_DDR4":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"APU_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"TCM_RPU_C0_SWITCH":[],"LPD_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH"],"CCI_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH"],"FPD_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","OCM_SWITCH"],"FPGA_BRAM":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","LPD_SWITCH"],"PS_DDR4":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH"],"OCM":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","OCM_SWITCH"],"TCM_RPU_C1":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"PL_DDR4_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_C0":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","LPD_SWITCH"],"RPU_C1":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH"],"RPU_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0"],"RPU_C0":["TCM_RPU_C0_SWITCH"],"APU_C2":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1_SWITCH":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1"],"APU_C1":["TCM_RPU_C0_SWITCH","RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"]},"OCM_SWITCH":{},"OCM":{"FPGA_BRAM":["OCM_SWITCH","FPD_SWITCH"],"LPD_SWITCH":["OCM_SWITCH","RPU_SWITCH"],"TCM_RPU_C1_SWITCH":["OCM_SWITCH","RPU_SWITCH","RPU_C1"],"CCI_SWITCH":["OCM_SWITCH","FPD_SWITCH"],"FPGA_BRAM_SWITCH":["OCM_SWITCH","FPD_SWITCH"],"PL_DDR4_SWITCH":["OCM_SWITCH","FPD_SWITCH","FPGA_BRAM"],"APU_C2":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C0":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_SWITCH":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH"],"PL_DDR4":["OCM_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"APU_C3":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"PS_DDR4":["OCM_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C1":["OCM_SWITCH","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0_SWITCH":["OCM_SWITCH","RPU_SWITCH","RPU_C0"],"RPU_SWITCH":["OCM_SWITCH"],"FPD_SWITCH":["OCM_SWITCH"],"TCM_RPU_C1":["OCM_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"RPU_C1":["OCM_SWITCH","RPU_SWITCH"],"TCM_RPU_C0":["OCM_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"RPU_C0":["OCM_SWITCH","RPU_SWITCH"]},"FPD_SWITCH":{"APU_SWITCH":["CCI_SWITCH"],"APU_C1":["CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1_SWITCH":["OCM_SWITCH","RPU_SWITCH","RPU_C1"],"FPGA_BRAM_SWITCH":[],"OCM":["OCM_SWITCH"],"RPU_SWITCH":["OCM_SWITCH"],"CCI_SWITCH":[],"APU_C3":["CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM":[],"RPU_C1":["OCM_SWITCH","RPU_SWITCH"],"PS_DDR4":["CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C0":["CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0":["OCM_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["OCM_SWITCH","RPU_SWITCH","RPU_C0"],"LPD_SWITCH":[],"PL_DDR4_SWITCH":["FPGA_BRAM"],"PL_DDR4":["FPGA_BRAM","PL_DDR4_SWITCH"],"RPU_C0":["OCM_SWITCH","RPU_SWITCH"],"TCM_RPU_C1":["OCM_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"APU_C2":["CCI_SWITCH","APU_SWITCH"]},"RPU_SWITCH":{"FPGA_BRAM":["LPD_SWITCH"],"CCI_SWITCH":["PS_DDR4_SWITCH"],"FPGA_BRAM_SWITCH":["LPD_SWITCH"],"APU_C3":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPD_SWITCH":["OCM_SWITCH"],"RPU_C0":[],"APU_SWITCH":["PS_DDR4_SWITCH","CCI_SWITCH"],"APU_C0":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C1":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["RPU_C1","TCM_RPU_C1_SWITCH"],"PL_DDR4":["LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"APU_C2":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0":["RPU_C0","TCM_RPU_C0_SWITCH"],"OCM":["OCM_SWITCH"],"PL_DDR4_SWITCH":["LPD_SWITCH","FPGA_BRAM"],"RPU_C1":[],"LPD_SWITCH":[],"TCM_RPU_C0_SWITCH":["RPU_C0"],"TCM_RPU_C1_SWITCH":["RPU_C1"],"PS_DDR4":["PS_DDR4_SWITCH"]},"PL_DDR4":{"LPD_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM"],"FPGA_BRAM_SWITCH":["PL_DDR4_SWITCH"],"TCM_RPU_C1":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"RPU_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH"],"APU_C0":["PL_DDR4_SWITCH","FPGA_BRAM","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_C1":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH"],"OCM":["PL_DDR4_SWITCH","FPGA_BRAM","FPD_SWITCH","OCM_SWITCH"],"TCM_RPU_C0":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"FPGA_BRAM":["PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C1"],"PL_DDR4_SWITCH":[],"RPU_C0":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH"],"APU_C1":["PL_DDR4_SWITCH","FPGA_BRAM","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","FPD_SWITCH"],"FPD_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM"],"APU_C2":["PL_DDR4_SWITCH","FPGA_BRAM","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["PL_DDR4_SWITCH","FPGA_BRAM","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"PS_DDR4":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","FPD_SWITCH","CCI_SWITCH"],"TCM_RPU_C0_SWITCH":["PL_DDR4_SWITCH","FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C0"]},"PL_DDR4_SWITCH":{"APU_C3":["FPGA_BRAM","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_SWITCH":["FPGA_BRAM","LPD_SWITCH"],"TCM_RPU_C1":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"RPU_C0":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH"],"TCM_RPU_C0_SWITCH":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["FPGA_BRAM"],"OCM":["FPGA_BRAM","FPD_SWITCH","OCM_SWITCH"],"TCM_RPU_C1_SWITCH":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","RPU_C1"],"PL_DDR4":[],"LPD_SWITCH":["FPGA_BRAM"],"FPGA_BRAM":[],"CCI_SWITCH":["FPGA_BRAM","FPD_SWITCH"],"APU_C0":["FPGA_BRAM","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"PS_DDR4":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH"],"APU_C2":["FPGA_BRAM","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_C1":["FPGA_BRAM","LPD_SWITCH","RPU_SWITCH"],"APU_C1":["FPGA_BRAM","FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM_SWITCH":[],"APU_SWITCH":["FPGA_BRAM","FPD_SWITCH","CCI_SWITCH"]},"RPU_C0":{"RPU_SWITCH":[],"OCM":["RPU_SWITCH","OCM_SWITCH"],"TCM_RPU_C1":["RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"PS_DDR4":["RPU_SWITCH","PS_DDR4_SWITCH"],"FPD_SWITCH":["RPU_SWITCH","OCM_SWITCH"],"FPGA_BRAM":["RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM_SWITCH":["RPU_SWITCH","LPD_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_SWITCH","RPU_C1"],"TCM_RPU_C0":["TCM_RPU_C0_SWITCH"],"APU_SWITCH":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"CCI_SWITCH":["RPU_SWITCH","PS_DDR4_SWITCH"],"PL_DDR4":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"APU_C0":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"PL_DDR4_SWITCH":["RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_C3":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"LPD_SWITCH":["RPU_SWITCH"],"APU_C1":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0_SWITCH":[],"RPU_C1":["RPU_SWITCH"],"APU_C2":["RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"]},"APU_C0":{"FPD_SWITCH":["APU_SWITCH","CCI_SWITCH"],"CCI_SWITCH":["APU_SWITCH"],"PL_DDR4":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"APU_C2":["APU_SWITCH"],"LPD_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"RPU_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C1":["APU_SWITCH"],"RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"TCM_RPU_C0_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"TCM_RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"PL_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"TCM_RPU_C1_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"FPGA_BRAM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"OCM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"APU_SWITCH":[],"APU_C3":["APU_SWITCH"],"FPGA_BRAM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"PS_DDR4":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"]},"PS_DDR4":{"APU_C2":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH"],"FPGA_BRAM":["PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH"],"FPD_SWITCH":["PS_DDR4_SWITCH","CCI_SWITCH"],"RPU_C1":["PS_DDR4_SWITCH","RPU_SWITCH"],"OCM":["PS_DDR4_SWITCH","RPU_SWITCH","OCM_SWITCH"],"PL_DDR4":["PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"APU_C0":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_SWITCH":["PS_DDR4_SWITCH"],"RPU_C0":["PS_DDR4_SWITCH","RPU_SWITCH"],"CCI_SWITCH":["PS_DDR4_SWITCH"],"APU_C1":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"APU_C3":["PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"PL_DDR4_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"APU_SWITCH":["PS_DDR4_SWITCH","CCI_SWITCH"],"LPD_SWITCH":["PS_DDR4_SWITCH","RPU_SWITCH"],"TCM_RPU_C1":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"]},"TCM_RPU_C1":{"LPD_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH"],"APU_C3":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"RPU_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1"],"APU_C1":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C0":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"CCI_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH"],"FPGA_BRAM":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","LPD_SWITCH"],"PL_DDR4":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1_SWITCH":[],"APU_C2":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"PL_DDR4_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"FPGA_BRAM_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","LPD_SWITCH"],"RPU_C0":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH"],"RPU_C1":["TCM_RPU_C1_SWITCH"],"OCM":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","OCM_SWITCH"],"TCM_RPU_C0":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"TCM_RPU_C0_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","RPU_C0"],"FPD_SWITCH":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","OCM_SWITCH"],"PS_DDR4":["TCM_RPU_C1_SWITCH","RPU_C1","RPU_SWITCH","PS_DDR4_SWITCH"]},"APU_SWITCH":{"CCI_SWITCH":[],"TCM_RPU_C0_SWITCH":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"PS_DDR4":["CCI_SWITCH","PS_DDR4_SWITCH"],"RPU_C1":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"LPD_SWITCH":["CCI_SWITCH","FPD_SWITCH"],"OCM":["CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"FPGA_BRAM":["CCI_SWITCH","FPD_SWITCH"],"RPU_C0":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"APU_C2":[],"RPU_SWITCH":["CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C1":[],"PL_DDR4_SWITCH":["CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"APU_C0":[],"TCM_RPU_C1_SWITCH":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"TCM_RPU_C1":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"FPGA_BRAM_SWITCH":["CCI_SWITCH","FPD_SWITCH"],"TCM_RPU_C0":["CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"FPD_SWITCH":["CCI_SWITCH"],"APU_C3":[],"PL_DDR4":["CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"]},"TCM_RPU_C0_SWITCH":{"APU_C2":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C3":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["RPU_C0","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"PL_DDR4":["RPU_C0","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"LPD_SWITCH":["RPU_C0","RPU_SWITCH"],"APU_SWITCH":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH"],"TCM_RPU_C1_SWITCH":["RPU_C0","RPU_SWITCH","RPU_C1"],"CCI_SWITCH":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH"],"PS_DDR4":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH"],"FPGA_BRAM":["RPU_C0","RPU_SWITCH","LPD_SWITCH"],"RPU_SWITCH":["RPU_C0"],"RPU_C1":["RPU_C0","RPU_SWITCH"],"RPU_C0":[],"PL_DDR4_SWITCH":["RPU_C0","RPU_SWITCH","LPD_SWITCH","FPGA_BRAM"],"FPGA_BRAM_SWITCH":["RPU_C0","RPU_SWITCH","LPD_SWITCH"],"OCM":["RPU_C0","RPU_SWITCH","OCM_SWITCH"],"APU_C0":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C1":["RPU_C0","RPU_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C0":[],"FPD_SWITCH":["RPU_C0","RPU_SWITCH","OCM_SWITCH"]},"LPD_SWITCH":{"APU_C1":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"PL_DDR4_SWITCH":["FPGA_BRAM"],"RPU_SWITCH":[],"RPU_C1":["RPU_SWITCH"],"RPU_C0":["RPU_SWITCH"],"FPGA_BRAM":[],"APU_SWITCH":["FPD_SWITCH","CCI_SWITCH"],"APU_C2":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPD_SWITCH":[],"TCM_RPU_C1_SWITCH":["RPU_SWITCH","RPU_C1"],"TCM_RPU_C0":["RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"APU_C0":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"TCM_RPU_C1":["RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"PS_DDR4":["RPU_SWITCH","PS_DDR4_SWITCH"],"CCI_SWITCH":["FPD_SWITCH"],"PL_DDR4":["FPGA_BRAM","PL_DDR4_SWITCH"],"FPGA_BRAM_SWITCH":[],"TCM_RPU_C0_SWITCH":["RPU_SWITCH","RPU_C0"],"APU_C3":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"OCM":["RPU_SWITCH","OCM_SWITCH"]},"APU_C3":{"FPGA_BRAM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"APU_C2":["APU_SWITCH"],"OCM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"APU_C0":["APU_SWITCH"],"PL_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"APU_C1":["APU_SWITCH"],"RPU_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"PL_DDR4":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"],"TCM_RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"FPD_SWITCH":["APU_SWITCH","CCI_SWITCH"],"CCI_SWITCH":["APU_SWITCH"],"LPD_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"TCM_RPU_C1_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"APU_SWITCH":[],"FPGA_BRAM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"TCM_RPU_C0_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"PS_DDR4":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"]},"FPGA_BRAM":{"APU_C1":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"PL_DDR4_SWITCH":[],"APU_C0":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"RPU_SWITCH":["LPD_SWITCH"],"APU_SWITCH":["FPD_SWITCH","CCI_SWITCH"],"RPU_C0":["LPD_SWITCH","RPU_SWITCH"],"OCM":["FPD_SWITCH","OCM_SWITCH"],"FPD_SWITCH":[],"TCM_RPU_C1":["LPD_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"TCM_RPU_C0_SWITCH":["LPD_SWITCH","RPU_SWITCH","RPU_C0"],"TCM_RPU_C0":["LPD_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"LPD_SWITCH":[],"TCM_RPU_C1_SWITCH":["LPD_SWITCH","RPU_SWITCH","RPU_C1"],"RPU_C1":["LPD_SWITCH","RPU_SWITCH"],"APU_C3":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"APU_C2":["FPD_SWITCH","CCI_SWITCH","APU_SWITCH"],"FPGA_BRAM_SWITCH":[],"PL_DDR4":["PL_DDR4_SWITCH"],"PS_DDR4":["LPD_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH"],"CCI_SWITCH":["FPD_SWITCH"]},"APU_C2":{"RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"FPGA_BRAM_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PS_DDR4":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C3":["APU_SWITCH"],"TCM_RPU_C0_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0"],"TCM_RPU_C0":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH"],"FPGA_BRAM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"PL_DDR4_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM"],"FPD_SWITCH":["APU_SWITCH","CCI_SWITCH"],"LPD_SWITCH":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH"],"APU_C0":["APU_SWITCH"],"RPU_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH"],"APU_C1":["APU_SWITCH"],"APU_SWITCH":[],"TCM_RPU_C1_SWITCH":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1"],"OCM":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","OCM_SWITCH"],"CCI_SWITCH":["APU_SWITCH"],"TCM_RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH"],"RPU_C1":["APU_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH"],"PL_DDR4":["APU_SWITCH","CCI_SWITCH","FPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH"]}}},"runtimes":{"runtimes":["APU_C0_Scheduler","APU_C1_Scheduler","APU_C2_Scheduler","APU_C3_Scheduler","RPU_C1_Scheduler","RPU_C0_Scheduler"],"processors":["APU_C2","RPU_C1","RPU_C0","APU_C3","APU_C0","APU_C1"],"runtime_host":{"APU_C3_Scheduler":"APU_C3","APU_C2_Scheduler":"APU_C2","APU_C1_Scheduler":"APU_C1","RPU_C0_Scheduler":"RPU_C0","APU_C0_Scheduler":"APU_C0","RPU_C1_Scheduler":"RPU_C1"},"processor_affinities":{"RPU_C1":"RPU_C1_Scheduler","APU_C0":"APU_C0_Scheduler","APU_C2":"APU_C2_Scheduler","RPU_C0":"RPU_C0_Scheduler","APU_C1":"APU_C1_Scheduler","APU_C3":"APU_C3_Scheduler"},"is_bare_metal":["APU_C0_Scheduler","RPU_C0_Scheduler","APU_C2_Scheduler","APU_C1_Scheduler","APU_C3_Scheduler","RPU_C1_Scheduler"],"is_fixed_priority":[],"is_preemptive":[],"is_earliest_deadline_first":[],"is_super_loop":["APU_C3_Scheduler","APU_C1_Scheduler","APU_C0_Scheduler","RPU_C1_Scheduler","APU_C2_Scheduler","RPU_C0_Scheduler"]}},"instrumented_computation_times":{"processes":["Actor_2","Actor_1"],"processing_elements":["APU_C3","APU_C1","APU_C2","RPU_C1","RPU_C0","APU_C0"],"best_execution_times":{"Actor_1":{"RPU_C1":4,"APU_C1":3,"APU_C2":3,"APU_C3":3,"RPU_C0":4,"APU_C0":3},"Actor_2":{"APU_C3":16000001,"RPU_C0":26666667,"APU_C2":16000001,"RPU_C1":26666667,"APU_C1":16000001,"APU_C0":16000001}},"average_execution_times":{"Actor_2":{"APU_C2":16000001,"APU_C0":16000001,"APU_C3":16000001,"RPU_C0":26666667,"APU_C1":16000001,"RPU_C1":26666667},"Actor_1":{"APU_C2":3,"RPU_C0":4,"APU_C3":3,"APU_C0":3,"APU_C1":3,"RPU_C1":4}},"worst_execution_times":{"Actor_2":{"APU_C2":16000001,"APU_C1":16000001,"APU_C0":16000001,"RPU_C1":26666667,"APU_C3":16000001,"RPU_C0":26666667},"Actor_1":{"APU_C1":3,"RPU_C0":4,"RPU_C1":4,"APU_C2":3,"APU_C3":3,"APU_C0":3}},"scale_factor":1000000000},"instrumented_memory_requirements":{"processes":["Actor_2","Actor_1"],"channels":["CH_Actor_1_Actor_2"],"processing_elements":["APU_C3","APU_C2","RPU_C0","RPU_C1","APU_C0","APU_C1"],"memory_requirements":{"CH_Actor_1_Actor_2":{"APU_C2":0,"APU_C3":0,"RPU_C1":0,"APU_C1":0,"RPU_C0":0,"APU_C0":0},"Actor_1":{"APU_C2":0,"RPU_C1":0,"APU_C3":0,"APU_C1":0,"APU_C0":0,"RPU_C0":0},"Actor_2":{"APU_C3":0,"APU_C0":0,"RPU_C0":0,"APU_C2":0,"RPU_C1":0,"APU_C1":0}}},"hardware_implementation_area":{"processes":["Actor_2","Actor_1"],"programmable_areas":["FPGA"],"required_areas":{"Actor_1":{"FPGA":110},"Actor_2":{"FPGA":90}},"required_resources":{"Actor_2":{"FPGA":{"Bram":16000,"Area":90}},"Actor_1":{"FPGA":{"Area":110,"Bram":16000000}}},"provided_resources":{"FPGA":{"Bram":32000000,"Area":600000}},"latencies_numerators":{"Actor_1":{"FPGA":200000000},"Actor_2":{"FPGA":15}},"latencies_denominators":{"Actor_1":{"FPGA":200000000},"Actor_2":{"FPGA":200000000}}},"processes_to_runtime_scheduling":{},"processes_to_logic_programmable_areas":{},"processes_to_memory_mapping":{},"buffer_to_memory_mappings":{},"super_loop_schedules":{},"processing_elements_to_routers_reservations":{}}