<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637133837276506250%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dWXYJ201909013%26RESULT%3d1%26SIGN%3dU%252fT39V7p2CKpBBxkVuTGfchmGiI%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201909013&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201909013&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201909013&amp;v=MDExMjRSTE9lWmVWdUZ5bmtXcnJBTWpYU1pMRzRIOWpNcG85RVo0UUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1U=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#21" data-title="1 &lt;b&gt;引言&lt;/b&gt; ">1 <b>引言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#25" data-title="2 &lt;b&gt;整体硬件结构&lt;/b&gt; ">2 <b>整体硬件结构</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#28" data-title="3 &lt;b&gt;调度机制功能描述&lt;/b&gt; ">3 <b>调度机制功能描述</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#35" data-title="4 &lt;b&gt;调度机制整体设计方案&lt;/b&gt; ">4 <b>调度机制整体设计方案</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#41" data-title="5 &lt;b&gt;调度控制详细设计&lt;/b&gt; ">5 <b>调度控制详细设计</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#44" data-title="5.1 WARP_STA&lt;b&gt;状态模块&lt;/b&gt;">5.1 WARP_STA<b>状态模块</b></a></li>
                                                <li><a href="#48" data-title="5.2 RANK&lt;b&gt;排序模块&lt;/b&gt;">5.2 RANK<b>排序模块</b></a></li>
                                                <li><a href="#52" data-title="5.3 &lt;b&gt;动态优先权模块&lt;/b&gt;">5.3 <b>动态优先权模块</b></a></li>
                                                <li><a href="#58" data-title="5.4 CTRL&lt;b&gt;控制模块&lt;/b&gt;">5.4 CTRL<b>控制模块</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#60" data-title="6 &lt;b&gt;仿真验证&lt;/b&gt; ">6 <b>仿真验证</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#61" data-title="6.1 &lt;b&gt;功能仿真&lt;/b&gt;">6.1 <b>功能仿真</b></a></li>
                                                <li><a href="#64" data-title="6.2 FPGA&lt;b&gt;验证&lt;/b&gt;">6.2 FPGA<b>验证</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#74" data-title="7 &lt;b&gt;结束语&lt;/b&gt; ">7 <b>结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#27" data-title="&lt;b&gt;图&lt;/b&gt;1 SIMT&lt;b&gt;处理器整体架构&lt;/b&gt;"><b>图</b>1 SIMT<b>处理器整体架构</b></a></li>
                                                <li><a href="#31" data-title="&lt;b&gt;图&lt;/b&gt;2 SIMT&lt;b&gt;处理器调度机制模型&lt;/b&gt;"><b>图</b>2 SIMT<b>处理器调度机制模型</b></a></li>
                                                <li><a href="#33" data-title="&lt;b&gt;图&lt;/b&gt;3 warp&lt;b&gt;切换调度流程图&lt;/b&gt;"><b>图</b>3 warp<b>切换调度流程图</b></a></li>
                                                <li><a href="#37" data-title="&lt;b&gt;图&lt;/b&gt;4 VPU&lt;b&gt;整体结构框图&lt;/b&gt;"><b>图</b>4 VPU<b>整体结构框图</b></a></li>
                                                <li><a href="#39" data-title="&lt;b&gt;图&lt;/b&gt;5 &lt;b&gt;调度控制单元整体结构框图&lt;/b&gt;"><b>图</b>5 <b>调度控制单元整体结构框图</b></a></li>
                                                <li><a href="#43" data-title="&lt;b&gt;图&lt;/b&gt;6 &lt;b&gt;调度控制单元详细电路图&lt;/b&gt;"><b>图</b>6 <b>调度控制单元详细电路图</b></a></li>
                                                <li><a href="#46" data-title="&lt;b&gt;图&lt;/b&gt;7 warp&lt;b&gt;状态寄存器&lt;/b&gt;"><b>图</b>7 warp<b>状态寄存器</b></a></li>
                                                <li><a href="#51" data-title="&lt;b&gt;图&lt;/b&gt;8 8&lt;b&gt;个数据的双调排序&lt;/b&gt;"><b>图</b>8 8<b>个数据的双调排序</b></a></li>
                                                <li><a href="#56" data-title="&lt;b&gt;图&lt;/b&gt;9 warp&lt;b&gt;优先权更新&lt;/b&gt;"><b>图</b>9 warp<b>优先权更新</b></a></li>
                                                <li><a href="#63" data-title="&lt;b&gt;图&lt;/b&gt;10 warp&lt;b&gt;调度仿真波形&lt;/b&gt;"><b>图</b>10 warp<b>调度仿真波形</b></a></li>
                                                <li><a href="#66" data-title="&lt;b&gt;图&lt;/b&gt;11 &lt;b&gt;验证平台结构&lt;/b&gt;"><b>图</b>11 <b>验证平台结构</b></a></li>
                                                <li><a href="#68" data-title="&lt;b&gt;图&lt;/b&gt;12 &lt;b&gt;矩阵乘例子&lt;/b&gt;"><b>图</b>12 <b>矩阵乘例子</b></a></li>
                                                <li><a href="#69" data-title="&lt;b&gt;图&lt;/b&gt;13 PC&lt;b&gt;机读取的矩阵乘结果&lt;/b&gt;"><b>图</b>13 PC<b>机读取的矩阵乘结果</b></a></li>
                                                <li><a href="#71" data-title="&lt;b&gt;表&lt;/b&gt;1 &lt;b&gt;本调度机制下处理器性能表&lt;/b&gt;"><b>表</b>1 <b>本调度机制下处理器性能表</b></a></li>
                                                <li><a href="#72" data-title="&lt;b&gt;表&lt;/b&gt;2 &lt;b&gt;矩阵乘性能对比表&lt;/b&gt;"><b>表</b>2 <b>矩阵乘性能对比表</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="3">


                                    <a id="bibliography_1" >
                                        <b>[1]</b>
                                     刘道福.机器学习处理器研究[D].北京:中国科学院大学,2015.</a>
                                </li>
                                <li id="5">


                                    <a id="bibliography_2" title=" 吴佳骏.多核多线程处理器上任务调度技术的研究[D].北京:中国科学院计算技术研究所,2006." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CDFD&amp;filename=2006108348.nh&amp;v=MDg4NjhaZVZ1Rnlua1dyckFWMTI3R0xLNEZ0TElwNUViUElRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2U=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[2]</b>
                                         吴佳骏.多核多线程处理器上任务调度技术的研究[D].北京:中国科学院计算技术研究所,2006.
                                    </a>
                                </li>
                                <li id="7">


                                    <a id="bibliography_3" title=" 李祖松,徐先超,胡伟武,等.龙芯2号处理器的同时多线程设计[J].计算机学报,2009,32(11):2266-2273." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJX200911019&amp;v=Mjg0NDNCZHJHNEh0ak5ybzlFYllRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1Rnlua1dyckFMejc=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[3]</b>
                                         李祖松,徐先超,胡伟武,等.龙芯2号处理器的同时多线程设计[J].计算机学报,2009,32(11):2266-2273.
                                    </a>
                                </li>
                                <li id="9">


                                    <a id="bibliography_4" title=" 李涛,杨婷,易学渊.萤火虫2:一种多态并行机的硬件体系结构[J].计算机工程与科学,2014,12 (2):191-200." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJK201402001&amp;v=MDgzMTdCdEdGckNVUkxPZVplVnVGeW5rV3JyQUx6N0JaYkc0SDlYTXJZOUZaWVFLREg4NHZSNFQ2ajU0TzN6cXE=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[4]</b>
                                         李涛,杨婷,易学渊.萤火虫2:一种多态并行机的硬件体系结构[J].计算机工程与科学,2014,12 (2):191-200.
                                    </a>
                                </li>
                                <li id="11">


                                    <a id="bibliography_5" title=" KYUNG G,JUNG C,LEE K.An implementation of a SIMT architecture-based stream processor[C]// Tencon IEEE Region 10 Conference.Chengdu,China,IEEE,2015." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=An implementation of a SIMT architecture-based stream processor">
                                        <b>[5]</b>
                                         KYUNG G,JUNG C,LEE K.An implementation of a SIMT architecture-based stream processor[C]// Tencon IEEE Region 10 Conference.Chengdu,China,IEEE,2015.
                                    </a>
                                </li>
                                <li id="13">


                                    <a id="bibliography_6" title=" 徐元旭.SIMT线程调度模型分析及优化[D].哈尔滨:哈尔滨工业大学,2013." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1014002643.nh&amp;v=MjUyNjlOZklySkViUElRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1Rnlua1dyckFWRjI2R3JPNEg=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[6]</b>
                                         徐元旭.SIMT线程调度模型分析及优化[D].哈尔滨:哈尔滨工业大学,2013.
                                    </a>
                                </li>
                                <li id="15">


                                    <a id="bibliography_7" title=" KIRK D .NVIDIA CUDA software and GPU parallel computing architecture[C]// International Symposium on Memory Management.[s.l.].2007." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=NVIDIA cuda software and gpu parallel computing architecture">
                                        <b>[7]</b>
                                         KIRK D .NVIDIA CUDA software and GPU parallel computing architecture[C]// International Symposium on Memory Management.[s.l.].2007.
                                    </a>
                                </li>
                                <li id="17">


                                    <a id="bibliography_8" title=" 孙华锦,高德远,张盛兵.Round robin调度算法在FPGA中的实现[J].电子与信息学报,2003,25(8):1143-1147." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZYX200308021&amp;v=MDIyODJmU2RyRzRIdExNcDQ5SFpZUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5bmtXcnJBSVQ=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[8]</b>
                                         孙华锦,高德远,张盛兵.Round robin调度算法在FPGA中的实现[J].电子与信息学报,2003,25(8):1143-1147.
                                    </a>
                                </li>
                                <li id="19">


                                    <a id="bibliography_9" title=" 钱博文,李涛,韩俊刚,等.多态并行处理器中的线程管理器设计[J].电子技术应用,2014,39(2):30-32." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZJY201402015&amp;v=MTYzNTA1NE8zenFxQnRHRnJDVVJMT2VaZVZ1Rnlua1dyckFJVGZCZDdHNEg5WE1yWTlFWVlRS0RIODR2UjRUNmo=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[9]</b>
                                         钱博文,李涛,韩俊刚,等.多态并行处理器中的线程管理器设计[J].电子技术应用,2014,39(2):30-32.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(09),67-72             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>高性能机器学习SIMT处理器的调度机制设计与实现</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E8%B4%BE%E8%95%8A&amp;code=42764131&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">贾蕊</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%9D%8E%E6%B6%9B&amp;code=29357507&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">李涛</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%86%AF%E8%87%BB%E5%A4%AB&amp;code=42764132&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">冯臻夫</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BC%A0%E5%AE%8F%E4%BC%9F&amp;code=42764133&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">张宏伟</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E8%A5%BF%E5%AE%89%E9%82%AE%E7%94%B5%E5%A4%A7%E5%AD%A6%E7%94%B5%E5%AD%90%E5%B7%A5%E7%A8%8B%E5%AD%A6%E9%99%A2&amp;code=1698419&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">西安邮电大学电子工程学院</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E8%A5%BF%E5%AE%89%E9%82%AE%E7%94%B5%E5%A4%A7%E5%AD%A6%E8%AE%A1%E7%AE%97%E6%9C%BA%E5%AD%A6%E9%99%A2&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">西安邮电大学计算机学院</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>针对面向机器学习的高性能单指令多线程(Single Instruction Multiple Threads,SIMT)处理器提出了结构简单且高效的调度机制,支持4个区块、8个warp、64个线程的并行运算,并采用两种可配置调度模式相结合的动态调度方式.该设计使用可综合的Verilog HDL语言实现其硬件电路,并搭建基于FPGA的验证平台对整体电路进行功能验证,结果表明,本文设计的调度机制满足SIMT处理器需求,且该调度机制使得处理器整体性能提升了82.17%.在Xilinx公司的FPGA芯片xcvu440-flga-2892-2-e上综合最大时钟频率可达到181 MHz.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%9C%BA%E5%99%A8%E5%AD%A6%E4%B9%A0&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">机器学习;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=SIMT%E5%A4%84%E7%90%86%E5%99%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">SIMT处理器;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=SIMT%E8%B0%83%E5%BA%A6%E6%9C%BA%E5%88%B6&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">SIMT调度机制;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%A4%9A%E7%BA%BF%E7%A8%8B%E5%B9%B6%E8%A1%8C%E5%A4%84%E7%90%86&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">多线程并行处理;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%8A%A8%E6%80%81%E8%B0%83%E5%BA%A6&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">动态调度;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    贾蕊,女,(1991-),硕士研究生.研究方向为数字集成电路.E-mail:545458001@qq.com.;
                                </span>
                                <span>
                                    李涛,男,(1954-),博士,教授.研究方向为计算机体系结构、计算机图形学、大规模集成电路.;
                                </span>
                                <span>
                                    冯臻夫,男,(1982-),博士,讲师.研究方向为计算机体系结构、计算机图形学、大规模集成电路.;
                                </span>
                                <span>
                                    张宏伟,男,(1992-),硕士研究生.研究方向为电路与系统.;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2018-11-20</p>

                    <p>

                            <b>基金：</b>
                                                        <span>陕西省重点研发计划(2017ZDXM-GY-005);</span>
                                <span>西安市科技局项目(201805040YD18CG24(5));</span>
                    </p>
            </div>
                    <h1><b>Design and implementation of scheduling mechanism for high performance machine learning SIMT processor</b></h1>
                    <h2>
                    <span>JIA Rui</span>
                    <span>LI Tao</span>
                    <span>FENG Zhen-fu</span>
                    <span>ZHANG Hong-wei</span>
            </h2>
                    <h2>
                    <span>School of Electronic Engineering, Xi′an University of Posts and Telecommunications</span>
                    <span>School of Computer, Xi′an University of Posts and Telecommunications</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>Aiming at the high-performance Single Instruction Multiple Threads(SIMT) processor for machine learning, a simple and efficient scheduling mechanism is proposed, which supports parallel operation of 4 blocks, 8 warps and 64 threads. The dynamic scheduling method combines two configurable scheduling modes. The design uses the synthesizable Verilog HDL language to implement its hardware circuit, and builds an FPGA-based verification platform to verify the function of the whole circuit. The results show that the scheduling mechanism designed in this paper meets the requirements of SIMT processor, and the overall performance of the processor is increased by 82.17%. The integrated maximum clock frequency can reach 181 MHz on Xilinx′s FPGA chip xcvu440-flga-2892-2-e.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=machine%20learning&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">machine learning;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=SIMT%20processor&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">SIMT processor;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=SIMT%20scheduling%20mechanism&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">SIMT scheduling mechanism;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=multi-thread%20parallel%20processing&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">multi-thread parallel processing;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=dynamic%20scheduling&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">dynamic scheduling;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2018-11-20</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="21" name="21" class="anchor-tag">1 <b>引言</b></h3>
                <div class="p1">
                    <p id="22">大数据时代的到来使得机器学习技术应用于更多场景,并得到越来越多的关注.日益增大的数据量在促进机器学习的性能不断提高的同时,衍生出一个棘手问题:训练过程耗时太长导致大量数据得不到及时处理.一个非常重要的原因就是通用处理器不适合于大规模计算,其处理速度无法满足机器学习<citation id="76" type="reference"><link href="3" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>.</p>
                </div>
                <div class="p1">
                    <p id="23">2017年,ISCA和ISSCC专门针对深度学习进行讨论;2018年,ARM发布第一代名为“Trillium”的面向AI和机器学习的处理器;NVIDIA的最新版GPU使用其最新的Tensor核心架构,FP32可以累积或增加以适应机器学习,由此可见,深度学习对专用处理器设计产生了巨大影响<citation id="77" type="reference"><link href="3" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>.</p>
                </div>
                <div class="p1">
                    <p id="24">大数据处理和深度学习算法中数据间的独立性,使此类应用适用于并行计算<citation id="78" type="reference"><link href="3" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>,因此需要一种高效的并行结构<citation id="81" type="reference"><link href="5" rel="bibliography" /><link href="7" rel="bibliography" /><link href="9" rel="bibliography" /><sup>[<a class="sup">2</a>,<a class="sup">3</a>,<a class="sup">4</a>]</sup></citation>来进行大规模的机器学习.在众多提高处理器性能的研究中<citation id="82" type="reference"><link href="5" rel="bibliography" /><link href="7" rel="bibliography" /><link href="9" rel="bibliography" /><sup>[<a class="sup">2</a>,<a class="sup">3</a>,<a class="sup">4</a>]</sup></citation>,单指令多线程<citation id="83" type="reference"><link href="11" rel="bibliography" /><link href="13" rel="bibliography" /><sup>[<a class="sup">5</a>,<a class="sup">6</a>]</sup></citation>(SIMT)结构得到高度关注.SIMT体系结构在第一个Unified Computing GPU中由NVIDIA公司生产的GPU<citation id="84" type="reference"><link href="11" rel="bibliography" /><link href="13" rel="bibliography" /><link href="15" rel="bibliography" /><sup>[<a class="sup">5</a>,<a class="sup">6</a>,<a class="sup">7</a>]</sup></citation>引入.SIMT架构下指令分配给调度器所控制的多个计算核(PE)同时执行数据的计算和处理,每个PE为一个线程,即多线程同时进行数据的处理.如此高效执行的并行计算很大程度上依靠的是其高效的多线程调度机制<citation id="79" type="reference"><link href="13" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>,SIMT调度过程分为软件调度和硬件调度过程,其中硬件调度过程是该结构并行执行高效性的关键所在<citation id="80" type="reference"><link href="13" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>.</p>
                </div>
                <h3 id="25" name="25" class="anchor-tag">2 <b>整体硬件结构</b></h3>
                <div class="p1">
                    <p id="26">自主架构处理器采用SIMT+VLIW(Very Long Instruction Word,超长指令字)并行方式,形成异构计算加速模式.SIMT组处理器含有8个流处理器(PE)、32页程序存储、8页数据存储、8K字cache缓存、计算控制器(VPU)和存储控制器.每个PE对应一个线程,8个SIMT线程构成为一个warp,每个SIMT组可以容纳最多8个活跃warp,实现8个warp、64个线程之间的并行运算.其中VPU控制器实现整体处理器的调度机制.SIMT组处理器整体硬件结构如图1所示.</p>
                </div>
                <div class="area_img" id="27">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_027.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 SIMT处理器整体架构" src="Detail/GetImg?filename=images/WXYJ201909013_027.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>1 SIMT<b>处理器整体架构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_027.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="28" name="28" class="anchor-tag">3 <b>调度机制功能描述</b></h3>
                <div class="p1">
                    <p id="29">SIMT处理器调度机制主要利用线程的数量来隐藏因存储器访问和其他耗时较长指令导致的线程执行流水线停滞所带来的延时<citation id="85" type="reference"><link href="13" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>.以warp为单位的硬件调度主要包含取指阶段、译码阶段、发射阶段,以及warp切换调度.</p>
                </div>
                <div class="p1">
                    <p id="30">取指阶段,取指单元根据分派的warp号及pc从存储单元取指,并将指令放入相应warp号的缓存队列,同时,根据当前正在执行的warp号,向译码单元发送指令.译码阶段,对所取的指令进行译码,并将译码后的信息根据当前warp号放入相应缓存队列,若译出为特殊指令,即需要切换的指令,同时向warp切换调度单元发出切换请求,并暂停当前warp的取指、译码,直到切换响应.发射阶段,根据当前warp号及调度状态控制指令发射,将相应缓存队列中的译码后的指令信息发送给PE单元执行计算.warp切换调度阶段,作为程序执行的总调度单元,负责接收启动、配置信息并根据程序运行实时情况进行效率最高化优化.如果一个warp执行的指令需要较长时钟周期,则该warp可暂时被挂起,调度器会按优先级调度其他warp去执行,这样在该warp被挂起等候的时候,处理器并没有空闲,隐藏了线程执行的延时时间.SIMT处理器调度机制模型如图2所示.</p>
                </div>
                <div class="area_img" id="31">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_031.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 SIMT处理器调度机制模型" src="Detail/GetImg?filename=images/WXYJ201909013_031.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>2 SIMT<b>处理器调度机制模型</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_031.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="32">具体切换调度流程为:接收译码单元的切换请求,根据系统运行情况进行相应应答.检查当前warp状态寄存器,根据当前warp队列的激活及有效状态返回响应信号,如有满足调度条件的warp则切换响应为1,根据模式选择,结合排序算法及各warp状态进行调度后,给取指单元分派新的warp号,一轮调度结束;否则切换响应为0,即当前无可调度warp需等待.warp切换调度流程如图3所示.</p>
                </div>
                <div class="area_img" id="33">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_033.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 warp切换调度流程图" src="Detail/GetImg?filename=images/WXYJ201909013_033.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>3 warp<b>切换调度流程图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_033.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="34">该机制兼容两种调度模式,由外部控制信号进行选择.第一种,根据区块间优先,区块内轮询的规则;第二种,根据每个warp已执行的指令数确定优先权,已执行指令数多则优先权低,反之则高.对于单个warp的特殊处理:若程序初始配置只有一个有效的warp,则无须启动切换调度单元,消除调度消耗的时间.</p>
                </div>
                <h3 id="35" name="35" class="anchor-tag">4 <b>调度机制整体设计方案</b></h3>
                <div class="p1">
                    <p id="36">计算控制器(VPU)为该SIMT处理器的中央调度部分,包括取指单元(FETCH)、译码单元(DECODE)、调度控制单元(WARP_CTRL)、8线程数据存取单元(LDST)、溢出缓存单元(PE_STA),VPU整体结构如图4所示.</p>
                </div>
                <div class="area_img" id="37">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_037.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 VPU整体结构框图" src="Detail/GetImg?filename=images/WXYJ201909013_037.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>4 VPU<b>整体结构框图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_037.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="38">其中调度机制的核心部分为调度控制单元(WARP_CTRL),设计包括动态优先权模块、warp状态模块、排序模块、控制模块及WC状态模块,调度控制单元(WARP_CTRL)整体结构如图5所示.</p>
                </div>
                <div class="area_img" id="39">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_039.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 调度控制单元整体结构框图" src="Detail/GetImg?filename=images/WXYJ201909013_039.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>5 <b>调度控制单元整体结构框图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_039.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="40">动态优先权模块用于各warp调度优先权的确定,根据调度过程中warp的执行状态,实时更改每个warp的优先权.warp状态模块存储warp的执行状态,每个warp分配一个状态寄存器,记录该warp的有效状态、激活状态、完成状态以及同步等待状态.排序模块主要功能为将各warp的动态优先权进行实时排序,用于后续控制模块的调度.控制模块的主要功能为当有warp切换请求并响应时,综合排序后warp的优先权以及状态,调度得到可执行的warp.WC状态模块主要功能为记录整个程序调度执行的状态,并向上级反馈.</p>
                </div>
                <h3 id="41" name="41" class="anchor-tag">5 <b>调度控制详细设计</b></h3>
                <div class="p1">
                    <p id="42">调度控制单元(WARP_CTRL)详细设计如图6所示.</p>
                </div>
                <div class="area_img" id="43">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_043.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6 调度控制单元详细电路图" src="Detail/GetImg?filename=images/WXYJ201909013_043.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>6 <b>调度控制单元详细电路图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_043.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="44" name="44">5.1 WARP_STA<b>状态模块</b></h4>
                <div class="p1">
                    <p id="45">WARP_STA为warp状态更新模块,设置8个6位状态寄存器分别对应8个warp,每个状态寄存器组成如图7所示.</p>
                </div>
                <div class="area_img" id="46">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_046.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图7 warp状态寄存器" src="Detail/GetImg?filename=images/WXYJ201909013_046.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>7 warp<b>状态寄存器</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_046.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="47">有效位:由初始配置确定,表示该warp是否有效,高电平有效.激活位:由warp的执行状态确定,激活状态下才可被调度,激活状态为1.完成位:标记该warp本轮所有指令是否已全部执行,由译码单元译出halt指令后发送完成信号,将该位置0,不再被调度,未完成状态下为1.每个warp结束时都有自己独立的halt指令,当所有warp均处于完成状态,准备接收新一轮的初始化及配置信息.同步位:用于SYNC同步指令,若该warp到达SYNC,则该为置1,表示非激活,不可被调度;当该warp所属区块的所有warp的同步位均为1,则重新激活本区块所有warp,同步位置0,此时可被调度.区块号(#B):记录warp所属的区块号,主要用于同步指令的区块识别.</p>
                </div>
                <h4 class="anchor-tag" id="48" name="48">5.2 RANK<b>排序模块</b></h4>
                <div class="p1">
                    <p id="49">排序模块采用双调排序(Bitonic Sort),对8个warp的优先权进行排序,进行6次排序后得到一组从小到大的顺序数组,数值越小优先级越高,数值越大优先级越低,排序有效后依次进行调度.</p>
                </div>
                <div class="p1">
                    <p id="50">双调排序算法是一种比较顺序与数据无关的排序方法,适合做并行计算.双调序列是指一个先单调递增后单调递减(或者先单调递减后单调递增)的序列.一个随机序列首先转化成一个双调序列,然在再按算法进行排序.本设计需要对8个warp的优先权数据进行双调序列转化并进行双调排序,最终转化成从小到大递增的序列,8个数据所组成的序列排序具体步骤如图8所示.</p>
                </div>
                <div class="area_img" id="51">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_051.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图8 8个数据的双调排序" src="Detail/GetImg?filename=images/WXYJ201909013_051.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>8 8<b>个数据的双调排序</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_051.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="52" name="52">5.3 <b>动态优先权模块</b></h4>
                <div class="p1">
                    <p id="53">该模块为warp优先权寄存器,prio_reg0为第一种调度模式下的动态优先权更新模块,prio_reg1为第二种调度模式下的动态优先权更新模块,可根据外部控制信号进行模式切换.</p>
                </div>
                <div class="p1">
                    <p id="54">第一种调度模式动态优先权的更新以实现区块间优先,区块内轮询原则进行规律变化.根据轮询(Round robin)调度算法<citation id="86" type="reference"><link href="17" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>中提出的,对于在一个时间片内未完成要求的任务,调度程序暂时停止该进程的执行,将它排到就绪队列的末尾,等待下一次调度,调度程序会调度当前就绪队列中的下一个进程.在本文设计中初始的优先权由MMU下发的初始配置信息确定,用warp的索引号中区块号、区块优先级以及区块内的warp号作为初始优先权.</p>
                </div>
                <div class="p1">
                    <p id="55">动态优先权更新方式:由译码单元发来切换请求的warp,应该将其执行顺序排至该warp所在区块队列末尾,同时,该区块的其他warp优先权都同时提高一级.但由于译码单元发来的切换请求的warp即为上一次调度控制单元调度下发的,所以为了提高切换调度时的效率,将每一次调度成功的warp直接更改其优先权,从而节省下次切换调度前更新优先权的时间.优先权具体更改规则为:每成功调度一个warp,将当前warp的优先权中[2:0]改为3’b111,排至所在区块队列末尾,该区块的其他所有warp优先权均减1.假设此次调度到的是warp0,给取指单元下发warp0的同时,将warp0按优先权的排序排到它所在区块的末尾,该区块的其他warp同时提升,则warp1移为排序中的首位,下次调度时首先依次询问区块B0中的warp1,warp2,warp3,warp0,进而再询问区块B1,B2.warp优先权的动态更新方式如图9所示.</p>
                </div>
                <div class="area_img" id="56">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_056.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图9 warp优先权更新" src="Detail/GetImg?filename=images/WXYJ201909013_056.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>9 warp<b>优先权更新</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_056.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="57">第二种调度模式动态优先权的更新根据每个warp已执行的指令数确定,已执行的指令数由取指单元的计数器获得,该数据即为每个warp的动态优先权.</p>
                </div>
                <h4 class="anchor-tag" id="58" name="58">5.4 CTRL<b>控制模块</b></h4>
                <div class="p1">
                    <p id="59">CTRL为warp调度中的控制模块,该模块启动信号由切换响应、排序、warp状态模块共同控制.当切换请求得到响应时,将按优先权实时排序后的warp依次进行调度,根据每个warp当前的状态确定是否可被调度,从优先级最高者开始,若满足可调度状态,则将调度得到的warp号下发给取指模块,同时返回给warp_sta状态模块进行warp状态修改,以及prio_reg模块进行优先权更新,若不满足,则继续检查次优先级的warp状态,直至得到合适的warp.</p>
                </div>
                <h3 id="60" name="60" class="anchor-tag">6 <b>仿真验证</b></h3>
                <h4 class="anchor-tag" id="61" name="61">6.1 <b>功能仿真</b></h4>
                <div class="p1">
                    <p id="62">本设计采用Xilinx公司的Vivado工具对硬件电路进行功能验证,通过测试指令集中所有指令的随机组合,以及矩阵乘等例子,结果表明,该调度机制设计满足SIMT处理器需求.以矩阵乘为例,对于存储器访问指令和其他耗时较长指令warp切换符合调度机制设计,warp调度切换仿真波形如图10所示.</p>
                </div>
                <div class="area_img" id="63">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_063.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图10 warp调度仿真波形" src="Detail/GetImg?filename=images/WXYJ201909013_063.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>10 warp<b>调度仿真波形</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_063.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="64" name="64">6.2 FPGA<b>验证</b></h4>
                <div class="p1">
                    <p id="65">使用Xilinx公司virtex ultrascale系列的Dual VU Prodigy Logic Module开发板进行基于FPGA验证平台的功能验证,验证平台结构如图11所示,SIMT处理器包含存储系统、PE运算单元以及本文所设计的处理器调度控制系统,互联总线采用2v2的AXI4总线,DW为异步转换核,PC机负责将待测程序和数据写入DDR,并最终读取DDR中的数据结果.</p>
                </div>
                <div class="area_img" id="66">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_066.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图11 验证平台结构" src="Detail/GetImg?filename=images/WXYJ201909013_066.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>11 <b>验证平台结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_066.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="67">测试例子包含浮点和定点的卷积、矩阵乘、排序、顶点染色、FFT、bresenham画线、解线性方程等的测试例子,在不同区块数、warp数、线程数的配置下进行测试.以图12的矩阵乘为例,PC机读取的处理器运算结果如图13所示.</p>
                </div>
                <div class="area_img" id="68">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_068.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图12 矩阵乘例子" src="Detail/GetImg?filename=images/WXYJ201909013_068.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>12 <b>矩阵乘例子</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_068.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="69">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909013_069.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图13 PC机读取的矩阵乘结果" src="Detail/GetImg?filename=images/WXYJ201909013_069.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>13 PC<b>机读取的矩阵乘结果</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909013_069.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="70">结果表明,运算结果正确,本文调度机制满足SIMT处理器需求.矩阵乘性能测试结果如表1所示,根据性能提升公式<citation id="87" type="reference"><link href="19" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>,以4×4的矩阵乘为例,计算出整体处理器性能提升了82.17%,如表2所示.</p>
                </div>
                <div class="area_img" id="71">
                    <p class="img_tit"><b>表</b>1 <b>本调度机制下处理器性能表</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="71" border="1"><tr><td><br />验证程序</td><td>warp数量/<br />线程数量</td><td>所需时钟<br />周期数</td></tr><tr><td><br />矩阵(2*4/4*2)</td><td>4/16</td><td>641</td></tr><tr><td><br />矩阵(4*4/4*4)</td><td>4/16</td><td>818</td></tr><tr><td><br />矩阵(2*8/8*4)</td><td>8/64</td><td>1 875</td></tr><tr><td><br />矩阵(32*32/32*32)</td><td>8/64</td><td>78 533</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="area_img" id="72">
                    <p class="img_tit"><b>表</b>2 <b>矩阵乘性能对比表</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="72" border="1"><tr><td><br /></td><td>所需时钟周期数</td><td>性能提升/%</td></tr><tr><td><br />通用处理器</td><td>4 588</td><td></td></tr><tr><td><br />本设计</td><td>818</td><td>82.17%</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="73">本设计采用Xilinx公司的FPGA芯片xcvu440-flga-2892-2-e进行综合,最大时钟频率可达到181MHz.</p>
                </div>
                <h3 id="74" name="74" class="anchor-tag">7 <b>结束语</b></h3>
                <div class="p1">
                    <p id="75">本文针对面向机器学习的高性能单指令多线程(SIMT)处理器设计了结构简单且高效的调度机制,提供两种可配置的动态调度模式,可根据数据处理的需求选择合适的调度策略.通过搭建基于FPGA的验证平台,对整个电路的功能进行了全面的功能验证,本文设计的调度机制满足SIMT处理器需求,且该调度机提高了线程的并发执行效率,实现了该结构的高效并行处理,使得处理器整体性能提升了82.17%.本文设计的调度机制可扩展性强,可以扩展为2n个warp、任意区块数的调度;可移植性强,可用于其他多核多线程处理器调度.接下来工作为进行多个SIMT处理器调度器的扩展,以更适用于机器学习大数据量的快速并行处理.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="3">
                            <a id="bibliography_1" >
                                    <b>[1]</b>
                                 刘道福.机器学习处理器研究[D].北京:中国科学院大学,2015.
                            </a>
                        </p>
                        <p id="5">
                            <a id="bibliography_2" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CDFD&amp;filename=2006108348.nh&amp;v=MDM1MDg2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeW5rV3JyQVYxMjdHTEs0RnRMSXA1RWJQSVFLREg4NHZSNFQ=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[2]</b> 吴佳骏.多核多线程处理器上任务调度技术的研究[D].北京:中国科学院计算技术研究所,2006.
                            </a>
                        </p>
                        <p id="7">
                            <a id="bibliography_3" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJX200911019&amp;v=MTU4MjVMT2VaZVZ1Rnlua1dyckFMejdCZHJHNEh0ak5ybzlFYllRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[3]</b> 李祖松,徐先超,胡伟武,等.龙芯2号处理器的同时多线程设计[J].计算机学报,2009,32(11):2266-2273.
                            </a>
                        </p>
                        <p id="9">
                            <a id="bibliography_4" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJK201402001&amp;v=MTkzNDM0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5bmtXcnJBTHo3QlpiRzRIOVhNclk5RlpZUUtESDg=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[4]</b> 李涛,杨婷,易学渊.萤火虫2:一种多态并行机的硬件体系结构[J].计算机工程与科学,2014,12 (2):191-200.
                            </a>
                        </p>
                        <p id="11">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=An implementation of a SIMT architecture-based stream processor">

                                <b>[5]</b> KYUNG G,JUNG C,LEE K.An implementation of a SIMT architecture-based stream processor[C]// Tencon IEEE Region 10 Conference.Chengdu,China,IEEE,2015.
                            </a>
                        </p>
                        <p id="13">
                            <a id="bibliography_6" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1014002643.nh&amp;v=MTgyNDVyTzRITmZJckpFYlBJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5bmtXcnJBVkYyNkc=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[6]</b> 徐元旭.SIMT线程调度模型分析及优化[D].哈尔滨:哈尔滨工业大学,2013.
                            </a>
                        </p>
                        <p id="15">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=NVIDIA cuda software and gpu parallel computing architecture">

                                <b>[7]</b> KIRK D .NVIDIA CUDA software and GPU parallel computing architecture[C]// International Symposium on Memory Management.[s.l.].2007.
                            </a>
                        </p>
                        <p id="17">
                            <a id="bibliography_8" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZYX200308021&amp;v=MTAxODVMT2VaZVZ1Rnlua1dyckFJVGZTZHJHNEh0TE1wNDlIWllRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[8]</b> 孙华锦,高德远,张盛兵.Round robin调度算法在FPGA中的实现[J].电子与信息学报,2003,25(8):1143-1147.
                            </a>
                        </p>
                        <p id="19">
                            <a id="bibliography_9" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZJY201402015&amp;v=MDEwMTZXcnJBSVRmQmQ3RzRIOVhNclk5RVlZUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5bms=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[9]</b> 钱博文,李涛,韩俊刚,等.多态并行处理器中的线程管理器设计[J].电子技术应用,2014,39(2):30-32.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201909013" />
        <input id="dpi" type="hidden" value="800" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201909013&amp;v=MDExMjRSTE9lWmVWdUZ5bmtXcnJBTWpYU1pMRzRIOWpNcG85RVo0UUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1U=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
