// Seed: 32459996
module module_0 (
    output supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4
);
  wire id_6;
endmodule
module module_1 (
    output wire  id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output tri0  id_3,
    output logic id_4
    , id_11,
    output tri   id_5,
    input  uwire id_6,
    input  tri1  id_7,
    output wire  id_8,
    output wand  id_9
);
  assign id_0 = id_7;
  id_12 :
  assert property (@(posedge 1) id_12)
  else id_4 <= id_1 | 1;
  integer id_13;
  module_0(
      id_0, id_7, id_1, id_7, id_2
  );
  tri  id_14 = 1;
  wire id_15;
  wire id_16;
endmodule
