Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 01:11:23 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.622     -730.652                    510                 1055        0.178        0.000                      0                 1055        3.000        0.000                       0                   415  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -22.622     -730.652                    510                 1055        0.178        0.000                      0                 1055        3.000        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          510  Failing Endpoints,  Worst Slack      -22.622ns,  Total Violation     -730.652ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.622ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        29.569ns  (logic 18.203ns (61.561%)  route 11.366ns (38.439%))
  Logic Levels:           75  (CARRY4=57 LUT1=1 LUT2=5 LUT3=11 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.973     0.973    fsm9/clk
    SLICE_X30Y77         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm9/out_reg[2]/Q
                         net (fo=21, routed)          0.274     1.765    fsm9/Q[0]
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.124     1.889 f  fsm9/R_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.414     2.303    fsm9/R_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     2.427 r  fsm9/R_addr0[3]_INST_0_i_1/O
                         net (fo=87, routed)          0.379     2.806    nrm0/out_reg[15]_1
    SLICE_X27Y78         LUT2 (Prop_lut2_I1_O)        0.124     2.930 r  nrm0/out[14]_i_3/O
                         net (fo=1, routed)           0.189     3.119    nrm0/sqrt0_in[28]
    SLICE_X26Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.714 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.714    nrm0/out_reg[14]_i_2_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.968 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.626     4.594    sqrt0/CO[0]
    SLICE_X26Y80         LUT2 (Prop_lut2_I1_O)        0.367     4.961 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     4.961    nrm0/S[2]
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.337 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    nrm0/out_reg[13]_i_2_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.576 r  nrm0/out_reg[13]_i_1/O[2]
                         net (fo=3, routed)           0.687     6.263    nrm0/out[13]_i_5[4]
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.301     6.564 r  nrm0/out[12]_i_3/O
                         net (fo=1, routed)           0.000     6.564    nrm0/out[12]_i_3_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.134 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.484     7.617    sqrt0/out_reg[12]_0[0]
    SLICE_X28Y81         LUT2 (Prop_lut2_I1_O)        0.313     7.930 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     7.930    nrm0/out[10]_i_14_0[0]
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.480 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.480    nrm0/out_reg[11]_i_4_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.594 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.594    nrm0/out_reg[11]_i_2_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.772 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.617     9.389    nrm0/out[11]_i_3_0[0]
    SLICE_X31Y80         LUT3 (Prop_lut3_I1_O)        0.329     9.718 r  nrm0/out[10]_i_19/O
                         net (fo=1, routed)           0.000     9.718    nrm0/out[10]_i_19_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.119 r  nrm0/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.119    nrm0/out_reg[10]_i_12_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.233 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.233    nrm0/out_reg[10]_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    nrm0/out_reg[10]_i_2_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.062    11.523    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124    11.647 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    11.647    nrm0/out[9]_i_19_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.180 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.180    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.297 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.297    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.414 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.414    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.633 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.626    13.259    nrm0_n_62
    SLICE_X33Y81         LUT3 (Prop_lut3_I1_O)        0.295    13.554 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    13.554    nrm0/out[7]_i_22[2]
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.955 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.955    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.069    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.183    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.297 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.297    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.519 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.675    15.194    nrm0/out[8]_i_4[0]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.299    15.493 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    15.493    nrm0/out[7]_i_21_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.869 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.869    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.986    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.103 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.103    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.220 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.220    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.439 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.789    17.228    nrm0_n_88
    SLICE_X36Y82         LUT3 (Prop_lut3_I1_O)        0.295    17.523 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.523    fsm9/S[1]
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.899 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.899    nrm0/out[5]_i_17[0]
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.016 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.016    nrm0/out_reg[6]_i_10_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.133 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.133    nrm0/out_reg[6]_i_5_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.250 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.250    nrm0/out_reg[6]_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.469 r  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.704    19.173    nrm0_n_98
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.295    19.468 r  out[5]_i_21/O
                         net (fo=1, routed)           0.000    19.468    fsm9/out[4]_i_22[1]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.869 r  fsm9/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.869    fsm9/out_reg[5]_i_15_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.983 r  fsm9/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.983    nrm0/out[4]_i_12[0]
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  nrm0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.097    nrm0/out_reg[5]_i_5_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.211 r  nrm0/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.211    nrm0/out_reg[5]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.433 r  nrm0/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.663    21.096    nrm0/out[5]_i_4[0]
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.299    21.395 r  nrm0/out[4]_i_13/O
                         net (fo=1, routed)           0.000    21.395    nrm0/out[4]_i_13_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.928    nrm0/out_reg[4]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  nrm0/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.045    nrm0/out_reg[4]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.264 r  nrm0/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.735    22.998    nrm0_n_112
    SLICE_X37Y87         LUT3 (Prop_lut3_I1_O)        0.295    23.293 r  out[3]_i_21/O
                         net (fo=1, routed)           0.000    23.293    fsm9/out[2]_i_22[1]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.694 r  fsm9/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.694    fsm9/out_reg[3]_i_15_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.808 r  fsm9/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.808    fsm9/out_reg[3]_i_10_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.922 r  fsm9/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.922    nrm0/out[2]_i_7__0[0]
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.036 r  nrm0/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.036    nrm0/out_reg[3]_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.258 r  nrm0/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.744    25.002    nrm0_n_116
    SLICE_X38Y88         LUT3 (Prop_lut3_I1_O)        0.299    25.301 r  out[2]_i_21/O
                         net (fo=1, routed)           0.000    25.301    fsm9/out[1]_i_22[1]
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.677 r  fsm9/out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.677    fsm9/out_reg[2]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.794 r  fsm9/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.794    fsm9/out_reg[2]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.911 r  fsm9/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.911    fsm9/out_reg[2]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.028 r  fsm9/out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.028    fsm9/out_reg[2]_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.247 r  fsm9/out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.715    26.962    fsm9_n_50
    SLICE_X40Y89         LUT3 (Prop_lut3_I1_O)        0.295    27.257 r  out[1]_i_16/O
                         net (fo=1, routed)           0.000    27.257    fsm9/out[0]_i_17[3]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.658 r  fsm9/out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.658    fsm9/out_reg[1]_i_10_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.772 r  fsm9/out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.772    fsm9/out_reg[1]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.886 r  fsm9/out_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.886    fsm9/out_reg[1]_i_3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.108 r  fsm9/out_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.699    28.807    fsm9_n_65
    SLICE_X39Y91         LUT3 (Prop_lut3_I1_O)        0.299    29.106 r  out[0]_i_16/O
                         net (fo=1, routed)           0.000    29.106    fsm9/out_reg[0]_i_5_0[3]
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.507 r  fsm9/out_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.507    fsm9/out_reg[0]_i_10_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.621 r  fsm9/out_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.621    fsm9/out_reg[0]_i_5_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.735 r  fsm9/out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.735    fsm9/out_reg[0]_i_3_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.957 f  fsm9/out_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.286    30.243    sqrt0/out_reg[0]_0[0]
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.299    30.542 r  sqrt0/out[0]_i_1/O
                         net (fo=1, routed)           0.000    30.542    sqrt0/p_2_out[0]
    SLICE_X37Y94         FDRE                                         r  sqrt0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.924     7.924    sqrt0/clk
    SLICE_X37Y94         FDRE                                         r  sqrt0/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -30.542    
  -------------------------------------------------------------------
                         slack                                -22.622    

Slack (VIOLATED) :        -20.869ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        27.816ns  (logic 17.053ns (61.307%)  route 10.763ns (38.693%))
  Logic Levels:           70  (CARRY4=53 LUT1=1 LUT2=5 LUT3=10 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.973     0.973    fsm9/clk
    SLICE_X30Y77         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm9/out_reg[2]/Q
                         net (fo=21, routed)          0.274     1.765    fsm9/Q[0]
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.124     1.889 f  fsm9/R_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.414     2.303    fsm9/R_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     2.427 r  fsm9/R_addr0[3]_INST_0_i_1/O
                         net (fo=87, routed)          0.379     2.806    nrm0/out_reg[15]_1
    SLICE_X27Y78         LUT2 (Prop_lut2_I1_O)        0.124     2.930 r  nrm0/out[14]_i_3/O
                         net (fo=1, routed)           0.189     3.119    nrm0/sqrt0_in[28]
    SLICE_X26Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.714 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.714    nrm0/out_reg[14]_i_2_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.968 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.626     4.594    sqrt0/CO[0]
    SLICE_X26Y80         LUT2 (Prop_lut2_I1_O)        0.367     4.961 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     4.961    nrm0/S[2]
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.337 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    nrm0/out_reg[13]_i_2_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.576 r  nrm0/out_reg[13]_i_1/O[2]
                         net (fo=3, routed)           0.687     6.263    nrm0/out[13]_i_5[4]
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.301     6.564 r  nrm0/out[12]_i_3/O
                         net (fo=1, routed)           0.000     6.564    nrm0/out[12]_i_3_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.134 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.484     7.617    sqrt0/out_reg[12]_0[0]
    SLICE_X28Y81         LUT2 (Prop_lut2_I1_O)        0.313     7.930 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     7.930    nrm0/out[10]_i_14_0[0]
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.480 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.480    nrm0/out_reg[11]_i_4_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.594 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.594    nrm0/out_reg[11]_i_2_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.772 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.617     9.389    nrm0/out[11]_i_3_0[0]
    SLICE_X31Y80         LUT3 (Prop_lut3_I1_O)        0.329     9.718 r  nrm0/out[10]_i_19/O
                         net (fo=1, routed)           0.000     9.718    nrm0/out[10]_i_19_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.119 r  nrm0/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.119    nrm0/out_reg[10]_i_12_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.233 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.233    nrm0/out_reg[10]_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    nrm0/out_reg[10]_i_2_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.062    11.523    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124    11.647 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    11.647    nrm0/out[9]_i_19_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.180 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.180    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.297 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.297    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.414 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.414    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.633 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.626    13.259    nrm0_n_62
    SLICE_X33Y81         LUT3 (Prop_lut3_I1_O)        0.295    13.554 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    13.554    nrm0/out[7]_i_22[2]
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.955 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.955    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.069    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.183    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.297 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.297    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.519 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.675    15.194    nrm0/out[8]_i_4[0]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.299    15.493 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    15.493    nrm0/out[7]_i_21_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.869 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.869    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.986    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.103 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.103    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.220 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.220    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.439 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.789    17.228    nrm0_n_88
    SLICE_X36Y82         LUT3 (Prop_lut3_I1_O)        0.295    17.523 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.523    fsm9/S[1]
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.899 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.899    nrm0/out[5]_i_17[0]
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.016 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.016    nrm0/out_reg[6]_i_10_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.133 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.133    nrm0/out_reg[6]_i_5_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.250 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.250    nrm0/out_reg[6]_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.469 r  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.704    19.173    nrm0_n_98
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.295    19.468 r  out[5]_i_21/O
                         net (fo=1, routed)           0.000    19.468    fsm9/out[4]_i_22[1]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.869 r  fsm9/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.869    fsm9/out_reg[5]_i_15_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.983 r  fsm9/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.983    nrm0/out[4]_i_12[0]
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  nrm0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.097    nrm0/out_reg[5]_i_5_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.211 r  nrm0/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.211    nrm0/out_reg[5]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.433 r  nrm0/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.663    21.096    nrm0/out[5]_i_4[0]
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.299    21.395 r  nrm0/out[4]_i_13/O
                         net (fo=1, routed)           0.000    21.395    nrm0/out[4]_i_13_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.928    nrm0/out_reg[4]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  nrm0/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.045    nrm0/out_reg[4]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.264 r  nrm0/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.735    22.998    nrm0_n_112
    SLICE_X37Y87         LUT3 (Prop_lut3_I1_O)        0.295    23.293 r  out[3]_i_21/O
                         net (fo=1, routed)           0.000    23.293    fsm9/out[2]_i_22[1]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.694 r  fsm9/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.694    fsm9/out_reg[3]_i_15_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.808 r  fsm9/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.808    fsm9/out_reg[3]_i_10_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.922 r  fsm9/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.922    nrm0/out[2]_i_7__0[0]
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.036 r  nrm0/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.036    nrm0/out_reg[3]_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.258 r  nrm0/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.744    25.002    nrm0_n_116
    SLICE_X38Y88         LUT3 (Prop_lut3_I1_O)        0.299    25.301 r  out[2]_i_21/O
                         net (fo=1, routed)           0.000    25.301    fsm9/out[1]_i_22[1]
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.677 r  fsm9/out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.677    fsm9/out_reg[2]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.794 r  fsm9/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.794    fsm9/out_reg[2]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.911 r  fsm9/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.911    fsm9/out_reg[2]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.028 r  fsm9/out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.028    fsm9/out_reg[2]_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.247 r  fsm9/out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.715    26.962    fsm9_n_50
    SLICE_X40Y89         LUT3 (Prop_lut3_I1_O)        0.295    27.257 r  out[1]_i_16/O
                         net (fo=1, routed)           0.000    27.257    fsm9/out[0]_i_17[3]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.658 r  fsm9/out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.658    fsm9/out_reg[1]_i_10_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.772 r  fsm9/out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.772    fsm9/out_reg[1]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.886 r  fsm9/out_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.886    fsm9/out_reg[1]_i_3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.108 f  fsm9/out_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.382    28.490    sqrt0/out_reg[1]_0[0]
    SLICE_X43Y92         LUT1 (Prop_lut1_I0_O)        0.299    28.789 r  sqrt0/out[1]_i_1/O
                         net (fo=1, routed)           0.000    28.789    sqrt0/out[1]_i_1_n_0
    SLICE_X43Y92         FDRE                                         r  sqrt0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.924     7.924    sqrt0/clk
    SLICE_X43Y92         FDRE                                         r  sqrt0/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -28.789    
  -------------------------------------------------------------------
                         slack                                -20.869    

Slack (VIOLATED) :        -18.989ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        25.936ns  (logic 15.903ns (61.317%)  route 10.033ns (38.683%))
  Logic Levels:           65  (CARRY4=49 LUT1=1 LUT2=5 LUT3=9 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.973     0.973    fsm9/clk
    SLICE_X30Y77         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm9/out_reg[2]/Q
                         net (fo=21, routed)          0.274     1.765    fsm9/Q[0]
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.124     1.889 f  fsm9/R_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.414     2.303    fsm9/R_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     2.427 r  fsm9/R_addr0[3]_INST_0_i_1/O
                         net (fo=87, routed)          0.379     2.806    nrm0/out_reg[15]_1
    SLICE_X27Y78         LUT2 (Prop_lut2_I1_O)        0.124     2.930 r  nrm0/out[14]_i_3/O
                         net (fo=1, routed)           0.189     3.119    nrm0/sqrt0_in[28]
    SLICE_X26Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.714 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.714    nrm0/out_reg[14]_i_2_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.968 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.626     4.594    sqrt0/CO[0]
    SLICE_X26Y80         LUT2 (Prop_lut2_I1_O)        0.367     4.961 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     4.961    nrm0/S[2]
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.337 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    nrm0/out_reg[13]_i_2_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.576 r  nrm0/out_reg[13]_i_1/O[2]
                         net (fo=3, routed)           0.687     6.263    nrm0/out[13]_i_5[4]
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.301     6.564 r  nrm0/out[12]_i_3/O
                         net (fo=1, routed)           0.000     6.564    nrm0/out[12]_i_3_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.134 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.484     7.617    sqrt0/out_reg[12]_0[0]
    SLICE_X28Y81         LUT2 (Prop_lut2_I1_O)        0.313     7.930 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     7.930    nrm0/out[10]_i_14_0[0]
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.480 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.480    nrm0/out_reg[11]_i_4_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.594 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.594    nrm0/out_reg[11]_i_2_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.772 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.617     9.389    nrm0/out[11]_i_3_0[0]
    SLICE_X31Y80         LUT3 (Prop_lut3_I1_O)        0.329     9.718 r  nrm0/out[10]_i_19/O
                         net (fo=1, routed)           0.000     9.718    nrm0/out[10]_i_19_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.119 r  nrm0/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.119    nrm0/out_reg[10]_i_12_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.233 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.233    nrm0/out_reg[10]_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    nrm0/out_reg[10]_i_2_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.062    11.523    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124    11.647 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    11.647    nrm0/out[9]_i_19_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.180 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.180    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.297 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.297    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.414 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.414    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.633 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.626    13.259    nrm0_n_62
    SLICE_X33Y81         LUT3 (Prop_lut3_I1_O)        0.295    13.554 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    13.554    nrm0/out[7]_i_22[2]
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.955 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.955    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.069    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.183    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.297 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.297    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.519 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.675    15.194    nrm0/out[8]_i_4[0]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.299    15.493 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    15.493    nrm0/out[7]_i_21_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.869 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.869    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.986    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.103 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.103    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.220 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.220    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.439 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.789    17.228    nrm0_n_88
    SLICE_X36Y82         LUT3 (Prop_lut3_I1_O)        0.295    17.523 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.523    fsm9/S[1]
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.899 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.899    nrm0/out[5]_i_17[0]
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.016 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.016    nrm0/out_reg[6]_i_10_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.133 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.133    nrm0/out_reg[6]_i_5_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.250 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.250    nrm0/out_reg[6]_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.469 r  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.704    19.173    nrm0_n_98
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.295    19.468 r  out[5]_i_21/O
                         net (fo=1, routed)           0.000    19.468    fsm9/out[4]_i_22[1]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.869 r  fsm9/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.869    fsm9/out_reg[5]_i_15_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.983 r  fsm9/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.983    nrm0/out[4]_i_12[0]
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  nrm0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.097    nrm0/out_reg[5]_i_5_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.211 r  nrm0/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.211    nrm0/out_reg[5]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.433 r  nrm0/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.663    21.096    nrm0/out[5]_i_4[0]
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.299    21.395 r  nrm0/out[4]_i_13/O
                         net (fo=1, routed)           0.000    21.395    nrm0/out[4]_i_13_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.928    nrm0/out_reg[4]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  nrm0/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.045    nrm0/out_reg[4]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.264 r  nrm0/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.735    22.998    nrm0_n_112
    SLICE_X37Y87         LUT3 (Prop_lut3_I1_O)        0.295    23.293 r  out[3]_i_21/O
                         net (fo=1, routed)           0.000    23.293    fsm9/out[2]_i_22[1]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.694 r  fsm9/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.694    fsm9/out_reg[3]_i_15_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.808 r  fsm9/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.808    fsm9/out_reg[3]_i_10_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.922 r  fsm9/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.922    nrm0/out[2]_i_7__0[0]
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.036 r  nrm0/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.036    nrm0/out_reg[3]_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.258 r  nrm0/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.744    25.002    nrm0_n_116
    SLICE_X38Y88         LUT3 (Prop_lut3_I1_O)        0.299    25.301 r  out[2]_i_21/O
                         net (fo=1, routed)           0.000    25.301    fsm9/out[1]_i_22[1]
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.677 r  fsm9/out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.677    fsm9/out_reg[2]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.794 r  fsm9/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.794    fsm9/out_reg[2]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.911 r  fsm9/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.911    fsm9/out_reg[2]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.028 r  fsm9/out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.028    fsm9/out_reg[2]_i_3_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.247 f  fsm9/out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.367    26.614    sqrt0/out_reg[2]_0[0]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.295    26.909 r  sqrt0/out[2]_i_1/O
                         net (fo=1, routed)           0.000    26.909    sqrt0/out[2]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  sqrt0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.924     7.924    sqrt0/clk
    SLICE_X37Y92         FDRE                                         r  sqrt0/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -26.909    
  -------------------------------------------------------------------
                         slack                                -18.989    

Slack (VIOLATED) :        -16.965ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        23.912ns  (logic 14.662ns (61.317%)  route 9.250ns (38.683%))
  Logic Levels:           59  (CARRY4=44 LUT1=1 LUT2=5 LUT3=8 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.973     0.973    fsm9/clk
    SLICE_X30Y77         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm9/out_reg[2]/Q
                         net (fo=21, routed)          0.274     1.765    fsm9/Q[0]
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.124     1.889 f  fsm9/R_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.414     2.303    fsm9/R_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     2.427 r  fsm9/R_addr0[3]_INST_0_i_1/O
                         net (fo=87, routed)          0.379     2.806    nrm0/out_reg[15]_1
    SLICE_X27Y78         LUT2 (Prop_lut2_I1_O)        0.124     2.930 r  nrm0/out[14]_i_3/O
                         net (fo=1, routed)           0.189     3.119    nrm0/sqrt0_in[28]
    SLICE_X26Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.714 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.714    nrm0/out_reg[14]_i_2_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.968 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.626     4.594    sqrt0/CO[0]
    SLICE_X26Y80         LUT2 (Prop_lut2_I1_O)        0.367     4.961 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     4.961    nrm0/S[2]
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.337 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    nrm0/out_reg[13]_i_2_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.576 r  nrm0/out_reg[13]_i_1/O[2]
                         net (fo=3, routed)           0.687     6.263    nrm0/out[13]_i_5[4]
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.301     6.564 r  nrm0/out[12]_i_3/O
                         net (fo=1, routed)           0.000     6.564    nrm0/out[12]_i_3_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.134 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.484     7.617    sqrt0/out_reg[12]_0[0]
    SLICE_X28Y81         LUT2 (Prop_lut2_I1_O)        0.313     7.930 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     7.930    nrm0/out[10]_i_14_0[0]
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.480 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.480    nrm0/out_reg[11]_i_4_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.594 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.594    nrm0/out_reg[11]_i_2_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.772 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.617     9.389    nrm0/out[11]_i_3_0[0]
    SLICE_X31Y80         LUT3 (Prop_lut3_I1_O)        0.329     9.718 r  nrm0/out[10]_i_19/O
                         net (fo=1, routed)           0.000     9.718    nrm0/out[10]_i_19_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.119 r  nrm0/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.119    nrm0/out_reg[10]_i_12_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.233 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.233    nrm0/out_reg[10]_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    nrm0/out_reg[10]_i_2_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.062    11.523    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124    11.647 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    11.647    nrm0/out[9]_i_19_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.180 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.180    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.297 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.297    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.414 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.414    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.633 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.626    13.259    nrm0_n_62
    SLICE_X33Y81         LUT3 (Prop_lut3_I1_O)        0.295    13.554 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    13.554    nrm0/out[7]_i_22[2]
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.955 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.955    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.069    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.183    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.297 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.297    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.519 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.675    15.194    nrm0/out[8]_i_4[0]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.299    15.493 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    15.493    nrm0/out[7]_i_21_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.869 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.869    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.986    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.103 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.103    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.220 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.220    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.439 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.789    17.228    nrm0_n_88
    SLICE_X36Y82         LUT3 (Prop_lut3_I1_O)        0.295    17.523 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.523    fsm9/S[1]
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.899 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.899    nrm0/out[5]_i_17[0]
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.016 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.016    nrm0/out_reg[6]_i_10_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.133 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.133    nrm0/out_reg[6]_i_5_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.250 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.250    nrm0/out_reg[6]_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.469 r  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.704    19.173    nrm0_n_98
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.295    19.468 r  out[5]_i_21/O
                         net (fo=1, routed)           0.000    19.468    fsm9/out[4]_i_22[1]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.869 r  fsm9/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.869    fsm9/out_reg[5]_i_15_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.983 r  fsm9/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.983    nrm0/out[4]_i_12[0]
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  nrm0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.097    nrm0/out_reg[5]_i_5_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.211 r  nrm0/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.211    nrm0/out_reg[5]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.433 r  nrm0/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.663    21.096    nrm0/out[5]_i_4[0]
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.299    21.395 r  nrm0/out[4]_i_13/O
                         net (fo=1, routed)           0.000    21.395    nrm0/out[4]_i_13_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.928    nrm0/out_reg[4]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  nrm0/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.045    nrm0/out_reg[4]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.264 r  nrm0/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.735    22.998    nrm0_n_112
    SLICE_X37Y87         LUT3 (Prop_lut3_I1_O)        0.295    23.293 r  out[3]_i_21/O
                         net (fo=1, routed)           0.000    23.293    fsm9/out[2]_i_22[1]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.694 r  fsm9/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.694    fsm9/out_reg[3]_i_15_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.808 r  fsm9/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.808    fsm9/out_reg[3]_i_10_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.922 r  fsm9/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.922    nrm0/out[2]_i_7__0[0]
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.036 r  nrm0/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.036    nrm0/out_reg[3]_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.258 f  nrm0/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.327    24.586    sqrt0/out_reg[3]_0[0]
    SLICE_X37Y92         LUT1 (Prop_lut1_I0_O)        0.299    24.885 r  sqrt0/out[3]_i_1/O
                         net (fo=1, routed)           0.000    24.885    sqrt0/out[3]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  sqrt0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.924     7.924    sqrt0/clk
    SLICE_X37Y92         FDRE                                         r  sqrt0/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -24.885    
  -------------------------------------------------------------------
                         slack                                -16.965    

Slack (VIOLATED) :        -14.995ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.942ns  (logic 13.398ns (61.062%)  route 8.544ns (38.938%))
  Logic Levels:           53  (CARRY4=39 LUT1=1 LUT2=5 LUT3=7 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.973     0.973    fsm9/clk
    SLICE_X30Y77         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm9/out_reg[2]/Q
                         net (fo=21, routed)          0.274     1.765    fsm9/Q[0]
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.124     1.889 f  fsm9/R_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.414     2.303    fsm9/R_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     2.427 r  fsm9/R_addr0[3]_INST_0_i_1/O
                         net (fo=87, routed)          0.379     2.806    nrm0/out_reg[15]_1
    SLICE_X27Y78         LUT2 (Prop_lut2_I1_O)        0.124     2.930 r  nrm0/out[14]_i_3/O
                         net (fo=1, routed)           0.189     3.119    nrm0/sqrt0_in[28]
    SLICE_X26Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.714 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.714    nrm0/out_reg[14]_i_2_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.968 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.626     4.594    sqrt0/CO[0]
    SLICE_X26Y80         LUT2 (Prop_lut2_I1_O)        0.367     4.961 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     4.961    nrm0/S[2]
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.337 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    nrm0/out_reg[13]_i_2_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.576 r  nrm0/out_reg[13]_i_1/O[2]
                         net (fo=3, routed)           0.687     6.263    nrm0/out[13]_i_5[4]
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.301     6.564 r  nrm0/out[12]_i_3/O
                         net (fo=1, routed)           0.000     6.564    nrm0/out[12]_i_3_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.134 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.484     7.617    sqrt0/out_reg[12]_0[0]
    SLICE_X28Y81         LUT2 (Prop_lut2_I1_O)        0.313     7.930 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     7.930    nrm0/out[10]_i_14_0[0]
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.480 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.480    nrm0/out_reg[11]_i_4_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.594 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.594    nrm0/out_reg[11]_i_2_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.772 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.617     9.389    nrm0/out[11]_i_3_0[0]
    SLICE_X31Y80         LUT3 (Prop_lut3_I1_O)        0.329     9.718 r  nrm0/out[10]_i_19/O
                         net (fo=1, routed)           0.000     9.718    nrm0/out[10]_i_19_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.119 r  nrm0/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.119    nrm0/out_reg[10]_i_12_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.233 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.233    nrm0/out_reg[10]_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    nrm0/out_reg[10]_i_2_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.062    11.523    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124    11.647 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    11.647    nrm0/out[9]_i_19_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.180 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.180    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.297 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.297    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.414 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.414    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.633 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.626    13.259    nrm0_n_62
    SLICE_X33Y81         LUT3 (Prop_lut3_I1_O)        0.295    13.554 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    13.554    nrm0/out[7]_i_22[2]
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.955 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.955    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.069    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.183    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.297 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.297    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.519 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.675    15.194    nrm0/out[8]_i_4[0]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.299    15.493 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    15.493    nrm0/out[7]_i_21_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.869 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.869    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.986    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.103 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.103    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.220 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.220    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.439 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.789    17.228    nrm0_n_88
    SLICE_X36Y82         LUT3 (Prop_lut3_I1_O)        0.295    17.523 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.523    fsm9/S[1]
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.899 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.899    nrm0/out[5]_i_17[0]
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.016 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.016    nrm0/out_reg[6]_i_10_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.133 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.133    nrm0/out_reg[6]_i_5_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.250 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.250    nrm0/out_reg[6]_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.469 r  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.704    19.173    nrm0_n_98
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.295    19.468 r  out[5]_i_21/O
                         net (fo=1, routed)           0.000    19.468    fsm9/out[4]_i_22[1]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.869 r  fsm9/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.869    fsm9/out_reg[5]_i_15_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.983 r  fsm9/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.983    nrm0/out[4]_i_12[0]
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  nrm0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.097    nrm0/out_reg[5]_i_5_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.211 r  nrm0/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.211    nrm0/out_reg[5]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.433 r  nrm0/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.663    21.096    nrm0/out[5]_i_4[0]
    SLICE_X36Y89         LUT3 (Prop_lut3_I1_O)        0.299    21.395 r  nrm0/out[4]_i_13/O
                         net (fo=1, routed)           0.000    21.395    nrm0/out[4]_i_13_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.928    nrm0/out_reg[4]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  nrm0/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.045    nrm0/out_reg[4]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.264 f  nrm0/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.356    22.620    sqrt0/out_reg[4]_0[0]
    SLICE_X41Y91         LUT1 (Prop_lut1_I0_O)        0.295    22.915 r  sqrt0/out[4]_i_1/O
                         net (fo=1, routed)           0.000    22.915    sqrt0/out[4]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  sqrt0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.924     7.924    sqrt0/clk
    SLICE_X41Y91         FDRE                                         r  sqrt0/out_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -22.915    
  -------------------------------------------------------------------
                         slack                                -14.995    

Slack (VIOLATED) :        -13.187ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        20.134ns  (logic 12.234ns (60.763%)  route 7.900ns (39.237%))
  Logic Levels:           49  (CARRY4=36 LUT1=1 LUT2=5 LUT3=6 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.973     0.973    fsm9/clk
    SLICE_X30Y77         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm9/out_reg[2]/Q
                         net (fo=21, routed)          0.274     1.765    fsm9/Q[0]
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.124     1.889 f  fsm9/R_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.414     2.303    fsm9/R_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     2.427 r  fsm9/R_addr0[3]_INST_0_i_1/O
                         net (fo=87, routed)          0.379     2.806    nrm0/out_reg[15]_1
    SLICE_X27Y78         LUT2 (Prop_lut2_I1_O)        0.124     2.930 r  nrm0/out[14]_i_3/O
                         net (fo=1, routed)           0.189     3.119    nrm0/sqrt0_in[28]
    SLICE_X26Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.714 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.714    nrm0/out_reg[14]_i_2_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.968 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.626     4.594    sqrt0/CO[0]
    SLICE_X26Y80         LUT2 (Prop_lut2_I1_O)        0.367     4.961 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     4.961    nrm0/S[2]
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.337 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    nrm0/out_reg[13]_i_2_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.576 r  nrm0/out_reg[13]_i_1/O[2]
                         net (fo=3, routed)           0.687     6.263    nrm0/out[13]_i_5[4]
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.301     6.564 r  nrm0/out[12]_i_3/O
                         net (fo=1, routed)           0.000     6.564    nrm0/out[12]_i_3_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.134 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.484     7.617    sqrt0/out_reg[12]_0[0]
    SLICE_X28Y81         LUT2 (Prop_lut2_I1_O)        0.313     7.930 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     7.930    nrm0/out[10]_i_14_0[0]
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.480 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.480    nrm0/out_reg[11]_i_4_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.594 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.594    nrm0/out_reg[11]_i_2_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.772 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.617     9.389    nrm0/out[11]_i_3_0[0]
    SLICE_X31Y80         LUT3 (Prop_lut3_I1_O)        0.329     9.718 r  nrm0/out[10]_i_19/O
                         net (fo=1, routed)           0.000     9.718    nrm0/out[10]_i_19_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.119 r  nrm0/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.119    nrm0/out_reg[10]_i_12_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.233 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.233    nrm0/out_reg[10]_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    nrm0/out_reg[10]_i_2_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.062    11.523    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124    11.647 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    11.647    nrm0/out[9]_i_19_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.180 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.180    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.297 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.297    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.414 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.414    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.633 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.626    13.259    nrm0_n_62
    SLICE_X33Y81         LUT3 (Prop_lut3_I1_O)        0.295    13.554 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    13.554    nrm0/out[7]_i_22[2]
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.955 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.955    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.069    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.183    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.297 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.297    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.519 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.675    15.194    nrm0/out[8]_i_4[0]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.299    15.493 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    15.493    nrm0/out[7]_i_21_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.869 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.869    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.986    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.103 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.103    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.220 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.220    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.439 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.789    17.228    nrm0_n_88
    SLICE_X36Y82         LUT3 (Prop_lut3_I1_O)        0.295    17.523 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.523    fsm9/S[1]
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.899 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.899    nrm0/out[5]_i_17[0]
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.016 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.016    nrm0/out_reg[6]_i_10_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.133 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.133    nrm0/out_reg[6]_i_5_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.250 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.250    nrm0/out_reg[6]_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.469 r  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.704    19.173    nrm0_n_98
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.295    19.468 r  out[5]_i_21/O
                         net (fo=1, routed)           0.000    19.468    fsm9/out[4]_i_22[1]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.869 r  fsm9/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.869    fsm9/out_reg[5]_i_15_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.983 r  fsm9/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.983    nrm0/out[4]_i_12[0]
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  nrm0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.097    nrm0/out_reg[5]_i_5_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.211 r  nrm0/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.211    nrm0/out_reg[5]_i_3_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.433 f  nrm0/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.375    20.808    sqrt0/out_reg[5]_0[0]
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.299    21.107 r  sqrt0/out[5]_i_1/O
                         net (fo=1, routed)           0.000    21.107    sqrt0/out[5]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  sqrt0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.924     7.924    sqrt0/clk
    SLICE_X33Y88         FDRE                                         r  sqrt0/out_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y88         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -21.107    
  -------------------------------------------------------------------
                         slack                                -13.187    

Slack (VIOLATED) :        -11.219ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.166ns  (logic 10.970ns (60.389%)  route 7.196ns (39.611%))
  Logic Levels:           43  (CARRY4=31 LUT1=1 LUT2=5 LUT3=5 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.973     0.973    fsm9/clk
    SLICE_X30Y77         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm9/out_reg[2]/Q
                         net (fo=21, routed)          0.274     1.765    fsm9/Q[0]
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.124     1.889 f  fsm9/R_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.414     2.303    fsm9/R_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     2.427 r  fsm9/R_addr0[3]_INST_0_i_1/O
                         net (fo=87, routed)          0.379     2.806    nrm0/out_reg[15]_1
    SLICE_X27Y78         LUT2 (Prop_lut2_I1_O)        0.124     2.930 r  nrm0/out[14]_i_3/O
                         net (fo=1, routed)           0.189     3.119    nrm0/sqrt0_in[28]
    SLICE_X26Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.714 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.714    nrm0/out_reg[14]_i_2_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.968 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.626     4.594    sqrt0/CO[0]
    SLICE_X26Y80         LUT2 (Prop_lut2_I1_O)        0.367     4.961 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     4.961    nrm0/S[2]
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.337 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    nrm0/out_reg[13]_i_2_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.576 r  nrm0/out_reg[13]_i_1/O[2]
                         net (fo=3, routed)           0.687     6.263    nrm0/out[13]_i_5[4]
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.301     6.564 r  nrm0/out[12]_i_3/O
                         net (fo=1, routed)           0.000     6.564    nrm0/out[12]_i_3_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.134 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.484     7.617    sqrt0/out_reg[12]_0[0]
    SLICE_X28Y81         LUT2 (Prop_lut2_I1_O)        0.313     7.930 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     7.930    nrm0/out[10]_i_14_0[0]
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.480 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.480    nrm0/out_reg[11]_i_4_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.594 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.594    nrm0/out_reg[11]_i_2_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.772 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.617     9.389    nrm0/out[11]_i_3_0[0]
    SLICE_X31Y80         LUT3 (Prop_lut3_I1_O)        0.329     9.718 r  nrm0/out[10]_i_19/O
                         net (fo=1, routed)           0.000     9.718    nrm0/out[10]_i_19_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.119 r  nrm0/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.119    nrm0/out_reg[10]_i_12_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.233 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.233    nrm0/out_reg[10]_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    nrm0/out_reg[10]_i_2_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.062    11.523    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124    11.647 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    11.647    nrm0/out[9]_i_19_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.180 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.180    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.297 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.297    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.414 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.414    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.633 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.626    13.259    nrm0_n_62
    SLICE_X33Y81         LUT3 (Prop_lut3_I1_O)        0.295    13.554 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    13.554    nrm0/out[7]_i_22[2]
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.955 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.955    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.069    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.183    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.297 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.297    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.519 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.675    15.194    nrm0/out[8]_i_4[0]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.299    15.493 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    15.493    nrm0/out[7]_i_21_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.869 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.869    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.986    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.103 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.103    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.220 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.220    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.439 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.789    17.228    nrm0_n_88
    SLICE_X36Y82         LUT3 (Prop_lut3_I1_O)        0.295    17.523 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.523    fsm9/S[1]
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.899 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.899    nrm0/out[5]_i_17[0]
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.016 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.016    nrm0/out_reg[6]_i_10_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.133 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.133    nrm0/out_reg[6]_i_5_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.250 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.250    nrm0/out_reg[6]_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.469 f  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.375    18.844    sqrt0/out_reg[6]_0[0]
    SLICE_X39Y86         LUT1 (Prop_lut1_I0_O)        0.295    19.139 r  sqrt0/out[6]_i_1/O
                         net (fo=1, routed)           0.000    19.139    sqrt0/out[6]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  sqrt0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.924     7.924    sqrt0/clk
    SLICE_X39Y86         FDRE                                         r  sqrt0/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -19.139    
  -------------------------------------------------------------------
                         slack                                -11.219    

Slack (VIOLATED) :        -9.180ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        16.177ns  (logic 9.729ns (60.140%)  route 6.448ns (39.860%))
  Logic Levels:           37  (CARRY4=26 LUT1=1 LUT2=5 LUT3=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.973     0.973    fsm9/clk
    SLICE_X30Y77         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm9/out_reg[2]/Q
                         net (fo=21, routed)          0.274     1.765    fsm9/Q[0]
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.124     1.889 f  fsm9/R_addr0[3]_INST_0_i_6/O
                         net (fo=3, routed)           0.414     2.303    fsm9/R_addr0[3]_INST_0_i_6_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     2.427 r  fsm9/R_addr0[3]_INST_0_i_1/O
                         net (fo=87, routed)          0.379     2.806    nrm0/out_reg[15]_1
    SLICE_X27Y78         LUT2 (Prop_lut2_I1_O)        0.124     2.930 r  nrm0/out[14]_i_3/O
                         net (fo=1, routed)           0.189     3.119    nrm0/sqrt0_in[28]
    SLICE_X26Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.714 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.714    nrm0/out_reg[14]_i_2_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.968 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.626     4.594    sqrt0/CO[0]
    SLICE_X26Y80         LUT2 (Prop_lut2_I1_O)        0.367     4.961 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     4.961    nrm0/S[2]
    SLICE_X26Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.337 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    nrm0/out_reg[13]_i_2_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.576 r  nrm0/out_reg[13]_i_1/O[2]
                         net (fo=3, routed)           0.687     6.263    nrm0/out[13]_i_5[4]
    SLICE_X29Y82         LUT2 (Prop_lut2_I0_O)        0.301     6.564 r  nrm0/out[12]_i_3/O
                         net (fo=1, routed)           0.000     6.564    nrm0/out[12]_i_3_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.134 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.484     7.617    sqrt0/out_reg[12]_0[0]
    SLICE_X28Y81         LUT2 (Prop_lut2_I1_O)        0.313     7.930 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     7.930    nrm0/out[10]_i_14_0[0]
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.480 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.480    nrm0/out_reg[11]_i_4_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.594 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.594    nrm0/out_reg[11]_i_2_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.772 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.617     9.389    nrm0/out[11]_i_3_0[0]
    SLICE_X31Y80         LUT3 (Prop_lut3_I1_O)        0.329     9.718 r  nrm0/out[10]_i_19/O
                         net (fo=1, routed)           0.000     9.718    nrm0/out[10]_i_19_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.119 r  nrm0/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.119    nrm0/out_reg[10]_i_12_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.233 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.233    nrm0/out_reg[10]_i_7_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    nrm0/out_reg[10]_i_2_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.062    11.523    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124    11.647 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    11.647    nrm0/out[9]_i_19_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.180 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.180    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.297 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.297    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.414 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.414    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.633 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.626    13.259    nrm0_n_62
    SLICE_X33Y81         LUT3 (Prop_lut3_I1_O)        0.295    13.554 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    13.554    nrm0/out[7]_i_22[2]
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.955 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.955    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.069    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.183    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.297 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.297    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.519 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.675    15.194    nrm0/out[8]_i_4[0]
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.299    15.493 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    15.493    nrm0/out[7]_i_21_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.869 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.869    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.986    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.103 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.103    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.220 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.220    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.439 f  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.416    16.855    sqrt0/out_reg[7]_0[0]
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.295    17.150 r  sqrt0/out[7]_i_1/O
                         net (fo=1, routed)           0.000    17.150    sqrt0/out[7]_i_1_n_0
    SLICE_X34Y87         FDRE                                         r  sqrt0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.924     7.924    sqrt0/clk
    SLICE_X34Y87         FDRE                                         r  sqrt0/out_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y87         FDRE (Setup_fdre_C_D)        0.081     7.970    sqrt0/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                         -17.150    
  -------------------------------------------------------------------
                         slack                                 -9.180    

Slack (VIOLATED) :        -7.772ns  (required time - arrival time)
  Source:                 fsm5/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        14.797ns  (logic 7.749ns (52.368%)  route 7.048ns (47.632%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.973     0.973    fsm5/clk
    SLICE_X50Y92         FDRE                                         r  fsm5/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm5/out_reg[30]/Q
                         net (fo=3, routed)           1.211     2.702    fsm5/fsm5_out[30]
    SLICE_X51Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.826 f  fsm5/out[31]_i_15__0/O
                         net (fo=2, routed)           0.483     3.310    fsm5/out[31]_i_15__0_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     3.434 r  fsm5/R_addr0[3]_INST_0_i_32/O
                         net (fo=5, routed)           0.878     4.312    fsm5/R_addr0[3]_INST_0_i_32_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.436 r  fsm5/Q_addr0[3]_INST_0_i_3/O
                         net (fo=7, routed)           0.664     5.099    fsm4/out_reg[0]_5
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.223 r  fsm4/Q_addr0[3]_INST_0_i_1/O
                         net (fo=108, routed)         2.255     7.479    fsm4/v0_write_en
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124     7.603 r  fsm4/out__0_i_16/O
                         net (fo=1, routed)           0.402     8.004    mult1/mult1_left[1]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    12.040 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.042    mult1/out__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.560 r  mult1/out__1/P[2]
                         net (fo=2, routed)           1.153    14.713    mult1/out__1_n_103
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124    14.837 r  mult1/out_carry_i_1__0/O
                         net (fo=1, routed)           0.000    14.837    mult1/out_carry_i_1__0_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.213 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    15.213    mult1/out_carry_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.330 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.330    mult1/out_carry__0_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.447 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.447    mult1/out_carry__1_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.770 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.000    15.770    v0/mult1_out[13]
    SLICE_X34Y91         FDRE                                         r  v0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.924     7.924    v0/clk
    SLICE_X34Y91         FDRE                                         r  v0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -15.770    
  -------------------------------------------------------------------
                         slack                                 -7.772    

Slack (VIOLATED) :        -7.764ns  (required time - arrival time)
  Source:                 fsm5/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        14.789ns  (logic 7.741ns (52.342%)  route 7.048ns (47.658%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.973     0.973    fsm5/clk
    SLICE_X50Y92         FDRE                                         r  fsm5/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm5/out_reg[30]/Q
                         net (fo=3, routed)           1.211     2.702    fsm5/fsm5_out[30]
    SLICE_X51Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.826 f  fsm5/out[31]_i_15__0/O
                         net (fo=2, routed)           0.483     3.310    fsm5/out[31]_i_15__0_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124     3.434 r  fsm5/R_addr0[3]_INST_0_i_32/O
                         net (fo=5, routed)           0.878     4.312    fsm5/R_addr0[3]_INST_0_i_32_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.436 r  fsm5/Q_addr0[3]_INST_0_i_3/O
                         net (fo=7, routed)           0.664     5.099    fsm4/out_reg[0]_5
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.223 r  fsm4/Q_addr0[3]_INST_0_i_1/O
                         net (fo=108, routed)         2.255     7.479    fsm4/v0_write_en
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.124     7.603 r  fsm4/out__0_i_16/O
                         net (fo=1, routed)           0.402     8.004    mult1/mult1_left[1]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    12.040 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.042    mult1/out__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.560 r  mult1/out__1/P[2]
                         net (fo=2, routed)           1.153    14.713    mult1/out__1_n_103
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124    14.837 r  mult1/out_carry_i_1__0/O
                         net (fo=1, routed)           0.000    14.837    mult1/out_carry_i_1__0_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.213 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    15.213    mult1/out_carry_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.330 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.330    mult1/out_carry__0_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.447 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.447    mult1/out_carry__1_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.762 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.000    15.762    v0/mult1_out[15]
    SLICE_X34Y91         FDRE                                         r  v0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.924     7.924    v0/clk
    SLICE_X34Y91         FDRE                                         r  v0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -15.762    
  -------------------------------------------------------------------
                         slack                                 -7.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.410     0.410    fsm10/clk
    SLICE_X31Y78         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm10/out_reg[1]/Q
                         net (fo=12, routed)          0.134     0.685    fsm10/fsm10_out[1]
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.730 r  fsm10/out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.730    done_reg1/out_reg[0]_1
    SLICE_X30Y78         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.432     0.432    done_reg1/clk
    SLICE_X30Y78         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.120     0.552    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm8/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.347%)  route 0.144ns (43.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.410     0.410    fsm8/clk
    SLICE_X49Y84         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm8/out_reg[2]/Q
                         net (fo=17, routed)          0.144     0.695    fsm8/fsm8_out[2]
    SLICE_X49Y84         LUT6 (Prop_lut6_I2_O)        0.045     0.740 r  fsm8/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.740    fsm8/out[2]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  fsm8/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.432     0.432    fsm8/clk
    SLICE_X49Y84         FDRE                                         r  fsm8/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm8/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fsm3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.882%)  route 0.147ns (44.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.410     0.410    fsm3/clk
    SLICE_X51Y78         FDRE                                         r  fsm3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm3/out_reg[2]/Q
                         net (fo=6, routed)           0.147     0.698    fsm3/fsm3_out[2]
    SLICE_X51Y78         LUT6 (Prop_lut6_I5_O)        0.045     0.743 r  fsm3/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.743    fsm3/out[2]_i_1_n_0
    SLICE_X51Y78         FDRE                                         r  fsm3/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.432     0.432    fsm3/clk
    SLICE_X51Y78         FDRE                                         r  fsm3/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm3/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.410     0.410    fsm5/clk
    SLICE_X51Y85         FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm5/out_reg[0]/Q
                         net (fo=8, routed)           0.147     0.698    fsm5/fsm5_out[0]
    SLICE_X51Y85         LUT5 (Prop_lut5_I4_O)        0.045     0.743 r  fsm5/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.743    fsm5/out[0]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  fsm5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.432     0.432    fsm5/clk
    SLICE_X51Y85         FDRE                                         r  fsm5/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.410     0.410    j0/clk
    SLICE_X29Y84         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[0]/Q
                         net (fo=6, routed)           0.148     0.699    j0/Q[0]
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.744 r  j0/out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.744    j0/j0_in[2]
    SLICE_X29Y83         FDRE                                         r  j0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.432     0.432    j0/clk
    SLICE_X29Y83         FDRE                                         r  j0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y83         FDRE (Hold_fdre_C_D)         0.091     0.523    j0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i2/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.410     0.410    i2/clk
    SLICE_X50Y82         FDRE                                         r  i2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i2/out_reg[2]/Q
                         net (fo=4, routed)           0.164     0.738    i2/i2_out[2]
    SLICE_X50Y82         LUT4 (Prop_lut4_I3_O)        0.048     0.786 r  i2/out[3]_i_3__10/O
                         net (fo=1, routed)           0.000     0.786    i2/out[3]_i_3__10_n_0
    SLICE_X50Y82         FDRE                                         r  i2/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.432     0.432    i2/clk
    SLICE_X50Y82         FDRE                                         r  i2/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.131     0.563    i2/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 i1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.410     0.410    i1/clk
    SLICE_X51Y80         FDRE                                         r  i1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i1/out_reg[2]/Q
                         net (fo=4, routed)           0.170     0.721    i1/i1_out[2]
    SLICE_X51Y80         LUT4 (Prop_lut4_I1_O)        0.042     0.763 r  i1/out[3]_i_3__9/O
                         net (fo=1, routed)           0.000     0.763    i1/out[3]_i_3__9_n_0
    SLICE_X51Y80         FDRE                                         r  i1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.432     0.432    i1/clk
    SLICE_X51Y80         FDRE                                         r  i1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.107     0.539    i1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.228%)  route 0.163ns (43.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.410     0.410    cond_computed1/clk
    SLICE_X30Y78         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  cond_computed1/out_reg[0]/Q
                         net (fo=13, routed)          0.163     0.737    fsm10/cond_computed1_out
    SLICE_X30Y78         LUT5 (Prop_lut5_I4_O)        0.045     0.782 r  fsm10/out[0]_i_1__10/O
                         net (fo=1, routed)           0.000     0.782    cond_computed1/out_reg[0]_1
    SLICE_X30Y78         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.432     0.432    cond_computed1/clk
    SLICE_X30Y78         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.121     0.553    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 i2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i2/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.410     0.410    i2/clk
    SLICE_X50Y82         FDRE                                         r  i2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i2/out_reg[2]/Q
                         net (fo=4, routed)           0.164     0.738    i2/i2_out[2]
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.783 r  i2/out[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.783    i2/out[2]_i_1__3_n_0
    SLICE_X50Y82         FDRE                                         r  i2/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.432     0.432    i2/clk
    SLICE_X50Y82         FDRE                                         r  i2/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121     0.553    i2/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.410     0.410    i0/clk
    SLICE_X51Y79         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[0]/Q
                         net (fo=5, routed)           0.179     0.730    i0/out_reg[0]_0
    SLICE_X51Y79         LUT2 (Prop_lut2_I0_O)        0.042     0.772 r  i0/out[1]_i_1__5/O
                         net (fo=1, routed)           0.000     0.772    i0/out[1]_i_1__5_n_0
    SLICE_X51Y79         FDRE                                         r  i0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.432     0.432    i0/clk
    SLICE_X51Y79         FDRE                                         r  i0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.107     0.539    i0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X40Y77  nrm0/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y52  A_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y54  A_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y54  A_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y55  A_i_j0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y55  A_i_j0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y55  A_i_j0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y55  A_i_j0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y56  A_i_j0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y56  A_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X40Y77  nrm0/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y52  A_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y54  A_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y54  A_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y55  A_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y55  A_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y55  A_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y55  A_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y56  A_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y56  A_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X40Y77  nrm0/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y52  A_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y54  A_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y54  A_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y55  A_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y55  A_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y55  A_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y55  A_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y56  A_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y56  A_i_j0/out_reg[17]/C



