INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/11_uart_tx/uart_tx.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/11_uart_tx/uart_tx.srcs/sim_1/new/tb_uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_tx
