
DAjamianLab6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066f0  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001af0  0800689c  0800689c  0000789c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800838c  0800838c  0000a024  2**0
                  CONTENTS
  4 .ARM          00000008  0800838c  0800838c  0000938c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008394  08008394  0000a024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008394  08008394  00009394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008398  08008398  00009398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  0800839c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a024  2**0
                  CONTENTS
 10 .bss          00025bb4  20000024  20000024  0000a024  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025bd8  20025bd8  0000a024  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a024  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013ca3  00000000  00000000  0000a054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003174  00000000  00000000  0001dcf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001418  00000000  00000000  00020e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fb2  00000000  00000000  00022288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026d7e  00000000  00000000  0002323a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001886b  00000000  00000000  00049fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2ba1  00000000  00000000  00062823  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001453c4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000053d0  00000000  00000000  00145408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000075  00000000  00000000  0014a7d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000024 	.word	0x20000024
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08006884 	.word	0x08006884

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000028 	.word	0x20000028
 80001e8:	08006884 	.word	0x08006884

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b96a 	b.w	80004d8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	460c      	mov	r4, r1
 8000224:	2b00      	cmp	r3, #0
 8000226:	d14e      	bne.n	80002c6 <__udivmoddi4+0xaa>
 8000228:	4694      	mov	ip, r2
 800022a:	458c      	cmp	ip, r1
 800022c:	4686      	mov	lr, r0
 800022e:	fab2 f282 	clz	r2, r2
 8000232:	d962      	bls.n	80002fa <__udivmoddi4+0xde>
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0320 	rsb	r3, r2, #32
 800023a:	4091      	lsls	r1, r2
 800023c:	fa20 f303 	lsr.w	r3, r0, r3
 8000240:	fa0c fc02 	lsl.w	ip, ip, r2
 8000244:	4319      	orrs	r1, r3
 8000246:	fa00 fe02 	lsl.w	lr, r0, r2
 800024a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024e:	fa1f f68c 	uxth.w	r6, ip
 8000252:	fbb1 f4f7 	udiv	r4, r1, r7
 8000256:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025a:	fb07 1114 	mls	r1, r7, r4, r1
 800025e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000262:	fb04 f106 	mul.w	r1, r4, r6
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000272:	f080 8112 	bcs.w	800049a <__udivmoddi4+0x27e>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 810f 	bls.w	800049a <__udivmoddi4+0x27e>
 800027c:	3c02      	subs	r4, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a59      	subs	r1, r3, r1
 8000282:	fa1f f38e 	uxth.w	r3, lr
 8000286:	fbb1 f0f7 	udiv	r0, r1, r7
 800028a:	fb07 1110 	mls	r1, r7, r0, r1
 800028e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000292:	fb00 f606 	mul.w	r6, r0, r6
 8000296:	429e      	cmp	r6, r3
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x94>
 800029a:	eb1c 0303 	adds.w	r3, ip, r3
 800029e:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a2:	f080 80fc 	bcs.w	800049e <__udivmoddi4+0x282>
 80002a6:	429e      	cmp	r6, r3
 80002a8:	f240 80f9 	bls.w	800049e <__udivmoddi4+0x282>
 80002ac:	4463      	add	r3, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	1b9b      	subs	r3, r3, r6
 80002b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa6>
 80002ba:	40d3      	lsrs	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xba>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb4>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x150>
 80002de:	42a3      	cmp	r3, r4
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xcc>
 80002e2:	4290      	cmp	r0, r2
 80002e4:	f0c0 80f0 	bcc.w	80004c8 <__udivmoddi4+0x2ac>
 80002e8:	1a86      	subs	r6, r0, r2
 80002ea:	eb64 0303 	sbc.w	r3, r4, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	d0e6      	beq.n	80002c2 <__udivmoddi4+0xa6>
 80002f4:	e9c5 6300 	strd	r6, r3, [r5]
 80002f8:	e7e3      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x204>
 8000300:	eba1 040c 	sub.w	r4, r1, ip
 8000304:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000308:	fa1f f78c 	uxth.w	r7, ip
 800030c:	2101      	movs	r1, #1
 800030e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000312:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000316:	fb08 4416 	mls	r4, r8, r6, r4
 800031a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031e:	fb07 f006 	mul.w	r0, r7, r6
 8000322:	4298      	cmp	r0, r3
 8000324:	d908      	bls.n	8000338 <__udivmoddi4+0x11c>
 8000326:	eb1c 0303 	adds.w	r3, ip, r3
 800032a:	f106 34ff 	add.w	r4, r6, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x11a>
 8000330:	4298      	cmp	r0, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 8000336:	4626      	mov	r6, r4
 8000338:	1a1c      	subs	r4, r3, r0
 800033a:	fa1f f38e 	uxth.w	r3, lr
 800033e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000342:	fb08 4410 	mls	r4, r8, r0, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb00 f707 	mul.w	r7, r0, r7
 800034e:	429f      	cmp	r7, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x148>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f100 34ff 	add.w	r4, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x146>
 800035c:	429f      	cmp	r7, r3
 800035e:	f200 80b0 	bhi.w	80004c2 <__udivmoddi4+0x2a6>
 8000362:	4620      	mov	r0, r4
 8000364:	1bdb      	subs	r3, r3, r7
 8000366:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x9c>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa20 fc06 	lsr.w	ip, r0, r6
 800037c:	fa04 f301 	lsl.w	r3, r4, r1
 8000380:	ea43 030c 	orr.w	r3, r3, ip
 8000384:	40f4      	lsrs	r4, r6
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	0c38      	lsrs	r0, r7, #16
 800038c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000390:	fbb4 fef0 	udiv	lr, r4, r0
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fb00 441e 	mls	r4, r0, lr, r4
 800039c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a0:	fb0e f90c 	mul.w	r9, lr, ip
 80003a4:	45a1      	cmp	r9, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x1a6>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b2:	f080 8084 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80003b6:	45a1      	cmp	r9, r4
 80003b8:	f240 8081 	bls.w	80004be <__udivmoddi4+0x2a2>
 80003bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c0:	443c      	add	r4, r7
 80003c2:	eba4 0409 	sub.w	r4, r4, r9
 80003c6:	fa1f f983 	uxth.w	r9, r3
 80003ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ce:	fb00 4413 	mls	r4, r0, r3, r4
 80003d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1d2>
 80003de:	193c      	adds	r4, r7, r4
 80003e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e4:	d267      	bcs.n	80004b6 <__udivmoddi4+0x29a>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d965      	bls.n	80004b6 <__udivmoddi4+0x29a>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f2:	fba0 9302 	umull	r9, r3, r0, r2
 80003f6:	eba4 040c 	sub.w	r4, r4, ip
 80003fa:	429c      	cmp	r4, r3
 80003fc:	46ce      	mov	lr, r9
 80003fe:	469c      	mov	ip, r3
 8000400:	d351      	bcc.n	80004a6 <__udivmoddi4+0x28a>
 8000402:	d04e      	beq.n	80004a2 <__udivmoddi4+0x286>
 8000404:	b155      	cbz	r5, 800041c <__udivmoddi4+0x200>
 8000406:	ebb8 030e 	subs.w	r3, r8, lr
 800040a:	eb64 040c 	sbc.w	r4, r4, ip
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	40cb      	lsrs	r3, r1
 8000414:	431e      	orrs	r6, r3
 8000416:	40cc      	lsrs	r4, r1
 8000418:	e9c5 6400 	strd	r6, r4, [r5]
 800041c:	2100      	movs	r1, #0
 800041e:	e750      	b.n	80002c2 <__udivmoddi4+0xa6>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f103 	lsr.w	r1, r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa24 f303 	lsr.w	r3, r4, r3
 8000430:	4094      	lsls	r4, r2
 8000432:	430c      	orrs	r4, r1
 8000434:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000438:	fa00 fe02 	lsl.w	lr, r0, r2
 800043c:	fa1f f78c 	uxth.w	r7, ip
 8000440:	fbb3 f0f8 	udiv	r0, r3, r8
 8000444:	fb08 3110 	mls	r1, r8, r0, r3
 8000448:	0c23      	lsrs	r3, r4, #16
 800044a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044e:	fb00 f107 	mul.w	r1, r0, r7
 8000452:	4299      	cmp	r1, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x24c>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 36ff 	add.w	r6, r0, #4294967295
 800045e:	d22c      	bcs.n	80004ba <__udivmoddi4+0x29e>
 8000460:	4299      	cmp	r1, r3
 8000462:	d92a      	bls.n	80004ba <__udivmoddi4+0x29e>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1a5b      	subs	r3, r3, r1
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000470:	fb08 3311 	mls	r3, r8, r1, r3
 8000474:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000478:	fb01 f307 	mul.w	r3, r1, r7
 800047c:	42a3      	cmp	r3, r4
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x276>
 8000480:	eb1c 0404 	adds.w	r4, ip, r4
 8000484:	f101 36ff 	add.w	r6, r1, #4294967295
 8000488:	d213      	bcs.n	80004b2 <__udivmoddi4+0x296>
 800048a:	42a3      	cmp	r3, r4
 800048c:	d911      	bls.n	80004b2 <__udivmoddi4+0x296>
 800048e:	3902      	subs	r1, #2
 8000490:	4464      	add	r4, ip
 8000492:	1ae4      	subs	r4, r4, r3
 8000494:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000498:	e739      	b.n	800030e <__udivmoddi4+0xf2>
 800049a:	4604      	mov	r4, r0
 800049c:	e6f0      	b.n	8000280 <__udivmoddi4+0x64>
 800049e:	4608      	mov	r0, r1
 80004a0:	e706      	b.n	80002b0 <__udivmoddi4+0x94>
 80004a2:	45c8      	cmp	r8, r9
 80004a4:	d2ae      	bcs.n	8000404 <__udivmoddi4+0x1e8>
 80004a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7a8      	b.n	8000404 <__udivmoddi4+0x1e8>
 80004b2:	4631      	mov	r1, r6
 80004b4:	e7ed      	b.n	8000492 <__udivmoddi4+0x276>
 80004b6:	4603      	mov	r3, r0
 80004b8:	e799      	b.n	80003ee <__udivmoddi4+0x1d2>
 80004ba:	4630      	mov	r0, r6
 80004bc:	e7d4      	b.n	8000468 <__udivmoddi4+0x24c>
 80004be:	46d6      	mov	lr, sl
 80004c0:	e77f      	b.n	80003c2 <__udivmoddi4+0x1a6>
 80004c2:	4463      	add	r3, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e74d      	b.n	8000364 <__udivmoddi4+0x148>
 80004c8:	4606      	mov	r6, r0
 80004ca:	4623      	mov	r3, r4
 80004cc:	4608      	mov	r0, r1
 80004ce:	e70f      	b.n	80002f0 <__udivmoddi4+0xd4>
 80004d0:	3e02      	subs	r6, #2
 80004d2:	4463      	add	r3, ip
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x11c>
 80004d6:	bf00      	nop

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <ApplicationInit>:
static ChipColor winner;

extern void initialise_monitor_handles(void); 

void ApplicationInit(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 80004e0:	f002 fd48 	bl	8002f74 <initialise_monitor_handles>
	ButtonInit();
 80004e4:	f000 fc08 	bl	8000cf8 <ButtonInit>
	LTCD__Init();
 80004e8:	f000 fd38 	bl	8000f5c <LTCD__Init>
    LTCD_Layer_Init(0);
 80004ec:	2000      	movs	r0, #0
 80004ee:	f000 fcf5 	bl	8000edc <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 80004f2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80004f6:	2000      	movs	r0, #0
 80004f8:	f000 fe26 	bl	8001148 <LCD_Clear>

	InitializeLCDTouch();
 80004fc:	f001 f817 	bl	800152e <InitializeLCDTouch>
	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 8000500:	4b02      	ldr	r3, [pc, #8]	@ (800050c <ApplicationInit+0x30>)
 8000502:	2201      	movs	r2, #1
 8000504:	719a      	strb	r2, [r3, #6]
}
 8000506:	bf00      	nop
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	20000040 	.word	0x20000040

08000510 <PlayGame>:

void PlayGame(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
	DisplayTitle();
 8000516:	f000 f82f 	bl	8000578 <DisplayTitle>
	HAL_Delay(2000);
 800051a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800051e:	f002 fddf 	bl	80030e0 <HAL_Delay>
	while(1){
		DisplayMenu();
 8000522:	f000 f861 	bl	80005e8 <DisplayMenu>
		HAL_Delay(500);
 8000526:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800052a:	f002 fdd9 	bl	80030e0 <HAL_Delay>
		uint8_t numPlayers = selectMode(&StaticTouchData);
 800052e:	4811      	ldr	r0, [pc, #68]	@ (8000574 <PlayGame+0x64>)
 8000530:	f001 f814 	bl	800155c <selectMode>
 8000534:	4603      	mov	r3, r0
 8000536:	71fb      	strb	r3, [r7, #7]
		DisplayGame();
 8000538:	f000 f924 	bl	8000784 <DisplayGame>
		switch (numPlayers){
 800053c:	79fb      	ldrb	r3, [r7, #7]
 800053e:	2b01      	cmp	r3, #1
 8000540:	d002      	beq.n	8000548 <PlayGame+0x38>
 8000542:	2b02      	cmp	r3, #2
 8000544:	d003      	beq.n	800054e <PlayGame+0x3e>
 8000546:	e005      	b.n	8000554 <PlayGame+0x44>
			case 1:
				PlaySinglePlayer();
 8000548:	f000 fa1c 	bl	8000984 <PlaySinglePlayer>
			break;
 800054c:	e008      	b.n	8000560 <PlayGame+0x50>
			case 2:
				PlayTwoPlayer();
 800054e:	f000 facf 	bl	8000af0 <PlayTwoPlayer>
			break;
 8000552:	e005      	b.n	8000560 <PlayGame+0x50>
			default:
				LCD_Clear(0, LCD_COLOR_RED);
 8000554:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8000558:	2000      	movs	r0, #0
 800055a:	f000 fdf5 	bl	8001148 <LCD_Clear>
				return;
 800055e:	e005      	b.n	800056c <PlayGame+0x5c>
		}
		DisplayEnd();
 8000560:	f000 f91a 	bl	8000798 <DisplayEnd>
		returnToMenu(&StaticTouchData);
 8000564:	4803      	ldr	r0, [pc, #12]	@ (8000574 <PlayGame+0x64>)
 8000566:	f001 f820 	bl	80015aa <returnToMenu>
	while(1){
 800056a:	e7da      	b.n	8000522 <PlayGame+0x12>
	}
}
 800056c:	3708      	adds	r7, #8
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	20000040 	.word	0x20000040

08000578 <DisplayTitle>:

void DisplayTitle(void){
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	LCD_Clear(0,LCD_COLOR_BLUE);
 800057c:	211f      	movs	r1, #31
 800057e:	2000      	movs	r0, #0
 8000580:	f000 fde2 	bl	8001148 <LCD_Clear>
	LCD_SetTextColor(LCD_COLOR_BLACK);
 8000584:	2000      	movs	r0, #0
 8000586:	f000 fe01 	bl	800118c <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 800058a:	4816      	ldr	r0, [pc, #88]	@ (80005e4 <DisplayTitle+0x6c>)
 800058c:	f000 fe0e 	bl	80011ac <LCD_SetFont>

	LCD_DisplayChar(55,LCD_PIXEL_HEIGHT/2-10,'C');
 8000590:	2243      	movs	r2, #67	@ 0x43
 8000592:	2196      	movs	r1, #150	@ 0x96
 8000594:	2037      	movs	r0, #55	@ 0x37
 8000596:	f000 fe87 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(70,LCD_PIXEL_HEIGHT/2-10,'o');
 800059a:	226f      	movs	r2, #111	@ 0x6f
 800059c:	2196      	movs	r1, #150	@ 0x96
 800059e:	2046      	movs	r0, #70	@ 0x46
 80005a0:	f000 fe82 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(85,LCD_PIXEL_HEIGHT/2-10,'n');
 80005a4:	226e      	movs	r2, #110	@ 0x6e
 80005a6:	2196      	movs	r1, #150	@ 0x96
 80005a8:	2055      	movs	r0, #85	@ 0x55
 80005aa:	f000 fe7d 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(100,LCD_PIXEL_HEIGHT/2-10,'n');
 80005ae:	226e      	movs	r2, #110	@ 0x6e
 80005b0:	2196      	movs	r1, #150	@ 0x96
 80005b2:	2064      	movs	r0, #100	@ 0x64
 80005b4:	f000 fe78 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(115,LCD_PIXEL_HEIGHT/2-10,'e');
 80005b8:	2265      	movs	r2, #101	@ 0x65
 80005ba:	2196      	movs	r1, #150	@ 0x96
 80005bc:	2073      	movs	r0, #115	@ 0x73
 80005be:	f000 fe73 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(130,LCD_PIXEL_HEIGHT/2-10,'c');
 80005c2:	2263      	movs	r2, #99	@ 0x63
 80005c4:	2196      	movs	r1, #150	@ 0x96
 80005c6:	2082      	movs	r0, #130	@ 0x82
 80005c8:	f000 fe6e 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(140,LCD_PIXEL_HEIGHT/2-10,'t');
 80005cc:	2274      	movs	r2, #116	@ 0x74
 80005ce:	2196      	movs	r1, #150	@ 0x96
 80005d0:	208c      	movs	r0, #140	@ 0x8c
 80005d2:	f000 fe69 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(165,LCD_PIXEL_HEIGHT/2-10,'4');
 80005d6:	2234      	movs	r2, #52	@ 0x34
 80005d8:	2196      	movs	r1, #150	@ 0x96
 80005da:	20a5      	movs	r0, #165	@ 0xa5
 80005dc:	f000 fe64 	bl	80012a8 <LCD_DisplayChar>
}
 80005e0:	bf00      	nop
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	20000004 	.word	0x20000004

080005e8 <DisplayMenu>:

void DisplayMenu(void){
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
	LCD_Clear(0,LCD_COLOR_BLUE);
 80005ee:	211f      	movs	r1, #31
 80005f0:	2000      	movs	r0, #0
 80005f2:	f000 fda9 	bl	8001148 <LCD_Clear>
	LCD_SetTextColor(LCD_COLOR_BLACK);
 80005f6:	2000      	movs	r0, #0
 80005f8:	f000 fdc8 	bl	800118c <LCD_SetTextColor>
	LCD_SetFont(&Font12x12);
 80005fc:	4860      	ldr	r0, [pc, #384]	@ (8000780 <DisplayMenu+0x198>)
 80005fe:	f000 fdd5 	bl	80011ac <LCD_SetFont>

	uint16_t x, y;
	for(y=10; y<50; y++){
 8000602:	230a      	movs	r3, #10
 8000604:	80bb      	strh	r3, [r7, #4]
 8000606:	e012      	b.n	800062e <DisplayMenu+0x46>
		for(x=15; x < LCD_PIXEL_WIDTH-15; x++){
 8000608:	230f      	movs	r3, #15
 800060a:	80fb      	strh	r3, [r7, #6]
 800060c:	e009      	b.n	8000622 <DisplayMenu+0x3a>
			LCD_Draw_Pixel(x, y, LCD_COLOR_WHITE);
 800060e:	88b9      	ldrh	r1, [r7, #4]
 8000610:	88fb      	ldrh	r3, [r7, #6]
 8000612:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000616:	4618      	mov	r0, r3
 8000618:	f000 fcfe 	bl	8001018 <LCD_Draw_Pixel>
		for(x=15; x < LCD_PIXEL_WIDTH-15; x++){
 800061c:	88fb      	ldrh	r3, [r7, #6]
 800061e:	3301      	adds	r3, #1
 8000620:	80fb      	strh	r3, [r7, #6]
 8000622:	88fb      	ldrh	r3, [r7, #6]
 8000624:	2be0      	cmp	r3, #224	@ 0xe0
 8000626:	d9f2      	bls.n	800060e <DisplayMenu+0x26>
	for(y=10; y<50; y++){
 8000628:	88bb      	ldrh	r3, [r7, #4]
 800062a:	3301      	adds	r3, #1
 800062c:	80bb      	strh	r3, [r7, #4]
 800062e:	88bb      	ldrh	r3, [r7, #4]
 8000630:	2b31      	cmp	r3, #49	@ 0x31
 8000632:	d9e9      	bls.n	8000608 <DisplayMenu+0x20>
		}
	}
	LCD_DisplayChar(78,25,'O');
 8000634:	224f      	movs	r2, #79	@ 0x4f
 8000636:	2119      	movs	r1, #25
 8000638:	204e      	movs	r0, #78	@ 0x4e
 800063a:	f000 fe35 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(87,25,'n');
 800063e:	226e      	movs	r2, #110	@ 0x6e
 8000640:	2119      	movs	r1, #25
 8000642:	2057      	movs	r0, #87	@ 0x57
 8000644:	f000 fe30 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(94,25,'e');
 8000648:	2265      	movs	r2, #101	@ 0x65
 800064a:	2119      	movs	r1, #25
 800064c:	205e      	movs	r0, #94	@ 0x5e
 800064e:	f000 fe2b 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(103,25,'P');
 8000652:	2250      	movs	r2, #80	@ 0x50
 8000654:	2119      	movs	r1, #25
 8000656:	2067      	movs	r0, #103	@ 0x67
 8000658:	f000 fe26 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(110,25,'l');
 800065c:	226c      	movs	r2, #108	@ 0x6c
 800065e:	2119      	movs	r1, #25
 8000660:	206e      	movs	r0, #110	@ 0x6e
 8000662:	f000 fe21 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(113,25,'a');
 8000666:	2261      	movs	r2, #97	@ 0x61
 8000668:	2119      	movs	r1, #25
 800066a:	2071      	movs	r0, #113	@ 0x71
 800066c:	f000 fe1c 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(120,25,'y');
 8000670:	2279      	movs	r2, #121	@ 0x79
 8000672:	2119      	movs	r1, #25
 8000674:	2078      	movs	r0, #120	@ 0x78
 8000676:	f000 fe17 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(127,25,'e');
 800067a:	2265      	movs	r2, #101	@ 0x65
 800067c:	2119      	movs	r1, #25
 800067e:	207f      	movs	r0, #127	@ 0x7f
 8000680:	f000 fe12 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(134,25,'r');
 8000684:	2272      	movs	r2, #114	@ 0x72
 8000686:	2119      	movs	r1, #25
 8000688:	2086      	movs	r0, #134	@ 0x86
 800068a:	f000 fe0d 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(141,25,'M');
 800068e:	224d      	movs	r2, #77	@ 0x4d
 8000690:	2119      	movs	r1, #25
 8000692:	208d      	movs	r0, #141	@ 0x8d
 8000694:	f000 fe08 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(150,25,'o');
 8000698:	226f      	movs	r2, #111	@ 0x6f
 800069a:	2119      	movs	r1, #25
 800069c:	2096      	movs	r0, #150	@ 0x96
 800069e:	f000 fe03 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(157,25,'d');
 80006a2:	2264      	movs	r2, #100	@ 0x64
 80006a4:	2119      	movs	r1, #25
 80006a6:	209d      	movs	r0, #157	@ 0x9d
 80006a8:	f000 fdfe 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(164,25,'e');
 80006ac:	2265      	movs	r2, #101	@ 0x65
 80006ae:	2119      	movs	r1, #25
 80006b0:	20a4      	movs	r0, #164	@ 0xa4
 80006b2:	f000 fdf9 	bl	80012a8 <LCD_DisplayChar>

	x = 0; y = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	80fb      	strh	r3, [r7, #6]
 80006ba:	2300      	movs	r3, #0
 80006bc:	80bb      	strh	r3, [r7, #4]
	for(y=60; y<100; y++){
 80006be:	233c      	movs	r3, #60	@ 0x3c
 80006c0:	80bb      	strh	r3, [r7, #4]
 80006c2:	e012      	b.n	80006ea <DisplayMenu+0x102>
		for(x=15; x < LCD_PIXEL_WIDTH-15; x++){
 80006c4:	230f      	movs	r3, #15
 80006c6:	80fb      	strh	r3, [r7, #6]
 80006c8:	e009      	b.n	80006de <DisplayMenu+0xf6>
			LCD_Draw_Pixel(x, y, LCD_COLOR_WHITE);
 80006ca:	88b9      	ldrh	r1, [r7, #4]
 80006cc:	88fb      	ldrh	r3, [r7, #6]
 80006ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80006d2:	4618      	mov	r0, r3
 80006d4:	f000 fca0 	bl	8001018 <LCD_Draw_Pixel>
		for(x=15; x < LCD_PIXEL_WIDTH-15; x++){
 80006d8:	88fb      	ldrh	r3, [r7, #6]
 80006da:	3301      	adds	r3, #1
 80006dc:	80fb      	strh	r3, [r7, #6]
 80006de:	88fb      	ldrh	r3, [r7, #6]
 80006e0:	2be0      	cmp	r3, #224	@ 0xe0
 80006e2:	d9f2      	bls.n	80006ca <DisplayMenu+0xe2>
	for(y=60; y<100; y++){
 80006e4:	88bb      	ldrh	r3, [r7, #4]
 80006e6:	3301      	adds	r3, #1
 80006e8:	80bb      	strh	r3, [r7, #4]
 80006ea:	88bb      	ldrh	r3, [r7, #4]
 80006ec:	2b63      	cmp	r3, #99	@ 0x63
 80006ee:	d9e9      	bls.n	80006c4 <DisplayMenu+0xdc>
		}
	}
	LCD_DisplayChar(78,75,'T');
 80006f0:	2254      	movs	r2, #84	@ 0x54
 80006f2:	214b      	movs	r1, #75	@ 0x4b
 80006f4:	204e      	movs	r0, #78	@ 0x4e
 80006f6:	f000 fdd7 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(85,75,'w');
 80006fa:	2277      	movs	r2, #119	@ 0x77
 80006fc:	214b      	movs	r1, #75	@ 0x4b
 80006fe:	2055      	movs	r0, #85	@ 0x55
 8000700:	f000 fdd2 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(94,75,'o');
 8000704:	226f      	movs	r2, #111	@ 0x6f
 8000706:	214b      	movs	r1, #75	@ 0x4b
 8000708:	205e      	movs	r0, #94	@ 0x5e
 800070a:	f000 fdcd 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(103,75,'P');
 800070e:	2250      	movs	r2, #80	@ 0x50
 8000710:	214b      	movs	r1, #75	@ 0x4b
 8000712:	2067      	movs	r0, #103	@ 0x67
 8000714:	f000 fdc8 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(110,75,'l');
 8000718:	226c      	movs	r2, #108	@ 0x6c
 800071a:	214b      	movs	r1, #75	@ 0x4b
 800071c:	206e      	movs	r0, #110	@ 0x6e
 800071e:	f000 fdc3 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(113,75,'a');
 8000722:	2261      	movs	r2, #97	@ 0x61
 8000724:	214b      	movs	r1, #75	@ 0x4b
 8000726:	2071      	movs	r0, #113	@ 0x71
 8000728:	f000 fdbe 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(120,75,'y');
 800072c:	2279      	movs	r2, #121	@ 0x79
 800072e:	214b      	movs	r1, #75	@ 0x4b
 8000730:	2078      	movs	r0, #120	@ 0x78
 8000732:	f000 fdb9 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(127,75,'e');
 8000736:	2265      	movs	r2, #101	@ 0x65
 8000738:	214b      	movs	r1, #75	@ 0x4b
 800073a:	207f      	movs	r0, #127	@ 0x7f
 800073c:	f000 fdb4 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(134,75,'r');
 8000740:	2272      	movs	r2, #114	@ 0x72
 8000742:	214b      	movs	r1, #75	@ 0x4b
 8000744:	2086      	movs	r0, #134	@ 0x86
 8000746:	f000 fdaf 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(141,75,'M');
 800074a:	224d      	movs	r2, #77	@ 0x4d
 800074c:	214b      	movs	r1, #75	@ 0x4b
 800074e:	208d      	movs	r0, #141	@ 0x8d
 8000750:	f000 fdaa 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(150,75,'o');
 8000754:	226f      	movs	r2, #111	@ 0x6f
 8000756:	214b      	movs	r1, #75	@ 0x4b
 8000758:	2096      	movs	r0, #150	@ 0x96
 800075a:	f000 fda5 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(157,75,'d');
 800075e:	2264      	movs	r2, #100	@ 0x64
 8000760:	214b      	movs	r1, #75	@ 0x4b
 8000762:	209d      	movs	r0, #157	@ 0x9d
 8000764:	f000 fda0 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(164,75,'e');
 8000768:	2265      	movs	r2, #101	@ 0x65
 800076a:	214b      	movs	r1, #75	@ 0x4b
 800076c:	20a4      	movs	r0, #164	@ 0xa4
 800076e:	f000 fd9b 	bl	80012a8 <LCD_DisplayChar>

	displayFilledBoard();
 8000772:	f000 fdf6 	bl	8001362 <displayFilledBoard>
}
 8000776:	bf00      	nop
 8000778:	3708      	adds	r7, #8
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	2000000c 	.word	0x2000000c

08000784 <DisplayGame>:

void DisplayGame(void){
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
	LCD_Clear(0,LCD_COLOR_BLUE);
 8000788:	211f      	movs	r1, #31
 800078a:	2000      	movs	r0, #0
 800078c:	f000 fcdc 	bl	8001148 <LCD_Clear>
	displayEmptyBoard();
 8000790:	f000 fdac 	bl	80012ec <displayEmptyBoard>
}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}

08000798 <DisplayEnd>:

void DisplayEnd(void){
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
	LCD_SetTextColor(LCD_COLOR_BLACK);
 800079e:	2000      	movs	r0, #0
 80007a0:	f000 fcf4 	bl	800118c <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 80007a4:	4874      	ldr	r0, [pc, #464]	@ (8000978 <DisplayEnd+0x1e0>)
 80007a6:	f000 fd01 	bl	80011ac <LCD_SetFont>

	uint16_t x, y;
	for(y = 0; y<50; y++){
 80007aa:	2300      	movs	r3, #0
 80007ac:	80bb      	strh	r3, [r7, #4]
 80007ae:	e011      	b.n	80007d4 <DisplayEnd+0x3c>
		for(x=0; x < LCD_PIXEL_WIDTH; x++){
 80007b0:	2300      	movs	r3, #0
 80007b2:	80fb      	strh	r3, [r7, #6]
 80007b4:	e008      	b.n	80007c8 <DisplayEnd+0x30>
			LCD_Draw_Pixel(x, y, LCD_COLOR_BLUE);
 80007b6:	88b9      	ldrh	r1, [r7, #4]
 80007b8:	88fb      	ldrh	r3, [r7, #6]
 80007ba:	221f      	movs	r2, #31
 80007bc:	4618      	mov	r0, r3
 80007be:	f000 fc2b 	bl	8001018 <LCD_Draw_Pixel>
		for(x=0; x < LCD_PIXEL_WIDTH; x++){
 80007c2:	88fb      	ldrh	r3, [r7, #6]
 80007c4:	3301      	adds	r3, #1
 80007c6:	80fb      	strh	r3, [r7, #6]
 80007c8:	88fb      	ldrh	r3, [r7, #6]
 80007ca:	2bef      	cmp	r3, #239	@ 0xef
 80007cc:	d9f3      	bls.n	80007b6 <DisplayEnd+0x1e>
	for(y = 0; y<50; y++){
 80007ce:	88bb      	ldrh	r3, [r7, #4]
 80007d0:	3301      	adds	r3, #1
 80007d2:	80bb      	strh	r3, [r7, #4]
 80007d4:	88bb      	ldrh	r3, [r7, #4]
 80007d6:	2b31      	cmp	r3, #49	@ 0x31
 80007d8:	d9ea      	bls.n	80007b0 <DisplayEnd+0x18>
		}
	}
	if (winner == YELLOW){
 80007da:	4b68      	ldr	r3, [pc, #416]	@ (800097c <DisplayEnd+0x1e4>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d145      	bne.n	800086e <DisplayEnd+0xd6>
		LCD_DisplayChar(46,30,'W');
 80007e2:	2257      	movs	r2, #87	@ 0x57
 80007e4:	211e      	movs	r1, #30
 80007e6:	202e      	movs	r0, #46	@ 0x2e
 80007e8:	f000 fd5e 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(56,30,'i');
 80007ec:	2269      	movs	r2, #105	@ 0x69
 80007ee:	211e      	movs	r1, #30
 80007f0:	2038      	movs	r0, #56	@ 0x38
 80007f2:	f000 fd59 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(66,30,'n');
 80007f6:	226e      	movs	r2, #110	@ 0x6e
 80007f8:	211e      	movs	r1, #30
 80007fa:	2042      	movs	r0, #66	@ 0x42
 80007fc:	f000 fd54 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(81,30,'n');
 8000800:	226e      	movs	r2, #110	@ 0x6e
 8000802:	211e      	movs	r1, #30
 8000804:	2051      	movs	r0, #81	@ 0x51
 8000806:	f000 fd4f 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(96,30,'e');
 800080a:	2265      	movs	r2, #101	@ 0x65
 800080c:	211e      	movs	r1, #30
 800080e:	2060      	movs	r0, #96	@ 0x60
 8000810:	f000 fd4a 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(111,30,'r');
 8000814:	2272      	movs	r2, #114	@ 0x72
 8000816:	211e      	movs	r1, #30
 8000818:	206f      	movs	r0, #111	@ 0x6f
 800081a:	f000 fd45 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(116,30,':');
 800081e:	223a      	movs	r2, #58	@ 0x3a
 8000820:	211e      	movs	r1, #30
 8000822:	2074      	movs	r0, #116	@ 0x74
 8000824:	f000 fd40 	bl	80012a8 <LCD_DisplayChar>

		LCD_SetTextColor(LCD_COLOR_YELLOW);
 8000828:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 800082c:	f000 fcae 	bl	800118c <LCD_SetTextColor>
		LCD_DisplayChar(136,30,'Y');
 8000830:	2259      	movs	r2, #89	@ 0x59
 8000832:	211e      	movs	r1, #30
 8000834:	2088      	movs	r0, #136	@ 0x88
 8000836:	f000 fd37 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(148,30,'e');
 800083a:	2265      	movs	r2, #101	@ 0x65
 800083c:	211e      	movs	r1, #30
 800083e:	2094      	movs	r0, #148	@ 0x94
 8000840:	f000 fd32 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(158,30,'l');
 8000844:	226c      	movs	r2, #108	@ 0x6c
 8000846:	211e      	movs	r1, #30
 8000848:	209e      	movs	r0, #158	@ 0x9e
 800084a:	f000 fd2d 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(163,30,'l');
 800084e:	226c      	movs	r2, #108	@ 0x6c
 8000850:	211e      	movs	r1, #30
 8000852:	20a3      	movs	r0, #163	@ 0xa3
 8000854:	f000 fd28 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(170,30,'o');
 8000858:	226f      	movs	r2, #111	@ 0x6f
 800085a:	211e      	movs	r1, #30
 800085c:	20aa      	movs	r0, #170	@ 0xaa
 800085e:	f000 fd23 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(185,30,'w');
 8000862:	2277      	movs	r2, #119	@ 0x77
 8000864:	211e      	movs	r1, #30
 8000866:	20b9      	movs	r0, #185	@ 0xb9
 8000868:	f000 fd1e 	bl	80012a8 <LCD_DisplayChar>
 800086c:	e039      	b.n	80008e2 <DisplayEnd+0x14a>

	} else if (winner == RED){
 800086e:	4b43      	ldr	r3, [pc, #268]	@ (800097c <DisplayEnd+0x1e4>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d135      	bne.n	80008e2 <DisplayEnd+0x14a>
		LCD_DisplayChar(50,30,'W');
 8000876:	2257      	movs	r2, #87	@ 0x57
 8000878:	211e      	movs	r1, #30
 800087a:	2032      	movs	r0, #50	@ 0x32
 800087c:	f000 fd14 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(65,30,'i');
 8000880:	2269      	movs	r2, #105	@ 0x69
 8000882:	211e      	movs	r1, #30
 8000884:	2041      	movs	r0, #65	@ 0x41
 8000886:	f000 fd0f 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(75,30,'n');
 800088a:	226e      	movs	r2, #110	@ 0x6e
 800088c:	211e      	movs	r1, #30
 800088e:	204b      	movs	r0, #75	@ 0x4b
 8000890:	f000 fd0a 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(90,30,'n');
 8000894:	226e      	movs	r2, #110	@ 0x6e
 8000896:	211e      	movs	r1, #30
 8000898:	205a      	movs	r0, #90	@ 0x5a
 800089a:	f000 fd05 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(105,30,'e');
 800089e:	2265      	movs	r2, #101	@ 0x65
 80008a0:	211e      	movs	r1, #30
 80008a2:	2069      	movs	r0, #105	@ 0x69
 80008a4:	f000 fd00 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(120,30,'r');
 80008a8:	2272      	movs	r2, #114	@ 0x72
 80008aa:	211e      	movs	r1, #30
 80008ac:	2078      	movs	r0, #120	@ 0x78
 80008ae:	f000 fcfb 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(125,30,':');
 80008b2:	223a      	movs	r2, #58	@ 0x3a
 80008b4:	211e      	movs	r1, #30
 80008b6:	207d      	movs	r0, #125	@ 0x7d
 80008b8:	f000 fcf6 	bl	80012a8 <LCD_DisplayChar>

		LCD_SetTextColor(LCD_COLOR_RED);
 80008bc:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 80008c0:	f000 fc64 	bl	800118c <LCD_SetTextColor>
		LCD_DisplayChar(145,30,'R');
 80008c4:	2252      	movs	r2, #82	@ 0x52
 80008c6:	211e      	movs	r1, #30
 80008c8:	2091      	movs	r0, #145	@ 0x91
 80008ca:	f000 fced 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(160,30,'e');
 80008ce:	2265      	movs	r2, #101	@ 0x65
 80008d0:	211e      	movs	r1, #30
 80008d2:	20a0      	movs	r0, #160	@ 0xa0
 80008d4:	f000 fce8 	bl	80012a8 <LCD_DisplayChar>
		LCD_DisplayChar(175,30,'d');
 80008d8:	2264      	movs	r2, #100	@ 0x64
 80008da:	211e      	movs	r1, #30
 80008dc:	20af      	movs	r0, #175	@ 0xaf
 80008de:	f000 fce3 	bl	80012a8 <LCD_DisplayChar>
	}

	LCD_SetTextColor(LCD_COLOR_BLACK);
 80008e2:	2000      	movs	r0, #0
 80008e4:	f000 fc52 	bl	800118c <LCD_SetTextColor>
	LCD_SetFont(&Font12x12);
 80008e8:	4825      	ldr	r0, [pc, #148]	@ (8000980 <DisplayEnd+0x1e8>)
 80008ea:	f000 fc5f 	bl	80011ac <LCD_SetFont>
	for(y = 60; y<100; y++){
 80008ee:	233c      	movs	r3, #60	@ 0x3c
 80008f0:	80bb      	strh	r3, [r7, #4]
 80008f2:	e012      	b.n	800091a <DisplayEnd+0x182>
		for(x=15; x < LCD_PIXEL_WIDTH-15; x++){
 80008f4:	230f      	movs	r3, #15
 80008f6:	80fb      	strh	r3, [r7, #6]
 80008f8:	e009      	b.n	800090e <DisplayEnd+0x176>
			LCD_Draw_Pixel(x, y, LCD_COLOR_WHITE);
 80008fa:	88b9      	ldrh	r1, [r7, #4]
 80008fc:	88fb      	ldrh	r3, [r7, #6]
 80008fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000902:	4618      	mov	r0, r3
 8000904:	f000 fb88 	bl	8001018 <LCD_Draw_Pixel>
		for(x=15; x < LCD_PIXEL_WIDTH-15; x++){
 8000908:	88fb      	ldrh	r3, [r7, #6]
 800090a:	3301      	adds	r3, #1
 800090c:	80fb      	strh	r3, [r7, #6]
 800090e:	88fb      	ldrh	r3, [r7, #6]
 8000910:	2be0      	cmp	r3, #224	@ 0xe0
 8000912:	d9f2      	bls.n	80008fa <DisplayEnd+0x162>
	for(y = 60; y<100; y++){
 8000914:	88bb      	ldrh	r3, [r7, #4]
 8000916:	3301      	adds	r3, #1
 8000918:	80bb      	strh	r3, [r7, #4]
 800091a:	88bb      	ldrh	r3, [r7, #4]
 800091c:	2b63      	cmp	r3, #99	@ 0x63
 800091e:	d9e9      	bls.n	80008f4 <DisplayEnd+0x15c>
		}
	}
	LCD_DisplayChar(88,75,'M');
 8000920:	224d      	movs	r2, #77	@ 0x4d
 8000922:	214b      	movs	r1, #75	@ 0x4b
 8000924:	2058      	movs	r0, #88	@ 0x58
 8000926:	f000 fcbf 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(98,75,'a');
 800092a:	2261      	movs	r2, #97	@ 0x61
 800092c:	214b      	movs	r1, #75	@ 0x4b
 800092e:	2062      	movs	r0, #98	@ 0x62
 8000930:	f000 fcba 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(105,75,'i');
 8000934:	2269      	movs	r2, #105	@ 0x69
 8000936:	214b      	movs	r1, #75	@ 0x4b
 8000938:	2069      	movs	r0, #105	@ 0x69
 800093a:	f000 fcb5 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(110,75,'n');
 800093e:	226e      	movs	r2, #110	@ 0x6e
 8000940:	214b      	movs	r1, #75	@ 0x4b
 8000942:	206e      	movs	r0, #110	@ 0x6e
 8000944:	f000 fcb0 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(127,75,'M');
 8000948:	224d      	movs	r2, #77	@ 0x4d
 800094a:	214b      	movs	r1, #75	@ 0x4b
 800094c:	207f      	movs	r0, #127	@ 0x7f
 800094e:	f000 fcab 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(137,75,'e');
 8000952:	2265      	movs	r2, #101	@ 0x65
 8000954:	214b      	movs	r1, #75	@ 0x4b
 8000956:	2089      	movs	r0, #137	@ 0x89
 8000958:	f000 fca6 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(145,75,'n');
 800095c:	226e      	movs	r2, #110	@ 0x6e
 800095e:	214b      	movs	r1, #75	@ 0x4b
 8000960:	2091      	movs	r0, #145	@ 0x91
 8000962:	f000 fca1 	bl	80012a8 <LCD_DisplayChar>
	LCD_DisplayChar(152,75,'u');
 8000966:	2275      	movs	r2, #117	@ 0x75
 8000968:	214b      	movs	r1, #75	@ 0x4b
 800096a:	2098      	movs	r0, #152	@ 0x98
 800096c:	f000 fc9c 	bl	80012a8 <LCD_DisplayChar>
}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	20000004 	.word	0x20000004
 800097c:	20000090 	.word	0x20000090
 8000980:	2000000c 	.word	0x2000000c

08000984 <PlaySinglePlayer>:

void PlaySinglePlayer(){
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
	// TODO
	HAL_Delay(2000);
 8000988:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800098c:	f002 fba8 	bl	80030e0 <HAL_Delay>
}
 8000990:	bf00      	nop
 8000992:	bd80      	pop	{r7, pc}

08000994 <CheckForWinner>:

bool CheckForWinner(uint8_t x, uint8_t y, ChipColor color){
 8000994:	b480      	push	{r7}
 8000996:	b08d      	sub	sp, #52	@ 0x34
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	71fb      	strb	r3, [r7, #7]
 800099e:	460b      	mov	r3, r1
 80009a0:	71bb      	strb	r3, [r7, #6]
 80009a2:	4613      	mov	r3, r2
 80009a4:	717b      	strb	r3, [r7, #5]
	uint8_t connect = 1;
 80009a6:	2301      	movs	r3, #1
 80009a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	int8_t dir[4][2] = {{-1, 1},  // UP_LEFT
 80009ac:	4a4e      	ldr	r2, [pc, #312]	@ (8000ae8 <CheckForWinner+0x154>)
 80009ae:	f107 030c 	add.w	r3, r7, #12
 80009b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009b6:	e883 0003 	stmia.w	r3, {r0, r1}
						{ 1, 0},  // UP
						{ 1, 1},  // UP_RIGHT
						{ 0, 1}}; // RIGHT

	for (int i=0; i<4; i++){
 80009ba:	2300      	movs	r3, #0
 80009bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009be:	e082      	b.n	8000ac6 <CheckForWinner+0x132>
		int j = 1;
 80009c0:	2301      	movs	r3, #1
 80009c2:	627b      	str	r3, [r7, #36]	@ 0x24
		while (1){ // check positive dir
			int adjx = x + dir[i][0] * j; int adjy = y + dir[i][1] * j;
 80009c4:	79fa      	ldrb	r2, [r7, #7]
 80009c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009c8:	005b      	lsls	r3, r3, #1
 80009ca:	3330      	adds	r3, #48	@ 0x30
 80009cc:	443b      	add	r3, r7
 80009ce:	f913 3c24 	ldrsb.w	r3, [r3, #-36]
 80009d2:	4619      	mov	r1, r3
 80009d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009d6:	fb01 f303 	mul.w	r3, r1, r3
 80009da:	4413      	add	r3, r2
 80009dc:	623b      	str	r3, [r7, #32]
 80009de:	79ba      	ldrb	r2, [r7, #6]
 80009e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009e2:	005b      	lsls	r3, r3, #1
 80009e4:	3330      	adds	r3, #48	@ 0x30
 80009e6:	443b      	add	r3, r7
 80009e8:	f913 3c23 	ldrsb.w	r3, [r3, #-35]
 80009ec:	4619      	mov	r1, r3
 80009ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009f0:	fb01 f303 	mul.w	r3, r1, r3
 80009f4:	4413      	add	r3, r2
 80009f6:	61fb      	str	r3, [r7, #28]
			if (adjx < 0 || adjx >= NUM_COLUMNS || adjy < 0 || adjy >= NUM_ROWS) break;
 80009f8:	6a3b      	ldr	r3, [r7, #32]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	db20      	blt.n	8000a40 <CheckForWinner+0xac>
 80009fe:	6a3b      	ldr	r3, [r7, #32]
 8000a00:	2b06      	cmp	r3, #6
 8000a02:	dc1d      	bgt.n	8000a40 <CheckForWinner+0xac>
 8000a04:	69fb      	ldr	r3, [r7, #28]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	db1a      	blt.n	8000a40 <CheckForWinner+0xac>
 8000a0a:	69fb      	ldr	r3, [r7, #28]
 8000a0c:	2b05      	cmp	r3, #5
 8000a0e:	dc17      	bgt.n	8000a40 <CheckForWinner+0xac>
			if (gameboard.column[adjx].contents[adjy] != color) break;
 8000a10:	4936      	ldr	r1, [pc, #216]	@ (8000aec <CheckForWinner+0x158>)
 8000a12:	6a3a      	ldr	r2, [r7, #32]
 8000a14:	4613      	mov	r3, r2
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	4413      	add	r3, r2
 8000a1a:	005b      	lsls	r3, r3, #1
 8000a1c:	18ca      	adds	r2, r1, r3
 8000a1e:	69fb      	ldr	r3, [r7, #28]
 8000a20:	4413      	add	r3, r2
 8000a22:	3302      	adds	r3, #2
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	797a      	ldrb	r2, [r7, #5]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d108      	bne.n	8000a3e <CheckForWinner+0xaa>
			connect++; j++;
 8000a2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a30:	3301      	adds	r3, #1
 8000a32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a38:	3301      	adds	r3, #1
 8000a3a:	627b      	str	r3, [r7, #36]	@ 0x24
		while (1){ // check positive dir
 8000a3c:	e7c2      	b.n	80009c4 <CheckForWinner+0x30>
			if (gameboard.column[adjx].contents[adjy] != color) break;
 8000a3e:	bf00      	nop
		}

		j = 1;
 8000a40:	2301      	movs	r3, #1
 8000a42:	627b      	str	r3, [r7, #36]	@ 0x24
		while (1){ // check negative dir
			int adjx = x - dir[i][0] * j; int adjy = y - dir[i][1] * j;
 8000a44:	79fa      	ldrb	r2, [r7, #7]
 8000a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	3330      	adds	r3, #48	@ 0x30
 8000a4c:	443b      	add	r3, r7
 8000a4e:	f913 3c24 	ldrsb.w	r3, [r3, #-36]
 8000a52:	4619      	mov	r1, r3
 8000a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a56:	fb01 f303 	mul.w	r3, r1, r3
 8000a5a:	1ad3      	subs	r3, r2, r3
 8000a5c:	61bb      	str	r3, [r7, #24]
 8000a5e:	79ba      	ldrb	r2, [r7, #6]
 8000a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	3330      	adds	r3, #48	@ 0x30
 8000a66:	443b      	add	r3, r7
 8000a68:	f913 3c23 	ldrsb.w	r3, [r3, #-35]
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a70:	fb01 f303 	mul.w	r3, r1, r3
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	617b      	str	r3, [r7, #20]
			if (adjx < 0 || adjx >= NUM_COLUMNS || adjy < 0 || adjy >= NUM_ROWS) break;
 8000a78:	69bb      	ldr	r3, [r7, #24]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	db20      	blt.n	8000ac0 <CheckForWinner+0x12c>
 8000a7e:	69bb      	ldr	r3, [r7, #24]
 8000a80:	2b06      	cmp	r3, #6
 8000a82:	dc1d      	bgt.n	8000ac0 <CheckForWinner+0x12c>
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	db1a      	blt.n	8000ac0 <CheckForWinner+0x12c>
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	2b05      	cmp	r3, #5
 8000a8e:	dc17      	bgt.n	8000ac0 <CheckForWinner+0x12c>
			if (gameboard.column[adjx].contents[adjy] != color) break;
 8000a90:	4916      	ldr	r1, [pc, #88]	@ (8000aec <CheckForWinner+0x158>)
 8000a92:	69ba      	ldr	r2, [r7, #24]
 8000a94:	4613      	mov	r3, r2
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	4413      	add	r3, r2
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	18ca      	adds	r2, r1, r3
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	4413      	add	r3, r2
 8000aa2:	3302      	adds	r3, #2
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	797a      	ldrb	r2, [r7, #5]
 8000aa8:	429a      	cmp	r2, r3
 8000aaa:	d108      	bne.n	8000abe <CheckForWinner+0x12a>
			connect++; j++;
 8000aac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ab8:	3301      	adds	r3, #1
 8000aba:	627b      	str	r3, [r7, #36]	@ 0x24
		while (1){ // check negative dir
 8000abc:	e7c2      	b.n	8000a44 <CheckForWinner+0xb0>
			if (gameboard.column[adjx].contents[adjy] != color) break;
 8000abe:	bf00      	nop
	for (int i=0; i<4; i++){
 8000ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ac8:	2b03      	cmp	r3, #3
 8000aca:	f77f af79 	ble.w	80009c0 <CheckForWinner+0x2c>
		}
	}

	if (connect >= 4) return true;
 8000ace:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ad2:	2b03      	cmp	r3, #3
 8000ad4:	d901      	bls.n	8000ada <CheckForWinner+0x146>
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	e000      	b.n	8000adc <CheckForWinner+0x148>
	return false;
 8000ada:	2300      	movs	r3, #0
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3734      	adds	r7, #52	@ 0x34
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr
 8000ae8:	0800689c 	.word	0x0800689c
 8000aec:	20000048 	.word	0x20000048

08000af0 <PlayTwoPlayer>:

void PlayTwoPlayer(){
 8000af0:	b590      	push	{r4, r7, lr}
 8000af2:	b087      	sub	sp, #28
 8000af4:	af00      	add	r7, sp, #0
	for (int i=0; i<NUM_COLUMNS; i++){
 8000af6:	2300      	movs	r3, #0
 8000af8:	617b      	str	r3, [r7, #20]
 8000afa:	e020      	b.n	8000b3e <PlayTwoPlayer+0x4e>
		gameboard.column[i].currentHeight = 0;
 8000afc:	4969      	ldr	r1, [pc, #420]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000afe:	697a      	ldr	r2, [r7, #20]
 8000b00:	4613      	mov	r3, r2
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	4413      	add	r3, r2
 8000b06:	005b      	lsls	r3, r3, #1
 8000b08:	440b      	add	r3, r1
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	801a      	strh	r2, [r3, #0]
		for (int j=0; j<6; j++){
 8000b0e:	2300      	movs	r3, #0
 8000b10:	613b      	str	r3, [r7, #16]
 8000b12:	e00e      	b.n	8000b32 <PlayTwoPlayer+0x42>
			gameboard.column[i].contents[j] = EMPTY;
 8000b14:	4963      	ldr	r1, [pc, #396]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000b16:	697a      	ldr	r2, [r7, #20]
 8000b18:	4613      	mov	r3, r2
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	4413      	add	r3, r2
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	18ca      	adds	r2, r1, r3
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	4413      	add	r3, r2
 8000b26:	3302      	adds	r3, #2
 8000b28:	2202      	movs	r2, #2
 8000b2a:	701a      	strb	r2, [r3, #0]
		for (int j=0; j<6; j++){
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	3301      	adds	r3, #1
 8000b30:	613b      	str	r3, [r7, #16]
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	2b05      	cmp	r3, #5
 8000b36:	dded      	ble.n	8000b14 <PlayTwoPlayer+0x24>
	for (int i=0; i<NUM_COLUMNS; i++){
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	3301      	adds	r3, #1
 8000b3c:	617b      	str	r3, [r7, #20]
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	2b06      	cmp	r3, #6
 8000b42:	dddb      	ble.n	8000afc <PlayTwoPlayer+0xc>
		}
	}
	gameboard.whosTurn = YELLOW;
 8000b44:	4b57      	ldr	r3, [pc, #348]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000b46:	2201      	movs	r2, #1
 8000b48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

	uint8_t previousColumn = currentColumn;
 8000b4c:	4b56      	ldr	r3, [pc, #344]	@ (8000ca8 <PlayTwoPlayer+0x1b8>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	73fb      	strb	r3, [r7, #15]
	LCD_Draw_Circle_Fill(CHIP_HSPACE*currentColumn, CHIP_VSPACE, CHIP_RADIUS, LCD_COLOR_YELLOW);
 8000b52:	4b55      	ldr	r3, [pc, #340]	@ (8000ca8 <PlayTwoPlayer+0x1b8>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	461a      	mov	r2, r3
 8000b58:	0112      	lsls	r2, r2, #4
 8000b5a:	1ad3      	subs	r3, r2, r3
 8000b5c:	005b      	lsls	r3, r3, #1
 8000b5e:	b298      	uxth	r0, r3
 8000b60:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000b64:	220a      	movs	r2, #10
 8000b66:	211e      	movs	r1, #30
 8000b68:	f000 fa74 	bl	8001054 <LCD_Draw_Circle_Fill>

	while (1){
		uint16_t playerColor = LCD_COLOR(gameboard.whosTurn);
 8000b6c:	4b4d      	ldr	r3, [pc, #308]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000b6e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d102      	bne.n	8000b7c <PlayTwoPlayer+0x8c>
 8000b76:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000b7a:	e001      	b.n	8000b80 <PlayTwoPlayer+0x90>
 8000b7c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000b80:	81bb      	strh	r3, [r7, #12]
		if (switchColumn(&StaticTouchData, &currentColumn)){
 8000b82:	4949      	ldr	r1, [pc, #292]	@ (8000ca8 <PlayTwoPlayer+0x1b8>)
 8000b84:	4849      	ldr	r0, [pc, #292]	@ (8000cac <PlayTwoPlayer+0x1bc>)
 8000b86:	f000 fd2b 	bl	80015e0 <switchColumn>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d01a      	beq.n	8000bc6 <PlayTwoPlayer+0xd6>
			LCD_Draw_Circle_Fill(CHIP_HSPACE*previousColumn, CHIP_VSPACE, CHIP_RADIUS, LCD_COLOR_BLUE);
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
 8000b92:	b29b      	uxth	r3, r3
 8000b94:	461a      	mov	r2, r3
 8000b96:	0112      	lsls	r2, r2, #4
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	005b      	lsls	r3, r3, #1
 8000b9c:	b298      	uxth	r0, r3
 8000b9e:	231f      	movs	r3, #31
 8000ba0:	220a      	movs	r2, #10
 8000ba2:	211e      	movs	r1, #30
 8000ba4:	f000 fa56 	bl	8001054 <LCD_Draw_Circle_Fill>
			LCD_Draw_Circle_Fill(CHIP_HSPACE*currentColumn, CHIP_VSPACE, CHIP_RADIUS, playerColor);
 8000ba8:	4b3f      	ldr	r3, [pc, #252]	@ (8000ca8 <PlayTwoPlayer+0x1b8>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	0112      	lsls	r2, r2, #4
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	005b      	lsls	r3, r3, #1
 8000bb4:	b298      	uxth	r0, r3
 8000bb6:	89bb      	ldrh	r3, [r7, #12]
 8000bb8:	220a      	movs	r2, #10
 8000bba:	211e      	movs	r1, #30
 8000bbc:	f000 fa4a 	bl	8001054 <LCD_Draw_Circle_Fill>
			previousColumn = currentColumn;
 8000bc0:	4b39      	ldr	r3, [pc, #228]	@ (8000ca8 <PlayTwoPlayer+0x1b8>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	73fb      	strb	r3, [r7, #15]
		}
		uint32_t eventsToRun = getScheduledEvents();
 8000bc6:	f000 fd3d 	bl	8001644 <getScheduledEvents>
 8000bca:	60b8      	str	r0, [r7, #8]
		if (eventsToRun & DROP_CHIP){
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	f003 0302 	and.w	r3, r3, #2
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d057      	beq.n	8000c86 <PlayTwoPlayer+0x196>
			removeSchedulerEvent(DROP_CHIP);
 8000bd6:	2002      	movs	r0, #2
 8000bd8:	f000 fd52 	bl	8001680 <removeSchedulerEvent>
			dropChip(&gameboard, currentColumn, playerColor);
 8000bdc:	4b32      	ldr	r3, [pc, #200]	@ (8000ca8 <PlayTwoPlayer+0x1b8>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	89ba      	ldrh	r2, [r7, #12]
 8000be2:	4619      	mov	r1, r3
 8000be4:	482f      	ldr	r0, [pc, #188]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000be6:	f000 fc4e 	bl	8001486 <dropChip>

			uint8_t x = currentColumn-1;
 8000bea:	4b2f      	ldr	r3, [pc, #188]	@ (8000ca8 <PlayTwoPlayer+0x1b8>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	3b01      	subs	r3, #1
 8000bf0:	71fb      	strb	r3, [r7, #7]
			uint8_t y = gameboard.column[currentColumn-1].currentHeight-1;
 8000bf2:	4b2d      	ldr	r3, [pc, #180]	@ (8000ca8 <PlayTwoPlayer+0x1b8>)
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	1e5a      	subs	r2, r3, #1
 8000bf8:	492a      	ldr	r1, [pc, #168]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000bfa:	4613      	mov	r3, r2
 8000bfc:	009b      	lsls	r3, r3, #2
 8000bfe:	4413      	add	r3, r2
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	440b      	add	r3, r1
 8000c04:	881b      	ldrh	r3, [r3, #0]
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	3b01      	subs	r3, #1
 8000c0a:	71bb      	strb	r3, [r7, #6]
			gameboard.column[x].contents[y] = gameboard.whosTurn;
 8000c0c:	79fa      	ldrb	r2, [r7, #7]
 8000c0e:	79b9      	ldrb	r1, [r7, #6]
 8000c10:	4b24      	ldr	r3, [pc, #144]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000c12:	f893 4046 	ldrb.w	r4, [r3, #70]	@ 0x46
 8000c16:	4823      	ldr	r0, [pc, #140]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000c18:	4613      	mov	r3, r2
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	4413      	add	r3, r2
 8000c1e:	005b      	lsls	r3, r3, #1
 8000c20:	4403      	add	r3, r0
 8000c22:	440b      	add	r3, r1
 8000c24:	3302      	adds	r3, #2
 8000c26:	4622      	mov	r2, r4
 8000c28:	701a      	strb	r2, [r3, #0]
			if (CheckForWinner(x, y, gameboard.whosTurn)) break;
 8000c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000c2c:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8000c30:	79b9      	ldrb	r1, [r7, #6]
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff fead 	bl	8000994 <CheckForWinner>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d126      	bne.n	8000c8e <PlayTwoPlayer+0x19e>

			gameboard.whosTurn = SWITCH_COLOR(gameboard.whosTurn);
 8000c40:	4b18      	ldr	r3, [pc, #96]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000c42:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	bf14      	ite	ne
 8000c4a:	2301      	movne	r3, #1
 8000c4c:	2300      	moveq	r3, #0
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	461a      	mov	r2, r3
 8000c52:	4b14      	ldr	r3, [pc, #80]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000c54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			playerColor = LCD_COLOR(gameboard.whosTurn);
 8000c58:	4b12      	ldr	r3, [pc, #72]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000c5a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d102      	bne.n	8000c68 <PlayTwoPlayer+0x178>
 8000c62:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000c66:	e001      	b.n	8000c6c <PlayTwoPlayer+0x17c>
 8000c68:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000c6c:	81bb      	strh	r3, [r7, #12]
			LCD_Draw_Circle_Fill(CHIP_HSPACE*currentColumn, CHIP_VSPACE, CHIP_RADIUS, playerColor);
 8000c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca8 <PlayTwoPlayer+0x1b8>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	461a      	mov	r2, r3
 8000c74:	0112      	lsls	r2, r2, #4
 8000c76:	1ad3      	subs	r3, r2, r3
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	b298      	uxth	r0, r3
 8000c7c:	89bb      	ldrh	r3, [r7, #12]
 8000c7e:	220a      	movs	r2, #10
 8000c80:	211e      	movs	r1, #30
 8000c82:	f000 f9e7 	bl	8001054 <LCD_Draw_Circle_Fill>
		}
		HAL_Delay(100);
 8000c86:	2064      	movs	r0, #100	@ 0x64
 8000c88:	f002 fa2a 	bl	80030e0 <HAL_Delay>
	while (1){
 8000c8c:	e76e      	b.n	8000b6c <PlayTwoPlayer+0x7c>
			if (CheckForWinner(x, y, gameboard.whosTurn)) break;
 8000c8e:	bf00      	nop
	}
	winner = gameboard.whosTurn;
 8000c90:	4b04      	ldr	r3, [pc, #16]	@ (8000ca4 <PlayTwoPlayer+0x1b4>)
 8000c92:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8000c96:	4b06      	ldr	r3, [pc, #24]	@ (8000cb0 <PlayTwoPlayer+0x1c0>)
 8000c98:	701a      	strb	r2, [r3, #0]
}
 8000c9a:	bf00      	nop
 8000c9c:	371c      	adds	r7, #28
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd90      	pop	{r4, r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20000048 	.word	0x20000048
 8000ca8:	20000000 	.word	0x20000000
 8000cac:	20000040 	.word	0x20000040
 8000cb0:	20000090 	.word	0x20000090

08000cb4 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(){
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8000cb8:	2006      	movs	r0, #6
 8000cba:	f002 fb5e 	bl	800337a <HAL_NVIC_DisableIRQ>
	if (gameboard.column[currentColumn-1].currentHeight < NUM_ROWS)
 8000cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000cec <EXTI0_IRQHandler+0x38>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	1e5a      	subs	r2, r3, #1
 8000cc4:	490a      	ldr	r1, [pc, #40]	@ (8000cf0 <EXTI0_IRQHandler+0x3c>)
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	009b      	lsls	r3, r3, #2
 8000cca:	4413      	add	r3, r2
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	440b      	add	r3, r1
 8000cd0:	881b      	ldrh	r3, [r3, #0]
 8000cd2:	2b05      	cmp	r3, #5
 8000cd4:	d802      	bhi.n	8000cdc <EXTI0_IRQHandler+0x28>
		addSchedulerEvent(DROP_CHIP);
 8000cd6:	2002      	movs	r0, #2
 8000cd8:	f000 fcc0 	bl	800165c <addSchedulerEvent>
	__HAL_GPIO_EXTI_CLEAR_FLAG(BTN_PIN);
 8000cdc:	4b05      	ldr	r3, [pc, #20]	@ (8000cf4 <EXTI0_IRQHandler+0x40>)
 8000cde:	2201      	movs	r2, #1
 8000ce0:	615a      	str	r2, [r3, #20]
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000ce2:	2006      	movs	r0, #6
 8000ce4:	f002 fb3b 	bl	800335e <HAL_NVIC_EnableIRQ>
}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20000000 	.word	0x20000000
 8000cf0:	20000048 	.word	0x20000048
 8000cf4:	40013c00 	.word	0x40013c00

08000cf8 <ButtonInit>:
 *      Author: mrflu
 */

#include "Button_Driver.h"

void ButtonInit(){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b086      	sub	sp, #24
 8000cfc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef PC;
	PC.Pin = BTN_PIN;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	607b      	str	r3, [r7, #4]
	PC.Mode = GPIO_MODE_IT_RISING;
 8000d02:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d06:	60bb      	str	r3, [r7, #8]
	PC.Pull = GPIO_NOPULL;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	60fb      	str	r3, [r7, #12]
	PC.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	613b      	str	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d10:	2300      	movs	r3, #0
 8000d12:	603b      	str	r3, [r7, #0]
 8000d14:	4b0b      	ldr	r3, [pc, #44]	@ (8000d44 <ButtonInit+0x4c>)
 8000d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d18:	4a0a      	ldr	r2, [pc, #40]	@ (8000d44 <ButtonInit+0x4c>)
 8000d1a:	f043 0301 	orr.w	r3, r3, #1
 8000d1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d20:	4b08      	ldr	r3, [pc, #32]	@ (8000d44 <ButtonInit+0x4c>)
 8000d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d24:	f003 0301 	and.w	r3, r3, #1
 8000d28:	603b      	str	r3, [r7, #0]
 8000d2a:	683b      	ldr	r3, [r7, #0]
	HAL_GPIO_Init(GPIOA, &PC);
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4805      	ldr	r0, [pc, #20]	@ (8000d48 <ButtonInit+0x50>)
 8000d32:	f002 fb3d 	bl	80033b0 <HAL_GPIO_Init>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000d36:	2006      	movs	r0, #6
 8000d38:	f002 fb11 	bl	800335e <HAL_NVIC_EnableIRQ>
}
 8000d3c:	bf00      	nop
 8000d3e:	3718      	adds	r7, #24
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	40023800 	.word	0x40023800
 8000d48:	40020000 	.word	0x40020000

08000d4c <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b08c      	sub	sp, #48	@ 0x30
 8000d50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	61bb      	str	r3, [r7, #24]
 8000d56:	4b5a      	ldr	r3, [pc, #360]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d5a:	4a59      	ldr	r2, [pc, #356]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000d5c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000d60:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d62:	4b57      	ldr	r3, [pc, #348]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d66:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000d6a:	61bb      	str	r3, [r7, #24]
 8000d6c:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]
 8000d72:	4b53      	ldr	r3, [pc, #332]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d76:	4a52      	ldr	r2, [pc, #328]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7e:	4b50      	ldr	r3, [pc, #320]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	617b      	str	r3, [r7, #20]
 8000d88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	613b      	str	r3, [r7, #16]
 8000d8e:	4b4c      	ldr	r3, [pc, #304]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d92:	4a4b      	ldr	r2, [pc, #300]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000d94:	f043 0302 	orr.w	r3, r3, #2
 8000d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9a:	4b49      	ldr	r3, [pc, #292]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	f003 0302 	and.w	r3, r3, #2
 8000da2:	613b      	str	r3, [r7, #16]
 8000da4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000da6:	2300      	movs	r3, #0
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	4b45      	ldr	r3, [pc, #276]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dae:	4a44      	ldr	r2, [pc, #272]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000db0:	f043 0304 	orr.w	r3, r3, #4
 8000db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db6:	4b42      	ldr	r3, [pc, #264]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	f003 0304 	and.w	r3, r3, #4
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60bb      	str	r3, [r7, #8]
 8000dc6:	4b3e      	ldr	r3, [pc, #248]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	4a3d      	ldr	r2, [pc, #244]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000dcc:	f043 0308 	orr.w	r3, r3, #8
 8000dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd2:	4b3b      	ldr	r3, [pc, #236]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	f003 0308 	and.w	r3, r3, #8
 8000dda:	60bb      	str	r3, [r7, #8]
 8000ddc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	607b      	str	r3, [r7, #4]
 8000de2:	4b37      	ldr	r3, [pc, #220]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	4a36      	ldr	r2, [pc, #216]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000de8:	f043 0320 	orr.w	r3, r3, #32
 8000dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dee:	4b34      	ldr	r3, [pc, #208]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	f003 0320 	and.w	r3, r3, #32
 8000df6:	607b      	str	r3, [r7, #4]
 8000df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	603b      	str	r3, [r7, #0]
 8000dfe:	4b30      	ldr	r3, [pc, #192]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e02:	4a2f      	ldr	r2, [pc, #188]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000e04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ec0 <LCD_GPIO_Init+0x174>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e12:	603b      	str	r3, [r7, #0]
 8000e14:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8000e16:	f641 0358 	movw	r3, #6232	@ 0x1858
 8000e1a:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000e20:	2300      	movs	r3, #0
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000e24:	2302      	movs	r3, #2
 8000e26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000e28:	230e      	movs	r3, #14
 8000e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000e2c:	f107 031c 	add.w	r3, r7, #28
 8000e30:	4619      	mov	r1, r3
 8000e32:	4824      	ldr	r0, [pc, #144]	@ (8000ec4 <LCD_GPIO_Init+0x178>)
 8000e34:	f002 fabc 	bl	80033b0 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000e38:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000e3c:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000e3e:	f107 031c 	add.w	r3, r7, #28
 8000e42:	4619      	mov	r1, r3
 8000e44:	4820      	ldr	r0, [pc, #128]	@ (8000ec8 <LCD_GPIO_Init+0x17c>)
 8000e46:	f002 fab3 	bl	80033b0 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000e4a:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8000e4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000e50:	f107 031c 	add.w	r3, r7, #28
 8000e54:	4619      	mov	r1, r3
 8000e56:	481d      	ldr	r0, [pc, #116]	@ (8000ecc <LCD_GPIO_Init+0x180>)
 8000e58:	f002 faaa 	bl	80033b0 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000e5c:	2348      	movs	r3, #72	@ 0x48
 8000e5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000e60:	f107 031c 	add.w	r3, r7, #28
 8000e64:	4619      	mov	r1, r3
 8000e66:	481a      	ldr	r0, [pc, #104]	@ (8000ed0 <LCD_GPIO_Init+0x184>)
 8000e68:	f002 faa2 	bl	80033b0 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000e6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000e72:	f107 031c 	add.w	r3, r7, #28
 8000e76:	4619      	mov	r1, r3
 8000e78:	4816      	ldr	r0, [pc, #88]	@ (8000ed4 <LCD_GPIO_Init+0x188>)
 8000e7a:	f002 fa99 	bl	80033b0 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8000e7e:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8000e82:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000e84:	f107 031c 	add.w	r3, r7, #28
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4813      	ldr	r0, [pc, #76]	@ (8000ed8 <LCD_GPIO_Init+0x18c>)
 8000e8c:	f002 fa90 	bl	80033b0 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000e90:	2303      	movs	r3, #3
 8000e92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000e94:	2309      	movs	r3, #9
 8000e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000e98:	f107 031c 	add.w	r3, r7, #28
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	480a      	ldr	r0, [pc, #40]	@ (8000ec8 <LCD_GPIO_Init+0x17c>)
 8000ea0:	f002 fa86 	bl	80033b0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000ea4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000ea8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000eaa:	f107 031c 	add.w	r3, r7, #28
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4809      	ldr	r0, [pc, #36]	@ (8000ed8 <LCD_GPIO_Init+0x18c>)
 8000eb2:	f002 fa7d 	bl	80033b0 <HAL_GPIO_Init>
}
 8000eb6:	bf00      	nop
 8000eb8:	3730      	adds	r7, #48	@ 0x30
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40023800 	.word	0x40023800
 8000ec4:	40020000 	.word	0x40020000
 8000ec8:	40020400 	.word	0x40020400
 8000ecc:	40020800 	.word	0x40020800
 8000ed0:	40020c00 	.word	0x40020c00
 8000ed4:	40021400 	.word	0x40021400
 8000ed8:	40021800 	.word	0x40021800

08000edc <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b090      	sub	sp, #64	@ 0x40
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 8000eea:	23f0      	movs	r3, #240	@ 0xf0
 8000eec:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000eee:	2300      	movs	r3, #0
 8000ef0:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000ef2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000ef6:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8000ef8:	2302      	movs	r3, #2
 8000efa:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000efc:	23ff      	movs	r3, #255	@ 0xff
 8000efe:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000f04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f08:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000f0a:	2305      	movs	r3, #5
 8000f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d101      	bne.n	8000f18 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000f14:	4b0f      	ldr	r3, [pc, #60]	@ (8000f54 <LTCD_Layer_Init+0x78>)
 8000f16:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000f18:	23f0      	movs	r3, #240	@ 0xf0
 8000f1a:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000f1c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000f20:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000f22:	2300      	movs	r3, #0
 8000f24:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000f34:	79fa      	ldrb	r2, [r7, #7]
 8000f36:	f107 030c 	add.w	r3, r7, #12
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4806      	ldr	r0, [pc, #24]	@ (8000f58 <LTCD_Layer_Init+0x7c>)
 8000f3e:	f003 fe79 	bl	8004c34 <HAL_LTDC_ConfigLayer>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000f48:	f000 faeb 	bl	8001522 <LCD_Error_Handler>
	}
}
 8000f4c:	bf00      	nop
 8000f4e:	3740      	adds	r7, #64	@ 0x40
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20000170 	.word	0x20000170
 8000f58:	20000094 	.word	0x20000094

08000f5c <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 8000f60:	4b2a      	ldr	r3, [pc, #168]	@ (800100c <LTCD__Init+0xb0>)
 8000f62:	4a2b      	ldr	r2, [pc, #172]	@ (8001010 <LTCD__Init+0xb4>)
 8000f64:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8000f66:	4b29      	ldr	r3, [pc, #164]	@ (800100c <LTCD__Init+0xb0>)
 8000f68:	2209      	movs	r2, #9
 8000f6a:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000f6c:	4b27      	ldr	r3, [pc, #156]	@ (800100c <LTCD__Init+0xb0>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 8000f72:	4b26      	ldr	r3, [pc, #152]	@ (800100c <LTCD__Init+0xb0>)
 8000f74:	221d      	movs	r2, #29
 8000f76:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8000f78:	4b24      	ldr	r3, [pc, #144]	@ (800100c <LTCD__Init+0xb0>)
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8000f7e:	4b23      	ldr	r3, [pc, #140]	@ (800100c <LTCD__Init+0xb0>)
 8000f80:	f240 120d 	movw	r2, #269	@ 0x10d
 8000f84:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8000f86:	4b21      	ldr	r3, [pc, #132]	@ (800100c <LTCD__Init+0xb0>)
 8000f88:	f240 1243 	movw	r2, #323	@ 0x143
 8000f8c:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8000f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800100c <LTCD__Init+0xb0>)
 8000f90:	f240 1217 	movw	r2, #279	@ 0x117
 8000f94:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 8000f96:	4b1d      	ldr	r3, [pc, #116]	@ (800100c <LTCD__Init+0xb0>)
 8000f98:	f240 1247 	movw	r2, #327	@ 0x147
 8000f9c:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000f9e:	4b1b      	ldr	r3, [pc, #108]	@ (800100c <LTCD__Init+0xb0>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 8000fa6:	4b19      	ldr	r3, [pc, #100]	@ (800100c <LTCD__Init+0xb0>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000fae:	4b17      	ldr	r3, [pc, #92]	@ (800100c <LTCD__Init+0xb0>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000fb6:	4b17      	ldr	r3, [pc, #92]	@ (8001014 <LTCD__Init+0xb8>)
 8000fb8:	2208      	movs	r2, #8
 8000fba:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000fbc:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <LTCD__Init+0xb8>)
 8000fbe:	22c0      	movs	r2, #192	@ 0xc0
 8000fc0:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000fc2:	4b14      	ldr	r3, [pc, #80]	@ (8001014 <LTCD__Init+0xb8>)
 8000fc4:	2204      	movs	r2, #4
 8000fc6:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000fc8:	4b12      	ldr	r3, [pc, #72]	@ (8001014 <LTCD__Init+0xb8>)
 8000fca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000fce:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000fd0:	4810      	ldr	r0, [pc, #64]	@ (8001014 <LTCD__Init+0xb8>)
 8000fd2:	f004 fc89 	bl	80058e8 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800100c <LTCD__Init+0xb0>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800100c <LTCD__Init+0xb0>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800100c <LTCD__Init+0xb0>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000fe8:	4b08      	ldr	r3, [pc, #32]	@ (800100c <LTCD__Init+0xb0>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000fee:	f7ff fead 	bl	8000d4c <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000ff2:	4806      	ldr	r0, [pc, #24]	@ (800100c <LTCD__Init+0xb0>)
 8000ff4:	f003 fd4e 	bl	8004a94 <HAL_LTDC_Init>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000ffe:	f000 fa90 	bl	8001522 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8001002:	f000 fb51 	bl	80016a8 <ili9341_Init>
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000094 	.word	0x20000094
 8001010:	40016800 	.word	0x40016800
 8001014:	2000013c 	.word	0x2000013c

08001018 <LCD_Draw_Pixel>:

/* START Draw functions */

void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	80fb      	strh	r3, [r7, #6]
 8001022:	460b      	mov	r3, r1
 8001024:	80bb      	strh	r3, [r7, #4]
 8001026:	4613      	mov	r3, r2
 8001028:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 800102a:	88ba      	ldrh	r2, [r7, #4]
 800102c:	4613      	mov	r3, r2
 800102e:	011b      	lsls	r3, r3, #4
 8001030:	1a9b      	subs	r3, r3, r2
 8001032:	011b      	lsls	r3, r3, #4
 8001034:	461a      	mov	r2, r3
 8001036:	88fb      	ldrh	r3, [r7, #6]
 8001038:	4413      	add	r3, r2
 800103a:	4905      	ldr	r1, [pc, #20]	@ (8001050 <LCD_Draw_Pixel+0x38>)
 800103c:	887a      	ldrh	r2, [r7, #2]
 800103e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	20000170 	.word	0x20000170

08001054 <LCD_Draw_Circle_Fill>:

void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 8001054:	b590      	push	{r4, r7, lr}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
 800105a:	4604      	mov	r4, r0
 800105c:	4608      	mov	r0, r1
 800105e:	4611      	mov	r1, r2
 8001060:	461a      	mov	r2, r3
 8001062:	4623      	mov	r3, r4
 8001064:	80fb      	strh	r3, [r7, #6]
 8001066:	4603      	mov	r3, r0
 8001068:	80bb      	strh	r3, [r7, #4]
 800106a:	460b      	mov	r3, r1
 800106c:	807b      	strh	r3, [r7, #2]
 800106e:	4613      	mov	r3, r2
 8001070:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 8001072:	887b      	ldrh	r3, [r7, #2]
 8001074:	425b      	negs	r3, r3
 8001076:	b29b      	uxth	r3, r3
 8001078:	81fb      	strh	r3, [r7, #14]
 800107a:	e034      	b.n	80010e6 <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 800107c:	887b      	ldrh	r3, [r7, #2]
 800107e:	425b      	negs	r3, r3
 8001080:	b29b      	uxth	r3, r3
 8001082:	81bb      	strh	r3, [r7, #12]
 8001084:	e024      	b.n	80010d0 <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 8001086:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800108a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800108e:	fb03 f202 	mul.w	r2, r3, r2
 8001092:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001096:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800109a:	fb01 f303 	mul.w	r3, r1, r3
 800109e:	441a      	add	r2, r3
 80010a0:	887b      	ldrh	r3, [r7, #2]
 80010a2:	8879      	ldrh	r1, [r7, #2]
 80010a4:	fb01 f303 	mul.w	r3, r1, r3
 80010a8:	429a      	cmp	r2, r3
 80010aa:	dc0b      	bgt.n	80010c4 <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 80010ac:	89ba      	ldrh	r2, [r7, #12]
 80010ae:	88fb      	ldrh	r3, [r7, #6]
 80010b0:	4413      	add	r3, r2
 80010b2:	b298      	uxth	r0, r3
 80010b4:	89fa      	ldrh	r2, [r7, #14]
 80010b6:	88bb      	ldrh	r3, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	883a      	ldrh	r2, [r7, #0]
 80010be:	4619      	mov	r1, r3
 80010c0:	f7ff ffaa 	bl	8001018 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 80010c4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	3301      	adds	r3, #1
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	81bb      	strh	r3, [r7, #12]
 80010d0:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80010d4:	887b      	ldrh	r3, [r7, #2]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	ddd5      	ble.n	8001086 <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 80010da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010de:	b29b      	uxth	r3, r3
 80010e0:	3301      	adds	r3, #1
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	81fb      	strh	r3, [r7, #14]
 80010e6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80010ea:	887b      	ldrh	r3, [r7, #2]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	ddc5      	ble.n	800107c <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 80010f0:	bf00      	nop
 80010f2:	bf00      	nop
 80010f4:	3714      	adds	r7, #20
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd90      	pop	{r4, r7, pc}

080010fa <LCD_Draw_Vertical_Line>:

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 80010fa:	b590      	push	{r4, r7, lr}
 80010fc:	b085      	sub	sp, #20
 80010fe:	af00      	add	r7, sp, #0
 8001100:	4604      	mov	r4, r0
 8001102:	4608      	mov	r0, r1
 8001104:	4611      	mov	r1, r2
 8001106:	461a      	mov	r2, r3
 8001108:	4623      	mov	r3, r4
 800110a:	80fb      	strh	r3, [r7, #6]
 800110c:	4603      	mov	r3, r0
 800110e:	80bb      	strh	r3, [r7, #4]
 8001110:	460b      	mov	r3, r1
 8001112:	807b      	strh	r3, [r7, #2]
 8001114:	4613      	mov	r3, r2
 8001116:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8001118:	2300      	movs	r3, #0
 800111a:	81fb      	strh	r3, [r7, #14]
 800111c:	e00b      	b.n	8001136 <LCD_Draw_Vertical_Line+0x3c>
  {
	  LCD_Draw_Pixel(x, i+y, color);
 800111e:	89fa      	ldrh	r2, [r7, #14]
 8001120:	88bb      	ldrh	r3, [r7, #4]
 8001122:	4413      	add	r3, r2
 8001124:	b299      	uxth	r1, r3
 8001126:	883a      	ldrh	r2, [r7, #0]
 8001128:	88fb      	ldrh	r3, [r7, #6]
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff ff74 	bl	8001018 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8001130:	89fb      	ldrh	r3, [r7, #14]
 8001132:	3301      	adds	r3, #1
 8001134:	81fb      	strh	r3, [r7, #14]
 8001136:	89fa      	ldrh	r2, [r7, #14]
 8001138:	887b      	ldrh	r3, [r7, #2]
 800113a:	429a      	cmp	r2, r3
 800113c:	d3ef      	bcc.n	800111e <LCD_Draw_Vertical_Line+0x24>
  }
}
 800113e:	bf00      	nop
 8001140:	bf00      	nop
 8001142:	3714      	adds	r7, #20
 8001144:	46bd      	mov	sp, r7
 8001146:	bd90      	pop	{r4, r7, pc}

08001148 <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8001148:	b480      	push	{r7}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	4603      	mov	r3, r0
 8001150:	460a      	mov	r2, r1
 8001152:	71fb      	strb	r3, [r7, #7]
 8001154:	4613      	mov	r3, r2
 8001156:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d10e      	bne.n	800117c <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	e007      	b.n	8001174 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8001164:	4908      	ldr	r1, [pc, #32]	@ (8001188 <LCD_Clear+0x40>)
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	88ba      	ldrh	r2, [r7, #4]
 800116a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	3301      	adds	r3, #1
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 800117a:	d3f3      	bcc.n	8001164 <LCD_Clear+0x1c>
		}
	}
}
 800117c:	bf00      	nop
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	20000170 	.word	0x20000170

0800118c <LCD_SetTextColor>:

void LCD_SetTextColor(uint16_t Color)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8001196:	4a04      	ldr	r2, [pc, #16]	@ (80011a8 <LCD_SetTextColor+0x1c>)
 8001198:	88fb      	ldrh	r3, [r7, #6]
 800119a:	8013      	strh	r3, [r2, #0]
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	20000002 	.word	0x20000002

080011ac <LCD_SetFont>:

void LCD_SetFont(FONT_t *fonts)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 80011b4:	4a04      	ldr	r2, [pc, #16]	@ (80011c8 <LCD_SetFont+0x1c>)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6013      	str	r3, [r2, #0]
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	2000016c 	.word	0x2000016c

080011cc <LCD_Draw_Char>:

void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	603a      	str	r2, [r7, #0]
 80011d6:	80fb      	strh	r3, [r7, #6]
 80011d8:	460b      	mov	r3, r1
 80011da:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	2300      	movs	r3, #0
 80011e2:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	e04c      	b.n	8001284 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 80011ea:	2300      	movs	r3, #0
 80011ec:	60bb      	str	r3, [r7, #8]
 80011ee:	e03f      	b.n	8001270 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	683a      	ldr	r2, [r7, #0]
 80011f6:	4413      	add	r3, r2
 80011f8:	881b      	ldrh	r3, [r3, #0]
 80011fa:	4619      	mov	r1, r3
 80011fc:	4b27      	ldr	r3, [pc, #156]	@ (800129c <LCD_Draw_Char+0xd0>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	889b      	ldrh	r3, [r3, #4]
 8001202:	4a27      	ldr	r2, [pc, #156]	@ (80012a0 <LCD_Draw_Char+0xd4>)
 8001204:	fba2 2303 	umull	r2, r3, r2, r3
 8001208:	08db      	lsrs	r3, r3, #3
 800120a:	b29b      	uxth	r3, r3
 800120c:	00db      	lsls	r3, r3, #3
 800120e:	2280      	movs	r2, #128	@ 0x80
 8001210:	409a      	lsls	r2, r3
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	fa42 f303 	asr.w	r3, r2, r3
 8001218:	400b      	ands	r3, r1
 800121a:	2b00      	cmp	r3, #0
 800121c:	d104      	bne.n	8001228 <LCD_Draw_Char+0x5c>
 800121e:	4b1f      	ldr	r3, [pc, #124]	@ (800129c <LCD_Draw_Char+0xd0>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	889b      	ldrh	r3, [r3, #4]
 8001224:	2b0c      	cmp	r3, #12
 8001226:	d920      	bls.n	800126a <LCD_Draw_Char+0x9e>
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	683a      	ldr	r2, [r7, #0]
 800122e:	4413      	add	r3, r2
 8001230:	881b      	ldrh	r3, [r3, #0]
 8001232:	461a      	mov	r2, r3
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	fa42 f303 	asr.w	r3, r2, r3
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	2b00      	cmp	r3, #0
 8001240:	d104      	bne.n	800124c <LCD_Draw_Char+0x80>
 8001242:	4b16      	ldr	r3, [pc, #88]	@ (800129c <LCD_Draw_Char+0xd0>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	889b      	ldrh	r3, [r3, #4]
 8001248:	2b0c      	cmp	r3, #12
 800124a:	d80e      	bhi.n	800126a <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	b29a      	uxth	r2, r3
 8001250:	88fb      	ldrh	r3, [r7, #6]
 8001252:	4413      	add	r3, r2
 8001254:	b298      	uxth	r0, r3
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	b29a      	uxth	r2, r3
 800125a:	88bb      	ldrh	r3, [r7, #4]
 800125c:	4413      	add	r3, r2
 800125e:	b29b      	uxth	r3, r3
 8001260:	4a10      	ldr	r2, [pc, #64]	@ (80012a4 <LCD_Draw_Char+0xd8>)
 8001262:	8812      	ldrh	r2, [r2, #0]
 8001264:	4619      	mov	r1, r3
 8001266:	f7ff fed7 	bl	8001018 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	3301      	adds	r3, #1
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	4b0a      	ldr	r3, [pc, #40]	@ (800129c <LCD_Draw_Char+0xd0>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	889b      	ldrh	r3, [r3, #4]
 8001276:	461a      	mov	r2, r3
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	4293      	cmp	r3, r2
 800127c:	d3b8      	bcc.n	80011f0 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	3301      	adds	r3, #1
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	4b05      	ldr	r3, [pc, #20]	@ (800129c <LCD_Draw_Char+0xd0>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	88db      	ldrh	r3, [r3, #6]
 800128a:	461a      	mov	r2, r3
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	4293      	cmp	r3, r2
 8001290:	d3ab      	bcc.n	80011ea <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8001292:	bf00      	nop
 8001294:	bf00      	nop
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	2000016c 	.word	0x2000016c
 80012a0:	aaaaaaab 	.word	0xaaaaaaab
 80012a4:	20000002 	.word	0x20000002

080012a8 <LCD_DisplayChar>:

void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	80fb      	strh	r3, [r7, #6]
 80012b2:	460b      	mov	r3, r1
 80012b4:	80bb      	strh	r3, [r7, #4]
 80012b6:	4613      	mov	r3, r2
 80012b8:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 80012ba:	78fb      	ldrb	r3, [r7, #3]
 80012bc:	3b20      	subs	r3, #32
 80012be:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 80012c0:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <LCD_DisplayChar+0x40>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	78fb      	ldrb	r3, [r7, #3]
 80012c8:	4907      	ldr	r1, [pc, #28]	@ (80012e8 <LCD_DisplayChar+0x40>)
 80012ca:	6809      	ldr	r1, [r1, #0]
 80012cc:	88c9      	ldrh	r1, [r1, #6]
 80012ce:	fb01 f303 	mul.w	r3, r1, r3
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	441a      	add	r2, r3
 80012d6:	88b9      	ldrh	r1, [r7, #4]
 80012d8:	88fb      	ldrh	r3, [r7, #6]
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff ff76 	bl	80011cc <LCD_Draw_Char>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	2000016c 	.word	0x2000016c

080012ec <displayEmptyBoard>:

void displayEmptyBoard(void){
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
	for (int i=1; i<9; i++){
 80012f2:	2301      	movs	r3, #1
 80012f4:	607b      	str	r3, [r7, #4]
 80012f6:	e02c      	b.n	8001352 <displayEmptyBoard+0x66>
		LCD_Draw_Vertical_Line(30*i+14, 125, 195, LCD_COLOR_BLACK);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	461a      	mov	r2, r3
 80012fe:	0112      	lsls	r2, r2, #4
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	b29b      	uxth	r3, r3
 8001306:	330e      	adds	r3, #14
 8001308:	b298      	uxth	r0, r3
 800130a:	2300      	movs	r3, #0
 800130c:	22c3      	movs	r2, #195	@ 0xc3
 800130e:	217d      	movs	r1, #125	@ 0x7d
 8001310:	f7ff fef3 	bl	80010fa <LCD_Draw_Vertical_Line>
		LCD_Draw_Vertical_Line(30*i+15, 125, 195, LCD_COLOR_BLACK);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	b29b      	uxth	r3, r3
 8001318:	461a      	mov	r2, r3
 800131a:	0112      	lsls	r2, r2, #4
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	b29b      	uxth	r3, r3
 8001322:	330f      	adds	r3, #15
 8001324:	b298      	uxth	r0, r3
 8001326:	2300      	movs	r3, #0
 8001328:	22c3      	movs	r2, #195	@ 0xc3
 800132a:	217d      	movs	r1, #125	@ 0x7d
 800132c:	f7ff fee5 	bl	80010fa <LCD_Draw_Vertical_Line>
		LCD_Draw_Vertical_Line(30*i+16, 125, 195, LCD_COLOR_BLACK);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	b29b      	uxth	r3, r3
 8001334:	461a      	mov	r2, r3
 8001336:	0112      	lsls	r2, r2, #4
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	b29b      	uxth	r3, r3
 800133e:	3310      	adds	r3, #16
 8001340:	b298      	uxth	r0, r3
 8001342:	2300      	movs	r3, #0
 8001344:	22c3      	movs	r2, #195	@ 0xc3
 8001346:	217d      	movs	r1, #125	@ 0x7d
 8001348:	f7ff fed7 	bl	80010fa <LCD_Draw_Vertical_Line>
	for (int i=1; i<9; i++){
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3301      	adds	r3, #1
 8001350:	607b      	str	r3, [r7, #4]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2b08      	cmp	r3, #8
 8001356:	ddcf      	ble.n	80012f8 <displayEmptyBoard+0xc>
	}
}
 8001358:	bf00      	nop
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <displayFilledBoard>:

void displayFilledBoard(void){
 8001362:	b580      	push	{r7, lr}
 8001364:	b084      	sub	sp, #16
 8001366:	af00      	add	r7, sp, #0
	displayEmptyBoard();
 8001368:	f7ff ffc0 	bl	80012ec <displayEmptyBoard>
	for (int i=0; i<6; i+=2){
 800136c:	2300      	movs	r3, #0
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	e03d      	b.n	80013ee <displayFilledBoard+0x8c>
		uint16_t height = 300-30*i;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	b29b      	uxth	r3, r3
 8001376:	461a      	mov	r2, r3
 8001378:	011b      	lsls	r3, r3, #4
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	b29b      	uxth	r3, r3
 8001380:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8001384:	80bb      	strh	r3, [r7, #4]
		LCD_Draw_Circle_Fill(  CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_YELLOW);
 8001386:	88b9      	ldrh	r1, [r7, #4]
 8001388:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800138c:	220a      	movs	r2, #10
 800138e:	201e      	movs	r0, #30
 8001390:	f7ff fe60 	bl	8001054 <LCD_Draw_Circle_Fill>
		LCD_Draw_Circle_Fill(2*CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_RED);
 8001394:	88b9      	ldrh	r1, [r7, #4]
 8001396:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800139a:	220a      	movs	r2, #10
 800139c:	203c      	movs	r0, #60	@ 0x3c
 800139e:	f7ff fe59 	bl	8001054 <LCD_Draw_Circle_Fill>
		LCD_Draw_Circle_Fill(3*CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_YELLOW);
 80013a2:	88b9      	ldrh	r1, [r7, #4]
 80013a4:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80013a8:	220a      	movs	r2, #10
 80013aa:	205a      	movs	r0, #90	@ 0x5a
 80013ac:	f7ff fe52 	bl	8001054 <LCD_Draw_Circle_Fill>
		LCD_Draw_Circle_Fill(4*CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_RED);
 80013b0:	88b9      	ldrh	r1, [r7, #4]
 80013b2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80013b6:	220a      	movs	r2, #10
 80013b8:	2078      	movs	r0, #120	@ 0x78
 80013ba:	f7ff fe4b 	bl	8001054 <LCD_Draw_Circle_Fill>
		LCD_Draw_Circle_Fill(5*CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_YELLOW);
 80013be:	88b9      	ldrh	r1, [r7, #4]
 80013c0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80013c4:	220a      	movs	r2, #10
 80013c6:	2096      	movs	r0, #150	@ 0x96
 80013c8:	f7ff fe44 	bl	8001054 <LCD_Draw_Circle_Fill>
		LCD_Draw_Circle_Fill(6*CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_RED);
 80013cc:	88b9      	ldrh	r1, [r7, #4]
 80013ce:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80013d2:	220a      	movs	r2, #10
 80013d4:	20b4      	movs	r0, #180	@ 0xb4
 80013d6:	f7ff fe3d 	bl	8001054 <LCD_Draw_Circle_Fill>
		LCD_Draw_Circle_Fill(7*CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_YELLOW);
 80013da:	88b9      	ldrh	r1, [r7, #4]
 80013dc:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80013e0:	220a      	movs	r2, #10
 80013e2:	20d2      	movs	r0, #210	@ 0xd2
 80013e4:	f7ff fe36 	bl	8001054 <LCD_Draw_Circle_Fill>
	for (int i=0; i<6; i+=2){
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	3302      	adds	r3, #2
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2b05      	cmp	r3, #5
 80013f2:	ddbe      	ble.n	8001372 <displayFilledBoard+0x10>
	}
	for (int i=1; i<6; i+=2){
 80013f4:	2301      	movs	r3, #1
 80013f6:	60bb      	str	r3, [r7, #8]
 80013f8:	e03d      	b.n	8001476 <displayFilledBoard+0x114>
		uint16_t height = 300-30*i;
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	461a      	mov	r2, r3
 8001400:	011b      	lsls	r3, r3, #4
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	b29b      	uxth	r3, r3
 8001408:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 800140c:	80fb      	strh	r3, [r7, #6]
		LCD_Draw_Circle_Fill(  CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_RED);
 800140e:	88f9      	ldrh	r1, [r7, #6]
 8001410:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001414:	220a      	movs	r2, #10
 8001416:	201e      	movs	r0, #30
 8001418:	f7ff fe1c 	bl	8001054 <LCD_Draw_Circle_Fill>
		LCD_Draw_Circle_Fill(2*CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_YELLOW);
 800141c:	88f9      	ldrh	r1, [r7, #6]
 800141e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001422:	220a      	movs	r2, #10
 8001424:	203c      	movs	r0, #60	@ 0x3c
 8001426:	f7ff fe15 	bl	8001054 <LCD_Draw_Circle_Fill>
		LCD_Draw_Circle_Fill(3*CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_RED);
 800142a:	88f9      	ldrh	r1, [r7, #6]
 800142c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001430:	220a      	movs	r2, #10
 8001432:	205a      	movs	r0, #90	@ 0x5a
 8001434:	f7ff fe0e 	bl	8001054 <LCD_Draw_Circle_Fill>
		LCD_Draw_Circle_Fill(4*CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_YELLOW);
 8001438:	88f9      	ldrh	r1, [r7, #6]
 800143a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800143e:	220a      	movs	r2, #10
 8001440:	2078      	movs	r0, #120	@ 0x78
 8001442:	f7ff fe07 	bl	8001054 <LCD_Draw_Circle_Fill>
		LCD_Draw_Circle_Fill(5*CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_RED);
 8001446:	88f9      	ldrh	r1, [r7, #6]
 8001448:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800144c:	220a      	movs	r2, #10
 800144e:	2096      	movs	r0, #150	@ 0x96
 8001450:	f7ff fe00 	bl	8001054 <LCD_Draw_Circle_Fill>
		LCD_Draw_Circle_Fill(6*CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_YELLOW);
 8001454:	88f9      	ldrh	r1, [r7, #6]
 8001456:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800145a:	220a      	movs	r2, #10
 800145c:	20b4      	movs	r0, #180	@ 0xb4
 800145e:	f7ff fdf9 	bl	8001054 <LCD_Draw_Circle_Fill>
		LCD_Draw_Circle_Fill(7*CHIP_HSPACE, height, CHIP_RADIUS, LCD_COLOR_RED);
 8001462:	88f9      	ldrh	r1, [r7, #6]
 8001464:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001468:	220a      	movs	r2, #10
 800146a:	20d2      	movs	r0, #210	@ 0xd2
 800146c:	f7ff fdf2 	bl	8001054 <LCD_Draw_Circle_Fill>
	for (int i=1; i<6; i+=2){
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	3302      	adds	r3, #2
 8001474:	60bb      	str	r3, [r7, #8]
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	2b05      	cmp	r3, #5
 800147a:	ddbe      	ble.n	80013fa <displayFilledBoard+0x98>
	}
}
 800147c:	bf00      	nop
 800147e:	bf00      	nop
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <dropChip>:

void dropChip(Gameboard * gameboard, uint8_t currentColumn, uint16_t color){
 8001486:	b590      	push	{r4, r7, lr}
 8001488:	b085      	sub	sp, #20
 800148a:	af00      	add	r7, sp, #0
 800148c:	6078      	str	r0, [r7, #4]
 800148e:	460b      	mov	r3, r1
 8001490:	70fb      	strb	r3, [r7, #3]
 8001492:	4613      	mov	r3, r2
 8001494:	803b      	strh	r3, [r7, #0]
	uint16_t currentHeight = gameboard->column[currentColumn-1].currentHeight;
 8001496:	78fb      	ldrb	r3, [r7, #3]
 8001498:	1e5a      	subs	r2, r3, #1
 800149a:	6879      	ldr	r1, [r7, #4]
 800149c:	4613      	mov	r3, r2
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	4413      	add	r3, r2
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	440b      	add	r3, r1
 80014a6:	881b      	ldrh	r3, [r3, #0]
 80014a8:	81fb      	strh	r3, [r7, #14]
	uint16_t dropHeight = 300-CHIP_HSPACE*currentHeight;
 80014aa:	89fb      	ldrh	r3, [r7, #14]
 80014ac:	461a      	mov	r2, r3
 80014ae:	011b      	lsls	r3, r3, #4
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80014ba:	81bb      	strh	r3, [r7, #12]
	LCD_Draw_Circle_Fill(CHIP_HSPACE*currentColumn, dropHeight, CHIP_RADIUS, color);
 80014bc:	78fb      	ldrb	r3, [r7, #3]
 80014be:	b29b      	uxth	r3, r3
 80014c0:	461a      	mov	r2, r3
 80014c2:	0112      	lsls	r2, r2, #4
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	b298      	uxth	r0, r3
 80014ca:	883b      	ldrh	r3, [r7, #0]
 80014cc:	89b9      	ldrh	r1, [r7, #12]
 80014ce:	220a      	movs	r2, #10
 80014d0:	f7ff fdc0 	bl	8001054 <LCD_Draw_Circle_Fill>

	gameboard->column[currentColumn-1].contents[currentHeight] = gameboard->whosTurn;
 80014d4:	78fb      	ldrb	r3, [r7, #3]
 80014d6:	1e5a      	subs	r2, r3, #1
 80014d8:	89f9      	ldrh	r1, [r7, #14]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f893 4046 	ldrb.w	r4, [r3, #70]	@ 0x46
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	4613      	mov	r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	4413      	add	r3, r2
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	4403      	add	r3, r0
 80014ec:	440b      	add	r3, r1
 80014ee:	3302      	adds	r3, #2
 80014f0:	4622      	mov	r2, r4
 80014f2:	701a      	strb	r2, [r3, #0]
	gameboard->column[currentColumn-1].currentHeight++;
 80014f4:	78fb      	ldrb	r3, [r7, #3]
 80014f6:	1e5a      	subs	r2, r3, #1
 80014f8:	6879      	ldr	r1, [r7, #4]
 80014fa:	4613      	mov	r3, r2
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	4413      	add	r3, r2
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	440b      	add	r3, r1
 8001504:	881b      	ldrh	r3, [r3, #0]
 8001506:	3301      	adds	r3, #1
 8001508:	b298      	uxth	r0, r3
 800150a:	6879      	ldr	r1, [r7, #4]
 800150c:	4613      	mov	r3, r2
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	4413      	add	r3, r2
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	440b      	add	r3, r1
 8001516:	4602      	mov	r2, r0
 8001518:	801a      	strh	r2, [r3, #0]
}
 800151a:	bf00      	nop
 800151c:	3714      	adds	r7, #20
 800151e:	46bd      	mov	sp, r7
 8001520:	bd90      	pop	{r4, r7, pc}

08001522 <LCD_Error_Handler>:

void LCD_Error_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001526:	b672      	cpsid	i
}
 8001528:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800152a:	bf00      	nop
 800152c:	e7fd      	b.n	800152a <LCD_Error_Handler+0x8>

0800152e <InitializeLCDTouch>:
}

/* Touch Functionality */

void InitializeLCDTouch(void)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8001532:	f001 f9d6 	bl	80028e2 <STMPE811_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b02      	cmp	r3, #2
 800153a:	d001      	beq.n	8001540 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 800153c:	bf00      	nop
 800153e:	e7fd      	b.n	800153c <InitializeLCDTouch+0xe>
  }
}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}

08001544 <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f001 fa80 	bl	8002a52 <STMPE811_ReadTouch>
 8001552:	4603      	mov	r3, r0
}
 8001554:	4618      	mov	r0, r3
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <selectMode>:
void WriteDataToTouchModule(uint8_t RegToWrite, uint8_t writeData)
{
	STMPE811_Write(RegToWrite, writeData);
}

uint8_t selectMode(STMPE811_TouchData * touchStruct){
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	touchStruct->y = 0;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	805a      	strh	r2, [r3, #2]
	while (1) {
		if (returnTouchStateAndLocation(touchStruct) == STMPE811_State_Pressed){
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff ffea 	bl	8001544 <returnTouchStateAndLocation>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d1f9      	bne.n	800156a <selectMode+0xe>
			if (touchStruct->y > LCD_PIXEL_HEIGHT-50 && touchStruct->y < LCD_PIXEL_HEIGHT-10)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	885b      	ldrh	r3, [r3, #2]
 800157a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800157e:	d906      	bls.n	800158e <selectMode+0x32>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	885b      	ldrh	r3, [r3, #2]
 8001584:	f5b3 7f9b 	cmp.w	r3, #310	@ 0x136
 8001588:	d201      	bcs.n	800158e <selectMode+0x32>
				return (uint8_t)1;
 800158a:	2301      	movs	r3, #1
 800158c:	e009      	b.n	80015a2 <selectMode+0x46>
			else if (touchStruct->y > LCD_PIXEL_HEIGHT-100 && touchStruct->y < LCD_PIXEL_HEIGHT-60)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	885b      	ldrh	r3, [r3, #2]
 8001592:	2bdc      	cmp	r3, #220	@ 0xdc
 8001594:	d9e9      	bls.n	800156a <selectMode+0xe>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	885b      	ldrh	r3, [r3, #2]
 800159a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800159e:	d2e4      	bcs.n	800156a <selectMode+0xe>
				return (uint8_t)2;
 80015a0:	2302      	movs	r3, #2
		}
	}
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <returnToMenu>:

void returnToMenu(STMPE811_TouchData * touchStruct){
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
	touchStruct->y = 0;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	805a      	strh	r2, [r3, #2]
	while (1) {
		if (returnTouchStateAndLocation(touchStruct) == STMPE811_State_Pressed){
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f7ff ffc3 	bl	8001544 <returnTouchStateAndLocation>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d1f9      	bne.n	80015b8 <returnToMenu+0xe>
			if (touchStruct->y > LCD_PIXEL_HEIGHT-100 && touchStruct->y < LCD_PIXEL_HEIGHT-60)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	885b      	ldrh	r3, [r3, #2]
 80015c8:	2bdc      	cmp	r3, #220	@ 0xdc
 80015ca:	d9f5      	bls.n	80015b8 <returnToMenu+0xe>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	885b      	ldrh	r3, [r3, #2]
 80015d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80015d4:	d300      	bcc.n	80015d8 <returnToMenu+0x2e>
		if (returnTouchStateAndLocation(touchStruct) == STMPE811_State_Pressed){
 80015d6:	e7ef      	b.n	80015b8 <returnToMenu+0xe>
				return;
 80015d8:	bf00      	nop
		}
	}
}
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <switchColumn>:

bool switchColumn(STMPE811_TouchData * touchStruct, uint8_t * currentColumn){
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
	touchStruct->x = 0;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2200      	movs	r2, #0
 80015ee:	801a      	strh	r2, [r3, #0]
	if (returnTouchStateAndLocation(touchStruct) == STMPE811_State_Pressed){
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f7ff ffa7 	bl	8001544 <returnTouchStateAndLocation>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d11e      	bne.n	800163a <switchColumn+0x5a>
		if (touchStruct->x < LCD_PIXEL_WIDTH / 2){
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	881b      	ldrh	r3, [r3, #0]
 8001600:	2b77      	cmp	r3, #119	@ 0x77
 8001602:	d80c      	bhi.n	800161e <switchColumn+0x3e>
			*currentColumn = (*currentColumn > 1) ? *currentColumn-1 : 7;
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d904      	bls.n	8001616 <switchColumn+0x36>
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	3b01      	subs	r3, #1
 8001612:	b2da      	uxtb	r2, r3
 8001614:	e000      	b.n	8001618 <switchColumn+0x38>
 8001616:	2207      	movs	r2, #7
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	701a      	strb	r2, [r3, #0]
 800161c:	e00b      	b.n	8001636 <switchColumn+0x56>
		} else {
			*currentColumn = (*currentColumn < 7) ? *currentColumn+1 : 1;
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b06      	cmp	r3, #6
 8001624:	d804      	bhi.n	8001630 <switchColumn+0x50>
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	3301      	adds	r3, #1
 800162c:	b2da      	uxtb	r2, r3
 800162e:	e000      	b.n	8001632 <switchColumn+0x52>
 8001630:	2201      	movs	r2, #1
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	701a      	strb	r2, [r3, #0]
		}
		return true;
 8001636:	2301      	movs	r3, #1
 8001638:	e000      	b.n	800163c <switchColumn+0x5c>
	}
	return false;
 800163a:	2300      	movs	r3, #0
}
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <getScheduledEvents>:

#include "Scheduler.h"

static uint32_t scheduledEvents = 0;

uint32_t getScheduledEvents(){
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
	return scheduledEvents;
 8001648:	4b03      	ldr	r3, [pc, #12]	@ (8001658 <getScheduledEvents+0x14>)
 800164a:	681b      	ldr	r3, [r3, #0]
}
 800164c:	4618      	mov	r0, r3
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	20025970 	.word	0x20025970

0800165c <addSchedulerEvent>:

void addSchedulerEvent(uint32_t event){
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
	scheduledEvents |= event;
 8001664:	4b05      	ldr	r3, [pc, #20]	@ (800167c <addSchedulerEvent+0x20>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4313      	orrs	r3, r2
 800166c:	4a03      	ldr	r2, [pc, #12]	@ (800167c <addSchedulerEvent+0x20>)
 800166e:	6013      	str	r3, [r2, #0]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	20025970 	.word	0x20025970

08001680 <removeSchedulerEvent>:

void removeSchedulerEvent(uint32_t event){
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
	scheduledEvents &= ~event;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	43da      	mvns	r2, r3
 800168c:	4b05      	ldr	r3, [pc, #20]	@ (80016a4 <removeSchedulerEvent+0x24>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4013      	ands	r3, r2
 8001692:	4a04      	ldr	r2, [pc, #16]	@ (80016a4 <removeSchedulerEvent+0x24>)
 8001694:	6013      	str	r3, [r2, #0]
}
 8001696:	bf00      	nop
 8001698:	370c      	adds	r7, #12
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	20025970 	.word	0x20025970

080016a8 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80016ac:	f000 f9fe 	bl	8001aac <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 80016b0:	20ca      	movs	r0, #202	@ 0xca
 80016b2:	f000 f943 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 80016b6:	20c3      	movs	r0, #195	@ 0xc3
 80016b8:	f000 f94d 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 80016bc:	2008      	movs	r0, #8
 80016be:	f000 f94a 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 80016c2:	2050      	movs	r0, #80	@ 0x50
 80016c4:	f000 f947 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 80016c8:	20cf      	movs	r0, #207	@ 0xcf
 80016ca:	f000 f937 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 80016ce:	2000      	movs	r0, #0
 80016d0:	f000 f941 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 80016d4:	20c1      	movs	r0, #193	@ 0xc1
 80016d6:	f000 f93e 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 80016da:	2030      	movs	r0, #48	@ 0x30
 80016dc:	f000 f93b 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 80016e0:	20ed      	movs	r0, #237	@ 0xed
 80016e2:	f000 f92b 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 80016e6:	2064      	movs	r0, #100	@ 0x64
 80016e8:	f000 f935 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 80016ec:	2003      	movs	r0, #3
 80016ee:	f000 f932 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 80016f2:	2012      	movs	r0, #18
 80016f4:	f000 f92f 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 80016f8:	2081      	movs	r0, #129	@ 0x81
 80016fa:	f000 f92c 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 80016fe:	20e8      	movs	r0, #232	@ 0xe8
 8001700:	f000 f91c 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001704:	2085      	movs	r0, #133	@ 0x85
 8001706:	f000 f926 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800170a:	2000      	movs	r0, #0
 800170c:	f000 f923 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001710:	2078      	movs	r0, #120	@ 0x78
 8001712:	f000 f920 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8001716:	20cb      	movs	r0, #203	@ 0xcb
 8001718:	f000 f910 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 800171c:	2039      	movs	r0, #57	@ 0x39
 800171e:	f000 f91a 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8001722:	202c      	movs	r0, #44	@ 0x2c
 8001724:	f000 f917 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001728:	2000      	movs	r0, #0
 800172a:	f000 f914 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 800172e:	2034      	movs	r0, #52	@ 0x34
 8001730:	f000 f911 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8001734:	2002      	movs	r0, #2
 8001736:	f000 f90e 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 800173a:	20f7      	movs	r0, #247	@ 0xf7
 800173c:	f000 f8fe 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8001740:	2020      	movs	r0, #32
 8001742:	f000 f908 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8001746:	20ea      	movs	r0, #234	@ 0xea
 8001748:	f000 f8f8 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800174c:	2000      	movs	r0, #0
 800174e:	f000 f902 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001752:	2000      	movs	r0, #0
 8001754:	f000 f8ff 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8001758:	20b1      	movs	r0, #177	@ 0xb1
 800175a:	f000 f8ef 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800175e:	2000      	movs	r0, #0
 8001760:	f000 f8f9 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001764:	201b      	movs	r0, #27
 8001766:	f000 f8f6 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 800176a:	20b6      	movs	r0, #182	@ 0xb6
 800176c:	f000 f8e6 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001770:	200a      	movs	r0, #10
 8001772:	f000 f8f0 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8001776:	20a2      	movs	r0, #162	@ 0xa2
 8001778:	f000 f8ed 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 800177c:	20c0      	movs	r0, #192	@ 0xc0
 800177e:	f000 f8dd 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001782:	2010      	movs	r0, #16
 8001784:	f000 f8e7 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001788:	20c1      	movs	r0, #193	@ 0xc1
 800178a:	f000 f8d7 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 800178e:	2010      	movs	r0, #16
 8001790:	f000 f8e1 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001794:	20c5      	movs	r0, #197	@ 0xc5
 8001796:	f000 f8d1 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 800179a:	2045      	movs	r0, #69	@ 0x45
 800179c:	f000 f8db 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 80017a0:	2015      	movs	r0, #21
 80017a2:	f000 f8d8 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 80017a6:	20c7      	movs	r0, #199	@ 0xc7
 80017a8:	f000 f8c8 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 80017ac:	2090      	movs	r0, #144	@ 0x90
 80017ae:	f000 f8d2 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 80017b2:	2036      	movs	r0, #54	@ 0x36
 80017b4:	f000 f8c2 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 80017b8:	20c8      	movs	r0, #200	@ 0xc8
 80017ba:	f000 f8cc 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 80017be:	20f2      	movs	r0, #242	@ 0xf2
 80017c0:	f000 f8bc 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80017c4:	2000      	movs	r0, #0
 80017c6:	f000 f8c6 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 80017ca:	20b0      	movs	r0, #176	@ 0xb0
 80017cc:	f000 f8b6 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 80017d0:	20c2      	movs	r0, #194	@ 0xc2
 80017d2:	f000 f8c0 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 80017d6:	20b6      	movs	r0, #182	@ 0xb6
 80017d8:	f000 f8b0 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 80017dc:	200a      	movs	r0, #10
 80017de:	f000 f8ba 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 80017e2:	20a7      	movs	r0, #167	@ 0xa7
 80017e4:	f000 f8b7 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 80017e8:	2027      	movs	r0, #39	@ 0x27
 80017ea:	f000 f8b4 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 80017ee:	2004      	movs	r0, #4
 80017f0:	f000 f8b1 	bl	8001956 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 80017f4:	202a      	movs	r0, #42	@ 0x2a
 80017f6:	f000 f8a1 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80017fa:	2000      	movs	r0, #0
 80017fc:	f000 f8ab 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001800:	2000      	movs	r0, #0
 8001802:	f000 f8a8 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001806:	2000      	movs	r0, #0
 8001808:	f000 f8a5 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 800180c:	20ef      	movs	r0, #239	@ 0xef
 800180e:	f000 f8a2 	bl	8001956 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001812:	202b      	movs	r0, #43	@ 0x2b
 8001814:	f000 f892 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001818:	2000      	movs	r0, #0
 800181a:	f000 f89c 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800181e:	2000      	movs	r0, #0
 8001820:	f000 f899 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001824:	2001      	movs	r0, #1
 8001826:	f000 f896 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 800182a:	203f      	movs	r0, #63	@ 0x3f
 800182c:	f000 f893 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8001830:	20f6      	movs	r0, #246	@ 0xf6
 8001832:	f000 f883 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001836:	2001      	movs	r0, #1
 8001838:	f000 f88d 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800183c:	2000      	movs	r0, #0
 800183e:	f000 f88a 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001842:	2006      	movs	r0, #6
 8001844:	f000 f887 	bl	8001956 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8001848:	202c      	movs	r0, #44	@ 0x2c
 800184a:	f000 f877 	bl	800193c <ili9341_Write_Reg>
  LCD_Delay(200);
 800184e:	20c8      	movs	r0, #200	@ 0xc8
 8001850:	f000 f9e8 	bl	8001c24 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8001854:	2026      	movs	r0, #38	@ 0x26
 8001856:	f000 f871 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 800185a:	2001      	movs	r0, #1
 800185c:	f000 f87b 	bl	8001956 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8001860:	20e0      	movs	r0, #224	@ 0xe0
 8001862:	f000 f86b 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8001866:	200f      	movs	r0, #15
 8001868:	f000 f875 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 800186c:	2029      	movs	r0, #41	@ 0x29
 800186e:	f000 f872 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001872:	2024      	movs	r0, #36	@ 0x24
 8001874:	f000 f86f 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001878:	200c      	movs	r0, #12
 800187a:	f000 f86c 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 800187e:	200e      	movs	r0, #14
 8001880:	f000 f869 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001884:	2009      	movs	r0, #9
 8001886:	f000 f866 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 800188a:	204e      	movs	r0, #78	@ 0x4e
 800188c:	f000 f863 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001890:	2078      	movs	r0, #120	@ 0x78
 8001892:	f000 f860 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001896:	203c      	movs	r0, #60	@ 0x3c
 8001898:	f000 f85d 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 800189c:	2009      	movs	r0, #9
 800189e:	f000 f85a 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 80018a2:	2013      	movs	r0, #19
 80018a4:	f000 f857 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80018a8:	2005      	movs	r0, #5
 80018aa:	f000 f854 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 80018ae:	2017      	movs	r0, #23
 80018b0:	f000 f851 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80018b4:	2011      	movs	r0, #17
 80018b6:	f000 f84e 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80018ba:	2000      	movs	r0, #0
 80018bc:	f000 f84b 	bl	8001956 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 80018c0:	20e1      	movs	r0, #225	@ 0xe1
 80018c2:	f000 f83b 	bl	800193c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80018c6:	2000      	movs	r0, #0
 80018c8:	f000 f845 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 80018cc:	2016      	movs	r0, #22
 80018ce:	f000 f842 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 80018d2:	201b      	movs	r0, #27
 80018d4:	f000 f83f 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 80018d8:	2004      	movs	r0, #4
 80018da:	f000 f83c 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80018de:	2011      	movs	r0, #17
 80018e0:	f000 f839 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 80018e4:	2007      	movs	r0, #7
 80018e6:	f000 f836 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 80018ea:	2031      	movs	r0, #49	@ 0x31
 80018ec:	f000 f833 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 80018f0:	2033      	movs	r0, #51	@ 0x33
 80018f2:	f000 f830 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 80018f6:	2042      	movs	r0, #66	@ 0x42
 80018f8:	f000 f82d 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80018fc:	2005      	movs	r0, #5
 80018fe:	f000 f82a 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001902:	200c      	movs	r0, #12
 8001904:	f000 f827 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001908:	200a      	movs	r0, #10
 800190a:	f000 f824 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 800190e:	2028      	movs	r0, #40	@ 0x28
 8001910:	f000 f821 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001914:	202f      	movs	r0, #47	@ 0x2f
 8001916:	f000 f81e 	bl	8001956 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 800191a:	200f      	movs	r0, #15
 800191c:	f000 f81b 	bl	8001956 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8001920:	2011      	movs	r0, #17
 8001922:	f000 f80b 	bl	800193c <ili9341_Write_Reg>
  LCD_Delay(200);
 8001926:	20c8      	movs	r0, #200	@ 0xc8
 8001928:	f000 f97c 	bl	8001c24 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 800192c:	2029      	movs	r0, #41	@ 0x29
 800192e:	f000 f805 	bl	800193c <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001932:	202c      	movs	r0, #44	@ 0x2c
 8001934:	f000 f802 	bl	800193c <ili9341_Write_Reg>
}
 8001938:	bf00      	nop
 800193a:	bd80      	pop	{r7, pc}

0800193c <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	4618      	mov	r0, r3
 800194a:	f000 f949 	bl	8001be0 <LCD_IO_WriteReg>
}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b082      	sub	sp, #8
 800195a:	af00      	add	r7, sp, #0
 800195c:	4603      	mov	r3, r0
 800195e:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001960:	88fb      	ldrh	r3, [r7, #6]
 8001962:	4618      	mov	r0, r3
 8001964:	f000 f91a 	bl	8001b9c <LCD_IO_WriteData>
}
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001974:	4819      	ldr	r0, [pc, #100]	@ (80019dc <SPI_Init+0x6c>)
 8001976:	f004 fb96 	bl	80060a6 <HAL_SPI_GetState>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d12b      	bne.n	80019d8 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001980:	4b16      	ldr	r3, [pc, #88]	@ (80019dc <SPI_Init+0x6c>)
 8001982:	4a17      	ldr	r2, [pc, #92]	@ (80019e0 <SPI_Init+0x70>)
 8001984:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001986:	4b15      	ldr	r3, [pc, #84]	@ (80019dc <SPI_Init+0x6c>)
 8001988:	2218      	movs	r2, #24
 800198a:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 800198c:	4b13      	ldr	r3, [pc, #76]	@ (80019dc <SPI_Init+0x6c>)
 800198e:	2200      	movs	r2, #0
 8001990:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001992:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <SPI_Init+0x6c>)
 8001994:	2200      	movs	r2, #0
 8001996:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001998:	4b10      	ldr	r3, [pc, #64]	@ (80019dc <SPI_Init+0x6c>)
 800199a:	2200      	movs	r2, #0
 800199c:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800199e:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <SPI_Init+0x6c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80019a4:	4b0d      	ldr	r3, [pc, #52]	@ (80019dc <SPI_Init+0x6c>)
 80019a6:	2207      	movs	r2, #7
 80019a8:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80019aa:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <SPI_Init+0x6c>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80019b0:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <SPI_Init+0x6c>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80019b6:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <SPI_Init+0x6c>)
 80019b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019bc:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80019be:	4b07      	ldr	r3, [pc, #28]	@ (80019dc <SPI_Init+0x6c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80019c4:	4b05      	ldr	r3, [pc, #20]	@ (80019dc <SPI_Init+0x6c>)
 80019c6:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019ca:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 80019cc:	4803      	ldr	r0, [pc, #12]	@ (80019dc <SPI_Init+0x6c>)
 80019ce:	f000 f833 	bl	8001a38 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80019d2:	4802      	ldr	r0, [pc, #8]	@ (80019dc <SPI_Init+0x6c>)
 80019d4:	f004 f972 	bl	8005cbc <HAL_SPI_Init>
  }
}
 80019d8:	bf00      	nop
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20025974 	.word	0x20025974
 80019e0:	40015000 	.word	0x40015000

080019e4 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4603      	mov	r3, r0
 80019ec:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80019ee:	2300      	movs	r3, #0
 80019f0:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 80019f2:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <SPI_Write+0x34>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	1db9      	adds	r1, r7, #6
 80019f8:	2201      	movs	r2, #1
 80019fa:	4808      	ldr	r0, [pc, #32]	@ (8001a1c <SPI_Write+0x38>)
 80019fc:	f004 fa0f 	bl	8005e1e <HAL_SPI_Transmit>
 8001a00:	4603      	mov	r3, r0
 8001a02:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001a04:	7bfb      	ldrb	r3, [r7, #15]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8001a0a:	f000 f809 	bl	8001a20 <SPI_Error>
  }
}
 8001a0e:	bf00      	nop
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000014 	.word	0x20000014
 8001a1c:	20025974 	.word	0x20025974

08001a20 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001a24:	4803      	ldr	r0, [pc, #12]	@ (8001a34 <SPI_Error+0x14>)
 8001a26:	f004 f9d2 	bl	8005dce <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8001a2a:	f7ff ffa1 	bl	8001970 <SPI_Init>
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20025974 	.word	0x20025974

08001a38 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08a      	sub	sp, #40	@ 0x28
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001a40:	2300      	movs	r3, #0
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	4b17      	ldr	r3, [pc, #92]	@ (8001aa4 <SPI_MspInit+0x6c>)
 8001a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a48:	4a16      	ldr	r2, [pc, #88]	@ (8001aa4 <SPI_MspInit+0x6c>)
 8001a4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a4e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a50:	4b14      	ldr	r3, [pc, #80]	@ (8001aa4 <SPI_MspInit+0x6c>)
 8001a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a54:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a58:	613b      	str	r3, [r7, #16]
 8001a5a:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	4b10      	ldr	r3, [pc, #64]	@ (8001aa4 <SPI_MspInit+0x6c>)
 8001a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a64:	4a0f      	ldr	r2, [pc, #60]	@ (8001aa4 <SPI_MspInit+0x6c>)
 8001a66:	f043 0320 	orr.w	r3, r3, #32
 8001a6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa4 <SPI_MspInit+0x6c>)
 8001a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a70:	f003 0320 	and.w	r3, r3, #32
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001a78:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001a7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001a82:	2302      	movs	r3, #2
 8001a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001a86:	2301      	movs	r3, #1
 8001a88:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8001a8a:	2305      	movs	r3, #5
 8001a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8001a8e:	f107 0314 	add.w	r3, r7, #20
 8001a92:	4619      	mov	r1, r3
 8001a94:	4804      	ldr	r0, [pc, #16]	@ (8001aa8 <SPI_MspInit+0x70>)
 8001a96:	f001 fc8b 	bl	80033b0 <HAL_GPIO_Init>
}
 8001a9a:	bf00      	nop
 8001a9c:	3728      	adds	r7, #40	@ 0x28
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	40021400 	.word	0x40021400

08001aac <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b088      	sub	sp, #32
 8001ab0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001ab2:	4b36      	ldr	r3, [pc, #216]	@ (8001b8c <LCD_IO_Init+0xe0>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d164      	bne.n	8001b84 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001aba:	4b34      	ldr	r3, [pc, #208]	@ (8001b8c <LCD_IO_Init+0xe0>)
 8001abc:	2201      	movs	r2, #1
 8001abe:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60bb      	str	r3, [r7, #8]
 8001ac4:	4b32      	ldr	r3, [pc, #200]	@ (8001b90 <LCD_IO_Init+0xe4>)
 8001ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac8:	4a31      	ldr	r2, [pc, #196]	@ (8001b90 <LCD_IO_Init+0xe4>)
 8001aca:	f043 0308 	orr.w	r3, r3, #8
 8001ace:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad0:	4b2f      	ldr	r3, [pc, #188]	@ (8001b90 <LCD_IO_Init+0xe4>)
 8001ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad4:	f003 0308 	and.w	r3, r3, #8
 8001ad8:	60bb      	str	r3, [r7, #8]
 8001ada:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001adc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ae0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001aea:	2302      	movs	r3, #2
 8001aec:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001aee:	f107 030c 	add.w	r3, r7, #12
 8001af2:	4619      	mov	r1, r3
 8001af4:	4827      	ldr	r0, [pc, #156]	@ (8001b94 <LCD_IO_Init+0xe8>)
 8001af6:	f001 fc5b 	bl	80033b0 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	607b      	str	r3, [r7, #4]
 8001afe:	4b24      	ldr	r3, [pc, #144]	@ (8001b90 <LCD_IO_Init+0xe4>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b02:	4a23      	ldr	r2, [pc, #140]	@ (8001b90 <LCD_IO_Init+0xe4>)
 8001b04:	f043 0308 	orr.w	r3, r3, #8
 8001b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b0a:	4b21      	ldr	r3, [pc, #132]	@ (8001b90 <LCD_IO_Init+0xe4>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0e:	f003 0308 	and.w	r3, r3, #8
 8001b12:	607b      	str	r3, [r7, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001b16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b1a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001b24:	2302      	movs	r3, #2
 8001b26:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001b28:	f107 030c 	add.w	r3, r7, #12
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4819      	ldr	r0, [pc, #100]	@ (8001b94 <LCD_IO_Init+0xe8>)
 8001b30:	f001 fc3e 	bl	80033b0 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001b34:	2300      	movs	r3, #0
 8001b36:	603b      	str	r3, [r7, #0]
 8001b38:	4b15      	ldr	r3, [pc, #84]	@ (8001b90 <LCD_IO_Init+0xe4>)
 8001b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3c:	4a14      	ldr	r2, [pc, #80]	@ (8001b90 <LCD_IO_Init+0xe4>)
 8001b3e:	f043 0304 	orr.w	r3, r3, #4
 8001b42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b44:	4b12      	ldr	r3, [pc, #72]	@ (8001b90 <LCD_IO_Init+0xe4>)
 8001b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b48:	f003 0304 	and.w	r3, r3, #4
 8001b4c:	603b      	str	r3, [r7, #0]
 8001b4e:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001b50:	2304      	movs	r3, #4
 8001b52:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001b54:	2301      	movs	r3, #1
 8001b56:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001b60:	f107 030c 	add.w	r3, r7, #12
 8001b64:	4619      	mov	r1, r3
 8001b66:	480c      	ldr	r0, [pc, #48]	@ (8001b98 <LCD_IO_Init+0xec>)
 8001b68:	f001 fc22 	bl	80033b0 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	2104      	movs	r1, #4
 8001b70:	4809      	ldr	r0, [pc, #36]	@ (8001b98 <LCD_IO_Init+0xec>)
 8001b72:	f001 fed5 	bl	8003920 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001b76:	2201      	movs	r2, #1
 8001b78:	2104      	movs	r1, #4
 8001b7a:	4807      	ldr	r0, [pc, #28]	@ (8001b98 <LCD_IO_Init+0xec>)
 8001b7c:	f001 fed0 	bl	8003920 <HAL_GPIO_WritePin>

    SPI_Init();
 8001b80:	f7ff fef6 	bl	8001970 <SPI_Init>
  }
}
 8001b84:	bf00      	nop
 8001b86:	3720      	adds	r7, #32
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	200259cc 	.word	0x200259cc
 8001b90:	40023800 	.word	0x40023800
 8001b94:	40020c00 	.word	0x40020c00
 8001b98:	40020800 	.word	0x40020800

08001b9c <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bac:	480a      	ldr	r0, [pc, #40]	@ (8001bd8 <LCD_IO_WriteData+0x3c>)
 8001bae:	f001 feb7 	bl	8003920 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2104      	movs	r1, #4
 8001bb6:	4809      	ldr	r0, [pc, #36]	@ (8001bdc <LCD_IO_WriteData+0x40>)
 8001bb8:	f001 feb2 	bl	8003920 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 8001bbc:	88fb      	ldrh	r3, [r7, #6]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff ff10 	bl	80019e4 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	2104      	movs	r1, #4
 8001bc8:	4804      	ldr	r0, [pc, #16]	@ (8001bdc <LCD_IO_WriteData+0x40>)
 8001bca:	f001 fea9 	bl	8003920 <HAL_GPIO_WritePin>
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40020c00 	.word	0x40020c00
 8001bdc:	40020800 	.word	0x40020800

08001be0 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	4603      	mov	r3, r0
 8001be8:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001bea:	2200      	movs	r2, #0
 8001bec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bf0:	480a      	ldr	r0, [pc, #40]	@ (8001c1c <LCD_IO_WriteReg+0x3c>)
 8001bf2:	f001 fe95 	bl	8003920 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	2104      	movs	r1, #4
 8001bfa:	4809      	ldr	r0, [pc, #36]	@ (8001c20 <LCD_IO_WriteReg+0x40>)
 8001bfc:	f001 fe90 	bl	8003920 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff feed 	bl	80019e4 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	2104      	movs	r1, #4
 8001c0e:	4804      	ldr	r0, [pc, #16]	@ (8001c20 <LCD_IO_WriteReg+0x40>)
 8001c10:	f001 fe86 	bl	8003920 <HAL_GPIO_WritePin>
}
 8001c14:	bf00      	nop
 8001c16:	3708      	adds	r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40020c00 	.word	0x40020c00
 8001c20:	40020800 	.word	0x40020800

08001c24 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f001 fa57 	bl	80030e0 <HAL_Delay>
}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <main>:
static void MX_TIM2_Init(void);
static void MX_SPI5_Init(void);
static void MX_I2C3_Init(void);

int main(void)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	af00      	add	r7, sp, #0
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001c3e:	f001 f9dd 	bl	8002ffc <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8001c42:	f000 f817 	bl	8001c74 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001c46:	f000 fa07 	bl	8002058 <MX_GPIO_Init>
	MX_LTDC_Init();
 8001c4a:	f000 f8bd 	bl	8001dc8 <MX_LTDC_Init>
	MX_RNG_Init();
 8001c4e:	f000 f96d 	bl	8001f2c <MX_RNG_Init>
	MX_TIM2_Init();
 8001c52:	f000 f9b5 	bl	8001fc0 <MX_TIM2_Init>
	MX_SPI5_Init();
 8001c56:	f000 f97d 	bl	8001f54 <MX_SPI5_Init>
	MX_I2C3_Init();
 8001c5a:	f000 f875 	bl	8001d48 <MX_I2C3_Init>

	ApplicationInit();
 8001c5e:	f7fe fc3d 	bl	80004dc <ApplicationInit>
	HAL_Delay(1000);
 8001c62:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c66:	f001 fa3b 	bl	80030e0 <HAL_Delay>

	PlayGame();
 8001c6a:	f7fe fc51 	bl	8000510 <PlayGame>
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b094      	sub	sp, #80	@ 0x50
 8001c78:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c7a:	f107 0320 	add.w	r3, r7, #32
 8001c7e:	2230      	movs	r2, #48	@ 0x30
 8001c80:	2100      	movs	r1, #0
 8001c82:	4618      	mov	r0, r3
 8001c84:	f004 fdd2 	bl	800682c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c88:	f107 030c 	add.w	r3, r7, #12
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
 8001c94:	60da      	str	r2, [r3, #12]
 8001c96:	611a      	str	r2, [r3, #16]

	__HAL_RCC_PWR_CLK_ENABLE();
 8001c98:	2300      	movs	r3, #0
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	4b28      	ldr	r3, [pc, #160]	@ (8001d40 <SystemClock_Config+0xcc>)
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca0:	4a27      	ldr	r2, [pc, #156]	@ (8001d40 <SystemClock_Config+0xcc>)
 8001ca2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ca6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ca8:	4b25      	ldr	r3, [pc, #148]	@ (8001d40 <SystemClock_Config+0xcc>)
 8001caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	607b      	str	r3, [r7, #4]
 8001cb8:	4b22      	ldr	r3, [pc, #136]	@ (8001d44 <SystemClock_Config+0xd0>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a21      	ldr	r2, [pc, #132]	@ (8001d44 <SystemClock_Config+0xd0>)
 8001cbe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001cc2:	6013      	str	r3, [r2, #0]
 8001cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8001d44 <SystemClock_Config+0xd0>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ccc:	607b      	str	r3, [r7, #4]
 8001cce:	687b      	ldr	r3, [r7, #4]

	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cd4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001cd8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cde:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001ce4:	2308      	movs	r3, #8
 8001ce6:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001ce8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001cec:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001cf2:	2307      	movs	r3, #7
 8001cf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cf6:	f107 0320 	add.w	r3, r7, #32
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f003 f970 	bl	8004fe0 <HAL_RCC_OscConfig>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <SystemClock_Config+0x96>
	{
	Error_Handler();
 8001d06:	f000 fb55 	bl	80023b4 <Error_Handler>
	}

	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d0a:	230f      	movs	r3, #15
 8001d0c:	60fb      	str	r3, [r7, #12]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d16:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d1a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d20:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d22:	f107 030c 	add.w	r3, r7, #12
 8001d26:	2105      	movs	r1, #5
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f003 fbd1 	bl	80054d0 <HAL_RCC_ClockConfig>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <SystemClock_Config+0xc4>
	{
	Error_Handler();
 8001d34:	f000 fb3e 	bl	80023b4 <Error_Handler>
	}
}
 8001d38:	bf00      	nop
 8001d3a:	3750      	adds	r7, #80	@ 0x50
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40023800 	.word	0x40023800
 8001d44:	40007000 	.word	0x40007000

08001d48 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
	hi2c3.Instance = I2C3;
 8001d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dbc <MX_I2C3_Init+0x74>)
 8001d4e:	4a1c      	ldr	r2, [pc, #112]	@ (8001dc0 <MX_I2C3_Init+0x78>)
 8001d50:	601a      	str	r2, [r3, #0]
	hi2c3.Init.ClockSpeed = 100000;
 8001d52:	4b1a      	ldr	r3, [pc, #104]	@ (8001dbc <MX_I2C3_Init+0x74>)
 8001d54:	4a1b      	ldr	r2, [pc, #108]	@ (8001dc4 <MX_I2C3_Init+0x7c>)
 8001d56:	605a      	str	r2, [r3, #4]
	hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d58:	4b18      	ldr	r3, [pc, #96]	@ (8001dbc <MX_I2C3_Init+0x74>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
	hi2c3.Init.OwnAddress1 = 0;
 8001d5e:	4b17      	ldr	r3, [pc, #92]	@ (8001dbc <MX_I2C3_Init+0x74>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	60da      	str	r2, [r3, #12]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d64:	4b15      	ldr	r3, [pc, #84]	@ (8001dbc <MX_I2C3_Init+0x74>)
 8001d66:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d6a:	611a      	str	r2, [r3, #16]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d6c:	4b13      	ldr	r3, [pc, #76]	@ (8001dbc <MX_I2C3_Init+0x74>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2 = 0;
 8001d72:	4b12      	ldr	r3, [pc, #72]	@ (8001dbc <MX_I2C3_Init+0x74>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d78:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <MX_I2C3_Init+0x74>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001dbc <MX_I2C3_Init+0x74>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001d84:	480d      	ldr	r0, [pc, #52]	@ (8001dbc <MX_I2C3_Init+0x74>)
 8001d86:	f001 fde5 	bl	8003954 <HAL_I2C_Init>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_I2C3_Init+0x4c>
	{
	Error_Handler();
 8001d90:	f000 fb10 	bl	80023b4 <Error_Handler>
	}

	/* Configure Analogue filter */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d94:	2100      	movs	r1, #0
 8001d96:	4809      	ldr	r0, [pc, #36]	@ (8001dbc <MX_I2C3_Init+0x74>)
 8001d98:	f002 fe00 	bl	800499c <HAL_I2CEx_ConfigAnalogFilter>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_I2C3_Init+0x5e>
	{
	Error_Handler();
 8001da2:	f000 fb07 	bl	80023b4 <Error_Handler>
	}

	/* Configure Digital filter */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001da6:	2100      	movs	r1, #0
 8001da8:	4804      	ldr	r0, [pc, #16]	@ (8001dbc <MX_I2C3_Init+0x74>)
 8001daa:	f002 fe33 	bl	8004a14 <HAL_I2CEx_ConfigDigitalFilter>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_I2C3_Init+0x70>
	{
	Error_Handler();
 8001db4:	f000 fafe 	bl	80023b4 <Error_Handler>
	}
}
 8001db8:	bf00      	nop
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	200259d0 	.word	0x200259d0
 8001dc0:	40005c00 	.word	0x40005c00
 8001dc4:	000186a0 	.word	0x000186a0

08001dc8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b09a      	sub	sp, #104	@ 0x68
 8001dcc:	af00      	add	r7, sp, #0
	LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001dce:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001dd2:	2234      	movs	r2, #52	@ 0x34
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f004 fd28 	bl	800682c <memset>
	LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8001ddc:	463b      	mov	r3, r7
 8001dde:	2234      	movs	r2, #52	@ 0x34
 8001de0:	2100      	movs	r1, #0
 8001de2:	4618      	mov	r0, r3
 8001de4:	f004 fd22 	bl	800682c <memset>

	hltdc.Instance = LTDC;
 8001de8:	4b4e      	ldr	r3, [pc, #312]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001dea:	4a4f      	ldr	r2, [pc, #316]	@ (8001f28 <MX_LTDC_Init+0x160>)
 8001dec:	601a      	str	r2, [r3, #0]
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001dee:	4b4d      	ldr	r3, [pc, #308]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001df4:	4b4b      	ldr	r3, [pc, #300]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001dfa:	4b4a      	ldr	r3, [pc, #296]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001e00:	4b48      	ldr	r3, [pc, #288]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	611a      	str	r2, [r3, #16]
	hltdc.Init.HorizontalSync = 7;
 8001e06:	4b47      	ldr	r3, [pc, #284]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e08:	2207      	movs	r2, #7
 8001e0a:	615a      	str	r2, [r3, #20]
	hltdc.Init.VerticalSync = 3;
 8001e0c:	4b45      	ldr	r3, [pc, #276]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e0e:	2203      	movs	r2, #3
 8001e10:	619a      	str	r2, [r3, #24]
	hltdc.Init.AccumulatedHBP = 14;
 8001e12:	4b44      	ldr	r3, [pc, #272]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e14:	220e      	movs	r2, #14
 8001e16:	61da      	str	r2, [r3, #28]
	hltdc.Init.AccumulatedVBP = 5;
 8001e18:	4b42      	ldr	r3, [pc, #264]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e1a:	2205      	movs	r2, #5
 8001e1c:	621a      	str	r2, [r3, #32]
	hltdc.Init.AccumulatedActiveW = 654;
 8001e1e:	4b41      	ldr	r3, [pc, #260]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e20:	f240 228e 	movw	r2, #654	@ 0x28e
 8001e24:	625a      	str	r2, [r3, #36]	@ 0x24
	hltdc.Init.AccumulatedActiveH = 485;
 8001e26:	4b3f      	ldr	r3, [pc, #252]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e28:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8001e2c:	629a      	str	r2, [r3, #40]	@ 0x28
	hltdc.Init.TotalWidth = 660;
 8001e2e:	4b3d      	ldr	r3, [pc, #244]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e30:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8001e34:	62da      	str	r2, [r3, #44]	@ 0x2c
	hltdc.Init.TotalHeigh = 487;
 8001e36:	4b3b      	ldr	r3, [pc, #236]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e38:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8001e3c:	631a      	str	r2, [r3, #48]	@ 0x30
	hltdc.Init.Backcolor.Blue = 0;
 8001e3e:	4b39      	ldr	r3, [pc, #228]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8001e46:	4b37      	ldr	r3, [pc, #220]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	hltdc.Init.Backcolor.Red = 0;
 8001e4e:	4b35      	ldr	r3, [pc, #212]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001e56:	4833      	ldr	r0, [pc, #204]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001e58:	f002 fe1c 	bl	8004a94 <HAL_LTDC_Init>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_LTDC_Init+0x9e>
	{
	Error_Handler();
 8001e62:	f000 faa7 	bl	80023b4 <Error_Handler>
	}
	pLayerCfg.WindowX0 = 0;
 8001e66:	2300      	movs	r3, #0
 8001e68:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.WindowX1 = 0;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.WindowY0 = 0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
	pLayerCfg.WindowY1 = 0;
 8001e72:	2300      	movs	r3, #0
 8001e74:	643b      	str	r3, [r7, #64]	@ 0x40
	pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001e76:	2300      	movs	r3, #0
 8001e78:	647b      	str	r3, [r7, #68]	@ 0x44
	pLayerCfg.Alpha = 0;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	64bb      	str	r3, [r7, #72]	@ 0x48
	pLayerCfg.Alpha0 = 0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	64fb      	str	r3, [r7, #76]	@ 0x4c
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001e82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e86:	653b      	str	r3, [r7, #80]	@ 0x50
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001e88:	2305      	movs	r3, #5
 8001e8a:	657b      	str	r3, [r7, #84]	@ 0x54
	pLayerCfg.FBStartAdress = 0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	65bb      	str	r3, [r7, #88]	@ 0x58
	pLayerCfg.ImageWidth = 0;
 8001e90:	2300      	movs	r3, #0
 8001e92:	65fb      	str	r3, [r7, #92]	@ 0x5c
	pLayerCfg.ImageHeight = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	663b      	str	r3, [r7, #96]	@ 0x60
	pLayerCfg.Backcolor.Blue = 0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	pLayerCfg.Backcolor.Green = 0;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	pLayerCfg.Backcolor.Red = 0;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001eaa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001eae:	2200      	movs	r2, #0
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	481c      	ldr	r0, [pc, #112]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001eb4:	f002 febe 	bl	8004c34 <HAL_LTDC_ConfigLayer>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_LTDC_Init+0xfa>
	{
	Error_Handler();
 8001ebe:	f000 fa79 	bl	80023b4 <Error_Handler>
	}
	pLayerCfg1.WindowX0 = 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	603b      	str	r3, [r7, #0]
	pLayerCfg1.WindowX1 = 0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	607b      	str	r3, [r7, #4]
	pLayerCfg1.WindowY0 = 0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]
	pLayerCfg1.WindowY1 = 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]
	pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	613b      	str	r3, [r7, #16]
	pLayerCfg1.Alpha = 0;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]
	pLayerCfg1.Alpha0 = 0;
 8001eda:	2300      	movs	r3, #0
 8001edc:	61bb      	str	r3, [r7, #24]
	pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001ede:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ee2:	61fb      	str	r3, [r7, #28]
	pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001ee4:	2305      	movs	r3, #5
 8001ee6:	623b      	str	r3, [r7, #32]
	pLayerCfg1.FBStartAdress = 0;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg1.ImageWidth = 0;
 8001eec:	2300      	movs	r3, #0
 8001eee:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg1.ImageHeight = 0;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	pLayerCfg1.Backcolor.Blue = 0;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	pLayerCfg1.Backcolor.Green = 0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	pLayerCfg1.Backcolor.Red = 0;
 8001f00:	2300      	movs	r3, #0
 8001f02:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001f06:	463b      	mov	r3, r7
 8001f08:	2201      	movs	r2, #1
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4805      	ldr	r0, [pc, #20]	@ (8001f24 <MX_LTDC_Init+0x15c>)
 8001f0e:	f002 fe91 	bl	8004c34 <HAL_LTDC_ConfigLayer>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_LTDC_Init+0x154>
	{
	Error_Handler();
 8001f18:	f000 fa4c 	bl	80023b4 <Error_Handler>
	}
}
 8001f1c:	bf00      	nop
 8001f1e:	3768      	adds	r7, #104	@ 0x68
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	20025a24 	.word	0x20025a24
 8001f28:	40016800 	.word	0x40016800

08001f2c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
	hrng.Instance = RNG;
 8001f30:	4b06      	ldr	r3, [pc, #24]	@ (8001f4c <MX_RNG_Init+0x20>)
 8001f32:	4a07      	ldr	r2, [pc, #28]	@ (8001f50 <MX_RNG_Init+0x24>)
 8001f34:	601a      	str	r2, [r3, #0]
	if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001f36:	4805      	ldr	r0, [pc, #20]	@ (8001f4c <MX_RNG_Init+0x20>)
 8001f38:	f003 fe96 	bl	8005c68 <HAL_RNG_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_RNG_Init+0x1a>
	{
	Error_Handler();
 8001f42:	f000 fa37 	bl	80023b4 <Error_Handler>
	}
}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20025acc 	.word	0x20025acc
 8001f50:	50060800 	.word	0x50060800

08001f54 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
	hspi5.Instance = SPI5;
 8001f58:	4b17      	ldr	r3, [pc, #92]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001f5a:	4a18      	ldr	r2, [pc, #96]	@ (8001fbc <MX_SPI5_Init+0x68>)
 8001f5c:	601a      	str	r2, [r3, #0]
	hspi5.Init.Mode = SPI_MODE_MASTER;
 8001f5e:	4b16      	ldr	r3, [pc, #88]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001f60:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f64:	605a      	str	r2, [r3, #4]
	hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001f66:	4b14      	ldr	r3, [pc, #80]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	609a      	str	r2, [r3, #8]
	hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f6c:	4b12      	ldr	r3, [pc, #72]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	60da      	str	r2, [r3, #12]
	hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f72:	4b11      	ldr	r3, [pc, #68]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	611a      	str	r2, [r3, #16]
	hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f78:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	615a      	str	r2, [r3, #20]
	hspi5.Init.NSS = SPI_NSS_SOFT;
 8001f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001f80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f84:	619a      	str	r2, [r3, #24]
	hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f86:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	61da      	str	r2, [r3, #28]
	hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	621a      	str	r2, [r3, #32]
	hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f92:	4b09      	ldr	r3, [pc, #36]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f98:	4b07      	ldr	r3, [pc, #28]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi5.Init.CRCPolynomial = 10;
 8001f9e:	4b06      	ldr	r3, [pc, #24]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001fa0:	220a      	movs	r2, #10
 8001fa2:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001fa4:	4804      	ldr	r0, [pc, #16]	@ (8001fb8 <MX_SPI5_Init+0x64>)
 8001fa6:	f003 fe89 	bl	8005cbc <HAL_SPI_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_SPI5_Init+0x60>
	{
	Error_Handler();
 8001fb0:	f000 fa00 	bl	80023b4 <Error_Handler>
	}
}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	20025adc 	.word	0x20025adc
 8001fbc:	40015000 	.word	0x40015000

08001fc0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fc6:	f107 0308 	add.w	r3, r7, #8
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd4:	463b      	mov	r3, r7
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	601a      	str	r2, [r3, #0]
 8001fda:	605a      	str	r2, [r3, #4]

	htim2.Instance = TIM2;
 8001fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002054 <MX_TIM2_Init+0x94>)
 8001fde:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001fe2:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8002054 <MX_TIM2_Init+0x94>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fea:	4b1a      	ldr	r3, [pc, #104]	@ (8002054 <MX_TIM2_Init+0x94>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8001ff0:	4b18      	ldr	r3, [pc, #96]	@ (8002054 <MX_TIM2_Init+0x94>)
 8001ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ff6:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ff8:	4b16      	ldr	r3, [pc, #88]	@ (8002054 <MX_TIM2_Init+0x94>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ffe:	4b15      	ldr	r3, [pc, #84]	@ (8002054 <MX_TIM2_Init+0x94>)
 8002000:	2200      	movs	r2, #0
 8002002:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002004:	4813      	ldr	r0, [pc, #76]	@ (8002054 <MX_TIM2_Init+0x94>)
 8002006:	f004 f939 	bl	800627c <HAL_TIM_Base_Init>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM2_Init+0x54>
	{
	Error_Handler();
 8002010:	f000 f9d0 	bl	80023b4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002014:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002018:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800201a:	f107 0308 	add.w	r3, r7, #8
 800201e:	4619      	mov	r1, r3
 8002020:	480c      	ldr	r0, [pc, #48]	@ (8002054 <MX_TIM2_Init+0x94>)
 8002022:	f004 f97a 	bl	800631a <HAL_TIM_ConfigClockSource>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_TIM2_Init+0x70>
	{
	Error_Handler();
 800202c:	f000 f9c2 	bl	80023b4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002030:	2300      	movs	r3, #0
 8002032:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002034:	2300      	movs	r3, #0
 8002036:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002038:	463b      	mov	r3, r7
 800203a:	4619      	mov	r1, r3
 800203c:	4805      	ldr	r0, [pc, #20]	@ (8002054 <MX_TIM2_Init+0x94>)
 800203e:	f004 fb79 	bl	8006734 <HAL_TIMEx_MasterConfigSynchronization>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_TIM2_Init+0x8c>
	{
	Error_Handler();
 8002048:	f000 f9b4 	bl	80023b4 <Error_Handler>
	}
}
 800204c:	bf00      	nop
 800204e:	3718      	adds	r7, #24
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	20025b34 	.word	0x20025b34

08002058 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b08e      	sub	sp, #56	@ 0x38
 800205c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002062:	2200      	movs	r2, #0
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	605a      	str	r2, [r3, #4]
 8002068:	609a      	str	r2, [r3, #8]
 800206a:	60da      	str	r2, [r3, #12]
 800206c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	623b      	str	r3, [r7, #32]
 8002072:	4bb2      	ldr	r3, [pc, #712]	@ (800233c <MX_GPIO_Init+0x2e4>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002076:	4ab1      	ldr	r2, [pc, #708]	@ (800233c <MX_GPIO_Init+0x2e4>)
 8002078:	f043 0304 	orr.w	r3, r3, #4
 800207c:	6313      	str	r3, [r2, #48]	@ 0x30
 800207e:	4baf      	ldr	r3, [pc, #700]	@ (800233c <MX_GPIO_Init+0x2e4>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002082:	f003 0304 	and.w	r3, r3, #4
 8002086:	623b      	str	r3, [r7, #32]
 8002088:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
 800208e:	4bab      	ldr	r3, [pc, #684]	@ (800233c <MX_GPIO_Init+0x2e4>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002092:	4aaa      	ldr	r2, [pc, #680]	@ (800233c <MX_GPIO_Init+0x2e4>)
 8002094:	f043 0320 	orr.w	r3, r3, #32
 8002098:	6313      	str	r3, [r2, #48]	@ 0x30
 800209a:	4ba8      	ldr	r3, [pc, #672]	@ (800233c <MX_GPIO_Init+0x2e4>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209e:	f003 0320 	and.w	r3, r3, #32
 80020a2:	61fb      	str	r3, [r7, #28]
 80020a4:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	61bb      	str	r3, [r7, #24]
 80020aa:	4ba4      	ldr	r3, [pc, #656]	@ (800233c <MX_GPIO_Init+0x2e4>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	4aa3      	ldr	r2, [pc, #652]	@ (800233c <MX_GPIO_Init+0x2e4>)
 80020b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b6:	4ba1      	ldr	r3, [pc, #644]	@ (800233c <MX_GPIO_Init+0x2e4>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020be:	61bb      	str	r3, [r7, #24]
 80020c0:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]
 80020c6:	4b9d      	ldr	r3, [pc, #628]	@ (800233c <MX_GPIO_Init+0x2e4>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ca:	4a9c      	ldr	r2, [pc, #624]	@ (800233c <MX_GPIO_Init+0x2e4>)
 80020cc:	f043 0301 	orr.w	r3, r3, #1
 80020d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d2:	4b9a      	ldr	r3, [pc, #616]	@ (800233c <MX_GPIO_Init+0x2e4>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	617b      	str	r3, [r7, #20]
 80020dc:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	613b      	str	r3, [r7, #16]
 80020e2:	4b96      	ldr	r3, [pc, #600]	@ (800233c <MX_GPIO_Init+0x2e4>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e6:	4a95      	ldr	r2, [pc, #596]	@ (800233c <MX_GPIO_Init+0x2e4>)
 80020e8:	f043 0302 	orr.w	r3, r3, #2
 80020ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ee:	4b93      	ldr	r3, [pc, #588]	@ (800233c <MX_GPIO_Init+0x2e4>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	613b      	str	r3, [r7, #16]
 80020f8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	4b8f      	ldr	r3, [pc, #572]	@ (800233c <MX_GPIO_Init+0x2e4>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002102:	4a8e      	ldr	r2, [pc, #568]	@ (800233c <MX_GPIO_Init+0x2e4>)
 8002104:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002108:	6313      	str	r3, [r2, #48]	@ 0x30
 800210a:	4b8c      	ldr	r3, [pc, #560]	@ (800233c <MX_GPIO_Init+0x2e4>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	4b88      	ldr	r3, [pc, #544]	@ (800233c <MX_GPIO_Init+0x2e4>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211e:	4a87      	ldr	r2, [pc, #540]	@ (800233c <MX_GPIO_Init+0x2e4>)
 8002120:	f043 0310 	orr.w	r3, r3, #16
 8002124:	6313      	str	r3, [r2, #48]	@ 0x30
 8002126:	4b85      	ldr	r3, [pc, #532]	@ (800233c <MX_GPIO_Init+0x2e4>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212a:	f003 0310 	and.w	r3, r3, #16
 800212e:	60bb      	str	r3, [r7, #8]
 8002130:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	607b      	str	r3, [r7, #4]
 8002136:	4b81      	ldr	r3, [pc, #516]	@ (800233c <MX_GPIO_Init+0x2e4>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213a:	4a80      	ldr	r2, [pc, #512]	@ (800233c <MX_GPIO_Init+0x2e4>)
 800213c:	f043 0308 	orr.w	r3, r3, #8
 8002140:	6313      	str	r3, [r2, #48]	@ 0x30
 8002142:	4b7e      	ldr	r3, [pc, #504]	@ (800233c <MX_GPIO_Init+0x2e4>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	607b      	str	r3, [r7, #4]
 800214c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800214e:	2200      	movs	r2, #0
 8002150:	2116      	movs	r1, #22
 8002152:	487b      	ldr	r0, [pc, #492]	@ (8002340 <MX_GPIO_Init+0x2e8>)
 8002154:	f001 fbe4 	bl	8003920 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8002158:	2200      	movs	r2, #0
 800215a:	2180      	movs	r1, #128	@ 0x80
 800215c:	4879      	ldr	r0, [pc, #484]	@ (8002344 <MX_GPIO_Init+0x2ec>)
 800215e:	f001 fbdf 	bl	8003920 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8002162:	2200      	movs	r2, #0
 8002164:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8002168:	4877      	ldr	r0, [pc, #476]	@ (8002348 <MX_GPIO_Init+0x2f0>)
 800216a:	f001 fbd9 	bl	8003920 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800216e:	2200      	movs	r2, #0
 8002170:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8002174:	4875      	ldr	r0, [pc, #468]	@ (800234c <MX_GPIO_Init+0x2f4>)
 8002176:	f001 fbd3 	bl	8003920 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
						   A4_Pin A5_Pin SDNRAS_Pin A6_Pin
						   A7_Pin A8_Pin A9_Pin */
	GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800217a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800217e:	627b      	str	r3, [r7, #36]	@ 0x24
						  |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
						  |A7_Pin|A8_Pin|A9_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002180:	2302      	movs	r3, #2
 8002182:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002184:	2300      	movs	r3, #0
 8002186:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002188:	2303      	movs	r3, #3
 800218a:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800218c:	230c      	movs	r3, #12
 800218e:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002190:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002194:	4619      	mov	r1, r3
 8002196:	486e      	ldr	r0, [pc, #440]	@ (8002350 <MX_GPIO_Init+0x2f8>)
 8002198:	f001 f90a 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : SDNWE_Pin */
	GPIO_InitStruct.Pin = SDNWE_Pin;
 800219c:	2301      	movs	r3, #1
 800219e:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a0:	2302      	movs	r3, #2
 80021a2:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a4:	2300      	movs	r3, #0
 80021a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a8:	2303      	movs	r3, #3
 80021aa:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80021ac:	230c      	movs	r3, #12
 80021ae:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80021b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021b4:	4619      	mov	r1, r3
 80021b6:	4862      	ldr	r0, [pc, #392]	@ (8002340 <MX_GPIO_Init+0x2e8>)
 80021b8:	f001 f8fa 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
	GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80021bc:	2316      	movs	r3, #22
 80021be:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021c0:	2301      	movs	r3, #1
 80021c2:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c8:	2300      	movs	r3, #0
 80021ca:	633b      	str	r3, [r7, #48]	@ 0x30
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021d0:	4619      	mov	r1, r3
 80021d2:	485b      	ldr	r0, [pc, #364]	@ (8002340 <MX_GPIO_Init+0x2e8>)
 80021d4:	f001 f8ec 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
	GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 80021d8:	f248 0307 	movw	r3, #32775	@ 0x8007
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80021de:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80021e2:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ec:	4619      	mov	r1, r3
 80021ee:	4855      	ldr	r0, [pc, #340]	@ (8002344 <MX_GPIO_Init+0x2ec>)
 80021f0:	f001 f8de 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : ACP_RST_Pin */
	GPIO_InitStruct.Pin = ACP_RST_Pin;
 80021f4:	2380      	movs	r3, #128	@ 0x80
 80021f6:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021f8:	2301      	movs	r3, #1
 80021fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002200:	2300      	movs	r3, #0
 8002202:	633b      	str	r3, [r7, #48]	@ 0x30
	HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8002204:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002208:	4619      	mov	r1, r3
 800220a:	484e      	ldr	r0, [pc, #312]	@ (8002344 <MX_GPIO_Init+0x2ec>)
 800220c:	f001 f8d0 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OC_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8002210:	2320      	movs	r3, #32
 8002212:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002214:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002218:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800221e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002222:	4619      	mov	r1, r3
 8002224:	4846      	ldr	r0, [pc, #280]	@ (8002340 <MX_GPIO_Init+0x2e8>)
 8002226:	f001 f8c3 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : BOOT1_Pin */
	GPIO_InitStruct.Pin = BOOT1_Pin;
 800222a:	2304      	movs	r3, #4
 800222c:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800222e:	2300      	movs	r3, #0
 8002230:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002236:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800223a:	4619      	mov	r1, r3
 800223c:	4845      	ldr	r0, [pc, #276]	@ (8002354 <MX_GPIO_Init+0x2fc>)
 800223e:	f001 f8b7 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
						   SDCLK_Pin SDNCAS_Pin */
	GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8002242:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002246:	627b      	str	r3, [r7, #36]	@ 0x24
						  |SDCLK_Pin|SDNCAS_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002248:	2302      	movs	r3, #2
 800224a:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002250:	2303      	movs	r3, #3
 8002252:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002254:	230c      	movs	r3, #12
 8002256:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002258:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800225c:	4619      	mov	r1, r3
 800225e:	483b      	ldr	r0, [pc, #236]	@ (800234c <MX_GPIO_Init+0x2f4>)
 8002260:	f001 f8a6 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
						   D8_Pin D9_Pin D10_Pin D11_Pin
						   D12_Pin NBL0_Pin NBL1_Pin */
	GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8002264:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002268:	627b      	str	r3, [r7, #36]	@ 0x24
						  |D8_Pin|D9_Pin|D10_Pin|D11_Pin
						  |D12_Pin|NBL0_Pin|NBL1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226a:	2302      	movs	r3, #2
 800226c:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226e:	2300      	movs	r3, #0
 8002270:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002272:	2303      	movs	r3, #3
 8002274:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002276:	230c      	movs	r3, #12
 8002278:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800227a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800227e:	4619      	mov	r1, r3
 8002280:	4835      	ldr	r0, [pc, #212]	@ (8002358 <MX_GPIO_Init+0x300>)
 8002282:	f001 f895 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
	GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8002286:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800228a:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228c:	2302      	movs	r3, #2
 800228e:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002290:	2300      	movs	r3, #0
 8002292:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002294:	2300      	movs	r3, #0
 8002296:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8002298:	230c      	movs	r3, #12
 800229a:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800229c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022a0:	4619      	mov	r1, r3
 80022a2:	482c      	ldr	r0, [pc, #176]	@ (8002354 <MX_GPIO_Init+0x2fc>)
 80022a4:	f001 f884 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : VBUS_HS_Pin */
	GPIO_InitStruct.Pin = VBUS_HS_Pin;
 80022a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022ac:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ae:	2300      	movs	r3, #0
 80022b0:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b2:	2300      	movs	r3, #0
 80022b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 80022b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022ba:	4619      	mov	r1, r3
 80022bc:	4825      	ldr	r0, [pc, #148]	@ (8002354 <MX_GPIO_Init+0x2fc>)
 80022be:	f001 f877 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
						   D1_Pin D2_Pin D3_Pin */
	GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80022c2:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80022c6:	627b      	str	r3, [r7, #36]	@ 0x24
						  |D1_Pin|D2_Pin|D3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c8:	2302      	movs	r3, #2
 80022ca:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d0:	2303      	movs	r3, #3
 80022d2:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80022d4:	230c      	movs	r3, #12
 80022d6:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022dc:	4619      	mov	r1, r3
 80022de:	481a      	ldr	r0, [pc, #104]	@ (8002348 <MX_GPIO_Init+0x2f0>)
 80022e0:	f001 f866 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : TE_Pin */
	GPIO_InitStruct.Pin = TE_Pin;
 80022e4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80022e8:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ea:	2300      	movs	r3, #0
 80022ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ee:	2300      	movs	r3, #0
 80022f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80022f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022f6:	4619      	mov	r1, r3
 80022f8:	4813      	ldr	r0, [pc, #76]	@ (8002348 <MX_GPIO_Init+0x2f0>)
 80022fa:	f001 f859 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
	GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80022fe:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002302:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002304:	2301      	movs	r3, #1
 8002306:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002308:	2300      	movs	r3, #0
 800230a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230c:	2300      	movs	r3, #0
 800230e:	633b      	str	r3, [r7, #48]	@ 0x30
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002310:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002314:	4619      	mov	r1, r3
 8002316:	480c      	ldr	r0, [pc, #48]	@ (8002348 <MX_GPIO_Init+0x2f0>)
 8002318:	f001 f84a 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
	GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800231c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002322:	2302      	movs	r3, #2
 8002324:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002326:	2300      	movs	r3, #0
 8002328:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800232a:	2303      	movs	r3, #3
 800232c:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800232e:	2307      	movs	r3, #7
 8002330:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002332:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002336:	4619      	mov	r1, r3
 8002338:	e010      	b.n	800235c <MX_GPIO_Init+0x304>
 800233a:	bf00      	nop
 800233c:	40023800 	.word	0x40023800
 8002340:	40020800 	.word	0x40020800
 8002344:	40020000 	.word	0x40020000
 8002348:	40020c00 	.word	0x40020c00
 800234c:	40021800 	.word	0x40021800
 8002350:	40021400 	.word	0x40021400
 8002354:	40020400 	.word	0x40020400
 8002358:	40021000 	.word	0x40021000
 800235c:	4812      	ldr	r0, [pc, #72]	@ (80023a8 <MX_GPIO_Init+0x350>)
 800235e:	f001 f827 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD3_Pin LD4_Pin */
	GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8002362:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002366:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002368:	2301      	movs	r3, #1
 800236a:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236c:	2300      	movs	r3, #0
 800236e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002370:	2300      	movs	r3, #0
 8002372:	633b      	str	r3, [r7, #48]	@ 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002374:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002378:	4619      	mov	r1, r3
 800237a:	480c      	ldr	r0, [pc, #48]	@ (80023ac <MX_GPIO_Init+0x354>)
 800237c:	f001 f818 	bl	80033b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
	GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002380:	2360      	movs	r3, #96	@ 0x60
 8002382:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002384:	2302      	movs	r3, #2
 8002386:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002388:	2300      	movs	r3, #0
 800238a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800238c:	2303      	movs	r3, #3
 800238e:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002390:	230c      	movs	r3, #12
 8002392:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002394:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002398:	4619      	mov	r1, r3
 800239a:	4805      	ldr	r0, [pc, #20]	@ (80023b0 <MX_GPIO_Init+0x358>)
 800239c:	f001 f808 	bl	80033b0 <HAL_GPIO_Init>
}
 80023a0:	bf00      	nop
 80023a2:	3738      	adds	r7, #56	@ 0x38
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	40020000 	.word	0x40020000
 80023ac:	40021800 	.word	0x40021800
 80023b0:	40020400 	.word	0x40020400

080023b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80023b8:	b672      	cpsid	i
}
 80023ba:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80023bc:	bf00      	nop
 80023be:	e7fd      	b.n	80023bc <Error_Handler+0x8>

080023c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	607b      	str	r3, [r7, #4]
 80023ca:	4b10      	ldr	r3, [pc, #64]	@ (800240c <HAL_MspInit+0x4c>)
 80023cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ce:	4a0f      	ldr	r2, [pc, #60]	@ (800240c <HAL_MspInit+0x4c>)
 80023d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023d6:	4b0d      	ldr	r3, [pc, #52]	@ (800240c <HAL_MspInit+0x4c>)
 80023d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023de:	607b      	str	r3, [r7, #4]
 80023e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	603b      	str	r3, [r7, #0]
 80023e6:	4b09      	ldr	r3, [pc, #36]	@ (800240c <HAL_MspInit+0x4c>)
 80023e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ea:	4a08      	ldr	r2, [pc, #32]	@ (800240c <HAL_MspInit+0x4c>)
 80023ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80023f2:	4b06      	ldr	r3, [pc, #24]	@ (800240c <HAL_MspInit+0x4c>)
 80023f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023fa:	603b      	str	r3, [r7, #0]
 80023fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80023fe:	2007      	movs	r0, #7
 8002400:	f000 ff86 	bl	8003310 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002404:	bf00      	nop
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40023800 	.word	0x40023800

08002410 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b08a      	sub	sp, #40	@ 0x28
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002418:	f107 0314 	add.w	r3, r7, #20
 800241c:	2200      	movs	r2, #0
 800241e:	601a      	str	r2, [r3, #0]
 8002420:	605a      	str	r2, [r3, #4]
 8002422:	609a      	str	r2, [r3, #8]
 8002424:	60da      	str	r2, [r3, #12]
 8002426:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a29      	ldr	r2, [pc, #164]	@ (80024d4 <HAL_I2C_MspInit+0xc4>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d14b      	bne.n	80024ca <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	4b28      	ldr	r3, [pc, #160]	@ (80024d8 <HAL_I2C_MspInit+0xc8>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	4a27      	ldr	r2, [pc, #156]	@ (80024d8 <HAL_I2C_MspInit+0xc8>)
 800243c:	f043 0304 	orr.w	r3, r3, #4
 8002440:	6313      	str	r3, [r2, #48]	@ 0x30
 8002442:	4b25      	ldr	r3, [pc, #148]	@ (80024d8 <HAL_I2C_MspInit+0xc8>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	f003 0304 	and.w	r3, r3, #4
 800244a:	613b      	str	r3, [r7, #16]
 800244c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	4b21      	ldr	r3, [pc, #132]	@ (80024d8 <HAL_I2C_MspInit+0xc8>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002456:	4a20      	ldr	r2, [pc, #128]	@ (80024d8 <HAL_I2C_MspInit+0xc8>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	6313      	str	r3, [r2, #48]	@ 0x30
 800245e:	4b1e      	ldr	r3, [pc, #120]	@ (80024d8 <HAL_I2C_MspInit+0xc8>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	60fb      	str	r3, [r7, #12]
 8002468:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 800246a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800246e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002470:	2312      	movs	r3, #18
 8002472:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002474:	2300      	movs	r3, #0
 8002476:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002478:	2300      	movs	r3, #0
 800247a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800247c:	2304      	movs	r3, #4
 800247e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002480:	f107 0314 	add.w	r3, r7, #20
 8002484:	4619      	mov	r1, r3
 8002486:	4815      	ldr	r0, [pc, #84]	@ (80024dc <HAL_I2C_MspInit+0xcc>)
 8002488:	f000 ff92 	bl	80033b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800248c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002490:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002492:	2312      	movs	r3, #18
 8002494:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002496:	2300      	movs	r3, #0
 8002498:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249a:	2300      	movs	r3, #0
 800249c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800249e:	2304      	movs	r3, #4
 80024a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80024a2:	f107 0314 	add.w	r3, r7, #20
 80024a6:	4619      	mov	r1, r3
 80024a8:	480d      	ldr	r0, [pc, #52]	@ (80024e0 <HAL_I2C_MspInit+0xd0>)
 80024aa:	f000 ff81 	bl	80033b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80024ae:	2300      	movs	r3, #0
 80024b0:	60bb      	str	r3, [r7, #8]
 80024b2:	4b09      	ldr	r3, [pc, #36]	@ (80024d8 <HAL_I2C_MspInit+0xc8>)
 80024b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b6:	4a08      	ldr	r2, [pc, #32]	@ (80024d8 <HAL_I2C_MspInit+0xc8>)
 80024b8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80024bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80024be:	4b06      	ldr	r3, [pc, #24]	@ (80024d8 <HAL_I2C_MspInit+0xc8>)
 80024c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 80024ca:	bf00      	nop
 80024cc:	3728      	adds	r7, #40	@ 0x28
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40005c00 	.word	0x40005c00
 80024d8:	40023800 	.word	0x40023800
 80024dc:	40020800 	.word	0x40020800
 80024e0:	40020000 	.word	0x40020000

080024e4 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b09a      	sub	sp, #104	@ 0x68
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	605a      	str	r2, [r3, #4]
 80024f6:	609a      	str	r2, [r3, #8]
 80024f8:	60da      	str	r2, [r3, #12]
 80024fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002500:	2230      	movs	r2, #48	@ 0x30
 8002502:	2100      	movs	r1, #0
 8002504:	4618      	mov	r0, r3
 8002506:	f004 f991 	bl	800682c <memset>
  if(hltdc->Instance==LTDC)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a81      	ldr	r2, [pc, #516]	@ (8002714 <HAL_LTDC_MspInit+0x230>)
 8002510:	4293      	cmp	r3, r2
 8002512:	f040 80fb 	bne.w	800270c <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002516:	2308      	movs	r3, #8
 8002518:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 800251a:	23c8      	movs	r3, #200	@ 0xc8
 800251c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800251e:	2302      	movs	r3, #2
 8002520:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 8002522:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002526:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002528:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800252c:	4618      	mov	r0, r3
 800252e:	f003 f9db 	bl	80058e8 <HAL_RCCEx_PeriphCLKConfig>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8002538:	f7ff ff3c 	bl	80023b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800253c:	2300      	movs	r3, #0
 800253e:	623b      	str	r3, [r7, #32]
 8002540:	4b75      	ldr	r3, [pc, #468]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 8002542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002544:	4a74      	ldr	r2, [pc, #464]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 8002546:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800254a:	6453      	str	r3, [r2, #68]	@ 0x44
 800254c:	4b72      	ldr	r3, [pc, #456]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 800254e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002550:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002554:	623b      	str	r3, [r7, #32]
 8002556:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002558:	2300      	movs	r3, #0
 800255a:	61fb      	str	r3, [r7, #28]
 800255c:	4b6e      	ldr	r3, [pc, #440]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 800255e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002560:	4a6d      	ldr	r2, [pc, #436]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 8002562:	f043 0320 	orr.w	r3, r3, #32
 8002566:	6313      	str	r3, [r2, #48]	@ 0x30
 8002568:	4b6b      	ldr	r3, [pc, #428]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 800256a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256c:	f003 0320 	and.w	r3, r3, #32
 8002570:	61fb      	str	r3, [r7, #28]
 8002572:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002574:	2300      	movs	r3, #0
 8002576:	61bb      	str	r3, [r7, #24]
 8002578:	4b67      	ldr	r3, [pc, #412]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 800257a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257c:	4a66      	ldr	r2, [pc, #408]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	6313      	str	r3, [r2, #48]	@ 0x30
 8002584:	4b64      	ldr	r3, [pc, #400]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 8002586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002588:	f003 0301 	and.w	r3, r3, #1
 800258c:	61bb      	str	r3, [r7, #24]
 800258e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002590:	2300      	movs	r3, #0
 8002592:	617b      	str	r3, [r7, #20]
 8002594:	4b60      	ldr	r3, [pc, #384]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 8002596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002598:	4a5f      	ldr	r2, [pc, #380]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 800259a:	f043 0302 	orr.w	r3, r3, #2
 800259e:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a0:	4b5d      	ldr	r3, [pc, #372]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 80025a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	617b      	str	r3, [r7, #20]
 80025aa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80025ac:	2300      	movs	r3, #0
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	4b59      	ldr	r3, [pc, #356]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 80025b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b4:	4a58      	ldr	r2, [pc, #352]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 80025b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80025bc:	4b56      	ldr	r3, [pc, #344]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 80025be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025c4:	613b      	str	r3, [r7, #16]
 80025c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025c8:	2300      	movs	r3, #0
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	4b52      	ldr	r3, [pc, #328]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 80025ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d0:	4a51      	ldr	r2, [pc, #324]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 80025d2:	f043 0304 	orr.w	r3, r3, #4
 80025d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d8:	4b4f      	ldr	r3, [pc, #316]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 80025da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	60fb      	str	r3, [r7, #12]
 80025e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025e4:	2300      	movs	r3, #0
 80025e6:	60bb      	str	r3, [r7, #8]
 80025e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 80025ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ec:	4a4a      	ldr	r2, [pc, #296]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 80025ee:	f043 0308 	orr.w	r3, r3, #8
 80025f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80025f4:	4b48      	ldr	r3, [pc, #288]	@ (8002718 <HAL_LTDC_MspInit+0x234>)
 80025f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f8:	f003 0308 	and.w	r3, r3, #8
 80025fc:	60bb      	str	r3, [r7, #8]
 80025fe:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8002600:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002604:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002606:	2302      	movs	r3, #2
 8002608:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260a:	2300      	movs	r3, #0
 800260c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260e:	2300      	movs	r3, #0
 8002610:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002612:	230e      	movs	r3, #14
 8002614:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002616:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800261a:	4619      	mov	r1, r3
 800261c:	483f      	ldr	r0, [pc, #252]	@ (800271c <HAL_LTDC_MspInit+0x238>)
 800261e:	f000 fec7 	bl	80033b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8002622:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002626:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002628:	2302      	movs	r3, #2
 800262a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262c:	2300      	movs	r3, #0
 800262e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002630:	2300      	movs	r3, #0
 8002632:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002634:	230e      	movs	r3, #14
 8002636:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002638:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800263c:	4619      	mov	r1, r3
 800263e:	4838      	ldr	r0, [pc, #224]	@ (8002720 <HAL_LTDC_MspInit+0x23c>)
 8002640:	f000 feb6 	bl	80033b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002644:	2303      	movs	r3, #3
 8002646:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002648:	2302      	movs	r3, #2
 800264a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264c:	2300      	movs	r3, #0
 800264e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002650:	2300      	movs	r3, #0
 8002652:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002654:	2309      	movs	r3, #9
 8002656:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002658:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800265c:	4619      	mov	r1, r3
 800265e:	4831      	ldr	r0, [pc, #196]	@ (8002724 <HAL_LTDC_MspInit+0x240>)
 8002660:	f000 fea6 	bl	80033b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002664:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002668:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266a:	2302      	movs	r3, #2
 800266c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266e:	2300      	movs	r3, #0
 8002670:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002672:	2300      	movs	r3, #0
 8002674:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002676:	230e      	movs	r3, #14
 8002678:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800267a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800267e:	4619      	mov	r1, r3
 8002680:	4828      	ldr	r0, [pc, #160]	@ (8002724 <HAL_LTDC_MspInit+0x240>)
 8002682:	f000 fe95 	bl	80033b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002686:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800268a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268c:	2302      	movs	r3, #2
 800268e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002690:	2300      	movs	r3, #0
 8002692:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002694:	2300      	movs	r3, #0
 8002696:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002698:	230e      	movs	r3, #14
 800269a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800269c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026a0:	4619      	mov	r1, r3
 80026a2:	4821      	ldr	r0, [pc, #132]	@ (8002728 <HAL_LTDC_MspInit+0x244>)
 80026a4:	f000 fe84 	bl	80033b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80026a8:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80026ac:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ae:	2302      	movs	r3, #2
 80026b0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b2:	2300      	movs	r3, #0
 80026b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b6:	2300      	movs	r3, #0
 80026b8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80026ba:	230e      	movs	r3, #14
 80026bc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026be:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026c2:	4619      	mov	r1, r3
 80026c4:	4819      	ldr	r0, [pc, #100]	@ (800272c <HAL_LTDC_MspInit+0x248>)
 80026c6:	f000 fe73 	bl	80033b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80026ca:	2348      	movs	r3, #72	@ 0x48
 80026cc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ce:	2302      	movs	r3, #2
 80026d0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d2:	2300      	movs	r3, #0
 80026d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d6:	2300      	movs	r3, #0
 80026d8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80026da:	230e      	movs	r3, #14
 80026dc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026de:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026e2:	4619      	mov	r1, r3
 80026e4:	4812      	ldr	r0, [pc, #72]	@ (8002730 <HAL_LTDC_MspInit+0x24c>)
 80026e6:	f000 fe63 	bl	80033b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80026ea:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80026ee:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f0:	2302      	movs	r3, #2
 80026f2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f4:	2300      	movs	r3, #0
 80026f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f8:	2300      	movs	r3, #0
 80026fa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80026fc:	2309      	movs	r3, #9
 80026fe:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002700:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002704:	4619      	mov	r1, r3
 8002706:	4808      	ldr	r0, [pc, #32]	@ (8002728 <HAL_LTDC_MspInit+0x244>)
 8002708:	f000 fe52 	bl	80033b0 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 800270c:	bf00      	nop
 800270e:	3768      	adds	r7, #104	@ 0x68
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40016800 	.word	0x40016800
 8002718:	40023800 	.word	0x40023800
 800271c:	40021400 	.word	0x40021400
 8002720:	40020000 	.word	0x40020000
 8002724:	40020400 	.word	0x40020400
 8002728:	40021800 	.word	0x40021800
 800272c:	40020800 	.word	0x40020800
 8002730:	40020c00 	.word	0x40020c00

08002734 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002734:	b480      	push	{r7}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a0b      	ldr	r2, [pc, #44]	@ (8002770 <HAL_RNG_MspInit+0x3c>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d10d      	bne.n	8002762 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	4b0a      	ldr	r3, [pc, #40]	@ (8002774 <HAL_RNG_MspInit+0x40>)
 800274c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800274e:	4a09      	ldr	r2, [pc, #36]	@ (8002774 <HAL_RNG_MspInit+0x40>)
 8002750:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002754:	6353      	str	r3, [r2, #52]	@ 0x34
 8002756:	4b07      	ldr	r3, [pc, #28]	@ (8002774 <HAL_RNG_MspInit+0x40>)
 8002758:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800275a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8002762:	bf00      	nop
 8002764:	3714      	adds	r7, #20
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	50060800 	.word	0x50060800
 8002774:	40023800 	.word	0x40023800

08002778 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b08a      	sub	sp, #40	@ 0x28
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002780:	f107 0314 	add.w	r3, r7, #20
 8002784:	2200      	movs	r2, #0
 8002786:	601a      	str	r2, [r3, #0]
 8002788:	605a      	str	r2, [r3, #4]
 800278a:	609a      	str	r2, [r3, #8]
 800278c:	60da      	str	r2, [r3, #12]
 800278e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a19      	ldr	r2, [pc, #100]	@ (80027fc <HAL_SPI_MspInit+0x84>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d12c      	bne.n	80027f4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800279a:	2300      	movs	r3, #0
 800279c:	613b      	str	r3, [r7, #16]
 800279e:	4b18      	ldr	r3, [pc, #96]	@ (8002800 <HAL_SPI_MspInit+0x88>)
 80027a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a2:	4a17      	ldr	r2, [pc, #92]	@ (8002800 <HAL_SPI_MspInit+0x88>)
 80027a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80027aa:	4b15      	ldr	r3, [pc, #84]	@ (8002800 <HAL_SPI_MspInit+0x88>)
 80027ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027b2:	613b      	str	r3, [r7, #16]
 80027b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80027b6:	2300      	movs	r3, #0
 80027b8:	60fb      	str	r3, [r7, #12]
 80027ba:	4b11      	ldr	r3, [pc, #68]	@ (8002800 <HAL_SPI_MspInit+0x88>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027be:	4a10      	ldr	r2, [pc, #64]	@ (8002800 <HAL_SPI_MspInit+0x88>)
 80027c0:	f043 0320 	orr.w	r3, r3, #32
 80027c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002800 <HAL_SPI_MspInit+0x88>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	f003 0320 	and.w	r3, r3, #32
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80027d2:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80027d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d8:	2302      	movs	r3, #2
 80027da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027dc:	2300      	movs	r3, #0
 80027de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e0:	2300      	movs	r3, #0
 80027e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80027e4:	2305      	movs	r3, #5
 80027e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80027e8:	f107 0314 	add.w	r3, r7, #20
 80027ec:	4619      	mov	r1, r3
 80027ee:	4805      	ldr	r0, [pc, #20]	@ (8002804 <HAL_SPI_MspInit+0x8c>)
 80027f0:	f000 fdde 	bl	80033b0 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 80027f4:	bf00      	nop
 80027f6:	3728      	adds	r7, #40	@ 0x28
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40015000 	.word	0x40015000
 8002800:	40023800 	.word	0x40023800
 8002804:	40021400 	.word	0x40021400

08002808 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a08      	ldr	r2, [pc, #32]	@ (8002838 <HAL_SPI_MspDeInit+0x30>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d10a      	bne.n	8002830 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 800281a:	4b08      	ldr	r3, [pc, #32]	@ (800283c <HAL_SPI_MspDeInit+0x34>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800281e:	4a07      	ldr	r2, [pc, #28]	@ (800283c <HAL_SPI_MspDeInit+0x34>)
 8002820:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002824:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8002826:	f44f 7160 	mov.w	r1, #896	@ 0x380
 800282a:	4805      	ldr	r0, [pc, #20]	@ (8002840 <HAL_SPI_MspDeInit+0x38>)
 800282c:	f000 ff6c 	bl	8003708 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8002830:	bf00      	nop
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40015000 	.word	0x40015000
 800283c:	40023800 	.word	0x40023800
 8002840:	40021400 	.word	0x40021400

08002844 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002854:	d10d      	bne.n	8002872 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	60fb      	str	r3, [r7, #12]
 800285a:	4b09      	ldr	r3, [pc, #36]	@ (8002880 <HAL_TIM_Base_MspInit+0x3c>)
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	4a08      	ldr	r2, [pc, #32]	@ (8002880 <HAL_TIM_Base_MspInit+0x3c>)
 8002860:	f043 0301 	orr.w	r3, r3, #1
 8002864:	6413      	str	r3, [r2, #64]	@ 0x40
 8002866:	4b06      	ldr	r3, [pc, #24]	@ (8002880 <HAL_TIM_Base_MspInit+0x3c>)
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	60fb      	str	r3, [r7, #12]
 8002870:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002872:	bf00      	nop
 8002874:	3714      	adds	r7, #20
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	40023800 	.word	0x40023800

08002884 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002888:	bf00      	nop
 800288a:	e7fd      	b.n	8002888 <NMI_Handler+0x4>

0800288c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002890:	bf00      	nop
 8002892:	e7fd      	b.n	8002890 <HardFault_Handler+0x4>

08002894 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002898:	bf00      	nop
 800289a:	e7fd      	b.n	8002898 <MemManage_Handler+0x4>

0800289c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028a0:	bf00      	nop
 80028a2:	e7fd      	b.n	80028a0 <BusFault_Handler+0x4>

080028a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028a8:	bf00      	nop
 80028aa:	e7fd      	b.n	80028a8 <UsageFault_Handler+0x4>

080028ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr

080028ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028ba:	b480      	push	{r7}
 80028bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028be:	bf00      	nop
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028cc:	bf00      	nop
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028da:	f000 fbe1 	bl	80030a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b082      	sub	sp, #8
 80028e6:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 80028e8:	f000 f9ce 	bl	8002c88 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 80028ec:	f000 f98e 	bl	8002c0c <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 80028f0:	2202      	movs	r2, #2
 80028f2:	2103      	movs	r1, #3
 80028f4:	2082      	movs	r0, #130	@ 0x82
 80028f6:	f000 fa1b 	bl	8002d30 <I2C3_Write>
    HAL_Delay(5);
 80028fa:	2005      	movs	r0, #5
 80028fc:	f000 fbf0 	bl	80030e0 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8002900:	2200      	movs	r2, #0
 8002902:	2103      	movs	r1, #3
 8002904:	2082      	movs	r0, #130	@ 0x82
 8002906:	f000 fa13 	bl	8002d30 <I2C3_Write>
    HAL_Delay(2);
 800290a:	2002      	movs	r0, #2
 800290c:	f000 fbe8 	bl	80030e0 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 8002910:	1cba      	adds	r2, r7, #2
 8002912:	2302      	movs	r3, #2
 8002914:	2100      	movs	r1, #0
 8002916:	2082      	movs	r0, #130	@ 0x82
 8002918:	f000 fa5a 	bl	8002dd0 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 800291c:	887b      	ldrh	r3, [r7, #2]
 800291e:	021b      	lsls	r3, r3, #8
 8002920:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8002922:	887b      	ldrh	r3, [r7, #2]
 8002924:	0a1b      	lsrs	r3, r3, #8
 8002926:	b29a      	uxth	r2, r3
 8002928:	88fb      	ldrh	r3, [r7, #6]
 800292a:	4313      	orrs	r3, r2
 800292c:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 800292e:	88fb      	ldrh	r3, [r7, #6]
 8002930:	f640 0211 	movw	r2, #2065	@ 0x811
 8002934:	4293      	cmp	r3, r2
 8002936:	d001      	beq.n	800293c <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8002938:	2303      	movs	r3, #3
 800293a:	e075      	b.n	8002a28 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 800293c:	2202      	movs	r2, #2
 800293e:	2103      	movs	r1, #3
 8002940:	2082      	movs	r0, #130	@ 0x82
 8002942:	f000 f9f5 	bl	8002d30 <I2C3_Write>
    HAL_Delay(5);
 8002946:	2005      	movs	r0, #5
 8002948:	f000 fbca 	bl	80030e0 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 800294c:	2200      	movs	r2, #0
 800294e:	2103      	movs	r1, #3
 8002950:	2082      	movs	r0, #130	@ 0x82
 8002952:	f000 f9ed 	bl	8002d30 <I2C3_Write>
    HAL_Delay(2);
 8002956:	2002      	movs	r0, #2
 8002958:	f000 fbc2 	bl	80030e0 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 800295c:	2004      	movs	r0, #4
 800295e:	f000 f867 	bl	8002a30 <STMPE811_Read>
 8002962:	4603      	mov	r3, r0
 8002964:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8002966:	797b      	ldrb	r3, [r7, #5]
 8002968:	f023 0301 	bic.w	r3, r3, #1
 800296c:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 800296e:	797b      	ldrb	r3, [r7, #5]
 8002970:	461a      	mov	r2, r3
 8002972:	2104      	movs	r1, #4
 8002974:	2082      	movs	r0, #130	@ 0x82
 8002976:	f000 f9db 	bl	8002d30 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 800297a:	2004      	movs	r0, #4
 800297c:	f000 f858 	bl	8002a30 <STMPE811_Read>
 8002980:	4603      	mov	r3, r0
 8002982:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8002984:	797b      	ldrb	r3, [r7, #5]
 8002986:	f023 0302 	bic.w	r3, r3, #2
 800298a:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 800298c:	797b      	ldrb	r3, [r7, #5]
 800298e:	461a      	mov	r2, r3
 8002990:	2104      	movs	r1, #4
 8002992:	2082      	movs	r0, #130	@ 0x82
 8002994:	f000 f9cc 	bl	8002d30 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8002998:	2249      	movs	r2, #73	@ 0x49
 800299a:	2120      	movs	r1, #32
 800299c:	2082      	movs	r0, #130	@ 0x82
 800299e:	f000 f9c7 	bl	8002d30 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 80029a2:	2002      	movs	r0, #2
 80029a4:	f000 fb9c 	bl	80030e0 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 80029a8:	2201      	movs	r2, #1
 80029aa:	2121      	movs	r1, #33	@ 0x21
 80029ac:	2082      	movs	r0, #130	@ 0x82
 80029ae:	f000 f9bf 	bl	8002d30 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 80029b2:	2017      	movs	r0, #23
 80029b4:	f000 f83c 	bl	8002a30 <STMPE811_Read>
 80029b8:	4603      	mov	r3, r0
 80029ba:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 80029bc:	797b      	ldrb	r3, [r7, #5]
 80029be:	f043 031e 	orr.w	r3, r3, #30
 80029c2:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 80029c4:	797b      	ldrb	r3, [r7, #5]
 80029c6:	461a      	mov	r2, r3
 80029c8:	2117      	movs	r1, #23
 80029ca:	2082      	movs	r0, #130	@ 0x82
 80029cc:	f000 f9b0 	bl	8002d30 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 80029d0:	229a      	movs	r2, #154	@ 0x9a
 80029d2:	2141      	movs	r1, #65	@ 0x41
 80029d4:	2082      	movs	r0, #130	@ 0x82
 80029d6:	f000 f9ab 	bl	8002d30 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 80029da:	2201      	movs	r2, #1
 80029dc:	214a      	movs	r1, #74	@ 0x4a
 80029de:	2082      	movs	r0, #130	@ 0x82
 80029e0:	f000 f9a6 	bl	8002d30 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 80029e4:	2201      	movs	r2, #1
 80029e6:	214b      	movs	r1, #75	@ 0x4b
 80029e8:	2082      	movs	r0, #130	@ 0x82
 80029ea:	f000 f9a1 	bl	8002d30 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 80029ee:	2200      	movs	r2, #0
 80029f0:	214b      	movs	r1, #75	@ 0x4b
 80029f2:	2082      	movs	r0, #130	@ 0x82
 80029f4:	f000 f99c 	bl	8002d30 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 80029f8:	2201      	movs	r2, #1
 80029fa:	2156      	movs	r1, #86	@ 0x56
 80029fc:	2082      	movs	r0, #130	@ 0x82
 80029fe:	f000 f997 	bl	8002d30 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8002a02:	2201      	movs	r2, #1
 8002a04:	2158      	movs	r1, #88	@ 0x58
 8002a06:	2082      	movs	r0, #130	@ 0x82
 8002a08:	f000 f992 	bl	8002d30 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8002a0c:	2203      	movs	r2, #3
 8002a0e:	2140      	movs	r1, #64	@ 0x40
 8002a10:	2082      	movs	r0, #130	@ 0x82
 8002a12:	f000 f98d 	bl	8002d30 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8002a16:	22ff      	movs	r2, #255	@ 0xff
 8002a18:	210b      	movs	r1, #11
 8002a1a:	2082      	movs	r0, #130	@ 0x82
 8002a1c:	f000 f988 	bl	8002d30 <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8002a20:	20c8      	movs	r0, #200	@ 0xc8
 8002a22:	f000 fb5d 	bl	80030e0 <HAL_Delay>

    return STMPE811_State_Ok;
 8002a26:	2302      	movs	r3, #2

}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	4603      	mov	r3, r0
 8002a38:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8002a3a:	f107 020f 	add.w	r2, r7, #15
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	4619      	mov	r1, r3
 8002a42:	2082      	movs	r0, #130	@ 0x82
 8002a44:	f000 f99e 	bl	8002d84 <I2C3_Read>

    return readData;
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b084      	sub	sp, #16
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	791a      	ldrb	r2, [r3, #4]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 8002a62:	2040      	movs	r0, #64	@ 0x40
 8002a64:	f7ff ffe4 	bl	8002a30 <STMPE811_Read>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 8002a6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	db0e      	blt.n	8002a92 <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	214b      	movs	r1, #75	@ 0x4b
 8002a7e:	2082      	movs	r0, #130	@ 0x82
 8002a80:	f000 f956 	bl	8002d30 <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002a84:	2200      	movs	r2, #0
 8002a86:	214b      	movs	r1, #75	@ 0x4b
 8002a88:	2082      	movs	r0, #130	@ 0x82
 8002a8a:	f000 f951 	bl	8002d30 <I2C3_Write>

        return STMPE811_State_Released;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e0a7      	b.n	8002be2 <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	799b      	ldrb	r3, [r3, #6]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d117      	bne.n	8002aca <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	881b      	ldrh	r3, [r3, #0]
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f000 f9b8 	bl	8002e14 <TM_STMPE811_ReadX>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002aaa:	b29a      	uxth	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	885b      	ldrh	r3, [r3, #2]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f000 fa0b 	bl	8002ed0 <TM_STMPE811_ReadY>
 8002aba:	4603      	mov	r3, r0
 8002abc:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	b29a      	uxth	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	805a      	strh	r2, [r3, #2]
 8002ac8:	e048      	b.n	8002b5c <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	799b      	ldrb	r3, [r3, #6]
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d112      	bne.n	8002af8 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f000 f99c 	bl	8002e14 <TM_STMPE811_ReadX>
 8002adc:	4603      	mov	r3, r0
 8002ade:	461a      	mov	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	885b      	ldrh	r3, [r3, #2]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f000 f9f1 	bl	8002ed0 <TM_STMPE811_ReadY>
 8002aee:	4603      	mov	r3, r0
 8002af0:	461a      	mov	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	805a      	strh	r2, [r3, #2]
 8002af6:	e031      	b.n	8002b5c <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	799b      	ldrb	r3, [r3, #6]
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d115      	bne.n	8002b2c <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	885b      	ldrh	r3, [r3, #2]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f000 f985 	bl	8002e14 <TM_STMPE811_ReadX>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	881b      	ldrh	r3, [r3, #0]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f000 f9da 	bl	8002ed0 <TM_STMPE811_ReadY>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002b22:	3301      	adds	r3, #1
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	801a      	strh	r2, [r3, #0]
 8002b2a:	e017      	b.n	8002b5c <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	799b      	ldrb	r3, [r3, #6]
 8002b30:	2b03      	cmp	r3, #3
 8002b32:	d113      	bne.n	8002b5c <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	881b      	ldrh	r3, [r3, #0]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f000 f96b 	bl	8002e14 <TM_STMPE811_ReadX>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	881b      	ldrh	r3, [r3, #0]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f000 f9be 	bl	8002ed0 <TM_STMPE811_ReadY>
 8002b54:	4603      	mov	r3, r0
 8002b56:	461a      	mov	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	214b      	movs	r1, #75	@ 0x4b
 8002b60:	2082      	movs	r0, #130	@ 0x82
 8002b62:	f000 f8e5 	bl	8002d30 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002b66:	2200      	movs	r2, #0
 8002b68:	214b      	movs	r1, #75	@ 0x4b
 8002b6a:	2082      	movs	r0, #130	@ 0x82
 8002b6c:	f000 f8e0 	bl	8002d30 <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	799b      	ldrb	r3, [r3, #6]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <STMPE811_ReadTouch+0x12e>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	799b      	ldrb	r3, [r3, #6]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d115      	bne.n	8002bac <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	881b      	ldrh	r3, [r3, #0]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d027      	beq.n	8002bd8 <STMPE811_ReadTouch+0x186>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	881b      	ldrh	r3, [r3, #0]
 8002b8c:	2bee      	cmp	r3, #238	@ 0xee
 8002b8e:	d823      	bhi.n	8002bd8 <STMPE811_ReadTouch+0x186>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	885b      	ldrh	r3, [r3, #2]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d01f      	beq.n	8002bd8 <STMPE811_ReadTouch+0x186>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	885b      	ldrh	r3, [r3, #2]
 8002b9c:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8002ba0:	d81a      	bhi.n	8002bd8 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	e01a      	b.n	8002be2 <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	881b      	ldrh	r3, [r3, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d012      	beq.n	8002bda <STMPE811_ReadTouch+0x188>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	881b      	ldrh	r3, [r3, #0]
 8002bb8:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8002bbc:	d80d      	bhi.n	8002bda <STMPE811_ReadTouch+0x188>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	885b      	ldrh	r3, [r3, #2]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d009      	beq.n	8002bda <STMPE811_ReadTouch+0x188>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	885b      	ldrh	r3, [r3, #2]
 8002bca:	2bee      	cmp	r3, #238	@ 0xee
 8002bcc:	d805      	bhi.n	8002bda <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	e004      	b.n	8002be2 <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8002bd8:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 8002be0:	2301      	movs	r3, #1
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3710      	adds	r7, #16
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
	...

08002bec <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 8002bf0:	4b05      	ldr	r3, [pc, #20]	@ (8002c08 <verifyHAL_I2C_IS_OKAY+0x1c>)
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d001      	beq.n	8002bfc <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 8002bf8:	bf00      	nop
 8002bfa:	e7fd      	b.n	8002bf8 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 8002bfc:	bf00      	nop
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	20025bd0 	.word	0x20025bd0

08002c0c <I2C3_Init>:

static void I2C3_Init()
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 8002c12:	2300      	movs	r3, #0
 8002c14:	603b      	str	r3, [r7, #0]
 8002c16:	4b18      	ldr	r3, [pc, #96]	@ (8002c78 <I2C3_Init+0x6c>)
 8002c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1a:	4a17      	ldr	r2, [pc, #92]	@ (8002c78 <I2C3_Init+0x6c>)
 8002c1c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c20:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c22:	4b15      	ldr	r3, [pc, #84]	@ (8002c78 <I2C3_Init+0x6c>)
 8002c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c2a:	603b      	str	r3, [r7, #0]
 8002c2c:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 8002c2e:	4b13      	ldr	r3, [pc, #76]	@ (8002c7c <I2C3_Init+0x70>)
 8002c30:	4a13      	ldr	r2, [pc, #76]	@ (8002c80 <I2C3_Init+0x74>)
 8002c32:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 8002c34:	4b11      	ldr	r3, [pc, #68]	@ (8002c7c <I2C3_Init+0x70>)
 8002c36:	4a13      	ldr	r2, [pc, #76]	@ (8002c84 <I2C3_Init+0x78>)
 8002c38:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002c3a:	4b10      	ldr	r3, [pc, #64]	@ (8002c7c <I2C3_Init+0x70>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8002c40:	4b0e      	ldr	r3, [pc, #56]	@ (8002c7c <I2C3_Init+0x70>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c46:	4b0d      	ldr	r3, [pc, #52]	@ (8002c7c <I2C3_Init+0x70>)
 8002c48:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c4c:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8002c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c7c <I2C3_Init+0x70>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c54:	4b09      	ldr	r3, [pc, #36]	@ (8002c7c <I2C3_Init+0x70>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8002c5a:	4808      	ldr	r0, [pc, #32]	@ (8002c7c <I2C3_Init+0x70>)
 8002c5c:	f000 fe7a 	bl	8003954 <HAL_I2C_Init>
 8002c60:	4603      	mov	r3, r0
 8002c62:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8002c64:	79fb      	ldrb	r3, [r7, #7]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d001      	beq.n	8002c6e <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8002c6a:	bf00      	nop
 8002c6c:	e7fd      	b.n	8002c6a <I2C3_Init+0x5e>
    }
    return;
 8002c6e:	bf00      	nop
}
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	40023800 	.word	0x40023800
 8002c7c:	20025b7c 	.word	0x20025b7c
 8002c80:	40005c00 	.word	0x40005c00
 8002c84:	000186a0 	.word	0x000186a0

08002c88 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b088      	sub	sp, #32
 8002c8c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c8e:	f107 030c 	add.w	r3, r7, #12
 8002c92:	2200      	movs	r2, #0
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	605a      	str	r2, [r3, #4]
 8002c98:	609a      	str	r2, [r3, #8]
 8002c9a:	60da      	str	r2, [r3, #12]
 8002c9c:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	60bb      	str	r3, [r7, #8]
 8002ca2:	4b20      	ldr	r3, [pc, #128]	@ (8002d24 <I2C3_MspInit+0x9c>)
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca6:	4a1f      	ldr	r2, [pc, #124]	@ (8002d24 <I2C3_MspInit+0x9c>)
 8002ca8:	f043 0304 	orr.w	r3, r3, #4
 8002cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cae:	4b1d      	ldr	r3, [pc, #116]	@ (8002d24 <I2C3_MspInit+0x9c>)
 8002cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb2:	f003 0304 	and.w	r3, r3, #4
 8002cb6:	60bb      	str	r3, [r7, #8]
 8002cb8:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	607b      	str	r3, [r7, #4]
 8002cbe:	4b19      	ldr	r3, [pc, #100]	@ (8002d24 <I2C3_MspInit+0x9c>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc2:	4a18      	ldr	r2, [pc, #96]	@ (8002d24 <I2C3_MspInit+0x9c>)
 8002cc4:	f043 0301 	orr.w	r3, r3, #1
 8002cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cca:	4b16      	ldr	r3, [pc, #88]	@ (8002d24 <I2C3_MspInit+0x9c>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	607b      	str	r3, [r7, #4]
 8002cd4:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002cd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cda:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cdc:	2312      	movs	r3, #18
 8002cde:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002ce8:	2304      	movs	r3, #4
 8002cea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002cec:	f107 030c 	add.w	r3, r7, #12
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	480d      	ldr	r0, [pc, #52]	@ (8002d28 <I2C3_MspInit+0xa0>)
 8002cf4:	f000 fb5c 	bl	80033b0 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002cf8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cfc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cfe:	2312      	movs	r3, #18
 8002d00:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d02:	2300      	movs	r3, #0
 8002d04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d06:	2300      	movs	r3, #0
 8002d08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002d0a:	2304      	movs	r3, #4
 8002d0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002d0e:	f107 030c 	add.w	r3, r7, #12
 8002d12:	4619      	mov	r1, r3
 8002d14:	4805      	ldr	r0, [pc, #20]	@ (8002d2c <I2C3_MspInit+0xa4>)
 8002d16:	f000 fb4b 	bl	80033b0 <HAL_GPIO_Init>
    
}
 8002d1a:	bf00      	nop
 8002d1c:	3720      	adds	r7, #32
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	40023800 	.word	0x40023800
 8002d28:	40020800 	.word	0x40020800
 8002d2c:	40020000 	.word	0x40020000

08002d30 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af04      	add	r7, sp, #16
 8002d36:	4603      	mov	r3, r0
 8002d38:	80fb      	strh	r3, [r7, #6]
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	717b      	strb	r3, [r7, #5]
 8002d3e:	4613      	mov	r3, r2
 8002d40:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 8002d42:	793b      	ldrb	r3, [r7, #4]
 8002d44:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002d46:	797b      	ldrb	r3, [r7, #5]
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	88f9      	ldrh	r1, [r7, #6]
 8002d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d78 <I2C3_Write+0x48>)
 8002d4e:	9302      	str	r3, [sp, #8]
 8002d50:	2301      	movs	r3, #1
 8002d52:	9301      	str	r3, [sp, #4]
 8002d54:	f107 030f 	add.w	r3, r7, #15
 8002d58:	9300      	str	r3, [sp, #0]
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	4807      	ldr	r0, [pc, #28]	@ (8002d7c <I2C3_Write+0x4c>)
 8002d5e:	f000 ff3d 	bl	8003bdc <HAL_I2C_Mem_Write>
 8002d62:	4603      	mov	r3, r0
 8002d64:	461a      	mov	r2, r3
 8002d66:	4b06      	ldr	r3, [pc, #24]	@ (8002d80 <I2C3_Write+0x50>)
 8002d68:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002d6a:	f7ff ff3f 	bl	8002bec <verifyHAL_I2C_IS_OKAY>
}
 8002d6e:	bf00      	nop
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	0003d090 	.word	0x0003d090
 8002d7c:	20025b7c 	.word	0x20025b7c
 8002d80:	20025bd0 	.word	0x20025bd0

08002d84 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af04      	add	r7, sp, #16
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	603a      	str	r2, [r7, #0]
 8002d8e:	71fb      	strb	r3, [r7, #7]
 8002d90:	460b      	mov	r3, r1
 8002d92:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002d94:	79fb      	ldrb	r3, [r7, #7]
 8002d96:	b299      	uxth	r1, r3
 8002d98:	79bb      	ldrb	r3, [r7, #6]
 8002d9a:	b29a      	uxth	r2, r3
 8002d9c:	4b09      	ldr	r3, [pc, #36]	@ (8002dc4 <I2C3_Read+0x40>)
 8002d9e:	9302      	str	r3, [sp, #8]
 8002da0:	2301      	movs	r3, #1
 8002da2:	9301      	str	r3, [sp, #4]
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	2301      	movs	r3, #1
 8002daa:	4807      	ldr	r0, [pc, #28]	@ (8002dc8 <I2C3_Read+0x44>)
 8002dac:	f001 f810 	bl	8003dd0 <HAL_I2C_Mem_Read>
 8002db0:	4603      	mov	r3, r0
 8002db2:	461a      	mov	r2, r3
 8002db4:	4b05      	ldr	r3, [pc, #20]	@ (8002dcc <I2C3_Read+0x48>)
 8002db6:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002db8:	f7ff ff18 	bl	8002bec <verifyHAL_I2C_IS_OKAY>
}
 8002dbc:	bf00      	nop
 8002dbe:	3708      	adds	r7, #8
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	0003d090 	.word	0x0003d090
 8002dc8:	20025b7c 	.word	0x20025b7c
 8002dcc:	20025bd0 	.word	0x20025bd0

08002dd0 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	af04      	add	r7, sp, #16
 8002dd6:	603a      	str	r2, [r7, #0]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4603      	mov	r3, r0
 8002ddc:	71fb      	strb	r3, [r7, #7]
 8002dde:	460b      	mov	r3, r1
 8002de0:	71bb      	strb	r3, [r7, #6]
 8002de2:	4613      	mov	r3, r2
 8002de4:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 8002de6:	79fb      	ldrb	r3, [r7, #7]
 8002de8:	b299      	uxth	r1, r3
 8002dea:	79bb      	ldrb	r3, [r7, #6]
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	4b07      	ldr	r3, [pc, #28]	@ (8002e0c <I2C3_MulitByteRead+0x3c>)
 8002df0:	9302      	str	r3, [sp, #8]
 8002df2:	88bb      	ldrh	r3, [r7, #4]
 8002df4:	9301      	str	r3, [sp, #4]
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	4804      	ldr	r0, [pc, #16]	@ (8002e10 <I2C3_MulitByteRead+0x40>)
 8002dfe:	f000 ffe7 	bl	8003dd0 <HAL_I2C_Mem_Read>
}
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	0003d090 	.word	0x0003d090
 8002e10:	20025b7c 	.word	0x20025b7c

08002e14 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b084      	sub	sp, #16
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8002e1e:	204d      	movs	r0, #77	@ 0x4d
 8002e20:	f7ff fe06 	bl	8002a30 <STMPE811_Read>
 8002e24:	4603      	mov	r3, r0
 8002e26:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8002e28:	204e      	movs	r0, #78	@ 0x4e
 8002e2a:	f7ff fe01 	bl	8002a30 <STMPE811_Read>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002e32:	7a7b      	ldrb	r3, [r7, #9]
 8002e34:	021b      	lsls	r3, r3, #8
 8002e36:	b21a      	sxth	r2, r3
 8002e38:	7a3b      	ldrb	r3, [r7, #8]
 8002e3a:	b21b      	sxth	r3, r3
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8002e40:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002e44:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	dc06      	bgt.n	8002e5a <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 8002e4c:	89fb      	ldrh	r3, [r7, #14]
 8002e4e:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8002e52:	330c      	adds	r3, #12
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	81fb      	strh	r3, [r7, #14]
 8002e58:	e005      	b.n	8002e66 <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 8002e5a:	89fb      	ldrh	r3, [r7, #14]
 8002e5c:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8002e60:	3308      	adds	r3, #8
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8002e66:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002e6a:	4a18      	ldr	r2, [pc, #96]	@ (8002ecc <TM_STMPE811_ReadX+0xb8>)
 8002e6c:	fb82 1203 	smull	r1, r2, r2, r3
 8002e70:	441a      	add	r2, r3
 8002e72:	10d2      	asrs	r2, r2, #3
 8002e74:	17db      	asrs	r3, r3, #31
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8002e7a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002e7e:	2bef      	cmp	r3, #239	@ 0xef
 8002e80:	dd02      	ble.n	8002e88 <TM_STMPE811_ReadX+0x74>
        val = 239;
 8002e82:	23ef      	movs	r3, #239	@ 0xef
 8002e84:	81fb      	strh	r3, [r7, #14]
 8002e86:	e005      	b.n	8002e94 <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 8002e88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	da01      	bge.n	8002e94 <TM_STMPE811_ReadX+0x80>
        val = 0;
 8002e90:	2300      	movs	r3, #0
 8002e92:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8002e94:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002e98:	88fb      	ldrh	r3, [r7, #6]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	dd05      	ble.n	8002eaa <TM_STMPE811_ReadX+0x96>
 8002e9e:	89fa      	ldrh	r2, [r7, #14]
 8002ea0:	88fb      	ldrh	r3, [r7, #6]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	b21b      	sxth	r3, r3
 8002ea8:	e004      	b.n	8002eb4 <TM_STMPE811_ReadX+0xa0>
 8002eaa:	89fb      	ldrh	r3, [r7, #14]
 8002eac:	88fa      	ldrh	r2, [r7, #6]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	b21b      	sxth	r3, r3
 8002eb4:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8002eb6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002eba:	2b04      	cmp	r3, #4
 8002ebc:	dd01      	ble.n	8002ec2 <TM_STMPE811_ReadX+0xae>
        return val;
 8002ebe:	89fb      	ldrh	r3, [r7, #14]
 8002ec0:	e000      	b.n	8002ec4 <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 8002ec2:	88fb      	ldrh	r3, [r7, #6]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	88888889 	.word	0x88888889

08002ed0 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 8002eda:	204f      	movs	r0, #79	@ 0x4f
 8002edc:	f7ff fda8 	bl	8002a30 <STMPE811_Read>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 8002ee4:	2050      	movs	r0, #80	@ 0x50
 8002ee6:	f7ff fda3 	bl	8002a30 <STMPE811_Read>
 8002eea:	4603      	mov	r3, r0
 8002eec:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002eee:	7a7b      	ldrb	r3, [r7, #9]
 8002ef0:	021b      	lsls	r3, r3, #8
 8002ef2:	b21a      	sxth	r2, r3
 8002ef4:	7a3b      	ldrb	r3, [r7, #8]
 8002ef6:	b21b      	sxth	r3, r3
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 8002efc:	89fb      	ldrh	r3, [r7, #14]
 8002efe:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 8002f06:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f0a:	4a19      	ldr	r2, [pc, #100]	@ (8002f70 <TM_STMPE811_ReadY+0xa0>)
 8002f0c:	fb82 1203 	smull	r1, r2, r2, r3
 8002f10:	1052      	asrs	r2, r2, #1
 8002f12:	17db      	asrs	r3, r3, #31
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8002f18:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	dc02      	bgt.n	8002f26 <TM_STMPE811_ReadY+0x56>
        val = 0;
 8002f20:	2300      	movs	r3, #0
 8002f22:	81fb      	strh	r3, [r7, #14]
 8002f24:	e007      	b.n	8002f36 <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 8002f26:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f2a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002f2e:	db02      	blt.n	8002f36 <TM_STMPE811_ReadY+0x66>
        val = 319;
 8002f30:	f240 133f 	movw	r3, #319	@ 0x13f
 8002f34:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 8002f36:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002f3a:	88fb      	ldrh	r3, [r7, #6]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	dd05      	ble.n	8002f4c <TM_STMPE811_ReadY+0x7c>
 8002f40:	89fa      	ldrh	r2, [r7, #14]
 8002f42:	88fb      	ldrh	r3, [r7, #6]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	b21b      	sxth	r3, r3
 8002f4a:	e004      	b.n	8002f56 <TM_STMPE811_ReadY+0x86>
 8002f4c:	89fb      	ldrh	r3, [r7, #14]
 8002f4e:	88fa      	ldrh	r2, [r7, #6]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	b21b      	sxth	r3, r3
 8002f56:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 8002f58:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002f5c:	2b04      	cmp	r3, #4
 8002f5e:	dd01      	ble.n	8002f64 <TM_STMPE811_ReadY+0x94>
        return val;
 8002f60:	89fb      	ldrh	r3, [r7, #14]
 8002f62:	e000      	b.n	8002f66 <TM_STMPE811_ReadY+0x96>
    }
    return y;
 8002f64:	88fb      	ldrh	r3, [r7, #6]
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	2e8ba2e9 	.word	0x2e8ba2e9

08002f74 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0
}
 8002f78:	bf00      	nop
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
	...

08002f84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f88:	4b06      	ldr	r3, [pc, #24]	@ (8002fa4 <SystemInit+0x20>)
 8002f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f8e:	4a05      	ldr	r2, [pc, #20]	@ (8002fa4 <SystemInit+0x20>)
 8002f90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f98:	bf00      	nop
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	e000ed00 	.word	0xe000ed00

08002fa8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002fa8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002fe0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002fac:	f7ff ffea 	bl	8002f84 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002fb0:	480c      	ldr	r0, [pc, #48]	@ (8002fe4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002fb2:	490d      	ldr	r1, [pc, #52]	@ (8002fe8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002fb4:	4a0d      	ldr	r2, [pc, #52]	@ (8002fec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002fb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fb8:	e002      	b.n	8002fc0 <LoopCopyDataInit>

08002fba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fbe:	3304      	adds	r3, #4

08002fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fc4:	d3f9      	bcc.n	8002fba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002fc8:	4c0a      	ldr	r4, [pc, #40]	@ (8002ff4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002fca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fcc:	e001      	b.n	8002fd2 <LoopFillZerobss>

08002fce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fd0:	3204      	adds	r2, #4

08002fd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fd4:	d3fb      	bcc.n	8002fce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002fd6:	f003 fc31 	bl	800683c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fda:	f7fe fe2e 	bl	8001c3a <main>
  bx  lr    
 8002fde:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002fe0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002fe4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fe8:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8002fec:	0800839c 	.word	0x0800839c
  ldr r2, =_sbss
 8002ff0:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8002ff4:	20025bd8 	.word	0x20025bd8

08002ff8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ff8:	e7fe      	b.n	8002ff8 <ADC_IRQHandler>
	...

08002ffc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003000:	4b0e      	ldr	r3, [pc, #56]	@ (800303c <HAL_Init+0x40>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a0d      	ldr	r2, [pc, #52]	@ (800303c <HAL_Init+0x40>)
 8003006:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800300a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800300c:	4b0b      	ldr	r3, [pc, #44]	@ (800303c <HAL_Init+0x40>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a0a      	ldr	r2, [pc, #40]	@ (800303c <HAL_Init+0x40>)
 8003012:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003016:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003018:	4b08      	ldr	r3, [pc, #32]	@ (800303c <HAL_Init+0x40>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a07      	ldr	r2, [pc, #28]	@ (800303c <HAL_Init+0x40>)
 800301e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003022:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003024:	2003      	movs	r0, #3
 8003026:	f000 f973 	bl	8003310 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800302a:	2000      	movs	r0, #0
 800302c:	f000 f808 	bl	8003040 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003030:	f7ff f9c6 	bl	80023c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40023c00 	.word	0x40023c00

08003040 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003048:	4b12      	ldr	r3, [pc, #72]	@ (8003094 <HAL_InitTick+0x54>)
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	4b12      	ldr	r3, [pc, #72]	@ (8003098 <HAL_InitTick+0x58>)
 800304e:	781b      	ldrb	r3, [r3, #0]
 8003050:	4619      	mov	r1, r3
 8003052:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003056:	fbb3 f3f1 	udiv	r3, r3, r1
 800305a:	fbb2 f3f3 	udiv	r3, r2, r3
 800305e:	4618      	mov	r0, r3
 8003060:	f000 f999 	bl	8003396 <HAL_SYSTICK_Config>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e00e      	b.n	800308c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2b0f      	cmp	r3, #15
 8003072:	d80a      	bhi.n	800308a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003074:	2200      	movs	r2, #0
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	f04f 30ff 	mov.w	r0, #4294967295
 800307c:	f000 f953 	bl	8003326 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003080:	4a06      	ldr	r2, [pc, #24]	@ (800309c <HAL_InitTick+0x5c>)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003086:	2300      	movs	r3, #0
 8003088:	e000      	b.n	800308c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
}
 800308c:	4618      	mov	r0, r3
 800308e:	3708      	adds	r7, #8
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	20000018 	.word	0x20000018
 8003098:	20000020 	.word	0x20000020
 800309c:	2000001c 	.word	0x2000001c

080030a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030a4:	4b06      	ldr	r3, [pc, #24]	@ (80030c0 <HAL_IncTick+0x20>)
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	461a      	mov	r2, r3
 80030aa:	4b06      	ldr	r3, [pc, #24]	@ (80030c4 <HAL_IncTick+0x24>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4413      	add	r3, r2
 80030b0:	4a04      	ldr	r2, [pc, #16]	@ (80030c4 <HAL_IncTick+0x24>)
 80030b2:	6013      	str	r3, [r2, #0]
}
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	20000020 	.word	0x20000020
 80030c4:	20025bd4 	.word	0x20025bd4

080030c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  return uwTick;
 80030cc:	4b03      	ldr	r3, [pc, #12]	@ (80030dc <HAL_GetTick+0x14>)
 80030ce:	681b      	ldr	r3, [r3, #0]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	20025bd4 	.word	0x20025bd4

080030e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030e8:	f7ff ffee 	bl	80030c8 <HAL_GetTick>
 80030ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f8:	d005      	beq.n	8003106 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003124 <HAL_Delay+0x44>)
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	461a      	mov	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	4413      	add	r3, r2
 8003104:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003106:	bf00      	nop
 8003108:	f7ff ffde 	bl	80030c8 <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	429a      	cmp	r2, r3
 8003116:	d8f7      	bhi.n	8003108 <HAL_Delay+0x28>
  {
  }
}
 8003118:	bf00      	nop
 800311a:	bf00      	nop
 800311c:	3710      	adds	r7, #16
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20000020 	.word	0x20000020

08003128 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f003 0307 	and.w	r3, r3, #7
 8003136:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003138:	4b0c      	ldr	r3, [pc, #48]	@ (800316c <__NVIC_SetPriorityGrouping+0x44>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800313e:	68ba      	ldr	r2, [r7, #8]
 8003140:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003144:	4013      	ands	r3, r2
 8003146:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003150:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800315a:	4a04      	ldr	r2, [pc, #16]	@ (800316c <__NVIC_SetPriorityGrouping+0x44>)
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	60d3      	str	r3, [r2, #12]
}
 8003160:	bf00      	nop
 8003162:	3714      	adds	r7, #20
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr
 800316c:	e000ed00 	.word	0xe000ed00

08003170 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003174:	4b04      	ldr	r3, [pc, #16]	@ (8003188 <__NVIC_GetPriorityGrouping+0x18>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	0a1b      	lsrs	r3, r3, #8
 800317a:	f003 0307 	and.w	r3, r3, #7
}
 800317e:	4618      	mov	r0, r3
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	e000ed00 	.word	0xe000ed00

0800318c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	4603      	mov	r3, r0
 8003194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319a:	2b00      	cmp	r3, #0
 800319c:	db0b      	blt.n	80031b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	f003 021f 	and.w	r2, r3, #31
 80031a4:	4907      	ldr	r1, [pc, #28]	@ (80031c4 <__NVIC_EnableIRQ+0x38>)
 80031a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031aa:	095b      	lsrs	r3, r3, #5
 80031ac:	2001      	movs	r0, #1
 80031ae:	fa00 f202 	lsl.w	r2, r0, r2
 80031b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031b6:	bf00      	nop
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	e000e100 	.word	0xe000e100

080031c8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	4603      	mov	r3, r0
 80031d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	db12      	blt.n	8003200 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031da:	79fb      	ldrb	r3, [r7, #7]
 80031dc:	f003 021f 	and.w	r2, r3, #31
 80031e0:	490a      	ldr	r1, [pc, #40]	@ (800320c <__NVIC_DisableIRQ+0x44>)
 80031e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e6:	095b      	lsrs	r3, r3, #5
 80031e8:	2001      	movs	r0, #1
 80031ea:	fa00 f202 	lsl.w	r2, r0, r2
 80031ee:	3320      	adds	r3, #32
 80031f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80031f4:	f3bf 8f4f 	dsb	sy
}
 80031f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80031fa:	f3bf 8f6f 	isb	sy
}
 80031fe:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003200:	bf00      	nop
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	e000e100 	.word	0xe000e100

08003210 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	4603      	mov	r3, r0
 8003218:	6039      	str	r1, [r7, #0]
 800321a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800321c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003220:	2b00      	cmp	r3, #0
 8003222:	db0a      	blt.n	800323a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	b2da      	uxtb	r2, r3
 8003228:	490c      	ldr	r1, [pc, #48]	@ (800325c <__NVIC_SetPriority+0x4c>)
 800322a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322e:	0112      	lsls	r2, r2, #4
 8003230:	b2d2      	uxtb	r2, r2
 8003232:	440b      	add	r3, r1
 8003234:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003238:	e00a      	b.n	8003250 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	b2da      	uxtb	r2, r3
 800323e:	4908      	ldr	r1, [pc, #32]	@ (8003260 <__NVIC_SetPriority+0x50>)
 8003240:	79fb      	ldrb	r3, [r7, #7]
 8003242:	f003 030f 	and.w	r3, r3, #15
 8003246:	3b04      	subs	r3, #4
 8003248:	0112      	lsls	r2, r2, #4
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	440b      	add	r3, r1
 800324e:	761a      	strb	r2, [r3, #24]
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr
 800325c:	e000e100 	.word	0xe000e100
 8003260:	e000ed00 	.word	0xe000ed00

08003264 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003264:	b480      	push	{r7}
 8003266:	b089      	sub	sp, #36	@ 0x24
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f003 0307 	and.w	r3, r3, #7
 8003276:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	f1c3 0307 	rsb	r3, r3, #7
 800327e:	2b04      	cmp	r3, #4
 8003280:	bf28      	it	cs
 8003282:	2304      	movcs	r3, #4
 8003284:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	3304      	adds	r3, #4
 800328a:	2b06      	cmp	r3, #6
 800328c:	d902      	bls.n	8003294 <NVIC_EncodePriority+0x30>
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	3b03      	subs	r3, #3
 8003292:	e000      	b.n	8003296 <NVIC_EncodePriority+0x32>
 8003294:	2300      	movs	r3, #0
 8003296:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003298:	f04f 32ff 	mov.w	r2, #4294967295
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	43da      	mvns	r2, r3
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	401a      	ands	r2, r3
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032ac:	f04f 31ff 	mov.w	r1, #4294967295
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	fa01 f303 	lsl.w	r3, r1, r3
 80032b6:	43d9      	mvns	r1, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032bc:	4313      	orrs	r3, r2
         );
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3724      	adds	r7, #36	@ 0x24
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
	...

080032cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	3b01      	subs	r3, #1
 80032d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032dc:	d301      	bcc.n	80032e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032de:	2301      	movs	r3, #1
 80032e0:	e00f      	b.n	8003302 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032e2:	4a0a      	ldr	r2, [pc, #40]	@ (800330c <SysTick_Config+0x40>)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	3b01      	subs	r3, #1
 80032e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032ea:	210f      	movs	r1, #15
 80032ec:	f04f 30ff 	mov.w	r0, #4294967295
 80032f0:	f7ff ff8e 	bl	8003210 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032f4:	4b05      	ldr	r3, [pc, #20]	@ (800330c <SysTick_Config+0x40>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032fa:	4b04      	ldr	r3, [pc, #16]	@ (800330c <SysTick_Config+0x40>)
 80032fc:	2207      	movs	r2, #7
 80032fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	3708      	adds	r7, #8
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	e000e010 	.word	0xe000e010

08003310 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f7ff ff05 	bl	8003128 <__NVIC_SetPriorityGrouping>
}
 800331e:	bf00      	nop
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}

08003326 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003326:	b580      	push	{r7, lr}
 8003328:	b086      	sub	sp, #24
 800332a:	af00      	add	r7, sp, #0
 800332c:	4603      	mov	r3, r0
 800332e:	60b9      	str	r1, [r7, #8]
 8003330:	607a      	str	r2, [r7, #4]
 8003332:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003334:	2300      	movs	r3, #0
 8003336:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003338:	f7ff ff1a 	bl	8003170 <__NVIC_GetPriorityGrouping>
 800333c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	68b9      	ldr	r1, [r7, #8]
 8003342:	6978      	ldr	r0, [r7, #20]
 8003344:	f7ff ff8e 	bl	8003264 <NVIC_EncodePriority>
 8003348:	4602      	mov	r2, r0
 800334a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800334e:	4611      	mov	r1, r2
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff ff5d 	bl	8003210 <__NVIC_SetPriority>
}
 8003356:	bf00      	nop
 8003358:	3718      	adds	r7, #24
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800335e:	b580      	push	{r7, lr}
 8003360:	b082      	sub	sp, #8
 8003362:	af00      	add	r7, sp, #0
 8003364:	4603      	mov	r3, r0
 8003366:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff ff0d 	bl	800318c <__NVIC_EnableIRQ>
}
 8003372:	bf00      	nop
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800337a:	b580      	push	{r7, lr}
 800337c:	b082      	sub	sp, #8
 800337e:	af00      	add	r7, sp, #0
 8003380:	4603      	mov	r3, r0
 8003382:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff ff1d 	bl	80031c8 <__NVIC_DisableIRQ>
}
 800338e:	bf00      	nop
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003396:	b580      	push	{r7, lr}
 8003398:	b082      	sub	sp, #8
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f7ff ff94 	bl	80032cc <SysTick_Config>
 80033a4:	4603      	mov	r3, r0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3708      	adds	r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
	...

080033b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b089      	sub	sp, #36	@ 0x24
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033ba:	2300      	movs	r3, #0
 80033bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033be:	2300      	movs	r3, #0
 80033c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033c2:	2300      	movs	r3, #0
 80033c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033c6:	2300      	movs	r3, #0
 80033c8:	61fb      	str	r3, [r7, #28]
 80033ca:	e177      	b.n	80036bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033cc:	2201      	movs	r2, #1
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	697a      	ldr	r2, [r7, #20]
 80033dc:	4013      	ands	r3, r2
 80033de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	f040 8166 	bne.w	80036b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f003 0303 	and.w	r3, r3, #3
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d005      	beq.n	8003402 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d130      	bne.n	8003464 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	2203      	movs	r2, #3
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	43db      	mvns	r3, r3
 8003414:	69ba      	ldr	r2, [r7, #24]
 8003416:	4013      	ands	r3, r2
 8003418:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	fa02 f303 	lsl.w	r3, r2, r3
 8003426:	69ba      	ldr	r2, [r7, #24]
 8003428:	4313      	orrs	r3, r2
 800342a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003438:	2201      	movs	r2, #1
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	fa02 f303 	lsl.w	r3, r2, r3
 8003440:	43db      	mvns	r3, r3
 8003442:	69ba      	ldr	r2, [r7, #24]
 8003444:	4013      	ands	r3, r2
 8003446:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	091b      	lsrs	r3, r3, #4
 800344e:	f003 0201 	and.w	r2, r3, #1
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	fa02 f303 	lsl.w	r3, r2, r3
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	4313      	orrs	r3, r2
 800345c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f003 0303 	and.w	r3, r3, #3
 800346c:	2b03      	cmp	r3, #3
 800346e:	d017      	beq.n	80034a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	2203      	movs	r2, #3
 800347c:	fa02 f303 	lsl.w	r3, r2, r3
 8003480:	43db      	mvns	r3, r3
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	4013      	ands	r3, r2
 8003486:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	689a      	ldr	r2, [r3, #8]
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	005b      	lsls	r3, r3, #1
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	4313      	orrs	r3, r2
 8003498:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f003 0303 	and.w	r3, r3, #3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d123      	bne.n	80034f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	08da      	lsrs	r2, r3, #3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	3208      	adds	r2, #8
 80034b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	f003 0307 	and.w	r3, r3, #7
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	220f      	movs	r2, #15
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	43db      	mvns	r3, r3
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	4013      	ands	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	691a      	ldr	r2, [r3, #16]
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	f003 0307 	and.w	r3, r3, #7
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	fa02 f303 	lsl.w	r3, r2, r3
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	08da      	lsrs	r2, r3, #3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	3208      	adds	r2, #8
 80034ee:	69b9      	ldr	r1, [r7, #24]
 80034f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	2203      	movs	r2, #3
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	43db      	mvns	r3, r3
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4013      	ands	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f003 0203 	and.w	r2, r3, #3
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	4313      	orrs	r3, r2
 8003520:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003530:	2b00      	cmp	r3, #0
 8003532:	f000 80c0 	beq.w	80036b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003536:	2300      	movs	r3, #0
 8003538:	60fb      	str	r3, [r7, #12]
 800353a:	4b66      	ldr	r3, [pc, #408]	@ (80036d4 <HAL_GPIO_Init+0x324>)
 800353c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353e:	4a65      	ldr	r2, [pc, #404]	@ (80036d4 <HAL_GPIO_Init+0x324>)
 8003540:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003544:	6453      	str	r3, [r2, #68]	@ 0x44
 8003546:	4b63      	ldr	r3, [pc, #396]	@ (80036d4 <HAL_GPIO_Init+0x324>)
 8003548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800354e:	60fb      	str	r3, [r7, #12]
 8003550:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003552:	4a61      	ldr	r2, [pc, #388]	@ (80036d8 <HAL_GPIO_Init+0x328>)
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	089b      	lsrs	r3, r3, #2
 8003558:	3302      	adds	r3, #2
 800355a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800355e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f003 0303 	and.w	r3, r3, #3
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	220f      	movs	r2, #15
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	43db      	mvns	r3, r3
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	4013      	ands	r3, r2
 8003574:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a58      	ldr	r2, [pc, #352]	@ (80036dc <HAL_GPIO_Init+0x32c>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d037      	beq.n	80035ee <HAL_GPIO_Init+0x23e>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a57      	ldr	r2, [pc, #348]	@ (80036e0 <HAL_GPIO_Init+0x330>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d031      	beq.n	80035ea <HAL_GPIO_Init+0x23a>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a56      	ldr	r2, [pc, #344]	@ (80036e4 <HAL_GPIO_Init+0x334>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d02b      	beq.n	80035e6 <HAL_GPIO_Init+0x236>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a55      	ldr	r2, [pc, #340]	@ (80036e8 <HAL_GPIO_Init+0x338>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d025      	beq.n	80035e2 <HAL_GPIO_Init+0x232>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a54      	ldr	r2, [pc, #336]	@ (80036ec <HAL_GPIO_Init+0x33c>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d01f      	beq.n	80035de <HAL_GPIO_Init+0x22e>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a53      	ldr	r2, [pc, #332]	@ (80036f0 <HAL_GPIO_Init+0x340>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d019      	beq.n	80035da <HAL_GPIO_Init+0x22a>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a52      	ldr	r2, [pc, #328]	@ (80036f4 <HAL_GPIO_Init+0x344>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d013      	beq.n	80035d6 <HAL_GPIO_Init+0x226>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a51      	ldr	r2, [pc, #324]	@ (80036f8 <HAL_GPIO_Init+0x348>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d00d      	beq.n	80035d2 <HAL_GPIO_Init+0x222>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a50      	ldr	r2, [pc, #320]	@ (80036fc <HAL_GPIO_Init+0x34c>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d007      	beq.n	80035ce <HAL_GPIO_Init+0x21e>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a4f      	ldr	r2, [pc, #316]	@ (8003700 <HAL_GPIO_Init+0x350>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d101      	bne.n	80035ca <HAL_GPIO_Init+0x21a>
 80035c6:	2309      	movs	r3, #9
 80035c8:	e012      	b.n	80035f0 <HAL_GPIO_Init+0x240>
 80035ca:	230a      	movs	r3, #10
 80035cc:	e010      	b.n	80035f0 <HAL_GPIO_Init+0x240>
 80035ce:	2308      	movs	r3, #8
 80035d0:	e00e      	b.n	80035f0 <HAL_GPIO_Init+0x240>
 80035d2:	2307      	movs	r3, #7
 80035d4:	e00c      	b.n	80035f0 <HAL_GPIO_Init+0x240>
 80035d6:	2306      	movs	r3, #6
 80035d8:	e00a      	b.n	80035f0 <HAL_GPIO_Init+0x240>
 80035da:	2305      	movs	r3, #5
 80035dc:	e008      	b.n	80035f0 <HAL_GPIO_Init+0x240>
 80035de:	2304      	movs	r3, #4
 80035e0:	e006      	b.n	80035f0 <HAL_GPIO_Init+0x240>
 80035e2:	2303      	movs	r3, #3
 80035e4:	e004      	b.n	80035f0 <HAL_GPIO_Init+0x240>
 80035e6:	2302      	movs	r3, #2
 80035e8:	e002      	b.n	80035f0 <HAL_GPIO_Init+0x240>
 80035ea:	2301      	movs	r3, #1
 80035ec:	e000      	b.n	80035f0 <HAL_GPIO_Init+0x240>
 80035ee:	2300      	movs	r3, #0
 80035f0:	69fa      	ldr	r2, [r7, #28]
 80035f2:	f002 0203 	and.w	r2, r2, #3
 80035f6:	0092      	lsls	r2, r2, #2
 80035f8:	4093      	lsls	r3, r2
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003600:	4935      	ldr	r1, [pc, #212]	@ (80036d8 <HAL_GPIO_Init+0x328>)
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	089b      	lsrs	r3, r3, #2
 8003606:	3302      	adds	r3, #2
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800360e:	4b3d      	ldr	r3, [pc, #244]	@ (8003704 <HAL_GPIO_Init+0x354>)
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	43db      	mvns	r3, r3
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	4013      	ands	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	4313      	orrs	r3, r2
 8003630:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003632:	4a34      	ldr	r2, [pc, #208]	@ (8003704 <HAL_GPIO_Init+0x354>)
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003638:	4b32      	ldr	r3, [pc, #200]	@ (8003704 <HAL_GPIO_Init+0x354>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	43db      	mvns	r3, r3
 8003642:	69ba      	ldr	r2, [r7, #24]
 8003644:	4013      	ands	r3, r2
 8003646:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d003      	beq.n	800365c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	4313      	orrs	r3, r2
 800365a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800365c:	4a29      	ldr	r2, [pc, #164]	@ (8003704 <HAL_GPIO_Init+0x354>)
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003662:	4b28      	ldr	r3, [pc, #160]	@ (8003704 <HAL_GPIO_Init+0x354>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	43db      	mvns	r3, r3
 800366c:	69ba      	ldr	r2, [r7, #24]
 800366e:	4013      	ands	r3, r2
 8003670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d003      	beq.n	8003686 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	4313      	orrs	r3, r2
 8003684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003686:	4a1f      	ldr	r2, [pc, #124]	@ (8003704 <HAL_GPIO_Init+0x354>)
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800368c:	4b1d      	ldr	r3, [pc, #116]	@ (8003704 <HAL_GPIO_Init+0x354>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	43db      	mvns	r3, r3
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	4013      	ands	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d003      	beq.n	80036b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036b0:	4a14      	ldr	r2, [pc, #80]	@ (8003704 <HAL_GPIO_Init+0x354>)
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	3301      	adds	r3, #1
 80036ba:	61fb      	str	r3, [r7, #28]
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	2b0f      	cmp	r3, #15
 80036c0:	f67f ae84 	bls.w	80033cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036c4:	bf00      	nop
 80036c6:	bf00      	nop
 80036c8:	3724      	adds	r7, #36	@ 0x24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	40023800 	.word	0x40023800
 80036d8:	40013800 	.word	0x40013800
 80036dc:	40020000 	.word	0x40020000
 80036e0:	40020400 	.word	0x40020400
 80036e4:	40020800 	.word	0x40020800
 80036e8:	40020c00 	.word	0x40020c00
 80036ec:	40021000 	.word	0x40021000
 80036f0:	40021400 	.word	0x40021400
 80036f4:	40021800 	.word	0x40021800
 80036f8:	40021c00 	.word	0x40021c00
 80036fc:	40022000 	.word	0x40022000
 8003700:	40022400 	.word	0x40022400
 8003704:	40013c00 	.word	0x40013c00

08003708 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003708:	b480      	push	{r7}
 800370a:	b087      	sub	sp, #28
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003712:	2300      	movs	r3, #0
 8003714:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003716:	2300      	movs	r3, #0
 8003718:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800371a:	2300      	movs	r3, #0
 800371c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800371e:	2300      	movs	r3, #0
 8003720:	617b      	str	r3, [r7, #20]
 8003722:	e0d9      	b.n	80038d8 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003724:	2201      	movs	r2, #1
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	4013      	ands	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	429a      	cmp	r2, r3
 800373c:	f040 80c9 	bne.w	80038d2 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003740:	4a6b      	ldr	r2, [pc, #428]	@ (80038f0 <HAL_GPIO_DeInit+0x1e8>)
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	089b      	lsrs	r3, r3, #2
 8003746:	3302      	adds	r3, #2
 8003748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800374c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	f003 0303 	and.w	r3, r3, #3
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	220f      	movs	r2, #15
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	4013      	ands	r3, r2
 8003760:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a63      	ldr	r2, [pc, #396]	@ (80038f4 <HAL_GPIO_DeInit+0x1ec>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d037      	beq.n	80037da <HAL_GPIO_DeInit+0xd2>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a62      	ldr	r2, [pc, #392]	@ (80038f8 <HAL_GPIO_DeInit+0x1f0>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d031      	beq.n	80037d6 <HAL_GPIO_DeInit+0xce>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a61      	ldr	r2, [pc, #388]	@ (80038fc <HAL_GPIO_DeInit+0x1f4>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d02b      	beq.n	80037d2 <HAL_GPIO_DeInit+0xca>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a60      	ldr	r2, [pc, #384]	@ (8003900 <HAL_GPIO_DeInit+0x1f8>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d025      	beq.n	80037ce <HAL_GPIO_DeInit+0xc6>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a5f      	ldr	r2, [pc, #380]	@ (8003904 <HAL_GPIO_DeInit+0x1fc>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d01f      	beq.n	80037ca <HAL_GPIO_DeInit+0xc2>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a5e      	ldr	r2, [pc, #376]	@ (8003908 <HAL_GPIO_DeInit+0x200>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d019      	beq.n	80037c6 <HAL_GPIO_DeInit+0xbe>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a5d      	ldr	r2, [pc, #372]	@ (800390c <HAL_GPIO_DeInit+0x204>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d013      	beq.n	80037c2 <HAL_GPIO_DeInit+0xba>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a5c      	ldr	r2, [pc, #368]	@ (8003910 <HAL_GPIO_DeInit+0x208>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d00d      	beq.n	80037be <HAL_GPIO_DeInit+0xb6>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a5b      	ldr	r2, [pc, #364]	@ (8003914 <HAL_GPIO_DeInit+0x20c>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d007      	beq.n	80037ba <HAL_GPIO_DeInit+0xb2>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a5a      	ldr	r2, [pc, #360]	@ (8003918 <HAL_GPIO_DeInit+0x210>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d101      	bne.n	80037b6 <HAL_GPIO_DeInit+0xae>
 80037b2:	2309      	movs	r3, #9
 80037b4:	e012      	b.n	80037dc <HAL_GPIO_DeInit+0xd4>
 80037b6:	230a      	movs	r3, #10
 80037b8:	e010      	b.n	80037dc <HAL_GPIO_DeInit+0xd4>
 80037ba:	2308      	movs	r3, #8
 80037bc:	e00e      	b.n	80037dc <HAL_GPIO_DeInit+0xd4>
 80037be:	2307      	movs	r3, #7
 80037c0:	e00c      	b.n	80037dc <HAL_GPIO_DeInit+0xd4>
 80037c2:	2306      	movs	r3, #6
 80037c4:	e00a      	b.n	80037dc <HAL_GPIO_DeInit+0xd4>
 80037c6:	2305      	movs	r3, #5
 80037c8:	e008      	b.n	80037dc <HAL_GPIO_DeInit+0xd4>
 80037ca:	2304      	movs	r3, #4
 80037cc:	e006      	b.n	80037dc <HAL_GPIO_DeInit+0xd4>
 80037ce:	2303      	movs	r3, #3
 80037d0:	e004      	b.n	80037dc <HAL_GPIO_DeInit+0xd4>
 80037d2:	2302      	movs	r3, #2
 80037d4:	e002      	b.n	80037dc <HAL_GPIO_DeInit+0xd4>
 80037d6:	2301      	movs	r3, #1
 80037d8:	e000      	b.n	80037dc <HAL_GPIO_DeInit+0xd4>
 80037da:	2300      	movs	r3, #0
 80037dc:	697a      	ldr	r2, [r7, #20]
 80037de:	f002 0203 	and.w	r2, r2, #3
 80037e2:	0092      	lsls	r2, r2, #2
 80037e4:	4093      	lsls	r3, r2
 80037e6:	68ba      	ldr	r2, [r7, #8]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d132      	bne.n	8003852 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80037ec:	4b4b      	ldr	r3, [pc, #300]	@ (800391c <HAL_GPIO_DeInit+0x214>)
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	43db      	mvns	r3, r3
 80037f4:	4949      	ldr	r1, [pc, #292]	@ (800391c <HAL_GPIO_DeInit+0x214>)
 80037f6:	4013      	ands	r3, r2
 80037f8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80037fa:	4b48      	ldr	r3, [pc, #288]	@ (800391c <HAL_GPIO_DeInit+0x214>)
 80037fc:	685a      	ldr	r2, [r3, #4]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	43db      	mvns	r3, r3
 8003802:	4946      	ldr	r1, [pc, #280]	@ (800391c <HAL_GPIO_DeInit+0x214>)
 8003804:	4013      	ands	r3, r2
 8003806:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003808:	4b44      	ldr	r3, [pc, #272]	@ (800391c <HAL_GPIO_DeInit+0x214>)
 800380a:	68da      	ldr	r2, [r3, #12]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	43db      	mvns	r3, r3
 8003810:	4942      	ldr	r1, [pc, #264]	@ (800391c <HAL_GPIO_DeInit+0x214>)
 8003812:	4013      	ands	r3, r2
 8003814:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003816:	4b41      	ldr	r3, [pc, #260]	@ (800391c <HAL_GPIO_DeInit+0x214>)
 8003818:	689a      	ldr	r2, [r3, #8]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	43db      	mvns	r3, r3
 800381e:	493f      	ldr	r1, [pc, #252]	@ (800391c <HAL_GPIO_DeInit+0x214>)
 8003820:	4013      	ands	r3, r2
 8003822:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	f003 0303 	and.w	r3, r3, #3
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	220f      	movs	r2, #15
 800382e:	fa02 f303 	lsl.w	r3, r2, r3
 8003832:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003834:	4a2e      	ldr	r2, [pc, #184]	@ (80038f0 <HAL_GPIO_DeInit+0x1e8>)
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	089b      	lsrs	r3, r3, #2
 800383a:	3302      	adds	r3, #2
 800383c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	43da      	mvns	r2, r3
 8003844:	482a      	ldr	r0, [pc, #168]	@ (80038f0 <HAL_GPIO_DeInit+0x1e8>)
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	089b      	lsrs	r3, r3, #2
 800384a:	400a      	ands	r2, r1
 800384c:	3302      	adds	r3, #2
 800384e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	2103      	movs	r1, #3
 800385c:	fa01 f303 	lsl.w	r3, r1, r3
 8003860:	43db      	mvns	r3, r3
 8003862:	401a      	ands	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	08da      	lsrs	r2, r3, #3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	3208      	adds	r2, #8
 8003870:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	f003 0307 	and.w	r3, r3, #7
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	220f      	movs	r2, #15
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	43db      	mvns	r3, r3
 8003884:	697a      	ldr	r2, [r7, #20]
 8003886:	08d2      	lsrs	r2, r2, #3
 8003888:	4019      	ands	r1, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3208      	adds	r2, #8
 800388e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68da      	ldr	r2, [r3, #12]
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	2103      	movs	r1, #3
 800389c:	fa01 f303 	lsl.w	r3, r1, r3
 80038a0:	43db      	mvns	r3, r3
 80038a2:	401a      	ands	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685a      	ldr	r2, [r3, #4]
 80038ac:	2101      	movs	r1, #1
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	fa01 f303 	lsl.w	r3, r1, r3
 80038b4:	43db      	mvns	r3, r3
 80038b6:	401a      	ands	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689a      	ldr	r2, [r3, #8]
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	005b      	lsls	r3, r3, #1
 80038c4:	2103      	movs	r1, #3
 80038c6:	fa01 f303 	lsl.w	r3, r1, r3
 80038ca:	43db      	mvns	r3, r3
 80038cc:	401a      	ands	r2, r3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	3301      	adds	r3, #1
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	2b0f      	cmp	r3, #15
 80038dc:	f67f af22 	bls.w	8003724 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80038e0:	bf00      	nop
 80038e2:	bf00      	nop
 80038e4:	371c      	adds	r7, #28
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	40013800 	.word	0x40013800
 80038f4:	40020000 	.word	0x40020000
 80038f8:	40020400 	.word	0x40020400
 80038fc:	40020800 	.word	0x40020800
 8003900:	40020c00 	.word	0x40020c00
 8003904:	40021000 	.word	0x40021000
 8003908:	40021400 	.word	0x40021400
 800390c:	40021800 	.word	0x40021800
 8003910:	40021c00 	.word	0x40021c00
 8003914:	40022000 	.word	0x40022000
 8003918:	40022400 	.word	0x40022400
 800391c:	40013c00 	.word	0x40013c00

08003920 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	460b      	mov	r3, r1
 800392a:	807b      	strh	r3, [r7, #2]
 800392c:	4613      	mov	r3, r2
 800392e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003930:	787b      	ldrb	r3, [r7, #1]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003936:	887a      	ldrh	r2, [r7, #2]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800393c:	e003      	b.n	8003946 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800393e:	887b      	ldrh	r3, [r7, #2]
 8003940:	041a      	lsls	r2, r3, #16
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	619a      	str	r2, [r3, #24]
}
 8003946:	bf00      	nop
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
	...

08003954 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d101      	bne.n	8003966 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e12b      	b.n	8003bbe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d106      	bne.n	8003980 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f7fe fd48 	bl	8002410 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2224      	movs	r2, #36	@ 0x24
 8003984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f022 0201 	bic.w	r2, r2, #1
 8003996:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80039b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80039b8:	f001 ff82 	bl	80058c0 <HAL_RCC_GetPCLK1Freq>
 80039bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	4a81      	ldr	r2, [pc, #516]	@ (8003bc8 <HAL_I2C_Init+0x274>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d807      	bhi.n	80039d8 <HAL_I2C_Init+0x84>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	4a80      	ldr	r2, [pc, #512]	@ (8003bcc <HAL_I2C_Init+0x278>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	bf94      	ite	ls
 80039d0:	2301      	movls	r3, #1
 80039d2:	2300      	movhi	r3, #0
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	e006      	b.n	80039e6 <HAL_I2C_Init+0x92>
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	4a7d      	ldr	r2, [pc, #500]	@ (8003bd0 <HAL_I2C_Init+0x27c>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	bf94      	ite	ls
 80039e0:	2301      	movls	r3, #1
 80039e2:	2300      	movhi	r3, #0
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e0e7      	b.n	8003bbe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	4a78      	ldr	r2, [pc, #480]	@ (8003bd4 <HAL_I2C_Init+0x280>)
 80039f2:	fba2 2303 	umull	r2, r3, r2, r3
 80039f6:	0c9b      	lsrs	r3, r3, #18
 80039f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	68ba      	ldr	r2, [r7, #8]
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	6a1b      	ldr	r3, [r3, #32]
 8003a14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	4a6a      	ldr	r2, [pc, #424]	@ (8003bc8 <HAL_I2C_Init+0x274>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d802      	bhi.n	8003a28 <HAL_I2C_Init+0xd4>
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	3301      	adds	r3, #1
 8003a26:	e009      	b.n	8003a3c <HAL_I2C_Init+0xe8>
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003a2e:	fb02 f303 	mul.w	r3, r2, r3
 8003a32:	4a69      	ldr	r2, [pc, #420]	@ (8003bd8 <HAL_I2C_Init+0x284>)
 8003a34:	fba2 2303 	umull	r2, r3, r2, r3
 8003a38:	099b      	lsrs	r3, r3, #6
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	6812      	ldr	r2, [r2, #0]
 8003a40:	430b      	orrs	r3, r1
 8003a42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	69db      	ldr	r3, [r3, #28]
 8003a4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003a4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	495c      	ldr	r1, [pc, #368]	@ (8003bc8 <HAL_I2C_Init+0x274>)
 8003a58:	428b      	cmp	r3, r1
 8003a5a:	d819      	bhi.n	8003a90 <HAL_I2C_Init+0x13c>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	1e59      	subs	r1, r3, #1
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	005b      	lsls	r3, r3, #1
 8003a66:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a6a:	1c59      	adds	r1, r3, #1
 8003a6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003a70:	400b      	ands	r3, r1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00a      	beq.n	8003a8c <HAL_I2C_Init+0x138>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	1e59      	subs	r1, r3, #1
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a84:	3301      	adds	r3, #1
 8003a86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a8a:	e051      	b.n	8003b30 <HAL_I2C_Init+0x1dc>
 8003a8c:	2304      	movs	r3, #4
 8003a8e:	e04f      	b.n	8003b30 <HAL_I2C_Init+0x1dc>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d111      	bne.n	8003abc <HAL_I2C_Init+0x168>
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	1e58      	subs	r0, r3, #1
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6859      	ldr	r1, [r3, #4]
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	440b      	add	r3, r1
 8003aa6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aaa:	3301      	adds	r3, #1
 8003aac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	bf0c      	ite	eq
 8003ab4:	2301      	moveq	r3, #1
 8003ab6:	2300      	movne	r3, #0
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	e012      	b.n	8003ae2 <HAL_I2C_Init+0x18e>
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	1e58      	subs	r0, r3, #1
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6859      	ldr	r1, [r3, #4]
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	440b      	add	r3, r1
 8003aca:	0099      	lsls	r1, r3, #2
 8003acc:	440b      	add	r3, r1
 8003ace:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	bf0c      	ite	eq
 8003adc:	2301      	moveq	r3, #1
 8003ade:	2300      	movne	r3, #0
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <HAL_I2C_Init+0x196>
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e022      	b.n	8003b30 <HAL_I2C_Init+0x1dc>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d10e      	bne.n	8003b10 <HAL_I2C_Init+0x1bc>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	1e58      	subs	r0, r3, #1
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6859      	ldr	r1, [r3, #4]
 8003afa:	460b      	mov	r3, r1
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	440b      	add	r3, r1
 8003b00:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b04:	3301      	adds	r3, #1
 8003b06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b0e:	e00f      	b.n	8003b30 <HAL_I2C_Init+0x1dc>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	1e58      	subs	r0, r3, #1
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6859      	ldr	r1, [r3, #4]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	0099      	lsls	r1, r3, #2
 8003b20:	440b      	add	r3, r1
 8003b22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b26:	3301      	adds	r3, #1
 8003b28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003b30:	6879      	ldr	r1, [r7, #4]
 8003b32:	6809      	ldr	r1, [r1, #0]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	69da      	ldr	r2, [r3, #28]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a1b      	ldr	r3, [r3, #32]
 8003b4a:	431a      	orrs	r2, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	430a      	orrs	r2, r1
 8003b52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003b5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6911      	ldr	r1, [r2, #16]
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	68d2      	ldr	r2, [r2, #12]
 8003b6a:	4311      	orrs	r1, r2
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6812      	ldr	r2, [r2, #0]
 8003b70:	430b      	orrs	r3, r1
 8003b72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	695a      	ldr	r2, [r3, #20]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	431a      	orrs	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f042 0201 	orr.w	r2, r2, #1
 8003b9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2220      	movs	r2, #32
 8003baa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	000186a0 	.word	0x000186a0
 8003bcc:	001e847f 	.word	0x001e847f
 8003bd0:	003d08ff 	.word	0x003d08ff
 8003bd4:	431bde83 	.word	0x431bde83
 8003bd8:	10624dd3 	.word	0x10624dd3

08003bdc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b088      	sub	sp, #32
 8003be0:	af02      	add	r7, sp, #8
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	4608      	mov	r0, r1
 8003be6:	4611      	mov	r1, r2
 8003be8:	461a      	mov	r2, r3
 8003bea:	4603      	mov	r3, r0
 8003bec:	817b      	strh	r3, [r7, #10]
 8003bee:	460b      	mov	r3, r1
 8003bf0:	813b      	strh	r3, [r7, #8]
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003bf6:	f7ff fa67 	bl	80030c8 <HAL_GetTick>
 8003bfa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	2b20      	cmp	r3, #32
 8003c06:	f040 80d9 	bne.w	8003dbc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	9300      	str	r3, [sp, #0]
 8003c0e:	2319      	movs	r3, #25
 8003c10:	2201      	movs	r2, #1
 8003c12:	496d      	ldr	r1, [pc, #436]	@ (8003dc8 <HAL_I2C_Mem_Write+0x1ec>)
 8003c14:	68f8      	ldr	r0, [r7, #12]
 8003c16:	f000 fc8b 	bl	8004530 <I2C_WaitOnFlagUntilTimeout>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d001      	beq.n	8003c24 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003c20:	2302      	movs	r3, #2
 8003c22:	e0cc      	b.n	8003dbe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d101      	bne.n	8003c32 <HAL_I2C_Mem_Write+0x56>
 8003c2e:	2302      	movs	r3, #2
 8003c30:	e0c5      	b.n	8003dbe <HAL_I2C_Mem_Write+0x1e2>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2201      	movs	r2, #1
 8003c36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d007      	beq.n	8003c58 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f042 0201 	orr.w	r2, r2, #1
 8003c56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2221      	movs	r2, #33	@ 0x21
 8003c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2240      	movs	r2, #64	@ 0x40
 8003c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6a3a      	ldr	r2, [r7, #32]
 8003c82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003c88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	4a4d      	ldr	r2, [pc, #308]	@ (8003dcc <HAL_I2C_Mem_Write+0x1f0>)
 8003c98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c9a:	88f8      	ldrh	r0, [r7, #6]
 8003c9c:	893a      	ldrh	r2, [r7, #8]
 8003c9e:	8979      	ldrh	r1, [r7, #10]
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	9301      	str	r3, [sp, #4]
 8003ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ca6:	9300      	str	r3, [sp, #0]
 8003ca8:	4603      	mov	r3, r0
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 fac2 	bl	8004234 <I2C_RequestMemoryWrite>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d052      	beq.n	8003d5c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e081      	b.n	8003dbe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cbe:	68f8      	ldr	r0, [r7, #12]
 8003cc0:	f000 fd50 	bl	8004764 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d00d      	beq.n	8003ce6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cce:	2b04      	cmp	r3, #4
 8003cd0:	d107      	bne.n	8003ce2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ce0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e06b      	b.n	8003dbe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cea:	781a      	ldrb	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf6:	1c5a      	adds	r2, r3, #1
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d00:	3b01      	subs	r3, #1
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	f003 0304 	and.w	r3, r3, #4
 8003d20:	2b04      	cmp	r3, #4
 8003d22:	d11b      	bne.n	8003d5c <HAL_I2C_Mem_Write+0x180>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d017      	beq.n	8003d5c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d30:	781a      	ldrb	r2, [r3, #0]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3c:	1c5a      	adds	r2, r3, #1
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d46:	3b01      	subs	r3, #1
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	3b01      	subs	r3, #1
 8003d56:	b29a      	uxth	r2, r3
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1aa      	bne.n	8003cba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d68:	68f8      	ldr	r0, [r7, #12]
 8003d6a:	f000 fd43 	bl	80047f4 <I2C_WaitOnBTFFlagUntilTimeout>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d00d      	beq.n	8003d90 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	2b04      	cmp	r3, #4
 8003d7a:	d107      	bne.n	8003d8c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d8a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e016      	b.n	8003dbe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2220      	movs	r2, #32
 8003da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003db8:	2300      	movs	r3, #0
 8003dba:	e000      	b.n	8003dbe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003dbc:	2302      	movs	r3, #2
  }
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	00100002 	.word	0x00100002
 8003dcc:	ffff0000 	.word	0xffff0000

08003dd0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b08c      	sub	sp, #48	@ 0x30
 8003dd4:	af02      	add	r7, sp, #8
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	4608      	mov	r0, r1
 8003dda:	4611      	mov	r1, r2
 8003ddc:	461a      	mov	r2, r3
 8003dde:	4603      	mov	r3, r0
 8003de0:	817b      	strh	r3, [r7, #10]
 8003de2:	460b      	mov	r3, r1
 8003de4:	813b      	strh	r3, [r7, #8]
 8003de6:	4613      	mov	r3, r2
 8003de8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003dea:	f7ff f96d 	bl	80030c8 <HAL_GetTick>
 8003dee:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	2b20      	cmp	r3, #32
 8003dfa:	f040 8214 	bne.w	8004226 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	2319      	movs	r3, #25
 8003e04:	2201      	movs	r2, #1
 8003e06:	497b      	ldr	r1, [pc, #492]	@ (8003ff4 <HAL_I2C_Mem_Read+0x224>)
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f000 fb91 	bl	8004530 <I2C_WaitOnFlagUntilTimeout>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d001      	beq.n	8003e18 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003e14:	2302      	movs	r3, #2
 8003e16:	e207      	b.n	8004228 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d101      	bne.n	8003e26 <HAL_I2C_Mem_Read+0x56>
 8003e22:	2302      	movs	r3, #2
 8003e24:	e200      	b.n	8004228 <HAL_I2C_Mem_Read+0x458>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0301 	and.w	r3, r3, #1
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d007      	beq.n	8003e4c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f042 0201 	orr.w	r2, r2, #1
 8003e4a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e5a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2222      	movs	r2, #34	@ 0x22
 8003e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2240      	movs	r2, #64	@ 0x40
 8003e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e76:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003e7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	4a5b      	ldr	r2, [pc, #364]	@ (8003ff8 <HAL_I2C_Mem_Read+0x228>)
 8003e8c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e8e:	88f8      	ldrh	r0, [r7, #6]
 8003e90:	893a      	ldrh	r2, [r7, #8]
 8003e92:	8979      	ldrh	r1, [r7, #10]
 8003e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e96:	9301      	str	r3, [sp, #4]
 8003e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e9a:	9300      	str	r3, [sp, #0]
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 fa5e 	bl	8004360 <I2C_RequestMemoryRead>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e1bc      	b.n	8004228 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d113      	bne.n	8003ede <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	623b      	str	r3, [r7, #32]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	695b      	ldr	r3, [r3, #20]
 8003ec0:	623b      	str	r3, [r7, #32]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	623b      	str	r3, [r7, #32]
 8003eca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eda:	601a      	str	r2, [r3, #0]
 8003edc:	e190      	b.n	8004200 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d11b      	bne.n	8003f1e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ef4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	61fb      	str	r3, [r7, #28]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	695b      	ldr	r3, [r3, #20]
 8003f00:	61fb      	str	r3, [r7, #28]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	61fb      	str	r3, [r7, #28]
 8003f0a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f1a:	601a      	str	r2, [r3, #0]
 8003f1c:	e170      	b.n	8004200 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d11b      	bne.n	8003f5e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f34:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f46:	2300      	movs	r3, #0
 8003f48:	61bb      	str	r3, [r7, #24]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	695b      	ldr	r3, [r3, #20]
 8003f50:	61bb      	str	r3, [r7, #24]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	699b      	ldr	r3, [r3, #24]
 8003f58:	61bb      	str	r3, [r7, #24]
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	e150      	b.n	8004200 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f5e:	2300      	movs	r3, #0
 8003f60:	617b      	str	r3, [r7, #20]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	695b      	ldr	r3, [r3, #20]
 8003f68:	617b      	str	r3, [r7, #20]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	699b      	ldr	r3, [r3, #24]
 8003f70:	617b      	str	r3, [r7, #20]
 8003f72:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003f74:	e144      	b.n	8004200 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f7a:	2b03      	cmp	r3, #3
 8003f7c:	f200 80f1 	bhi.w	8004162 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d123      	bne.n	8003fd0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f8a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f000 fc79 	bl	8004884 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e145      	b.n	8004228 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	691a      	ldr	r2, [r3, #16]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa6:	b2d2      	uxtb	r2, r2
 8003fa8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fae:	1c5a      	adds	r2, r3, #1
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fb8:	3b01      	subs	r3, #1
 8003fba:	b29a      	uxth	r2, r3
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003fce:	e117      	b.n	8004200 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d14e      	bne.n	8004076 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fde:	2200      	movs	r2, #0
 8003fe0:	4906      	ldr	r1, [pc, #24]	@ (8003ffc <HAL_I2C_Mem_Read+0x22c>)
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 faa4 	bl	8004530 <I2C_WaitOnFlagUntilTimeout>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d008      	beq.n	8004000 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e11a      	b.n	8004228 <HAL_I2C_Mem_Read+0x458>
 8003ff2:	bf00      	nop
 8003ff4:	00100002 	.word	0x00100002
 8003ff8:	ffff0000 	.word	0xffff0000
 8003ffc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800400e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	691a      	ldr	r2, [r3, #16]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401a:	b2d2      	uxtb	r2, r2
 800401c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004022:	1c5a      	adds	r2, r3, #1
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800402c:	3b01      	subs	r3, #1
 800402e:	b29a      	uxth	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004038:	b29b      	uxth	r3, r3
 800403a:	3b01      	subs	r3, #1
 800403c:	b29a      	uxth	r2, r3
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	691a      	ldr	r2, [r3, #16]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800404c:	b2d2      	uxtb	r2, r2
 800404e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004054:	1c5a      	adds	r2, r3, #1
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800405e:	3b01      	subs	r3, #1
 8004060:	b29a      	uxth	r2, r3
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800406a:	b29b      	uxth	r3, r3
 800406c:	3b01      	subs	r3, #1
 800406e:	b29a      	uxth	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004074:	e0c4      	b.n	8004200 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004078:	9300      	str	r3, [sp, #0]
 800407a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800407c:	2200      	movs	r2, #0
 800407e:	496c      	ldr	r1, [pc, #432]	@ (8004230 <HAL_I2C_Mem_Read+0x460>)
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f000 fa55 	bl	8004530 <I2C_WaitOnFlagUntilTimeout>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d001      	beq.n	8004090 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e0cb      	b.n	8004228 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800409e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	691a      	ldr	r2, [r3, #16]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040aa:	b2d2      	uxtb	r2, r2
 80040ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b2:	1c5a      	adds	r2, r3, #1
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040bc:	3b01      	subs	r3, #1
 80040be:	b29a      	uxth	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	3b01      	subs	r3, #1
 80040cc:	b29a      	uxth	r2, r3
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80040d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040d8:	2200      	movs	r2, #0
 80040da:	4955      	ldr	r1, [pc, #340]	@ (8004230 <HAL_I2C_Mem_Read+0x460>)
 80040dc:	68f8      	ldr	r0, [r7, #12]
 80040de:	f000 fa27 	bl	8004530 <I2C_WaitOnFlagUntilTimeout>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d001      	beq.n	80040ec <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e09d      	b.n	8004228 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	691a      	ldr	r2, [r3, #16]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004106:	b2d2      	uxtb	r2, r2
 8004108:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410e:	1c5a      	adds	r2, r3, #1
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004118:	3b01      	subs	r3, #1
 800411a:	b29a      	uxth	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004124:	b29b      	uxth	r3, r3
 8004126:	3b01      	subs	r3, #1
 8004128:	b29a      	uxth	r2, r3
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	691a      	ldr	r2, [r3, #16]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004138:	b2d2      	uxtb	r2, r2
 800413a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004140:	1c5a      	adds	r2, r3, #1
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800414a:	3b01      	subs	r3, #1
 800414c:	b29a      	uxth	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004156:	b29b      	uxth	r3, r3
 8004158:	3b01      	subs	r3, #1
 800415a:	b29a      	uxth	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004160:	e04e      	b.n	8004200 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004164:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004166:	68f8      	ldr	r0, [r7, #12]
 8004168:	f000 fb8c 	bl	8004884 <I2C_WaitOnRXNEFlagUntilTimeout>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e058      	b.n	8004228 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	691a      	ldr	r2, [r3, #16]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004180:	b2d2      	uxtb	r2, r2
 8004182:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004188:	1c5a      	adds	r2, r3, #1
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004192:	3b01      	subs	r3, #1
 8004194:	b29a      	uxth	r2, r3
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800419e:	b29b      	uxth	r3, r3
 80041a0:	3b01      	subs	r3, #1
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	695b      	ldr	r3, [r3, #20]
 80041ae:	f003 0304 	and.w	r3, r3, #4
 80041b2:	2b04      	cmp	r3, #4
 80041b4:	d124      	bne.n	8004200 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ba:	2b03      	cmp	r3, #3
 80041bc:	d107      	bne.n	80041ce <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041cc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	691a      	ldr	r2, [r3, #16]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d8:	b2d2      	uxtb	r2, r2
 80041da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e0:	1c5a      	adds	r2, r3, #1
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ea:	3b01      	subs	r3, #1
 80041ec:	b29a      	uxth	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	3b01      	subs	r3, #1
 80041fa:	b29a      	uxth	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004204:	2b00      	cmp	r3, #0
 8004206:	f47f aeb6 	bne.w	8003f76 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2220      	movs	r2, #32
 800420e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004222:	2300      	movs	r3, #0
 8004224:	e000      	b.n	8004228 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004226:	2302      	movs	r3, #2
  }
}
 8004228:	4618      	mov	r0, r3
 800422a:	3728      	adds	r7, #40	@ 0x28
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	00010004 	.word	0x00010004

08004234 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b088      	sub	sp, #32
 8004238:	af02      	add	r7, sp, #8
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	4608      	mov	r0, r1
 800423e:	4611      	mov	r1, r2
 8004240:	461a      	mov	r2, r3
 8004242:	4603      	mov	r3, r0
 8004244:	817b      	strh	r3, [r7, #10]
 8004246:	460b      	mov	r3, r1
 8004248:	813b      	strh	r3, [r7, #8]
 800424a:	4613      	mov	r3, r2
 800424c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800425c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	9300      	str	r3, [sp, #0]
 8004262:	6a3b      	ldr	r3, [r7, #32]
 8004264:	2200      	movs	r2, #0
 8004266:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800426a:	68f8      	ldr	r0, [r7, #12]
 800426c:	f000 f960 	bl	8004530 <I2C_WaitOnFlagUntilTimeout>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00d      	beq.n	8004292 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004280:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004284:	d103      	bne.n	800428e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800428c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e05f      	b.n	8004352 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004292:	897b      	ldrh	r3, [r7, #10]
 8004294:	b2db      	uxtb	r3, r3
 8004296:	461a      	mov	r2, r3
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80042a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a4:	6a3a      	ldr	r2, [r7, #32]
 80042a6:	492d      	ldr	r1, [pc, #180]	@ (800435c <I2C_RequestMemoryWrite+0x128>)
 80042a8:	68f8      	ldr	r0, [r7, #12]
 80042aa:	f000 f9bb 	bl	8004624 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d001      	beq.n	80042b8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e04c      	b.n	8004352 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042b8:	2300      	movs	r3, #0
 80042ba:	617b      	str	r3, [r7, #20]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	617b      	str	r3, [r7, #20]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	617b      	str	r3, [r7, #20]
 80042cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042d0:	6a39      	ldr	r1, [r7, #32]
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f000 fa46 	bl	8004764 <I2C_WaitOnTXEFlagUntilTimeout>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00d      	beq.n	80042fa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e2:	2b04      	cmp	r3, #4
 80042e4:	d107      	bne.n	80042f6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e02b      	b.n	8004352 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042fa:	88fb      	ldrh	r3, [r7, #6]
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d105      	bne.n	800430c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004300:	893b      	ldrh	r3, [r7, #8]
 8004302:	b2da      	uxtb	r2, r3
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	611a      	str	r2, [r3, #16]
 800430a:	e021      	b.n	8004350 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800430c:	893b      	ldrh	r3, [r7, #8]
 800430e:	0a1b      	lsrs	r3, r3, #8
 8004310:	b29b      	uxth	r3, r3
 8004312:	b2da      	uxtb	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800431a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800431c:	6a39      	ldr	r1, [r7, #32]
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 fa20 	bl	8004764 <I2C_WaitOnTXEFlagUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00d      	beq.n	8004346 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432e:	2b04      	cmp	r3, #4
 8004330:	d107      	bne.n	8004342 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004340:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e005      	b.n	8004352 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004346:	893b      	ldrh	r3, [r7, #8]
 8004348:	b2da      	uxtb	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	3718      	adds	r7, #24
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	00010002 	.word	0x00010002

08004360 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b088      	sub	sp, #32
 8004364:	af02      	add	r7, sp, #8
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	4608      	mov	r0, r1
 800436a:	4611      	mov	r1, r2
 800436c:	461a      	mov	r2, r3
 800436e:	4603      	mov	r3, r0
 8004370:	817b      	strh	r3, [r7, #10]
 8004372:	460b      	mov	r3, r1
 8004374:	813b      	strh	r3, [r7, #8]
 8004376:	4613      	mov	r3, r2
 8004378:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004388:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004398:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800439a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439c:	9300      	str	r3, [sp, #0]
 800439e:	6a3b      	ldr	r3, [r7, #32]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f000 f8c2 	bl	8004530 <I2C_WaitOnFlagUntilTimeout>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00d      	beq.n	80043ce <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043c0:	d103      	bne.n	80043ca <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e0aa      	b.n	8004524 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80043ce:	897b      	ldrh	r3, [r7, #10]
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	461a      	mov	r2, r3
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80043dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e0:	6a3a      	ldr	r2, [r7, #32]
 80043e2:	4952      	ldr	r1, [pc, #328]	@ (800452c <I2C_RequestMemoryRead+0x1cc>)
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f000 f91d 	bl	8004624 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d001      	beq.n	80043f4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e097      	b.n	8004524 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043f4:	2300      	movs	r3, #0
 80043f6:	617b      	str	r3, [r7, #20]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	695b      	ldr	r3, [r3, #20]
 80043fe:	617b      	str	r3, [r7, #20]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	699b      	ldr	r3, [r3, #24]
 8004406:	617b      	str	r3, [r7, #20]
 8004408:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800440a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800440c:	6a39      	ldr	r1, [r7, #32]
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f000 f9a8 	bl	8004764 <I2C_WaitOnTXEFlagUntilTimeout>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00d      	beq.n	8004436 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800441e:	2b04      	cmp	r3, #4
 8004420:	d107      	bne.n	8004432 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004430:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e076      	b.n	8004524 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004436:	88fb      	ldrh	r3, [r7, #6]
 8004438:	2b01      	cmp	r3, #1
 800443a:	d105      	bne.n	8004448 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800443c:	893b      	ldrh	r3, [r7, #8]
 800443e:	b2da      	uxtb	r2, r3
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	611a      	str	r2, [r3, #16]
 8004446:	e021      	b.n	800448c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004448:	893b      	ldrh	r3, [r7, #8]
 800444a:	0a1b      	lsrs	r3, r3, #8
 800444c:	b29b      	uxth	r3, r3
 800444e:	b2da      	uxtb	r2, r3
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004456:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004458:	6a39      	ldr	r1, [r7, #32]
 800445a:	68f8      	ldr	r0, [r7, #12]
 800445c:	f000 f982 	bl	8004764 <I2C_WaitOnTXEFlagUntilTimeout>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00d      	beq.n	8004482 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446a:	2b04      	cmp	r3, #4
 800446c:	d107      	bne.n	800447e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800447c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e050      	b.n	8004524 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004482:	893b      	ldrh	r3, [r7, #8]
 8004484:	b2da      	uxtb	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800448c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800448e:	6a39      	ldr	r1, [r7, #32]
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f000 f967 	bl	8004764 <I2C_WaitOnTXEFlagUntilTimeout>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d00d      	beq.n	80044b8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a0:	2b04      	cmp	r3, #4
 80044a2:	d107      	bne.n	80044b4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044b2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e035      	b.n	8004524 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044c6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	6a3b      	ldr	r3, [r7, #32]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80044d4:	68f8      	ldr	r0, [r7, #12]
 80044d6:	f000 f82b 	bl	8004530 <I2C_WaitOnFlagUntilTimeout>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d00d      	beq.n	80044fc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044ee:	d103      	bne.n	80044f8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e013      	b.n	8004524 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80044fc:	897b      	ldrh	r3, [r7, #10]
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	f043 0301 	orr.w	r3, r3, #1
 8004504:	b2da      	uxtb	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800450c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800450e:	6a3a      	ldr	r2, [r7, #32]
 8004510:	4906      	ldr	r1, [pc, #24]	@ (800452c <I2C_RequestMemoryRead+0x1cc>)
 8004512:	68f8      	ldr	r0, [r7, #12]
 8004514:	f000 f886 	bl	8004624 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	d001      	beq.n	8004522 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e000      	b.n	8004524 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	3718      	adds	r7, #24
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}
 800452c:	00010002 	.word	0x00010002

08004530 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	60b9      	str	r1, [r7, #8]
 800453a:	603b      	str	r3, [r7, #0]
 800453c:	4613      	mov	r3, r2
 800453e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004540:	e048      	b.n	80045d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004548:	d044      	beq.n	80045d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800454a:	f7fe fdbd 	bl	80030c8 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	69bb      	ldr	r3, [r7, #24]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	683a      	ldr	r2, [r7, #0]
 8004556:	429a      	cmp	r2, r3
 8004558:	d302      	bcc.n	8004560 <I2C_WaitOnFlagUntilTimeout+0x30>
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d139      	bne.n	80045d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	0c1b      	lsrs	r3, r3, #16
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b01      	cmp	r3, #1
 8004568:	d10d      	bne.n	8004586 <I2C_WaitOnFlagUntilTimeout+0x56>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	695b      	ldr	r3, [r3, #20]
 8004570:	43da      	mvns	r2, r3
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	4013      	ands	r3, r2
 8004576:	b29b      	uxth	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	bf0c      	ite	eq
 800457c:	2301      	moveq	r3, #1
 800457e:	2300      	movne	r3, #0
 8004580:	b2db      	uxtb	r3, r3
 8004582:	461a      	mov	r2, r3
 8004584:	e00c      	b.n	80045a0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	699b      	ldr	r3, [r3, #24]
 800458c:	43da      	mvns	r2, r3
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	4013      	ands	r3, r2
 8004592:	b29b      	uxth	r3, r3
 8004594:	2b00      	cmp	r3, #0
 8004596:	bf0c      	ite	eq
 8004598:	2301      	moveq	r3, #1
 800459a:	2300      	movne	r3, #0
 800459c:	b2db      	uxtb	r3, r3
 800459e:	461a      	mov	r2, r3
 80045a0:	79fb      	ldrb	r3, [r7, #7]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d116      	bne.n	80045d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2200      	movs	r2, #0
 80045aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2220      	movs	r2, #32
 80045b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c0:	f043 0220 	orr.w	r2, r3, #32
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e023      	b.n	800461c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	0c1b      	lsrs	r3, r3, #16
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d10d      	bne.n	80045fa <I2C_WaitOnFlagUntilTimeout+0xca>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	43da      	mvns	r2, r3
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	4013      	ands	r3, r2
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	bf0c      	ite	eq
 80045f0:	2301      	moveq	r3, #1
 80045f2:	2300      	movne	r3, #0
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	461a      	mov	r2, r3
 80045f8:	e00c      	b.n	8004614 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	699b      	ldr	r3, [r3, #24]
 8004600:	43da      	mvns	r2, r3
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	4013      	ands	r3, r2
 8004606:	b29b      	uxth	r3, r3
 8004608:	2b00      	cmp	r3, #0
 800460a:	bf0c      	ite	eq
 800460c:	2301      	moveq	r3, #1
 800460e:	2300      	movne	r3, #0
 8004610:	b2db      	uxtb	r3, r3
 8004612:	461a      	mov	r2, r3
 8004614:	79fb      	ldrb	r3, [r7, #7]
 8004616:	429a      	cmp	r2, r3
 8004618:	d093      	beq.n	8004542 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3710      	adds	r7, #16
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
 8004630:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004632:	e071      	b.n	8004718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800463e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004642:	d123      	bne.n	800468c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004652:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800465c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2220      	movs	r2, #32
 8004668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2200      	movs	r2, #0
 8004670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004678:	f043 0204 	orr.w	r2, r3, #4
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e067      	b.n	800475c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004692:	d041      	beq.n	8004718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004694:	f7fe fd18 	bl	80030c8 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d302      	bcc.n	80046aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d136      	bne.n	8004718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	0c1b      	lsrs	r3, r3, #16
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d10c      	bne.n	80046ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	43da      	mvns	r2, r3
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	4013      	ands	r3, r2
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	bf14      	ite	ne
 80046c6:	2301      	movne	r3, #1
 80046c8:	2300      	moveq	r3, #0
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	e00b      	b.n	80046e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	43da      	mvns	r2, r3
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	4013      	ands	r3, r2
 80046da:	b29b      	uxth	r3, r3
 80046dc:	2b00      	cmp	r3, #0
 80046de:	bf14      	ite	ne
 80046e0:	2301      	movne	r3, #1
 80046e2:	2300      	moveq	r3, #0
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d016      	beq.n	8004718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2220      	movs	r2, #32
 80046f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004704:	f043 0220 	orr.w	r2, r3, #32
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e021      	b.n	800475c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	0c1b      	lsrs	r3, r3, #16
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b01      	cmp	r3, #1
 8004720:	d10c      	bne.n	800473c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	43da      	mvns	r2, r3
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4013      	ands	r3, r2
 800472e:	b29b      	uxth	r3, r3
 8004730:	2b00      	cmp	r3, #0
 8004732:	bf14      	ite	ne
 8004734:	2301      	movne	r3, #1
 8004736:	2300      	moveq	r3, #0
 8004738:	b2db      	uxtb	r3, r3
 800473a:	e00b      	b.n	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	699b      	ldr	r3, [r3, #24]
 8004742:	43da      	mvns	r2, r3
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	4013      	ands	r3, r2
 8004748:	b29b      	uxth	r3, r3
 800474a:	2b00      	cmp	r3, #0
 800474c:	bf14      	ite	ne
 800474e:	2301      	movne	r3, #1
 8004750:	2300      	moveq	r3, #0
 8004752:	b2db      	uxtb	r3, r3
 8004754:	2b00      	cmp	r3, #0
 8004756:	f47f af6d 	bne.w	8004634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800475a:	2300      	movs	r3, #0
}
 800475c:	4618      	mov	r0, r3
 800475e:	3710      	adds	r7, #16
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}

08004764 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004770:	e034      	b.n	80047dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004772:	68f8      	ldr	r0, [r7, #12]
 8004774:	f000 f8e3 	bl	800493e <I2C_IsAcknowledgeFailed>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e034      	b.n	80047ec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004788:	d028      	beq.n	80047dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800478a:	f7fe fc9d 	bl	80030c8 <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	68ba      	ldr	r2, [r7, #8]
 8004796:	429a      	cmp	r2, r3
 8004798:	d302      	bcc.n	80047a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d11d      	bne.n	80047dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047aa:	2b80      	cmp	r3, #128	@ 0x80
 80047ac:	d016      	beq.n	80047dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2220      	movs	r2, #32
 80047b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c8:	f043 0220 	orr.w	r2, r3, #32
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e007      	b.n	80047ec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047e6:	2b80      	cmp	r3, #128	@ 0x80
 80047e8:	d1c3      	bne.n	8004772 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004800:	e034      	b.n	800486c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f000 f89b 	bl	800493e <I2C_IsAcknowledgeFailed>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e034      	b.n	800487c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004818:	d028      	beq.n	800486c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800481a:	f7fe fc55 	bl	80030c8 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	429a      	cmp	r2, r3
 8004828:	d302      	bcc.n	8004830 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d11d      	bne.n	800486c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	f003 0304 	and.w	r3, r3, #4
 800483a:	2b04      	cmp	r3, #4
 800483c:	d016      	beq.n	800486c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2220      	movs	r2, #32
 8004848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004858:	f043 0220 	orr.w	r2, r3, #32
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e007      	b.n	800487c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	f003 0304 	and.w	r3, r3, #4
 8004876:	2b04      	cmp	r3, #4
 8004878:	d1c3      	bne.n	8004802 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3710      	adds	r7, #16
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004890:	e049      	b.n	8004926 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	695b      	ldr	r3, [r3, #20]
 8004898:	f003 0310 	and.w	r3, r3, #16
 800489c:	2b10      	cmp	r3, #16
 800489e:	d119      	bne.n	80048d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f06f 0210 	mvn.w	r2, #16
 80048a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2200      	movs	r2, #0
 80048ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2220      	movs	r2, #32
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e030      	b.n	8004936 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048d4:	f7fe fbf8 	bl	80030c8 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	68ba      	ldr	r2, [r7, #8]
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d302      	bcc.n	80048ea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d11d      	bne.n	8004926 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	695b      	ldr	r3, [r3, #20]
 80048f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048f4:	2b40      	cmp	r3, #64	@ 0x40
 80048f6:	d016      	beq.n	8004926 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2200      	movs	r2, #0
 80048fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2220      	movs	r2, #32
 8004902:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004912:	f043 0220 	orr.w	r2, r3, #32
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e007      	b.n	8004936 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	695b      	ldr	r3, [r3, #20]
 800492c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004930:	2b40      	cmp	r3, #64	@ 0x40
 8004932:	d1ae      	bne.n	8004892 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004934:	2300      	movs	r3, #0
}
 8004936:	4618      	mov	r0, r3
 8004938:	3710      	adds	r7, #16
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800493e:	b480      	push	{r7}
 8004940:	b083      	sub	sp, #12
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	695b      	ldr	r3, [r3, #20]
 800494c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004950:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004954:	d11b      	bne.n	800498e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800495e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2220      	movs	r2, #32
 800496a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497a:	f043 0204 	orr.w	r2, r3, #4
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e000      	b.n	8004990 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800498e:	2300      	movs	r3, #0
}
 8004990:	4618      	mov	r0, r3
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	2b20      	cmp	r3, #32
 80049b0:	d129      	bne.n	8004a06 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2224      	movs	r2, #36	@ 0x24
 80049b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0201 	bic.w	r2, r2, #1
 80049c8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f022 0210 	bic.w	r2, r2, #16
 80049d8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f042 0201 	orr.w	r2, r2, #1
 80049f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2220      	movs	r2, #32
 80049fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004a02:	2300      	movs	r3, #0
 8004a04:	e000      	b.n	8004a08 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004a06:	2302      	movs	r3, #2
  }
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	2b20      	cmp	r3, #32
 8004a2c:	d12a      	bne.n	8004a84 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2224      	movs	r2, #36	@ 0x24
 8004a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f022 0201 	bic.w	r2, r2, #1
 8004a44:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004a4e:	89fb      	ldrh	r3, [r7, #14]
 8004a50:	f023 030f 	bic.w	r3, r3, #15
 8004a54:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	89fb      	ldrh	r3, [r7, #14]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	89fa      	ldrh	r2, [r7, #14]
 8004a66:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f042 0201 	orr.w	r2, r2, #1
 8004a76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2220      	movs	r2, #32
 8004a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004a80:	2300      	movs	r3, #0
 8004a82:	e000      	b.n	8004a86 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004a84:	2302      	movs	r3, #2
  }
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3714      	adds	r7, #20
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
	...

08004a94 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b084      	sub	sp, #16
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d101      	bne.n	8004aa6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e0bf      	b.n	8004c26 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d106      	bne.n	8004ac0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7fd fd12 	bl	80024e4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	699a      	ldr	r2, [r3, #24]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8004ad6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	6999      	ldr	r1, [r3, #24]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685a      	ldr	r2, [r3, #4]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004aec:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	691b      	ldr	r3, [r3, #16]
 8004af2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	430a      	orrs	r2, r1
 8004afa:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	6899      	ldr	r1, [r3, #8]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	4b4a      	ldr	r3, [pc, #296]	@ (8004c30 <HAL_LTDC_Init+0x19c>)
 8004b08:	400b      	ands	r3, r1
 8004b0a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	695b      	ldr	r3, [r3, #20]
 8004b10:	041b      	lsls	r3, r3, #16
 8004b12:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6899      	ldr	r1, [r3, #8]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	699a      	ldr	r2, [r3, #24]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	431a      	orrs	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	430a      	orrs	r2, r1
 8004b28:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68d9      	ldr	r1, [r3, #12]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	4b3e      	ldr	r3, [pc, #248]	@ (8004c30 <HAL_LTDC_Init+0x19c>)
 8004b36:	400b      	ands	r3, r1
 8004b38:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	041b      	lsls	r3, r3, #16
 8004b40:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68d9      	ldr	r1, [r3, #12]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6a1a      	ldr	r2, [r3, #32]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	431a      	orrs	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	430a      	orrs	r2, r1
 8004b56:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6919      	ldr	r1, [r3, #16]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	4b33      	ldr	r3, [pc, #204]	@ (8004c30 <HAL_LTDC_Init+0x19c>)
 8004b64:	400b      	ands	r3, r1
 8004b66:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b6c:	041b      	lsls	r3, r3, #16
 8004b6e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	6919      	ldr	r1, [r3, #16]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6959      	ldr	r1, [r3, #20]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	4b27      	ldr	r3, [pc, #156]	@ (8004c30 <HAL_LTDC_Init+0x19c>)
 8004b92:	400b      	ands	r3, r1
 8004b94:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b9a:	041b      	lsls	r3, r3, #16
 8004b9c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	6959      	ldr	r1, [r3, #20]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	431a      	orrs	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	430a      	orrs	r2, r1
 8004bb2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004bba:	021b      	lsls	r3, r3, #8
 8004bbc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8004bc4:	041b      	lsls	r3, r3, #16
 8004bc6:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8004bd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004bde:	68ba      	ldr	r2, [r7, #8]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8004bea:	431a      	orrs	r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	430a      	orrs	r2, r1
 8004bf2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f042 0206 	orr.w	r2, r2, #6
 8004c02:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	699a      	ldr	r2, [r3, #24]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f042 0201 	orr.w	r2, r2, #1
 8004c12:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3710      	adds	r7, #16
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	f000f800 	.word	0xf000f800

08004c34 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004c34:	b5b0      	push	{r4, r5, r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d101      	bne.n	8004c4e <HAL_LTDC_ConfigLayer+0x1a>
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	e02c      	b.n	8004ca8 <HAL_LTDC_ConfigLayer+0x74>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2202      	movs	r2, #2
 8004c5a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004c5e:	68fa      	ldr	r2, [r7, #12]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2134      	movs	r1, #52	@ 0x34
 8004c64:	fb01 f303 	mul.w	r3, r1, r3
 8004c68:	4413      	add	r3, r2
 8004c6a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	4614      	mov	r4, r2
 8004c72:	461d      	mov	r5, r3
 8004c74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c80:	682b      	ldr	r3, [r5, #0]
 8004c82:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	68b9      	ldr	r1, [r7, #8]
 8004c88:	68f8      	ldr	r0, [r7, #12]
 8004c8a:	f000 f811 	bl	8004cb0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2201      	movs	r2, #1
 8004c94:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3710      	adds	r7, #16
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bdb0      	pop	{r4, r5, r7, pc}

08004cb0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b089      	sub	sp, #36	@ 0x24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	0c1b      	lsrs	r3, r3, #16
 8004cc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ccc:	4413      	add	r3, r2
 8004cce:	041b      	lsls	r3, r3, #16
 8004cd0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	01db      	lsls	r3, r3, #7
 8004cdc:	4413      	add	r3, r2
 8004cde:	3384      	adds	r3, #132	@ 0x84
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	6812      	ldr	r2, [r2, #0]
 8004ce6:	4611      	mov	r1, r2
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	01d2      	lsls	r2, r2, #7
 8004cec:	440a      	add	r2, r1
 8004cee:	3284      	adds	r2, #132	@ 0x84
 8004cf0:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004cf4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	0c1b      	lsrs	r3, r3, #16
 8004d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004d06:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004d08:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4619      	mov	r1, r3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	01db      	lsls	r3, r3, #7
 8004d14:	440b      	add	r3, r1
 8004d16:	3384      	adds	r3, #132	@ 0x84
 8004d18:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004d1e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	68da      	ldr	r2, [r3, #12]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d2e:	4413      	add	r3, r2
 8004d30:	041b      	lsls	r3, r3, #16
 8004d32:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	461a      	mov	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	01db      	lsls	r3, r3, #7
 8004d3e:	4413      	add	r3, r2
 8004d40:	3384      	adds	r3, #132	@ 0x84
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	6812      	ldr	r2, [r2, #0]
 8004d48:	4611      	mov	r1, r2
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	01d2      	lsls	r2, r2, #7
 8004d4e:	440a      	add	r2, r1
 8004d50:	3284      	adds	r2, #132	@ 0x84
 8004d52:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004d56:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	689a      	ldr	r2, [r3, #8]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d66:	4413      	add	r3, r2
 8004d68:	1c5a      	adds	r2, r3, #1
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4619      	mov	r1, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	01db      	lsls	r3, r3, #7
 8004d74:	440b      	add	r3, r1
 8004d76:	3384      	adds	r3, #132	@ 0x84
 8004d78:	4619      	mov	r1, r3
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	461a      	mov	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	01db      	lsls	r3, r3, #7
 8004d8a:	4413      	add	r3, r2
 8004d8c:	3384      	adds	r3, #132	@ 0x84
 8004d8e:	691b      	ldr	r3, [r3, #16]
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	6812      	ldr	r2, [r2, #0]
 8004d94:	4611      	mov	r1, r2
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	01d2      	lsls	r2, r2, #7
 8004d9a:	440a      	add	r2, r1
 8004d9c:	3284      	adds	r2, #132	@ 0x84
 8004d9e:	f023 0307 	bic.w	r3, r3, #7
 8004da2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	461a      	mov	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	01db      	lsls	r3, r3, #7
 8004dae:	4413      	add	r3, r2
 8004db0:	3384      	adds	r3, #132	@ 0x84
 8004db2:	461a      	mov	r2, r3
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	691b      	ldr	r3, [r3, #16]
 8004db8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004dc0:	021b      	lsls	r3, r3, #8
 8004dc2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004dca:	041b      	lsls	r3, r3, #16
 8004dcc:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	699b      	ldr	r3, [r3, #24]
 8004dd2:	061b      	lsls	r3, r3, #24
 8004dd4:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	461a      	mov	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	01db      	lsls	r3, r3, #7
 8004de0:	4413      	add	r3, r2
 8004de2:	3384      	adds	r3, #132	@ 0x84
 8004de4:	699b      	ldr	r3, [r3, #24]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	461a      	mov	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	01db      	lsls	r3, r3, #7
 8004df0:	4413      	add	r3, r2
 8004df2:	3384      	adds	r3, #132	@ 0x84
 8004df4:	461a      	mov	r2, r3
 8004df6:	2300      	movs	r3, #0
 8004df8:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004e00:	461a      	mov	r2, r3
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	431a      	orrs	r2, r3
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	431a      	orrs	r2, r3
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4619      	mov	r1, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	01db      	lsls	r3, r3, #7
 8004e14:	440b      	add	r3, r1
 8004e16:	3384      	adds	r3, #132	@ 0x84
 8004e18:	4619      	mov	r1, r3
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	461a      	mov	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	01db      	lsls	r3, r3, #7
 8004e2a:	4413      	add	r3, r2
 8004e2c:	3384      	adds	r3, #132	@ 0x84
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	68fa      	ldr	r2, [r7, #12]
 8004e32:	6812      	ldr	r2, [r2, #0]
 8004e34:	4611      	mov	r1, r2
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	01d2      	lsls	r2, r2, #7
 8004e3a:	440a      	add	r2, r1
 8004e3c:	3284      	adds	r2, #132	@ 0x84
 8004e3e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004e42:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	461a      	mov	r2, r3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	01db      	lsls	r3, r3, #7
 8004e4e:	4413      	add	r3, r2
 8004e50:	3384      	adds	r3, #132	@ 0x84
 8004e52:	461a      	mov	r2, r3
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	695b      	ldr	r3, [r3, #20]
 8004e58:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	461a      	mov	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	01db      	lsls	r3, r3, #7
 8004e64:	4413      	add	r3, r2
 8004e66:	3384      	adds	r3, #132	@ 0x84
 8004e68:	69db      	ldr	r3, [r3, #28]
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	6812      	ldr	r2, [r2, #0]
 8004e6e:	4611      	mov	r1, r2
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	01d2      	lsls	r2, r2, #7
 8004e74:	440a      	add	r2, r1
 8004e76:	3284      	adds	r2, #132	@ 0x84
 8004e78:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004e7c:	f023 0307 	bic.w	r3, r3, #7
 8004e80:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	69da      	ldr	r2, [r3, #28]
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	6a1b      	ldr	r3, [r3, #32]
 8004e8a:	68f9      	ldr	r1, [r7, #12]
 8004e8c:	6809      	ldr	r1, [r1, #0]
 8004e8e:	4608      	mov	r0, r1
 8004e90:	6879      	ldr	r1, [r7, #4]
 8004e92:	01c9      	lsls	r1, r1, #7
 8004e94:	4401      	add	r1, r0
 8004e96:	3184      	adds	r1, #132	@ 0x84
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	01db      	lsls	r3, r3, #7
 8004ea6:	4413      	add	r3, r2
 8004ea8:	3384      	adds	r3, #132	@ 0x84
 8004eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	01db      	lsls	r3, r3, #7
 8004eb6:	4413      	add	r3, r2
 8004eb8:	3384      	adds	r3, #132	@ 0x84
 8004eba:	461a      	mov	r2, r3
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	01db      	lsls	r3, r3, #7
 8004eca:	4413      	add	r3, r2
 8004ecc:	3384      	adds	r3, #132	@ 0x84
 8004ece:	461a      	mov	r2, r3
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed4:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d102      	bne.n	8004ee4 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004ede:	2304      	movs	r3, #4
 8004ee0:	61fb      	str	r3, [r7, #28]
 8004ee2:	e01b      	b.n	8004f1c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d102      	bne.n	8004ef2 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004eec:	2303      	movs	r3, #3
 8004eee:	61fb      	str	r3, [r7, #28]
 8004ef0:	e014      	b.n	8004f1c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	2b04      	cmp	r3, #4
 8004ef8:	d00b      	beq.n	8004f12 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	d007      	beq.n	8004f12 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004f06:	2b03      	cmp	r3, #3
 8004f08:	d003      	beq.n	8004f12 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004f0e:	2b07      	cmp	r3, #7
 8004f10:	d102      	bne.n	8004f18 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8004f12:	2302      	movs	r3, #2
 8004f14:	61fb      	str	r3, [r7, #28]
 8004f16:	e001      	b.n	8004f1c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	461a      	mov	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	01db      	lsls	r3, r3, #7
 8004f26:	4413      	add	r3, r2
 8004f28:	3384      	adds	r3, #132	@ 0x84
 8004f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	6812      	ldr	r2, [r2, #0]
 8004f30:	4611      	mov	r1, r2
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	01d2      	lsls	r2, r2, #7
 8004f36:	440a      	add	r2, r1
 8004f38:	3284      	adds	r2, #132	@ 0x84
 8004f3a:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8004f3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f44:	69fa      	ldr	r2, [r7, #28]
 8004f46:	fb02 f303 	mul.w	r3, r2, r3
 8004f4a:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	6859      	ldr	r1, [r3, #4]
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	1acb      	subs	r3, r1, r3
 8004f56:	69f9      	ldr	r1, [r7, #28]
 8004f58:	fb01 f303 	mul.w	r3, r1, r3
 8004f5c:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004f5e:	68f9      	ldr	r1, [r7, #12]
 8004f60:	6809      	ldr	r1, [r1, #0]
 8004f62:	4608      	mov	r0, r1
 8004f64:	6879      	ldr	r1, [r7, #4]
 8004f66:	01c9      	lsls	r1, r1, #7
 8004f68:	4401      	add	r1, r0
 8004f6a:	3184      	adds	r1, #132	@ 0x84
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	461a      	mov	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	01db      	lsls	r3, r3, #7
 8004f7a:	4413      	add	r3, r2
 8004f7c:	3384      	adds	r3, #132	@ 0x84
 8004f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f80:	68fa      	ldr	r2, [r7, #12]
 8004f82:	6812      	ldr	r2, [r2, #0]
 8004f84:	4611      	mov	r1, r2
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	01d2      	lsls	r2, r2, #7
 8004f8a:	440a      	add	r2, r1
 8004f8c:	3284      	adds	r2, #132	@ 0x84
 8004f8e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004f92:	f023 0307 	bic.w	r3, r3, #7
 8004f96:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	01db      	lsls	r3, r3, #7
 8004fa2:	4413      	add	r3, r2
 8004fa4:	3384      	adds	r3, #132	@ 0x84
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fac:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	01db      	lsls	r3, r3, #7
 8004fb8:	4413      	add	r3, r2
 8004fba:	3384      	adds	r3, #132	@ 0x84
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	6812      	ldr	r2, [r2, #0]
 8004fc2:	4611      	mov	r1, r2
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	01d2      	lsls	r2, r2, #7
 8004fc8:	440a      	add	r2, r1
 8004fca:	3284      	adds	r2, #132	@ 0x84
 8004fcc:	f043 0301 	orr.w	r3, r3, #1
 8004fd0:	6013      	str	r3, [r2, #0]
}
 8004fd2:	bf00      	nop
 8004fd4:	3724      	adds	r7, #36	@ 0x24
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
	...

08004fe0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b086      	sub	sp, #24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e267      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0301 	and.w	r3, r3, #1
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d075      	beq.n	80050ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004ffe:	4b88      	ldr	r3, [pc, #544]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f003 030c 	and.w	r3, r3, #12
 8005006:	2b04      	cmp	r3, #4
 8005008:	d00c      	beq.n	8005024 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800500a:	4b85      	ldr	r3, [pc, #532]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005012:	2b08      	cmp	r3, #8
 8005014:	d112      	bne.n	800503c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005016:	4b82      	ldr	r3, [pc, #520]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800501e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005022:	d10b      	bne.n	800503c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005024:	4b7e      	ldr	r3, [pc, #504]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d05b      	beq.n	80050e8 <HAL_RCC_OscConfig+0x108>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d157      	bne.n	80050e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e242      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005044:	d106      	bne.n	8005054 <HAL_RCC_OscConfig+0x74>
 8005046:	4b76      	ldr	r3, [pc, #472]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a75      	ldr	r2, [pc, #468]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 800504c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005050:	6013      	str	r3, [r2, #0]
 8005052:	e01d      	b.n	8005090 <HAL_RCC_OscConfig+0xb0>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800505c:	d10c      	bne.n	8005078 <HAL_RCC_OscConfig+0x98>
 800505e:	4b70      	ldr	r3, [pc, #448]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a6f      	ldr	r2, [pc, #444]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005064:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005068:	6013      	str	r3, [r2, #0]
 800506a:	4b6d      	ldr	r3, [pc, #436]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a6c      	ldr	r2, [pc, #432]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005070:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005074:	6013      	str	r3, [r2, #0]
 8005076:	e00b      	b.n	8005090 <HAL_RCC_OscConfig+0xb0>
 8005078:	4b69      	ldr	r3, [pc, #420]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a68      	ldr	r2, [pc, #416]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 800507e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005082:	6013      	str	r3, [r2, #0]
 8005084:	4b66      	ldr	r3, [pc, #408]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a65      	ldr	r2, [pc, #404]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 800508a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800508e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d013      	beq.n	80050c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005098:	f7fe f816 	bl	80030c8 <HAL_GetTick>
 800509c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800509e:	e008      	b.n	80050b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050a0:	f7fe f812 	bl	80030c8 <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	2b64      	cmp	r3, #100	@ 0x64
 80050ac:	d901      	bls.n	80050b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e207      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050b2:	4b5b      	ldr	r3, [pc, #364]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d0f0      	beq.n	80050a0 <HAL_RCC_OscConfig+0xc0>
 80050be:	e014      	b.n	80050ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c0:	f7fe f802 	bl	80030c8 <HAL_GetTick>
 80050c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050c6:	e008      	b.n	80050da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050c8:	f7fd fffe 	bl	80030c8 <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	2b64      	cmp	r3, #100	@ 0x64
 80050d4:	d901      	bls.n	80050da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e1f3      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050da:	4b51      	ldr	r3, [pc, #324]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1f0      	bne.n	80050c8 <HAL_RCC_OscConfig+0xe8>
 80050e6:	e000      	b.n	80050ea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 0302 	and.w	r3, r3, #2
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d063      	beq.n	80051be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80050f6:	4b4a      	ldr	r3, [pc, #296]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f003 030c 	and.w	r3, r3, #12
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00b      	beq.n	800511a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005102:	4b47      	ldr	r3, [pc, #284]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800510a:	2b08      	cmp	r3, #8
 800510c:	d11c      	bne.n	8005148 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800510e:	4b44      	ldr	r3, [pc, #272]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005116:	2b00      	cmp	r3, #0
 8005118:	d116      	bne.n	8005148 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800511a:	4b41      	ldr	r3, [pc, #260]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0302 	and.w	r3, r3, #2
 8005122:	2b00      	cmp	r3, #0
 8005124:	d005      	beq.n	8005132 <HAL_RCC_OscConfig+0x152>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	68db      	ldr	r3, [r3, #12]
 800512a:	2b01      	cmp	r3, #1
 800512c:	d001      	beq.n	8005132 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e1c7      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005132:	4b3b      	ldr	r3, [pc, #236]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	691b      	ldr	r3, [r3, #16]
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	4937      	ldr	r1, [pc, #220]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005142:	4313      	orrs	r3, r2
 8005144:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005146:	e03a      	b.n	80051be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d020      	beq.n	8005192 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005150:	4b34      	ldr	r3, [pc, #208]	@ (8005224 <HAL_RCC_OscConfig+0x244>)
 8005152:	2201      	movs	r2, #1
 8005154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005156:	f7fd ffb7 	bl	80030c8 <HAL_GetTick>
 800515a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800515c:	e008      	b.n	8005170 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800515e:	f7fd ffb3 	bl	80030c8 <HAL_GetTick>
 8005162:	4602      	mov	r2, r0
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	2b02      	cmp	r3, #2
 800516a:	d901      	bls.n	8005170 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	e1a8      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005170:	4b2b      	ldr	r3, [pc, #172]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f003 0302 	and.w	r3, r3, #2
 8005178:	2b00      	cmp	r3, #0
 800517a:	d0f0      	beq.n	800515e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800517c:	4b28      	ldr	r3, [pc, #160]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	691b      	ldr	r3, [r3, #16]
 8005188:	00db      	lsls	r3, r3, #3
 800518a:	4925      	ldr	r1, [pc, #148]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 800518c:	4313      	orrs	r3, r2
 800518e:	600b      	str	r3, [r1, #0]
 8005190:	e015      	b.n	80051be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005192:	4b24      	ldr	r3, [pc, #144]	@ (8005224 <HAL_RCC_OscConfig+0x244>)
 8005194:	2200      	movs	r2, #0
 8005196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005198:	f7fd ff96 	bl	80030c8 <HAL_GetTick>
 800519c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800519e:	e008      	b.n	80051b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051a0:	f7fd ff92 	bl	80030c8 <HAL_GetTick>
 80051a4:	4602      	mov	r2, r0
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d901      	bls.n	80051b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e187      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0302 	and.w	r3, r3, #2
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1f0      	bne.n	80051a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0308 	and.w	r3, r3, #8
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d036      	beq.n	8005238 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d016      	beq.n	8005200 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051d2:	4b15      	ldr	r3, [pc, #84]	@ (8005228 <HAL_RCC_OscConfig+0x248>)
 80051d4:	2201      	movs	r2, #1
 80051d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051d8:	f7fd ff76 	bl	80030c8 <HAL_GetTick>
 80051dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051de:	e008      	b.n	80051f2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051e0:	f7fd ff72 	bl	80030c8 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	2b02      	cmp	r3, #2
 80051ec:	d901      	bls.n	80051f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e167      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051f2:	4b0b      	ldr	r3, [pc, #44]	@ (8005220 <HAL_RCC_OscConfig+0x240>)
 80051f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051f6:	f003 0302 	and.w	r3, r3, #2
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d0f0      	beq.n	80051e0 <HAL_RCC_OscConfig+0x200>
 80051fe:	e01b      	b.n	8005238 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005200:	4b09      	ldr	r3, [pc, #36]	@ (8005228 <HAL_RCC_OscConfig+0x248>)
 8005202:	2200      	movs	r2, #0
 8005204:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005206:	f7fd ff5f 	bl	80030c8 <HAL_GetTick>
 800520a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800520c:	e00e      	b.n	800522c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800520e:	f7fd ff5b 	bl	80030c8 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	2b02      	cmp	r3, #2
 800521a:	d907      	bls.n	800522c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e150      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
 8005220:	40023800 	.word	0x40023800
 8005224:	42470000 	.word	0x42470000
 8005228:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800522c:	4b88      	ldr	r3, [pc, #544]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 800522e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005230:	f003 0302 	and.w	r3, r3, #2
 8005234:	2b00      	cmp	r3, #0
 8005236:	d1ea      	bne.n	800520e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 0304 	and.w	r3, r3, #4
 8005240:	2b00      	cmp	r3, #0
 8005242:	f000 8097 	beq.w	8005374 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005246:	2300      	movs	r3, #0
 8005248:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800524a:	4b81      	ldr	r3, [pc, #516]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 800524c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800524e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10f      	bne.n	8005276 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005256:	2300      	movs	r3, #0
 8005258:	60bb      	str	r3, [r7, #8]
 800525a:	4b7d      	ldr	r3, [pc, #500]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 800525c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800525e:	4a7c      	ldr	r2, [pc, #496]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 8005260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005264:	6413      	str	r3, [r2, #64]	@ 0x40
 8005266:	4b7a      	ldr	r3, [pc, #488]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 8005268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800526e:	60bb      	str	r3, [r7, #8]
 8005270:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005272:	2301      	movs	r3, #1
 8005274:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005276:	4b77      	ldr	r3, [pc, #476]	@ (8005454 <HAL_RCC_OscConfig+0x474>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800527e:	2b00      	cmp	r3, #0
 8005280:	d118      	bne.n	80052b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005282:	4b74      	ldr	r3, [pc, #464]	@ (8005454 <HAL_RCC_OscConfig+0x474>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a73      	ldr	r2, [pc, #460]	@ (8005454 <HAL_RCC_OscConfig+0x474>)
 8005288:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800528c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800528e:	f7fd ff1b 	bl	80030c8 <HAL_GetTick>
 8005292:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005294:	e008      	b.n	80052a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005296:	f7fd ff17 	bl	80030c8 <HAL_GetTick>
 800529a:	4602      	mov	r2, r0
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	2b02      	cmp	r3, #2
 80052a2:	d901      	bls.n	80052a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e10c      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052a8:	4b6a      	ldr	r3, [pc, #424]	@ (8005454 <HAL_RCC_OscConfig+0x474>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d0f0      	beq.n	8005296 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d106      	bne.n	80052ca <HAL_RCC_OscConfig+0x2ea>
 80052bc:	4b64      	ldr	r3, [pc, #400]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 80052be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052c0:	4a63      	ldr	r2, [pc, #396]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 80052c2:	f043 0301 	orr.w	r3, r3, #1
 80052c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80052c8:	e01c      	b.n	8005304 <HAL_RCC_OscConfig+0x324>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	2b05      	cmp	r3, #5
 80052d0:	d10c      	bne.n	80052ec <HAL_RCC_OscConfig+0x30c>
 80052d2:	4b5f      	ldr	r3, [pc, #380]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 80052d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052d6:	4a5e      	ldr	r2, [pc, #376]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 80052d8:	f043 0304 	orr.w	r3, r3, #4
 80052dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80052de:	4b5c      	ldr	r3, [pc, #368]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 80052e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052e2:	4a5b      	ldr	r2, [pc, #364]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 80052e4:	f043 0301 	orr.w	r3, r3, #1
 80052e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80052ea:	e00b      	b.n	8005304 <HAL_RCC_OscConfig+0x324>
 80052ec:	4b58      	ldr	r3, [pc, #352]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 80052ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052f0:	4a57      	ldr	r2, [pc, #348]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 80052f2:	f023 0301 	bic.w	r3, r3, #1
 80052f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80052f8:	4b55      	ldr	r3, [pc, #340]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 80052fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052fc:	4a54      	ldr	r2, [pc, #336]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 80052fe:	f023 0304 	bic.w	r3, r3, #4
 8005302:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d015      	beq.n	8005338 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800530c:	f7fd fedc 	bl	80030c8 <HAL_GetTick>
 8005310:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005312:	e00a      	b.n	800532a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005314:	f7fd fed8 	bl	80030c8 <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005322:	4293      	cmp	r3, r2
 8005324:	d901      	bls.n	800532a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e0cb      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800532a:	4b49      	ldr	r3, [pc, #292]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 800532c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800532e:	f003 0302 	and.w	r3, r3, #2
 8005332:	2b00      	cmp	r3, #0
 8005334:	d0ee      	beq.n	8005314 <HAL_RCC_OscConfig+0x334>
 8005336:	e014      	b.n	8005362 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005338:	f7fd fec6 	bl	80030c8 <HAL_GetTick>
 800533c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800533e:	e00a      	b.n	8005356 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005340:	f7fd fec2 	bl	80030c8 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800534e:	4293      	cmp	r3, r2
 8005350:	d901      	bls.n	8005356 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e0b5      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005356:	4b3e      	ldr	r3, [pc, #248]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 8005358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d1ee      	bne.n	8005340 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005362:	7dfb      	ldrb	r3, [r7, #23]
 8005364:	2b01      	cmp	r3, #1
 8005366:	d105      	bne.n	8005374 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005368:	4b39      	ldr	r3, [pc, #228]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 800536a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536c:	4a38      	ldr	r2, [pc, #224]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 800536e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005372:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	699b      	ldr	r3, [r3, #24]
 8005378:	2b00      	cmp	r3, #0
 800537a:	f000 80a1 	beq.w	80054c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800537e:	4b34      	ldr	r3, [pc, #208]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f003 030c 	and.w	r3, r3, #12
 8005386:	2b08      	cmp	r3, #8
 8005388:	d05c      	beq.n	8005444 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	2b02      	cmp	r3, #2
 8005390:	d141      	bne.n	8005416 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005392:	4b31      	ldr	r3, [pc, #196]	@ (8005458 <HAL_RCC_OscConfig+0x478>)
 8005394:	2200      	movs	r2, #0
 8005396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005398:	f7fd fe96 	bl	80030c8 <HAL_GetTick>
 800539c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800539e:	e008      	b.n	80053b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053a0:	f7fd fe92 	bl	80030c8 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d901      	bls.n	80053b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80053ae:	2303      	movs	r3, #3
 80053b0:	e087      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053b2:	4b27      	ldr	r3, [pc, #156]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d1f0      	bne.n	80053a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	69da      	ldr	r2, [r3, #28]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	431a      	orrs	r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053cc:	019b      	lsls	r3, r3, #6
 80053ce:	431a      	orrs	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d4:	085b      	lsrs	r3, r3, #1
 80053d6:	3b01      	subs	r3, #1
 80053d8:	041b      	lsls	r3, r3, #16
 80053da:	431a      	orrs	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e0:	061b      	lsls	r3, r3, #24
 80053e2:	491b      	ldr	r1, [pc, #108]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 80053e4:	4313      	orrs	r3, r2
 80053e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005458 <HAL_RCC_OscConfig+0x478>)
 80053ea:	2201      	movs	r2, #1
 80053ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053ee:	f7fd fe6b 	bl	80030c8 <HAL_GetTick>
 80053f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053f4:	e008      	b.n	8005408 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053f6:	f7fd fe67 	bl	80030c8 <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	2b02      	cmp	r3, #2
 8005402:	d901      	bls.n	8005408 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005404:	2303      	movs	r3, #3
 8005406:	e05c      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005408:	4b11      	ldr	r3, [pc, #68]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005410:	2b00      	cmp	r3, #0
 8005412:	d0f0      	beq.n	80053f6 <HAL_RCC_OscConfig+0x416>
 8005414:	e054      	b.n	80054c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005416:	4b10      	ldr	r3, [pc, #64]	@ (8005458 <HAL_RCC_OscConfig+0x478>)
 8005418:	2200      	movs	r2, #0
 800541a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800541c:	f7fd fe54 	bl	80030c8 <HAL_GetTick>
 8005420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005422:	e008      	b.n	8005436 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005424:	f7fd fe50 	bl	80030c8 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	2b02      	cmp	r3, #2
 8005430:	d901      	bls.n	8005436 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	e045      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005436:	4b06      	ldr	r3, [pc, #24]	@ (8005450 <HAL_RCC_OscConfig+0x470>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1f0      	bne.n	8005424 <HAL_RCC_OscConfig+0x444>
 8005442:	e03d      	b.n	80054c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	699b      	ldr	r3, [r3, #24]
 8005448:	2b01      	cmp	r3, #1
 800544a:	d107      	bne.n	800545c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e038      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
 8005450:	40023800 	.word	0x40023800
 8005454:	40007000 	.word	0x40007000
 8005458:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800545c:	4b1b      	ldr	r3, [pc, #108]	@ (80054cc <HAL_RCC_OscConfig+0x4ec>)
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	2b01      	cmp	r3, #1
 8005468:	d028      	beq.n	80054bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005474:	429a      	cmp	r2, r3
 8005476:	d121      	bne.n	80054bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005482:	429a      	cmp	r2, r3
 8005484:	d11a      	bne.n	80054bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800548c:	4013      	ands	r3, r2
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005492:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005494:	4293      	cmp	r3, r2
 8005496:	d111      	bne.n	80054bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a2:	085b      	lsrs	r3, r3, #1
 80054a4:	3b01      	subs	r3, #1
 80054a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d107      	bne.n	80054bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d001      	beq.n	80054c0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e000      	b.n	80054c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3718      	adds	r7, #24
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	40023800 	.word	0x40023800

080054d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b084      	sub	sp, #16
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d101      	bne.n	80054e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e0cc      	b.n	800567e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80054e4:	4b68      	ldr	r3, [pc, #416]	@ (8005688 <HAL_RCC_ClockConfig+0x1b8>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 030f 	and.w	r3, r3, #15
 80054ec:	683a      	ldr	r2, [r7, #0]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d90c      	bls.n	800550c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054f2:	4b65      	ldr	r3, [pc, #404]	@ (8005688 <HAL_RCC_ClockConfig+0x1b8>)
 80054f4:	683a      	ldr	r2, [r7, #0]
 80054f6:	b2d2      	uxtb	r2, r2
 80054f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054fa:	4b63      	ldr	r3, [pc, #396]	@ (8005688 <HAL_RCC_ClockConfig+0x1b8>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 030f 	and.w	r3, r3, #15
 8005502:	683a      	ldr	r2, [r7, #0]
 8005504:	429a      	cmp	r2, r3
 8005506:	d001      	beq.n	800550c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e0b8      	b.n	800567e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d020      	beq.n	800555a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0304 	and.w	r3, r3, #4
 8005520:	2b00      	cmp	r3, #0
 8005522:	d005      	beq.n	8005530 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005524:	4b59      	ldr	r3, [pc, #356]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	4a58      	ldr	r2, [pc, #352]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 800552a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800552e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0308 	and.w	r3, r3, #8
 8005538:	2b00      	cmp	r3, #0
 800553a:	d005      	beq.n	8005548 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800553c:	4b53      	ldr	r3, [pc, #332]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	4a52      	ldr	r2, [pc, #328]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 8005542:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005546:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005548:	4b50      	ldr	r3, [pc, #320]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	494d      	ldr	r1, [pc, #308]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 8005556:	4313      	orrs	r3, r2
 8005558:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d044      	beq.n	80055f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	2b01      	cmp	r3, #1
 800556c:	d107      	bne.n	800557e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800556e:	4b47      	ldr	r3, [pc, #284]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d119      	bne.n	80055ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e07f      	b.n	800567e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	2b02      	cmp	r3, #2
 8005584:	d003      	beq.n	800558e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800558a:	2b03      	cmp	r3, #3
 800558c:	d107      	bne.n	800559e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800558e:	4b3f      	ldr	r3, [pc, #252]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d109      	bne.n	80055ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e06f      	b.n	800567e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800559e:	4b3b      	ldr	r3, [pc, #236]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0302 	and.w	r3, r3, #2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e067      	b.n	800567e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055ae:	4b37      	ldr	r3, [pc, #220]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	f023 0203 	bic.w	r2, r3, #3
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	4934      	ldr	r1, [pc, #208]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 80055bc:	4313      	orrs	r3, r2
 80055be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055c0:	f7fd fd82 	bl	80030c8 <HAL_GetTick>
 80055c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055c6:	e00a      	b.n	80055de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055c8:	f7fd fd7e 	bl	80030c8 <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d901      	bls.n	80055de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e04f      	b.n	800567e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055de:	4b2b      	ldr	r3, [pc, #172]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f003 020c 	and.w	r2, r3, #12
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d1eb      	bne.n	80055c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80055f0:	4b25      	ldr	r3, [pc, #148]	@ (8005688 <HAL_RCC_ClockConfig+0x1b8>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 030f 	and.w	r3, r3, #15
 80055f8:	683a      	ldr	r2, [r7, #0]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d20c      	bcs.n	8005618 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055fe:	4b22      	ldr	r3, [pc, #136]	@ (8005688 <HAL_RCC_ClockConfig+0x1b8>)
 8005600:	683a      	ldr	r2, [r7, #0]
 8005602:	b2d2      	uxtb	r2, r2
 8005604:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005606:	4b20      	ldr	r3, [pc, #128]	@ (8005688 <HAL_RCC_ClockConfig+0x1b8>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 030f 	and.w	r3, r3, #15
 800560e:	683a      	ldr	r2, [r7, #0]
 8005610:	429a      	cmp	r2, r3
 8005612:	d001      	beq.n	8005618 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e032      	b.n	800567e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0304 	and.w	r3, r3, #4
 8005620:	2b00      	cmp	r3, #0
 8005622:	d008      	beq.n	8005636 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005624:	4b19      	ldr	r3, [pc, #100]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	4916      	ldr	r1, [pc, #88]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 8005632:	4313      	orrs	r3, r2
 8005634:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 0308 	and.w	r3, r3, #8
 800563e:	2b00      	cmp	r3, #0
 8005640:	d009      	beq.n	8005656 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005642:	4b12      	ldr	r3, [pc, #72]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	00db      	lsls	r3, r3, #3
 8005650:	490e      	ldr	r1, [pc, #56]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 8005652:	4313      	orrs	r3, r2
 8005654:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005656:	f000 f821 	bl	800569c <HAL_RCC_GetSysClockFreq>
 800565a:	4602      	mov	r2, r0
 800565c:	4b0b      	ldr	r3, [pc, #44]	@ (800568c <HAL_RCC_ClockConfig+0x1bc>)
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	091b      	lsrs	r3, r3, #4
 8005662:	f003 030f 	and.w	r3, r3, #15
 8005666:	490a      	ldr	r1, [pc, #40]	@ (8005690 <HAL_RCC_ClockConfig+0x1c0>)
 8005668:	5ccb      	ldrb	r3, [r1, r3]
 800566a:	fa22 f303 	lsr.w	r3, r2, r3
 800566e:	4a09      	ldr	r2, [pc, #36]	@ (8005694 <HAL_RCC_ClockConfig+0x1c4>)
 8005670:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005672:	4b09      	ldr	r3, [pc, #36]	@ (8005698 <HAL_RCC_ClockConfig+0x1c8>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4618      	mov	r0, r3
 8005678:	f7fd fce2 	bl	8003040 <HAL_InitTick>

  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	40023c00 	.word	0x40023c00
 800568c:	40023800 	.word	0x40023800
 8005690:	08008374 	.word	0x08008374
 8005694:	20000018 	.word	0x20000018
 8005698:	2000001c 	.word	0x2000001c

0800569c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800569c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056a0:	b094      	sub	sp, #80	@ 0x50
 80056a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80056a4:	2300      	movs	r3, #0
 80056a6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80056a8:	2300      	movs	r3, #0
 80056aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80056ac:	2300      	movs	r3, #0
 80056ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80056b0:	2300      	movs	r3, #0
 80056b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056b4:	4b79      	ldr	r3, [pc, #484]	@ (800589c <HAL_RCC_GetSysClockFreq+0x200>)
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	f003 030c 	and.w	r3, r3, #12
 80056bc:	2b08      	cmp	r3, #8
 80056be:	d00d      	beq.n	80056dc <HAL_RCC_GetSysClockFreq+0x40>
 80056c0:	2b08      	cmp	r3, #8
 80056c2:	f200 80e1 	bhi.w	8005888 <HAL_RCC_GetSysClockFreq+0x1ec>
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d002      	beq.n	80056d0 <HAL_RCC_GetSysClockFreq+0x34>
 80056ca:	2b04      	cmp	r3, #4
 80056cc:	d003      	beq.n	80056d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80056ce:	e0db      	b.n	8005888 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80056d0:	4b73      	ldr	r3, [pc, #460]	@ (80058a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80056d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056d4:	e0db      	b.n	800588e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80056d6:	4b73      	ldr	r3, [pc, #460]	@ (80058a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80056d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056da:	e0d8      	b.n	800588e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80056dc:	4b6f      	ldr	r3, [pc, #444]	@ (800589c <HAL_RCC_GetSysClockFreq+0x200>)
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80056e6:	4b6d      	ldr	r3, [pc, #436]	@ (800589c <HAL_RCC_GetSysClockFreq+0x200>)
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d063      	beq.n	80057ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056f2:	4b6a      	ldr	r3, [pc, #424]	@ (800589c <HAL_RCC_GetSysClockFreq+0x200>)
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	099b      	lsrs	r3, r3, #6
 80056f8:	2200      	movs	r2, #0
 80056fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80056fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80056fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005704:	633b      	str	r3, [r7, #48]	@ 0x30
 8005706:	2300      	movs	r3, #0
 8005708:	637b      	str	r3, [r7, #52]	@ 0x34
 800570a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800570e:	4622      	mov	r2, r4
 8005710:	462b      	mov	r3, r5
 8005712:	f04f 0000 	mov.w	r0, #0
 8005716:	f04f 0100 	mov.w	r1, #0
 800571a:	0159      	lsls	r1, r3, #5
 800571c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005720:	0150      	lsls	r0, r2, #5
 8005722:	4602      	mov	r2, r0
 8005724:	460b      	mov	r3, r1
 8005726:	4621      	mov	r1, r4
 8005728:	1a51      	subs	r1, r2, r1
 800572a:	6139      	str	r1, [r7, #16]
 800572c:	4629      	mov	r1, r5
 800572e:	eb63 0301 	sbc.w	r3, r3, r1
 8005732:	617b      	str	r3, [r7, #20]
 8005734:	f04f 0200 	mov.w	r2, #0
 8005738:	f04f 0300 	mov.w	r3, #0
 800573c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005740:	4659      	mov	r1, fp
 8005742:	018b      	lsls	r3, r1, #6
 8005744:	4651      	mov	r1, sl
 8005746:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800574a:	4651      	mov	r1, sl
 800574c:	018a      	lsls	r2, r1, #6
 800574e:	4651      	mov	r1, sl
 8005750:	ebb2 0801 	subs.w	r8, r2, r1
 8005754:	4659      	mov	r1, fp
 8005756:	eb63 0901 	sbc.w	r9, r3, r1
 800575a:	f04f 0200 	mov.w	r2, #0
 800575e:	f04f 0300 	mov.w	r3, #0
 8005762:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005766:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800576a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800576e:	4690      	mov	r8, r2
 8005770:	4699      	mov	r9, r3
 8005772:	4623      	mov	r3, r4
 8005774:	eb18 0303 	adds.w	r3, r8, r3
 8005778:	60bb      	str	r3, [r7, #8]
 800577a:	462b      	mov	r3, r5
 800577c:	eb49 0303 	adc.w	r3, r9, r3
 8005780:	60fb      	str	r3, [r7, #12]
 8005782:	f04f 0200 	mov.w	r2, #0
 8005786:	f04f 0300 	mov.w	r3, #0
 800578a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800578e:	4629      	mov	r1, r5
 8005790:	024b      	lsls	r3, r1, #9
 8005792:	4621      	mov	r1, r4
 8005794:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005798:	4621      	mov	r1, r4
 800579a:	024a      	lsls	r2, r1, #9
 800579c:	4610      	mov	r0, r2
 800579e:	4619      	mov	r1, r3
 80057a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057a2:	2200      	movs	r2, #0
 80057a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80057ac:	f7fa fd1e 	bl	80001ec <__aeabi_uldivmod>
 80057b0:	4602      	mov	r2, r0
 80057b2:	460b      	mov	r3, r1
 80057b4:	4613      	mov	r3, r2
 80057b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057b8:	e058      	b.n	800586c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057ba:	4b38      	ldr	r3, [pc, #224]	@ (800589c <HAL_RCC_GetSysClockFreq+0x200>)
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	099b      	lsrs	r3, r3, #6
 80057c0:	2200      	movs	r2, #0
 80057c2:	4618      	mov	r0, r3
 80057c4:	4611      	mov	r1, r2
 80057c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80057ca:	623b      	str	r3, [r7, #32]
 80057cc:	2300      	movs	r3, #0
 80057ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80057d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80057d4:	4642      	mov	r2, r8
 80057d6:	464b      	mov	r3, r9
 80057d8:	f04f 0000 	mov.w	r0, #0
 80057dc:	f04f 0100 	mov.w	r1, #0
 80057e0:	0159      	lsls	r1, r3, #5
 80057e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057e6:	0150      	lsls	r0, r2, #5
 80057e8:	4602      	mov	r2, r0
 80057ea:	460b      	mov	r3, r1
 80057ec:	4641      	mov	r1, r8
 80057ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80057f2:	4649      	mov	r1, r9
 80057f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80057f8:	f04f 0200 	mov.w	r2, #0
 80057fc:	f04f 0300 	mov.w	r3, #0
 8005800:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005804:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005808:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800580c:	ebb2 040a 	subs.w	r4, r2, sl
 8005810:	eb63 050b 	sbc.w	r5, r3, fp
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	f04f 0300 	mov.w	r3, #0
 800581c:	00eb      	lsls	r3, r5, #3
 800581e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005822:	00e2      	lsls	r2, r4, #3
 8005824:	4614      	mov	r4, r2
 8005826:	461d      	mov	r5, r3
 8005828:	4643      	mov	r3, r8
 800582a:	18e3      	adds	r3, r4, r3
 800582c:	603b      	str	r3, [r7, #0]
 800582e:	464b      	mov	r3, r9
 8005830:	eb45 0303 	adc.w	r3, r5, r3
 8005834:	607b      	str	r3, [r7, #4]
 8005836:	f04f 0200 	mov.w	r2, #0
 800583a:	f04f 0300 	mov.w	r3, #0
 800583e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005842:	4629      	mov	r1, r5
 8005844:	028b      	lsls	r3, r1, #10
 8005846:	4621      	mov	r1, r4
 8005848:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800584c:	4621      	mov	r1, r4
 800584e:	028a      	lsls	r2, r1, #10
 8005850:	4610      	mov	r0, r2
 8005852:	4619      	mov	r1, r3
 8005854:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005856:	2200      	movs	r2, #0
 8005858:	61bb      	str	r3, [r7, #24]
 800585a:	61fa      	str	r2, [r7, #28]
 800585c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005860:	f7fa fcc4 	bl	80001ec <__aeabi_uldivmod>
 8005864:	4602      	mov	r2, r0
 8005866:	460b      	mov	r3, r1
 8005868:	4613      	mov	r3, r2
 800586a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800586c:	4b0b      	ldr	r3, [pc, #44]	@ (800589c <HAL_RCC_GetSysClockFreq+0x200>)
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	0c1b      	lsrs	r3, r3, #16
 8005872:	f003 0303 	and.w	r3, r3, #3
 8005876:	3301      	adds	r3, #1
 8005878:	005b      	lsls	r3, r3, #1
 800587a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800587c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800587e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005880:	fbb2 f3f3 	udiv	r3, r2, r3
 8005884:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005886:	e002      	b.n	800588e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005888:	4b05      	ldr	r3, [pc, #20]	@ (80058a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800588a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800588c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800588e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005890:	4618      	mov	r0, r3
 8005892:	3750      	adds	r7, #80	@ 0x50
 8005894:	46bd      	mov	sp, r7
 8005896:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800589a:	bf00      	nop
 800589c:	40023800 	.word	0x40023800
 80058a0:	00f42400 	.word	0x00f42400
 80058a4:	007a1200 	.word	0x007a1200

080058a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058a8:	b480      	push	{r7}
 80058aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058ac:	4b03      	ldr	r3, [pc, #12]	@ (80058bc <HAL_RCC_GetHCLKFreq+0x14>)
 80058ae:	681b      	ldr	r3, [r3, #0]
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	20000018 	.word	0x20000018

080058c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058c4:	f7ff fff0 	bl	80058a8 <HAL_RCC_GetHCLKFreq>
 80058c8:	4602      	mov	r2, r0
 80058ca:	4b05      	ldr	r3, [pc, #20]	@ (80058e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	0a9b      	lsrs	r3, r3, #10
 80058d0:	f003 0307 	and.w	r3, r3, #7
 80058d4:	4903      	ldr	r1, [pc, #12]	@ (80058e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058d6:	5ccb      	ldrb	r3, [r1, r3]
 80058d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058dc:	4618      	mov	r0, r3
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	40023800 	.word	0x40023800
 80058e4:	08008384 	.word	0x08008384

080058e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b086      	sub	sp, #24
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80058f0:	2300      	movs	r3, #0
 80058f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80058f4:	2300      	movs	r3, #0
 80058f6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0301 	and.w	r3, r3, #1
 8005900:	2b00      	cmp	r3, #0
 8005902:	d10b      	bne.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800590c:	2b00      	cmp	r3, #0
 800590e:	d105      	bne.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005918:	2b00      	cmp	r3, #0
 800591a:	d075      	beq.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800591c:	4b91      	ldr	r3, [pc, #580]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800591e:	2200      	movs	r2, #0
 8005920:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005922:	f7fd fbd1 	bl	80030c8 <HAL_GetTick>
 8005926:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005928:	e008      	b.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800592a:	f7fd fbcd 	bl	80030c8 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	2b02      	cmp	r3, #2
 8005936:	d901      	bls.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005938:	2303      	movs	r3, #3
 800593a:	e189      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800593c:	4b8a      	ldr	r3, [pc, #552]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1f0      	bne.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0301 	and.w	r3, r3, #1
 8005950:	2b00      	cmp	r3, #0
 8005952:	d009      	beq.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	019a      	lsls	r2, r3, #6
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	071b      	lsls	r3, r3, #28
 8005960:	4981      	ldr	r1, [pc, #516]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005962:	4313      	orrs	r3, r2
 8005964:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 0302 	and.w	r3, r3, #2
 8005970:	2b00      	cmp	r3, #0
 8005972:	d01f      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005974:	4b7c      	ldr	r3, [pc, #496]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005976:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800597a:	0f1b      	lsrs	r3, r3, #28
 800597c:	f003 0307 	and.w	r3, r3, #7
 8005980:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	019a      	lsls	r2, r3, #6
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	061b      	lsls	r3, r3, #24
 800598e:	431a      	orrs	r2, r3
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	071b      	lsls	r3, r3, #28
 8005994:	4974      	ldr	r1, [pc, #464]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005996:	4313      	orrs	r3, r2
 8005998:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800599c:	4b72      	ldr	r3, [pc, #456]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800599e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059a2:	f023 021f 	bic.w	r2, r3, #31
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	69db      	ldr	r3, [r3, #28]
 80059aa:	3b01      	subs	r3, #1
 80059ac:	496e      	ldr	r1, [pc, #440]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059ae:	4313      	orrs	r3, r2
 80059b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d00d      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	019a      	lsls	r2, r3, #6
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	061b      	lsls	r3, r3, #24
 80059cc:	431a      	orrs	r2, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	071b      	lsls	r3, r3, #28
 80059d4:	4964      	ldr	r1, [pc, #400]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80059dc:	4b61      	ldr	r3, [pc, #388]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80059de:	2201      	movs	r2, #1
 80059e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80059e2:	f7fd fb71 	bl	80030c8 <HAL_GetTick>
 80059e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80059e8:	e008      	b.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80059ea:	f7fd fb6d 	bl	80030c8 <HAL_GetTick>
 80059ee:	4602      	mov	r2, r0
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	2b02      	cmp	r3, #2
 80059f6:	d901      	bls.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059f8:	2303      	movs	r3, #3
 80059fa:	e129      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80059fc:	4b5a      	ldr	r3, [pc, #360]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d0f0      	beq.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 0304 	and.w	r3, r3, #4
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d105      	bne.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d079      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005a20:	4b52      	ldr	r3, [pc, #328]	@ (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005a22:	2200      	movs	r2, #0
 8005a24:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a26:	f7fd fb4f 	bl	80030c8 <HAL_GetTick>
 8005a2a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005a2c:	e008      	b.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005a2e:	f7fd fb4b 	bl	80030c8 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e107      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005a40:	4b49      	ldr	r3, [pc, #292]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a4c:	d0ef      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0304 	and.w	r3, r3, #4
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d020      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005a5a:	4b43      	ldr	r3, [pc, #268]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a60:	0f1b      	lsrs	r3, r3, #28
 8005a62:	f003 0307 	and.w	r3, r3, #7
 8005a66:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	691b      	ldr	r3, [r3, #16]
 8005a6c:	019a      	lsls	r2, r3, #6
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	061b      	lsls	r3, r3, #24
 8005a74:	431a      	orrs	r2, r3
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	071b      	lsls	r3, r3, #28
 8005a7a:	493b      	ldr	r1, [pc, #236]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005a82:	4b39      	ldr	r3, [pc, #228]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a88:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6a1b      	ldr	r3, [r3, #32]
 8005a90:	3b01      	subs	r3, #1
 8005a92:	021b      	lsls	r3, r3, #8
 8005a94:	4934      	ldr	r1, [pc, #208]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a96:	4313      	orrs	r3, r2
 8005a98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f003 0308 	and.w	r3, r3, #8
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d01e      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005aa8:	4b2f      	ldr	r3, [pc, #188]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aae:	0e1b      	lsrs	r3, r3, #24
 8005ab0:	f003 030f 	and.w	r3, r3, #15
 8005ab4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	019a      	lsls	r2, r3, #6
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	061b      	lsls	r3, r3, #24
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	699b      	ldr	r3, [r3, #24]
 8005ac6:	071b      	lsls	r3, r3, #28
 8005ac8:	4927      	ldr	r1, [pc, #156]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005aca:	4313      	orrs	r3, r2
 8005acc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005ad0:	4b25      	ldr	r3, [pc, #148]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ad2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ad6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ade:	4922      	ldr	r1, [pc, #136]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005ae6:	4b21      	ldr	r3, [pc, #132]	@ (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005ae8:	2201      	movs	r2, #1
 8005aea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005aec:	f7fd faec 	bl	80030c8 <HAL_GetTick>
 8005af0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005af2:	e008      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005af4:	f7fd fae8 	bl	80030c8 <HAL_GetTick>
 8005af8:	4602      	mov	r2, r0
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	d901      	bls.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b02:	2303      	movs	r3, #3
 8005b04:	e0a4      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005b06:	4b18      	ldr	r3, [pc, #96]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b12:	d1ef      	bne.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 0320 	and.w	r3, r3, #32
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	f000 808b 	beq.w	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005b22:	2300      	movs	r3, #0
 8005b24:	60fb      	str	r3, [r7, #12]
 8005b26:	4b10      	ldr	r3, [pc, #64]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b2a:	4a0f      	ldr	r2, [pc, #60]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b30:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b32:	4b0d      	ldr	r3, [pc, #52]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b3a:	60fb      	str	r3, [r7, #12]
 8005b3c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a0b      	ldr	r2, [pc, #44]	@ (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005b44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b48:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b4a:	f7fd fabd 	bl	80030c8 <HAL_GetTick>
 8005b4e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005b50:	e010      	b.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b52:	f7fd fab9 	bl	80030c8 <HAL_GetTick>
 8005b56:	4602      	mov	r2, r0
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d909      	bls.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e075      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005b64:	42470068 	.word	0x42470068
 8005b68:	40023800 	.word	0x40023800
 8005b6c:	42470070 	.word	0x42470070
 8005b70:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005b74:	4b38      	ldr	r3, [pc, #224]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d0e8      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005b80:	4b36      	ldr	r3, [pc, #216]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b88:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d02f      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d028      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005b9e:	4b2f      	ldr	r3, [pc, #188]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ba2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ba6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ba8:	4b2d      	ldr	r3, [pc, #180]	@ (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005baa:	2201      	movs	r2, #1
 8005bac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005bae:	4b2c      	ldr	r3, [pc, #176]	@ (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005bb4:	4a29      	ldr	r2, [pc, #164]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005bba:	4b28      	ldr	r3, [pc, #160]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bbe:	f003 0301 	and.w	r3, r3, #1
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d114      	bne.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005bc6:	f7fd fa7f 	bl	80030c8 <HAL_GetTick>
 8005bca:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bcc:	e00a      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bce:	f7fd fa7b 	bl	80030c8 <HAL_GetTick>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d901      	bls.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e035      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005be4:	4b1d      	ldr	r3, [pc, #116]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005be6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005be8:	f003 0302 	and.w	r3, r3, #2
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d0ee      	beq.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bf8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bfc:	d10d      	bne.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005bfe:	4b17      	ldr	r3, [pc, #92]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005c0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c12:	4912      	ldr	r1, [pc, #72]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c14:	4313      	orrs	r3, r2
 8005c16:	608b      	str	r3, [r1, #8]
 8005c18:	e005      	b.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005c1a:	4b10      	ldr	r3, [pc, #64]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	4a0f      	ldr	r2, [pc, #60]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c20:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005c24:	6093      	str	r3, [r2, #8]
 8005c26:	4b0d      	ldr	r3, [pc, #52]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c28:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c32:	490a      	ldr	r1, [pc, #40]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c34:	4313      	orrs	r3, r2
 8005c36:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0310 	and.w	r3, r3, #16
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d004      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8005c4a:	4b06      	ldr	r3, [pc, #24]	@ (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005c4c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005c4e:	2300      	movs	r3, #0
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3718      	adds	r7, #24
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}
 8005c58:	40007000 	.word	0x40007000
 8005c5c:	40023800 	.word	0x40023800
 8005c60:	42470e40 	.word	0x42470e40
 8005c64:	424711e0 	.word	0x424711e0

08005c68 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b082      	sub	sp, #8
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d101      	bne.n	8005c7a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e01c      	b.n	8005cb4 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	795b      	ldrb	r3, [r3, #5]
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d105      	bne.n	8005c90 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f7fc fd52 	bl	8002734 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2202      	movs	r2, #2
 8005c94:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f042 0204 	orr.w	r2, r2, #4
 8005ca4:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2201      	movs	r2, #1
 8005caa:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8005cb2:	2300      	movs	r3, #0
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3708      	adds	r7, #8
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}

08005cbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b082      	sub	sp, #8
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e07b      	b.n	8005dc6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d108      	bne.n	8005ce8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cde:	d009      	beq.n	8005cf4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	61da      	str	r2, [r3, #28]
 8005ce6:	e005      	b.n	8005cf4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d106      	bne.n	8005d14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f7fc fd32 	bl	8002778 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2202      	movs	r2, #2
 8005d18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d2a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005d3c:	431a      	orrs	r2, r3
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d46:	431a      	orrs	r2, r3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	691b      	ldr	r3, [r3, #16]
 8005d4c:	f003 0302 	and.w	r3, r3, #2
 8005d50:	431a      	orrs	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	699b      	ldr	r3, [r3, #24]
 8005d60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d64:	431a      	orrs	r2, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d6e:	431a      	orrs	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6a1b      	ldr	r3, [r3, #32]
 8005d74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d78:	ea42 0103 	orr.w	r1, r2, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d80:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	0c1b      	lsrs	r3, r3, #16
 8005d92:	f003 0104 	and.w	r1, r3, #4
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d9a:	f003 0210 	and.w	r2, r3, #16
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	430a      	orrs	r2, r1
 8005da4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	69da      	ldr	r2, [r3, #28]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005db4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3708      	adds	r7, #8
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}

08005dce <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005dce:	b580      	push	{r7, lr}
 8005dd0:	b082      	sub	sp, #8
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d101      	bne.n	8005de0 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e01a      	b.n	8005e16 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2202      	movs	r2, #2
 8005de4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005df6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f7fc fd05 	bl	8002808 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8005e14:	2300      	movs	r3, #0
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3708      	adds	r7, #8
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}

08005e1e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e1e:	b580      	push	{r7, lr}
 8005e20:	b088      	sub	sp, #32
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	60f8      	str	r0, [r7, #12]
 8005e26:	60b9      	str	r1, [r7, #8]
 8005e28:	603b      	str	r3, [r7, #0]
 8005e2a:	4613      	mov	r3, r2
 8005e2c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e2e:	f7fd f94b 	bl	80030c8 <HAL_GetTick>
 8005e32:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005e34:	88fb      	ldrh	r3, [r7, #6]
 8005e36:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d001      	beq.n	8005e48 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005e44:	2302      	movs	r3, #2
 8005e46:	e12a      	b.n	800609e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d002      	beq.n	8005e54 <HAL_SPI_Transmit+0x36>
 8005e4e:	88fb      	ldrh	r3, [r7, #6]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d101      	bne.n	8005e58 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e122      	b.n	800609e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d101      	bne.n	8005e66 <HAL_SPI_Transmit+0x48>
 8005e62:	2302      	movs	r3, #2
 8005e64:	e11b      	b.n	800609e <HAL_SPI_Transmit+0x280>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2203      	movs	r2, #3
 8005e72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	68ba      	ldr	r2, [r7, #8]
 8005e80:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	88fa      	ldrh	r2, [r7, #6]
 8005e86:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	88fa      	ldrh	r2, [r7, #6]
 8005e8c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2200      	movs	r2, #0
 8005e92:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005eb4:	d10f      	bne.n	8005ed6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ec4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ed4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ee0:	2b40      	cmp	r3, #64	@ 0x40
 8005ee2:	d007      	beq.n	8005ef4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ef2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005efc:	d152      	bne.n	8005fa4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d002      	beq.n	8005f0c <HAL_SPI_Transmit+0xee>
 8005f06:	8b7b      	ldrh	r3, [r7, #26]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d145      	bne.n	8005f98 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f10:	881a      	ldrh	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f1c:	1c9a      	adds	r2, r3, #2
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	3b01      	subs	r3, #1
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005f30:	e032      	b.n	8005f98 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f003 0302 	and.w	r3, r3, #2
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d112      	bne.n	8005f66 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f44:	881a      	ldrh	r2, [r3, #0]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f50:	1c9a      	adds	r2, r3, #2
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	b29a      	uxth	r2, r3
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005f64:	e018      	b.n	8005f98 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f66:	f7fd f8af 	bl	80030c8 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	683a      	ldr	r2, [r7, #0]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d803      	bhi.n	8005f7e <HAL_SPI_Transmit+0x160>
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f7c:	d102      	bne.n	8005f84 <HAL_SPI_Transmit+0x166>
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d109      	bne.n	8005f98 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e082      	b.n	800609e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d1c7      	bne.n	8005f32 <HAL_SPI_Transmit+0x114>
 8005fa2:	e053      	b.n	800604c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d002      	beq.n	8005fb2 <HAL_SPI_Transmit+0x194>
 8005fac:	8b7b      	ldrh	r3, [r7, #26]
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d147      	bne.n	8006042 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	330c      	adds	r3, #12
 8005fbc:	7812      	ldrb	r2, [r2, #0]
 8005fbe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc4:	1c5a      	adds	r2, r3, #1
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	b29a      	uxth	r2, r3
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005fd8:	e033      	b.n	8006042 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f003 0302 	and.w	r3, r3, #2
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d113      	bne.n	8006010 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	330c      	adds	r3, #12
 8005ff2:	7812      	ldrb	r2, [r2, #0]
 8005ff4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ffa:	1c5a      	adds	r2, r3, #1
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006004:	b29b      	uxth	r3, r3
 8006006:	3b01      	subs	r3, #1
 8006008:	b29a      	uxth	r2, r3
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800600e:	e018      	b.n	8006042 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006010:	f7fd f85a 	bl	80030c8 <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	429a      	cmp	r2, r3
 800601e:	d803      	bhi.n	8006028 <HAL_SPI_Transmit+0x20a>
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006026:	d102      	bne.n	800602e <HAL_SPI_Transmit+0x210>
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d109      	bne.n	8006042 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2201      	movs	r2, #1
 8006032:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e02d      	b.n	800609e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006046:	b29b      	uxth	r3, r3
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1c6      	bne.n	8005fda <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800604c:	69fa      	ldr	r2, [r7, #28]
 800604e:	6839      	ldr	r1, [r7, #0]
 8006050:	68f8      	ldr	r0, [r7, #12]
 8006052:	f000 f8bf 	bl	80061d4 <SPI_EndRxTxTransaction>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d002      	beq.n	8006062 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2220      	movs	r2, #32
 8006060:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d10a      	bne.n	8006080 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800606a:	2300      	movs	r3, #0
 800606c:	617b      	str	r3, [r7, #20]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	617b      	str	r3, [r7, #20]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	617b      	str	r3, [r7, #20]
 800607e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006094:	2b00      	cmp	r3, #0
 8006096:	d001      	beq.n	800609c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e000      	b.n	800609e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800609c:	2300      	movs	r3, #0
  }
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3720      	adds	r7, #32
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}

080060a6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80060a6:	b480      	push	{r7}
 80060a8:	b083      	sub	sp, #12
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060b4:	b2db      	uxtb	r3, r3
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	370c      	adds	r7, #12
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr
	...

080060c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b088      	sub	sp, #32
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	603b      	str	r3, [r7, #0]
 80060d0:	4613      	mov	r3, r2
 80060d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80060d4:	f7fc fff8 	bl	80030c8 <HAL_GetTick>
 80060d8:	4602      	mov	r2, r0
 80060da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060dc:	1a9b      	subs	r3, r3, r2
 80060de:	683a      	ldr	r2, [r7, #0]
 80060e0:	4413      	add	r3, r2
 80060e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80060e4:	f7fc fff0 	bl	80030c8 <HAL_GetTick>
 80060e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80060ea:	4b39      	ldr	r3, [pc, #228]	@ (80061d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	015b      	lsls	r3, r3, #5
 80060f0:	0d1b      	lsrs	r3, r3, #20
 80060f2:	69fa      	ldr	r2, [r7, #28]
 80060f4:	fb02 f303 	mul.w	r3, r2, r3
 80060f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060fa:	e054      	b.n	80061a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006102:	d050      	beq.n	80061a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006104:	f7fc ffe0 	bl	80030c8 <HAL_GetTick>
 8006108:	4602      	mov	r2, r0
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	1ad3      	subs	r3, r2, r3
 800610e:	69fa      	ldr	r2, [r7, #28]
 8006110:	429a      	cmp	r2, r3
 8006112:	d902      	bls.n	800611a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d13d      	bne.n	8006196 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685a      	ldr	r2, [r3, #4]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006128:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006132:	d111      	bne.n	8006158 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800613c:	d004      	beq.n	8006148 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006146:	d107      	bne.n	8006158 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006156:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800615c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006160:	d10f      	bne.n	8006182 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006170:	601a      	str	r2, [r3, #0]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006180:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2201      	movs	r2, #1
 8006186:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e017      	b.n	80061c6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d101      	bne.n	80061a0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800619c:	2300      	movs	r3, #0
 800619e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	3b01      	subs	r3, #1
 80061a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	689a      	ldr	r2, [r3, #8]
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	4013      	ands	r3, r2
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	bf0c      	ite	eq
 80061b6:	2301      	moveq	r3, #1
 80061b8:	2300      	movne	r3, #0
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	461a      	mov	r2, r3
 80061be:	79fb      	ldrb	r3, [r7, #7]
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d19b      	bne.n	80060fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3720      	adds	r7, #32
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	20000018 	.word	0x20000018

080061d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b088      	sub	sp, #32
 80061d8:	af02      	add	r7, sp, #8
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	9300      	str	r3, [sp, #0]
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	2201      	movs	r2, #1
 80061e8:	2102      	movs	r1, #2
 80061ea:	68f8      	ldr	r0, [r7, #12]
 80061ec:	f7ff ff6a 	bl	80060c4 <SPI_WaitFlagStateUntilTimeout>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d007      	beq.n	8006206 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061fa:	f043 0220 	orr.w	r2, r3, #32
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e032      	b.n	800626c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006206:	4b1b      	ldr	r3, [pc, #108]	@ (8006274 <SPI_EndRxTxTransaction+0xa0>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a1b      	ldr	r2, [pc, #108]	@ (8006278 <SPI_EndRxTxTransaction+0xa4>)
 800620c:	fba2 2303 	umull	r2, r3, r2, r3
 8006210:	0d5b      	lsrs	r3, r3, #21
 8006212:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006216:	fb02 f303 	mul.w	r3, r2, r3
 800621a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006224:	d112      	bne.n	800624c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	9300      	str	r3, [sp, #0]
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	2200      	movs	r2, #0
 800622e:	2180      	movs	r1, #128	@ 0x80
 8006230:	68f8      	ldr	r0, [r7, #12]
 8006232:	f7ff ff47 	bl	80060c4 <SPI_WaitFlagStateUntilTimeout>
 8006236:	4603      	mov	r3, r0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d016      	beq.n	800626a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006240:	f043 0220 	orr.w	r2, r3, #32
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006248:	2303      	movs	r3, #3
 800624a:	e00f      	b.n	800626c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d00a      	beq.n	8006268 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	3b01      	subs	r3, #1
 8006256:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006262:	2b80      	cmp	r3, #128	@ 0x80
 8006264:	d0f2      	beq.n	800624c <SPI_EndRxTxTransaction+0x78>
 8006266:	e000      	b.n	800626a <SPI_EndRxTxTransaction+0x96>
        break;
 8006268:	bf00      	nop
  }

  return HAL_OK;
 800626a:	2300      	movs	r3, #0
}
 800626c:	4618      	mov	r0, r3
 800626e:	3718      	adds	r7, #24
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}
 8006274:	20000018 	.word	0x20000018
 8006278:	165e9f81 	.word	0x165e9f81

0800627c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b082      	sub	sp, #8
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d101      	bne.n	800628e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e041      	b.n	8006312 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b00      	cmp	r3, #0
 8006298:	d106      	bne.n	80062a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f7fc face 	bl	8002844 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2202      	movs	r2, #2
 80062ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	3304      	adds	r3, #4
 80062b8:	4619      	mov	r1, r3
 80062ba:	4610      	mov	r0, r2
 80062bc:	f000 f8f4 	bl	80064a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3708      	adds	r7, #8
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}

0800631a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800631a:	b580      	push	{r7, lr}
 800631c:	b084      	sub	sp, #16
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
 8006322:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006324:	2300      	movs	r3, #0
 8006326:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800632e:	2b01      	cmp	r3, #1
 8006330:	d101      	bne.n	8006336 <HAL_TIM_ConfigClockSource+0x1c>
 8006332:	2302      	movs	r3, #2
 8006334:	e0b4      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x186>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2201      	movs	r2, #1
 800633a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2202      	movs	r2, #2
 8006342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006354:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800635c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68ba      	ldr	r2, [r7, #8]
 8006364:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800636e:	d03e      	beq.n	80063ee <HAL_TIM_ConfigClockSource+0xd4>
 8006370:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006374:	f200 8087 	bhi.w	8006486 <HAL_TIM_ConfigClockSource+0x16c>
 8006378:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800637c:	f000 8086 	beq.w	800648c <HAL_TIM_ConfigClockSource+0x172>
 8006380:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006384:	d87f      	bhi.n	8006486 <HAL_TIM_ConfigClockSource+0x16c>
 8006386:	2b70      	cmp	r3, #112	@ 0x70
 8006388:	d01a      	beq.n	80063c0 <HAL_TIM_ConfigClockSource+0xa6>
 800638a:	2b70      	cmp	r3, #112	@ 0x70
 800638c:	d87b      	bhi.n	8006486 <HAL_TIM_ConfigClockSource+0x16c>
 800638e:	2b60      	cmp	r3, #96	@ 0x60
 8006390:	d050      	beq.n	8006434 <HAL_TIM_ConfigClockSource+0x11a>
 8006392:	2b60      	cmp	r3, #96	@ 0x60
 8006394:	d877      	bhi.n	8006486 <HAL_TIM_ConfigClockSource+0x16c>
 8006396:	2b50      	cmp	r3, #80	@ 0x50
 8006398:	d03c      	beq.n	8006414 <HAL_TIM_ConfigClockSource+0xfa>
 800639a:	2b50      	cmp	r3, #80	@ 0x50
 800639c:	d873      	bhi.n	8006486 <HAL_TIM_ConfigClockSource+0x16c>
 800639e:	2b40      	cmp	r3, #64	@ 0x40
 80063a0:	d058      	beq.n	8006454 <HAL_TIM_ConfigClockSource+0x13a>
 80063a2:	2b40      	cmp	r3, #64	@ 0x40
 80063a4:	d86f      	bhi.n	8006486 <HAL_TIM_ConfigClockSource+0x16c>
 80063a6:	2b30      	cmp	r3, #48	@ 0x30
 80063a8:	d064      	beq.n	8006474 <HAL_TIM_ConfigClockSource+0x15a>
 80063aa:	2b30      	cmp	r3, #48	@ 0x30
 80063ac:	d86b      	bhi.n	8006486 <HAL_TIM_ConfigClockSource+0x16c>
 80063ae:	2b20      	cmp	r3, #32
 80063b0:	d060      	beq.n	8006474 <HAL_TIM_ConfigClockSource+0x15a>
 80063b2:	2b20      	cmp	r3, #32
 80063b4:	d867      	bhi.n	8006486 <HAL_TIM_ConfigClockSource+0x16c>
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d05c      	beq.n	8006474 <HAL_TIM_ConfigClockSource+0x15a>
 80063ba:	2b10      	cmp	r3, #16
 80063bc:	d05a      	beq.n	8006474 <HAL_TIM_ConfigClockSource+0x15a>
 80063be:	e062      	b.n	8006486 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063d0:	f000 f990 	bl	80066f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80063e2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68ba      	ldr	r2, [r7, #8]
 80063ea:	609a      	str	r2, [r3, #8]
      break;
 80063ec:	e04f      	b.n	800648e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063fe:	f000 f979 	bl	80066f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	689a      	ldr	r2, [r3, #8]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006410:	609a      	str	r2, [r3, #8]
      break;
 8006412:	e03c      	b.n	800648e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006420:	461a      	mov	r2, r3
 8006422:	f000 f8ed 	bl	8006600 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	2150      	movs	r1, #80	@ 0x50
 800642c:	4618      	mov	r0, r3
 800642e:	f000 f946 	bl	80066be <TIM_ITRx_SetConfig>
      break;
 8006432:	e02c      	b.n	800648e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006440:	461a      	mov	r2, r3
 8006442:	f000 f90c 	bl	800665e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2160      	movs	r1, #96	@ 0x60
 800644c:	4618      	mov	r0, r3
 800644e:	f000 f936 	bl	80066be <TIM_ITRx_SetConfig>
      break;
 8006452:	e01c      	b.n	800648e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006460:	461a      	mov	r2, r3
 8006462:	f000 f8cd 	bl	8006600 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2140      	movs	r1, #64	@ 0x40
 800646c:	4618      	mov	r0, r3
 800646e:	f000 f926 	bl	80066be <TIM_ITRx_SetConfig>
      break;
 8006472:	e00c      	b.n	800648e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4619      	mov	r1, r3
 800647e:	4610      	mov	r0, r2
 8006480:	f000 f91d 	bl	80066be <TIM_ITRx_SetConfig>
      break;
 8006484:	e003      	b.n	800648e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	73fb      	strb	r3, [r7, #15]
      break;
 800648a:	e000      	b.n	800648e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800648c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2201      	movs	r2, #1
 8006492:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800649e:	7bfb      	ldrb	r3, [r7, #15]
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3710      	adds	r7, #16
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b085      	sub	sp, #20
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a46      	ldr	r2, [pc, #280]	@ (80065d4 <TIM_Base_SetConfig+0x12c>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d013      	beq.n	80064e8 <TIM_Base_SetConfig+0x40>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064c6:	d00f      	beq.n	80064e8 <TIM_Base_SetConfig+0x40>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a43      	ldr	r2, [pc, #268]	@ (80065d8 <TIM_Base_SetConfig+0x130>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d00b      	beq.n	80064e8 <TIM_Base_SetConfig+0x40>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a42      	ldr	r2, [pc, #264]	@ (80065dc <TIM_Base_SetConfig+0x134>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d007      	beq.n	80064e8 <TIM_Base_SetConfig+0x40>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a41      	ldr	r2, [pc, #260]	@ (80065e0 <TIM_Base_SetConfig+0x138>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d003      	beq.n	80064e8 <TIM_Base_SetConfig+0x40>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	4a40      	ldr	r2, [pc, #256]	@ (80065e4 <TIM_Base_SetConfig+0x13c>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d108      	bne.n	80064fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	68fa      	ldr	r2, [r7, #12]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a35      	ldr	r2, [pc, #212]	@ (80065d4 <TIM_Base_SetConfig+0x12c>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d02b      	beq.n	800655a <TIM_Base_SetConfig+0xb2>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006508:	d027      	beq.n	800655a <TIM_Base_SetConfig+0xb2>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a32      	ldr	r2, [pc, #200]	@ (80065d8 <TIM_Base_SetConfig+0x130>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d023      	beq.n	800655a <TIM_Base_SetConfig+0xb2>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a31      	ldr	r2, [pc, #196]	@ (80065dc <TIM_Base_SetConfig+0x134>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d01f      	beq.n	800655a <TIM_Base_SetConfig+0xb2>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a30      	ldr	r2, [pc, #192]	@ (80065e0 <TIM_Base_SetConfig+0x138>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d01b      	beq.n	800655a <TIM_Base_SetConfig+0xb2>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a2f      	ldr	r2, [pc, #188]	@ (80065e4 <TIM_Base_SetConfig+0x13c>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d017      	beq.n	800655a <TIM_Base_SetConfig+0xb2>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a2e      	ldr	r2, [pc, #184]	@ (80065e8 <TIM_Base_SetConfig+0x140>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d013      	beq.n	800655a <TIM_Base_SetConfig+0xb2>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a2d      	ldr	r2, [pc, #180]	@ (80065ec <TIM_Base_SetConfig+0x144>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d00f      	beq.n	800655a <TIM_Base_SetConfig+0xb2>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a2c      	ldr	r2, [pc, #176]	@ (80065f0 <TIM_Base_SetConfig+0x148>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d00b      	beq.n	800655a <TIM_Base_SetConfig+0xb2>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a2b      	ldr	r2, [pc, #172]	@ (80065f4 <TIM_Base_SetConfig+0x14c>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d007      	beq.n	800655a <TIM_Base_SetConfig+0xb2>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a2a      	ldr	r2, [pc, #168]	@ (80065f8 <TIM_Base_SetConfig+0x150>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d003      	beq.n	800655a <TIM_Base_SetConfig+0xb2>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a29      	ldr	r2, [pc, #164]	@ (80065fc <TIM_Base_SetConfig+0x154>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d108      	bne.n	800656c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006560:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	68fa      	ldr	r2, [r7, #12]
 8006568:	4313      	orrs	r3, r2
 800656a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	695b      	ldr	r3, [r3, #20]
 8006576:	4313      	orrs	r3, r2
 8006578:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	68fa      	ldr	r2, [r7, #12]
 800657e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	689a      	ldr	r2, [r3, #8]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	4a10      	ldr	r2, [pc, #64]	@ (80065d4 <TIM_Base_SetConfig+0x12c>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d003      	beq.n	80065a0 <TIM_Base_SetConfig+0xf8>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a12      	ldr	r2, [pc, #72]	@ (80065e4 <TIM_Base_SetConfig+0x13c>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d103      	bne.n	80065a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	691a      	ldr	r2, [r3, #16]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	f003 0301 	and.w	r3, r3, #1
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d105      	bne.n	80065c6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	f023 0201 	bic.w	r2, r3, #1
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	611a      	str	r2, [r3, #16]
  }
}
 80065c6:	bf00      	nop
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	40010000 	.word	0x40010000
 80065d8:	40000400 	.word	0x40000400
 80065dc:	40000800 	.word	0x40000800
 80065e0:	40000c00 	.word	0x40000c00
 80065e4:	40010400 	.word	0x40010400
 80065e8:	40014000 	.word	0x40014000
 80065ec:	40014400 	.word	0x40014400
 80065f0:	40014800 	.word	0x40014800
 80065f4:	40001800 	.word	0x40001800
 80065f8:	40001c00 	.word	0x40001c00
 80065fc:	40002000 	.word	0x40002000

08006600 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006600:	b480      	push	{r7}
 8006602:	b087      	sub	sp, #28
 8006604:	af00      	add	r7, sp, #0
 8006606:	60f8      	str	r0, [r7, #12]
 8006608:	60b9      	str	r1, [r7, #8]
 800660a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6a1b      	ldr	r3, [r3, #32]
 8006610:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6a1b      	ldr	r3, [r3, #32]
 8006616:	f023 0201 	bic.w	r2, r3, #1
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800662a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	011b      	lsls	r3, r3, #4
 8006630:	693a      	ldr	r2, [r7, #16]
 8006632:	4313      	orrs	r3, r2
 8006634:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	f023 030a 	bic.w	r3, r3, #10
 800663c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800663e:	697a      	ldr	r2, [r7, #20]
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	4313      	orrs	r3, r2
 8006644:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	697a      	ldr	r2, [r7, #20]
 8006650:	621a      	str	r2, [r3, #32]
}
 8006652:	bf00      	nop
 8006654:	371c      	adds	r7, #28
 8006656:	46bd      	mov	sp, r7
 8006658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665c:	4770      	bx	lr

0800665e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800665e:	b480      	push	{r7}
 8006660:	b087      	sub	sp, #28
 8006662:	af00      	add	r7, sp, #0
 8006664:	60f8      	str	r0, [r7, #12]
 8006666:	60b9      	str	r1, [r7, #8]
 8006668:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6a1b      	ldr	r3, [r3, #32]
 800666e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	6a1b      	ldr	r3, [r3, #32]
 8006674:	f023 0210 	bic.w	r2, r3, #16
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	699b      	ldr	r3, [r3, #24]
 8006680:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006688:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	031b      	lsls	r3, r3, #12
 800668e:	693a      	ldr	r2, [r7, #16]
 8006690:	4313      	orrs	r3, r2
 8006692:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800669a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	011b      	lsls	r3, r3, #4
 80066a0:	697a      	ldr	r2, [r7, #20]
 80066a2:	4313      	orrs	r3, r2
 80066a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	693a      	ldr	r2, [r7, #16]
 80066aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	697a      	ldr	r2, [r7, #20]
 80066b0:	621a      	str	r2, [r3, #32]
}
 80066b2:	bf00      	nop
 80066b4:	371c      	adds	r7, #28
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr

080066be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066be:	b480      	push	{r7}
 80066c0:	b085      	sub	sp, #20
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	6078      	str	r0, [r7, #4]
 80066c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066d6:	683a      	ldr	r2, [r7, #0]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	4313      	orrs	r3, r2
 80066dc:	f043 0307 	orr.w	r3, r3, #7
 80066e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	68fa      	ldr	r2, [r7, #12]
 80066e6:	609a      	str	r2, [r3, #8]
}
 80066e8:	bf00      	nop
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b087      	sub	sp, #28
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	60f8      	str	r0, [r7, #12]
 80066fc:	60b9      	str	r1, [r7, #8]
 80066fe:	607a      	str	r2, [r7, #4]
 8006700:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800670e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	021a      	lsls	r2, r3, #8
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	431a      	orrs	r2, r3
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	4313      	orrs	r3, r2
 800671c:	697a      	ldr	r2, [r7, #20]
 800671e:	4313      	orrs	r3, r2
 8006720:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	697a      	ldr	r2, [r7, #20]
 8006726:	609a      	str	r2, [r3, #8]
}
 8006728:	bf00      	nop
 800672a:	371c      	adds	r7, #28
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006744:	2b01      	cmp	r3, #1
 8006746:	d101      	bne.n	800674c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006748:	2302      	movs	r3, #2
 800674a:	e05a      	b.n	8006802 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2202      	movs	r2, #2
 8006758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006772:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68fa      	ldr	r2, [r7, #12]
 800677a:	4313      	orrs	r3, r2
 800677c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	68fa      	ldr	r2, [r7, #12]
 8006784:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a21      	ldr	r2, [pc, #132]	@ (8006810 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d022      	beq.n	80067d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006798:	d01d      	beq.n	80067d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a1d      	ldr	r2, [pc, #116]	@ (8006814 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d018      	beq.n	80067d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a1b      	ldr	r2, [pc, #108]	@ (8006818 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d013      	beq.n	80067d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a1a      	ldr	r2, [pc, #104]	@ (800681c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d00e      	beq.n	80067d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a18      	ldr	r2, [pc, #96]	@ (8006820 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d009      	beq.n	80067d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a17      	ldr	r2, [pc, #92]	@ (8006824 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d004      	beq.n	80067d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a15      	ldr	r2, [pc, #84]	@ (8006828 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d10c      	bne.n	80067f0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	68ba      	ldr	r2, [r7, #8]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68ba      	ldr	r2, [r7, #8]
 80067ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3714      	adds	r7, #20
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	40010000 	.word	0x40010000
 8006814:	40000400 	.word	0x40000400
 8006818:	40000800 	.word	0x40000800
 800681c:	40000c00 	.word	0x40000c00
 8006820:	40010400 	.word	0x40010400
 8006824:	40014000 	.word	0x40014000
 8006828:	40001800 	.word	0x40001800

0800682c <memset>:
 800682c:	4402      	add	r2, r0
 800682e:	4603      	mov	r3, r0
 8006830:	4293      	cmp	r3, r2
 8006832:	d100      	bne.n	8006836 <memset+0xa>
 8006834:	4770      	bx	lr
 8006836:	f803 1b01 	strb.w	r1, [r3], #1
 800683a:	e7f9      	b.n	8006830 <memset+0x4>

0800683c <__libc_init_array>:
 800683c:	b570      	push	{r4, r5, r6, lr}
 800683e:	4d0d      	ldr	r5, [pc, #52]	@ (8006874 <__libc_init_array+0x38>)
 8006840:	4c0d      	ldr	r4, [pc, #52]	@ (8006878 <__libc_init_array+0x3c>)
 8006842:	1b64      	subs	r4, r4, r5
 8006844:	10a4      	asrs	r4, r4, #2
 8006846:	2600      	movs	r6, #0
 8006848:	42a6      	cmp	r6, r4
 800684a:	d109      	bne.n	8006860 <__libc_init_array+0x24>
 800684c:	4d0b      	ldr	r5, [pc, #44]	@ (800687c <__libc_init_array+0x40>)
 800684e:	4c0c      	ldr	r4, [pc, #48]	@ (8006880 <__libc_init_array+0x44>)
 8006850:	f000 f818 	bl	8006884 <_init>
 8006854:	1b64      	subs	r4, r4, r5
 8006856:	10a4      	asrs	r4, r4, #2
 8006858:	2600      	movs	r6, #0
 800685a:	42a6      	cmp	r6, r4
 800685c:	d105      	bne.n	800686a <__libc_init_array+0x2e>
 800685e:	bd70      	pop	{r4, r5, r6, pc}
 8006860:	f855 3b04 	ldr.w	r3, [r5], #4
 8006864:	4798      	blx	r3
 8006866:	3601      	adds	r6, #1
 8006868:	e7ee      	b.n	8006848 <__libc_init_array+0xc>
 800686a:	f855 3b04 	ldr.w	r3, [r5], #4
 800686e:	4798      	blx	r3
 8006870:	3601      	adds	r6, #1
 8006872:	e7f2      	b.n	800685a <__libc_init_array+0x1e>
 8006874:	08008394 	.word	0x08008394
 8006878:	08008394 	.word	0x08008394
 800687c:	08008394 	.word	0x08008394
 8006880:	08008398 	.word	0x08008398

08006884 <_init>:
 8006884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006886:	bf00      	nop
 8006888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800688a:	bc08      	pop	{r3}
 800688c:	469e      	mov	lr, r3
 800688e:	4770      	bx	lr

08006890 <_fini>:
 8006890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006892:	bf00      	nop
 8006894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006896:	bc08      	pop	{r3}
 8006898:	469e      	mov	lr, r3
 800689a:	4770      	bx	lr
