### Examples

1a. [Full adder](https://github.com/dicdesign/ieeeMentorshipHyd/tree/main/verilog/structuralModelling/fulladder)


1b. [Full adder on EDAPlayground](https://www.edaplayground.com/x/UuFd)
