// Seed: 2206137078
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input wor id_2,
    input wand id_3,
    output supply1 id_4,
    input wand id_5,
    output wire id_6
);
  wire id_8;
  assign id_4 = 1'h0 ^ id_3;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    output tri  id_3,
    input  wire id_4,
    input  wire id_5,
    input  wand id_6,
    input  wand id_7,
    input  tri1 id_8,
    input  tri0 id_9,
    output wand id_10
);
  wire id_12;
  supply1 id_13 = {id_13{1}};
  module_0(
      id_0, id_10, id_8, id_5, id_10, id_9, id_10
  );
  wire id_14;
endmodule
