NDS Database:  version P.15xf

NDS_INFO | xc9500xl | 9572XL44VQ | XC9572XL-10-VQ44

DEVICE | 9572XL | 9572XL44VQ | 

NETWORK | Receiver | 0 | 0 | 16391

INPUT_INSTANCE | 0 | 0 | NULL | Reset_In_IBUF | Receiver_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | Reset_In | 3722 | PI | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | Serial_In_IBUF | Receiver_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | Serial_In | 3724 | PI | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow+OptxMapped | SR/q<0> | Receiver_COPY_0_COPY_0 | 2155873280 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd14 | 3668 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd14.Q | instance_name/state_FSM_FFd14 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd15 | 3669 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd15.Q | instance_name/state_FSM_FFd15 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd16 | 3670 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd16.Q | instance_name/state_FSM_FFd16 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<1>.EXP | 4123 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<1>.EXP | Shift_Decoder<1> | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SR/q<0> | 3641 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<0>.Q | SR/q<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SR/q<0>.SI | SR/q<0> | 0 | 10 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd14 | 3668 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd14.Q | instance_name/state_FSM_FFd14 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd15 | 3669 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd15.Q | instance_name/state_FSM_FFd15 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd16 | 3670 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd16.Q | instance_name/state_FSM_FFd16 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<1>.EXP | 4123 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<1>.EXP | Shift_Decoder<1> | 4 | 0 | MC_EXPORT
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SR/q<0>.D1 | 3726 | ? | 0 | 4096 | SR/q<0> | NULL | NULL | SR/q<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SR/q<0>.D2 | 3727 | ? | 0 | 4096 | SR/q<0> | NULL | NULL | SR/q<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | Shift_Decoder<1>.EXP
SPPTERM | 5 | IV_FALSE | Serial_In_IBUF | IV_TRUE | FBC/count<0> | IV_FALSE | instance_name/state_FSM_FFd14 | IV_FALSE | instance_name/state_FSM_FFd15 | IV_FALSE | instance_name/state_FSM_FFd16
SPPTERM | 5 | IV_FALSE | Serial_In_IBUF | IV_TRUE | FBC/count<1> | IV_FALSE | instance_name/state_FSM_FFd14 | IV_FALSE | instance_name/state_FSM_FFd15 | IV_FALSE | instance_name/state_FSM_FFd16
SPPTERM | 5 | IV_FALSE | Serial_In_IBUF | IV_FALSE | FBC/count<2> | IV_FALSE | instance_name/state_FSM_FFd14 | IV_FALSE | instance_name/state_FSM_FFd15 | IV_FALSE | instance_name/state_FSM_FFd16
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | SR/q<0>.CLKF | 3728 | ? | 0 | 4096 | SR/q<0> | NULL | NULL | SR/q<0>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | SR/q<0>.RSTF | 3729 | ? | 0 | 4096 | SR/q<0> | NULL | NULL | SR/q<0>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | SR/q<0>.REG | SR/q<0> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SR/q<0>.D | 3725 | ? | 0 | 0 | SR/q<0> | NULL | NULL | SR/q<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | SR/q<0>.CLKF | 3728 | ? | 0 | 4096 | SR/q<0> | NULL | NULL | SR/q<0>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | SR/q<0>.RSTF | 3729 | ? | 0 | 4096 | SR/q<0> | NULL | NULL | SR/q<0>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SR/q<0>.Q | 3730 | ? | 0 | 0 | SR/q<0> | NULL | NULL | SR/q<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | SR/q<10> | Receiver_COPY_0_COPY_0 | 2155877632 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<10> | 3642 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<10>.Q | SR/q<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<9> | 3651 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<9>.Q | SR/q<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SR/q<10> | 3642 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<10>.Q | SR/q<10> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SR/q<10>.SI | SR/q<10> | 0 | 8 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<10> | 3642 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<10>.Q | SR/q<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<9> | 3651 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<9>.Q | SR/q<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SR/q<10>.D1 | 3732 | ? | 0 | 4096 | SR/q<10> | NULL | NULL | SR/q<10>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SR/q<10>.D2 | 3733 | ? | 0 | 4096 | SR/q<10> | NULL | NULL | SR/q<10>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SR/q<10> | IV_TRUE | SR/q<9>
SPPTERM | 2 | IV_FALSE | SR/q<10> | IV_FALSE | SR/q<9>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | SR/q<10>.CLKF | 3734 | ? | 0 | 4096 | SR/q<10> | NULL | NULL | SR/q<10>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | SR/q<10>.RSTF | 3735 | ? | 0 | 4096 | SR/q<10> | NULL | NULL | SR/q<10>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | SR/q<10>.REG | SR/q<10> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SR/q<10>.D | 3731 | ? | 0 | 0 | SR/q<10> | NULL | NULL | SR/q<10>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | SR/q<10>.CLKF | 3734 | ? | 0 | 4096 | SR/q<10> | NULL | NULL | SR/q<10>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | SR/q<10>.RSTF | 3735 | ? | 0 | 4096 | SR/q<10> | NULL | NULL | SR/q<10>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SR/q<10>.Q | 3736 | ? | 0 | 0 | SR/q<10> | NULL | NULL | SR/q<10>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | SR/q<1> | Receiver_COPY_0_COPY_0 | 2155877632 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<0> | 3641 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<0>.Q | SR/q<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<1> | 3643 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<1>.Q | SR/q<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SR/q<1> | 3643 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<1>.Q | SR/q<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SR/q<1>.SI | SR/q<1> | 0 | 8 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<0> | 3641 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<0>.Q | SR/q<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<1> | 3643 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<1>.Q | SR/q<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SR/q<1>.D1 | 3738 | ? | 0 | 4096 | SR/q<1> | NULL | NULL | SR/q<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SR/q<1>.D2 | 3739 | ? | 0 | 4096 | SR/q<1> | NULL | NULL | SR/q<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SR/q<0> | IV_TRUE | SR/q<1>
SPPTERM | 2 | IV_FALSE | SR/q<0> | IV_FALSE | SR/q<1>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | SR/q<1>.CLKF | 3740 | ? | 0 | 4096 | SR/q<1> | NULL | NULL | SR/q<1>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | SR/q<1>.RSTF | 3741 | ? | 0 | 4096 | SR/q<1> | NULL | NULL | SR/q<1>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | SR/q<1>.REG | SR/q<1> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SR/q<1>.D | 3737 | ? | 0 | 0 | SR/q<1> | NULL | NULL | SR/q<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | SR/q<1>.CLKF | 3740 | ? | 0 | 4096 | SR/q<1> | NULL | NULL | SR/q<1>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | SR/q<1>.RSTF | 3741 | ? | 0 | 4096 | SR/q<1> | NULL | NULL | SR/q<1>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SR/q<1>.Q | 3742 | ? | 0 | 0 | SR/q<1> | NULL | NULL | SR/q<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | SR/q<2> | Receiver_COPY_0_COPY_0 | 2155877632 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<1> | 3643 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<1>.Q | SR/q<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<2> | 3644 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<2>.Q | SR/q<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SR/q<2> | 3644 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<2>.Q | SR/q<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SR/q<2>.SI | SR/q<2> | 0 | 8 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<1> | 3643 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<1>.Q | SR/q<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<2> | 3644 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<2>.Q | SR/q<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SR/q<2>.D1 | 3744 | ? | 0 | 4096 | SR/q<2> | NULL | NULL | SR/q<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SR/q<2>.D2 | 3745 | ? | 0 | 4096 | SR/q<2> | NULL | NULL | SR/q<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SR/q<1> | IV_TRUE | SR/q<2>
SPPTERM | 2 | IV_FALSE | SR/q<1> | IV_FALSE | SR/q<2>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | SR/q<2>.CLKF | 3746 | ? | 0 | 4096 | SR/q<2> | NULL | NULL | SR/q<2>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | SR/q<2>.RSTF | 3747 | ? | 0 | 4096 | SR/q<2> | NULL | NULL | SR/q<2>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | SR/q<2>.REG | SR/q<2> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SR/q<2>.D | 3743 | ? | 0 | 0 | SR/q<2> | NULL | NULL | SR/q<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | SR/q<2>.CLKF | 3746 | ? | 0 | 4096 | SR/q<2> | NULL | NULL | SR/q<2>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | SR/q<2>.RSTF | 3747 | ? | 0 | 4096 | SR/q<2> | NULL | NULL | SR/q<2>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SR/q<2>.Q | 3748 | ? | 0 | 0 | SR/q<2> | NULL | NULL | SR/q<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | SR/q<3> | Receiver_COPY_0_COPY_0 | 2155877632 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<2> | 3644 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<2>.Q | SR/q<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<3> | 3645 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<3>.Q | SR/q<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SR/q<3> | 3645 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<3>.Q | SR/q<3> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SR/q<3>.SI | SR/q<3> | 0 | 8 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<2> | 3644 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<2>.Q | SR/q<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<3> | 3645 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<3>.Q | SR/q<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SR/q<3>.D1 | 3750 | ? | 0 | 4096 | SR/q<3> | NULL | NULL | SR/q<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SR/q<3>.D2 | 3751 | ? | 0 | 4096 | SR/q<3> | NULL | NULL | SR/q<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SR/q<2> | IV_TRUE | SR/q<3>
SPPTERM | 2 | IV_FALSE | SR/q<2> | IV_FALSE | SR/q<3>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | SR/q<3>.CLKF | 3752 | ? | 0 | 4096 | SR/q<3> | NULL | NULL | SR/q<3>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | SR/q<3>.RSTF | 3753 | ? | 0 | 4096 | SR/q<3> | NULL | NULL | SR/q<3>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | SR/q<3>.REG | SR/q<3> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SR/q<3>.D | 3749 | ? | 0 | 0 | SR/q<3> | NULL | NULL | SR/q<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | SR/q<3>.CLKF | 3752 | ? | 0 | 4096 | SR/q<3> | NULL | NULL | SR/q<3>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | SR/q<3>.RSTF | 3753 | ? | 0 | 4096 | SR/q<3> | NULL | NULL | SR/q<3>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SR/q<3>.Q | 3754 | ? | 0 | 0 | SR/q<3> | NULL | NULL | SR/q<3>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | SR/q<4> | Receiver_COPY_0_COPY_0 | 2155877632 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<3> | 3645 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<3>.Q | SR/q<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<4> | 3646 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<4>.Q | SR/q<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SR/q<4> | 3646 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<4>.Q | SR/q<4> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SR/q<4>.SI | SR/q<4> | 0 | 8 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<3> | 3645 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<3>.Q | SR/q<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<4> | 3646 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<4>.Q | SR/q<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SR/q<4>.D1 | 3756 | ? | 0 | 4096 | SR/q<4> | NULL | NULL | SR/q<4>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SR/q<4>.D2 | 3757 | ? | 0 | 4096 | SR/q<4> | NULL | NULL | SR/q<4>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SR/q<3> | IV_TRUE | SR/q<4>
SPPTERM | 2 | IV_FALSE | SR/q<3> | IV_FALSE | SR/q<4>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | SR/q<4>.CLKF | 3758 | ? | 0 | 4096 | SR/q<4> | NULL | NULL | SR/q<4>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | SR/q<4>.RSTF | 3759 | ? | 0 | 4096 | SR/q<4> | NULL | NULL | SR/q<4>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | SR/q<4>.REG | SR/q<4> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SR/q<4>.D | 3755 | ? | 0 | 0 | SR/q<4> | NULL | NULL | SR/q<4>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | SR/q<4>.CLKF | 3758 | ? | 0 | 4096 | SR/q<4> | NULL | NULL | SR/q<4>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | SR/q<4>.RSTF | 3759 | ? | 0 | 4096 | SR/q<4> | NULL | NULL | SR/q<4>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SR/q<4>.Q | 3760 | ? | 0 | 0 | SR/q<4> | NULL | NULL | SR/q<4>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | SR/q<5> | Receiver_COPY_0_COPY_0 | 2155877632 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<4> | 3646 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<4>.Q | SR/q<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<5> | 3647 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<5>.Q | SR/q<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SR/q<5> | 3647 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<5>.Q | SR/q<5> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SR/q<5>.SI | SR/q<5> | 0 | 8 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<4> | 3646 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<4>.Q | SR/q<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<5> | 3647 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<5>.Q | SR/q<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SR/q<5>.D1 | 3762 | ? | 0 | 4096 | SR/q<5> | NULL | NULL | SR/q<5>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SR/q<5>.D2 | 3763 | ? | 0 | 4096 | SR/q<5> | NULL | NULL | SR/q<5>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SR/q<4> | IV_TRUE | SR/q<5>
SPPTERM | 2 | IV_FALSE | SR/q<4> | IV_FALSE | SR/q<5>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | SR/q<5>.CLKF | 3764 | ? | 0 | 4096 | SR/q<5> | NULL | NULL | SR/q<5>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | SR/q<5>.RSTF | 3765 | ? | 0 | 4096 | SR/q<5> | NULL | NULL | SR/q<5>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | SR/q<5>.REG | SR/q<5> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SR/q<5>.D | 3761 | ? | 0 | 0 | SR/q<5> | NULL | NULL | SR/q<5>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | SR/q<5>.CLKF | 3764 | ? | 0 | 4096 | SR/q<5> | NULL | NULL | SR/q<5>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | SR/q<5>.RSTF | 3765 | ? | 0 | 4096 | SR/q<5> | NULL | NULL | SR/q<5>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SR/q<5>.Q | 3766 | ? | 0 | 0 | SR/q<5> | NULL | NULL | SR/q<5>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | SR/q<6> | Receiver_COPY_0_COPY_0 | 2155877632 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<5> | 3647 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<5>.Q | SR/q<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<6> | 3648 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<6>.Q | SR/q<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SR/q<6> | 3648 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<6>.Q | SR/q<6> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SR/q<6>.SI | SR/q<6> | 0 | 8 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<5> | 3647 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<5>.Q | SR/q<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<6> | 3648 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<6>.Q | SR/q<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SR/q<6>.D1 | 3768 | ? | 0 | 4096 | SR/q<6> | NULL | NULL | SR/q<6>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SR/q<6>.D2 | 3769 | ? | 0 | 4096 | SR/q<6> | NULL | NULL | SR/q<6>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SR/q<5> | IV_TRUE | SR/q<6>
SPPTERM | 2 | IV_FALSE | SR/q<5> | IV_FALSE | SR/q<6>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | SR/q<6>.CLKF | 3770 | ? | 0 | 4096 | SR/q<6> | NULL | NULL | SR/q<6>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | SR/q<6>.RSTF | 3771 | ? | 0 | 4096 | SR/q<6> | NULL | NULL | SR/q<6>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | SR/q<6>.REG | SR/q<6> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SR/q<6>.D | 3767 | ? | 0 | 0 | SR/q<6> | NULL | NULL | SR/q<6>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | SR/q<6>.CLKF | 3770 | ? | 0 | 4096 | SR/q<6> | NULL | NULL | SR/q<6>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | SR/q<6>.RSTF | 3771 | ? | 0 | 4096 | SR/q<6> | NULL | NULL | SR/q<6>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SR/q<6>.Q | 3772 | ? | 0 | 0 | SR/q<6> | NULL | NULL | SR/q<6>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | SR/q<7> | Receiver_COPY_0_COPY_0 | 2155877632 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<6> | 3648 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<6>.Q | SR/q<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<7> | 3649 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<7>.Q | SR/q<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SR/q<7> | 3649 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<7>.Q | SR/q<7> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SR/q<7>.SI | SR/q<7> | 0 | 8 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<6> | 3648 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<6>.Q | SR/q<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<7> | 3649 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<7>.Q | SR/q<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SR/q<7>.D1 | 3774 | ? | 0 | 4096 | SR/q<7> | NULL | NULL | SR/q<7>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SR/q<7>.D2 | 3775 | ? | 0 | 4096 | SR/q<7> | NULL | NULL | SR/q<7>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SR/q<6> | IV_TRUE | SR/q<7>
SPPTERM | 2 | IV_FALSE | SR/q<6> | IV_FALSE | SR/q<7>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | SR/q<7>.CLKF | 3776 | ? | 0 | 4096 | SR/q<7> | NULL | NULL | SR/q<7>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | SR/q<7>.RSTF | 3777 | ? | 0 | 4096 | SR/q<7> | NULL | NULL | SR/q<7>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | SR/q<7>.REG | SR/q<7> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SR/q<7>.D | 3773 | ? | 0 | 0 | SR/q<7> | NULL | NULL | SR/q<7>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | SR/q<7>.CLKF | 3776 | ? | 0 | 4096 | SR/q<7> | NULL | NULL | SR/q<7>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | SR/q<7>.RSTF | 3777 | ? | 0 | 4096 | SR/q<7> | NULL | NULL | SR/q<7>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SR/q<7>.Q | 3778 | ? | 0 | 0 | SR/q<7> | NULL | NULL | SR/q<7>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | SR/q<8> | Receiver_COPY_0_COPY_0 | 2155877632 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<7> | 3649 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<7>.Q | SR/q<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<8> | 3650 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<8>.Q | SR/q<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SR/q<8> | 3650 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<8>.Q | SR/q<8> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SR/q<8>.SI | SR/q<8> | 0 | 8 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<7> | 3649 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<7>.Q | SR/q<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<8> | 3650 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<8>.Q | SR/q<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SR/q<8>.D1 | 3780 | ? | 0 | 4096 | SR/q<8> | NULL | NULL | SR/q<8>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SR/q<8>.D2 | 3781 | ? | 0 | 4096 | SR/q<8> | NULL | NULL | SR/q<8>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SR/q<7> | IV_TRUE | SR/q<8>
SPPTERM | 2 | IV_FALSE | SR/q<7> | IV_FALSE | SR/q<8>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | SR/q<8>.CLKF | 3782 | ? | 0 | 4096 | SR/q<8> | NULL | NULL | SR/q<8>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | SR/q<8>.RSTF | 3783 | ? | 0 | 4096 | SR/q<8> | NULL | NULL | SR/q<8>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | SR/q<8>.REG | SR/q<8> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SR/q<8>.D | 3779 | ? | 0 | 0 | SR/q<8> | NULL | NULL | SR/q<8>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | SR/q<8>.CLKF | 3782 | ? | 0 | 4096 | SR/q<8> | NULL | NULL | SR/q<8>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | SR/q<8>.RSTF | 3783 | ? | 0 | 4096 | SR/q<8> | NULL | NULL | SR/q<8>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SR/q<8>.Q | 3784 | ? | 0 | 0 | SR/q<8> | NULL | NULL | SR/q<8>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | SR/q<9> | Receiver_COPY_0_COPY_0 | 2155877632 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<8> | 3650 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<8>.Q | SR/q<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<9> | 3651 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<9>.Q | SR/q<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SR/q<9> | 3651 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<9>.Q | SR/q<9> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SR/q<9>.SI | SR/q<9> | 0 | 8 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<8> | 3650 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<8>.Q | SR/q<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<9> | 3651 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<9>.Q | SR/q<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SR/q<9>.D1 | 3786 | ? | 0 | 4096 | SR/q<9> | NULL | NULL | SR/q<9>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SR/q<9>.D2 | 3787 | ? | 0 | 4096 | SR/q<9> | NULL | NULL | SR/q<9>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SR/q<8> | IV_TRUE | SR/q<9>
SPPTERM | 2 | IV_FALSE | SR/q<8> | IV_FALSE | SR/q<9>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | SR/q<9>.CLKF | 3788 | ? | 0 | 4096 | SR/q<9> | NULL | NULL | SR/q<9>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | SR/q<9>.RSTF | 3789 | ? | 0 | 4096 | SR/q<9> | NULL | NULL | SR/q<9>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | SR/q<9>.REG | SR/q<9> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SR/q<9>.D | 3785 | ? | 0 | 0 | SR/q<9> | NULL | NULL | SR/q<9>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | SR/q<9>.CLKF | 3788 | ? | 0 | 4096 | SR/q<9> | NULL | NULL | SR/q<9>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | SR/q<9>.RSTF | 3789 | ? | 0 | 4096 | SR/q<9> | NULL | NULL | SR/q<9>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SR/q<9>.Q | 3790 | ? | 0 | 0 | SR/q<9> | NULL | NULL | SR/q<9>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | SR/q<11> | Receiver_COPY_0_COPY_0 | 2155877632 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<10> | 3642 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<10>.Q | SR/q<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<11> | 3652 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<11>.Q | SR/q<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | SR/q<11> | 3652 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<11>.Q | SR/q<11> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | SR/q<11>.SI | SR/q<11> | 0 | 8 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<10> | 3642 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<10>.Q | SR/q<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<11> | 3652 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<11>.Q | SR/q<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SR/q<11>.D1 | 3792 | ? | 0 | 4096 | SR/q<11> | NULL | NULL | SR/q<11>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SR/q<11>.D2 | 3793 | ? | 0 | 4096 | SR/q<11> | NULL | NULL | SR/q<11>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | SR/q<10> | IV_TRUE | SR/q<11>
SPPTERM | 2 | IV_FALSE | SR/q<10> | IV_FALSE | SR/q<11>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | SR/q<11>.CLKF | 3794 | ? | 0 | 4096 | SR/q<11> | NULL | NULL | SR/q<11>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | SR/q<11>.RSTF | 3795 | ? | 0 | 4096 | SR/q<11> | NULL | NULL | SR/q<11>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | SR/q<11>.REG | SR/q<11> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SR/q<11>.D | 3791 | ? | 0 | 0 | SR/q<11> | NULL | NULL | SR/q<11>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | SR/q<11>.CLKF | 3794 | ? | 0 | 4096 | SR/q<11> | NULL | NULL | SR/q<11>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | SR/q<11>.RSTF | 3795 | ? | 0 | 4096 | SR/q<11> | NULL | NULL | SR/q<11>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SR/q<11>.Q | 3796 | ? | 0 | 0 | SR/q<11> | NULL | NULL | SR/q<11>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | Len_OBUF | Receiver_COPY_0_COPY_0 | 2155872512 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<6> | 3657 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<6>.Q | Shift_Decoder<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<4> | 3658 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<4>.Q | Shift_Decoder<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<5> | 3659 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<5>.Q | Shift_Decoder<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<0> | 3681 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<0>.Q | Shift_Decoder<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<10> | 3682 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<10>.Q | Shift_Decoder<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<11> | 3683 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<11>.Q | Shift_Decoder<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<1> | 3684 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<1>.Q | Shift_Decoder<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<2> | 3685 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<2>.Q | Shift_Decoder<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<3> | 3686 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<3>.Q | Shift_Decoder<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<8> | 3687 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<8>.Q | Shift_Decoder<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<9> | 3688 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<9>.Q | Shift_Decoder<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<7> | 3662 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<7>.Q | Shift_Decoder<7> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Len_OBUF | 3653 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Len_OBUF.Q | Len_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Len_OBUF.SI | Len_OBUF | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<6> | 3657 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<6>.Q | Shift_Decoder<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<4> | 3658 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<4>.Q | Shift_Decoder<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<5> | 3659 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<5>.Q | Shift_Decoder<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<0> | 3681 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<0>.Q | Shift_Decoder<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<10> | 3682 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<10>.Q | Shift_Decoder<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<11> | 3683 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<11>.Q | Shift_Decoder<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<1> | 3684 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<1>.Q | Shift_Decoder<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<2> | 3685 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<2>.Q | Shift_Decoder<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<3> | 3686 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<3>.Q | Shift_Decoder<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<8> | 3687 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<8>.Q | Shift_Decoder<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<9> | 3688 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<9>.Q | Shift_Decoder<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<7> | 3662 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<7>.Q | Shift_Decoder<7> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Len_OBUF.D1 | 3798 | ? | 0 | 4096 | Len_OBUF | NULL | NULL | Len_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Len_OBUF.D2 | 3799 | ? | 0 | 4096 | Len_OBUF | NULL | NULL | Len_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 11 | IV_TRUE | Shift_Decoder<6> | IV_FALSE | Shift_Decoder<5> | IV_FALSE | Shift_Decoder<7> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>
SPPTERM | 11 | IV_FALSE | Shift_Decoder<6> | IV_FALSE | Shift_Decoder<4> | IV_TRUE | Shift_Decoder<5> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>
SPPTERM | 11 | IV_FALSE | Shift_Decoder<6> | IV_FALSE | Shift_Decoder<4> | IV_TRUE | Shift_Decoder<7> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>
SPPTERM | 11 | IV_TRUE | Shift_Decoder<4> | IV_FALSE | Shift_Decoder<5> | IV_FALSE | Shift_Decoder<7> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>

SRFF_INSTANCE | Len_OBUF.REG | Len_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Len_OBUF.D | 3797 | ? | 0 | 0 | Len_OBUF | NULL | NULL | Len_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Len_OBUF.Q | 3800 | ? | 0 | 0 | Len_OBUF | NULL | NULL | Len_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | Ren_OBUF | Receiver_COPY_0_COPY_0 | 2155872512 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<6> | 3657 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<6>.Q | Shift_Decoder<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<4> | 3658 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<4>.Q | Shift_Decoder<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<5> | 3659 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<5>.Q | Shift_Decoder<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<0> | 3681 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<0>.Q | Shift_Decoder<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<10> | 3682 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<10>.Q | Shift_Decoder<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<11> | 3683 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<11>.Q | Shift_Decoder<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<1> | 3684 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<1>.Q | Shift_Decoder<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<2> | 3685 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<2>.Q | Shift_Decoder<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<3> | 3686 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<3>.Q | Shift_Decoder<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<8> | 3687 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<8>.Q | Shift_Decoder<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<9> | 3688 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<9>.Q | Shift_Decoder<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<7> | 3662 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<7>.Q | Shift_Decoder<7> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Ren_OBUF | 3654 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Ren_OBUF.Q | Ren_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Ren_OBUF.SI | Ren_OBUF | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<6> | 3657 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<6>.Q | Shift_Decoder<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<4> | 3658 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<4>.Q | Shift_Decoder<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<5> | 3659 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<5>.Q | Shift_Decoder<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<0> | 3681 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<0>.Q | Shift_Decoder<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<10> | 3682 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<10>.Q | Shift_Decoder<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<11> | 3683 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<11>.Q | Shift_Decoder<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<1> | 3684 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<1>.Q | Shift_Decoder<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<2> | 3685 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<2>.Q | Shift_Decoder<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<3> | 3686 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<3>.Q | Shift_Decoder<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<8> | 3687 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<8>.Q | Shift_Decoder<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<9> | 3688 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<9>.Q | Shift_Decoder<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<7> | 3662 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<7>.Q | Shift_Decoder<7> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Ren_OBUF.D1 | 3802 | ? | 0 | 4096 | Ren_OBUF | NULL | NULL | Ren_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Ren_OBUF.D2 | 3803 | ? | 0 | 4096 | Ren_OBUF | NULL | NULL | Ren_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 11 | IV_TRUE | Shift_Decoder<6> | IV_FALSE | Shift_Decoder<4> | IV_FALSE | Shift_Decoder<7> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>
SPPTERM | 11 | IV_FALSE | Shift_Decoder<6> | IV_TRUE | Shift_Decoder<4> | IV_FALSE | Shift_Decoder<5> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>
SPPTERM | 11 | IV_FALSE | Shift_Decoder<6> | IV_FALSE | Shift_Decoder<5> | IV_TRUE | Shift_Decoder<7> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>
SPPTERM | 11 | IV_FALSE | Shift_Decoder<4> | IV_TRUE | Shift_Decoder<5> | IV_FALSE | Shift_Decoder<7> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>

SRFF_INSTANCE | Ren_OBUF.REG | Ren_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Ren_OBUF.D | 3801 | ? | 0 | 0 | Ren_OBUF | NULL | NULL | Ren_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Ren_OBUF.Q | 3804 | ? | 0 | 0 | Ren_OBUF | NULL | NULL | Ren_OBUF.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | Clk_In_IBUF | Receiver_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | Clk_In | 3723 | PI | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | Internal_Clk | Receiver_COPY_0_COPY_0 | 2155877376 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Internal_Clk.SI | Internal_Clk | 0 | 1 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Internal_Clk.D1 | 3806 | ? | 0 | 4096 | Internal_Clk | NULL | NULL | Internal_Clk.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Internal_Clk.D2 | 3807 | ? | 0 | 4096 | Internal_Clk | NULL | NULL | Internal_Clk.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_DC
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Internal_Clk.RSTF | 3808 | ? | 0 | 4096 | Internal_Clk | NULL | NULL | Internal_Clk.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | Internal_Clk.REG | Internal_Clk | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Internal_Clk.D | 3805 | ? | 0 | 0 | Internal_Clk | NULL | NULL | Internal_Clk.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Internal_Clk.RSTF | 3808 | ? | 0 | 4096 | Internal_Clk | NULL | NULL | Internal_Clk.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Internal_Clk.Q | 3809 | ? | 0 | 0 | Internal_Clk | NULL | NULL | Internal_Clk.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | Shift_Decoder<6> | Receiver_COPY_0_COPY_0 | 2155873280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<6> | 3648 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<6>.Q | SR/q<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Shift_Decoder<6> | 3657 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<6>.Q | Shift_Decoder<6> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Shift_Decoder<6>.SI | Shift_Decoder<6> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<6> | 3648 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<6>.Q | SR/q<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Shift_Decoder<6>.D1 | 3811 | ? | 0 | 4096 | Shift_Decoder<6> | NULL | NULL | Shift_Decoder<6>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Shift_Decoder<6>.D2 | 3812 | ? | 0 | 4096 | Shift_Decoder<6> | NULL | NULL | Shift_Decoder<6>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SR/q<6>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Shift_Decoder<6>.CLKF | 3813 | ? | 0 | 4096 | Shift_Decoder<6> | NULL | NULL | Shift_Decoder<6>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Shift_Decoder<6>.RSTF | 3814 | ? | 0 | 4096 | Shift_Decoder<6> | NULL | NULL | Shift_Decoder<6>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | Shift_Decoder<6>.REG | Shift_Decoder<6> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Shift_Decoder<6>.D | 3810 | ? | 0 | 0 | Shift_Decoder<6> | NULL | NULL | Shift_Decoder<6>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Shift_Decoder<6>.CLKF | 3813 | ? | 0 | 4096 | Shift_Decoder<6> | NULL | NULL | Shift_Decoder<6>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Shift_Decoder<6>.RSTF | 3814 | ? | 0 | 4096 | Shift_Decoder<6> | NULL | NULL | Shift_Decoder<6>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Shift_Decoder<6>.Q | 3815 | ? | 0 | 0 | Shift_Decoder<6> | NULL | NULL | Shift_Decoder<6>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | Shift_Decoder<4> | Receiver_COPY_0_COPY_0 | 2155873280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<4> | 3646 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<4>.Q | SR/q<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Shift_Decoder<4> | 3658 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<4>.Q | Shift_Decoder<4> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Shift_Decoder<4>.SI | Shift_Decoder<4> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<4> | 3646 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<4>.Q | SR/q<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Shift_Decoder<4>.D1 | 3817 | ? | 0 | 4096 | Shift_Decoder<4> | NULL | NULL | Shift_Decoder<4>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Shift_Decoder<4>.D2 | 3818 | ? | 0 | 4096 | Shift_Decoder<4> | NULL | NULL | Shift_Decoder<4>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SR/q<4>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Shift_Decoder<4>.CLKF | 3819 | ? | 0 | 4096 | Shift_Decoder<4> | NULL | NULL | Shift_Decoder<4>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Shift_Decoder<4>.RSTF | 3820 | ? | 0 | 4096 | Shift_Decoder<4> | NULL | NULL | Shift_Decoder<4>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | Shift_Decoder<4>.REG | Shift_Decoder<4> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Shift_Decoder<4>.D | 3816 | ? | 0 | 0 | Shift_Decoder<4> | NULL | NULL | Shift_Decoder<4>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Shift_Decoder<4>.CLKF | 3819 | ? | 0 | 4096 | Shift_Decoder<4> | NULL | NULL | Shift_Decoder<4>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Shift_Decoder<4>.RSTF | 3820 | ? | 0 | 4096 | Shift_Decoder<4> | NULL | NULL | Shift_Decoder<4>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Shift_Decoder<4>.Q | 3821 | ? | 0 | 0 | Shift_Decoder<4> | NULL | NULL | Shift_Decoder<4>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | Shift_Decoder<5> | Receiver_COPY_0_COPY_0 | 2155873280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<5> | 3647 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<5>.Q | SR/q<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Shift_Decoder<5> | 3659 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<5>.Q | Shift_Decoder<5> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Shift_Decoder<5>.SI | Shift_Decoder<5> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<5> | 3647 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<5>.Q | SR/q<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Shift_Decoder<5>.D1 | 3823 | ? | 0 | 4096 | Shift_Decoder<5> | NULL | NULL | Shift_Decoder<5>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Shift_Decoder<5>.D2 | 3824 | ? | 0 | 4096 | Shift_Decoder<5> | NULL | NULL | Shift_Decoder<5>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SR/q<5>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Shift_Decoder<5>.CLKF | 3825 | ? | 0 | 4096 | Shift_Decoder<5> | NULL | NULL | Shift_Decoder<5>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Shift_Decoder<5>.RSTF | 3826 | ? | 0 | 4096 | Shift_Decoder<5> | NULL | NULL | Shift_Decoder<5>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | Shift_Decoder<5>.REG | Shift_Decoder<5> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Shift_Decoder<5>.D | 3822 | ? | 0 | 0 | Shift_Decoder<5> | NULL | NULL | Shift_Decoder<5>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Shift_Decoder<5>.CLKF | 3825 | ? | 0 | 4096 | Shift_Decoder<5> | NULL | NULL | Shift_Decoder<5>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Shift_Decoder<5>.RSTF | 3826 | ? | 0 | 4096 | Shift_Decoder<5> | NULL | NULL | Shift_Decoder<5>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Shift_Decoder<5>.Q | 3827 | ? | 0 | 0 | Shift_Decoder<5> | NULL | NULL | Shift_Decoder<5>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/shift_out<0> | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/shift_out<0>.SI | N64Receiver/shift_out<0> | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/shift_out<0>.D1 | 3829 | ? | 0 | 4096 | N64Receiver/shift_out<0> | NULL | NULL | N64Receiver/shift_out<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/shift_out<0>.D2 | 3830 | ? | 0 | 4096 | N64Receiver/shift_out<0> | NULL | NULL | N64Receiver/shift_out<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | Serial_In_IBUF
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/shift_out<0>.RSTF | 3831 | ? | 0 | 4096 | N64Receiver/shift_out<0> | NULL | NULL | N64Receiver/shift_out<0>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64Receiver/shift_out<0>.REG | N64Receiver/shift_out<0> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/shift_out<0>.D | 3828 | ? | 0 | 0 | N64Receiver/shift_out<0> | NULL | NULL | N64Receiver/shift_out<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/shift_out<0>.RSTF | 3831 | ? | 0 | 4096 | N64Receiver/shift_out<0> | NULL | NULL | N64Receiver/shift_out<0>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/shift_out<0>.Q | 3832 | ? | 0 | 0 | N64Receiver/shift_out<0> | NULL | NULL | N64Receiver/shift_out<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | Shift_Decoder<7> | Receiver_COPY_0_COPY_0 | 2155873280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<7> | 3649 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<7>.Q | SR/q<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Shift_Decoder<7> | 3662 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<7>.Q | Shift_Decoder<7> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Shift_Decoder<7>.SI | Shift_Decoder<7> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<7> | 3649 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<7>.Q | SR/q<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Shift_Decoder<7>.D1 | 3834 | ? | 0 | 4096 | Shift_Decoder<7> | NULL | NULL | Shift_Decoder<7>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Shift_Decoder<7>.D2 | 3835 | ? | 0 | 4096 | Shift_Decoder<7> | NULL | NULL | Shift_Decoder<7>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SR/q<7>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Shift_Decoder<7>.CLKF | 3836 | ? | 0 | 4096 | Shift_Decoder<7> | NULL | NULL | Shift_Decoder<7>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Shift_Decoder<7>.RSTF | 3837 | ? | 0 | 4096 | Shift_Decoder<7> | NULL | NULL | Shift_Decoder<7>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | Shift_Decoder<7>.REG | Shift_Decoder<7> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Shift_Decoder<7>.D | 3833 | ? | 0 | 0 | Shift_Decoder<7> | NULL | NULL | Shift_Decoder<7>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Shift_Decoder<7>.CLKF | 3836 | ? | 0 | 4096 | Shift_Decoder<7> | NULL | NULL | Shift_Decoder<7>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Shift_Decoder<7>.RSTF | 3837 | ? | 0 | 4096 | Shift_Decoder<7> | NULL | NULL | Shift_Decoder<7>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Shift_Decoder<7>.Q | 3838 | ? | 0 | 0 | Shift_Decoder<7> | NULL | NULL | Shift_Decoder<7>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | FBC/count<0> | Receiver_COPY_0_COPY_0 | 2155877632 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM | 3720 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.Q | FBC/count<2>/FBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FBC/count<0>.SI | FBC/count<0> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM | 3720 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.Q | FBC/count<2>/FBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FBC/count<0>.D1 | 3840 | ? | 0 | 4096 | FBC/count<0> | NULL | NULL | FBC/count<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FBC/count<0>.D2 | 3841 | ? | 0 | 4096 | FBC/count<0> | NULL | NULL | FBC/count<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | FBC/count<0>.CLKF | 3842 | ? | 0 | 4096 | FBC/count<0> | NULL | NULL | FBC/count<0>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | FBC/count<0>.RSTF | 3843 | ? | 0 | 4096 | FBC/count<0> | NULL | NULL | FBC/count<0>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM

SRFF_INSTANCE | FBC/count<0>.REG | FBC/count<0> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FBC/count<0>.D | 3839 | ? | 0 | 0 | FBC/count<0> | NULL | NULL | FBC/count<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FBC/count<0>.CLKF | 3842 | ? | 0 | 4096 | FBC/count<0> | NULL | NULL | FBC/count<0>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FBC/count<0>.RSTF | 3843 | ? | 0 | 4096 | FBC/count<0> | NULL | NULL | FBC/count<0>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FBC/count<0>.Q | 3844 | ? | 0 | 0 | FBC/count<0> | NULL | NULL | FBC/count<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff+OptxMapped | N64Receiver/TBC/count<0> | Receiver_COPY_0_COPY_0 | 2155877632 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<0> | 3664 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<0>.Q | N64Receiver/TBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<1> | 3676 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<1>.Q | N64Receiver/TBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2> | 3678 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>.Q | N64Receiver/TBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM | 3721 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.Q | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/TBC/count<0> | 3664 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<0>.Q | N64Receiver/TBC/count<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/TBC/count<0>.SI | N64Receiver/TBC/count<0> | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<0> | 3664 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<0>.Q | N64Receiver/TBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<1> | 3676 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<1>.Q | N64Receiver/TBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2> | 3678 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>.Q | N64Receiver/TBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM | 3721 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.Q | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/TBC/count<0>.D1 | 3846 | ? | 0 | 4096 | N64Receiver/TBC/count<0> | NULL | NULL | N64Receiver/TBC/count<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/TBC/count<0>.D2 | 3847 | ? | 0 | 4096 | N64Receiver/TBC/count<0> | NULL | NULL | N64Receiver/TBC/count<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | N64Receiver/TBC/count<0> | IV_TRUE | N64Receiver/TBC/count<1> | IV_FALSE | N64Receiver/TBC/count<2>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/TBC/count<0>.RSTF | 3848 | ? | 0 | 4096 | N64Receiver/TBC/count<0> | NULL | NULL | N64Receiver/TBC/count<0>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM

SRFF_INSTANCE | N64Receiver/TBC/count<0>.REG | N64Receiver/TBC/count<0> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/TBC/count<0>.D | 3845 | ? | 0 | 0 | N64Receiver/TBC/count<0> | NULL | NULL | N64Receiver/TBC/count<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/TBC/count<0>.RSTF | 3848 | ? | 0 | 4096 | N64Receiver/TBC/count<0> | NULL | NULL | N64Receiver/TBC/count<0>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/TBC/count<0>.Q | 3849 | ? | 0 | 0 | N64Receiver/TBC/count<0> | NULL | NULL | N64Receiver/TBC/count<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/latch | Receiver_COPY_0_COPY_0 | 2155873280 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<0> | 3664 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<0>.Q | N64Receiver/TBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<1> | 3676 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<1>.Q | N64Receiver/TBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2> | 3678 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>.Q | N64Receiver/TBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM | 3721 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.Q | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/latch | 3665 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/latch.Q | N64Receiver/latch | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/latch.SI | N64Receiver/latch | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<0> | 3664 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<0>.Q | N64Receiver/TBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<1> | 3676 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<1>.Q | N64Receiver/TBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2> | 3678 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>.Q | N64Receiver/TBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM | 3721 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.Q | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/latch.D1 | 3851 | ? | 0 | 4096 | N64Receiver/latch | NULL | NULL | N64Receiver/latch.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/latch.D2 | 3852 | ? | 0 | 4096 | N64Receiver/latch | NULL | NULL | N64Receiver/latch.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | N64Receiver/TBC/count<0> | IV_TRUE | N64Receiver/TBC/count<1> | IV_FALSE | N64Receiver/TBC/count<2>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/latch.RSTF | 3853 | ? | 0 | 4096 | N64Receiver/latch | NULL | NULL | N64Receiver/latch.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM

SRFF_INSTANCE | N64Receiver/latch.REG | N64Receiver/latch | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/latch.D | 3850 | ? | 0 | 0 | N64Receiver/latch | NULL | NULL | N64Receiver/latch.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/latch.RSTF | 3853 | ? | 0 | 4096 | N64Receiver/latch | NULL | NULL | N64Receiver/latch.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/latch.Q | 3854 | ? | 0 | 0 | N64Receiver/latch | NULL | NULL | N64Receiver/latch.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | FBC/count<1> | Receiver_COPY_0_COPY_0 | 2155877376 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM | 3720 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.Q | FBC/count<2>/FBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FBC/count<1>.SI | FBC/count<1> | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM | 3720 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.Q | FBC/count<2>/FBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FBC/count<1>.D1 | 3856 | ? | 0 | 0 | FBC/count<1> | NULL | NULL | FBC/count<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FBC/count<1>.D2 | 3857 | ? | 0 | 4096 | FBC/count<1> | NULL | NULL | FBC/count<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | FBC/count<0>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | FBC/count<1>.CLKF | 3858 | ? | 0 | 4096 | FBC/count<1> | NULL | NULL | FBC/count<1>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | FBC/count<1>.RSTF | 3859 | ? | 0 | 4096 | FBC/count<1> | NULL | NULL | FBC/count<1>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM

SRFF_INSTANCE | FBC/count<1>.REG | FBC/count<1> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FBC/count<1>.D | 3855 | ? | 0 | 0 | FBC/count<1> | NULL | NULL | FBC/count<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FBC/count<1>.CLKF | 3858 | ? | 0 | 4096 | FBC/count<1> | NULL | NULL | FBC/count<1>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FBC/count<1>.RSTF | 3859 | ? | 0 | 4096 | FBC/count<1> | NULL | NULL | FBC/count<1>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FBC/count<1>.Q | 3860 | ? | 0 | 0 | FBC/count<1> | NULL | NULL | FBC/count<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | FBC/count<2> | Receiver_COPY_0_COPY_0 | 2155877376 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM | 3720 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.Q | FBC/count<2>/FBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FBC/count<2>.SI | FBC/count<2> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM | 3720 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.Q | FBC/count<2>/FBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FBC/count<2>.D1 | 3862 | ? | 0 | 4096 | FBC/count<2> | NULL | NULL | FBC/count<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FBC/count<2>.D2 | 3863 | ? | 0 | 4096 | FBC/count<2> | NULL | NULL | FBC/count<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | FBC/count<0> | IV_TRUE | FBC/count<1>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | FBC/count<2>.CLKF | 3864 | ? | 0 | 4096 | FBC/count<2> | NULL | NULL | FBC/count<2>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | FBC/count<2>.RSTF | 3865 | ? | 0 | 4096 | FBC/count<2> | NULL | NULL | FBC/count<2>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM

SRFF_INSTANCE | FBC/count<2>.REG | FBC/count<2> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FBC/count<2>.D | 3861 | ? | 0 | 0 | FBC/count<2> | NULL | NULL | FBC/count<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FBC/count<2>.CLKF | 3864 | ? | 0 | 4096 | FBC/count<2> | NULL | NULL | FBC/count<2>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FBC/count<2>.RSTF | 3865 | ? | 0 | 4096 | FBC/count<2> | NULL | NULL | FBC/count<2>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FBC/count<2>.Q | 3866 | ? | 0 | 0 | FBC/count<2> | NULL | NULL | FBC/count<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd14 | Receiver_COPY_0_COPY_0 | 2155873280 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd15 | 3669 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd15.Q | instance_name/state_FSM_FFd15 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd14 | 3668 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd14.Q | instance_name/state_FSM_FFd14 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd14.SI | instance_name/state_FSM_FFd14 | 0 | 4 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd15 | 3669 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd15.Q | instance_name/state_FSM_FFd15 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd14.D1 | 3868 | ? | 0 | 4096 | instance_name/state_FSM_FFd14 | NULL | NULL | instance_name/state_FSM_FFd14.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd14.D2 | 3869 | ? | 0 | 4096 | instance_name/state_FSM_FFd14 | NULL | NULL | instance_name/state_FSM_FFd14.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | Serial_In_IBUF | IV_TRUE | instance_name/state_FSM_FFd15
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd14.CLKF | 3870 | ? | 0 | 4096 | instance_name/state_FSM_FFd14 | NULL | NULL | instance_name/state_FSM_FFd14.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd14.RSTF | 3871 | ? | 0 | 4096 | instance_name/state_FSM_FFd14 | NULL | NULL | instance_name/state_FSM_FFd14.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd14.REG | instance_name/state_FSM_FFd14 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd14.D | 3867 | ? | 0 | 0 | instance_name/state_FSM_FFd14 | NULL | NULL | instance_name/state_FSM_FFd14.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd14.CLKF | 3870 | ? | 0 | 4096 | instance_name/state_FSM_FFd14 | NULL | NULL | instance_name/state_FSM_FFd14.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd14.RSTF | 3871 | ? | 0 | 4096 | instance_name/state_FSM_FFd14 | NULL | NULL | instance_name/state_FSM_FFd14.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd14.Q | 3872 | ? | 0 | 0 | instance_name/state_FSM_FFd14 | NULL | NULL | instance_name/state_FSM_FFd14.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd15 | Receiver_COPY_0_COPY_0 | 2155873280 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd16 | 3670 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd16.Q | instance_name/state_FSM_FFd16 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd15 | 3669 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd15.Q | instance_name/state_FSM_FFd15 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd15.SI | instance_name/state_FSM_FFd15 | 0 | 4 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd16 | 3670 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd16.Q | instance_name/state_FSM_FFd16 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd15.D1 | 3874 | ? | 0 | 4096 | instance_name/state_FSM_FFd15 | NULL | NULL | instance_name/state_FSM_FFd15.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd15.D2 | 3875 | ? | 0 | 4096 | instance_name/state_FSM_FFd15 | NULL | NULL | instance_name/state_FSM_FFd15.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Serial_In_IBUF | IV_TRUE | instance_name/state_FSM_FFd16
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd15.CLKF | 3876 | ? | 0 | 4096 | instance_name/state_FSM_FFd15 | NULL | NULL | instance_name/state_FSM_FFd15.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd15.RSTF | 3877 | ? | 0 | 4096 | instance_name/state_FSM_FFd15 | NULL | NULL | instance_name/state_FSM_FFd15.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd15.REG | instance_name/state_FSM_FFd15 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd15.D | 3873 | ? | 0 | 0 | instance_name/state_FSM_FFd15 | NULL | NULL | instance_name/state_FSM_FFd15.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd15.CLKF | 3876 | ? | 0 | 4096 | instance_name/state_FSM_FFd15 | NULL | NULL | instance_name/state_FSM_FFd15.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd15.RSTF | 3877 | ? | 0 | 4096 | instance_name/state_FSM_FFd15 | NULL | NULL | instance_name/state_FSM_FFd15.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd15.Q | 3878 | ? | 0 | 0 | instance_name/state_FSM_FFd15 | NULL | NULL | instance_name/state_FSM_FFd15.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | instance_name/state_FSM_FFd16 | Receiver_COPY_0_COPY_0 | 2155873536 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd15 | 3669 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd15.Q | instance_name/state_FSM_FFd15 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd1 | 3689 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd1.Q | instance_name/state_FSM_FFd1 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd14 | 3668 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd14.Q | instance_name/state_FSM_FFd14 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd16 | 3670 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd16.Q | instance_name/state_FSM_FFd16 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd16 | 3670 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd16.Q | instance_name/state_FSM_FFd16 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd16.SI | instance_name/state_FSM_FFd16 | 0 | 7 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd15 | 3669 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd15.Q | instance_name/state_FSM_FFd15 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd1 | 3689 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd1.Q | instance_name/state_FSM_FFd1 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd14 | 3668 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd14.Q | instance_name/state_FSM_FFd14 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd16 | 3670 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd16.Q | instance_name/state_FSM_FFd16 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd16.D1 | 3880 | ? | 0 | 4096 | instance_name/state_FSM_FFd16 | NULL | NULL | instance_name/state_FSM_FFd16.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd16.D2 | 3881 | ? | 0 | 4096 | instance_name/state_FSM_FFd16 | NULL | NULL | instance_name/state_FSM_FFd16.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | Serial_In_IBUF | IV_FALSE | instance_name/state_FSM_FFd15 | IV_FALSE | instance_name/state_FSM_FFd1
SPPTERM | 4 | IV_TRUE | Serial_In_IBUF | IV_FALSE | instance_name/state_FSM_FFd14 | IV_FALSE | instance_name/state_FSM_FFd16 | IV_FALSE | instance_name/state_FSM_FFd1
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd16.CLKF | 3882 | ? | 0 | 4096 | instance_name/state_FSM_FFd16 | NULL | NULL | instance_name/state_FSM_FFd16.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 5 | 9 | MC_SI_SETF
SIGNAL | NODE | instance_name/state_FSM_FFd16.SETF | 3883 | ? | 0 | 4096 | instance_name/state_FSM_FFd16 | NULL | NULL | instance_name/state_FSM_FFd16.SI | 5 | 9 | MC_SI_SETF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd16.REG | instance_name/state_FSM_FFd16 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd16.D | 3879 | ? | 0 | 0 | instance_name/state_FSM_FFd16 | NULL | NULL | instance_name/state_FSM_FFd16.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd16.CLKF | 3882 | ? | 0 | 4096 | instance_name/state_FSM_FFd16 | NULL | NULL | instance_name/state_FSM_FFd16.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
SIGNAL | NODE | instance_name/state_FSM_FFd16.SETF | 3883 | ? | 0 | 4096 | instance_name/state_FSM_FFd16 | NULL | NULL | instance_name/state_FSM_FFd16.SI | 5 | 9 | MC_SI_SETF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd16.Q | 3884 | ? | 0 | 0 | instance_name/state_FSM_FFd16 | NULL | NULL | instance_name/state_FSM_FFd16.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/IRL/state_FSM_FFd4 | Receiver_COPY_0_COPY_0 | 2155873280 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd5 | 3672 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd5.Q | N64Receiver/IRL/state_FSM_FFd5 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/IRL/state_FSM_FFd4 | 3671 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd4.Q | N64Receiver/IRL/state_FSM_FFd4 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/IRL/state_FSM_FFd4.SI | N64Receiver/IRL/state_FSM_FFd4 | 0 | 3 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd5 | 3672 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd5.Q | N64Receiver/IRL/state_FSM_FFd5 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd4.D1 | 3886 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd4 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd4.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd4.D2 | 3887 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd4 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd4.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N64Receiver/shift_out<0> | IV_TRUE | N64Receiver/IRL/state_FSM_FFd5
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd4.RSTF | 3888 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd4 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd4.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64Receiver/IRL/state_FSM_FFd4.REG | N64Receiver/IRL/state_FSM_FFd4 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/IRL/state_FSM_FFd4.D | 3885 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd4 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd4.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd4.RSTF | 3888 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd4 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd4.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/IRL/state_FSM_FFd4.Q | 3889 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd4 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd4.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/IRL/state_FSM_FFd5 | Receiver_COPY_0_COPY_0 | 2155873280 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd6 | 3673 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd6.Q | N64Receiver/IRL/state_FSM_FFd6 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/IRL/state_FSM_FFd5 | 3672 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd5.Q | N64Receiver/IRL/state_FSM_FFd5 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/IRL/state_FSM_FFd5.SI | N64Receiver/IRL/state_FSM_FFd5 | 0 | 3 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd6 | 3673 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd6.Q | N64Receiver/IRL/state_FSM_FFd6 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd5.D1 | 3891 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd5 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd5.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd5.D2 | 3892 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd5 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd5.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | N64Receiver/shift_out<0> | IV_TRUE | N64Receiver/IRL/state_FSM_FFd6
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd5.RSTF | 3893 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd5 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd5.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64Receiver/IRL/state_FSM_FFd5.REG | N64Receiver/IRL/state_FSM_FFd5 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/IRL/state_FSM_FFd5.D | 3890 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd5 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd5.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd5.RSTF | 3893 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd5 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd5.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/IRL/state_FSM_FFd5.Q | 3894 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd5 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd5.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/IRL/state_FSM_FFd6 | Receiver_COPY_0_COPY_0 | 2155873280 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd7 | 3674 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd7.Q | N64Receiver/IRL/state_FSM_FFd7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/IRL/state_FSM_FFd6 | 3673 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd6.Q | N64Receiver/IRL/state_FSM_FFd6 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/IRL/state_FSM_FFd6.SI | N64Receiver/IRL/state_FSM_FFd6 | 0 | 3 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd7 | 3674 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd7.Q | N64Receiver/IRL/state_FSM_FFd7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd6.D1 | 3896 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd6 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd6.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd6.D2 | 3897 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd6 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd6.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N64Receiver/shift_out<0> | IV_TRUE | N64Receiver/IRL/state_FSM_FFd7
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd6.RSTF | 3898 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd6 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd6.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64Receiver/IRL/state_FSM_FFd6.REG | N64Receiver/IRL/state_FSM_FFd6 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/IRL/state_FSM_FFd6.D | 3895 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd6 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd6.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd6.RSTF | 3898 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd6 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd6.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/IRL/state_FSM_FFd6.Q | 3899 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd6 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd6.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/IRL/state_FSM_FFd7 | Receiver_COPY_0_COPY_0 | 2155873280 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd8 | 3675 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd8.Q | N64Receiver/IRL/state_FSM_FFd8 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/IRL/state_FSM_FFd7 | 3674 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd7.Q | N64Receiver/IRL/state_FSM_FFd7 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/IRL/state_FSM_FFd7.SI | N64Receiver/IRL/state_FSM_FFd7 | 0 | 3 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd8 | 3675 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd8.Q | N64Receiver/IRL/state_FSM_FFd8 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd7.D1 | 3901 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd7 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd7.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd7.D2 | 3902 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd7 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd7.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | N64Receiver/shift_out<0> | IV_TRUE | N64Receiver/IRL/state_FSM_FFd8
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd7.RSTF | 3903 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd7 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd7.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64Receiver/IRL/state_FSM_FFd7.REG | N64Receiver/IRL/state_FSM_FFd7 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/IRL/state_FSM_FFd7.D | 3900 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd7 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd7.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd7.RSTF | 3903 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd7 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd7.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/IRL/state_FSM_FFd7.Q | 3904 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd7 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd7.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | N64Receiver/IRL/state_FSM_FFd8 | Receiver_COPY_0_COPY_0 | 2155873536 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd6 | 3673 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd6.Q | N64Receiver/IRL/state_FSM_FFd6 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd8 | 3675 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd8.Q | N64Receiver/IRL/state_FSM_FFd8 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd1 | 3702 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd1.Q | N64Receiver/IRL/state_FSM_FFd1 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd4 | 3671 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd4.Q | N64Receiver/IRL/state_FSM_FFd4 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd5 | 3672 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd5.Q | N64Receiver/IRL/state_FSM_FFd5 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd7 | 3674 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd7.Q | N64Receiver/IRL/state_FSM_FFd7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/IRL/state_FSM_FFd8 | 3675 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd8.Q | N64Receiver/IRL/state_FSM_FFd8 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/IRL/state_FSM_FFd8.SI | N64Receiver/IRL/state_FSM_FFd8 | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd6 | 3673 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd6.Q | N64Receiver/IRL/state_FSM_FFd6 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd8 | 3675 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd8.Q | N64Receiver/IRL/state_FSM_FFd8 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd1 | 3702 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd1.Q | N64Receiver/IRL/state_FSM_FFd1 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd4 | 3671 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd4.Q | N64Receiver/IRL/state_FSM_FFd4 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd5 | 3672 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd5.Q | N64Receiver/IRL/state_FSM_FFd5 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd7 | 3674 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd7.Q | N64Receiver/IRL/state_FSM_FFd7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd8.D1 | 3906 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd8 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd8.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd8.D2 | 3907 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd8 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd8.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | N64Receiver/shift_out<0> | IV_FALSE | N64Receiver/IRL/state_FSM_FFd6 | IV_FALSE | N64Receiver/IRL/state_FSM_FFd8 | IV_FALSE | N64Receiver/IRL/state_FSM_FFd1
SPPTERM | 5 | IV_TRUE | N64Receiver/shift_out<0> | IV_FALSE | N64Receiver/IRL/state_FSM_FFd4 | IV_FALSE | N64Receiver/IRL/state_FSM_FFd5 | IV_FALSE | N64Receiver/IRL/state_FSM_FFd7 | IV_FALSE | N64Receiver/IRL/state_FSM_FFd1
OUTPUT_NODE_TYPE | 5 | 9 | MC_SI_SETF
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd8.SETF | 3908 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd8 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd8.SI | 5 | 9 | MC_SI_SETF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64Receiver/IRL/state_FSM_FFd8.REG | N64Receiver/IRL/state_FSM_FFd8 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/IRL/state_FSM_FFd8.D | 3905 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd8 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd8.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd8.SETF | 3908 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd8 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd8.SI | 5 | 9 | MC_SI_SETF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/IRL/state_FSM_FFd8.Q | 3909 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd8 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd8.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/TBC/count<1> | Receiver_COPY_0_COPY_0 | 2155873280 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<0> | 3664 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<0>.Q | N64Receiver/TBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<1> | 3676 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<1>.Q | N64Receiver/TBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2> | 3678 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>.Q | N64Receiver/TBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM | 3721 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.Q | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/TBC/count<1> | 3676 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<1>.Q | N64Receiver/TBC/count<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/TBC/count<1>.SI | N64Receiver/TBC/count<1> | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<0> | 3664 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<0>.Q | N64Receiver/TBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<1> | 3676 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<1>.Q | N64Receiver/TBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2> | 3678 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>.Q | N64Receiver/TBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM | 3721 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.Q | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/TBC/count<1>.D1 | 3911 | ? | 0 | 4096 | N64Receiver/TBC/count<1> | NULL | NULL | N64Receiver/TBC/count<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/TBC/count<1>.D2 | 3912 | ? | 0 | 4096 | N64Receiver/TBC/count<1> | NULL | NULL | N64Receiver/TBC/count<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | N64Receiver/TBC/count<0> | IV_FALSE | N64Receiver/TBC/count<1>
SPPTERM | 3 | IV_FALSE | N64Receiver/TBC/count<0> | IV_TRUE | N64Receiver/TBC/count<1> | IV_TRUE | N64Receiver/TBC/count<2>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/TBC/count<1>.RSTF | 3913 | ? | 0 | 4096 | N64Receiver/TBC/count<1> | NULL | NULL | N64Receiver/TBC/count<1>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM

SRFF_INSTANCE | N64Receiver/TBC/count<1>.REG | N64Receiver/TBC/count<1> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/TBC/count<1>.D | 3910 | ? | 0 | 0 | N64Receiver/TBC/count<1> | NULL | NULL | N64Receiver/TBC/count<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/TBC/count<1>.RSTF | 3913 | ? | 0 | 4096 | N64Receiver/TBC/count<1> | NULL | NULL | N64Receiver/TBC/count<1>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/TBC/count<1>.Q | 3914 | ? | 0 | 0 | N64Receiver/TBC/count<1> | NULL | NULL | N64Receiver/TBC/count<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | FBC/count<3> | Receiver_COPY_0_COPY_0 | 2155877376 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM | 3720 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.Q | FBC/count<2>/FBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FBC/count<3>.SI | FBC/count<3> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM | 3720 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.Q | FBC/count<2>/FBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FBC/count<3>.D1 | 3916 | ? | 0 | 4096 | FBC/count<3> | NULL | NULL | FBC/count<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FBC/count<3>.D2 | 3917 | ? | 0 | 4096 | FBC/count<3> | NULL | NULL | FBC/count<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | FBC/count<0> | IV_TRUE | FBC/count<1> | IV_TRUE | FBC/count<2>
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | FBC/count<3>.CLKF | 3918 | ? | 0 | 4096 | FBC/count<3> | NULL | NULL | FBC/count<3>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | FBC/count<3>.RSTF | 3919 | ? | 0 | 4096 | FBC/count<3> | NULL | NULL | FBC/count<3>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM

SRFF_INSTANCE | FBC/count<3>.REG | FBC/count<3> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FBC/count<3>.D | 3915 | ? | 0 | 0 | FBC/count<3> | NULL | NULL | FBC/count<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FBC/count<3>.CLKF | 3918 | ? | 0 | 4096 | FBC/count<3> | NULL | NULL | FBC/count<3>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FBC/count<3>.RSTF | 3919 | ? | 0 | 4096 | FBC/count<3> | NULL | NULL | FBC/count<3>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FBC/count<3>.Q | 3920 | ? | 0 | 0 | FBC/count<3> | NULL | NULL | FBC/count<3>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | N64Receiver/TBC/count<2> | Receiver_COPY_0_COPY_0 | 2155877376 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<0> | 3664 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<0>.Q | N64Receiver/TBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<1> | 3676 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<1>.Q | N64Receiver/TBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM | 3721 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.Q | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/TBC/count<2> | 3678 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>.Q | N64Receiver/TBC/count<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/TBC/count<2>.SI | N64Receiver/TBC/count<2> | 0 | 3 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<0> | 3664 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<0>.Q | N64Receiver/TBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<1> | 3676 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<1>.Q | N64Receiver/TBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM | 3721 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.Q | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/TBC/count<2>.D1 | 3922 | ? | 0 | 4096 | N64Receiver/TBC/count<2> | NULL | NULL | N64Receiver/TBC/count<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/TBC/count<2>.D2 | 3923 | ? | 0 | 4096 | N64Receiver/TBC/count<2> | NULL | NULL | N64Receiver/TBC/count<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | N64Receiver/TBC/count<0> | IV_TRUE | N64Receiver/TBC/count<1>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/TBC/count<2>.RSTF | 3924 | ? | 0 | 4096 | N64Receiver/TBC/count<2> | NULL | NULL | N64Receiver/TBC/count<2>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM

SRFF_INSTANCE | N64Receiver/TBC/count<2>.REG | N64Receiver/TBC/count<2> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/TBC/count<2>.D | 3921 | ? | 0 | 0 | N64Receiver/TBC/count<2> | NULL | NULL | N64Receiver/TBC/count<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/TBC/count<2>.RSTF | 3924 | ? | 0 | 4096 | N64Receiver/TBC/count<2> | NULL | NULL | N64Receiver/TBC/count<2>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/TBC/count<2>.Q | 3925 | ? | 0 | 0 | N64Receiver/TBC/count<2> | NULL | NULL | N64Receiver/TBC/count<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/shift_out<1> | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/shift_out<1> | 3679 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<1>.Q | N64Receiver/shift_out<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/shift_out<1>.SI | N64Receiver/shift_out<1> | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/shift_out<1>.D1 | 3927 | ? | 0 | 4096 | N64Receiver/shift_out<1> | NULL | NULL | N64Receiver/shift_out<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/shift_out<1>.D2 | 3928 | ? | 0 | 4096 | N64Receiver/shift_out<1> | NULL | NULL | N64Receiver/shift_out<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N64Receiver/shift_out<0>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/shift_out<1>.RSTF | 3929 | ? | 0 | 4096 | N64Receiver/shift_out<1> | NULL | NULL | N64Receiver/shift_out<1>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64Receiver/shift_out<1>.REG | N64Receiver/shift_out<1> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/shift_out<1>.D | 3926 | ? | 0 | 0 | N64Receiver/shift_out<1> | NULL | NULL | N64Receiver/shift_out<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/shift_out<1>.RSTF | 3929 | ? | 0 | 4096 | N64Receiver/shift_out<1> | NULL | NULL | N64Receiver/shift_out<1>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/shift_out<1>.Q | 3930 | ? | 0 | 0 | N64Receiver/shift_out<1> | NULL | NULL | N64Receiver/shift_out<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/shift_out<2> | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<1> | 3679 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<1>.Q | N64Receiver/shift_out<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/shift_out<2> | 3680 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<2>.Q | N64Receiver/shift_out<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/shift_out<2>.SI | N64Receiver/shift_out<2> | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<1> | 3679 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<1>.Q | N64Receiver/shift_out<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/shift_out<2>.D1 | 3932 | ? | 0 | 4096 | N64Receiver/shift_out<2> | NULL | NULL | N64Receiver/shift_out<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/shift_out<2>.D2 | 3933 | ? | 0 | 4096 | N64Receiver/shift_out<2> | NULL | NULL | N64Receiver/shift_out<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N64Receiver/shift_out<1>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/shift_out<2>.RSTF | 3934 | ? | 0 | 4096 | N64Receiver/shift_out<2> | NULL | NULL | N64Receiver/shift_out<2>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64Receiver/shift_out<2>.REG | N64Receiver/shift_out<2> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/shift_out<2>.D | 3931 | ? | 0 | 0 | N64Receiver/shift_out<2> | NULL | NULL | N64Receiver/shift_out<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/shift_out<2>.RSTF | 3934 | ? | 0 | 4096 | N64Receiver/shift_out<2> | NULL | NULL | N64Receiver/shift_out<2>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/shift_out<2>.Q | 3935 | ? | 0 | 0 | N64Receiver/shift_out<2> | NULL | NULL | N64Receiver/shift_out<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | Shift_Decoder<0> | Receiver_COPY_0_COPY_0 | 2155873280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<0> | 3641 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<0>.Q | SR/q<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Shift_Decoder<0> | 3681 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<0>.Q | Shift_Decoder<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Shift_Decoder<0>.SI | Shift_Decoder<0> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<0> | 3641 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<0>.Q | SR/q<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Shift_Decoder<0>.D1 | 3937 | ? | 0 | 4096 | Shift_Decoder<0> | NULL | NULL | Shift_Decoder<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Shift_Decoder<0>.D2 | 3938 | ? | 0 | 4096 | Shift_Decoder<0> | NULL | NULL | Shift_Decoder<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SR/q<0>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Shift_Decoder<0>.CLKF | 3939 | ? | 0 | 4096 | Shift_Decoder<0> | NULL | NULL | Shift_Decoder<0>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Shift_Decoder<0>.RSTF | 3940 | ? | 0 | 4096 | Shift_Decoder<0> | NULL | NULL | Shift_Decoder<0>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | Shift_Decoder<0>.REG | Shift_Decoder<0> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Shift_Decoder<0>.D | 3936 | ? | 0 | 0 | Shift_Decoder<0> | NULL | NULL | Shift_Decoder<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Shift_Decoder<0>.CLKF | 3939 | ? | 0 | 4096 | Shift_Decoder<0> | NULL | NULL | Shift_Decoder<0>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Shift_Decoder<0>.RSTF | 3940 | ? | 0 | 4096 | Shift_Decoder<0> | NULL | NULL | Shift_Decoder<0>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Shift_Decoder<0>.Q | 3941 | ? | 0 | 0 | Shift_Decoder<0> | NULL | NULL | Shift_Decoder<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | Shift_Decoder<10> | Receiver_COPY_0_COPY_0 | 2155873280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<10> | 3642 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<10>.Q | SR/q<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Shift_Decoder<10> | 3682 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<10>.Q | Shift_Decoder<10> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Shift_Decoder<10>.SI | Shift_Decoder<10> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<10> | 3642 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<10>.Q | SR/q<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Shift_Decoder<10>.D1 | 3943 | ? | 0 | 4096 | Shift_Decoder<10> | NULL | NULL | Shift_Decoder<10>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Shift_Decoder<10>.D2 | 3944 | ? | 0 | 4096 | Shift_Decoder<10> | NULL | NULL | Shift_Decoder<10>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SR/q<10>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Shift_Decoder<10>.CLKF | 3945 | ? | 0 | 4096 | Shift_Decoder<10> | NULL | NULL | Shift_Decoder<10>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Shift_Decoder<10>.RSTF | 3946 | ? | 0 | 4096 | Shift_Decoder<10> | NULL | NULL | Shift_Decoder<10>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | Shift_Decoder<10>.REG | Shift_Decoder<10> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Shift_Decoder<10>.D | 3942 | ? | 0 | 0 | Shift_Decoder<10> | NULL | NULL | Shift_Decoder<10>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Shift_Decoder<10>.CLKF | 3945 | ? | 0 | 4096 | Shift_Decoder<10> | NULL | NULL | Shift_Decoder<10>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Shift_Decoder<10>.RSTF | 3946 | ? | 0 | 4096 | Shift_Decoder<10> | NULL | NULL | Shift_Decoder<10>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Shift_Decoder<10>.Q | 3947 | ? | 0 | 0 | Shift_Decoder<10> | NULL | NULL | Shift_Decoder<10>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | Shift_Decoder<11> | Receiver_COPY_0_COPY_0 | 2155873280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<11> | 3652 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<11>.Q | SR/q<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Shift_Decoder<11> | 3683 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<11>.Q | Shift_Decoder<11> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Shift_Decoder<11>.SI | Shift_Decoder<11> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<11> | 3652 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<11>.Q | SR/q<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Shift_Decoder<11>.D1 | 3949 | ? | 0 | 4096 | Shift_Decoder<11> | NULL | NULL | Shift_Decoder<11>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Shift_Decoder<11>.D2 | 3950 | ? | 0 | 4096 | Shift_Decoder<11> | NULL | NULL | Shift_Decoder<11>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SR/q<11>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Shift_Decoder<11>.CLKF | 3951 | ? | 0 | 4096 | Shift_Decoder<11> | NULL | NULL | Shift_Decoder<11>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Shift_Decoder<11>.RSTF | 3952 | ? | 0 | 4096 | Shift_Decoder<11> | NULL | NULL | Shift_Decoder<11>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | Shift_Decoder<11>.REG | Shift_Decoder<11> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Shift_Decoder<11>.D | 3948 | ? | 0 | 0 | Shift_Decoder<11> | NULL | NULL | Shift_Decoder<11>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Shift_Decoder<11>.CLKF | 3951 | ? | 0 | 4096 | Shift_Decoder<11> | NULL | NULL | Shift_Decoder<11>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Shift_Decoder<11>.RSTF | 3952 | ? | 0 | 4096 | Shift_Decoder<11> | NULL | NULL | Shift_Decoder<11>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Shift_Decoder<11>.Q | 3953 | ? | 0 | 0 | Shift_Decoder<11> | NULL | NULL | Shift_Decoder<11>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | Shift_Decoder<1> | Receiver_COPY_0_COPY_0 | 2155873280 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<1> | 3643 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<1>.Q | SR/q<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<0> | 3641 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<0>.Q | SR/q<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd14 | 3668 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd14.Q | instance_name/state_FSM_FFd14 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd15 | 3669 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd15.Q | instance_name/state_FSM_FFd15 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd16 | 3670 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd16.Q | instance_name/state_FSM_FFd16 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Shift_Decoder<1> | 3684 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<1>.Q | Shift_Decoder<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | Shift_Decoder<1>.EXP | 4123 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<1>.EXP | Shift_Decoder<1> | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | Shift_Decoder<1>.SI | Shift_Decoder<1> | 0 | 11 | 5
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<1> | 3643 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<1>.Q | SR/q<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<0> | 3641 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<0>.Q | SR/q<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd14 | 3668 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd14.Q | instance_name/state_FSM_FFd14 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd15 | 3669 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd15.Q | instance_name/state_FSM_FFd15 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd16 | 3670 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd16.Q | instance_name/state_FSM_FFd16 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Shift_Decoder<1>.D1 | 3955 | ? | 0 | 4096 | Shift_Decoder<1> | NULL | NULL | Shift_Decoder<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Shift_Decoder<1>.D2 | 3956 | ? | 0 | 4096 | Shift_Decoder<1> | NULL | NULL | Shift_Decoder<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SR/q<1>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Shift_Decoder<1>.CLKF | 3957 | ? | 0 | 4096 | Shift_Decoder<1> | NULL | NULL | Shift_Decoder<1>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Shift_Decoder<1>.RSTF | 3958 | ? | 0 | 4096 | Shift_Decoder<1> | NULL | NULL | Shift_Decoder<1>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | Shift_Decoder<1>.EXP | 4122 | ? | 0 | 0 | Shift_Decoder<1> | NULL | NULL | Shift_Decoder<1>.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 5 | IV_TRUE | SR/q<0> | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
SPPTERM | 5 | IV_FALSE | Serial_In_IBUF | IV_FALSE | instance_name/state_FSM_FFd14 | IV_FALSE | instance_name/state_FSM_FFd15 | IV_FALSE | instance_name/state_FSM_FFd16 | IV_FALSE | FBC/count<3>

SRFF_INSTANCE | Shift_Decoder<1>.REG | Shift_Decoder<1> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Shift_Decoder<1>.D | 3954 | ? | 0 | 0 | Shift_Decoder<1> | NULL | NULL | Shift_Decoder<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Shift_Decoder<1>.CLKF | 3957 | ? | 0 | 4096 | Shift_Decoder<1> | NULL | NULL | Shift_Decoder<1>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Shift_Decoder<1>.RSTF | 3958 | ? | 0 | 4096 | Shift_Decoder<1> | NULL | NULL | Shift_Decoder<1>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Shift_Decoder<1>.Q | 3959 | ? | 0 | 0 | Shift_Decoder<1> | NULL | NULL | Shift_Decoder<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | Shift_Decoder<2> | Receiver_COPY_0_COPY_0 | 2155873280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<2> | 3644 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<2>.Q | SR/q<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Shift_Decoder<2> | 3685 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<2>.Q | Shift_Decoder<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Shift_Decoder<2>.SI | Shift_Decoder<2> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<2> | 3644 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<2>.Q | SR/q<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Shift_Decoder<2>.D1 | 3961 | ? | 0 | 4096 | Shift_Decoder<2> | NULL | NULL | Shift_Decoder<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Shift_Decoder<2>.D2 | 3962 | ? | 0 | 4096 | Shift_Decoder<2> | NULL | NULL | Shift_Decoder<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SR/q<2>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Shift_Decoder<2>.CLKF | 3963 | ? | 0 | 4096 | Shift_Decoder<2> | NULL | NULL | Shift_Decoder<2>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Shift_Decoder<2>.RSTF | 3964 | ? | 0 | 4096 | Shift_Decoder<2> | NULL | NULL | Shift_Decoder<2>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | Shift_Decoder<2>.REG | Shift_Decoder<2> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Shift_Decoder<2>.D | 3960 | ? | 0 | 0 | Shift_Decoder<2> | NULL | NULL | Shift_Decoder<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Shift_Decoder<2>.CLKF | 3963 | ? | 0 | 4096 | Shift_Decoder<2> | NULL | NULL | Shift_Decoder<2>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Shift_Decoder<2>.RSTF | 3964 | ? | 0 | 4096 | Shift_Decoder<2> | NULL | NULL | Shift_Decoder<2>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Shift_Decoder<2>.Q | 3965 | ? | 0 | 0 | Shift_Decoder<2> | NULL | NULL | Shift_Decoder<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | Shift_Decoder<3> | Receiver_COPY_0_COPY_0 | 2155873280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<3> | 3645 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<3>.Q | SR/q<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Shift_Decoder<3> | 3686 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<3>.Q | Shift_Decoder<3> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Shift_Decoder<3>.SI | Shift_Decoder<3> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<3> | 3645 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<3>.Q | SR/q<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Shift_Decoder<3>.D1 | 3967 | ? | 0 | 4096 | Shift_Decoder<3> | NULL | NULL | Shift_Decoder<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Shift_Decoder<3>.D2 | 3968 | ? | 0 | 4096 | Shift_Decoder<3> | NULL | NULL | Shift_Decoder<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SR/q<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Shift_Decoder<3>.CLKF | 3969 | ? | 0 | 4096 | Shift_Decoder<3> | NULL | NULL | Shift_Decoder<3>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Shift_Decoder<3>.RSTF | 3970 | ? | 0 | 4096 | Shift_Decoder<3> | NULL | NULL | Shift_Decoder<3>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | Shift_Decoder<3>.REG | Shift_Decoder<3> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Shift_Decoder<3>.D | 3966 | ? | 0 | 0 | Shift_Decoder<3> | NULL | NULL | Shift_Decoder<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Shift_Decoder<3>.CLKF | 3969 | ? | 0 | 4096 | Shift_Decoder<3> | NULL | NULL | Shift_Decoder<3>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Shift_Decoder<3>.RSTF | 3970 | ? | 0 | 4096 | Shift_Decoder<3> | NULL | NULL | Shift_Decoder<3>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Shift_Decoder<3>.Q | 3971 | ? | 0 | 0 | Shift_Decoder<3> | NULL | NULL | Shift_Decoder<3>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | Shift_Decoder<8> | Receiver_COPY_0_COPY_0 | 2155873280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<8> | 3650 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<8>.Q | SR/q<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Shift_Decoder<8> | 3687 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<8>.Q | Shift_Decoder<8> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Shift_Decoder<8>.SI | Shift_Decoder<8> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<8> | 3650 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<8>.Q | SR/q<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Shift_Decoder<8>.D1 | 3973 | ? | 0 | 4096 | Shift_Decoder<8> | NULL | NULL | Shift_Decoder<8>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Shift_Decoder<8>.D2 | 3974 | ? | 0 | 4096 | Shift_Decoder<8> | NULL | NULL | Shift_Decoder<8>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SR/q<8>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Shift_Decoder<8>.CLKF | 3975 | ? | 0 | 4096 | Shift_Decoder<8> | NULL | NULL | Shift_Decoder<8>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Shift_Decoder<8>.RSTF | 3976 | ? | 0 | 4096 | Shift_Decoder<8> | NULL | NULL | Shift_Decoder<8>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | Shift_Decoder<8>.REG | Shift_Decoder<8> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Shift_Decoder<8>.D | 3972 | ? | 0 | 0 | Shift_Decoder<8> | NULL | NULL | Shift_Decoder<8>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Shift_Decoder<8>.CLKF | 3975 | ? | 0 | 4096 | Shift_Decoder<8> | NULL | NULL | Shift_Decoder<8>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Shift_Decoder<8>.RSTF | 3976 | ? | 0 | 4096 | Shift_Decoder<8> | NULL | NULL | Shift_Decoder<8>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Shift_Decoder<8>.Q | 3977 | ? | 0 | 0 | Shift_Decoder<8> | NULL | NULL | Shift_Decoder<8>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | Shift_Decoder<9> | Receiver_COPY_0_COPY_0 | 2155873280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<9> | 3651 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<9>.Q | SR/q<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Shift_Decoder<9> | 3688 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<9>.Q | Shift_Decoder<9> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Shift_Decoder<9>.SI | Shift_Decoder<9> | 0 | 6 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SR/q<9> | 3651 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | SR/q<9>.Q | SR/q<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<0> | 3663 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<0>.Q | FBC/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<1> | 3666 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<1>.Q | FBC/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<2> | 3667 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>.Q | FBC/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FBC/count<3> | 3677 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<3>.Q | FBC/count<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Shift_Decoder<9>.D1 | 3979 | ? | 0 | 4096 | Shift_Decoder<9> | NULL | NULL | Shift_Decoder<9>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Shift_Decoder<9>.D2 | 3980 | ? | 0 | 4096 | Shift_Decoder<9> | NULL | NULL | Shift_Decoder<9>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | SR/q<9>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Shift_Decoder<9>.CLKF | 3981 | ? | 0 | 4096 | Shift_Decoder<9> | NULL | NULL | Shift_Decoder<9>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | Shift_Decoder<9>.RSTF | 3982 | ? | 0 | 4096 | Shift_Decoder<9> | NULL | NULL | Shift_Decoder<9>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | Shift_Decoder<9>.REG | Shift_Decoder<9> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Shift_Decoder<9>.D | 3978 | ? | 0 | 0 | Shift_Decoder<9> | NULL | NULL | Shift_Decoder<9>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Shift_Decoder<9>.CLKF | 3981 | ? | 0 | 4096 | Shift_Decoder<9> | NULL | NULL | Shift_Decoder<9>.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | FBC/count<0> | IV_FALSE | FBC/count<1> | IV_TRUE | FBC/count<2> | IV_TRUE | FBC/count<3>
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | Shift_Decoder<9>.RSTF | 3982 | ? | 0 | 4096 | Shift_Decoder<9> | NULL | NULL | Shift_Decoder<9>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Shift_Decoder<9>.Q | 3983 | ? | 0 | 0 | Shift_Decoder<9> | NULL | NULL | Shift_Decoder<9>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd1 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd2 | 3694 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd2.Q | instance_name/state_FSM_FFd2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd1 | 3689 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd1.Q | instance_name/state_FSM_FFd1 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd1.SI | instance_name/state_FSM_FFd1 | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd2 | 3694 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd2.Q | instance_name/state_FSM_FFd2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd1.D1 | 3985 | ? | 0 | 4096 | instance_name/state_FSM_FFd1 | NULL | NULL | instance_name/state_FSM_FFd1.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd1.D2 | 3986 | ? | 0 | 4096 | instance_name/state_FSM_FFd1 | NULL | NULL | instance_name/state_FSM_FFd1.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | instance_name/state_FSM_FFd2
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd1.CLKF | 3987 | ? | 0 | 4096 | instance_name/state_FSM_FFd1 | NULL | NULL | instance_name/state_FSM_FFd1.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd1.RSTF | 3988 | ? | 0 | 4096 | instance_name/state_FSM_FFd1 | NULL | NULL | instance_name/state_FSM_FFd1.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd1.REG | instance_name/state_FSM_FFd1 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd1.D | 3984 | ? | 0 | 0 | instance_name/state_FSM_FFd1 | NULL | NULL | instance_name/state_FSM_FFd1.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd1.CLKF | 3987 | ? | 0 | 4096 | instance_name/state_FSM_FFd1 | NULL | NULL | instance_name/state_FSM_FFd1.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd1.RSTF | 3988 | ? | 0 | 4096 | instance_name/state_FSM_FFd1 | NULL | NULL | instance_name/state_FSM_FFd1.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd1.Q | 3989 | ? | 0 | 0 | instance_name/state_FSM_FFd1 | NULL | NULL | instance_name/state_FSM_FFd1.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd10 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd11 | 3691 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd11.Q | instance_name/state_FSM_FFd11 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd10 | 3690 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd10.Q | instance_name/state_FSM_FFd10 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd10.SI | instance_name/state_FSM_FFd10 | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd11 | 3691 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd11.Q | instance_name/state_FSM_FFd11 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd10.D1 | 3991 | ? | 0 | 4096 | instance_name/state_FSM_FFd10 | NULL | NULL | instance_name/state_FSM_FFd10.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd10.D2 | 3992 | ? | 0 | 4096 | instance_name/state_FSM_FFd10 | NULL | NULL | instance_name/state_FSM_FFd10.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | instance_name/state_FSM_FFd11
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd10.CLKF | 3993 | ? | 0 | 4096 | instance_name/state_FSM_FFd10 | NULL | NULL | instance_name/state_FSM_FFd10.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd10.RSTF | 3994 | ? | 0 | 4096 | instance_name/state_FSM_FFd10 | NULL | NULL | instance_name/state_FSM_FFd10.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd10.REG | instance_name/state_FSM_FFd10 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd10.D | 3990 | ? | 0 | 0 | instance_name/state_FSM_FFd10 | NULL | NULL | instance_name/state_FSM_FFd10.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd10.CLKF | 3993 | ? | 0 | 4096 | instance_name/state_FSM_FFd10 | NULL | NULL | instance_name/state_FSM_FFd10.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd10.RSTF | 3994 | ? | 0 | 4096 | instance_name/state_FSM_FFd10 | NULL | NULL | instance_name/state_FSM_FFd10.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd10.Q | 3995 | ? | 0 | 0 | instance_name/state_FSM_FFd10 | NULL | NULL | instance_name/state_FSM_FFd10.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd11 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd12 | 3692 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd12.Q | instance_name/state_FSM_FFd12 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd11 | 3691 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd11.Q | instance_name/state_FSM_FFd11 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd11.SI | instance_name/state_FSM_FFd11 | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd12 | 3692 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd12.Q | instance_name/state_FSM_FFd12 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd11.D1 | 3997 | ? | 0 | 4096 | instance_name/state_FSM_FFd11 | NULL | NULL | instance_name/state_FSM_FFd11.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd11.D2 | 3998 | ? | 0 | 4096 | instance_name/state_FSM_FFd11 | NULL | NULL | instance_name/state_FSM_FFd11.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | instance_name/state_FSM_FFd12
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd11.CLKF | 3999 | ? | 0 | 4096 | instance_name/state_FSM_FFd11 | NULL | NULL | instance_name/state_FSM_FFd11.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd11.RSTF | 4000 | ? | 0 | 4096 | instance_name/state_FSM_FFd11 | NULL | NULL | instance_name/state_FSM_FFd11.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd11.REG | instance_name/state_FSM_FFd11 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd11.D | 3996 | ? | 0 | 0 | instance_name/state_FSM_FFd11 | NULL | NULL | instance_name/state_FSM_FFd11.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd11.CLKF | 3999 | ? | 0 | 4096 | instance_name/state_FSM_FFd11 | NULL | NULL | instance_name/state_FSM_FFd11.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd11.RSTF | 4000 | ? | 0 | 4096 | instance_name/state_FSM_FFd11 | NULL | NULL | instance_name/state_FSM_FFd11.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd11.Q | 4001 | ? | 0 | 0 | instance_name/state_FSM_FFd11 | NULL | NULL | instance_name/state_FSM_FFd11.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd12 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd13 | 3693 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd13.Q | instance_name/state_FSM_FFd13 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd12 | 3692 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd12.Q | instance_name/state_FSM_FFd12 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd12.SI | instance_name/state_FSM_FFd12 | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd13 | 3693 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd13.Q | instance_name/state_FSM_FFd13 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd12.D1 | 4003 | ? | 0 | 4096 | instance_name/state_FSM_FFd12 | NULL | NULL | instance_name/state_FSM_FFd12.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd12.D2 | 4004 | ? | 0 | 4096 | instance_name/state_FSM_FFd12 | NULL | NULL | instance_name/state_FSM_FFd12.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | instance_name/state_FSM_FFd13
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd12.CLKF | 4005 | ? | 0 | 4096 | instance_name/state_FSM_FFd12 | NULL | NULL | instance_name/state_FSM_FFd12.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd12.RSTF | 4006 | ? | 0 | 4096 | instance_name/state_FSM_FFd12 | NULL | NULL | instance_name/state_FSM_FFd12.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd12.REG | instance_name/state_FSM_FFd12 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd12.D | 4002 | ? | 0 | 0 | instance_name/state_FSM_FFd12 | NULL | NULL | instance_name/state_FSM_FFd12.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd12.CLKF | 4005 | ? | 0 | 4096 | instance_name/state_FSM_FFd12 | NULL | NULL | instance_name/state_FSM_FFd12.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd12.RSTF | 4006 | ? | 0 | 4096 | instance_name/state_FSM_FFd12 | NULL | NULL | instance_name/state_FSM_FFd12.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd12.Q | 4007 | ? | 0 | 0 | instance_name/state_FSM_FFd12 | NULL | NULL | instance_name/state_FSM_FFd12.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd13 | Receiver_COPY_0_COPY_0 | 2155873280 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd14 | 3668 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd14.Q | instance_name/state_FSM_FFd14 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd13 | 3693 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd13.Q | instance_name/state_FSM_FFd13 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd13.SI | instance_name/state_FSM_FFd13 | 0 | 4 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Serial_In_IBUF | 3660 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Serial_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd14 | 3668 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd14.Q | instance_name/state_FSM_FFd14 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd13.D1 | 4009 | ? | 0 | 4096 | instance_name/state_FSM_FFd13 | NULL | NULL | instance_name/state_FSM_FFd13.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd13.D2 | 4010 | ? | 0 | 4096 | instance_name/state_FSM_FFd13 | NULL | NULL | instance_name/state_FSM_FFd13.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Serial_In_IBUF | IV_TRUE | instance_name/state_FSM_FFd14
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd13.CLKF | 4011 | ? | 0 | 4096 | instance_name/state_FSM_FFd13 | NULL | NULL | instance_name/state_FSM_FFd13.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd13.RSTF | 4012 | ? | 0 | 4096 | instance_name/state_FSM_FFd13 | NULL | NULL | instance_name/state_FSM_FFd13.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd13.REG | instance_name/state_FSM_FFd13 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd13.D | 4008 | ? | 0 | 0 | instance_name/state_FSM_FFd13 | NULL | NULL | instance_name/state_FSM_FFd13.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd13.CLKF | 4011 | ? | 0 | 4096 | instance_name/state_FSM_FFd13 | NULL | NULL | instance_name/state_FSM_FFd13.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd13.RSTF | 4012 | ? | 0 | 4096 | instance_name/state_FSM_FFd13 | NULL | NULL | instance_name/state_FSM_FFd13.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd13.Q | 4013 | ? | 0 | 0 | instance_name/state_FSM_FFd13 | NULL | NULL | instance_name/state_FSM_FFd13.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd2 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd3 | 3695 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd3.Q | instance_name/state_FSM_FFd3 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd2 | 3694 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd2.Q | instance_name/state_FSM_FFd2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd2.SI | instance_name/state_FSM_FFd2 | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd3 | 3695 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd3.Q | instance_name/state_FSM_FFd3 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd2.D1 | 4015 | ? | 0 | 4096 | instance_name/state_FSM_FFd2 | NULL | NULL | instance_name/state_FSM_FFd2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd2.D2 | 4016 | ? | 0 | 4096 | instance_name/state_FSM_FFd2 | NULL | NULL | instance_name/state_FSM_FFd2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | instance_name/state_FSM_FFd3
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd2.CLKF | 4017 | ? | 0 | 4096 | instance_name/state_FSM_FFd2 | NULL | NULL | instance_name/state_FSM_FFd2.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd2.RSTF | 4018 | ? | 0 | 4096 | instance_name/state_FSM_FFd2 | NULL | NULL | instance_name/state_FSM_FFd2.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd2.REG | instance_name/state_FSM_FFd2 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd2.D | 4014 | ? | 0 | 0 | instance_name/state_FSM_FFd2 | NULL | NULL | instance_name/state_FSM_FFd2.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd2.CLKF | 4017 | ? | 0 | 4096 | instance_name/state_FSM_FFd2 | NULL | NULL | instance_name/state_FSM_FFd2.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd2.RSTF | 4018 | ? | 0 | 4096 | instance_name/state_FSM_FFd2 | NULL | NULL | instance_name/state_FSM_FFd2.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd2.Q | 4019 | ? | 0 | 0 | instance_name/state_FSM_FFd2 | NULL | NULL | instance_name/state_FSM_FFd2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd3 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd4 | 3696 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd4.Q | instance_name/state_FSM_FFd4 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd3 | 3695 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd3.Q | instance_name/state_FSM_FFd3 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd3.SI | instance_name/state_FSM_FFd3 | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd4 | 3696 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd4.Q | instance_name/state_FSM_FFd4 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd3.D1 | 4021 | ? | 0 | 4096 | instance_name/state_FSM_FFd3 | NULL | NULL | instance_name/state_FSM_FFd3.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd3.D2 | 4022 | ? | 0 | 4096 | instance_name/state_FSM_FFd3 | NULL | NULL | instance_name/state_FSM_FFd3.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | instance_name/state_FSM_FFd4
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd3.CLKF | 4023 | ? | 0 | 4096 | instance_name/state_FSM_FFd3 | NULL | NULL | instance_name/state_FSM_FFd3.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd3.RSTF | 4024 | ? | 0 | 4096 | instance_name/state_FSM_FFd3 | NULL | NULL | instance_name/state_FSM_FFd3.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd3.REG | instance_name/state_FSM_FFd3 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd3.D | 4020 | ? | 0 | 0 | instance_name/state_FSM_FFd3 | NULL | NULL | instance_name/state_FSM_FFd3.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd3.CLKF | 4023 | ? | 0 | 4096 | instance_name/state_FSM_FFd3 | NULL | NULL | instance_name/state_FSM_FFd3.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd3.RSTF | 4024 | ? | 0 | 4096 | instance_name/state_FSM_FFd3 | NULL | NULL | instance_name/state_FSM_FFd3.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd3.Q | 4025 | ? | 0 | 0 | instance_name/state_FSM_FFd3 | NULL | NULL | instance_name/state_FSM_FFd3.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd4 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd5 | 3697 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd5.Q | instance_name/state_FSM_FFd5 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd4 | 3696 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd4.Q | instance_name/state_FSM_FFd4 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd4.SI | instance_name/state_FSM_FFd4 | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd5 | 3697 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd5.Q | instance_name/state_FSM_FFd5 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd4.D1 | 4027 | ? | 0 | 4096 | instance_name/state_FSM_FFd4 | NULL | NULL | instance_name/state_FSM_FFd4.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd4.D2 | 4028 | ? | 0 | 4096 | instance_name/state_FSM_FFd4 | NULL | NULL | instance_name/state_FSM_FFd4.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | instance_name/state_FSM_FFd5
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd4.CLKF | 4029 | ? | 0 | 4096 | instance_name/state_FSM_FFd4 | NULL | NULL | instance_name/state_FSM_FFd4.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd4.RSTF | 4030 | ? | 0 | 4096 | instance_name/state_FSM_FFd4 | NULL | NULL | instance_name/state_FSM_FFd4.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd4.REG | instance_name/state_FSM_FFd4 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd4.D | 4026 | ? | 0 | 0 | instance_name/state_FSM_FFd4 | NULL | NULL | instance_name/state_FSM_FFd4.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd4.CLKF | 4029 | ? | 0 | 4096 | instance_name/state_FSM_FFd4 | NULL | NULL | instance_name/state_FSM_FFd4.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd4.RSTF | 4030 | ? | 0 | 4096 | instance_name/state_FSM_FFd4 | NULL | NULL | instance_name/state_FSM_FFd4.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd4.Q | 4031 | ? | 0 | 0 | instance_name/state_FSM_FFd4 | NULL | NULL | instance_name/state_FSM_FFd4.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd5 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd6 | 3698 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd6.Q | instance_name/state_FSM_FFd6 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd5 | 3697 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd5.Q | instance_name/state_FSM_FFd5 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd5.SI | instance_name/state_FSM_FFd5 | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd6 | 3698 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd6.Q | instance_name/state_FSM_FFd6 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd5.D1 | 4033 | ? | 0 | 4096 | instance_name/state_FSM_FFd5 | NULL | NULL | instance_name/state_FSM_FFd5.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd5.D2 | 4034 | ? | 0 | 4096 | instance_name/state_FSM_FFd5 | NULL | NULL | instance_name/state_FSM_FFd5.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | instance_name/state_FSM_FFd6
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd5.CLKF | 4035 | ? | 0 | 4096 | instance_name/state_FSM_FFd5 | NULL | NULL | instance_name/state_FSM_FFd5.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd5.RSTF | 4036 | ? | 0 | 4096 | instance_name/state_FSM_FFd5 | NULL | NULL | instance_name/state_FSM_FFd5.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd5.REG | instance_name/state_FSM_FFd5 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd5.D | 4032 | ? | 0 | 0 | instance_name/state_FSM_FFd5 | NULL | NULL | instance_name/state_FSM_FFd5.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd5.CLKF | 4035 | ? | 0 | 4096 | instance_name/state_FSM_FFd5 | NULL | NULL | instance_name/state_FSM_FFd5.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd5.RSTF | 4036 | ? | 0 | 4096 | instance_name/state_FSM_FFd5 | NULL | NULL | instance_name/state_FSM_FFd5.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd5.Q | 4037 | ? | 0 | 0 | instance_name/state_FSM_FFd5 | NULL | NULL | instance_name/state_FSM_FFd5.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd6 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd7 | 3699 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd7.Q | instance_name/state_FSM_FFd7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd6 | 3698 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd6.Q | instance_name/state_FSM_FFd6 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd6.SI | instance_name/state_FSM_FFd6 | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd7 | 3699 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd7.Q | instance_name/state_FSM_FFd7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd6.D1 | 4039 | ? | 0 | 4096 | instance_name/state_FSM_FFd6 | NULL | NULL | instance_name/state_FSM_FFd6.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd6.D2 | 4040 | ? | 0 | 4096 | instance_name/state_FSM_FFd6 | NULL | NULL | instance_name/state_FSM_FFd6.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | instance_name/state_FSM_FFd7
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd6.CLKF | 4041 | ? | 0 | 4096 | instance_name/state_FSM_FFd6 | NULL | NULL | instance_name/state_FSM_FFd6.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd6.RSTF | 4042 | ? | 0 | 4096 | instance_name/state_FSM_FFd6 | NULL | NULL | instance_name/state_FSM_FFd6.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd6.REG | instance_name/state_FSM_FFd6 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd6.D | 4038 | ? | 0 | 0 | instance_name/state_FSM_FFd6 | NULL | NULL | instance_name/state_FSM_FFd6.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd6.CLKF | 4041 | ? | 0 | 4096 | instance_name/state_FSM_FFd6 | NULL | NULL | instance_name/state_FSM_FFd6.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd6.RSTF | 4042 | ? | 0 | 4096 | instance_name/state_FSM_FFd6 | NULL | NULL | instance_name/state_FSM_FFd6.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd6.Q | 4043 | ? | 0 | 0 | instance_name/state_FSM_FFd6 | NULL | NULL | instance_name/state_FSM_FFd6.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd7 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd8 | 3700 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd8.Q | instance_name/state_FSM_FFd8 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd7 | 3699 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd7.Q | instance_name/state_FSM_FFd7 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd7.SI | instance_name/state_FSM_FFd7 | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd8 | 3700 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd8.Q | instance_name/state_FSM_FFd8 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd7.D1 | 4045 | ? | 0 | 4096 | instance_name/state_FSM_FFd7 | NULL | NULL | instance_name/state_FSM_FFd7.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd7.D2 | 4046 | ? | 0 | 4096 | instance_name/state_FSM_FFd7 | NULL | NULL | instance_name/state_FSM_FFd7.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | instance_name/state_FSM_FFd8
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd7.CLKF | 4047 | ? | 0 | 4096 | instance_name/state_FSM_FFd7 | NULL | NULL | instance_name/state_FSM_FFd7.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd7.RSTF | 4048 | ? | 0 | 4096 | instance_name/state_FSM_FFd7 | NULL | NULL | instance_name/state_FSM_FFd7.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd7.REG | instance_name/state_FSM_FFd7 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd7.D | 4044 | ? | 0 | 0 | instance_name/state_FSM_FFd7 | NULL | NULL | instance_name/state_FSM_FFd7.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd7.CLKF | 4047 | ? | 0 | 4096 | instance_name/state_FSM_FFd7 | NULL | NULL | instance_name/state_FSM_FFd7.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd7.RSTF | 4048 | ? | 0 | 4096 | instance_name/state_FSM_FFd7 | NULL | NULL | instance_name/state_FSM_FFd7.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd7.Q | 4049 | ? | 0 | 0 | instance_name/state_FSM_FFd7 | NULL | NULL | instance_name/state_FSM_FFd7.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd8 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd9 | 3701 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd9.Q | instance_name/state_FSM_FFd9 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd8 | 3700 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd8.Q | instance_name/state_FSM_FFd8 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd8.SI | instance_name/state_FSM_FFd8 | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd9 | 3701 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd9.Q | instance_name/state_FSM_FFd9 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd8.D1 | 4051 | ? | 0 | 4096 | instance_name/state_FSM_FFd8 | NULL | NULL | instance_name/state_FSM_FFd8.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd8.D2 | 4052 | ? | 0 | 4096 | instance_name/state_FSM_FFd8 | NULL | NULL | instance_name/state_FSM_FFd8.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | instance_name/state_FSM_FFd9
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd8.CLKF | 4053 | ? | 0 | 4096 | instance_name/state_FSM_FFd8 | NULL | NULL | instance_name/state_FSM_FFd8.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd8.RSTF | 4054 | ? | 0 | 4096 | instance_name/state_FSM_FFd8 | NULL | NULL | instance_name/state_FSM_FFd8.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd8.REG | instance_name/state_FSM_FFd8 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd8.D | 4050 | ? | 0 | 0 | instance_name/state_FSM_FFd8 | NULL | NULL | instance_name/state_FSM_FFd8.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd8.CLKF | 4053 | ? | 0 | 4096 | instance_name/state_FSM_FFd8 | NULL | NULL | instance_name/state_FSM_FFd8.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd8.RSTF | 4054 | ? | 0 | 4096 | instance_name/state_FSM_FFd8 | NULL | NULL | instance_name/state_FSM_FFd8.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd8.Q | 4055 | ? | 0 | 0 | instance_name/state_FSM_FFd8 | NULL | NULL | instance_name/state_FSM_FFd8.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | instance_name/state_FSM_FFd9 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd10 | 3690 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd10.Q | instance_name/state_FSM_FFd10 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | instance_name/state_FSM_FFd9 | 3701 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd9.Q | instance_name/state_FSM_FFd9 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | instance_name/state_FSM_FFd9.SI | instance_name/state_FSM_FFd9 | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd10 | 3690 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd10.Q | instance_name/state_FSM_FFd10 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Internal_Clk | 3656 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Internal_Clk.Q | Internal_Clk | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | instance_name/state_FSM_FFd9.D1 | 4057 | ? | 0 | 4096 | instance_name/state_FSM_FFd9 | NULL | NULL | instance_name/state_FSM_FFd9.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | instance_name/state_FSM_FFd9.D2 | 4058 | ? | 0 | 4096 | instance_name/state_FSM_FFd9 | NULL | NULL | instance_name/state_FSM_FFd9.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | instance_name/state_FSM_FFd10
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | instance_name/state_FSM_FFd9.CLKF | 4059 | ? | 0 | 4096 | instance_name/state_FSM_FFd9 | NULL | NULL | instance_name/state_FSM_FFd9.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | instance_name/state_FSM_FFd9.RSTF | 4060 | ? | 0 | 4096 | instance_name/state_FSM_FFd9 | NULL | NULL | instance_name/state_FSM_FFd9.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | instance_name/state_FSM_FFd9.REG | instance_name/state_FSM_FFd9 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | instance_name/state_FSM_FFd9.D | 4056 | ? | 0 | 0 | instance_name/state_FSM_FFd9 | NULL | NULL | instance_name/state_FSM_FFd9.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | instance_name/state_FSM_FFd9.CLKF | 4059 | ? | 0 | 4096 | instance_name/state_FSM_FFd9 | NULL | NULL | instance_name/state_FSM_FFd9.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | Internal_Clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | instance_name/state_FSM_FFd9.RSTF | 4060 | ? | 0 | 4096 | instance_name/state_FSM_FFd9 | NULL | NULL | instance_name/state_FSM_FFd9.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | instance_name/state_FSM_FFd9.Q | 4061 | ? | 0 | 0 | instance_name/state_FSM_FFd9 | NULL | NULL | instance_name/state_FSM_FFd9.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/IRL/state_FSM_FFd1 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd2 | 3703 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd2.Q | N64Receiver/IRL/state_FSM_FFd2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/IRL/state_FSM_FFd1 | 3702 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd1.Q | N64Receiver/IRL/state_FSM_FFd1 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/IRL/state_FSM_FFd1.SI | N64Receiver/IRL/state_FSM_FFd1 | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd2 | 3703 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd2.Q | N64Receiver/IRL/state_FSM_FFd2 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd1.D1 | 4063 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd1 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd1.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd1.D2 | 4064 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd1 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd1.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N64Receiver/IRL/state_FSM_FFd2
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd1.RSTF | 4065 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd1 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd1.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64Receiver/IRL/state_FSM_FFd1.REG | N64Receiver/IRL/state_FSM_FFd1 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/IRL/state_FSM_FFd1.D | 4062 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd1 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd1.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd1.RSTF | 4065 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd1 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd1.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/IRL/state_FSM_FFd1.Q | 4066 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd1 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd1.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/IRL/state_FSM_FFd2 | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd3 | 3704 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd3.Q | N64Receiver/IRL/state_FSM_FFd3 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/IRL/state_FSM_FFd2 | 3703 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd2.Q | N64Receiver/IRL/state_FSM_FFd2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/IRL/state_FSM_FFd2.SI | N64Receiver/IRL/state_FSM_FFd2 | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd3 | 3704 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd3.Q | N64Receiver/IRL/state_FSM_FFd3 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd2.D1 | 4068 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd2 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd2.D2 | 4069 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd2 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N64Receiver/IRL/state_FSM_FFd3
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd2.RSTF | 4070 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd2 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd2.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64Receiver/IRL/state_FSM_FFd2.REG | N64Receiver/IRL/state_FSM_FFd2 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/IRL/state_FSM_FFd2.D | 4067 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd2 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd2.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd2.RSTF | 4070 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd2 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd2.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/IRL/state_FSM_FFd2.Q | 4071 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd2 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd2.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/IRL/state_FSM_FFd3 | Receiver_COPY_0_COPY_0 | 2155873280 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd4 | 3671 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd4.Q | N64Receiver/IRL/state_FSM_FFd4 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/IRL/state_FSM_FFd3 | 3704 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd3.Q | N64Receiver/IRL/state_FSM_FFd3 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/IRL/state_FSM_FFd3.SI | N64Receiver/IRL/state_FSM_FFd3 | 0 | 3 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd4 | 3671 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd4.Q | N64Receiver/IRL/state_FSM_FFd4 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd3.D1 | 4073 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd3 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd3.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd3.D2 | 4074 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd3 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd3.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N64Receiver/shift_out<0> | IV_TRUE | N64Receiver/IRL/state_FSM_FFd4
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd3.RSTF | 4075 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd3 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd3.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64Receiver/IRL/state_FSM_FFd3.REG | N64Receiver/IRL/state_FSM_FFd3 | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/IRL/state_FSM_FFd3.D | 4072 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd3 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd3.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/IRL/state_FSM_FFd3.RSTF | 4075 | ? | 0 | 4096 | N64Receiver/IRL/state_FSM_FFd3 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd3.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/IRL/state_FSM_FFd3.Q | 4076 | ? | 0 | 0 | N64Receiver/IRL/state_FSM_FFd3 | NULL | NULL | N64Receiver/IRL/state_FSM_FFd3.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64Receiver/shift_out<3> | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<2> | 3680 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<2>.Q | N64Receiver/shift_out<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/shift_out<3> | 3705 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<3>.Q | N64Receiver/shift_out<3> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/shift_out<3>.SI | N64Receiver/shift_out<3> | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<2> | 3680 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<2>.Q | N64Receiver/shift_out<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/shift_out<3>.D1 | 4078 | ? | 0 | 4096 | N64Receiver/shift_out<3> | NULL | NULL | N64Receiver/shift_out<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/shift_out<3>.D2 | 4079 | ? | 0 | 4096 | N64Receiver/shift_out<3> | NULL | NULL | N64Receiver/shift_out<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N64Receiver/shift_out<2>
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | N64Receiver/shift_out<3>.RSTF | 4080 | ? | 0 | 4096 | N64Receiver/shift_out<3> | NULL | NULL | N64Receiver/shift_out<3>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64Receiver/shift_out<3>.REG | N64Receiver/shift_out<3> | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/shift_out<3>.D | 4077 | ? | 0 | 0 | N64Receiver/shift_out<3> | NULL | NULL | N64Receiver/shift_out<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clk_In_IBUF/FCLK | 3655 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Clk_In_IBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | N64Receiver/shift_out<3>.RSTF | 4080 | ? | 0 | 4096 | N64Receiver/shift_out<3> | NULL | NULL | N64Receiver/shift_out<3>.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/shift_out<3>.Q | 4081 | ? | 0 | 0 | N64Receiver/shift_out<3> | NULL | NULL | N64Receiver/shift_out<3>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64_Ldir_OBUF | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<2> | 3680 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<2>.Q | N64Receiver/shift_out<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/latch | 3665 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/latch.Q | N64Receiver/latch | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | N64_Ldir_OBUF | 3706 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64_Ldir_OBUF.Q | N64_Ldir_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | N64_Ldir_OBUF.SI | N64_Ldir_OBUF | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<2> | 3680 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<2>.Q | N64Receiver/shift_out<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/latch | 3665 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/latch.Q | N64Receiver/latch | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64_Ldir_OBUF.D1 | 4083 | ? | 0 | 4096 | N64_Ldir_OBUF | NULL | NULL | N64_Ldir_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64_Ldir_OBUF.D2 | 4084 | ? | 0 | 4096 | N64_Ldir_OBUF | NULL | NULL | N64_Ldir_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N64Receiver/shift_out<2>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | N64_Ldir_OBUF.CLKF | 4085 | ? | 0 | 4096 | N64_Ldir_OBUF | NULL | NULL | N64_Ldir_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | N64Receiver/latch
OUTPUT_NODE_TYPE | 5 | 9 | MC_SI_SETF
SIGNAL | NODE | N64_Ldir_OBUF.SETF | 4086 | ? | 0 | 4096 | N64_Ldir_OBUF | NULL | NULL | N64_Ldir_OBUF.SI | 5 | 9 | MC_SI_SETF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64_Ldir_OBUF.REG | N64_Ldir_OBUF | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64_Ldir_OBUF.D | 4082 | ? | 0 | 0 | N64_Ldir_OBUF | NULL | NULL | N64_Ldir_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | N64_Ldir_OBUF.CLKF | 4085 | ? | 0 | 4096 | N64_Ldir_OBUF | NULL | NULL | N64_Ldir_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | N64Receiver/latch
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
SIGNAL | NODE | N64_Ldir_OBUF.SETF | 4086 | ? | 0 | 4096 | N64_Ldir_OBUF | NULL | NULL | N64_Ldir_OBUF.SI | 5 | 9 | MC_SI_SETF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64_Ldir_OBUF.Q | 4087 | ? | 0 | 0 | N64_Ldir_OBUF | NULL | NULL | N64_Ldir_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64_Len_OBUF | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<3> | 3705 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<3>.Q | N64Receiver/shift_out<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/latch | 3665 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/latch.Q | N64Receiver/latch | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | N64_Len_OBUF | 3707 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64_Len_OBUF.Q | N64_Len_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | N64_Len_OBUF.SI | N64_Len_OBUF | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<3> | 3705 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<3>.Q | N64Receiver/shift_out<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/latch | 3665 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/latch.Q | N64Receiver/latch | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64_Len_OBUF.D1 | 4089 | ? | 0 | 4096 | N64_Len_OBUF | NULL | NULL | N64_Len_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64_Len_OBUF.D2 | 4090 | ? | 0 | 4096 | N64_Len_OBUF | NULL | NULL | N64_Len_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N64Receiver/shift_out<3>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | N64_Len_OBUF.CLKF | 4091 | ? | 0 | 4096 | N64_Len_OBUF | NULL | NULL | N64_Len_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | N64Receiver/latch
OUTPUT_NODE_TYPE | 5 | 9 | MC_SI_SETF
SIGNAL | NODE | N64_Len_OBUF.SETF | 4092 | ? | 0 | 4096 | N64_Len_OBUF | NULL | NULL | N64_Len_OBUF.SI | 5 | 9 | MC_SI_SETF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64_Len_OBUF.REG | N64_Len_OBUF | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64_Len_OBUF.D | 4088 | ? | 0 | 0 | N64_Len_OBUF | NULL | NULL | N64_Len_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | N64_Len_OBUF.CLKF | 4091 | ? | 0 | 4096 | N64_Len_OBUF | NULL | NULL | N64_Len_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | N64Receiver/latch
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
SIGNAL | NODE | N64_Len_OBUF.SETF | 4092 | ? | 0 | 4096 | N64_Len_OBUF | NULL | NULL | N64_Len_OBUF.SI | 5 | 9 | MC_SI_SETF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64_Len_OBUF.Q | 4093 | ? | 0 | 0 | N64_Len_OBUF | NULL | NULL | N64_Len_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64_Rdir_OBUF | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/latch | 3665 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/latch.Q | N64Receiver/latch | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | N64_Rdir_OBUF | 3708 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64_Rdir_OBUF.Q | N64_Rdir_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | N64_Rdir_OBUF.SI | N64_Rdir_OBUF | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<0> | 3661 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<0>.Q | N64Receiver/shift_out<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/latch | 3665 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/latch.Q | N64Receiver/latch | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64_Rdir_OBUF.D1 | 4095 | ? | 0 | 4096 | N64_Rdir_OBUF | NULL | NULL | N64_Rdir_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64_Rdir_OBUF.D2 | 4096 | ? | 0 | 4096 | N64_Rdir_OBUF | NULL | NULL | N64_Rdir_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N64Receiver/shift_out<0>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | N64_Rdir_OBUF.CLKF | 4097 | ? | 0 | 4096 | N64_Rdir_OBUF | NULL | NULL | N64_Rdir_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | N64Receiver/latch
OUTPUT_NODE_TYPE | 5 | 9 | MC_SI_SETF
SIGNAL | NODE | N64_Rdir_OBUF.SETF | 4098 | ? | 0 | 4096 | N64_Rdir_OBUF | NULL | NULL | N64_Rdir_OBUF.SI | 5 | 9 | MC_SI_SETF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64_Rdir_OBUF.REG | N64_Rdir_OBUF | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64_Rdir_OBUF.D | 4094 | ? | 0 | 0 | N64_Rdir_OBUF | NULL | NULL | N64_Rdir_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | N64_Rdir_OBUF.CLKF | 4097 | ? | 0 | 4096 | N64_Rdir_OBUF | NULL | NULL | N64_Rdir_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | N64Receiver/latch
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
SIGNAL | NODE | N64_Rdir_OBUF.SETF | 4098 | ? | 0 | 4096 | N64_Rdir_OBUF | NULL | NULL | N64_Rdir_OBUF.SI | 5 | 9 | MC_SI_SETF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64_Rdir_OBUF.Q | 4099 | ? | 0 | 0 | N64_Rdir_OBUF | NULL | NULL | N64_Rdir_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | N64_Ren_OBUF | Receiver_COPY_0_COPY_0 | 2155873280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<1> | 3679 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<1>.Q | N64Receiver/shift_out<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/latch | 3665 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/latch.Q | N64Receiver/latch | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | N64_Ren_OBUF | 3709 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64_Ren_OBUF.Q | N64_Ren_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | N64_Ren_OBUF.SI | N64_Ren_OBUF | 0 | 3 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/shift_out<1> | 3679 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/shift_out<1>.Q | N64Receiver/shift_out<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/latch | 3665 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/latch.Q | N64Receiver/latch | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Reset_In_IBUF | 3640 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Reset_In_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64_Ren_OBUF.D1 | 4101 | ? | 0 | 4096 | N64_Ren_OBUF | NULL | NULL | N64_Ren_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64_Ren_OBUF.D2 | 4102 | ? | 0 | 4096 | N64_Ren_OBUF | NULL | NULL | N64_Ren_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N64Receiver/shift_out<1>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | N64_Ren_OBUF.CLKF | 4103 | ? | 0 | 4096 | N64_Ren_OBUF | NULL | NULL | N64_Ren_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | N64Receiver/latch
OUTPUT_NODE_TYPE | 5 | 9 | MC_SI_SETF
SIGNAL | NODE | N64_Ren_OBUF.SETF | 4104 | ? | 0 | 4096 | N64_Ren_OBUF | NULL | NULL | N64_Ren_OBUF.SI | 5 | 9 | MC_SI_SETF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF

SRFF_INSTANCE | N64_Ren_OBUF.REG | N64_Ren_OBUF | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64_Ren_OBUF.D | 4100 | ? | 0 | 0 | N64_Ren_OBUF | NULL | NULL | N64_Ren_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | N64_Ren_OBUF.CLKF | 4103 | ? | 0 | 4096 | N64_Ren_OBUF | NULL | NULL | N64_Ren_OBUF.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | N64Receiver/latch
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
SIGNAL | NODE | N64_Ren_OBUF.SETF | 4104 | ? | 0 | 4096 | N64_Ren_OBUF | NULL | NULL | N64_Ren_OBUF.SI | 5 | 9 | MC_SI_SETF
SPPTERM | 1 | IV_FALSE | Reset_In_IBUF
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64_Ren_OBUF.Q | 4105 | ? | 0 | 0 | N64_Ren_OBUF | NULL | NULL | N64_Ren_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | Ldir_OBUF | Receiver_COPY_0_COPY_0 | 2155872512 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<4> | 3658 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<4>.Q | Shift_Decoder<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<5> | 3659 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<5>.Q | Shift_Decoder<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<7> | 3662 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<7>.Q | Shift_Decoder<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<0> | 3681 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<0>.Q | Shift_Decoder<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<10> | 3682 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<10>.Q | Shift_Decoder<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<11> | 3683 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<11>.Q | Shift_Decoder<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<1> | 3684 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<1>.Q | Shift_Decoder<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<2> | 3685 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<2>.Q | Shift_Decoder<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<3> | 3686 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<3>.Q | Shift_Decoder<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<8> | 3687 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<8>.Q | Shift_Decoder<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<9> | 3688 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<9>.Q | Shift_Decoder<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<6> | 3657 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<6>.Q | Shift_Decoder<6> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Ldir_OBUF | 3710 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Ldir_OBUF.Q | Ldir_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Ldir_OBUF.SI | Ldir_OBUF | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<4> | 3658 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<4>.Q | Shift_Decoder<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<5> | 3659 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<5>.Q | Shift_Decoder<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<7> | 3662 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<7>.Q | Shift_Decoder<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<0> | 3681 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<0>.Q | Shift_Decoder<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<10> | 3682 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<10>.Q | Shift_Decoder<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<11> | 3683 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<11>.Q | Shift_Decoder<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<1> | 3684 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<1>.Q | Shift_Decoder<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<2> | 3685 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<2>.Q | Shift_Decoder<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<3> | 3686 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<3>.Q | Shift_Decoder<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<8> | 3687 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<8>.Q | Shift_Decoder<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<9> | 3688 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<9>.Q | Shift_Decoder<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<6> | 3657 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<6>.Q | Shift_Decoder<6> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Ldir_OBUF.D1 | 4107 | ? | 0 | 4096 | Ldir_OBUF | NULL | NULL | Ldir_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Ldir_OBUF.D2 | 4108 | ? | 0 | 4096 | Ldir_OBUF | NULL | NULL | Ldir_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 11 | IV_TRUE | Shift_Decoder<6> | IV_FALSE | Shift_Decoder<4> | IV_FALSE | Shift_Decoder<7> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>
SPPTERM | 11 | IV_FALSE | Shift_Decoder<6> | IV_TRUE | Shift_Decoder<4> | IV_FALSE | Shift_Decoder<5> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>
SPPTERM | 11 | IV_TRUE | Shift_Decoder<4> | IV_FALSE | Shift_Decoder<5> | IV_FALSE | Shift_Decoder<7> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>

SRFF_INSTANCE | Ldir_OBUF.REG | Ldir_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Ldir_OBUF.D | 4106 | ? | 0 | 0 | Ldir_OBUF | NULL | NULL | Ldir_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Ldir_OBUF.Q | 4109 | ? | 0 | 0 | Ldir_OBUF | NULL | NULL | Ldir_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+OptxMapped | Rdir_OBUF | Receiver_COPY_0_COPY_0 | 2155872512 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<4> | 3658 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<4>.Q | Shift_Decoder<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<5> | 3659 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<5>.Q | Shift_Decoder<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<7> | 3662 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<7>.Q | Shift_Decoder<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<0> | 3681 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<0>.Q | Shift_Decoder<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<10> | 3682 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<10>.Q | Shift_Decoder<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<11> | 3683 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<11>.Q | Shift_Decoder<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<1> | 3684 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<1>.Q | Shift_Decoder<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<2> | 3685 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<2>.Q | Shift_Decoder<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<3> | 3686 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<3>.Q | Shift_Decoder<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<8> | 3687 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<8>.Q | Shift_Decoder<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<9> | 3688 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<9>.Q | Shift_Decoder<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<6> | 3657 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<6>.Q | Shift_Decoder<6> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Rdir_OBUF | 3711 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Rdir_OBUF.Q | Rdir_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Rdir_OBUF.SI | Rdir_OBUF | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<4> | 3658 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<4>.Q | Shift_Decoder<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<5> | 3659 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<5>.Q | Shift_Decoder<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<7> | 3662 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<7>.Q | Shift_Decoder<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<0> | 3681 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<0>.Q | Shift_Decoder<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<10> | 3682 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<10>.Q | Shift_Decoder<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<11> | 3683 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<11>.Q | Shift_Decoder<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<1> | 3684 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<1>.Q | Shift_Decoder<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<2> | 3685 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<2>.Q | Shift_Decoder<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<3> | 3686 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<3>.Q | Shift_Decoder<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<8> | 3687 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<8>.Q | Shift_Decoder<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<9> | 3688 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<9>.Q | Shift_Decoder<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Shift_Decoder<6> | 3657 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Shift_Decoder<6>.Q | Shift_Decoder<6> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Rdir_OBUF.D1 | 4111 | ? | 0 | 4096 | Rdir_OBUF | NULL | NULL | Rdir_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Rdir_OBUF.D2 | 4112 | ? | 0 | 4096 | Rdir_OBUF | NULL | NULL | Rdir_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 11 | IV_TRUE | Shift_Decoder<6> | IV_FALSE | Shift_Decoder<5> | IV_FALSE | Shift_Decoder<7> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>
SPPTERM | 11 | IV_FALSE | Shift_Decoder<6> | IV_FALSE | Shift_Decoder<4> | IV_TRUE | Shift_Decoder<5> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>
SPPTERM | 11 | IV_FALSE | Shift_Decoder<4> | IV_TRUE | Shift_Decoder<5> | IV_FALSE | Shift_Decoder<7> | IV_FALSE | Shift_Decoder<0> | IV_FALSE | Shift_Decoder<10> | IV_FALSE | Shift_Decoder<11> | IV_FALSE | Shift_Decoder<1> | IV_FALSE | Shift_Decoder<2> | IV_FALSE | Shift_Decoder<3> | IV_FALSE | Shift_Decoder<8> | IV_FALSE | Shift_Decoder<9>

SRFF_INSTANCE | Rdir_OBUF.REG | Rdir_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Rdir_OBUF.D | 4110 | ? | 0 | 0 | Rdir_OBUF | NULL | NULL | Rdir_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Rdir_OBUF.Q | 4113 | ? | 0 | 0 | Rdir_OBUF | NULL | NULL | Rdir_OBUF.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Len | Receiver_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Len_OBUF | 3653 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Len_OBUF.Q | Len_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Len | 3712 | PO | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Len | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Ren | Receiver_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Ren_OBUF | 3654 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Ren_OBUF.Q | Ren_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Ren | 3713 | PO | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Ren | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | N64_Ldir | Receiver_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | N64_Ldir_OBUF | 3706 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64_Ldir_OBUF.Q | N64_Ldir_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | N64_Ldir | 3714 | PO | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | N64_Ldir | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | N64_Len | Receiver_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | N64_Len_OBUF | 3707 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64_Len_OBUF.Q | N64_Len_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | N64_Len | 3715 | PO | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | N64_Len | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | N64_Rdir | Receiver_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | N64_Rdir_OBUF | 3708 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64_Rdir_OBUF.Q | N64_Rdir_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | N64_Rdir | 3716 | PO | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | N64_Rdir | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | N64_Ren | Receiver_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | N64_Ren_OBUF | 3709 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64_Ren_OBUF.Q | N64_Ren_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | N64_Ren | 3717 | PO | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | N64_Ren | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Ldir | Receiver_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Ldir_OBUF | 3710 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Ldir_OBUF.Q | Ldir_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Ldir | 3718 | PO | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Ldir | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Rdir | Receiver_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Rdir_OBUF | 3711 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | Rdir_OBUF.Q | Rdir_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Rdir | 3719 | PO | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | NULL | Rdir | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | SoftPfbk | FBC/count<2>/FBC/count<2>_RSTF__$INT | Receiver_COPY_0_COPY_0 | 2181038080 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd14 | 3668 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd14.Q | instance_name/state_FSM_FFd14 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd15 | 3669 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd15.Q | instance_name/state_FSM_FFd15 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd16 | 3670 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd16.Q | instance_name/state_FSM_FFd16 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM | 3720 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.Q | FBC/count<2>/FBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | FBC/count<2>/FBC/count<2>_RSTF__$INT.SI | FBC/count<2>/FBC/count<2>_RSTF__$INT | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd14 | 3668 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd14.Q | instance_name/state_FSM_FFd14 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd15 | 3669 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd15.Q | instance_name/state_FSM_FFd15 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | instance_name/state_FSM_FFd16 | 3670 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | instance_name/state_FSM_FFd16.Q | instance_name/state_FSM_FFd16 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.D1 | 4115 | ? | 0 | 4096 | FBC/count<2>/FBC/count<2>_RSTF__$INT | NULL | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.D2 | 4116 | ? | 0 | 4096 | FBC/count<2>/FBC/count<2>_RSTF__$INT | NULL | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | instance_name/state_FSM_FFd14 | IV_FALSE | instance_name/state_FSM_FFd15 | IV_FALSE | instance_name/state_FSM_FFd16

SRFF_INSTANCE | FBC/count<2>/FBC/count<2>_RSTF__$INT.REG | FBC/count<2>/FBC/count<2>_RSTF__$INT | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.D | 4114 | ? | 0 | 0 | FBC/count<2>/FBC/count<2>_RSTF__$INT | NULL | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FBC/count<2>/FBC/count<2>_RSTF__$INT.Q | 4117 | ? | 0 | 0 | FBC/count<2>/FBC/count<2>_RSTF__$INT | NULL | NULL | FBC/count<2>/FBC/count<2>_RSTF__$INT.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | SoftPfbk | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | Receiver_COPY_0_COPY_0 | 2181038080 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd4 | 3671 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd4.Q | N64Receiver/IRL/state_FSM_FFd4 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd5 | 3672 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd5.Q | N64Receiver/IRL/state_FSM_FFd5 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd6 | 3673 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd6.Q | N64Receiver/IRL/state_FSM_FFd6 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd7 | 3674 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd7.Q | N64Receiver/IRL/state_FSM_FFd7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd8 | 3675 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd8.Q | N64Receiver/IRL/state_FSM_FFd8 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM | 3721 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.Q | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.SI | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd4 | 3671 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd4.Q | N64Receiver/IRL/state_FSM_FFd4 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd5 | 3672 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd5.Q | N64Receiver/IRL/state_FSM_FFd5 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd6 | 3673 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd6.Q | N64Receiver/IRL/state_FSM_FFd6 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd7 | 3674 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd7.Q | N64Receiver/IRL/state_FSM_FFd7 | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N64Receiver/IRL/state_FSM_FFd8 | 3675 | ? | 0 | 0 | Receiver_COPY_0_COPY_0 | NULL | N64Receiver/IRL/state_FSM_FFd8.Q | N64Receiver/IRL/state_FSM_FFd8 | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.D1 | 4119 | ? | 0 | 4096 | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | NULL | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.D2 | 4120 | ? | 0 | 4096 | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | NULL | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_FALSE | N64Receiver/IRL/state_FSM_FFd4 | IV_FALSE | N64Receiver/IRL/state_FSM_FFd5 | IV_FALSE | N64Receiver/IRL/state_FSM_FFd6 | IV_FALSE | N64Receiver/IRL/state_FSM_FFd7 | IV_FALSE | N64Receiver/IRL/state_FSM_FFd8

SRFF_INSTANCE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.REG | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.D | 4118 | ? | 0 | 0 | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | NULL | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.Q | 4121 | ? | 0 | 0 | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | NULL | NULL | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.REG | 0 | 8 | SRFF_Q

FB_INSTANCE | FOOBAR1_ | Receiver_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Shift_Decoder<1> | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | Len_OBUF | 1 | NULL | 0 | Len | 1 | 39 | 49152
FBPIN | 3 | Shift_Decoder<10> | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | Shift_Decoder<0> | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | Ldir_OBUF | 1 | NULL | 0 | Ldir | 1 | 40 | 49152
FBPIN | 6 | Ren_OBUF | 1 | NULL | 0 | Ren | 1 | 41 | 49152
FBPIN | 7 | SR/q<9> | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | Rdir_OBUF | 1 | NULL | 0 | Rdir | 1 | 42 | 49152
FBPIN | 9 | SR/q<8> | 1 | Clk_In_IBUF | 0 | NULL | 0 | 43 | 57344
FBPIN | 10 | SR/q<7> | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | SR/q<6> | 1 | NULL | 0 | NULL | 0 | 44 | 57344
FBPIN | 12 | SR/q<5> | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | SR/q<4> | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | SR/q<3> | 1 | Serial_In_IBUF | 1 | NULL | 0 | 1 | 57344
FBPIN | 15 | SR/q<2> | 1 | NULL | 0 | NULL | 0 | 2 | 49152
FBPIN | 16 | SR/q<1> | 1 | NULL | 0 | NULL | 0
FBPIN | 17 | SR/q<10> | 1 | NULL | 0 | NULL | 0 | 3 | 49152
FBPIN | 18 | SR/q<0> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | Receiver_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | FBC/count<2>/FBC/count<2>_RSTF__$INT | 1 | NULL | 0 | NULL | 0 | 29 | 49152
FBPIN | 3 | N64Receiver/shift_out<1> | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | N64Receiver/shift_out<0> | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | N64Receiver/IRL/state_FSM_FFd7 | 1 | NULL | 0 | NULL | 0 | 30 | 49152
FBPIN | 6 | N64Receiver/IRL/state_FSM_FFd6 | 1 | NULL | 0 | NULL | 0 | 31 | 49152
FBPIN | 7 | N64Receiver/IRL/state_FSM_FFd5 | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | N64Receiver/IRL/state_FSM_FFd4 | 1 | NULL | 0 | NULL | 0 | 32 | 49152
FBPIN | 9 | N64Receiver/IRL/state_FSM_FFd3 | 1 | NULL | 0 | NULL | 0 | 33 | 51200
FBPIN | 10 | N64Receiver/IRL/state_FSM_FFd2 | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | N64Receiver/IRL/state_FSM_FFd1 | 1 | NULL | 0 | NULL | 0 | 34 | 53248
FBPIN | 12 | instance_name/state_FSM_FFd15 | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | instance_name/state_FSM_FFd14 | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | instance_name/state_FSM_FFd13 | 1 | Reset_In_IBUF | 1 | NULL | 0 | 36 | 53248
FBPIN | 15 | instance_name/state_FSM_FFd10 | 1 | NULL | 0 | NULL | 0 | 37 | 49152
FBPIN | 16 | instance_name/state_FSM_FFd1 | 1 | NULL | 0 | NULL | 0
FBPIN | 17 | N64Receiver/IRL/state_FSM_FFd8 | 1 | NULL | 0 | NULL | 0 | 38 | 49152
FBPIN | 18 | instance_name/state_FSM_FFd16 | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | Receiver_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Internal_Clk | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | Shift_Decoder<9> | 1 | NULL | 0 | NULL | 0 | 5 | 49152
FBPIN | 3 | Shift_Decoder<8> | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | Shift_Decoder<7> | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | Shift_Decoder<6> | 1 | NULL | 0 | NULL | 0 | 6 | 49152
FBPIN | 6 | Shift_Decoder<5> | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | Shift_Decoder<4> | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | Shift_Decoder<3> | 1 | NULL | 0 | NULL | 0 | 7 | 49152
FBPIN | 9 | Shift_Decoder<2> | 1 | NULL | 0 | NULL | 0 | 8 | 49152
FBPIN | 10 | Shift_Decoder<11> | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | FBC/count<0> | 1 | NULL | 0 | NULL | 0 | 12 | 49152
FBPIN | 12 | FBC/count<3> | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | FBC/count<2> | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | N64_Len_OBUF | 1 | NULL | 0 | N64_Len | 1 | 13 | 49152
FBPIN | 15 | N64_Ldir_OBUF | 1 | NULL | 0 | N64_Ldir | 1 | 14 | 49152
FBPIN | 16 | N64_Rdir_OBUF | 1 | NULL | 0 | N64_Rdir | 1 | 18 | 49152
FBPIN | 17 | N64_Ren_OBUF | 1 | NULL | 0 | N64_Ren | 1 | 16 | 49152
FBPIN | 18 | SR/q<11> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR4_ | Receiver_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | N64Receiver/shift_out<3> | 1 | NULL | 0 | NULL | 0 | 19 | 49152
FBPIN | 3 | N64Receiver/shift_out<2> | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | N64Receiver/latch | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | N64Receiver/TBC/count<2> | 1 | NULL | 0 | NULL | 0 | 20 | 49152
FBPIN | 6 | N64Receiver/TBC/count<0> | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | instance_name/state_FSM_FFd9 | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | instance_name/state_FSM_FFd8 | 1 | NULL | 0 | NULL | 0 | 21 | 49152
FBPIN | 9 | instance_name/state_FSM_FFd7 | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | instance_name/state_FSM_FFd6 | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | instance_name/state_FSM_FFd5 | 1 | NULL | 0 | NULL | 0 | 22 | 49152
FBPIN | 12 | instance_name/state_FSM_FFd4 | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | instance_name/state_FSM_FFd3 | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | instance_name/state_FSM_FFd2 | 1 | NULL | 0 | NULL | 0 | 23 | 49152
FBPIN | 15 | instance_name/state_FSM_FFd12 | 1 | NULL | 0 | NULL | 0 | 27 | 49152
FBPIN | 16 | instance_name/state_FSM_FFd11 | 1 | NULL | 0 | NULL | 0
FBPIN | 17 | N64Receiver/TBC/count<1> | 1 | NULL | 0 | NULL | 0 | 28 | 49152
FBPIN | 18 | FBC/count<1> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | INPUTPINS_FOOBAR5_ | Receiver_COPY_0_COPY_0 | 0 | 0 | 0


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | Internal_Clk | NULL | 1 | Shift_Decoder<9> | NULL | 2 | Shift_Decoder<10> | NULL | 3 | Shift_Decoder<0> | NULL | 4 | Shift_Decoder<6> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | Shift_Decoder<5> | NULL | 7 | Shift_Decoder<3> | NULL | 8 | Shift_Decoder<2> | NULL | 9 | SR/q<7> | NULL | 11 | instance_name/state_FSM_FFd15 | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 13 | SR/q<3> | NULL | 15 | SR/q<1> | NULL | 17 | FBC/count<1> | NULL | 19 | SR/q<2> | NULL | 20 | SR/q<6> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 21 | Shift_Decoder<7> | NULL | 22 | Reset_In | 36 | 24 | Serial_In | 1 | 26 | FBC/count<3> | NULL | 28 | SR/q<8> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 32 | Shift_Decoder<11> | NULL | 33 | Shift_Decoder<1> | NULL | 34 | FBC/count<2> | NULL | 36 | instance_name/state_FSM_FFd14 | NULL | 37 | FBC/count<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 39 | SR/q<9> | NULL | 40 | Shift_Decoder<8> | NULL | 42 | SR/q<4> | NULL | 43 | SR/q<0> | NULL | 48 | SR/q<10> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 49 | instance_name/state_FSM_FFd16 | NULL | 51 | SR/q<5> | NULL | 53 | Shift_Decoder<4> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 36 | 37 | 2 | 3 | 40 | 41 | -1 | 43 | 44 | 9 | -1 | 29 | -1 | 13 | -1 | 15 | -1 | 71 | -1 | 14 | 10 | 39 | 98 | -1 | 126 | -1 | 47 | -1 | 8 | -1 | -1 | -1 | 45 | 0 | 48 | -1 | 30 | 46 | -1 | 6 | 38 | -1 | 12 | 17 | -1 | -1 | -1 | -1 | 16 | 35 | -1 | 11 | -1 | 42


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | Internal_Clk | NULL | 7 | N64Receiver/IRL/state_FSM_FFd4 | NULL | 9 | N64Receiver/IRL/state_FSM_FFd2 | NULL | 10 | N64Receiver/IRL/state_FSM_FFd1 | NULL | 11 | instance_name/state_FSM_FFd15 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 13 | instance_name/state_FSM_FFd2 | NULL | 15 | instance_name/state_FSM_FFd11 | NULL | 16 | N64Receiver/IRL/state_FSM_FFd8 | NULL | 17 | instance_name/state_FSM_FFd16 | NULL | 20 | N64Receiver/IRL/state_FSM_FFd7 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 22 | Reset_In | 36 | 24 | Serial_In | 1 | 26 | N64Receiver/IRL/state_FSM_FFd6 | NULL | 34 | N64Receiver/shift_out<0> | NULL | 36 | instance_name/state_FSM_FFd14 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 39 | N64Receiver/IRL/state_FSM_FFd3 | NULL | 44 | instance_name/state_FSM_FFd1 | NULL | 45 | N64Receiver/IRL/state_FSM_FFd5 | NULL

FB_IMUX_INDEX | FOOBAR2_ | 36 | -1 | -1 | -1 | -1 | -1 | -1 | 25 | -1 | 27 | 28 | 29 | -1 | 67 | -1 | 69 | 34 | 35 | -1 | -1 | 22 | -1 | 98 | -1 | 126 | -1 | 23 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 21 | -1 | 30 | -1 | -1 | 26 | -1 | -1 | -1 | -1 | 33 | 24 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | Internal_Clk | NULL | 1 | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM | NULL | 3 | N64Receiver/shift_out<0> | NULL | 9 | SR/q<7> | NULL | 10 | SR/q<6> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 11 | SR/q<5> | NULL | 13 | SR/q<3> | NULL | 16 | SR/q<10> | NULL | 17 | FBC/count<1> | NULL | 19 | SR/q<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 20 | N64Receiver/shift_out<2> | NULL | 22 | Reset_In | 36 | 24 | SR/q<9> | NULL | 26 | FBC/count<3> | NULL | 28 | SR/q<8> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 31 | N64Receiver/latch | NULL | 33 | SR/q<11> | NULL | 34 | FBC/count<2> | NULL | 37 | FBC/count<0> | NULL | 42 | SR/q<4> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 48 | N64Receiver/shift_out<1> | NULL | 52 | N64Receiver/shift_out<3> | NULL

FB_IMUX_INDEX | FOOBAR3_ | 36 | 19 | -1 | 21 | -1 | -1 | -1 | -1 | -1 | 9 | 10 | 11 | -1 | 13 | -1 | -1 | 16 | 71 | -1 | 14 | 56 | -1 | 98 | -1 | 6 | -1 | 47 | -1 | 8 | -1 | -1 | 57 | -1 | 53 | 48 | -1 | -1 | 46 | -1 | -1 | -1 | -1 | 12 | -1 | -1 | -1 | -1 | -1 | 20 | -1 | -1 | -1 | 55 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | Internal_Clk | NULL | 1 | FBC/count<2>/FBC/count<2>_RSTF__$INT.UIM | NULL | 4 | N64Receiver/TBC/count<2> | NULL | 5 | N64Receiver/TBC/count<0> | NULL | 9 | instance_name/state_FSM_FFd6 | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 10 | instance_name/state_FSM_FFd5 | NULL | 13 | instance_name/state_FSM_FFd13 | NULL | 16 | N64Receiver/TBC/count<1> | NULL | 20 | N64Receiver/shift_out<2> | NULL | 22 | Reset_In | 36
FB_ORDER_OF_INPUTS | FOOBAR4_ | 23 | instance_name/state_FSM_FFd12 | NULL | 24 | instance_name/state_FSM_FFd8 | NULL | 33 | N64Receiver/TBC/count<2>/N64Receiver/TBC/count<2>_RSTF__$INT.UIM | NULL | 34 | instance_name/state_FSM_FFd4 | NULL | 35 | instance_name/state_FSM_FFd10 | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 36 | instance_name/state_FSM_FFd7 | NULL | 37 | FBC/count<0> | NULL | 39 | instance_name/state_FSM_FFd9 | NULL | 48 | N64Receiver/shift_out<1> | NULL | 51 | instance_name/state_FSM_FFd3 | NULL

FB_IMUX_INDEX | FOOBAR4_ | 36 | 19 | -1 | -1 | 58 | 59 | -1 | -1 | -1 | 63 | 64 | -1 | -1 | 31 | -1 | -1 | 70 | -1 | -1 | -1 | 56 | -1 | 98 | 68 | 61 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 18 | 65 | 32 | 62 | 46 | -1 | 60 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 20 | -1 | -1 | 66 | -1 | -1


GLOBAL_FCLK | Clk_In | 0 | 0
