INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sources_1/imports/UART PRO/baudratesel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'baudsel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sources_1/imports/UART PRO/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sources_1/imports/UART PRO/uart_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sources_1/imports/UART PRO/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sim_1/imports/Desktop/UART PRO/test_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_top'
