
fersat_pdh.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a5c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08002be4  08002be4  00012be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bf4  08002bf4  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08002bf4  08002bf4  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002bf4  08002bf4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bf4  08002bf4  00012bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002bf8  08002bf8  00012bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002bfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000bc70  20000004  08002c00  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000bc74  08002c00  0002bc74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009afb  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d1a  00000000  00000000  00029b2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  0002b850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008b0  00000000  00000000  0002c1f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001de79  00000000  00000000  0002caa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000781e  00000000  00000000  0004a921  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a341e  00000000  00000000  0005213f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f555d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026f4  00000000  00000000  000f55b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002bcc 	.word	0x08002bcc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08002bcc 	.word	0x08002bcc

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	; (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800020e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000212:	2b00      	cmp	r3, #0
 8000214:	db12      	blt.n	800023c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	f003 021f 	and.w	r2, r3, #31
 800021c:	490a      	ldr	r1, [pc, #40]	; (8000248 <__NVIC_DisableIRQ+0x44>)
 800021e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000222:	095b      	lsrs	r3, r3, #5
 8000224:	2001      	movs	r0, #1
 8000226:	fa00 f202 	lsl.w	r2, r0, r2
 800022a:	3320      	adds	r3, #32
 800022c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000230:	f3bf 8f4f 	dsb	sy
}
 8000234:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000236:	f3bf 8f6f 	isb	sy
}
 800023a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800023c:	bf00      	nop
 800023e:	370c      	adds	r7, #12
 8000240:	46bd      	mov	sp, r7
 8000242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000246:	4770      	bx	lr
 8000248:	e000e100 	.word	0xe000e100

0800024c <LL_SPI_DMA_GetRegAddr>:
  * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
  * @param  SPIx SPI Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
{
 800024c:	b480      	push	{r7}
 800024e:	b083      	sub	sp, #12
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
  return (uint32_t) &(SPIx->DR);
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	330c      	adds	r3, #12
}
 8000258:	4618      	mov	r0, r3
 800025a:	370c      	adds	r7, #12
 800025c:	46bd      	mov	sp, r7
 800025e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000262:	4770      	bx	lr

08000264 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000264:	b480      	push	{r7}
 8000266:	b083      	sub	sp, #12
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]
 800026c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	683a      	ldr	r2, [r7, #0]
 8000272:	619a      	str	r2, [r3, #24]
}
 8000274:	bf00      	nop
 8000276:	370c      	adds	r7, #12
 8000278:	46bd      	mov	sp, r7
 800027a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027e:	4770      	bx	lr

08000280 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
 8000288:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	683a      	ldr	r2, [r7, #0]
 800028e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000290:	bf00      	nop
 8000292:	370c      	adds	r7, #12
 8000294:	46bd      	mov	sp, r7
 8000296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029a:	4770      	bx	lr

0800029c <ADC_Init>:
ADS131M08 *ads131m08;

// Function used to perform ADC initialization, prepares the required memory
// structures and allocates memory for samples, sets SPI mode etc. This
// function can also be used to perform initial ADC configuration if necessary.
void ADC_Init(ADS131M08 *adc_struct, SPI_TypeDef *SPIx, DMA_TypeDef *DMAx) {
 800029c:	b580      	push	{r7, lr}
 800029e:	b084      	sub	sp, #16
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	60f8      	str	r0, [r7, #12]
 80002a4:	60b9      	str	r1, [r7, #8]
 80002a6:	607a      	str	r2, [r7, #4]
	static uint8_t samples_array[NUM_SAMPLES * BYTES_PER_SAMPLE];

	adc_struct->SPIx = SPIx;
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	68ba      	ldr	r2, [r7, #8]
 80002ac:	601a      	str	r2, [r3, #0]
	adc_struct->DMAx = DMAx;
 80002ae:	68fb      	ldr	r3, [r7, #12]
 80002b0:	687a      	ldr	r2, [r7, #4]
 80002b2:	605a      	str	r2, [r3, #4]
	adc_struct->num_samples = NUM_SAMPLES;
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80002ba:	811a      	strh	r2, [r3, #8]
	adc_struct->samples = samples_array;
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	4a0c      	ldr	r2, [pc, #48]	; (80002f0 <ADC_Init+0x54>)
 80002c0:	60da      	str	r2, [r3, #12]
	adc_struct->sampling_complete_flag = 0;
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	2200      	movs	r2, #0
 80002c6:	741a      	strb	r2, [r3, #16]

	ads131m08 = adc_struct;
 80002c8:	4a0a      	ldr	r2, [pc, #40]	; (80002f4 <ADC_Init+0x58>)
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	6013      	str	r3, [r2, #0]
	SPI_Set_Mode(CPOL0_CPHA1, SPIx);
 80002ce:	68b9      	ldr	r1, [r7, #8]
 80002d0:	2000      	movs	r0, #0
 80002d2:	f001 fd7f 	bl	8001dd4 <SPI_Set_Mode>
	ADC_DMA_init(adc_struct);
 80002d6:	68f8      	ldr	r0, [r7, #12]
 80002d8:	f000 f8aa 	bl	8000430 <ADC_DMA_init>
	current_sample_count = 0;
 80002dc:	4b06      	ldr	r3, [pc, #24]	; (80002f8 <ADC_Init+0x5c>)
 80002de:	2200      	movs	r2, #0
 80002e0:	801a      	strh	r2, [r3, #0]
	drdy_it_initialized = 0;
 80002e2:	4b06      	ldr	r3, [pc, #24]	; (80002fc <ADC_Init+0x60>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	701a      	strb	r2, [r3, #0]
}
 80002e8:	bf00      	nop
 80002ea:	3710      	adds	r7, #16
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bd80      	pop	{r7, pc}
 80002f0:	20000048 	.word	0x20000048
 80002f4:	20000044 	.word	0x20000044
 80002f8:	20000020 	.word	0x20000020
 80002fc:	20000022 	.word	0x20000022

08000300 <ADC_Start_Sampling>:

// Enables DRDY interrupts and starts sample collection.
void ADC_Start_Sampling(ADS131M08 *adc) {
 8000300:	b580      	push	{r7, lr}
 8000302:	b082      	sub	sp, #8
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
	ADC_first_read(adc->SPIx);
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4618      	mov	r0, r3
 800030e:	f000 f80d 	bl	800032c <ADC_first_read>
	drdy_it_initialized = 1;
 8000312:	4b05      	ldr	r3, [pc, #20]	; (8000328 <ADC_Start_Sampling+0x28>)
 8000314:	2201      	movs	r2, #1
 8000316:	701a      	strb	r2, [r3, #0]
	NVIC_EnableIRQ(ADC_DRDY_IRQn);
 8000318:	200a      	movs	r0, #10
 800031a:	f7ff ff55 	bl	80001c8 <__NVIC_EnableIRQ>
}
 800031e:	bf00      	nop
 8000320:	3708      	adds	r7, #8
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	20000022 	.word	0x20000022

0800032c <ADC_first_read>:

// Perform two sample reads to clear ADC's 2-deep FIFO buffer and ensure predictable
// DRDY pin behavior. Alternatively, a short pulse on applied to the SYNC/RESET pin
// can be used for this purpose.
static void ADC_first_read(SPI_TypeDef *SPIx) {
 800032c:	b580      	push	{r7, lr}
 800032e:	b08c      	sub	sp, #48	; 0x30
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
	uint8_t rx_buffer[30];

	LL_GPIO_ResetOutputPin(ADC_CS_GPIOx, ADC_CS_PIN); // \CS low
 8000334:	2102      	movs	r1, #2
 8000336:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800033a:	f7ff ffa1 	bl	8000280 <LL_GPIO_ResetOutputPin>
	SPI_TransmitReceive(SPIx, 30, dummy_bytes, rx_buffer);
 800033e:	f107 030c 	add.w	r3, r7, #12
 8000342:	4a15      	ldr	r2, [pc, #84]	; (8000398 <ADC_first_read+0x6c>)
 8000344:	211e      	movs	r1, #30
 8000346:	6878      	ldr	r0, [r7, #4]
 8000348:	f001 fcdc 	bl	8001d04 <SPI_TransmitReceive>
	LL_GPIO_SetOutputPin(ADC_CS_GPIOx, ADC_CS_PIN); // \CS high
 800034c:	2102      	movs	r1, #2
 800034e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000352:	f7ff ff87 	bl	8000264 <LL_GPIO_SetOutputPin>

	for(int i = 0; i < 100; i++); // TODO: write a delay function to replace this
 8000356:	2300      	movs	r3, #0
 8000358:	62fb      	str	r3, [r7, #44]	; 0x2c
 800035a:	e002      	b.n	8000362 <ADC_first_read+0x36>
 800035c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800035e:	3301      	adds	r3, #1
 8000360:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000364:	2b63      	cmp	r3, #99	; 0x63
 8000366:	ddf9      	ble.n	800035c <ADC_first_read+0x30>

	LL_GPIO_ResetOutputPin(ADC_CS_GPIOx, ADC_CS_PIN); // \CS low
 8000368:	2102      	movs	r1, #2
 800036a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800036e:	f7ff ff87 	bl	8000280 <LL_GPIO_ResetOutputPin>
	SPI_TransmitReceive(SPIx, 30, dummy_bytes, rx_buffer);
 8000372:	f107 030c 	add.w	r3, r7, #12
 8000376:	4a08      	ldr	r2, [pc, #32]	; (8000398 <ADC_first_read+0x6c>)
 8000378:	211e      	movs	r1, #30
 800037a:	6878      	ldr	r0, [r7, #4]
 800037c:	f001 fcc2 	bl	8001d04 <SPI_TransmitReceive>
	LL_GPIO_SetOutputPin(ADC_CS_GPIOx, ADC_CS_PIN); // \CS high
 8000380:	2102      	movs	r1, #2
 8000382:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000386:	f7ff ff6d 	bl	8000264 <LL_GPIO_SetOutputPin>

	SPI_Disable(SPIx);
 800038a:	6878      	ldr	r0, [r7, #4]
 800038c:	f001 fd09 	bl	8001da2 <SPI_Disable>
}
 8000390:	bf00      	nop
 8000392:	3730      	adds	r7, #48	; 0x30
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}
 8000398:	20000024 	.word	0x20000024

0800039c <ADC_DRDY_interrupt_handler>:

// Called by DRDY interrupt routine, starts SPI DMA transfer.
void ADC_DRDY_interrupt_handler() {
 800039c:	b598      	push	{r3, r4, r7, lr}
 800039e:	af00      	add	r7, sp, #0
	if (drdy_it_initialized && current_sample_count < NUM_SAMPLES) {
 80003a0:	4b20      	ldr	r3, [pc, #128]	; (8000424 <ADC_DRDY_interrupt_handler+0x88>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	b2db      	uxtb	r3, r3
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d02a      	beq.n	8000400 <ADC_DRDY_interrupt_handler+0x64>
 80003aa:	4b1f      	ldr	r3, [pc, #124]	; (8000428 <ADC_DRDY_interrupt_handler+0x8c>)
 80003ac:	881b      	ldrh	r3, [r3, #0]
 80003ae:	b29b      	uxth	r3, r3
 80003b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80003b4:	d224      	bcs.n	8000400 <ADC_DRDY_interrupt_handler+0x64>
		ADC_Set_DMA_Data_Length();
 80003b6:	f000 f865 	bl	8000484 <ADC_Set_DMA_Data_Length>
		DMA_Reload_Memory_Address(ads131m08->DMAx, LL_DMA_CHANNEL_1, ads131m08->samples + current_sample_count++ * BYTES_PER_SAMPLE);
 80003ba:	4b1c      	ldr	r3, [pc, #112]	; (800042c <ADC_DRDY_interrupt_handler+0x90>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	6858      	ldr	r0, [r3, #4]
 80003c0:	4b1a      	ldr	r3, [pc, #104]	; (800042c <ADC_DRDY_interrupt_handler+0x90>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	68da      	ldr	r2, [r3, #12]
 80003c6:	4b18      	ldr	r3, [pc, #96]	; (8000428 <ADC_DRDY_interrupt_handler+0x8c>)
 80003c8:	881b      	ldrh	r3, [r3, #0]
 80003ca:	b29b      	uxth	r3, r3
 80003cc:	1c59      	adds	r1, r3, #1
 80003ce:	b28c      	uxth	r4, r1
 80003d0:	4915      	ldr	r1, [pc, #84]	; (8000428 <ADC_DRDY_interrupt_handler+0x8c>)
 80003d2:	800c      	strh	r4, [r1, #0]
 80003d4:	4619      	mov	r1, r3
 80003d6:	460b      	mov	r3, r1
 80003d8:	011b      	lsls	r3, r3, #4
 80003da:	1a5b      	subs	r3, r3, r1
 80003dc:	005b      	lsls	r3, r3, #1
 80003de:	4413      	add	r3, r2
 80003e0:	461a      	mov	r2, r3
 80003e2:	2100      	movs	r1, #0
 80003e4:	f000 fbb6 	bl	8000b54 <DMA_Reload_Memory_Address>
		ADC_Enable_SPI_DMA_transfer();
 80003e8:	f000 f862 	bl	80004b0 <ADC_Enable_SPI_DMA_transfer>

		NVIC_DisableIRQ(ADC_DRDY_IRQn); // Interrupt is re-enabled in DMA transfer complete routine
 80003ec:	200a      	movs	r0, #10
 80003ee:	f7ff ff09 	bl	8000204 <__NVIC_DisableIRQ>

		SPI_Start_Transfer(ads131m08->SPIx);
 80003f2:	4b0e      	ldr	r3, [pc, #56]	; (800042c <ADC_DRDY_interrupt_handler+0x90>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	4618      	mov	r0, r3
 80003fa:	f001 fc73 	bl	8001ce4 <SPI_Start_Transfer>
	} else if (current_sample_count >= NUM_SAMPLES) {
		NVIC_DisableIRQ(ADC_DRDY_IRQn);
		ads131m08->sampling_complete_flag = 1;
		drdy_it_initialized = 0;
	}
}
 80003fe:	e00f      	b.n	8000420 <ADC_DRDY_interrupt_handler+0x84>
	} else if (current_sample_count >= NUM_SAMPLES) {
 8000400:	4b09      	ldr	r3, [pc, #36]	; (8000428 <ADC_DRDY_interrupt_handler+0x8c>)
 8000402:	881b      	ldrh	r3, [r3, #0]
 8000404:	b29b      	uxth	r3, r3
 8000406:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800040a:	d309      	bcc.n	8000420 <ADC_DRDY_interrupt_handler+0x84>
		NVIC_DisableIRQ(ADC_DRDY_IRQn);
 800040c:	200a      	movs	r0, #10
 800040e:	f7ff fef9 	bl	8000204 <__NVIC_DisableIRQ>
		ads131m08->sampling_complete_flag = 1;
 8000412:	4b06      	ldr	r3, [pc, #24]	; (800042c <ADC_DRDY_interrupt_handler+0x90>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	2201      	movs	r2, #1
 8000418:	741a      	strb	r2, [r3, #16]
		drdy_it_initialized = 0;
 800041a:	4b02      	ldr	r3, [pc, #8]	; (8000424 <ADC_DRDY_interrupt_handler+0x88>)
 800041c:	2200      	movs	r2, #0
 800041e:	701a      	strb	r2, [r3, #0]
}
 8000420:	bf00      	nop
 8000422:	bd98      	pop	{r3, r4, r7, pc}
 8000424:	20000022 	.word	0x20000022
 8000428:	20000020 	.word	0x20000020
 800042c:	20000044 	.word	0x20000044

08000430 <ADC_DMA_init>:

static void ADC_DMA_init(ADS131M08 *adc) {
 8000430:	b590      	push	{r4, r7, lr}
 8000432:	b083      	sub	sp, #12
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
	DMA_Channel_Init(adc->DMAx, LL_DMA_CHANNEL_1, LL_SPI_DMA_GetRegAddr(ads131m08->SPIx), ads131m08->samples);
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	685c      	ldr	r4, [r3, #4]
 800043c:	4b0f      	ldr	r3, [pc, #60]	; (800047c <ADC_DMA_init+0x4c>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	4618      	mov	r0, r3
 8000444:	f7ff ff02 	bl	800024c <LL_SPI_DMA_GetRegAddr>
 8000448:	4602      	mov	r2, r0
 800044a:	4b0c      	ldr	r3, [pc, #48]	; (800047c <ADC_DMA_init+0x4c>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	68db      	ldr	r3, [r3, #12]
 8000450:	2100      	movs	r1, #0
 8000452:	4620      	mov	r0, r4
 8000454:	f000 fb55 	bl	8000b02 <DMA_Channel_Init>
	DMA_Channel_Init(adc->DMAx, LL_DMA_CHANNEL_2, LL_SPI_DMA_GetRegAddr(ads131m08->SPIx), dummy_bytes);
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	685c      	ldr	r4, [r3, #4]
 800045c:	4b07      	ldr	r3, [pc, #28]	; (800047c <ADC_DMA_init+0x4c>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	4618      	mov	r0, r3
 8000464:	f7ff fef2 	bl	800024c <LL_SPI_DMA_GetRegAddr>
 8000468:	4602      	mov	r2, r0
 800046a:	4b05      	ldr	r3, [pc, #20]	; (8000480 <ADC_DMA_init+0x50>)
 800046c:	2101      	movs	r1, #1
 800046e:	4620      	mov	r0, r4
 8000470:	f000 fb47 	bl	8000b02 <DMA_Channel_Init>
}
 8000474:	bf00      	nop
 8000476:	370c      	adds	r7, #12
 8000478:	46bd      	mov	sp, r7
 800047a:	bd90      	pop	{r4, r7, pc}
 800047c:	20000044 	.word	0x20000044
 8000480:	20000024 	.word	0x20000024

08000484 <ADC_Set_DMA_Data_Length>:

static void ADC_Set_DMA_Data_Length() {
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
	DMA_Set_Channel_Data_Length(ads131m08->DMAx, LL_DMA_CHANNEL_1, BYTES_PER_SAMPLE);
 8000488:	4b08      	ldr	r3, [pc, #32]	; (80004ac <ADC_Set_DMA_Data_Length+0x28>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	685b      	ldr	r3, [r3, #4]
 800048e:	221e      	movs	r2, #30
 8000490:	2100      	movs	r1, #0
 8000492:	4618      	mov	r0, r3
 8000494:	f000 fb4f 	bl	8000b36 <DMA_Set_Channel_Data_Length>
	DMA_Set_Channel_Data_Length(ads131m08->DMAx, LL_DMA_CHANNEL_2, BYTES_PER_SAMPLE);
 8000498:	4b04      	ldr	r3, [pc, #16]	; (80004ac <ADC_Set_DMA_Data_Length+0x28>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	685b      	ldr	r3, [r3, #4]
 800049e:	221e      	movs	r2, #30
 80004a0:	2101      	movs	r1, #1
 80004a2:	4618      	mov	r0, r3
 80004a4:	f000 fb47 	bl	8000b36 <DMA_Set_Channel_Data_Length>
}
 80004a8:	bf00      	nop
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	20000044 	.word	0x20000044

080004b0 <ADC_Enable_SPI_DMA_transfer>:

static void ADC_Enable_SPI_DMA_transfer() {
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
	SPI_Enable_DMA_Rx_Request(ads131m08->SPIx);
 80004b4:	4b0c      	ldr	r3, [pc, #48]	; (80004e8 <ADC_Enable_SPI_DMA_transfer+0x38>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	4618      	mov	r0, r3
 80004bc:	f001 fbe0 	bl	8001c80 <SPI_Enable_DMA_Rx_Request>
	DMA_Enable_CH1_CH2(ads131m08->DMAx);
 80004c0:	4b09      	ldr	r3, [pc, #36]	; (80004e8 <ADC_Enable_SPI_DMA_transfer+0x38>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	685b      	ldr	r3, [r3, #4]
 80004c6:	4618      	mov	r0, r3
 80004c8:	f000 fb54 	bl	8000b74 <DMA_Enable_CH1_CH2>
	SPI_Enable_DMA_Tx_Request(ads131m08->SPIx);
 80004cc:	4b06      	ldr	r3, [pc, #24]	; (80004e8 <ADC_Enable_SPI_DMA_transfer+0x38>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	4618      	mov	r0, r3
 80004d4:	f001 fbdf 	bl	8001c96 <SPI_Enable_DMA_Tx_Request>
	SPI_Enable_RXNE_TXE_Interrupts(ads131m08->SPIx);
 80004d8:	4b03      	ldr	r3, [pc, #12]	; (80004e8 <ADC_Enable_SPI_DMA_transfer+0x38>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	4618      	mov	r0, r3
 80004e0:	f001 fbf2 	bl	8001cc8 <SPI_Enable_RXNE_TXE_Interrupts>
}
 80004e4:	bf00      	nop
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	20000044 	.word	0x20000044

080004ec <LL_GPIO_SetOutputPin>:
{
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	683a      	ldr	r2, [r7, #0]
 80004fa:	619a      	str	r2, [r3, #24]
}
 80004fc:	bf00      	nop
 80004fe:	370c      	adds	r7, #12
 8000500:	46bd      	mov	sp, r7
 8000502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000506:	4770      	bx	lr

08000508 <LL_GPIO_ResetOutputPin>:
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	683a      	ldr	r2, [r7, #0]
 8000516:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000518:	bf00      	nop
 800051a:	370c      	adds	r7, #12
 800051c:	46bd      	mov	sp, r7
 800051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000522:	4770      	bx	lr

08000524 <ADT7301_Init>:
#include "adt7301.h"

// Initializes required memory structures and sets SPI mode.
void ADT7301_Init(ADT7301 *adt7301_struct, SPI_TypeDef *SPIx) {
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
 800052c:	6039      	str	r1, [r7, #0]
	adt7301_struct->SPIx = SPIx;
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	683a      	ldr	r2, [r7, #0]
 8000532:	601a      	str	r2, [r3, #0]
	SPI_Set_Mode(CPOL1_CPHA1, SPIx);
 8000534:	6839      	ldr	r1, [r7, #0]
 8000536:	2001      	movs	r0, #1
 8000538:	f001 fc4c 	bl	8001dd4 <SPI_Set_Mode>
}
 800053c:	bf00      	nop
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <ADT7301_Collect_Sample>:

// Collects a sample from one temperature sensor, specified by parameter ts.
// Also performs conversion from raw data to a floating point temperature value.
void ADT7301_Collect_Sample(ADT7301 *adt7301, temp_sensor ts) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	70fb      	strb	r3, [r7, #3]
	uint8_t sample_bytes[2];
	uint8_t dummy_bytes[2] = {0};
 8000550:	2300      	movs	r3, #0
 8000552:	813b      	strh	r3, [r7, #8]

	if (ts == TEMP1) {
 8000554:	78fb      	ldrb	r3, [r7, #3]
 8000556:	2b00      	cmp	r3, #0
 8000558:	d113      	bne.n	8000582 <ADT7301_Collect_Sample+0x3e>
		LL_GPIO_ResetOutputPin(TEMP1_CS_GPIOx, TEMP1_CS_PIN);
 800055a:	2108      	movs	r1, #8
 800055c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000560:	f7ff ffd2 	bl	8000508 <LL_GPIO_ResetOutputPin>
		SPI_TransmitReceive(adt7301->SPIx, 2, dummy_bytes, sample_bytes);
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	6818      	ldr	r0, [r3, #0]
 8000568:	f107 030c 	add.w	r3, r7, #12
 800056c:	f107 0208 	add.w	r2, r7, #8
 8000570:	2102      	movs	r1, #2
 8000572:	f001 fbc7 	bl	8001d04 <SPI_TransmitReceive>
		LL_GPIO_SetOutputPin(TEMP1_CS_GPIOx, TEMP1_CS_PIN);
 8000576:	2108      	movs	r1, #8
 8000578:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800057c:	f7ff ffb6 	bl	80004ec <LL_GPIO_SetOutputPin>
 8000580:	e030      	b.n	80005e4 <ADT7301_Collect_Sample+0xa0>
	} else if (ts == TEMP2) {
 8000582:	78fb      	ldrb	r3, [r7, #3]
 8000584:	2b01      	cmp	r3, #1
 8000586:	d115      	bne.n	80005b4 <ADT7301_Collect_Sample+0x70>
		LL_GPIO_ResetOutputPin(TEMP2_CS_GPIOx, TEMP2_CS_PIN);
 8000588:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800058c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000590:	f7ff ffba 	bl	8000508 <LL_GPIO_ResetOutputPin>
		SPI_TransmitReceive(adt7301->SPIx, 2, dummy_bytes, sample_bytes);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	6818      	ldr	r0, [r3, #0]
 8000598:	f107 030c 	add.w	r3, r7, #12
 800059c:	f107 0208 	add.w	r2, r7, #8
 80005a0:	2102      	movs	r1, #2
 80005a2:	f001 fbaf 	bl	8001d04 <SPI_TransmitReceive>
		LL_GPIO_SetOutputPin(TEMP2_CS_GPIOx, TEMP2_CS_PIN);
 80005a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ae:	f7ff ff9d 	bl	80004ec <LL_GPIO_SetOutputPin>
 80005b2:	e017      	b.n	80005e4 <ADT7301_Collect_Sample+0xa0>
	} else if (ts == TEMP3) {
 80005b4:	78fb      	ldrb	r3, [r7, #3]
 80005b6:	2b02      	cmp	r3, #2
 80005b8:	d114      	bne.n	80005e4 <ADT7301_Collect_Sample+0xa0>
		LL_GPIO_ResetOutputPin(TEMP3_CS_GPIOx, TEMP3_CS_PIN);
 80005ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005c2:	f7ff ffa1 	bl	8000508 <LL_GPIO_ResetOutputPin>
		SPI_TransmitReceive(adt7301->SPIx, 2, dummy_bytes, sample_bytes);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	6818      	ldr	r0, [r3, #0]
 80005ca:	f107 030c 	add.w	r3, r7, #12
 80005ce:	f107 0208 	add.w	r2, r7, #8
 80005d2:	2102      	movs	r1, #2
 80005d4:	f001 fb96 	bl	8001d04 <SPI_TransmitReceive>
		LL_GPIO_SetOutputPin(TEMP3_CS_GPIOx, TEMP3_CS_PIN);
 80005d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005e0:	f7ff ff84 	bl	80004ec <LL_GPIO_SetOutputPin>
	}

	int16_t tmp = (sample_bytes[0] << 8) | sample_bytes[1];
 80005e4:	7b3b      	ldrb	r3, [r7, #12]
 80005e6:	021b      	lsls	r3, r3, #8
 80005e8:	b21a      	sxth	r2, r3
 80005ea:	7b7b      	ldrb	r3, [r7, #13]
 80005ec:	b21b      	sxth	r3, r3
 80005ee:	4313      	orrs	r3, r2
 80005f0:	81fb      	strh	r3, [r7, #14]

	if ((tmp & (1 << 13)) != 0) {
 80005f2:	89fb      	ldrh	r3, [r7, #14]
 80005f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d004      	beq.n	8000606 <ADT7301_Collect_Sample+0xc2>
		tmp -= 16384;
 80005fc:	89fb      	ldrh	r3, [r7, #14]
 80005fe:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8000602:	b29b      	uxth	r3, r3
 8000604:	81fb      	strh	r3, [r7, #14]
	}

	adt7301->samples[ts] = (float)tmp;
 8000606:	78fb      	ldrb	r3, [r7, #3]
 8000608:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800060c:	ee07 2a90 	vmov	s15, r2
 8000610:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000614:	687a      	ldr	r2, [r7, #4]
 8000616:	009b      	lsls	r3, r3, #2
 8000618:	4413      	add	r3, r2
 800061a:	3304      	adds	r3, #4
 800061c:	edc3 7a00 	vstr	s15, [r3]
	adt7301->samples[ts] /= 32.;
 8000620:	78fb      	ldrb	r3, [r7, #3]
 8000622:	687a      	ldr	r2, [r7, #4]
 8000624:	009b      	lsls	r3, r3, #2
 8000626:	4413      	add	r3, r2
 8000628:	3304      	adds	r3, #4
 800062a:	ed93 7a00 	vldr	s14, [r3]
 800062e:	78fb      	ldrb	r3, [r7, #3]
 8000630:	eddf 6a06 	vldr	s13, [pc, #24]	; 800064c <ADT7301_Collect_Sample+0x108>
 8000634:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000638:	687a      	ldr	r2, [r7, #4]
 800063a:	009b      	lsls	r3, r3, #2
 800063c:	4413      	add	r3, r2
 800063e:	3304      	adds	r3, #4
 8000640:	edc3 7a00 	vstr	s15, [r3]
}
 8000644:	bf00      	nop
 8000646:	3710      	adds	r7, #16
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	42000000 	.word	0x42000000

08000650 <ADT7301_Shutdown>:

// Puts temperature sensor ts into shutdown mode.
void ADT7301_Shutdown(ADT7301 *adt7301, temp_sensor ts) {
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
 8000658:	460b      	mov	r3, r1
 800065a:	70fb      	strb	r3, [r7, #3]
	uint8_t dummy_buffer[2];
	uint8_t shutdown_cmd[2] = {0x20, 0x00};
 800065c:	2320      	movs	r3, #32
 800065e:	813b      	strh	r3, [r7, #8]

	if (ts == TEMP1) {
 8000660:	78fb      	ldrb	r3, [r7, #3]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d113      	bne.n	800068e <ADT7301_Shutdown+0x3e>
		LL_GPIO_ResetOutputPin(TEMP1_CS_GPIOx, TEMP1_CS_PIN);
 8000666:	2108      	movs	r1, #8
 8000668:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800066c:	f7ff ff4c 	bl	8000508 <LL_GPIO_ResetOutputPin>
		SPI_TransmitReceive(adt7301->SPIx, 2, shutdown_cmd, dummy_buffer);
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	6818      	ldr	r0, [r3, #0]
 8000674:	f107 030c 	add.w	r3, r7, #12
 8000678:	f107 0208 	add.w	r2, r7, #8
 800067c:	2102      	movs	r1, #2
 800067e:	f001 fb41 	bl	8001d04 <SPI_TransmitReceive>
		LL_GPIO_SetOutputPin(TEMP1_CS_GPIOx, TEMP1_CS_PIN);
 8000682:	2108      	movs	r1, #8
 8000684:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000688:	f7ff ff30 	bl	80004ec <LL_GPIO_SetOutputPin>
	} else if (ts == TEMP3) {
		LL_GPIO_ResetOutputPin(TEMP3_CS_GPIOx, TEMP3_CS_PIN);
		SPI_TransmitReceive(adt7301->SPIx, 2, shutdown_cmd, dummy_buffer);
		LL_GPIO_SetOutputPin(TEMP3_CS_GPIOx, TEMP3_CS_PIN);
	}
}
 800068c:	e030      	b.n	80006f0 <ADT7301_Shutdown+0xa0>
	} else if (ts == TEMP2) {
 800068e:	78fb      	ldrb	r3, [r7, #3]
 8000690:	2b01      	cmp	r3, #1
 8000692:	d115      	bne.n	80006c0 <ADT7301_Shutdown+0x70>
		LL_GPIO_ResetOutputPin(TEMP2_CS_GPIOx, TEMP2_CS_PIN);
 8000694:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000698:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800069c:	f7ff ff34 	bl	8000508 <LL_GPIO_ResetOutputPin>
		SPI_TransmitReceive(adt7301->SPIx, 2, shutdown_cmd, dummy_buffer);
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	6818      	ldr	r0, [r3, #0]
 80006a4:	f107 030c 	add.w	r3, r7, #12
 80006a8:	f107 0208 	add.w	r2, r7, #8
 80006ac:	2102      	movs	r1, #2
 80006ae:	f001 fb29 	bl	8001d04 <SPI_TransmitReceive>
		LL_GPIO_SetOutputPin(TEMP2_CS_GPIOx, TEMP2_CS_PIN);
 80006b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006ba:	f7ff ff17 	bl	80004ec <LL_GPIO_SetOutputPin>
}
 80006be:	e017      	b.n	80006f0 <ADT7301_Shutdown+0xa0>
	} else if (ts == TEMP3) {
 80006c0:	78fb      	ldrb	r3, [r7, #3]
 80006c2:	2b02      	cmp	r3, #2
 80006c4:	d114      	bne.n	80006f0 <ADT7301_Shutdown+0xa0>
		LL_GPIO_ResetOutputPin(TEMP3_CS_GPIOx, TEMP3_CS_PIN);
 80006c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006ce:	f7ff ff1b 	bl	8000508 <LL_GPIO_ResetOutputPin>
		SPI_TransmitReceive(adt7301->SPIx, 2, shutdown_cmd, dummy_buffer);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	6818      	ldr	r0, [r3, #0]
 80006d6:	f107 030c 	add.w	r3, r7, #12
 80006da:	f107 0208 	add.w	r2, r7, #8
 80006de:	2102      	movs	r1, #2
 80006e0:	f001 fb10 	bl	8001d04 <SPI_TransmitReceive>
		LL_GPIO_SetOutputPin(TEMP3_CS_GPIOx, TEMP3_CS_PIN);
 80006e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006ec:	f7ff fefe 	bl	80004ec <LL_GPIO_SetOutputPin>
}
 80006f0:	bf00      	nop
 80006f2:	3710      	adds	r7, #16
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <ADT7301_Wakeup>:

// Wakes sensor up from shutdown mode.
void ADT7301_Wakeup(ADT7301 *adt7301, temp_sensor ts) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
 8000700:	460b      	mov	r3, r1
 8000702:	70fb      	strb	r3, [r7, #3]
	uint8_t dummy_buffer[2];
	uint8_t wakeup_cmd[2] = {0};
 8000704:	2300      	movs	r3, #0
 8000706:	813b      	strh	r3, [r7, #8]

	if (ts == TEMP1) {
 8000708:	78fb      	ldrb	r3, [r7, #3]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d113      	bne.n	8000736 <ADT7301_Wakeup+0x3e>
		LL_GPIO_ResetOutputPin(TEMP1_CS_GPIOx, TEMP1_CS_PIN);
 800070e:	2108      	movs	r1, #8
 8000710:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000714:	f7ff fef8 	bl	8000508 <LL_GPIO_ResetOutputPin>
		SPI_TransmitReceive(adt7301->SPIx, 2, wakeup_cmd, dummy_buffer);
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	6818      	ldr	r0, [r3, #0]
 800071c:	f107 030c 	add.w	r3, r7, #12
 8000720:	f107 0208 	add.w	r2, r7, #8
 8000724:	2102      	movs	r1, #2
 8000726:	f001 faed 	bl	8001d04 <SPI_TransmitReceive>
		LL_GPIO_SetOutputPin(TEMP1_CS_GPIOx, TEMP1_CS_PIN);
 800072a:	2108      	movs	r1, #8
 800072c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000730:	f7ff fedc 	bl	80004ec <LL_GPIO_SetOutputPin>
	} else if (ts == TEMP3) {
		LL_GPIO_ResetOutputPin(TEMP3_CS_GPIOx, TEMP3_CS_PIN);
		SPI_TransmitReceive(adt7301->SPIx, 2, wakeup_cmd, dummy_buffer);
		LL_GPIO_SetOutputPin(TEMP3_CS_GPIOx, TEMP3_CS_PIN);
	}
}
 8000734:	e030      	b.n	8000798 <ADT7301_Wakeup+0xa0>
	} else if (ts == TEMP2) {
 8000736:	78fb      	ldrb	r3, [r7, #3]
 8000738:	2b01      	cmp	r3, #1
 800073a:	d115      	bne.n	8000768 <ADT7301_Wakeup+0x70>
		LL_GPIO_ResetOutputPin(TEMP2_CS_GPIOx, TEMP2_CS_PIN);
 800073c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000740:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000744:	f7ff fee0 	bl	8000508 <LL_GPIO_ResetOutputPin>
		SPI_TransmitReceive(adt7301->SPIx, 2, wakeup_cmd, dummy_buffer);
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	6818      	ldr	r0, [r3, #0]
 800074c:	f107 030c 	add.w	r3, r7, #12
 8000750:	f107 0208 	add.w	r2, r7, #8
 8000754:	2102      	movs	r1, #2
 8000756:	f001 fad5 	bl	8001d04 <SPI_TransmitReceive>
		LL_GPIO_SetOutputPin(TEMP2_CS_GPIOx, TEMP2_CS_PIN);
 800075a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800075e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000762:	f7ff fec3 	bl	80004ec <LL_GPIO_SetOutputPin>
}
 8000766:	e017      	b.n	8000798 <ADT7301_Wakeup+0xa0>
	} else if (ts == TEMP3) {
 8000768:	78fb      	ldrb	r3, [r7, #3]
 800076a:	2b02      	cmp	r3, #2
 800076c:	d114      	bne.n	8000798 <ADT7301_Wakeup+0xa0>
		LL_GPIO_ResetOutputPin(TEMP3_CS_GPIOx, TEMP3_CS_PIN);
 800076e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000772:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000776:	f7ff fec7 	bl	8000508 <LL_GPIO_ResetOutputPin>
		SPI_TransmitReceive(adt7301->SPIx, 2, wakeup_cmd, dummy_buffer);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6818      	ldr	r0, [r3, #0]
 800077e:	f107 030c 	add.w	r3, r7, #12
 8000782:	f107 0208 	add.w	r2, r7, #8
 8000786:	2102      	movs	r1, #2
 8000788:	f001 fabc 	bl	8001d04 <SPI_TransmitReceive>
		LL_GPIO_SetOutputPin(TEMP3_CS_GPIOx, TEMP3_CS_PIN);
 800078c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000790:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000794:	f7ff feaa 	bl	80004ec <LL_GPIO_SetOutputPin>
}
 8000798:	bf00      	nop
 800079a:	3710      	adds	r7, #16
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}

080007a0 <__NVIC_GetPriorityGrouping>:
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007a4:	4b04      	ldr	r3, [pc, #16]	; (80007b8 <__NVIC_GetPriorityGrouping+0x18>)
 80007a6:	68db      	ldr	r3, [r3, #12]
 80007a8:	0a1b      	lsrs	r3, r3, #8
 80007aa:	f003 0307 	and.w	r3, r3, #7
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr
 80007b8:	e000ed00 	.word	0xe000ed00

080007bc <__NVIC_EnableIRQ>:
{
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	4603      	mov	r3, r0
 80007c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	db0b      	blt.n	80007e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	f003 021f 	and.w	r2, r3, #31
 80007d4:	4907      	ldr	r1, [pc, #28]	; (80007f4 <__NVIC_EnableIRQ+0x38>)
 80007d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007da:	095b      	lsrs	r3, r3, #5
 80007dc:	2001      	movs	r0, #1
 80007de:	fa00 f202 	lsl.w	r2, r0, r2
 80007e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80007e6:	bf00      	nop
 80007e8:	370c      	adds	r7, #12
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	e000e100 	.word	0xe000e100

080007f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	6039      	str	r1, [r7, #0]
 8000802:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000808:	2b00      	cmp	r3, #0
 800080a:	db0a      	blt.n	8000822 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	b2da      	uxtb	r2, r3
 8000810:	490c      	ldr	r1, [pc, #48]	; (8000844 <__NVIC_SetPriority+0x4c>)
 8000812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000816:	0112      	lsls	r2, r2, #4
 8000818:	b2d2      	uxtb	r2, r2
 800081a:	440b      	add	r3, r1
 800081c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000820:	e00a      	b.n	8000838 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	b2da      	uxtb	r2, r3
 8000826:	4908      	ldr	r1, [pc, #32]	; (8000848 <__NVIC_SetPriority+0x50>)
 8000828:	79fb      	ldrb	r3, [r7, #7]
 800082a:	f003 030f 	and.w	r3, r3, #15
 800082e:	3b04      	subs	r3, #4
 8000830:	0112      	lsls	r2, r2, #4
 8000832:	b2d2      	uxtb	r2, r2
 8000834:	440b      	add	r3, r1
 8000836:	761a      	strb	r2, [r3, #24]
}
 8000838:	bf00      	nop
 800083a:	370c      	adds	r7, #12
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	e000e100 	.word	0xe000e100
 8000848:	e000ed00 	.word	0xe000ed00

0800084c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800084c:	b480      	push	{r7}
 800084e:	b089      	sub	sp, #36	; 0x24
 8000850:	af00      	add	r7, sp, #0
 8000852:	60f8      	str	r0, [r7, #12]
 8000854:	60b9      	str	r1, [r7, #8]
 8000856:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	f003 0307 	and.w	r3, r3, #7
 800085e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000860:	69fb      	ldr	r3, [r7, #28]
 8000862:	f1c3 0307 	rsb	r3, r3, #7
 8000866:	2b04      	cmp	r3, #4
 8000868:	bf28      	it	cs
 800086a:	2304      	movcs	r3, #4
 800086c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800086e:	69fb      	ldr	r3, [r7, #28]
 8000870:	3304      	adds	r3, #4
 8000872:	2b06      	cmp	r3, #6
 8000874:	d902      	bls.n	800087c <NVIC_EncodePriority+0x30>
 8000876:	69fb      	ldr	r3, [r7, #28]
 8000878:	3b03      	subs	r3, #3
 800087a:	e000      	b.n	800087e <NVIC_EncodePriority+0x32>
 800087c:	2300      	movs	r3, #0
 800087e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000880:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000884:	69bb      	ldr	r3, [r7, #24]
 8000886:	fa02 f303 	lsl.w	r3, r2, r3
 800088a:	43da      	mvns	r2, r3
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	401a      	ands	r2, r3
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000894:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	fa01 f303 	lsl.w	r3, r1, r3
 800089e:	43d9      	mvns	r1, r3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a4:	4313      	orrs	r3, r2
         );
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	3724      	adds	r7, #36	; 0x24
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
	...

080008b4 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b085      	sub	sp, #20
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80008c2:	4a0c      	ldr	r2, [pc, #48]	; (80008f4 <LL_DMA_EnableChannel+0x40>)
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	4413      	add	r3, r2
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	461a      	mov	r2, r3
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	4413      	add	r3, r2
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	4908      	ldr	r1, [pc, #32]	; (80008f4 <LL_DMA_EnableChannel+0x40>)
 80008d4:	683a      	ldr	r2, [r7, #0]
 80008d6:	440a      	add	r2, r1
 80008d8:	7812      	ldrb	r2, [r2, #0]
 80008da:	4611      	mov	r1, r2
 80008dc:	68fa      	ldr	r2, [r7, #12]
 80008de:	440a      	add	r2, r1
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6013      	str	r3, [r2, #0]
}
 80008e6:	bf00      	nop
 80008e8:	3714      	adds	r7, #20
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	08002be4 	.word	0x08002be4

080008f8 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8000906:	4a0c      	ldr	r2, [pc, #48]	; (8000938 <LL_DMA_DisableChannel+0x40>)
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	4413      	add	r3, r2
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	461a      	mov	r2, r3
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	4413      	add	r3, r2
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	4908      	ldr	r1, [pc, #32]	; (8000938 <LL_DMA_DisableChannel+0x40>)
 8000918:	683a      	ldr	r2, [r7, #0]
 800091a:	440a      	add	r2, r1
 800091c:	7812      	ldrb	r2, [r2, #0]
 800091e:	4611      	mov	r1, r2
 8000920:	68fa      	ldr	r2, [r7, #12]
 8000922:	440a      	add	r2, r1
 8000924:	f023 0301 	bic.w	r3, r3, #1
 8000928:	6013      	str	r3, [r2, #0]
}
 800092a:	bf00      	nop
 800092c:	3714      	adds	r7, #20
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	08002be4 	.word	0x08002be4

0800093c <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 800093c:	b480      	push	{r7}
 800093e:	b087      	sub	sp, #28
 8000940:	af00      	add	r7, sp, #0
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	60b9      	str	r1, [r7, #8]
 8000946:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 800094c:	4a0d      	ldr	r2, [pc, #52]	; (8000984 <LL_DMA_SetDataLength+0x48>)
 800094e:	68bb      	ldr	r3, [r7, #8]
 8000950:	4413      	add	r3, r2
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	461a      	mov	r2, r3
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	4413      	add	r3, r2
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	0c1b      	lsrs	r3, r3, #16
 800095e:	041b      	lsls	r3, r3, #16
 8000960:	4908      	ldr	r1, [pc, #32]	; (8000984 <LL_DMA_SetDataLength+0x48>)
 8000962:	68ba      	ldr	r2, [r7, #8]
 8000964:	440a      	add	r2, r1
 8000966:	7812      	ldrb	r2, [r2, #0]
 8000968:	4611      	mov	r1, r2
 800096a:	697a      	ldr	r2, [r7, #20]
 800096c:	440a      	add	r2, r1
 800096e:	4611      	mov	r1, r2
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	4313      	orrs	r3, r2
 8000974:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8000976:	bf00      	nop
 8000978:	371c      	adds	r7, #28
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	08002be4 	.word	0x08002be4

08000988 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 8000988:	b480      	push	{r7}
 800098a:	b087      	sub	sp, #28
 800098c:	af00      	add	r7, sp, #0
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	60b9      	str	r1, [r7, #8]
 8000992:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8000998:	4a07      	ldr	r2, [pc, #28]	; (80009b8 <LL_DMA_SetMemoryAddress+0x30>)
 800099a:	68bb      	ldr	r3, [r7, #8]
 800099c:	4413      	add	r3, r2
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	461a      	mov	r2, r3
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	4413      	add	r3, r2
 80009a6:	461a      	mov	r2, r3
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	60d3      	str	r3, [r2, #12]
}
 80009ac:	bf00      	nop
 80009ae:	371c      	adds	r7, #28
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr
 80009b8:	08002be4 	.word	0x08002be4

080009bc <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
 80009bc:	b480      	push	{r7}
 80009be:	b087      	sub	sp, #28
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	60f8      	str	r0, [r7, #12]
 80009c4:	60b9      	str	r1, [r7, #8]
 80009c6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 80009cc:	4a07      	ldr	r2, [pc, #28]	; (80009ec <LL_DMA_SetPeriphAddress+0x30>)
 80009ce:	68bb      	ldr	r3, [r7, #8]
 80009d0:	4413      	add	r3, r2
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	461a      	mov	r2, r3
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	4413      	add	r3, r2
 80009da:	461a      	mov	r2, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	6093      	str	r3, [r2, #8]
}
 80009e0:	bf00      	nop
 80009e2:	371c      	adds	r7, #28
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr
 80009ec:	08002be4 	.word	0x08002be4

080009f0 <LL_DMA_ClearFlag_TC1>:
  * @rmtoll IFCR         CTCIF1        LL_DMA_ClearFlag_TC1
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2202      	movs	r2, #2
 80009fc:	605a      	str	r2, [r3, #4]
}
 80009fe:	bf00      	nop
 8000a00:	370c      	adds	r7, #12
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr

08000a0a <LL_DMA_ClearFlag_TC2>:
  * @rmtoll IFCR         CTCIF2        LL_DMA_ClearFlag_TC2
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	b083      	sub	sp, #12
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2220      	movs	r2, #32
 8000a16:	605a      	str	r2, [r3, #4]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr

08000a24 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;    
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8000a32:	4a0c      	ldr	r2, [pc, #48]	; (8000a64 <LL_DMA_EnableIT_TC+0x40>)
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	4413      	add	r3, r2
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	461a      	mov	r2, r3
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	4413      	add	r3, r2
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4908      	ldr	r1, [pc, #32]	; (8000a64 <LL_DMA_EnableIT_TC+0x40>)
 8000a44:	683a      	ldr	r2, [r7, #0]
 8000a46:	440a      	add	r2, r1
 8000a48:	7812      	ldrb	r2, [r2, #0]
 8000a4a:	4611      	mov	r1, r2
 8000a4c:	68fa      	ldr	r2, [r7, #12]
 8000a4e:	440a      	add	r2, r1
 8000a50:	f043 0302 	orr.w	r3, r3, #2
 8000a54:	6013      	str	r3, [r2, #0]
}
 8000a56:	bf00      	nop
 8000a58:	3714      	adds	r7, #20
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	08002be4 	.word	0x08002be4

08000a68 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b085      	sub	sp, #20
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000a70:	4b08      	ldr	r3, [pc, #32]	; (8000a94 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000a72:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000a74:	4907      	ldr	r1, [pc, #28]	; (8000a94 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000a7c:	4b05      	ldr	r3, [pc, #20]	; (8000a94 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000a7e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	4013      	ands	r3, r2
 8000a84:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a86:	68fb      	ldr	r3, [r7, #12]
}
 8000a88:	bf00      	nop
 8000a8a:	3714      	adds	r7, #20
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr
 8000a94:	40021000 	.word	0x40021000

08000a98 <LL_GPIO_SetOutputPin>:
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	683a      	ldr	r2, [r7, #0]
 8000aa6:	619a      	str	r2, [r3, #24]
}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr

08000ab4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 8000ab8:	2002      	movs	r0, #2
 8000aba:	f7ff ffd5 	bl	8000a68 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000abe:	f7ff fe6f 	bl	80007a0 <__NVIC_GetPriorityGrouping>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f7ff febf 	bl	800084c <NVIC_EncodePriority>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	2038      	movs	r0, #56	; 0x38
 8000ad4:	f7ff fe90 	bl	80007f8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000ad8:	2038      	movs	r0, #56	; 0x38
 8000ada:	f7ff fe6f 	bl	80007bc <__NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000ade:	f7ff fe5f 	bl	80007a0 <__NVIC_GetPriorityGrouping>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff feaf 	bl	800084c <NVIC_EncodePriority>
 8000aee:	4603      	mov	r3, r0
 8000af0:	4619      	mov	r1, r3
 8000af2:	2039      	movs	r0, #57	; 0x39
 8000af4:	f7ff fe80 	bl	80007f8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8000af8:	2039      	movs	r0, #57	; 0x39
 8000afa:	f7ff fe5f 	bl	80007bc <__NVIC_EnableIRQ>

}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <DMA_Channel_Init>:

/* USER CODE BEGIN 2 */
void DMA_Channel_Init(DMA_TypeDef *DMAx, uint32_t channel, uint32_t periph_addr, uint8_t *mem_addr) {
 8000b02:	b580      	push	{r7, lr}
 8000b04:	b084      	sub	sp, #16
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	60f8      	str	r0, [r7, #12]
 8000b0a:	60b9      	str	r1, [r7, #8]
 8000b0c:	607a      	str	r2, [r7, #4]
 8000b0e:	603b      	str	r3, [r7, #0]
	LL_DMA_SetPeriphAddress(DMAx, channel, periph_addr);
 8000b10:	687a      	ldr	r2, [r7, #4]
 8000b12:	68b9      	ldr	r1, [r7, #8]
 8000b14:	68f8      	ldr	r0, [r7, #12]
 8000b16:	f7ff ff51 	bl	80009bc <LL_DMA_SetPeriphAddress>
	LL_DMA_SetMemoryAddress(DMAx, channel, (uint32_t) mem_addr);
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	68b9      	ldr	r1, [r7, #8]
 8000b20:	68f8      	ldr	r0, [r7, #12]
 8000b22:	f7ff ff31 	bl	8000988 <LL_DMA_SetMemoryAddress>
	LL_DMA_EnableIT_TC(DMAx, channel);
 8000b26:	68b9      	ldr	r1, [r7, #8]
 8000b28:	68f8      	ldr	r0, [r7, #12]
 8000b2a:	f7ff ff7b 	bl	8000a24 <LL_DMA_EnableIT_TC>
}
 8000b2e:	bf00      	nop
 8000b30:	3710      	adds	r7, #16
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <DMA_Set_Channel_Data_Length>:

void DMA_Set_Channel_Data_Length(DMA_TypeDef *DMAx, uint32_t channel, uint32_t length) {
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b084      	sub	sp, #16
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	60f8      	str	r0, [r7, #12]
 8000b3e:	60b9      	str	r1, [r7, #8]
 8000b40:	607a      	str	r2, [r7, #4]
	LL_DMA_SetDataLength(DMAx, channel, length);
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	68b9      	ldr	r1, [r7, #8]
 8000b46:	68f8      	ldr	r0, [r7, #12]
 8000b48:	f7ff fef8 	bl	800093c <LL_DMA_SetDataLength>
}
 8000b4c:	bf00      	nop
 8000b4e:	3710      	adds	r7, #16
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}

08000b54 <DMA_Reload_Memory_Address>:

void DMA_Reload_Memory_Address(DMA_TypeDef *DMAx, uint32_t channel, uint8_t *mem_addr) {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	60f8      	str	r0, [r7, #12]
 8000b5c:	60b9      	str	r1, [r7, #8]
 8000b5e:	607a      	str	r2, [r7, #4]
	LL_DMA_SetMemoryAddress(DMAx, channel, (uint32_t) mem_addr);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	461a      	mov	r2, r3
 8000b64:	68b9      	ldr	r1, [r7, #8]
 8000b66:	68f8      	ldr	r0, [r7, #12]
 8000b68:	f7ff ff0e 	bl	8000988 <LL_DMA_SetMemoryAddress>
}
 8000b6c:	bf00      	nop
 8000b6e:	3710      	adds	r7, #16
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <DMA_Enable_CH1_CH2>:

void DMA_Enable_CH1_CH2(DMA_TypeDef *DMAx) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
	LL_DMA_EnableChannel(DMAx, LL_DMA_CHANNEL_1);
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	6878      	ldr	r0, [r7, #4]
 8000b80:	f7ff fe98 	bl	80008b4 <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMAx, LL_DMA_CHANNEL_2);
 8000b84:	2101      	movs	r1, #1
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f7ff fe94 	bl	80008b4 <LL_DMA_EnableChannel>
}
 8000b8c:	bf00      	nop
 8000b8e:	3708      	adds	r7, #8
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <DMA_Transfer_Complete_RX_interrupt_handler>:

void DMA_Transfer_Complete_RX_interrupt_handler() {
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
	LL_DMA_ClearFlag_TC1(DMA2);
 8000b98:	480b      	ldr	r0, [pc, #44]	; (8000bc8 <DMA_Transfer_Complete_RX_interrupt_handler+0x34>)
 8000b9a:	f7ff ff29 	bl	80009f0 <LL_DMA_ClearFlag_TC1>
	LL_DMA_DisableChannel(DMA2, LL_DMA_CHANNEL_1);
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	4809      	ldr	r0, [pc, #36]	; (8000bc8 <DMA_Transfer_Complete_RX_interrupt_handler+0x34>)
 8000ba2:	f7ff fea9 	bl	80008f8 <LL_DMA_DisableChannel>

	if (tc == 1) {
 8000ba6:	4b09      	ldr	r3, [pc, #36]	; (8000bcc <DMA_Transfer_Complete_RX_interrupt_handler+0x38>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d106      	bne.n	8000bbe <DMA_Transfer_Complete_RX_interrupt_handler+0x2a>
		DMA_Disable(SB_SPIx);
 8000bb0:	4807      	ldr	r0, [pc, #28]	; (8000bd0 <DMA_Transfer_Complete_RX_interrupt_handler+0x3c>)
 8000bb2:	f000 f82f 	bl	8000c14 <DMA_Disable>
		tc = 0;
 8000bb6:	4b05      	ldr	r3, [pc, #20]	; (8000bcc <DMA_Transfer_Complete_RX_interrupt_handler+0x38>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]
	} else {
		tc = 1;
	}
}
 8000bbc:	e002      	b.n	8000bc4 <DMA_Transfer_Complete_RX_interrupt_handler+0x30>
		tc = 1;
 8000bbe:	4b03      	ldr	r3, [pc, #12]	; (8000bcc <DMA_Transfer_Complete_RX_interrupt_handler+0x38>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	701a      	strb	r2, [r3, #0]
}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40020400 	.word	0x40020400
 8000bcc:	20003c48 	.word	0x20003c48
 8000bd0:	40003c00 	.word	0x40003c00

08000bd4 <DMA_Transfer_Complete_TX_interrupt_handler>:

void DMA_Transfer_Complete_TX_interrupt_handler() {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
	LL_DMA_ClearFlag_TC2(DMA2);
 8000bd8:	480b      	ldr	r0, [pc, #44]	; (8000c08 <DMA_Transfer_Complete_TX_interrupt_handler+0x34>)
 8000bda:	f7ff ff16 	bl	8000a0a <LL_DMA_ClearFlag_TC2>
	LL_DMA_DisableChannel(DMA2, LL_DMA_CHANNEL_2);
 8000bde:	2101      	movs	r1, #1
 8000be0:	4809      	ldr	r0, [pc, #36]	; (8000c08 <DMA_Transfer_Complete_TX_interrupt_handler+0x34>)
 8000be2:	f7ff fe89 	bl	80008f8 <LL_DMA_DisableChannel>

	if (tc == 1) {
 8000be6:	4b09      	ldr	r3, [pc, #36]	; (8000c0c <DMA_Transfer_Complete_TX_interrupt_handler+0x38>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d106      	bne.n	8000bfe <DMA_Transfer_Complete_TX_interrupt_handler+0x2a>
		DMA_Disable(SB_SPIx);
 8000bf0:	4807      	ldr	r0, [pc, #28]	; (8000c10 <DMA_Transfer_Complete_TX_interrupt_handler+0x3c>)
 8000bf2:	f000 f80f 	bl	8000c14 <DMA_Disable>
		tc = 0;
 8000bf6:	4b05      	ldr	r3, [pc, #20]	; (8000c0c <DMA_Transfer_Complete_TX_interrupt_handler+0x38>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	701a      	strb	r2, [r3, #0]
	} else {
		tc = 1;
	}
}
 8000bfc:	e002      	b.n	8000c04 <DMA_Transfer_Complete_TX_interrupt_handler+0x30>
		tc = 1;
 8000bfe:	4b03      	ldr	r3, [pc, #12]	; (8000c0c <DMA_Transfer_Complete_TX_interrupt_handler+0x38>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	701a      	strb	r2, [r3, #0]
}
 8000c04:	bf00      	nop
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40020400 	.word	0x40020400
 8000c0c:	20003c48 	.word	0x20003c48
 8000c10:	40003c00 	.word	0x40003c00

08000c14 <DMA_Disable>:


void DMA_Disable(SPI_TypeDef *SPIx) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	SPI_Disable(SPIx);
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f001 f8c0 	bl	8001da2 <SPI_Disable>

	SPI_Disable_DMA_Requests(SPIx);
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f001 f842 	bl	8001cac <SPI_Disable_DMA_Requests>

	LL_GPIO_SetOutputPin(ADC_CS_GPIOx, ADC_CS_PIN);
 8000c28:	2102      	movs	r1, #2
 8000c2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c2e:	f7ff ff33 	bl	8000a98 <LL_GPIO_SetOutputPin>
	NVIC_EnableIRQ(EXTI4_IRQn);
 8000c32:	200a      	movs	r0, #10
 8000c34:	f7ff fdc2 	bl	80007bc <__NVIC_EnableIRQ>
}
 8000c38:	bf00      	nop
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <__NVIC_GetPriorityGrouping>:
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c44:	4b04      	ldr	r3, [pc, #16]	; (8000c58 <__NVIC_GetPriorityGrouping+0x18>)
 8000c46:	68db      	ldr	r3, [r3, #12]
 8000c48:	0a1b      	lsrs	r3, r3, #8
 8000c4a:	f003 0307 	and.w	r3, r3, #7
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr
 8000c58:	e000ed00 	.word	0xe000ed00

08000c5c <__NVIC_EnableIRQ>:
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	db0b      	blt.n	8000c86 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	f003 021f 	and.w	r2, r3, #31
 8000c74:	4907      	ldr	r1, [pc, #28]	; (8000c94 <__NVIC_EnableIRQ+0x38>)
 8000c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7a:	095b      	lsrs	r3, r3, #5
 8000c7c:	2001      	movs	r0, #1
 8000c7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c86:	bf00      	nop
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	e000e100 	.word	0xe000e100

08000c98 <__NVIC_SetPriority>:
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	6039      	str	r1, [r7, #0]
 8000ca2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	db0a      	blt.n	8000cc2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	b2da      	uxtb	r2, r3
 8000cb0:	490c      	ldr	r1, [pc, #48]	; (8000ce4 <__NVIC_SetPriority+0x4c>)
 8000cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb6:	0112      	lsls	r2, r2, #4
 8000cb8:	b2d2      	uxtb	r2, r2
 8000cba:	440b      	add	r3, r1
 8000cbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000cc0:	e00a      	b.n	8000cd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	b2da      	uxtb	r2, r3
 8000cc6:	4908      	ldr	r1, [pc, #32]	; (8000ce8 <__NVIC_SetPriority+0x50>)
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	f003 030f 	and.w	r3, r3, #15
 8000cce:	3b04      	subs	r3, #4
 8000cd0:	0112      	lsls	r2, r2, #4
 8000cd2:	b2d2      	uxtb	r2, r2
 8000cd4:	440b      	add	r3, r1
 8000cd6:	761a      	strb	r2, [r3, #24]
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	e000e100 	.word	0xe000e100
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <NVIC_EncodePriority>:
{
 8000cec:	b480      	push	{r7}
 8000cee:	b089      	sub	sp, #36	; 0x24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	f003 0307 	and.w	r3, r3, #7
 8000cfe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	f1c3 0307 	rsb	r3, r3, #7
 8000d06:	2b04      	cmp	r3, #4
 8000d08:	bf28      	it	cs
 8000d0a:	2304      	movcs	r3, #4
 8000d0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	3304      	adds	r3, #4
 8000d12:	2b06      	cmp	r3, #6
 8000d14:	d902      	bls.n	8000d1c <NVIC_EncodePriority+0x30>
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	3b03      	subs	r3, #3
 8000d1a:	e000      	b.n	8000d1e <NVIC_EncodePriority+0x32>
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2a:	43da      	mvns	r2, r3
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	401a      	ands	r2, r3
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3e:	43d9      	mvns	r1, r3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d44:	4313      	orrs	r3, r2
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3724      	adds	r7, #36	; 0x24
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
	...

08000d54 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b085      	sub	sp, #20
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000d5c:	4b08      	ldr	r3, [pc, #32]	; (8000d80 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000d5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d60:	4907      	ldr	r1, [pc, #28]	; (8000d80 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000d68:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000d6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	4013      	ands	r3, r2
 8000d70:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d72:	68fb      	ldr	r3, [r7, #12]
}
 8000d74:	bf00      	nop
 8000d76:	3714      	adds	r7, #20
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	40021000 	.word	0x40021000

08000d84 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b087      	sub	sp, #28
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000d8e:	4a17      	ldr	r2, [pc, #92]	; (8000dec <LL_SYSCFG_SetEXTISource+0x68>)
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	3302      	adds	r3, #2
 8000d96:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	0c1b      	lsrs	r3, r3, #16
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	ea02 0103 	and.w	r1, r2, r3
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	0c1b      	lsrs	r3, r3, #16
 8000da8:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	fa93 f3a3 	rbit	r3, r3
 8000db0:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d101      	bne.n	8000dc0 <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 8000dbc:	2320      	movs	r3, #32
 8000dbe:	e003      	b.n	8000dc8 <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	fab3 f383 	clz	r3, r3
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	461a      	mov	r2, r3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	fa03 f202 	lsl.w	r2, r3, r2
 8000dd0:	4806      	ldr	r0, [pc, #24]	; (8000dec <LL_SYSCFG_SetEXTISource+0x68>)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	430a      	orrs	r2, r1
 8000dd8:	3302      	adds	r3, #2
 8000dda:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000dde:	bf00      	nop
 8000de0:	371c      	adds	r7, #28
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	40010000 	.word	0x40010000

08000df0 <LL_GPIO_SetPinMode>:
{
 8000df0:	b480      	push	{r7}
 8000df2:	b08b      	sub	sp, #44	; 0x2c
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60f8      	str	r0, [r7, #12]
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	fa93 f3a3 	rbit	r3, r3
 8000e0a:	613b      	str	r3, [r7, #16]
  return result;
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000e10:	69bb      	ldr	r3, [r7, #24]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d101      	bne.n	8000e1a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8000e16:	2320      	movs	r3, #32
 8000e18:	e003      	b.n	8000e22 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	fab3 f383 	clz	r3, r3
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	2103      	movs	r1, #3
 8000e26:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	401a      	ands	r2, r3
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e32:	6a3b      	ldr	r3, [r7, #32]
 8000e34:	fa93 f3a3 	rbit	r3, r3
 8000e38:	61fb      	str	r3, [r7, #28]
  return result;
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d101      	bne.n	8000e48 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000e44:	2320      	movs	r3, #32
 8000e46:	e003      	b.n	8000e50 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4a:	fab3 f383 	clz	r3, r3
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	6879      	ldr	r1, [r7, #4]
 8000e54:	fa01 f303 	lsl.w	r3, r1, r3
 8000e58:	431a      	orrs	r2, r3
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	601a      	str	r2, [r3, #0]
}
 8000e5e:	bf00      	nop
 8000e60:	372c      	adds	r7, #44	; 0x2c
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <LL_GPIO_SetPinPull>:
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	b08b      	sub	sp, #44	; 0x2c
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	60f8      	str	r0, [r7, #12]
 8000e72:	60b9      	str	r1, [r7, #8]
 8000e74:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	68da      	ldr	r2, [r3, #12]
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	fa93 f3a3 	rbit	r3, r3
 8000e84:	613b      	str	r3, [r7, #16]
  return result;
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000e8a:	69bb      	ldr	r3, [r7, #24]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d101      	bne.n	8000e94 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000e90:	2320      	movs	r3, #32
 8000e92:	e003      	b.n	8000e9c <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000e94:	69bb      	ldr	r3, [r7, #24]
 8000e96:	fab3 f383 	clz	r3, r3
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	2103      	movs	r1, #3
 8000ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	401a      	ands	r2, r3
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eac:	6a3b      	ldr	r3, [r7, #32]
 8000eae:	fa93 f3a3 	rbit	r3, r3
 8000eb2:	61fb      	str	r3, [r7, #28]
  return result;
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d101      	bne.n	8000ec2 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000ebe:	2320      	movs	r3, #32
 8000ec0:	e003      	b.n	8000eca <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec4:	fab3 f383 	clz	r3, r3
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	6879      	ldr	r1, [r7, #4]
 8000ece:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed2:	431a      	orrs	r2, r3
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	60da      	str	r2, [r3, #12]
}
 8000ed8:	bf00      	nop
 8000eda:	372c      	adds	r7, #44	; 0x2c
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <LL_GPIO_SetOutputPin>:
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	683a      	ldr	r2, [r7, #0]
 8000ef2:	619a      	str	r2, [r3, #24]
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08a      	sub	sp, #40	; 0x28
 8000f04:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000f06:	f107 031c 	add.w	r3, r7, #28
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	605a      	str	r2, [r3, #4]
 8000f10:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]
 8000f20:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000f22:	2001      	movs	r0, #1
 8000f24:	f7ff ff16 	bl	8000d54 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000f28:	2004      	movs	r0, #4
 8000f2a:	f7ff ff13 	bl	8000d54 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3|LL_GPIO_PIN_10);
 8000f2e:	f240 410e 	movw	r1, #1038	; 0x40e
 8000f32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f36:	f7ff ffd5 	bl	8000ee4 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_9);
 8000f3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f3e:	482c      	ldr	r0, [pc, #176]	; (8000ff0 <MX_GPIO_Init+0xf0>)
 8000f40:	f7ff ffd0 	bl	8000ee4 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3|LL_GPIO_PIN_10;
 8000f44:	f240 430e 	movw	r3, #1038	; 0x40e
 8000f48:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f56:	2300      	movs	r3, #0
 8000f58:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f62:	f001 fc05 	bl	8002770 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8000f66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f70:	2300      	movs	r3, #0
 8000f72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f7c:	1d3b      	adds	r3, r7, #4
 8000f7e:	4619      	mov	r1, r3
 8000f80:	481b      	ldr	r0, [pc, #108]	; (8000ff0 <MX_GPIO_Init+0xf0>)
 8000f82:	f001 fbf5 	bl	8002770 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE4);
 8000f86:	491b      	ldr	r1, [pc, #108]	; (8000ff4 <MX_GPIO_Init+0xf4>)
 8000f88:	2002      	movs	r0, #2
 8000f8a:	f7ff fefb 	bl	8000d84 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_4;
 8000f8e:	2310      	movs	r3, #16
 8000f90:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000f92:	2300      	movs	r3, #0
 8000f94:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000f96:	2301      	movs	r3, #1
 8000f98:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000fa8:	f107 031c 	add.w	r3, r7, #28
 8000fac:	4618      	mov	r0, r3
 8000fae:	f001 f99d 	bl	80022ec <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_4, LL_GPIO_PULL_NO);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2110      	movs	r1, #16
 8000fb6:	480e      	ldr	r0, [pc, #56]	; (8000ff0 <MX_GPIO_Init+0xf0>)
 8000fb8:	f7ff ff57 	bl	8000e6a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_4, LL_GPIO_MODE_INPUT);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	2110      	movs	r1, #16
 8000fc0:	480b      	ldr	r0, [pc, #44]	; (8000ff0 <MX_GPIO_Init+0xf0>)
 8000fc2:	f7ff ff15 	bl	8000df0 <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000fc6:	f7ff fe3b 	bl	8000c40 <__NVIC_GetPriorityGrouping>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff fe8b 	bl	8000cec <NVIC_EncodePriority>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	4619      	mov	r1, r3
 8000fda:	200a      	movs	r0, #10
 8000fdc:	f7ff fe5c 	bl	8000c98 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI4_IRQn);
 8000fe0:	200a      	movs	r0, #10
 8000fe2:	f7ff fe3b 	bl	8000c5c <__NVIC_EnableIRQ>

}
 8000fe6:	bf00      	nop
 8000fe8:	3728      	adds	r7, #40	; 0x28
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	48000800 	.word	0x48000800
 8000ff4:	000f0001 	.word	0x000f0001

08000ff8 <__NVIC_SetPriorityGrouping>:
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f003 0307 	and.w	r3, r3, #7
 8001006:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001008:	4b0c      	ldr	r3, [pc, #48]	; (800103c <__NVIC_SetPriorityGrouping+0x44>)
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800100e:	68ba      	ldr	r2, [r7, #8]
 8001010:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001014:	4013      	ands	r3, r2
 8001016:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001020:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001024:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001028:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800102a:	4a04      	ldr	r2, [pc, #16]	; (800103c <__NVIC_SetPriorityGrouping+0x44>)
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	60d3      	str	r3, [r2, #12]
}
 8001030:	bf00      	nop
 8001032:	3714      	adds	r7, #20
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	e000ed00 	.word	0xe000ed00

08001040 <__NVIC_GetPriorityGrouping>:
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001044:	4b04      	ldr	r3, [pc, #16]	; (8001058 <__NVIC_GetPriorityGrouping+0x18>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	0a1b      	lsrs	r3, r3, #8
 800104a:	f003 0307 	and.w	r3, r3, #7
}
 800104e:	4618      	mov	r0, r3
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <__NVIC_DisableIRQ>:
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106a:	2b00      	cmp	r3, #0
 800106c:	db12      	blt.n	8001094 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	f003 021f 	and.w	r2, r3, #31
 8001074:	490a      	ldr	r1, [pc, #40]	; (80010a0 <__NVIC_DisableIRQ+0x44>)
 8001076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107a:	095b      	lsrs	r3, r3, #5
 800107c:	2001      	movs	r0, #1
 800107e:	fa00 f202 	lsl.w	r2, r0, r2
 8001082:	3320      	adds	r3, #32
 8001084:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001088:	f3bf 8f4f 	dsb	sy
}
 800108c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800108e:	f3bf 8f6f 	isb	sy
}
 8001092:	bf00      	nop
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	e000e100 	.word	0xe000e100

080010a4 <__NVIC_SetPriority>:
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	6039      	str	r1, [r7, #0]
 80010ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	db0a      	blt.n	80010ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	b2da      	uxtb	r2, r3
 80010bc:	490c      	ldr	r1, [pc, #48]	; (80010f0 <__NVIC_SetPriority+0x4c>)
 80010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c2:	0112      	lsls	r2, r2, #4
 80010c4:	b2d2      	uxtb	r2, r2
 80010c6:	440b      	add	r3, r1
 80010c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80010cc:	e00a      	b.n	80010e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4908      	ldr	r1, [pc, #32]	; (80010f4 <__NVIC_SetPriority+0x50>)
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	f003 030f 	and.w	r3, r3, #15
 80010da:	3b04      	subs	r3, #4
 80010dc:	0112      	lsls	r2, r2, #4
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	440b      	add	r3, r1
 80010e2:	761a      	strb	r2, [r3, #24]
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	e000e100 	.word	0xe000e100
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <NVIC_EncodePriority>:
{
 80010f8:	b480      	push	{r7}
 80010fa:	b089      	sub	sp, #36	; 0x24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	f1c3 0307 	rsb	r3, r3, #7
 8001112:	2b04      	cmp	r3, #4
 8001114:	bf28      	it	cs
 8001116:	2304      	movcs	r3, #4
 8001118:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	3304      	adds	r3, #4
 800111e:	2b06      	cmp	r3, #6
 8001120:	d902      	bls.n	8001128 <NVIC_EncodePriority+0x30>
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	3b03      	subs	r3, #3
 8001126:	e000      	b.n	800112a <NVIC_EncodePriority+0x32>
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800112c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	43da      	mvns	r2, r3
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	401a      	ands	r2, r3
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001140:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	fa01 f303 	lsl.w	r3, r1, r3
 800114a:	43d9      	mvns	r1, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001150:	4313      	orrs	r3, r2
}
 8001152:	4618      	mov	r0, r3
 8001154:	3724      	adds	r7, #36	; 0x24
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
	...

08001160 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001164:	4b05      	ldr	r3, [pc, #20]	; (800117c <LL_RCC_HSI_Enable+0x1c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a04      	ldr	r2, [pc, #16]	; (800117c <LL_RCC_HSI_Enable+0x1c>)
 800116a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800116e:	6013      	str	r3, [r2, #0]
}
 8001170:	bf00      	nop
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	40021000 	.word	0x40021000

08001180 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8001184:	4b07      	ldr	r3, [pc, #28]	; (80011a4 <LL_RCC_HSI_IsReady+0x24>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800118c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001190:	d101      	bne.n	8001196 <LL_RCC_HSI_IsReady+0x16>
 8001192:	2301      	movs	r3, #1
 8001194:	e000      	b.n	8001198 <LL_RCC_HSI_IsReady+0x18>
 8001196:	2300      	movs	r3, #0
}
 8001198:	4618      	mov	r0, r3
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40021000 	.word	0x40021000

080011a8 <LL_RCC_HSI_SetCalibTrimming>:
  * @param  Value Between Min_Data = 0 and Max_Data = 31 on STM32L43x/STM32L44x/STM32L47x/STM32L48x or
  *               between Min_Data = 0 and Max_Data = 127 on other devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80011b0:	4b07      	ldr	r3, [pc, #28]	; (80011d0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	061b      	lsls	r3, r3, #24
 80011bc:	4904      	ldr	r1, [pc, #16]	; (80011d0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80011be:	4313      	orrs	r3, r2
 80011c0:	604b      	str	r3, [r1, #4]
}
 80011c2:	bf00      	nop
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	40021000 	.word	0x40021000

080011d4 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <LL_RCC_SetSysClkSource+0x24>)
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	f023 0203 	bic.w	r2, r3, #3
 80011e4:	4904      	ldr	r1, [pc, #16]	; (80011f8 <LL_RCC_SetSysClkSource+0x24>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	608b      	str	r3, [r1, #8]
}
 80011ec:	bf00      	nop
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	40021000 	.word	0x40021000

080011fc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001200:	4b04      	ldr	r3, [pc, #16]	; (8001214 <LL_RCC_GetSysClkSource+0x18>)
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	f003 030c 	and.w	r3, r3, #12
}
 8001208:	4618      	mov	r0, r3
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	40021000 	.word	0x40021000

08001218 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <LL_RCC_SetAHBPrescaler+0x24>)
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001228:	4904      	ldr	r1, [pc, #16]	; (800123c <LL_RCC_SetAHBPrescaler+0x24>)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4313      	orrs	r3, r2
 800122e:	608b      	str	r3, [r1, #8]
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr
 800123c:	40021000 	.word	0x40021000

08001240 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001248:	4b06      	ldr	r3, [pc, #24]	; (8001264 <LL_RCC_SetAPB1Prescaler+0x24>)
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001250:	4904      	ldr	r1, [pc, #16]	; (8001264 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4313      	orrs	r3, r2
 8001256:	608b      	str	r3, [r1, #8]
}
 8001258:	bf00      	nop
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	40021000 	.word	0x40021000

08001268 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001270:	4b06      	ldr	r3, [pc, #24]	; (800128c <LL_RCC_SetAPB2Prescaler+0x24>)
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001278:	4904      	ldr	r1, [pc, #16]	; (800128c <LL_RCC_SetAPB2Prescaler+0x24>)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4313      	orrs	r3, r2
 800127e:	608b      	str	r3, [r1, #8]
}
 8001280:	bf00      	nop
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	40021000 	.word	0x40021000

08001290 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001290:	b480      	push	{r7}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001298:	4b08      	ldr	r3, [pc, #32]	; (80012bc <LL_APB1_GRP1_EnableClock+0x2c>)
 800129a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800129c:	4907      	ldr	r1, [pc, #28]	; (80012bc <LL_APB1_GRP1_EnableClock+0x2c>)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80012a4:	4b05      	ldr	r3, [pc, #20]	; (80012bc <LL_APB1_GRP1_EnableClock+0x2c>)
 80012a6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4013      	ands	r3, r2
 80012ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012ae:	68fb      	ldr	r3, [r7, #12]
}
 80012b0:	bf00      	nop
 80012b2:	3714      	adds	r7, #20
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	40021000 	.word	0x40021000

080012c0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80012c8:	4b08      	ldr	r3, [pc, #32]	; (80012ec <LL_APB2_GRP1_EnableClock+0x2c>)
 80012ca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80012cc:	4907      	ldr	r1, [pc, #28]	; (80012ec <LL_APB2_GRP1_EnableClock+0x2c>)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80012d4:	4b05      	ldr	r3, [pc, #20]	; (80012ec <LL_APB2_GRP1_EnableClock+0x2c>)
 80012d6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4013      	ands	r3, r2
 80012dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012de:	68fb      	ldr	r3, [r7, #12]
}
 80012e0:	bf00      	nop
 80012e2:	3714      	adds	r7, #20
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	40021000 	.word	0x40021000

080012f0 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80012f8:	4b06      	ldr	r3, [pc, #24]	; (8001314 <LL_FLASH_SetLatency+0x24>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f023 0207 	bic.w	r2, r3, #7
 8001300:	4904      	ldr	r1, [pc, #16]	; (8001314 <LL_FLASH_SetLatency+0x24>)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4313      	orrs	r3, r2
 8001306:	600b      	str	r3, [r1, #0]
}
 8001308:	bf00      	nop
 800130a:	370c      	adds	r7, #12
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	40022000 	.word	0x40022000

08001318 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800131c:	4b04      	ldr	r3, [pc, #16]	; (8001330 <LL_FLASH_GetLatency+0x18>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0307 	and.w	r3, r3, #7
}
 8001324:	4618      	mov	r0, r3
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	40022000 	.word	0x40022000

08001334 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800133c:	4b06      	ldr	r3, [pc, #24]	; (8001358 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8001344:	4904      	ldr	r1, [pc, #16]	; (8001358 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4313      	orrs	r3, r2
 800134a:	600b      	str	r3, [r1, #0]
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	40007000 	.word	0x40007000

0800135c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  NVIC_DisableIRQ(ADC_DRDY_IRQn);
 8001362:	200a      	movs	r0, #10
 8001364:	f7ff fe7a 	bl	800105c <__NVIC_DisableIRQ>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001368:	2001      	movs	r0, #1
 800136a:	f7ff ffa9 	bl	80012c0 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800136e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001372:	f7ff ff8d 	bl	8001290 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001376:	2003      	movs	r0, #3
 8001378:	f7ff fe3e 	bl	8000ff8 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800137c:	f7ff fe60 	bl	8001040 <__NVIC_GetPriorityGrouping>
 8001380:	4603      	mov	r3, r0
 8001382:	2200      	movs	r2, #0
 8001384:	210f      	movs	r1, #15
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff feb6 	bl	80010f8 <NVIC_EncodePriority>
 800138c:	4603      	mov	r3, r0
 800138e:	4619      	mov	r1, r3
 8001390:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001394:	f7ff fe86 	bl	80010a4 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001398:	f000 f81a 	bl	80013d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800139c:	f7ff fdb0 	bl	8000f00 <MX_GPIO_Init>
  MX_TIM2_Init();
 80013a0:	f000 fe18 	bl	8001fd4 <MX_TIM2_Init>
  MX_DMA_Init();
 80013a4:	f7ff fb86 	bl	8000ab4 <MX_DMA_Init>
  MX_SPI3_Init();
 80013a8:	f000 fbc0 	bl	8001b2c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  Sensor_Board sb;
  SB_Init(&sb);
 80013ac:	463b      	mov	r3, r7
 80013ae:	4618      	mov	r0, r3
 80013b0:	f000 f844 	bl	800143c <SB_Init>
  SB_Start_ADC_Sampling(&sb);
 80013b4:	463b      	mov	r3, r7
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 f854 	bl	8001464 <SB_Start_ADC_Sampling>
  SB_Align_Samples(&sb);
 80013bc:	463b      	mov	r3, r7
 80013be:	4618      	mov	r0, r3
 80013c0:	f000 f868 	bl	8001494 <SB_Align_Samples>
  SB_Get_Temperature_Readings(&sb);
 80013c4:	463b      	mov	r3, r7
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 f8c8 	bl	800155c <SB_Get_Temperature_Readings>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013cc:	e7fe      	b.n	80013cc <main+0x70>
	...

080013d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80013d4:	2000      	movs	r0, #0
 80013d6:	f7ff ff8b 	bl	80012f0 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 80013da:	bf00      	nop
 80013dc:	f7ff ff9c 	bl	8001318 <LL_FLASH_GetLatency>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1fa      	bne.n	80013dc <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 80013e6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80013ea:	f7ff ffa3 	bl	8001334 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 80013ee:	f7ff feb7 	bl	8001160 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80013f2:	bf00      	nop
 80013f4:	f7ff fec4 	bl	8001180 <LL_RCC_HSI_IsReady>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d1fa      	bne.n	80013f4 <SystemClock_Config+0x24>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80013fe:	2010      	movs	r0, #16
 8001400:	f7ff fed2 	bl	80011a8 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8001404:	2001      	movs	r0, #1
 8001406:	f7ff fee5 	bl	80011d4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 800140a:	bf00      	nop
 800140c:	f7ff fef6 	bl	80011fc <LL_RCC_GetSysClkSource>
 8001410:	4603      	mov	r3, r0
 8001412:	2b04      	cmp	r3, #4
 8001414:	d1fa      	bne.n	800140c <SystemClock_Config+0x3c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001416:	2000      	movs	r0, #0
 8001418:	f7ff fefe 	bl	8001218 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800141c:	2000      	movs	r0, #0
 800141e:	f7ff ff0f 	bl	8001240 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001422:	2000      	movs	r0, #0
 8001424:	f7ff ff20 	bl	8001268 <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(16000000);
 8001428:	4803      	ldr	r0, [pc, #12]	; (8001438 <SystemClock_Config+0x68>)
 800142a:	f001 fb85 	bl	8002b38 <LL_Init1msTick>

  LL_SetSystemCoreClock(16000000);
 800142e:	4802      	ldr	r0, [pc, #8]	; (8001438 <SystemClock_Config+0x68>)
 8001430:	f001 fb90 	bl	8002b54 <LL_SetSystemCoreClock>
}
 8001434:	bf00      	nop
 8001436:	bd80      	pop	{r7, pc}
 8001438:	00f42400 	.word	0x00f42400

0800143c <SB_Init>:

float aligned_samples[NUM_SAMPLES * 8 * 2];
float *temperature;

// Initializes the required memory structures for sensor board operations.
void SB_Init(Sensor_Board *sb) {
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	static ADS131M08 adc;
	sb->adc = &adc;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4a05      	ldr	r2, [pc, #20]	; (800145c <SB_Init+0x20>)
 8001448:	601a      	str	r2, [r3, #0]
	static ADT7301 ts;
	sb->tmp_sensor = &ts;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a04      	ldr	r2, [pc, #16]	; (8001460 <SB_Init+0x24>)
 800144e:	605a      	str	r2, [r3, #4]
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	2000bc50 	.word	0x2000bc50
 8001460:	2000bc64 	.word	0x2000bc64

08001464 <SB_Start_ADC_Sampling>:

// Starts ADC sampling procedure. This function is non-blocking, since
// sampling is handled by DMA.
void SB_Start_ADC_Sampling(Sensor_Board *sb) {
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	ADC_Init(sb->adc, SB_SPIx, SB_DMAx);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a06      	ldr	r2, [pc, #24]	; (800148c <SB_Start_ADC_Sampling+0x28>)
 8001472:	4907      	ldr	r1, [pc, #28]	; (8001490 <SB_Start_ADC_Sampling+0x2c>)
 8001474:	4618      	mov	r0, r3
 8001476:	f7fe ff11 	bl	800029c <ADC_Init>
	ADC_Start_Sampling(sb->adc);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4618      	mov	r0, r3
 8001480:	f7fe ff3e 	bl	8000300 <ADC_Start_Sampling>
}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40020400 	.word	0x40020400
 8001490:	40003c00 	.word	0x40003c00

08001494 <SB_Align_Samples>:

// Fetches 24-bit ADC samples from memory buffer and stores them into
// an array of complex floating-point numbers intended to be used as
// the source buffer for CMSIS FFT implementation.
void SB_Align_Samples(Sensor_Board *sb) {
 8001494:	b480      	push	{r7}
 8001496:	b087      	sub	sp, #28
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	while (!sb->adc->sampling_complete_flag);
 800149c:	bf00      	nop
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	7c1b      	ldrb	r3, [r3, #16]
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d0f9      	beq.n	800149e <SB_Align_Samples+0xa>

	uint32_t aligned_index = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	617b      	str	r3, [r7, #20]
	for (uint16_t i = 0; i < NUM_SAMPLES; i++) {
 80014ae:	2300      	movs	r3, #0
 80014b0:	827b      	strh	r3, [r7, #18]
 80014b2:	e042      	b.n	800153a <SB_Align_Samples+0xa6>
		uint32_t base_index = i * BYTES_PER_SAMPLE;
 80014b4:	8a7a      	ldrh	r2, [r7, #18]
 80014b6:	4613      	mov	r3, r2
 80014b8:	011b      	lsls	r3, r3, #4
 80014ba:	1a9b      	subs	r3, r3, r2
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	60fb      	str	r3, [r7, #12]

		// One ADC frame is made of 10 24-bit words (one for each channel).
		// The first and last word should be ignored, and others truncated
		// to 16 bits.

		for(uint8_t j = 3; j < 27; j += 3) {
 80014c0:	2303      	movs	r3, #3
 80014c2:	747b      	strb	r3, [r7, #17]
 80014c4:	e033      	b.n	800152e <SB_Align_Samples+0x9a>
			uint8_t first_byte = sb->adc->samples[base_index + j];
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	68da      	ldr	r2, [r3, #12]
 80014cc:	7c79      	ldrb	r1, [r7, #17]
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	440b      	add	r3, r1
 80014d2:	4413      	add	r3, r2
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	72fb      	strb	r3, [r7, #11]
			uint8_t second_byte = sb->adc->samples[base_index + j + 1];
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	68da      	ldr	r2, [r3, #12]
 80014de:	7c79      	ldrb	r1, [r7, #17]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	440b      	add	r3, r1
 80014e4:	3301      	adds	r3, #1
 80014e6:	4413      	add	r3, r2
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	72bb      	strb	r3, [r7, #10]
			// third byte is ignored, we only want 16 bits

			int16_t adc_value = ((int16_t) first_byte << 8) | ((int16_t) second_byte);
 80014ec:	7afb      	ldrb	r3, [r7, #11]
 80014ee:	021b      	lsls	r3, r3, #8
 80014f0:	b21a      	sxth	r2, r3
 80014f2:	7abb      	ldrb	r3, [r7, #10]
 80014f4:	b21b      	sxth	r3, r3
 80014f6:	4313      	orrs	r3, r2
 80014f8:	813b      	strh	r3, [r7, #8]

			aligned_samples[aligned_index] = ((float) adc_value / SB_ADC_MAX_VALUE_16) * SB_ADC_VREF;
 80014fa:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80014fe:	ee07 3a90 	vmov	s15, r3
 8001502:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001506:	eddf 6a12 	vldr	s13, [pc, #72]	; 8001550 <SB_Align_Samples+0xbc>
 800150a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800150e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001554 <SB_Align_Samples+0xc0>
 8001512:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001516:	4a10      	ldr	r2, [pc, #64]	; (8001558 <SB_Align_Samples+0xc4>)
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	4413      	add	r3, r2
 800151e:	edc3 7a00 	vstr	s15, [r3]
			aligned_index += 2;
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	3302      	adds	r3, #2
 8001526:	617b      	str	r3, [r7, #20]
		for(uint8_t j = 3; j < 27; j += 3) {
 8001528:	7c7b      	ldrb	r3, [r7, #17]
 800152a:	3303      	adds	r3, #3
 800152c:	747b      	strb	r3, [r7, #17]
 800152e:	7c7b      	ldrb	r3, [r7, #17]
 8001530:	2b1a      	cmp	r3, #26
 8001532:	d9c8      	bls.n	80014c6 <SB_Align_Samples+0x32>
	for (uint16_t i = 0; i < NUM_SAMPLES; i++) {
 8001534:	8a7b      	ldrh	r3, [r7, #18]
 8001536:	3301      	adds	r3, #1
 8001538:	827b      	strh	r3, [r7, #18]
 800153a:	8a7b      	ldrh	r3, [r7, #18]
 800153c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001540:	d3b8      	bcc.n	80014b4 <SB_Align_Samples+0x20>
		}
	}
}
 8001542:	bf00      	nop
 8001544:	bf00      	nop
 8001546:	371c      	adds	r7, #28
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	47000000 	.word	0x47000000
 8001554:	40533333 	.word	0x40533333
 8001558:	20003c4c 	.word	0x20003c4c

0800155c <SB_Get_Temperature_Readings>:

// Collects samples from sensor board temperature sensors.
void SB_Get_Temperature_Readings(Sensor_Board *sb) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	ADT7301_Init(sb->tmp_sensor, SB_SPIx);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	4918      	ldr	r1, [pc, #96]	; (80015cc <SB_Get_Temperature_Readings+0x70>)
 800156a:	4618      	mov	r0, r3
 800156c:	f7fe ffda 	bl	8000524 <ADT7301_Init>

	ADT7301_Wakeup(sb->tmp_sensor, TEMP1);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2100      	movs	r1, #0
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff f8be 	bl	80006f8 <ADT7301_Wakeup>
	ADT7301_Collect_Sample(sb->tmp_sensor, TEMP1);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f7fe ffde 	bl	8000544 <ADT7301_Collect_Sample>
	ADT7301_Shutdown(sb->tmp_sensor, TEMP1);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff f85e 	bl	8000650 <ADT7301_Shutdown>

	ADT7301_Wakeup(sb->tmp_sensor, TEMP2);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	2101      	movs	r1, #1
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff f8ac 	bl	80006f8 <ADT7301_Wakeup>
	ADT7301_Collect_Sample(sb->tmp_sensor, TEMP2);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	2101      	movs	r1, #1
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7fe ffcc 	bl	8000544 <ADT7301_Collect_Sample>
	ADT7301_Shutdown(sb->tmp_sensor, TEMP2);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	2101      	movs	r1, #1
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff f84c 	bl	8000650 <ADT7301_Shutdown>

//	ADT7301_Wakeup(sb->tmp_sensor, TEMP3);
//	ADT7301_Collect_Sample(sb->tmp_sensor, TEMP3);
//	ADT7301_Shutdown(sb->tmp_sensor, TEMP3);

	temperature = sb->tmp_sensor->samples;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	3304      	adds	r3, #4
 80015be:	4a04      	ldr	r2, [pc, #16]	; (80015d0 <SB_Get_Temperature_Readings+0x74>)
 80015c0:	6013      	str	r3, [r2, #0]
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40003c00 	.word	0x40003c00
 80015d0:	2000bc4c 	.word	0x2000bc4c

080015d4 <LL_DMA_SetDataTransferDirection>:
{
 80015d4:	b480      	push	{r7}
 80015d6:	b087      	sub	sp, #28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 80015e4:	4a0e      	ldr	r2, [pc, #56]	; (8001620 <LL_DMA_SetDataTransferDirection+0x4c>)
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	4413      	add	r3, r2
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	461a      	mov	r2, r3
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	4413      	add	r3, r2
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80015f8:	f023 0310 	bic.w	r3, r3, #16
 80015fc:	4908      	ldr	r1, [pc, #32]	; (8001620 <LL_DMA_SetDataTransferDirection+0x4c>)
 80015fe:	68ba      	ldr	r2, [r7, #8]
 8001600:	440a      	add	r2, r1
 8001602:	7812      	ldrb	r2, [r2, #0]
 8001604:	4611      	mov	r1, r2
 8001606:	697a      	ldr	r2, [r7, #20]
 8001608:	440a      	add	r2, r1
 800160a:	4611      	mov	r1, r2
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	4313      	orrs	r3, r2
 8001610:	600b      	str	r3, [r1, #0]
}
 8001612:	bf00      	nop
 8001614:	371c      	adds	r7, #28
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	08002bec 	.word	0x08002bec

08001624 <LL_DMA_SetMode>:
{
 8001624:	b480      	push	{r7}
 8001626:	b087      	sub	sp, #28
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8001634:	4a0d      	ldr	r2, [pc, #52]	; (800166c <LL_DMA_SetMode+0x48>)
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	4413      	add	r3, r2
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	461a      	mov	r2, r3
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	4413      	add	r3, r2
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f023 0220 	bic.w	r2, r3, #32
 8001648:	4908      	ldr	r1, [pc, #32]	; (800166c <LL_DMA_SetMode+0x48>)
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	440b      	add	r3, r1
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	4619      	mov	r1, r3
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	440b      	add	r3, r1
 8001656:	4619      	mov	r1, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	4313      	orrs	r3, r2
 800165c:	600b      	str	r3, [r1, #0]
}
 800165e:	bf00      	nop
 8001660:	371c      	adds	r7, #28
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	08002bec 	.word	0x08002bec

08001670 <LL_DMA_SetPeriphIncMode>:
{
 8001670:	b480      	push	{r7}
 8001672:	b087      	sub	sp, #28
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
    uint32_t dma_base_addr = (uint32_t)DMAx;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8001680:	4a0d      	ldr	r2, [pc, #52]	; (80016b8 <LL_DMA_SetPeriphIncMode+0x48>)
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	4413      	add	r3, r2
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	461a      	mov	r2, r3
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	4413      	add	r3, r2
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001694:	4908      	ldr	r1, [pc, #32]	; (80016b8 <LL_DMA_SetPeriphIncMode+0x48>)
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	440b      	add	r3, r1
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	4619      	mov	r1, r3
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	440b      	add	r3, r1
 80016a2:	4619      	mov	r1, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	4313      	orrs	r3, r2
 80016a8:	600b      	str	r3, [r1, #0]
}
 80016aa:	bf00      	nop
 80016ac:	371c      	adds	r7, #28
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	08002bec 	.word	0x08002bec

080016bc <LL_DMA_SetMemoryIncMode>:
{
 80016bc:	b480      	push	{r7}
 80016be:	b087      	sub	sp, #28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 80016cc:	4a0d      	ldr	r2, [pc, #52]	; (8001704 <LL_DMA_SetMemoryIncMode+0x48>)
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	4413      	add	r3, r2
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	4413      	add	r3, r2
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80016e0:	4908      	ldr	r1, [pc, #32]	; (8001704 <LL_DMA_SetMemoryIncMode+0x48>)
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	440b      	add	r3, r1
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	4619      	mov	r1, r3
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	440b      	add	r3, r1
 80016ee:	4619      	mov	r1, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	600b      	str	r3, [r1, #0]
}
 80016f6:	bf00      	nop
 80016f8:	371c      	adds	r7, #28
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	08002bec 	.word	0x08002bec

08001708 <LL_DMA_SetPeriphSize>:
{
 8001708:	b480      	push	{r7}
 800170a:	b087      	sub	sp, #28
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE, 
 8001718:	4a0d      	ldr	r2, [pc, #52]	; (8001750 <LL_DMA_SetPeriphSize+0x48>)
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	4413      	add	r3, r2
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	461a      	mov	r2, r3
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	4413      	add	r3, r2
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800172c:	4908      	ldr	r1, [pc, #32]	; (8001750 <LL_DMA_SetPeriphSize+0x48>)
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	440b      	add	r3, r1
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	4619      	mov	r1, r3
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	440b      	add	r3, r1
 800173a:	4619      	mov	r1, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4313      	orrs	r3, r2
 8001740:	600b      	str	r3, [r1, #0]
}
 8001742:	bf00      	nop
 8001744:	371c      	adds	r7, #28
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	08002bec 	.word	0x08002bec

08001754 <LL_DMA_SetMemorySize>:
{
 8001754:	b480      	push	{r7}
 8001756:	b087      	sub	sp, #28
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8001764:	4a0d      	ldr	r2, [pc, #52]	; (800179c <LL_DMA_SetMemorySize+0x48>)
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	4413      	add	r3, r2
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	461a      	mov	r2, r3
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	4413      	add	r3, r2
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001778:	4908      	ldr	r1, [pc, #32]	; (800179c <LL_DMA_SetMemorySize+0x48>)
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	440b      	add	r3, r1
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	4619      	mov	r1, r3
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	440b      	add	r3, r1
 8001786:	4619      	mov	r1, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4313      	orrs	r3, r2
 800178c:	600b      	str	r3, [r1, #0]
}
 800178e:	bf00      	nop
 8001790:	371c      	adds	r7, #28
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	08002bec 	.word	0x08002bec

080017a0 <LL_DMA_SetChannelPriorityLevel>:
{
 80017a0:	b480      	push	{r7}
 80017a2:	b087      	sub	sp, #28
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 80017b0:	4a0d      	ldr	r2, [pc, #52]	; (80017e8 <LL_DMA_SetChannelPriorityLevel+0x48>)
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	4413      	add	r3, r2
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	461a      	mov	r2, r3
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	4413      	add	r3, r2
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80017c4:	4908      	ldr	r1, [pc, #32]	; (80017e8 <LL_DMA_SetChannelPriorityLevel+0x48>)
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	440b      	add	r3, r1
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	4619      	mov	r1, r3
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	440b      	add	r3, r1
 80017d2:	4619      	mov	r1, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	600b      	str	r3, [r1, #0]
}
 80017da:	bf00      	nop
 80017dc:	371c      	adds	r7, #28
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	08002bec 	.word	0x08002bec

080017ec <LL_DMA_SetPeriphRequest>:
{
 80017ec:	b480      	push	{r7}
 80017ee:	b089      	sub	sp, #36	; 0x24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))->CSELR,
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	33a8      	adds	r3, #168	; 0xa8
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	210f      	movs	r1, #15
 8001804:	fa01 f303 	lsl.w	r3, r1, r3
 8001808:	43db      	mvns	r3, r3
 800180a:	401a      	ands	r2, r3
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	210f      	movs	r1, #15
 8001812:	fa01 f303 	lsl.w	r3, r1, r3
 8001816:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	fa93 f3a3 	rbit	r3, r3
 800181e:	617b      	str	r3, [r7, #20]
  return result;
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <LL_DMA_SetPeriphRequest+0x42>
    return 32U;
 800182a:	2320      	movs	r3, #32
 800182c:	e003      	b.n	8001836 <LL_DMA_SetPeriphRequest+0x4a>
  return __builtin_clz(value);
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	fab3 f383 	clz	r3, r3
 8001834:	b2db      	uxtb	r3, r3
 8001836:	4619      	mov	r1, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	408b      	lsls	r3, r1
 800183c:	68f9      	ldr	r1, [r7, #12]
 800183e:	31a8      	adds	r1, #168	; 0xa8
 8001840:	4313      	orrs	r3, r2
 8001842:	600b      	str	r3, [r1, #0]
}
 8001844:	bf00      	nop
 8001846:	3724      	adds	r7, #36	; 0x24
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <LL_AHB2_GRP1_EnableClock>:
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001858:	4b08      	ldr	r3, [pc, #32]	; (800187c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800185a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800185c:	4907      	ldr	r1, [pc, #28]	; (800187c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4313      	orrs	r3, r2
 8001862:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001864:	4b05      	ldr	r3, [pc, #20]	; (800187c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001866:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4013      	ands	r3, r2
 800186c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800186e:	68fb      	ldr	r3, [r7, #12]
}
 8001870:	bf00      	nop
 8001872:	3714      	adds	r7, #20
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	40021000 	.word	0x40021000

08001880 <LL_APB1_GRP1_EnableClock>:
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001888:	4b08      	ldr	r3, [pc, #32]	; (80018ac <LL_APB1_GRP1_EnableClock+0x2c>)
 800188a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800188c:	4907      	ldr	r1, [pc, #28]	; (80018ac <LL_APB1_GRP1_EnableClock+0x2c>)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4313      	orrs	r3, r2
 8001892:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001894:	4b05      	ldr	r3, [pc, #20]	; (80018ac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001896:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4013      	ands	r3, r2
 800189c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800189e:	68fb      	ldr	r3, [r7, #12]
}
 80018a0:	bf00      	nop
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	40021000 	.word	0x40021000

080018b0 <LL_SPI_Enable>:
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	601a      	str	r2, [r3, #0]
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <LL_SPI_Disable>:
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	601a      	str	r2, [r3, #0]
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <LL_SPI_SetStandard>:
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f023 0210 	bic.w	r2, r3, #16
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	431a      	orrs	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	605a      	str	r2, [r3, #4]
}
 800190a:	bf00      	nop
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr

08001916 <LL_SPI_SetClockPhase>:
{
 8001916:	b480      	push	{r7}
 8001918:	b083      	sub	sp, #12
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f023 0201 	bic.w	r2, r3, #1
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	431a      	orrs	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	601a      	str	r2, [r3, #0]
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <LL_SPI_SetClockPolarity>:
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f023 0202 	bic.w	r2, r3, #2
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	431a      	orrs	r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	601a      	str	r2, [r3, #0]
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr

08001962 <LL_SPI_DisableNSSPulseMgt>:
{
 8001962:	b480      	push	{r7}
 8001964:	b083      	sub	sp, #12
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f023 0208 	bic.w	r2, r3, #8
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	605a      	str	r2, [r3, #4]
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <LL_SPI_IsActiveFlag_RXNE>:
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	2b01      	cmp	r3, #1
 8001994:	d101      	bne.n	800199a <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001996:	2301      	movs	r3, #1
 8001998:	e000      	b.n	800199c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800199a:	2300      	movs	r3, #0
}
 800199c:	4618      	mov	r0, r3
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <LL_SPI_IsActiveFlag_TXE>:
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f003 0302 	and.w	r3, r3, #2
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d101      	bne.n	80019c0 <LL_SPI_IsActiveFlag_TXE+0x18>
 80019bc:	2301      	movs	r3, #1
 80019be:	e000      	b.n	80019c2 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <LL_SPI_IsActiveFlag_BSY>:
{
 80019ce:	b480      	push	{r7}
 80019d0:	b083      	sub	sp, #12
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019de:	2b80      	cmp	r3, #128	; 0x80
 80019e0:	d101      	bne.n	80019e6 <LL_SPI_IsActiveFlag_BSY+0x18>
 80019e2:	2301      	movs	r3, #1
 80019e4:	e000      	b.n	80019e8 <LL_SPI_IsActiveFlag_BSY+0x1a>
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <LL_SPI_GetTxFIFOLevel>:
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FTLVL));
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <LL_SPI_EnableIT_RXNE>:
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	605a      	str	r2, [r3, #4]
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <LL_SPI_EnableIT_TXE>:
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	605a      	str	r2, [r3, #4]
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <LL_SPI_EnableDMAReq_RX>:
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f043 0201 	orr.w	r2, r3, #1
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	605a      	str	r2, [r3, #4]
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <LL_SPI_DisableDMAReq_RX>:
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f023 0201 	bic.w	r2, r3, #1
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	605a      	str	r2, [r3, #4]
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <LL_SPI_EnableDMAReq_TX>:
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f043 0202 	orr.w	r2, r3, #2
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	605a      	str	r2, [r3, #4]
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <LL_SPI_DisableDMAReq_TX>:
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f023 0202 	bic.w	r2, r3, #2
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	605a      	str	r2, [r3, #4]
}
 8001ac4:	bf00      	nop
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	330c      	adds	r3, #12
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	b2db      	uxtb	r3, r3
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	460b      	mov	r3, r1
 8001af6:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	330c      	adds	r3, #12
 8001afc:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	78fa      	ldrb	r2, [r7, #3]
 8001b02:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8001b04:	bf00      	nop
 8001b06:	3714      	adds	r7, #20
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <LL_GPIO_ResetOutputPin>:
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b20:	bf00      	nop
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <MX_SPI3_Init>:

/* USER CODE END 0 */

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b090      	sub	sp, #64	; 0x40
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001b32:	f107 0318 	add.w	r3, r7, #24
 8001b36:	2228      	movs	r2, #40	; 0x28
 8001b38:	2100      	movs	r1, #0
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f001 f83e 	bl	8002bbc <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b40:	463b      	mov	r3, r7
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
 8001b4a:	60da      	str	r2, [r3, #12]
 8001b4c:	611a      	str	r2, [r3, #16]
 8001b4e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8001b50:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001b54:	f7ff fe94 	bl	8001880 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001b58:	2004      	movs	r0, #4
 8001b5a:	f7ff fe79 	bl	8001850 <LL_AHB2_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PC10   ------> SPI3_SCK
  PC11   ------> SPI3_MISO
  PC12   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8001b5e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001b62:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b64:	2302      	movs	r3, #2
 8001b66:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b70:	2300      	movs	r3, #0
 8001b72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8001b74:	2306      	movs	r3, #6
 8001b76:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b78:	463b      	mov	r3, r7
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	483d      	ldr	r0, [pc, #244]	; (8001c74 <MX_SPI3_Init+0x148>)
 8001b7e:	f000 fdf7 	bl	8002770 <LL_GPIO_Init>

  /* SPI3 DMA Init */

  /* SPI3_RX Init */
  LL_DMA_SetPeriphRequest(DMA2, LL_DMA_CHANNEL_1, LL_DMA_REQUEST_3);
 8001b82:	2203      	movs	r2, #3
 8001b84:	2100      	movs	r1, #0
 8001b86:	483c      	ldr	r0, [pc, #240]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001b88:	f7ff fe30 	bl	80017ec <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4839      	ldr	r0, [pc, #228]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001b92:	f7ff fd1f 	bl	80015d4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA2, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8001b96:	2200      	movs	r2, #0
 8001b98:	2100      	movs	r1, #0
 8001b9a:	4837      	ldr	r0, [pc, #220]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001b9c:	f7ff fe00 	bl	80017a0 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4834      	ldr	r0, [pc, #208]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001ba6:	f7ff fd3d 	bl	8001624 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8001baa:	2200      	movs	r2, #0
 8001bac:	2100      	movs	r1, #0
 8001bae:	4832      	ldr	r0, [pc, #200]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001bb0:	f7ff fd5e 	bl	8001670 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8001bb4:	2280      	movs	r2, #128	; 0x80
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	482f      	ldr	r0, [pc, #188]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001bba:	f7ff fd7f 	bl	80016bc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	482d      	ldr	r0, [pc, #180]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001bc4:	f7ff fda0 	bl	8001708 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2100      	movs	r1, #0
 8001bcc:	482a      	ldr	r0, [pc, #168]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001bce:	f7ff fdc1 	bl	8001754 <LL_DMA_SetMemorySize>

  /* SPI3_TX Init */
  LL_DMA_SetPeriphRequest(DMA2, LL_DMA_CHANNEL_2, LL_DMA_REQUEST_3);
 8001bd2:	2203      	movs	r2, #3
 8001bd4:	2101      	movs	r1, #1
 8001bd6:	4828      	ldr	r0, [pc, #160]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001bd8:	f7ff fe08 	bl	80017ec <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8001bdc:	2210      	movs	r2, #16
 8001bde:	2101      	movs	r1, #1
 8001be0:	4825      	ldr	r0, [pc, #148]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001be2:	f7ff fcf7 	bl	80015d4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA2, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8001be6:	2200      	movs	r2, #0
 8001be8:	2101      	movs	r1, #1
 8001bea:	4823      	ldr	r0, [pc, #140]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001bec:	f7ff fdd8 	bl	80017a0 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	4820      	ldr	r0, [pc, #128]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001bf6:	f7ff fd15 	bl	8001624 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	481e      	ldr	r0, [pc, #120]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001c00:	f7ff fd36 	bl	8001670 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8001c04:	2280      	movs	r2, #128	; 0x80
 8001c06:	2101      	movs	r1, #1
 8001c08:	481b      	ldr	r0, [pc, #108]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001c0a:	f7ff fd57 	bl	80016bc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2101      	movs	r1, #1
 8001c12:	4819      	ldr	r0, [pc, #100]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001c14:	f7ff fd78 	bl	8001708 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	4816      	ldr	r0, [pc, #88]	; (8001c78 <MX_SPI3_Init+0x14c>)
 8001c1e:	f7ff fd99 	bl	8001754 <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001c26:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001c2a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001c2c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001c30:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001c32:	2302      	movs	r3, #2
 8001c34:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001c36:	2301      	movs	r3, #1
 8001c38:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001c3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 8001c40:	2320      	movs	r3, #32
 8001c42:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001c44:	2300      	movs	r3, #0
 8001c46:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8001c4c:	2307      	movs	r3, #7
 8001c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8001c50:	f107 0318 	add.w	r3, r7, #24
 8001c54:	4619      	mov	r1, r3
 8001c56:	4809      	ldr	r0, [pc, #36]	; (8001c7c <MX_SPI3_Init+0x150>)
 8001c58:	f000 fe2e 	bl	80028b8 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	4807      	ldr	r0, [pc, #28]	; (8001c7c <MX_SPI3_Init+0x150>)
 8001c60:	f7ff fe46 	bl	80018f0 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI3);
 8001c64:	4805      	ldr	r0, [pc, #20]	; (8001c7c <MX_SPI3_Init+0x150>)
 8001c66:	f7ff fe7c 	bl	8001962 <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001c6a:	bf00      	nop
 8001c6c:	3740      	adds	r7, #64	; 0x40
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	48000800 	.word	0x48000800
 8001c78:	40020400 	.word	0x40020400
 8001c7c:	40003c00 	.word	0x40003c00

08001c80 <SPI_Enable_DMA_Rx_Request>:

/* USER CODE BEGIN 1 */

void SPI_Enable_DMA_Rx_Request(SPI_TypeDef *SPIx) {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
	LL_SPI_EnableDMAReq_RX(SPIx);
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f7ff fee1 	bl	8001a50 <LL_SPI_EnableDMAReq_RX>
}
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <SPI_Enable_DMA_Tx_Request>:

void SPI_Enable_DMA_Tx_Request(SPI_TypeDef *SPIx) {
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
	LL_SPI_EnableDMAReq_TX(SPIx);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff fef6 	bl	8001a90 <LL_SPI_EnableDMAReq_TX>
}
 8001ca4:	bf00      	nop
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <SPI_Disable_DMA_Requests>:

void SPI_Disable_DMA_Requests(SPI_TypeDef *SPIx) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
	LL_SPI_DisableDMAReq_RX(SPIx);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f7ff fedb 	bl	8001a70 <LL_SPI_DisableDMAReq_RX>
	LL_SPI_DisableDMAReq_TX(SPIx);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7ff fef8 	bl	8001ab0 <LL_SPI_DisableDMAReq_TX>
}
 8001cc0:	bf00      	nop
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <SPI_Enable_RXNE_TXE_Interrupts>:

void SPI_Enable_RXNE_TXE_Interrupts(SPI_TypeDef *SPIx) {
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
	LL_SPI_EnableIT_RXNE(SPIx);
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f7ff fe9d 	bl	8001a10 <LL_SPI_EnableIT_RXNE>
	LL_SPI_EnableIT_TXE(SPIx);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f7ff feaa 	bl	8001a30 <LL_SPI_EnableIT_TXE>
}
 8001cdc:	bf00      	nop
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <SPI_Start_Transfer>:

void SPI_Start_Transfer(SPI_TypeDef *SPIx) {
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
	LL_GPIO_ResetOutputPin(ADC_CS_GPIOx, ADC_CS_PIN);
 8001cec:	2102      	movs	r1, #2
 8001cee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cf2:	f7ff ff0d 	bl	8001b10 <LL_GPIO_ResetOutputPin>
	LL_SPI_Enable(SPIx);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f7ff fdda 	bl	80018b0 <LL_SPI_Enable>
}
 8001cfc:	bf00      	nop
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <SPI_TransmitReceive>:


void SPI_TransmitReceive(SPI_TypeDef *SPIx, uint8_t len, uint8_t *tx_buffer, uint8_t *rx_buffer) {
 8001d04:	b590      	push	{r4, r7, lr}
 8001d06:	b087      	sub	sp, #28
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	607a      	str	r2, [r7, #4]
 8001d0e:	603b      	str	r3, [r7, #0]
 8001d10:	460b      	mov	r3, r1
 8001d12:	72fb      	strb	r3, [r7, #11]
	LL_SPI_Enable(SPIx);
 8001d14:	68f8      	ldr	r0, [r7, #12]
 8001d16:	f7ff fdcb 	bl	80018b0 <LL_SPI_Enable>

	LL_SPI_TransmitData8(SPIx, tx_buffer[0]);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	4619      	mov	r1, r3
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	f7ff fee3 	bl	8001aec <LL_SPI_TransmitData8>

	for (int i = 0; i < len - 1; i++) {
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
 8001d2a:	e021      	b.n	8001d70 <SPI_TransmitReceive+0x6c>
	  while ( !LL_SPI_IsActiveFlag_TXE(SPIx) ); // wait until TXE is set
 8001d2c:	bf00      	nop
 8001d2e:	68f8      	ldr	r0, [r7, #12]
 8001d30:	f7ff fe3a 	bl	80019a8 <LL_SPI_IsActiveFlag_TXE>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f9      	beq.n	8001d2e <SPI_TransmitReceive+0x2a>
	  LL_SPI_TransmitData8(SPIx, tx_buffer[i + 1]);
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	4413      	add	r3, r2
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	4619      	mov	r1, r3
 8001d46:	68f8      	ldr	r0, [r7, #12]
 8001d48:	f7ff fed0 	bl	8001aec <LL_SPI_TransmitData8>
	  while ( !LL_SPI_IsActiveFlag_RXNE(SPIx) ); // wait until RXNE is set
 8001d4c:	bf00      	nop
 8001d4e:	68f8      	ldr	r0, [r7, #12]
 8001d50:	f7ff fe17 	bl	8001982 <LL_SPI_IsActiveFlag_RXNE>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d0f9      	beq.n	8001d4e <SPI_TransmitReceive+0x4a>
	  rx_buffer[i] = LL_SPI_ReceiveData8(SPIx); // read DR (clears RXNE)
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	18d4      	adds	r4, r2, r3
 8001d60:	68f8      	ldr	r0, [r7, #12]
 8001d62:	f7ff feb5 	bl	8001ad0 <LL_SPI_ReceiveData8>
 8001d66:	4603      	mov	r3, r0
 8001d68:	7023      	strb	r3, [r4, #0]
	for (int i = 0; i < len - 1; i++) {
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	617b      	str	r3, [r7, #20]
 8001d70:	7afb      	ldrb	r3, [r7, #11]
 8001d72:	3b01      	subs	r3, #1
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	dbd8      	blt.n	8001d2c <SPI_TransmitReceive+0x28>
	}

	while ( !LL_SPI_IsActiveFlag_RXNE(SPIx) ); // wait until RXNE is set
 8001d7a:	bf00      	nop
 8001d7c:	68f8      	ldr	r0, [r7, #12]
 8001d7e:	f7ff fe00 	bl	8001982 <LL_SPI_IsActiveFlag_RXNE>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d0f9      	beq.n	8001d7c <SPI_TransmitReceive+0x78>
	rx_buffer[len - 1] = LL_SPI_ReceiveData8(SPIx); // read DR (clears RXNE)
 8001d88:	7afb      	ldrb	r3, [r7, #11]
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	18d4      	adds	r4, r2, r3
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f7ff fe9d 	bl	8001ad0 <LL_SPI_ReceiveData8>
 8001d96:	4603      	mov	r3, r0
 8001d98:	7023      	strb	r3, [r4, #0]
}
 8001d9a:	bf00      	nop
 8001d9c:	371c      	adds	r7, #28
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd90      	pop	{r4, r7, pc}

08001da2 <SPI_Disable>:

void SPI_Disable(SPI_TypeDef *SPIx) {
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
	while (LL_SPI_GetTxFIFOLevel(SPIx) != LL_SPI_TX_FIFO_EMPTY); // wait for TX FIFO to become empty
 8001daa:	bf00      	nop
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f7ff fe21 	bl	80019f4 <LL_SPI_GetTxFIFOLevel>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d1f9      	bne.n	8001dac <SPI_Disable+0xa>
	while (LL_SPI_IsActiveFlag_BSY(SPIx)); // wait for BSY flag to go low
 8001db8:	bf00      	nop
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff fe07 	bl	80019ce <LL_SPI_IsActiveFlag_BSY>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d1f9      	bne.n	8001dba <SPI_Disable+0x18>
	LL_SPI_Disable(SPIx);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f7ff fd82 	bl	80018d0 <LL_SPI_Disable>
}
 8001dcc:	bf00      	nop
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <SPI_Set_Mode>:

void SPI_Set_Mode(SPI_mode mode, SPI_TypeDef *SPIx) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	6039      	str	r1, [r7, #0]
 8001dde:	71fb      	strb	r3, [r7, #7]
	if (mode == CPOL1_CPHA1) {
 8001de0:	79fb      	ldrb	r3, [r7, #7]
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d108      	bne.n	8001df8 <SPI_Set_Mode+0x24>
		LL_SPI_SetClockPolarity(SPIx, LL_SPI_POLARITY_HIGH);
 8001de6:	2102      	movs	r1, #2
 8001de8:	6838      	ldr	r0, [r7, #0]
 8001dea:	f7ff fda7 	bl	800193c <LL_SPI_SetClockPolarity>
		LL_SPI_SetClockPhase(SPIx, LL_SPI_PHASE_2EDGE);
 8001dee:	2101      	movs	r1, #1
 8001df0:	6838      	ldr	r0, [r7, #0]
 8001df2:	f7ff fd90 	bl	8001916 <LL_SPI_SetClockPhase>
	} else if (mode == CPOL0_CPHA1) {
		LL_SPI_SetClockPolarity(SPIx, LL_SPI_POLARITY_LOW);
		LL_SPI_SetClockPhase(SPIx, LL_SPI_PHASE_2EDGE);
	}
}
 8001df6:	e00a      	b.n	8001e0e <SPI_Set_Mode+0x3a>
	} else if (mode == CPOL0_CPHA1) {
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d107      	bne.n	8001e0e <SPI_Set_Mode+0x3a>
		LL_SPI_SetClockPolarity(SPIx, LL_SPI_POLARITY_LOW);
 8001dfe:	2100      	movs	r1, #0
 8001e00:	6838      	ldr	r0, [r7, #0]
 8001e02:	f7ff fd9b 	bl	800193c <LL_SPI_SetClockPolarity>
		LL_SPI_SetClockPhase(SPIx, LL_SPI_PHASE_2EDGE);
 8001e06:	2101      	movs	r1, #1
 8001e08:	6838      	ldr	r0, [r7, #0]
 8001e0a:	f7ff fd84 	bl	8001916 <LL_SPI_SetClockPhase>
}
 8001e0e:	bf00      	nop
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
	...

08001e18 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8001e20:	4b07      	ldr	r3, [pc, #28]	; (8001e40 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001e22:	695a      	ldr	r2, [r3, #20]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4013      	ands	r3, r2
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d101      	bne.n	8001e32 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e000      	b.n	8001e34 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	40010400 	.word	0x40010400

08001e44 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8001e4c:	4a04      	ldr	r2, [pc, #16]	; (8001e60 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6153      	str	r3, [r2, #20]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	40010400 	.word	0x40010400

08001e64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e68:	e7fe      	b.n	8001e68 <NMI_Handler+0x4>

08001e6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e6e:	e7fe      	b.n	8001e6e <HardFault_Handler+0x4>

08001e70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e74:	e7fe      	b.n	8001e74 <MemManage_Handler+0x4>

08001e76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e76:	b480      	push	{r7}
 8001e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e7a:	e7fe      	b.n	8001e7a <BusFault_Handler+0x4>

08001e7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e80:	e7fe      	b.n	8001e80 <UsageFault_Handler+0x4>

08001e82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e82:	b480      	push	{r7}
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eb0:	bf00      	nop
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr

08001eba <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_4) != RESET)
 8001ebe:	2010      	movs	r0, #16
 8001ec0:	f7ff ffaa 	bl	8001e18 <LL_EXTI_IsActiveFlag_0_31>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d004      	beq.n	8001ed4 <EXTI4_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_4);
 8001eca:	2010      	movs	r0, #16
 8001ecc:	f7ff ffba 	bl	8001e44 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_4 */
    ADC_DRDY_interrupt_handler();
 8001ed0:	f7fe fa64 	bl	800039c <ADC_DRDY_interrupt_handler>
    /* USER CODE END LL_EXTI_LINE_4 */
  }
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001ed4:	bf00      	nop
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */
	DMA_Transfer_Complete_RX_interrupt_handler();
 8001edc:	f7fe fe5a 	bl	8000b94 <DMA_Transfer_Complete_RX_interrupt_handler>
  /* USER CODE END DMA2_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8001ee0:	bf00      	nop
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */
	DMA_Transfer_Complete_TX_interrupt_handler();
 8001ee8:	f7fe fe74 	bl	8000bd4 <DMA_Transfer_Complete_TX_interrupt_handler>
  /* USER CODE END DMA2_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8001eec:	bf00      	nop
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ef4:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <SystemInit+0x20>)
 8001ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001efa:	4a05      	ldr	r2, [pc, #20]	; (8001f10 <SystemInit+0x20>)
 8001efc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	e000ed00 	.word	0xe000ed00

08001f14 <LL_APB1_GRP1_EnableClock>:
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001f1c:	4b08      	ldr	r3, [pc, #32]	; (8001f40 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f1e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001f20:	4907      	ldr	r1, [pc, #28]	; (8001f40 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001f28:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f2a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f32:	68fb      	ldr	r3, [r7, #12]
}
 8001f34:	bf00      	nop
 8001f36:	3714      	adds	r7, #20
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	40021000 	.word	0x40021000

08001f44 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	601a      	str	r2, [r3, #0]
}
 8001f58:	bf00      	nop
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8001f76:	f023 0307 	bic.w	r3, r3, #7
 8001f7a:	683a      	ldr	r2, [r7, #0]
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	609a      	str	r2, [r3, #8]
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
 8001f96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	605a      	str	r2, [r3, #4]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	609a      	str	r2, [r3, #8]
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001fda:	1d3b      	adds	r3, r7, #4
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001fe8:	2001      	movs	r0, #1
 8001fea:	f7ff ff93 	bl	8001f14 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 16;
 8001ff6:	2310      	movs	r3, #16
 8001ff8:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001ffe:	1d3b      	adds	r3, r7, #4
 8002000:	4619      	mov	r1, r3
 8002002:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002006:	f000 fce9 	bl	80029dc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 800200a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800200e:	f7ff ff99 	bl	8001f44 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002012:	2100      	movs	r1, #0
 8002014:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002018:	f7ff ffa4 	bl	8001f64 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 800201c:	2100      	movs	r1, #0
 800201e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002022:	f7ff ffb4 	bl	8001f8e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8002026:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800202a:	f7ff ffc3 	bl	8001fb4 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800202e:	bf00      	nop
 8002030:	3718      	adds	r7, #24
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
	...

08002038 <Reset_Handler>:
 8002038:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002070 <LoopForever+0x2>
 800203c:	f7ff ff58 	bl	8001ef0 <SystemInit>
 8002040:	480c      	ldr	r0, [pc, #48]	; (8002074 <LoopForever+0x6>)
 8002042:	490d      	ldr	r1, [pc, #52]	; (8002078 <LoopForever+0xa>)
 8002044:	4a0d      	ldr	r2, [pc, #52]	; (800207c <LoopForever+0xe>)
 8002046:	2300      	movs	r3, #0
 8002048:	e002      	b.n	8002050 <LoopCopyDataInit>

0800204a <CopyDataInit>:
 800204a:	58d4      	ldr	r4, [r2, r3]
 800204c:	50c4      	str	r4, [r0, r3]
 800204e:	3304      	adds	r3, #4

08002050 <LoopCopyDataInit>:
 8002050:	18c4      	adds	r4, r0, r3
 8002052:	428c      	cmp	r4, r1
 8002054:	d3f9      	bcc.n	800204a <CopyDataInit>
 8002056:	4a0a      	ldr	r2, [pc, #40]	; (8002080 <LoopForever+0x12>)
 8002058:	4c0a      	ldr	r4, [pc, #40]	; (8002084 <LoopForever+0x16>)
 800205a:	2300      	movs	r3, #0
 800205c:	e001      	b.n	8002062 <LoopFillZerobss>

0800205e <FillZerobss>:
 800205e:	6013      	str	r3, [r2, #0]
 8002060:	3204      	adds	r2, #4

08002062 <LoopFillZerobss>:
 8002062:	42a2      	cmp	r2, r4
 8002064:	d3fb      	bcc.n	800205e <FillZerobss>
 8002066:	f000 fd85 	bl	8002b74 <__libc_init_array>
 800206a:	f7ff f977 	bl	800135c <main>

0800206e <LoopForever>:
 800206e:	e7fe      	b.n	800206e <LoopForever>
 8002070:	20018000 	.word	0x20018000
 8002074:	20000000 	.word	0x20000000
 8002078:	20000004 	.word	0x20000004
 800207c:	08002bfc 	.word	0x08002bfc
 8002080:	20000004 	.word	0x20000004
 8002084:	2000bc74 	.word	0x2000bc74

08002088 <ADC1_2_IRQHandler>:
 8002088:	e7fe      	b.n	8002088 <ADC1_2_IRQHandler>
	...

0800208c <LL_EXTI_EnableIT_0_31>:
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002094:	4b05      	ldr	r3, [pc, #20]	; (80020ac <LL_EXTI_EnableIT_0_31+0x20>)
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	4904      	ldr	r1, [pc, #16]	; (80020ac <LL_EXTI_EnableIT_0_31+0x20>)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4313      	orrs	r3, r2
 800209e:	600b      	str	r3, [r1, #0]
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr
 80020ac:	40010400 	.word	0x40010400

080020b0 <LL_EXTI_EnableIT_32_63>:
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80020b8:	4b05      	ldr	r3, [pc, #20]	; (80020d0 <LL_EXTI_EnableIT_32_63+0x20>)
 80020ba:	6a1a      	ldr	r2, [r3, #32]
 80020bc:	4904      	ldr	r1, [pc, #16]	; (80020d0 <LL_EXTI_EnableIT_32_63+0x20>)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	620b      	str	r3, [r1, #32]
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	40010400 	.word	0x40010400

080020d4 <LL_EXTI_DisableIT_0_31>:
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80020dc:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <LL_EXTI_DisableIT_0_31+0x24>)
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	43db      	mvns	r3, r3
 80020e4:	4904      	ldr	r1, [pc, #16]	; (80020f8 <LL_EXTI_DisableIT_0_31+0x24>)
 80020e6:	4013      	ands	r3, r2
 80020e8:	600b      	str	r3, [r1, #0]
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	40010400 	.word	0x40010400

080020fc <LL_EXTI_DisableIT_32_63>:
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <LL_EXTI_DisableIT_32_63+0x24>)
 8002106:	6a1a      	ldr	r2, [r3, #32]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	43db      	mvns	r3, r3
 800210c:	4904      	ldr	r1, [pc, #16]	; (8002120 <LL_EXTI_DisableIT_32_63+0x24>)
 800210e:	4013      	ands	r3, r2
 8002110:	620b      	str	r3, [r1, #32]
}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	40010400 	.word	0x40010400

08002124 <LL_EXTI_EnableEvent_0_31>:
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800212c:	4b05      	ldr	r3, [pc, #20]	; (8002144 <LL_EXTI_EnableEvent_0_31+0x20>)
 800212e:	685a      	ldr	r2, [r3, #4]
 8002130:	4904      	ldr	r1, [pc, #16]	; (8002144 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4313      	orrs	r3, r2
 8002136:	604b      	str	r3, [r1, #4]
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	40010400 	.word	0x40010400

08002148 <LL_EXTI_EnableEvent_32_63>:
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8002150:	4b05      	ldr	r3, [pc, #20]	; (8002168 <LL_EXTI_EnableEvent_32_63+0x20>)
 8002152:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002154:	4904      	ldr	r1, [pc, #16]	; (8002168 <LL_EXTI_EnableEvent_32_63+0x20>)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4313      	orrs	r3, r2
 800215a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	40010400 	.word	0x40010400

0800216c <LL_EXTI_DisableEvent_0_31>:
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8002174:	4b06      	ldr	r3, [pc, #24]	; (8002190 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	43db      	mvns	r3, r3
 800217c:	4904      	ldr	r1, [pc, #16]	; (8002190 <LL_EXTI_DisableEvent_0_31+0x24>)
 800217e:	4013      	ands	r3, r2
 8002180:	604b      	str	r3, [r1, #4]
}
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	40010400 	.word	0x40010400

08002194 <LL_EXTI_DisableEvent_32_63>:
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800219c:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800219e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	43db      	mvns	r3, r3
 80021a4:	4904      	ldr	r1, [pc, #16]	; (80021b8 <LL_EXTI_DisableEvent_32_63+0x24>)
 80021a6:	4013      	ands	r3, r2
 80021a8:	624b      	str	r3, [r1, #36]	; 0x24
}
 80021aa:	bf00      	nop
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	40010400 	.word	0x40010400

080021bc <LL_EXTI_EnableRisingTrig_0_31>:
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80021c4:	4b05      	ldr	r3, [pc, #20]	; (80021dc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80021c6:	689a      	ldr	r2, [r3, #8]
 80021c8:	4904      	ldr	r1, [pc, #16]	; (80021dc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	608b      	str	r3, [r1, #8]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	40010400 	.word	0x40010400

080021e0 <LL_EXTI_EnableRisingTrig_32_63>:
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80021e8:	4b05      	ldr	r3, [pc, #20]	; (8002200 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80021ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021ec:	4904      	ldr	r1, [pc, #16]	; (8002200 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	628b      	str	r3, [r1, #40]	; 0x28
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr
 8002200:	40010400 	.word	0x40010400

08002204 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800220c:	4b06      	ldr	r3, [pc, #24]	; (8002228 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	43db      	mvns	r3, r3
 8002214:	4904      	ldr	r1, [pc, #16]	; (8002228 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002216:	4013      	ands	r3, r2
 8002218:	608b      	str	r3, [r1, #8]
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40010400 	.word	0x40010400

0800222c <LL_EXTI_DisableRisingTrig_32_63>:
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8002234:	4b06      	ldr	r3, [pc, #24]	; (8002250 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8002236:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	43db      	mvns	r3, r3
 800223c:	4904      	ldr	r1, [pc, #16]	; (8002250 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800223e:	4013      	ands	r3, r2
 8002240:	628b      	str	r3, [r1, #40]	; 0x28
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	40010400 	.word	0x40010400

08002254 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800225c:	4b05      	ldr	r3, [pc, #20]	; (8002274 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800225e:	68da      	ldr	r2, [r3, #12]
 8002260:	4904      	ldr	r1, [pc, #16]	; (8002274 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4313      	orrs	r3, r2
 8002266:	60cb      	str	r3, [r1, #12]
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	40010400 	.word	0x40010400

08002278 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8002280:	4b05      	ldr	r3, [pc, #20]	; (8002298 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8002282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002284:	4904      	ldr	r1, [pc, #16]	; (8002298 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4313      	orrs	r3, r2
 800228a:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	40010400 	.word	0x40010400

0800229c <LL_EXTI_DisableFallingTrig_0_31>:
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80022a4:	4b06      	ldr	r3, [pc, #24]	; (80022c0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80022a6:	68da      	ldr	r2, [r3, #12]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	43db      	mvns	r3, r3
 80022ac:	4904      	ldr	r1, [pc, #16]	; (80022c0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80022ae:	4013      	ands	r3, r2
 80022b0:	60cb      	str	r3, [r1, #12]
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	40010400 	.word	0x40010400

080022c4 <LL_EXTI_DisableFallingTrig_32_63>:
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80022cc:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80022ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	43db      	mvns	r3, r3
 80022d4:	4904      	ldr	r1, [pc, #16]	; (80022e8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80022d6:	4013      	ands	r3, r2
 80022d8:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	40010400 	.word	0x40010400

080022ec <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other value : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 80022f4:	2300      	movs	r3, #0
 80022f6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	7a1b      	ldrb	r3, [r3, #8]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f000 80d1 	beq.w	80024a4 <LL_EXTI_Init+0x1b8>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d063      	beq.n	80023d2 <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	7a5b      	ldrb	r3, [r3, #9]
 800230e:	2b02      	cmp	r3, #2
 8002310:	d01c      	beq.n	800234c <LL_EXTI_Init+0x60>
 8002312:	2b02      	cmp	r3, #2
 8002314:	dc25      	bgt.n	8002362 <LL_EXTI_Init+0x76>
 8002316:	2b00      	cmp	r3, #0
 8002318:	d002      	beq.n	8002320 <LL_EXTI_Init+0x34>
 800231a:	2b01      	cmp	r3, #1
 800231c:	d00b      	beq.n	8002336 <LL_EXTI_Init+0x4a>
 800231e:	e020      	b.n	8002362 <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff ff21 	bl	800216c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff feac 	bl	800208c <LL_EXTI_EnableIT_0_31>
          break;
 8002334:	e018      	b.n	8002368 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4618      	mov	r0, r3
 800233c:	f7ff feca 	bl	80020d4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff feed 	bl	8002124 <LL_EXTI_EnableEvent_0_31>
          break;
 800234a:	e00d      	b.n	8002368 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff fe9b 	bl	800208c <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff fee2 	bl	8002124 <LL_EXTI_EnableEvent_0_31>
          break;
 8002360:	e002      	b.n	8002368 <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 8002362:	2301      	movs	r3, #1
 8002364:	60fb      	str	r3, [r7, #12]
          break;
 8002366:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	7a9b      	ldrb	r3, [r3, #10]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d030      	beq.n	80023d2 <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	7a9b      	ldrb	r3, [r3, #10]
 8002374:	2b03      	cmp	r3, #3
 8002376:	d01c      	beq.n	80023b2 <LL_EXTI_Init+0xc6>
 8002378:	2b03      	cmp	r3, #3
 800237a:	dc25      	bgt.n	80023c8 <LL_EXTI_Init+0xdc>
 800237c:	2b01      	cmp	r3, #1
 800237e:	d002      	beq.n	8002386 <LL_EXTI_Init+0x9a>
 8002380:	2b02      	cmp	r3, #2
 8002382:	d00b      	beq.n	800239c <LL_EXTI_Init+0xb0>
 8002384:	e020      	b.n	80023c8 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff ff86 	bl	800229c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff ff11 	bl	80021bc <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800239a:	e01b      	b.n	80023d4 <LL_EXTI_Init+0xe8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff ff2f 	bl	8002204 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff ff52 	bl	8002254 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80023b0:	e010      	b.n	80023d4 <LL_EXTI_Init+0xe8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff ff00 	bl	80021bc <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff ff47 	bl	8002254 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80023c6:	e005      	b.n	80023d4 <LL_EXTI_Init+0xe8>
          default:
            status |= 0x02u;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f043 0302 	orr.w	r3, r3, #2
 80023ce:	60fb      	str	r3, [r7, #12]
            break;
 80023d0:	e000      	b.n	80023d4 <LL_EXTI_Init+0xe8>
        }
      }
 80023d2:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d078      	beq.n	80024ce <LL_EXTI_Init+0x1e2>
    {
      switch (EXTI_InitStruct->Mode)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	7a5b      	ldrb	r3, [r3, #9]
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d01c      	beq.n	800241e <LL_EXTI_Init+0x132>
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	dc25      	bgt.n	8002434 <LL_EXTI_Init+0x148>
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d002      	beq.n	80023f2 <LL_EXTI_Init+0x106>
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d00b      	beq.n	8002408 <LL_EXTI_Init+0x11c>
 80023f0:	e020      	b.n	8002434 <LL_EXTI_Init+0x148>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fecc 	bl	8002194 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fe55 	bl	80020b0 <LL_EXTI_EnableIT_32_63>
          break;
 8002406:	e01a      	b.n	800243e <LL_EXTI_Init+0x152>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff fe75 	bl	80020fc <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff fe96 	bl	8002148 <LL_EXTI_EnableEvent_32_63>
          break;
 800241c:	e00f      	b.n	800243e <LL_EXTI_Init+0x152>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff fe44 	bl	80020b0 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff fe8b 	bl	8002148 <LL_EXTI_EnableEvent_32_63>
          break;
 8002432:	e004      	b.n	800243e <LL_EXTI_Init+0x152>
        default:
          status |= 0x04u;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f043 0304 	orr.w	r3, r3, #4
 800243a:	60fb      	str	r3, [r7, #12]
          break;
 800243c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	7a9b      	ldrb	r3, [r3, #10]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d043      	beq.n	80024ce <LL_EXTI_Init+0x1e2>
      {
        switch (EXTI_InitStruct->Trigger)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	7a9b      	ldrb	r3, [r3, #10]
 800244a:	2b03      	cmp	r3, #3
 800244c:	d01c      	beq.n	8002488 <LL_EXTI_Init+0x19c>
 800244e:	2b03      	cmp	r3, #3
 8002450:	dc25      	bgt.n	800249e <LL_EXTI_Init+0x1b2>
 8002452:	2b01      	cmp	r3, #1
 8002454:	d002      	beq.n	800245c <LL_EXTI_Init+0x170>
 8002456:	2b02      	cmp	r3, #2
 8002458:	d00b      	beq.n	8002472 <LL_EXTI_Init+0x186>
 800245a:	e020      	b.n	800249e <LL_EXTI_Init+0x1b2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	4618      	mov	r0, r3
 8002462:	f7ff ff2f 	bl	80022c4 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	4618      	mov	r0, r3
 800246c:	f7ff feb8 	bl	80021e0 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8002470:	e02e      	b.n	80024d0 <LL_EXTI_Init+0x1e4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff fed8 	bl	800222c <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff fef9 	bl	8002278 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8002486:	e023      	b.n	80024d0 <LL_EXTI_Init+0x1e4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff fea7 	bl	80021e0 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff feee 	bl	8002278 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800249c:	e018      	b.n	80024d0 <LL_EXTI_Init+0x1e4>
          default:
            status = ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	60fb      	str	r3, [r7, #12]
            break;
 80024a2:	e015      	b.n	80024d0 <LL_EXTI_Init+0x1e4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff fe13 	bl	80020d4 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f7ff fe5a 	bl	800216c <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff fe1d 	bl	80020fc <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff fe64 	bl	8002194 <LL_EXTI_DisableEvent_32_63>
 80024cc:	e000      	b.n	80024d0 <LL_EXTI_Init+0x1e4>
      }
 80024ce:	bf00      	nop
  }

  return status;
 80024d0:	68fb      	ldr	r3, [r7, #12]
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <LL_GPIO_SetPinMode>:
{
 80024da:	b480      	push	{r7}
 80024dc:	b08b      	sub	sp, #44	; 0x2c
 80024de:	af00      	add	r7, sp, #0
 80024e0:	60f8      	str	r0, [r7, #12]
 80024e2:	60b9      	str	r1, [r7, #8]
 80024e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	fa93 f3a3 	rbit	r3, r3
 80024f4:	613b      	str	r3, [r7, #16]
  return result;
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d101      	bne.n	8002504 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8002500:	2320      	movs	r3, #32
 8002502:	e003      	b.n	800250c <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	fab3 f383 	clz	r3, r3
 800250a:	b2db      	uxtb	r3, r3
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	2103      	movs	r1, #3
 8002510:	fa01 f303 	lsl.w	r3, r1, r3
 8002514:	43db      	mvns	r3, r3
 8002516:	401a      	ands	r2, r3
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251c:	6a3b      	ldr	r3, [r7, #32]
 800251e:	fa93 f3a3 	rbit	r3, r3
 8002522:	61fb      	str	r3, [r7, #28]
  return result;
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252a:	2b00      	cmp	r3, #0
 800252c:	d101      	bne.n	8002532 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800252e:	2320      	movs	r3, #32
 8002530:	e003      	b.n	800253a <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8002532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002534:	fab3 f383 	clz	r3, r3
 8002538:	b2db      	uxtb	r3, r3
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	6879      	ldr	r1, [r7, #4]
 800253e:	fa01 f303 	lsl.w	r3, r1, r3
 8002542:	431a      	orrs	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	601a      	str	r2, [r3, #0]
}
 8002548:	bf00      	nop
 800254a:	372c      	adds	r7, #44	; 0x2c
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <LL_GPIO_SetPinOutputType>:
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	685a      	ldr	r2, [r3, #4]
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	43db      	mvns	r3, r3
 8002568:	401a      	ands	r2, r3
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	6879      	ldr	r1, [r7, #4]
 800256e:	fb01 f303 	mul.w	r3, r1, r3
 8002572:	431a      	orrs	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	605a      	str	r2, [r3, #4]
}
 8002578:	bf00      	nop
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <LL_GPIO_SetPinSpeed>:
{
 8002584:	b480      	push	{r7}
 8002586:	b08b      	sub	sp, #44	; 0x2c
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	689a      	ldr	r2, [r3, #8]
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	fa93 f3a3 	rbit	r3, r3
 800259e:	613b      	str	r3, [r7, #16]
  return result;
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80025aa:	2320      	movs	r3, #32
 80025ac:	e003      	b.n	80025b6 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	fab3 f383 	clz	r3, r3
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	2103      	movs	r1, #3
 80025ba:	fa01 f303 	lsl.w	r3, r1, r3
 80025be:	43db      	mvns	r3, r3
 80025c0:	401a      	ands	r2, r3
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c6:	6a3b      	ldr	r3, [r7, #32]
 80025c8:	fa93 f3a3 	rbit	r3, r3
 80025cc:	61fb      	str	r3, [r7, #28]
  return result;
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80025d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d101      	bne.n	80025dc <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80025d8:	2320      	movs	r3, #32
 80025da:	e003      	b.n	80025e4 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80025dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025de:	fab3 f383 	clz	r3, r3
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	6879      	ldr	r1, [r7, #4]
 80025e8:	fa01 f303 	lsl.w	r3, r1, r3
 80025ec:	431a      	orrs	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	609a      	str	r2, [r3, #8]
}
 80025f2:	bf00      	nop
 80025f4:	372c      	adds	r7, #44	; 0x2c
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <LL_GPIO_SetPinPull>:
{
 80025fe:	b480      	push	{r7}
 8002600:	b08b      	sub	sp, #44	; 0x2c
 8002602:	af00      	add	r7, sp, #0
 8002604:	60f8      	str	r0, [r7, #12]
 8002606:	60b9      	str	r1, [r7, #8]
 8002608:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	68da      	ldr	r2, [r3, #12]
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	fa93 f3a3 	rbit	r3, r3
 8002618:	613b      	str	r3, [r7, #16]
  return result;
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d101      	bne.n	8002628 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8002624:	2320      	movs	r3, #32
 8002626:	e003      	b.n	8002630 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	fab3 f383 	clz	r3, r3
 800262e:	b2db      	uxtb	r3, r3
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	2103      	movs	r1, #3
 8002634:	fa01 f303 	lsl.w	r3, r1, r3
 8002638:	43db      	mvns	r3, r3
 800263a:	401a      	ands	r2, r3
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002640:	6a3b      	ldr	r3, [r7, #32]
 8002642:	fa93 f3a3 	rbit	r3, r3
 8002646:	61fb      	str	r3, [r7, #28]
  return result;
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800264c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264e:	2b00      	cmp	r3, #0
 8002650:	d101      	bne.n	8002656 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002652:	2320      	movs	r3, #32
 8002654:	e003      	b.n	800265e <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002658:	fab3 f383 	clz	r3, r3
 800265c:	b2db      	uxtb	r3, r3
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	6879      	ldr	r1, [r7, #4]
 8002662:	fa01 f303 	lsl.w	r3, r1, r3
 8002666:	431a      	orrs	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	60da      	str	r2, [r3, #12]
}
 800266c:	bf00      	nop
 800266e:	372c      	adds	r7, #44	; 0x2c
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <LL_GPIO_SetAFPin_0_7>:
{
 8002678:	b480      	push	{r7}
 800267a:	b08b      	sub	sp, #44	; 0x2c
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	6a1a      	ldr	r2, [r3, #32]
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	fa93 f3a3 	rbit	r3, r3
 8002692:	613b      	str	r3, [r7, #16]
  return result;
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800269e:	2320      	movs	r3, #32
 80026a0:	e003      	b.n	80026aa <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	fab3 f383 	clz	r3, r3
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	210f      	movs	r1, #15
 80026ae:	fa01 f303 	lsl.w	r3, r1, r3
 80026b2:	43db      	mvns	r3, r3
 80026b4:	401a      	ands	r2, r3
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ba:	6a3b      	ldr	r3, [r7, #32]
 80026bc:	fa93 f3a3 	rbit	r3, r3
 80026c0:	61fb      	str	r3, [r7, #28]
  return result;
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80026c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d101      	bne.n	80026d0 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80026cc:	2320      	movs	r3, #32
 80026ce:	e003      	b.n	80026d8 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80026d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d2:	fab3 f383 	clz	r3, r3
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	6879      	ldr	r1, [r7, #4]
 80026dc:	fa01 f303 	lsl.w	r3, r1, r3
 80026e0:	431a      	orrs	r2, r3
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	621a      	str	r2, [r3, #32]
}
 80026e6:	bf00      	nop
 80026e8:	372c      	adds	r7, #44	; 0x2c
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr

080026f2 <LL_GPIO_SetAFPin_8_15>:
{
 80026f2:	b480      	push	{r7}
 80026f4:	b08b      	sub	sp, #44	; 0x2c
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	60f8      	str	r0, [r7, #12]
 80026fa:	60b9      	str	r1, [r7, #8]
 80026fc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	0a1b      	lsrs	r3, r3, #8
 8002706:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	fa93 f3a3 	rbit	r3, r3
 800270e:	613b      	str	r3, [r7, #16]
  return result;
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800271a:	2320      	movs	r3, #32
 800271c:	e003      	b.n	8002726 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	fab3 f383 	clz	r3, r3
 8002724:	b2db      	uxtb	r3, r3
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	210f      	movs	r1, #15
 800272a:	fa01 f303 	lsl.w	r3, r1, r3
 800272e:	43db      	mvns	r3, r3
 8002730:	401a      	ands	r2, r3
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	0a1b      	lsrs	r3, r3, #8
 8002736:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002738:	6a3b      	ldr	r3, [r7, #32]
 800273a:	fa93 f3a3 	rbit	r3, r3
 800273e:	61fb      	str	r3, [r7, #28]
  return result;
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800274a:	2320      	movs	r3, #32
 800274c:	e003      	b.n	8002756 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800274e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002750:	fab3 f383 	clz	r3, r3
 8002754:	b2db      	uxtb	r3, r3
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	fa01 f303 	lsl.w	r3, r1, r3
 800275e:	431a      	orrs	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002764:	bf00      	nop
 8002766:	372c      	adds	r7, #44	; 0x2c
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b088      	sub	sp, #32
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	fa93 f3a3 	rbit	r3, r3
 8002786:	60fb      	str	r3, [r7, #12]
  return result;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <LL_GPIO_Init+0x26>
    return 32U;
 8002792:	2320      	movs	r3, #32
 8002794:	e003      	b.n	800279e <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	fab3 f383 	clz	r3, r3
 800279c:	b2db      	uxtb	r3, r3
 800279e:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80027a0:	e048      	b.n	8002834 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	2101      	movs	r1, #1
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	fa01 f303 	lsl.w	r3, r1, r3
 80027ae:	4013      	ands	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d03a      	beq.n	800282e <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d003      	beq.n	80027c8 <LL_GPIO_Init+0x58>
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d10e      	bne.n	80027e6 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	461a      	mov	r2, r3
 80027ce:	69b9      	ldr	r1, [r7, #24]
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f7ff fed7 	bl	8002584 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	6819      	ldr	r1, [r3, #0]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	461a      	mov	r2, r3
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f7ff feb7 	bl	8002554 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	691b      	ldr	r3, [r3, #16]
 80027ea:	461a      	mov	r2, r3
 80027ec:	69b9      	ldr	r1, [r7, #24]
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7ff ff05 	bl	80025fe <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d111      	bne.n	8002820 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	2bff      	cmp	r3, #255	; 0xff
 8002800:	d807      	bhi.n	8002812 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	461a      	mov	r2, r3
 8002808:	69b9      	ldr	r1, [r7, #24]
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7ff ff34 	bl	8002678 <LL_GPIO_SetAFPin_0_7>
 8002810:	e006      	b.n	8002820 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	461a      	mov	r2, r3
 8002818:	69b9      	ldr	r1, [r7, #24]
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7ff ff69 	bl	80026f2 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	461a      	mov	r2, r3
 8002826:	69b9      	ldr	r1, [r7, #24]
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f7ff fe56 	bl	80024da <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	3301      	adds	r3, #1
 8002832:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	fa22 f303 	lsr.w	r3, r2, r3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1af      	bne.n	80027a2 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3720      	adds	r7, #32
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <LL_SPI_IsEnabled>:
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800285c:	2b40      	cmp	r3, #64	; 0x40
 800285e:	d101      	bne.n	8002864 <LL_SPI_IsEnabled+0x18>
 8002860:	2301      	movs	r3, #1
 8002862:	e000      	b.n	8002866 <LL_SPI_IsEnabled+0x1a>
 8002864:	2300      	movs	r3, #0
}
 8002866:	4618      	mov	r0, r3
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr

08002872 <LL_SPI_SetRxFIFOThreshold>:
{
 8002872:	b480      	push	{r7}
 8002874:	b083      	sub	sp, #12
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
 800287a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	431a      	orrs	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	605a      	str	r2, [r3, #4]
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <LL_SPI_SetCRCPolynomial>:
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	461a      	mov	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	611a      	str	r2, [r3, #16]
}
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7ff ffc0 	bl	800284c <LL_SPI_IsEnabled>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d145      	bne.n	800295e <LL_SPI_Init+0xa6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028da:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 80028de:	683a      	ldr	r2, [r7, #0]
 80028e0:	6811      	ldr	r1, [r2, #0]
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	6852      	ldr	r2, [r2, #4]
 80028e6:	4311      	orrs	r1, r2
 80028e8:	683a      	ldr	r2, [r7, #0]
 80028ea:	68d2      	ldr	r2, [r2, #12]
 80028ec:	4311      	orrs	r1, r2
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	6912      	ldr	r2, [r2, #16]
 80028f2:	4311      	orrs	r1, r2
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	6952      	ldr	r2, [r2, #20]
 80028f8:	4311      	orrs	r1, r2
 80028fa:	683a      	ldr	r2, [r7, #0]
 80028fc:	6992      	ldr	r2, [r2, #24]
 80028fe:	4311      	orrs	r1, r2
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	69d2      	ldr	r2, [r2, #28]
 8002904:	4311      	orrs	r1, r2
 8002906:	683a      	ldr	r2, [r7, #0]
 8002908:	6a12      	ldr	r2, [r2, #32]
 800290a:	430a      	orrs	r2, r1
 800290c:	431a      	orrs	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800291a:	f023 0304 	bic.w	r3, r3, #4
 800291e:	683a      	ldr	r2, [r7, #0]
 8002920:	6891      	ldr	r1, [r2, #8]
 8002922:	683a      	ldr	r2, [r7, #0]
 8002924:	6952      	ldr	r2, [r2, #20]
 8002926:	0c12      	lsrs	r2, r2, #16
 8002928:	430a      	orrs	r2, r1
 800292a:	431a      	orrs	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002938:	d204      	bcs.n	8002944 <LL_SPI_Init+0x8c>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 800293a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7ff ff97 	bl	8002872 <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800294c:	d105      	bne.n	800295a <LL_SPI_Init+0xa2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002952:	4619      	mov	r1, r3
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f7ff ff9f 	bl	8002898 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800295a:	2300      	movs	r3, #0
 800295c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800295e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002960:	4618      	mov	r0, r3
 8002962:	3710      	adds	r7, #16
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <LL_TIM_SetPrescaler>:
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	683a      	ldr	r2, [r7, #0]
 8002976:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <LL_TIM_SetAutoReload>:
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	683a      	ldr	r2, [r7, #0]
 8002992:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <LL_TIM_SetRepetitionCounter>:
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	631a      	str	r2, [r3, #48]	; 0x30
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	f043 0201 	orr.w	r2, r3, #1
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	615a      	str	r2, [r3, #20]
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4a3d      	ldr	r2, [pc, #244]	; (8002ae4 <LL_TIM_Init+0x108>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d013      	beq.n	8002a1c <LL_TIM_Init+0x40>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029fa:	d00f      	beq.n	8002a1c <LL_TIM_Init+0x40>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	4a3a      	ldr	r2, [pc, #232]	; (8002ae8 <LL_TIM_Init+0x10c>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d00b      	beq.n	8002a1c <LL_TIM_Init+0x40>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4a39      	ldr	r2, [pc, #228]	; (8002aec <LL_TIM_Init+0x110>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d007      	beq.n	8002a1c <LL_TIM_Init+0x40>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4a38      	ldr	r2, [pc, #224]	; (8002af0 <LL_TIM_Init+0x114>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d003      	beq.n	8002a1c <LL_TIM_Init+0x40>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a37      	ldr	r2, [pc, #220]	; (8002af4 <LL_TIM_Init+0x118>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d106      	bne.n	8002a2a <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a2d      	ldr	r2, [pc, #180]	; (8002ae4 <LL_TIM_Init+0x108>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d01f      	beq.n	8002a72 <LL_TIM_Init+0x96>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a38:	d01b      	beq.n	8002a72 <LL_TIM_Init+0x96>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a2a      	ldr	r2, [pc, #168]	; (8002ae8 <LL_TIM_Init+0x10c>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d017      	beq.n	8002a72 <LL_TIM_Init+0x96>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a29      	ldr	r2, [pc, #164]	; (8002aec <LL_TIM_Init+0x110>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d013      	beq.n	8002a72 <LL_TIM_Init+0x96>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a28      	ldr	r2, [pc, #160]	; (8002af0 <LL_TIM_Init+0x114>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d00f      	beq.n	8002a72 <LL_TIM_Init+0x96>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a27      	ldr	r2, [pc, #156]	; (8002af4 <LL_TIM_Init+0x118>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d00b      	beq.n	8002a72 <LL_TIM_Init+0x96>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a26      	ldr	r2, [pc, #152]	; (8002af8 <LL_TIM_Init+0x11c>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d007      	beq.n	8002a72 <LL_TIM_Init+0x96>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a25      	ldr	r2, [pc, #148]	; (8002afc <LL_TIM_Init+0x120>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d003      	beq.n	8002a72 <LL_TIM_Init+0x96>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a24      	ldr	r2, [pc, #144]	; (8002b00 <LL_TIM_Init+0x124>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d106      	bne.n	8002a80 <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f7ff ff79 	bl	8002984 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	881b      	ldrh	r3, [r3, #0]
 8002a96:	4619      	mov	r1, r3
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f7ff ff65 	bl	8002968 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a10      	ldr	r2, [pc, #64]	; (8002ae4 <LL_TIM_Init+0x108>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d00f      	beq.n	8002ac6 <LL_TIM_Init+0xea>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a12      	ldr	r2, [pc, #72]	; (8002af4 <LL_TIM_Init+0x118>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d00b      	beq.n	8002ac6 <LL_TIM_Init+0xea>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a11      	ldr	r2, [pc, #68]	; (8002af8 <LL_TIM_Init+0x11c>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d007      	beq.n	8002ac6 <LL_TIM_Init+0xea>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a10      	ldr	r2, [pc, #64]	; (8002afc <LL_TIM_Init+0x120>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d003      	beq.n	8002ac6 <LL_TIM_Init+0xea>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a0f      	ldr	r2, [pc, #60]	; (8002b00 <LL_TIM_Init+0x124>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d105      	bne.n	8002ad2 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	4619      	mov	r1, r3
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f7ff ff67 	bl	80029a0 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f7ff ff72 	bl	80029bc <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	40012c00 	.word	0x40012c00
 8002ae8:	40000400 	.word	0x40000400
 8002aec:	40000800 	.word	0x40000800
 8002af0:	40000c00 	.word	0x40000c00
 8002af4:	40013400 	.word	0x40013400
 8002af8:	40014000 	.word	0x40014000
 8002afc:	40014400 	.word	0x40014400
 8002b00:	40014800 	.word	0x40014800

08002b04 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b16:	4a07      	ldr	r2, [pc, #28]	; (8002b34 <LL_InitTick+0x30>)
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002b1c:	4b05      	ldr	r3, [pc, #20]	; (8002b34 <LL_InitTick+0x30>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b22:	4b04      	ldr	r3, [pc, #16]	; (8002b34 <LL_InitTick+0x30>)
 8002b24:	2205      	movs	r2, #5
 8002b26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr
 8002b34:	e000e010 	.word	0xe000e010

08002b38 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002b40:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f7ff ffdd 	bl	8002b04 <LL_InitTick>
}
 8002b4a:	bf00      	nop
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002b5c:	4a04      	ldr	r2, [pc, #16]	; (8002b70 <LL_SetSystemCoreClock+0x1c>)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6013      	str	r3, [r2, #0]
}
 8002b62:	bf00      	nop
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	20000000 	.word	0x20000000

08002b74 <__libc_init_array>:
 8002b74:	b570      	push	{r4, r5, r6, lr}
 8002b76:	4d0d      	ldr	r5, [pc, #52]	; (8002bac <__libc_init_array+0x38>)
 8002b78:	4c0d      	ldr	r4, [pc, #52]	; (8002bb0 <__libc_init_array+0x3c>)
 8002b7a:	1b64      	subs	r4, r4, r5
 8002b7c:	10a4      	asrs	r4, r4, #2
 8002b7e:	2600      	movs	r6, #0
 8002b80:	42a6      	cmp	r6, r4
 8002b82:	d109      	bne.n	8002b98 <__libc_init_array+0x24>
 8002b84:	4d0b      	ldr	r5, [pc, #44]	; (8002bb4 <__libc_init_array+0x40>)
 8002b86:	4c0c      	ldr	r4, [pc, #48]	; (8002bb8 <__libc_init_array+0x44>)
 8002b88:	f000 f820 	bl	8002bcc <_init>
 8002b8c:	1b64      	subs	r4, r4, r5
 8002b8e:	10a4      	asrs	r4, r4, #2
 8002b90:	2600      	movs	r6, #0
 8002b92:	42a6      	cmp	r6, r4
 8002b94:	d105      	bne.n	8002ba2 <__libc_init_array+0x2e>
 8002b96:	bd70      	pop	{r4, r5, r6, pc}
 8002b98:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b9c:	4798      	blx	r3
 8002b9e:	3601      	adds	r6, #1
 8002ba0:	e7ee      	b.n	8002b80 <__libc_init_array+0xc>
 8002ba2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ba6:	4798      	blx	r3
 8002ba8:	3601      	adds	r6, #1
 8002baa:	e7f2      	b.n	8002b92 <__libc_init_array+0x1e>
 8002bac:	08002bf4 	.word	0x08002bf4
 8002bb0:	08002bf4 	.word	0x08002bf4
 8002bb4:	08002bf4 	.word	0x08002bf4
 8002bb8:	08002bf8 	.word	0x08002bf8

08002bbc <memset>:
 8002bbc:	4402      	add	r2, r0
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d100      	bne.n	8002bc6 <memset+0xa>
 8002bc4:	4770      	bx	lr
 8002bc6:	f803 1b01 	strb.w	r1, [r3], #1
 8002bca:	e7f9      	b.n	8002bc0 <memset+0x4>

08002bcc <_init>:
 8002bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bce:	bf00      	nop
 8002bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bd2:	bc08      	pop	{r3}
 8002bd4:	469e      	mov	lr, r3
 8002bd6:	4770      	bx	lr

08002bd8 <_fini>:
 8002bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bda:	bf00      	nop
 8002bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bde:	bc08      	pop	{r3}
 8002be0:	469e      	mov	lr, r3
 8002be2:	4770      	bx	lr
