package writebackcoh

import (
	"fmt"

	"github.com/sarchlab/akita/v4/mem/cache/writebackcoh/internal"
	"github.com/sarchlab/akita/v4/mem/mem"
	"github.com/sarchlab/akita/v4/mem/vm"

	"github.com/sarchlab/akita/v4/pipelining"
	"github.com/sarchlab/akita/v4/sim"
)

// A Builder can build writeback caches
type Builder struct {
	engine   sim.Engine
	freq     sim.Freq
	deviceID int

	addressToPortMapper mem.AddressToPortMapper
	wayAssociativity    int
	log2BlockSize       uint64
	log2PageSize        uint64
	log2UnitSize        uint64

	interleaving          bool
	numInterleavingBlock  int
	interleavingUnitCount int
	interleavingUnitIndex int

	byteSize            uint64
	numMSHREntry        int
	numReqPerCycle      int
	writeBufferCapacity int
	maxInflightFetch    int
	maxInflightEviction int

	cohDirLatency int
	dirLatency    int
	bankLatency   int

	addressMapperType string

	DirtyMask *[]map[vm.PID]map[uint64][]uint8
	ReadMask  *[]map[vm.PID]map[uint64][]uint8
}

// MakeBuilder creates a new builder with default configurations.
func MakeBuilder() Builder {
	return Builder{
		freq:                1 * sim.GHz,
		wayAssociativity:    4,
		log2BlockSize:       6,
		byteSize:            512 * mem.KB,
		numMSHREntry:        16,
		numReqPerCycle:      1,
		writeBufferCapacity: 1024,
		maxInflightFetch:    128,
		maxInflightEviction: 128,
		bankLatency:         10,
	}
}

func (b Builder) WithDeviceID(id int) Builder {
	b.deviceID = id
	return b
}

// WithEngine sets the engine to be used by the caches.
func (b Builder) WithEngine(engine sim.Engine) Builder {
	b.engine = engine
	return b
}

// WithFreq sets the frequency to be used by the caches.
func (b Builder) WithFreq(freq sim.Freq) Builder {
	b.freq = freq
	return b
}

// WithWayAssociativity sets the way associativity.
func (b Builder) WithWayAssociativity(n int) Builder {
	b.wayAssociativity = n
	return b
}

// WithLog2BlockSize sets the cache line size as the power of 2.
func (b Builder) WithLog2BlockSize(n uint64) Builder {
	b.log2BlockSize = n
	return b
}

// WithLog2BlockSize sets the cache line size as the power of 2.
func (b Builder) WithLog2PageSize(n uint64) Builder {
	b.log2PageSize = n
	return b
}

// WithLog2BlockSize sets the cache line size as the power of 2.
func (b Builder) WithLog2UnitSize(n uint64) Builder {
	b.log2UnitSize = n
	return b
}

// WithNumMSHREntry sets the number of MSHR entries.
func (b Builder) WithNumMSHREntry(n int) Builder {
	b.numMSHREntry = n
	return b
}

// WithAddressToPortMapper sets the AddressToPortMapper to be used.
func (b Builder) WithAddressToPortMapper(f mem.AddressToPortMapper) Builder {
	b.addressToPortMapper = f
	return b
}

// WithNumReqPerCycle sets the number of requests that can be processed by the
// cache in each cycle.
func (b Builder) WithNumReqPerCycle(n int) Builder {
	b.numReqPerCycle = n
	return b
}

// WithByteSize set the size of the cache.
func (b Builder) WithByteSize(byteSize uint64) Builder {
	b.byteSize = byteSize
	return b
}

// WithInterleaving sets the size that the cache is interleaved.
func (b Builder) WithInterleaving(
	numBlock, unitCount, unitIndex int,
) Builder {
	b.interleaving = true
	b.numInterleavingBlock = numBlock
	b.interleavingUnitCount = unitCount
	b.interleavingUnitIndex = unitIndex

	return b
}

// WithWriteBufferSize sets the number of cach lines that can reside in the
// writebuffer.
func (b Builder) WithWriteBufferSize(n int) Builder {
	b.writeBufferCapacity = n
	return b
}

// WithMaxInflightFetch sets the number of concurrent fetch that the write-back
// cache can issue at the same time.
func (b Builder) WithMaxInflightFetch(n int) Builder {
	b.maxInflightFetch = n
	return b
}

// WithMaxInflightEviction sets the number of concurrent eviction that the
// write buffer can write to a low-level module.
func (b Builder) WithMaxInflightEviction(n int) Builder {
	b.maxInflightEviction = n
	return b
}

// WithDirectoryLatency sets the number of cycles required to access the
// directory.
func (b Builder) WithCoherenceDirectoryLatency(n int) Builder {
	b.cohDirLatency = n
	return b
}

// WithDirectoryLatency sets the number of cycles required to access the
// directory.
func (b Builder) WithDirectoryLatency(n int) Builder {
	b.dirLatency = n
	return b
}

// WithBankLatency sets the number of cycles required to process each can
// read/write operation.
func (b Builder) WithBankLatency(n int) Builder {
	b.bankLatency = n
	return b
}

func (b Builder) WithAddressMapperType(t string) Builder {
	b.addressMapperType = t
	return b
}

func (b Builder) WithRemotePorts(ports ...sim.RemotePort) Builder {
	if b.addressMapperType == "single" {
		if len(ports) != 1 {
			panic("single address mapper requires exactly 1 port")
		}

		b.addressToPortMapper = &mem.SinglePortMapper{Port: ports[0]}
	} else if b.addressMapperType == "interleaved" {
		finder := mem.NewInterleavedAddressPortMapper(256)
		finder.LowModules = append(finder.LowModules, ports...)
		b.addressToPortMapper = finder
	} else if b.addressMapperType == "custom" {
		finder := mem.NewL2BottomMapper()
		finder.LocalBank = ports[0]
	} else {
		panic("unknown address mapper type")
	}

	return b
}

func (b Builder) WithDirtyMask(mask *[]map[vm.PID]map[uint64][]uint8) Builder {
	b.DirtyMask = mask
	return b
}

func (b Builder) WithReadMask(mask *[]map[vm.PID]map[uint64][]uint8) Builder {
	b.ReadMask = mask
	return b
}

// Build creates a usable writeback cache.
func (b Builder) Build(name string) *Comp {
	cache := new(Comp)
	cache.name = name
	cache.TickingComponent = sim.NewTickingComponent(
		name, b.engine, b.freq, cache)
	cache.deviceID = b.deviceID

	b.configureCache(cache)
	b.createPorts(cache)
	b.createInternalStages(cache)
	b.createInternalBuffers(cache)

	middleware := &middleware{Comp: cache}
	cache.AddMiddleware(middleware)

	return cache
}

func (b *Builder) configureCache(cacheModule *Comp) {
	blockSize := 1 << b.log2BlockSize
	vimctimFinder := internal.NewLRUVictimFinder()
	numSet := int(b.byteSize / uint64(b.wayAssociativity*blockSize))
	directory := internal.NewDirectory(
		numSet, b.wayAssociativity, blockSize, vimctimFinder)

	if b.interleaving {
		directory.AddrConverter = &mem.InterleavingConverter{
			InterleavingSize: uint64(b.numInterleavingBlock) *
				(1 << b.log2BlockSize),
			TotalNumOfElements:  b.interleavingUnitCount,
			CurrentElementIndex: b.interleavingUnitIndex,
		}

		// fmt.Printf("[CohDir %d Builder]\tBuild directory %d %d %d\n",
		// 	b.deviceID, uint64(b.numInterleavingBlock)*(1<<b.log2BlockSize), b.interleavingUnitCount, b.interleavingUnitIndex)
	}

	mshr := internal.NewMSHR(b.numMSHREntry, b.log2UnitSize)
	storage := mem.NewStorage(b.byteSize)

	cacheModule.log2PageSize = b.log2PageSize
	cacheModule.log2BlockSize = b.log2BlockSize
	cacheModule.log2UnitSize = b.log2UnitSize
	cacheModule.numReqPerCycle = b.numReqPerCycle
	cacheModule.directory = directory
	cacheModule.mshr = mshr
	cacheModule.maxLocalMshr = b.numMSHREntry * 3 / 4
	cacheModule.storage = storage

	if b.addressToPortMapper == nil {
		panic(
			"addressToPortMapper is nil. " +
				"WithRemotePorts or WithAddressMapperType not set",
		)
	}

	cacheModule.addressToPortMapper = b.addressToPortMapper
	cacheModule.state = cacheStateRunning
	cacheModule.evictingList = make(map[uint64]bool)

	// Method D: miss-reason tracking — initialize empty.
	cacheModule.seenAddrs = make(map[missTrackerKey]struct{})
	cacheModule.lastEvictionReason = make(map[missTrackerKey]string)

	cacheModule.DirtyMask = b.DirtyMask
	cacheModule.ReadMask = b.ReadMask
}

func (b *Builder) createPorts(cache *Comp) {
	cache.topPort = sim.NewPort(cache,
		cache.numReqPerCycle*2, cache.numReqPerCycle*2,
		cache.Name()+".ToTop")
	cache.AddPort("Top", cache.topPort)

	cache.remoteTopPort = sim.NewPort(cache,
		cache.numReqPerCycle*2, cache.numReqPerCycle*2,
		cache.Name()+".ToRemoteTop")
	cache.AddPort("RemoteTop", cache.remoteTopPort)

	cache.bottomPort = sim.NewPort(cache,
		cache.numReqPerCycle*2, cache.numReqPerCycle*2,
		cache.Name()+".BottomPort")
	cache.AddPort("Bottom", cache.bottomPort)

	cache.controlPort = sim.NewPort(cache,
		cache.numReqPerCycle*2, cache.numReqPerCycle*2,
		cache.Name()+".ControlPort")
	cache.AddPort("Control", cache.controlPort)
}

func (b *Builder) createInternalStages(cache *Comp) {
	cache.topParser = &topParser{cache: cache}
	b.buildDirectoryStage(cache)
	b.buildBankStages(cache)
	cache.mshrStage = &mshrStage{cache: cache}
	cache.flusher = &flusher{cache: cache}
	cache.writeBuffer = &writeBufferStage{
		cache:               cache,
		writeBufferCapacity: b.writeBufferCapacity,
		maxInflightFetch:    b.maxInflightFetch,
		maxInflightEviction: b.maxInflightEviction,
	}
}

func (b *Builder) buildDirectoryStage(cache *Comp) {
	// 1. 내부(Local) 요청을 처리하기 위한 파이프라인과 버퍼 생성
	localBuf := sim.NewBuffer(
		cache.Name()+".LocalDirectoryStageInternalBuffer",
		b.numReqPerCycle,
	)
	localPipeline := pipelining.
		MakeBuilder().
		WithCyclePerStage(1).
		WithNumStage(b.dirLatency).
		WithPipelineWidth(b.numReqPerCycle).
		WithPostPipelineBuffer(localBuf).
		Build(cache.Name() + ".Dir.LocalPipeline")

	// 2. 외부(Remote) 요청을 처리하기 위한 파이프라인과 버퍼 생성
	remoteBuf := sim.NewBuffer(
		cache.Name()+".RemoteDirectoryStageInternalBuffer",
		b.numReqPerCycle,
	)
	remotePipeline := pipelining.
		MakeBuilder().
		WithCyclePerStage(1).
		WithNumStage(b.dirLatency).
		WithPipelineWidth(b.numReqPerCycle). // 필요시 Remote의 Width를 더 넓게 줄 수도 있습니다.
		WithPostPipelineBuffer(remoteBuf).
		Build(cache.Name() + ".Dir.RemotePipeline")

	// 3. directoryStage 구조체 초기화 및 할당
	cache.dirStage = &directoryStage{
		cache:          cache,
		localPipeline:  localPipeline,
		remotePipeline: remotePipeline,
		localBuf:       localBuf,
		remoteBuf:      remoteBuf,
		activeBuf:      localBuf, // [추가] 현재 활성화된 버퍼를 가리키는 포인터 (Local이 기본)
		returnFalse0:   "",
		returnFalse1:   "",
	}
}

func (b *Builder) buildBankStages(cache *Comp) {
	cache.bankStages = make([]*bankStage, 1)

	laneWidth := b.numReqPerCycle
	if laneWidth == 1 {
		laneWidth = 2
	}

	buf := &bufferImpl{
		name:     fmt.Sprintf("%s.Bank.PostPipelineBuffer", cache.Name()),
		capacity: laneWidth,
	}
	pipeline := pipelining.
		MakeBuilder().
		WithCyclePerStage(1).
		WithNumStage(b.bankLatency).
		WithPipelineWidth(laneWidth).
		WithPostPipelineBuffer(buf).
		Build(fmt.Sprintf("%s.Bank.Pipeline", cache.Name()))
	cache.bankStages[0] = &bankStage{
		cache:           cache,
		bankID:          0,
		pipeline:        pipeline,
		postPipelineBuf: buf,
		pipelineWidth:   laneWidth,
	}
}

func (b *Builder) createInternalBuffers(cache *Comp) {
	cache.cohDirStageBuffer = sim.NewBuffer(
		cache.Name()+".CohDirStageBuffer",
		cache.numReqPerCycle,
	)
	cache.dirStageBuffer = sim.NewBuffer( // coherence directoy to directory
		cache.Name()+".DirStageBuffer",
		cache.numReqPerCycle,
	)
	cache.remoteDirStageBuffer = sim.NewBuffer( // coherence directoy to directory
		cache.Name()+".RemoteDirStageBuffer",
		cache.numReqPerCycle,
	)
	cache.dirToBankBuffers = make([]sim.Buffer, 1)
	cache.dirToBankBuffers[0] = sim.NewBuffer(
		cache.Name()+".DirToBankBuffer",
		cache.numReqPerCycle,
	)
	cache.writeBufferToBankBuffers = make([]sim.Buffer, 1)
	cache.writeBufferToBankBuffers[0] = sim.NewBuffer(
		cache.Name()+".WriteBufferToBankBuffer",
		cache.numReqPerCycle,
	)
	cache.mshrStageBuffer = sim.NewBuffer(
		cache.Name()+".MSHRStageBuffer",
		cache.numReqPerCycle,
	)
	cache.writeBufferBuffer = sim.NewBuffer(
		cache.Name()+".WriteBufferBuffer",
		cache.numReqPerCycle,
	)
	// [FIX: head-of-line] writeBufferFetch 항목 전용 버퍼.
	// writeBufferBuffer(eviction 전용)와 분리하여 fetch 블로킹이
	// finalizeBankEviction을 막는 순환 의존성을 제거한다.
	cache.writeBufferFetchBuffer = sim.NewBuffer(
		cache.Name()+".WriteBufferFetchBuffer",
		cache.numReqPerCycle,
	)
}
