// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        in_r_TDATA_blk_n,
        out_r_TDATA_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 30'd1;
parameter    ap_ST_fsm_pp0_stage1 = 30'd2;
parameter    ap_ST_fsm_pp0_stage9 = 30'd4;
parameter    ap_ST_fsm_pp0_stage2 = 30'd8;
parameter    ap_ST_fsm_pp0_stage3 = 30'd16;
parameter    ap_ST_fsm_pp0_stage4 = 30'd32;
parameter    ap_ST_fsm_pp0_stage5 = 30'd64;
parameter    ap_ST_fsm_pp0_stage6 = 30'd128;
parameter    ap_ST_fsm_pp0_stage7 = 30'd256;
parameter    ap_ST_fsm_pp0_stage8 = 30'd512;
parameter    ap_ST_fsm_pp0_stage10 = 30'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 30'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 30'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 30'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 30'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 30'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 30'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 30'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 30'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 30'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 30'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 30'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 30'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 30'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 30'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 30'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 30'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 30'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 30'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 30'd536870912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [63:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [7:0] in_r_TKEEP;
input  [7:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
output  [127:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [15:0] out_r_TKEEP;
output  [15:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
output   in_r_TDATA_blk_n;
output   out_r_TDATA_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_r_TREADY;
reg out_r_TVALID;
reg in_r_TDATA_blk_n;
reg out_r_TDATA_blk_n;

(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state31_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_11001;
reg   [31:0] l1_iteration;
reg   [15:0] l1_write_col_offset;
reg   [7:0] l1_write_row_offset;
reg   [7:0] l1_channel_idx;
reg   [15:0] l1_read_col_offset;
reg   [8:0] l1_stripes_0_0_address0;
reg    l1_stripes_0_0_ce0;
wire   [7:0] l1_stripes_0_0_q0;
reg   [8:0] l1_stripes_0_0_address1;
reg    l1_stripes_0_0_ce1;
reg    l1_stripes_0_0_we1;
reg   [7:0] l1_stripes_0_0_d1;
wire   [7:0] l1_stripes_0_0_q1;
reg   [8:0] l1_stripes_0_1_address0;
reg    l1_stripes_0_1_ce0;
wire   [7:0] l1_stripes_0_1_q0;
reg   [8:0] l1_stripes_0_1_address1;
reg    l1_stripes_0_1_ce1;
reg    l1_stripes_0_1_we1;
reg   [7:0] l1_stripes_0_1_d1;
wire   [7:0] l1_stripes_0_1_q1;
reg   [8:0] l1_stripes_0_2_address0;
reg    l1_stripes_0_2_ce0;
wire   [7:0] l1_stripes_0_2_q0;
reg   [8:0] l1_stripes_0_2_address1;
reg    l1_stripes_0_2_ce1;
reg    l1_stripes_0_2_we1;
reg   [7:0] l1_stripes_0_2_d1;
wire   [7:0] l1_stripes_0_2_q1;
reg   [8:0] l1_stripes_0_3_address0;
reg    l1_stripes_0_3_ce0;
wire   [7:0] l1_stripes_0_3_q0;
reg   [8:0] l1_stripes_0_3_address1;
reg    l1_stripes_0_3_ce1;
reg    l1_stripes_0_3_we1;
reg   [7:0] l1_stripes_0_3_d1;
wire   [7:0] l1_stripes_0_3_q1;
reg   [8:0] l1_stripes_0_4_address0;
reg    l1_stripes_0_4_ce0;
wire   [7:0] l1_stripes_0_4_q0;
reg   [8:0] l1_stripes_0_4_address1;
reg    l1_stripes_0_4_ce1;
reg    l1_stripes_0_4_we1;
reg   [7:0] l1_stripes_0_4_d1;
wire   [7:0] l1_stripes_0_4_q1;
reg   [8:0] l1_stripes_0_5_address0;
reg    l1_stripes_0_5_ce0;
wire   [7:0] l1_stripes_0_5_q0;
reg   [8:0] l1_stripes_0_5_address1;
reg    l1_stripes_0_5_ce1;
reg    l1_stripes_0_5_we1;
reg   [7:0] l1_stripes_0_5_d1;
wire   [7:0] l1_stripes_0_5_q1;
reg   [8:0] l1_stripes_1_0_address0;
reg    l1_stripes_1_0_ce0;
wire   [7:0] l1_stripes_1_0_q0;
reg   [8:0] l1_stripes_1_0_address1;
reg    l1_stripes_1_0_ce1;
reg    l1_stripes_1_0_we1;
reg   [7:0] l1_stripes_1_0_d1;
wire   [7:0] l1_stripes_1_0_q1;
reg   [8:0] l1_stripes_1_1_address0;
reg    l1_stripes_1_1_ce0;
wire   [7:0] l1_stripes_1_1_q0;
reg   [8:0] l1_stripes_1_1_address1;
reg    l1_stripes_1_1_ce1;
reg    l1_stripes_1_1_we1;
reg   [7:0] l1_stripes_1_1_d1;
wire   [7:0] l1_stripes_1_1_q1;
reg   [8:0] l1_stripes_1_2_address0;
reg    l1_stripes_1_2_ce0;
wire   [7:0] l1_stripes_1_2_q0;
reg   [8:0] l1_stripes_1_2_address1;
reg    l1_stripes_1_2_ce1;
reg    l1_stripes_1_2_we1;
reg   [7:0] l1_stripes_1_2_d1;
wire   [7:0] l1_stripes_1_2_q1;
reg   [8:0] l1_stripes_1_3_address0;
reg    l1_stripes_1_3_ce0;
wire   [7:0] l1_stripes_1_3_q0;
reg   [8:0] l1_stripes_1_3_address1;
reg    l1_stripes_1_3_ce1;
reg    l1_stripes_1_3_we1;
reg   [7:0] l1_stripes_1_3_d1;
wire   [7:0] l1_stripes_1_3_q1;
reg   [8:0] l1_stripes_1_4_address0;
reg    l1_stripes_1_4_ce0;
wire   [7:0] l1_stripes_1_4_q0;
reg   [8:0] l1_stripes_1_4_address1;
reg    l1_stripes_1_4_ce1;
reg    l1_stripes_1_4_we1;
reg   [7:0] l1_stripes_1_4_d1;
wire   [7:0] l1_stripes_1_4_q1;
reg   [8:0] l1_stripes_1_5_address0;
reg    l1_stripes_1_5_ce0;
wire   [7:0] l1_stripes_1_5_q0;
reg   [8:0] l1_stripes_1_5_address1;
reg    l1_stripes_1_5_ce1;
reg    l1_stripes_1_5_we1;
reg   [7:0] l1_stripes_1_5_d1;
wire   [7:0] l1_stripes_1_5_q1;
reg   [8:0] l1_stripes_2_0_address0;
reg    l1_stripes_2_0_ce0;
wire   [7:0] l1_stripes_2_0_q0;
reg   [8:0] l1_stripes_2_0_address1;
reg    l1_stripes_2_0_ce1;
reg    l1_stripes_2_0_we1;
reg   [7:0] l1_stripes_2_0_d1;
wire   [7:0] l1_stripes_2_0_q1;
reg   [8:0] l1_stripes_2_1_address0;
reg    l1_stripes_2_1_ce0;
wire   [7:0] l1_stripes_2_1_q0;
reg   [8:0] l1_stripes_2_1_address1;
reg    l1_stripes_2_1_ce1;
reg    l1_stripes_2_1_we1;
reg   [7:0] l1_stripes_2_1_d1;
wire   [7:0] l1_stripes_2_1_q1;
reg   [8:0] l1_stripes_2_2_address0;
reg    l1_stripes_2_2_ce0;
wire   [7:0] l1_stripes_2_2_q0;
reg   [8:0] l1_stripes_2_2_address1;
reg    l1_stripes_2_2_ce1;
reg    l1_stripes_2_2_we1;
reg   [7:0] l1_stripes_2_2_d1;
wire   [7:0] l1_stripes_2_2_q1;
reg   [8:0] l1_stripes_2_3_address0;
reg    l1_stripes_2_3_ce0;
wire   [7:0] l1_stripes_2_3_q0;
reg   [8:0] l1_stripes_2_3_address1;
reg    l1_stripes_2_3_ce1;
reg    l1_stripes_2_3_we1;
reg   [7:0] l1_stripes_2_3_d1;
wire   [7:0] l1_stripes_2_3_q1;
reg   [8:0] l1_stripes_2_4_address0;
reg    l1_stripes_2_4_ce0;
wire   [7:0] l1_stripes_2_4_q0;
reg   [8:0] l1_stripes_2_4_address1;
reg    l1_stripes_2_4_ce1;
reg    l1_stripes_2_4_we1;
reg   [7:0] l1_stripes_2_4_d1;
wire   [7:0] l1_stripes_2_4_q1;
reg   [8:0] l1_stripes_2_5_address0;
reg    l1_stripes_2_5_ce0;
wire   [7:0] l1_stripes_2_5_q0;
reg   [8:0] l1_stripes_2_5_address1;
reg    l1_stripes_2_5_ce1;
reg    l1_stripes_2_5_we1;
reg   [7:0] l1_stripes_2_5_d1;
wire   [7:0] l1_stripes_2_5_q1;
reg   [15:0] l1_maxes_0;
reg   [15:0] l1_maxes_1;
reg   [15:0] l1_maxes_2;
reg   [15:0] l1_maxes_3;
reg   [15:0] l2_write_col_offset;
reg   [31:0] l2_iteration;
reg   [7:0] l2_read_row_offset;
reg   [15:0] l2_read_col_offset;
reg   [7:0] l2_stripes_2_0_address0;
reg    l2_stripes_2_0_ce0;
wire   [7:0] l2_stripes_2_0_q0;
reg   [7:0] l2_stripes_2_0_address1;
reg    l2_stripes_2_0_ce1;
reg    l2_stripes_2_0_we1;
wire   [7:0] l2_stripes_2_0_d1;
wire   [7:0] l2_stripes_2_0_q1;
reg   [7:0] l2_stripes_2_1_address0;
reg    l2_stripes_2_1_ce0;
wire   [7:0] l2_stripes_2_1_q0;
reg   [7:0] l2_stripes_2_1_address1;
reg    l2_stripes_2_1_ce1;
reg    l2_stripes_2_1_we1;
wire   [7:0] l2_stripes_2_1_d1;
wire   [7:0] l2_stripes_2_1_q1;
reg   [7:0] l2_stripes_2_2_address0;
reg    l2_stripes_2_2_ce0;
wire   [7:0] l2_stripes_2_2_q0;
reg   [7:0] l2_stripes_2_2_address1;
reg    l2_stripes_2_2_ce1;
reg    l2_stripes_2_2_we1;
wire   [7:0] l2_stripes_2_2_d1;
wire   [7:0] l2_stripes_2_2_q1;
reg   [7:0] l2_stripes_2_3_address0;
reg    l2_stripes_2_3_ce0;
wire   [7:0] l2_stripes_2_3_q0;
reg   [7:0] l2_stripes_2_3_address1;
reg    l2_stripes_2_3_ce1;
reg    l2_stripes_2_3_we1;
wire   [7:0] l2_stripes_2_3_d1;
wire   [7:0] l2_stripes_2_3_q1;
reg   [7:0] l2_stripes_2_4_address0;
reg    l2_stripes_2_4_ce0;
wire   [7:0] l2_stripes_2_4_q0;
reg   [7:0] l2_stripes_2_4_address1;
reg    l2_stripes_2_4_ce1;
reg    l2_stripes_2_4_we1;
wire   [7:0] l2_stripes_2_4_d1;
wire   [7:0] l2_stripes_2_4_q1;
reg   [7:0] l2_stripes_2_5_address0;
reg    l2_stripes_2_5_ce0;
wire   [7:0] l2_stripes_2_5_q0;
reg   [7:0] l2_stripes_2_5_address1;
reg    l2_stripes_2_5_ce1;
reg    l2_stripes_2_5_we1;
wire   [7:0] l2_stripes_2_5_d1;
wire   [7:0] l2_stripes_2_5_q1;
reg   [7:0] l2_stripes_0_0_address0;
reg    l2_stripes_0_0_ce0;
wire   [7:0] l2_stripes_0_0_q0;
reg   [7:0] l2_stripes_0_0_address1;
reg    l2_stripes_0_0_ce1;
reg    l2_stripes_0_0_we1;
wire   [7:0] l2_stripes_0_0_d1;
wire   [7:0] l2_stripes_0_0_q1;
reg   [7:0] l2_stripes_0_1_address0;
reg    l2_stripes_0_1_ce0;
wire   [7:0] l2_stripes_0_1_q0;
reg   [7:0] l2_stripes_0_1_address1;
reg    l2_stripes_0_1_ce1;
reg    l2_stripes_0_1_we1;
wire   [7:0] l2_stripes_0_1_d1;
wire   [7:0] l2_stripes_0_1_q1;
reg   [7:0] l2_stripes_0_2_address0;
reg    l2_stripes_0_2_ce0;
wire   [7:0] l2_stripes_0_2_q0;
reg   [7:0] l2_stripes_0_2_address1;
reg    l2_stripes_0_2_ce1;
reg    l2_stripes_0_2_we1;
wire   [7:0] l2_stripes_0_2_d1;
wire   [7:0] l2_stripes_0_2_q1;
reg   [7:0] l2_stripes_0_3_address0;
reg    l2_stripes_0_3_ce0;
wire   [7:0] l2_stripes_0_3_q0;
reg   [7:0] l2_stripes_0_3_address1;
reg    l2_stripes_0_3_ce1;
reg    l2_stripes_0_3_we1;
wire   [7:0] l2_stripes_0_3_d1;
wire   [7:0] l2_stripes_0_3_q1;
reg   [7:0] l2_stripes_0_4_address0;
reg    l2_stripes_0_4_ce0;
wire   [7:0] l2_stripes_0_4_q0;
reg   [7:0] l2_stripes_0_4_address1;
reg    l2_stripes_0_4_ce1;
reg    l2_stripes_0_4_we1;
wire   [7:0] l2_stripes_0_4_d1;
wire   [7:0] l2_stripes_0_4_q1;
reg   [7:0] l2_stripes_0_5_address0;
reg    l2_stripes_0_5_ce0;
wire   [7:0] l2_stripes_0_5_q0;
reg   [7:0] l2_stripes_0_5_address1;
reg    l2_stripes_0_5_ce1;
reg    l2_stripes_0_5_we1;
wire   [7:0] l2_stripes_0_5_d1;
wire   [7:0] l2_stripes_0_5_q1;
reg   [15:0] l2_kernel_sums_0;
reg   [15:0] l2_kernel_sums_1;
reg   [15:0] l2_kernel_sums_2;
reg   [15:0] l2_kernel_sums_3;
reg   [15:0] l2_kernel_sums_4;
reg   [15:0] l2_kernel_sums_5;
reg   [15:0] l2_kernel_sums_6;
reg   [15:0] l2_kernel_sums_7;
reg   [7:0] l2_stripes_3_0_address0;
reg    l2_stripes_3_0_ce0;
wire   [7:0] l2_stripes_3_0_q0;
reg   [7:0] l2_stripes_3_0_address1;
reg    l2_stripes_3_0_ce1;
reg    l2_stripes_3_0_we1;
wire   [7:0] l2_stripes_3_0_d1;
wire   [7:0] l2_stripes_3_0_q1;
reg   [7:0] l2_stripes_3_1_address0;
reg    l2_stripes_3_1_ce0;
wire   [7:0] l2_stripes_3_1_q0;
reg   [7:0] l2_stripes_3_1_address1;
reg    l2_stripes_3_1_ce1;
reg    l2_stripes_3_1_we1;
wire   [7:0] l2_stripes_3_1_d1;
wire   [7:0] l2_stripes_3_1_q1;
reg   [7:0] l2_stripes_3_2_address0;
reg    l2_stripes_3_2_ce0;
wire   [7:0] l2_stripes_3_2_q0;
reg   [7:0] l2_stripes_3_2_address1;
reg    l2_stripes_3_2_ce1;
reg    l2_stripes_3_2_we1;
wire   [7:0] l2_stripes_3_2_d1;
wire   [7:0] l2_stripes_3_2_q1;
reg   [7:0] l2_stripes_3_3_address0;
reg    l2_stripes_3_3_ce0;
wire   [7:0] l2_stripes_3_3_q0;
reg   [7:0] l2_stripes_3_3_address1;
reg    l2_stripes_3_3_ce1;
reg    l2_stripes_3_3_we1;
wire   [7:0] l2_stripes_3_3_d1;
wire   [7:0] l2_stripes_3_3_q1;
reg   [7:0] l2_stripes_3_4_address0;
reg    l2_stripes_3_4_ce0;
wire   [7:0] l2_stripes_3_4_q0;
reg   [7:0] l2_stripes_3_4_address1;
reg    l2_stripes_3_4_ce1;
reg    l2_stripes_3_4_we1;
wire   [7:0] l2_stripes_3_4_d1;
wire   [7:0] l2_stripes_3_4_q1;
reg   [7:0] l2_stripes_3_5_address0;
reg    l2_stripes_3_5_ce0;
wire   [7:0] l2_stripes_3_5_q0;
reg   [7:0] l2_stripes_3_5_address1;
reg    l2_stripes_3_5_ce1;
reg    l2_stripes_3_5_we1;
wire   [7:0] l2_stripes_3_5_d1;
wire   [7:0] l2_stripes_3_5_q1;
reg   [7:0] l2_stripes_1_0_address0;
reg    l2_stripes_1_0_ce0;
wire   [7:0] l2_stripes_1_0_q0;
reg   [7:0] l2_stripes_1_0_address1;
reg    l2_stripes_1_0_ce1;
reg    l2_stripes_1_0_we1;
wire   [7:0] l2_stripes_1_0_d1;
wire   [7:0] l2_stripes_1_0_q1;
reg   [7:0] l2_stripes_1_1_address0;
reg    l2_stripes_1_1_ce0;
wire   [7:0] l2_stripes_1_1_q0;
reg   [7:0] l2_stripes_1_1_address1;
reg    l2_stripes_1_1_ce1;
reg    l2_stripes_1_1_we1;
wire   [7:0] l2_stripes_1_1_d1;
wire   [7:0] l2_stripes_1_1_q1;
reg   [7:0] l2_stripes_1_2_address0;
reg    l2_stripes_1_2_ce0;
wire   [7:0] l2_stripes_1_2_q0;
reg   [7:0] l2_stripes_1_2_address1;
reg    l2_stripes_1_2_ce1;
reg    l2_stripes_1_2_we1;
wire   [7:0] l2_stripes_1_2_d1;
wire   [7:0] l2_stripes_1_2_q1;
reg   [7:0] l2_stripes_1_3_address0;
reg    l2_stripes_1_3_ce0;
wire   [7:0] l2_stripes_1_3_q0;
reg   [7:0] l2_stripes_1_3_address1;
reg    l2_stripes_1_3_ce1;
reg    l2_stripes_1_3_we1;
wire   [7:0] l2_stripes_1_3_d1;
wire   [7:0] l2_stripes_1_3_q1;
reg   [7:0] l2_stripes_1_4_address0;
reg    l2_stripes_1_4_ce0;
wire   [7:0] l2_stripes_1_4_q0;
reg   [7:0] l2_stripes_1_4_address1;
reg    l2_stripes_1_4_ce1;
reg    l2_stripes_1_4_we1;
wire   [7:0] l2_stripes_1_4_d1;
wire   [7:0] l2_stripes_1_4_q1;
reg   [7:0] l2_stripes_1_5_address0;
reg    l2_stripes_1_5_ce0;
wire   [7:0] l2_stripes_1_5_q0;
reg   [7:0] l2_stripes_1_5_address1;
reg    l2_stripes_1_5_ce1;
reg    l2_stripes_1_5_we1;
wire   [7:0] l2_stripes_1_5_d1;
wire   [7:0] l2_stripes_1_5_q1;
reg   [15:0] l2_maxes_0;
reg   [15:0] l2_maxes_1;
reg   [15:0] l2_maxes_2;
reg   [15:0] l2_maxes_3;
reg   [15:0] l2_maxes_4;
reg   [15:0] l2_maxes_5;
reg   [15:0] l2_maxes_6;
reg   [15:0] l2_maxes_7;
reg   [7:0] l1_read_row_offset;
reg   [7:0] l2_write_row_offset;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln33_reg_14280;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
reg   [0:0] and_ln151_reg_15985;
reg   [0:0] icmp_ln186_reg_16106;
reg   [7:0] reg_3550;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
reg   [0:0] icmp_ln67_reg_14292;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
reg   [7:0] reg_3554;
reg   [7:0] reg_3558;
reg   [7:0] reg_3562;
reg   [7:0] reg_3566;
reg   [7:0] reg_3570;
wire   [7:0] grp_fu_3514_p3;
reg   [7:0] reg_3574;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_state30_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_11001;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state32_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [7:0] grp_fu_3543_p3;
reg   [7:0] reg_3578;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state35_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire   [0:0] icmp_ln33_fu_3611_p2;
wire   [0:0] icmp_ln57_fu_3617_p2;
reg   [0:0] icmp_ln57_reg_14284;
wire   [0:0] icmp_ln51_fu_3623_p2;
reg   [0:0] icmp_ln51_reg_14288;
wire   [0:0] icmp_ln67_fu_3639_p2;
wire   [0:0] trunc_ln71_fu_3645_p1;
reg   [0:0] trunc_ln71_reg_14296;
reg   [0:0] tmp_81_reg_14301;
wire   [0:0] icmp_ln118_fu_3657_p2;
reg   [0:0] icmp_ln118_reg_14309;
wire   [0:0] icmp_ln216_fu_3669_p2;
reg   [0:0] icmp_ln216_reg_14313;
reg   [15:0] l1_write_col_offset_s_reg_14321;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state33_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [63:0] tmp_data_V_1_reg_14327;
reg   [7:0] l1_channel_idx_load_reg_14338;
wire   [1:0] trunc_ln40_fu_3770_p1;
wire   [2:0] trunc_ln40_1_fu_3774_p1;
reg   [2:0] trunc_ln40_1_reg_14347;
wire   [0:0] icmp_ln42_fu_4068_p2;
reg   [0:0] icmp_ln42_reg_14354;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state34_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [15:0] select_ln42_fu_4079_p3;
reg   [15:0] select_ln42_reg_14359;
wire   [1:0] trunc_ln40_2_fu_4143_p1;
wire   [7:0] add_ln41_1_fu_4147_p2;
reg   [7:0] add_ln41_1_reg_14369;
reg   [7:0] p_Result_s_reg_14375;
reg   [7:0] p_Result_3_reg_14397;
reg   [7:0] p_Result_4_reg_14419;
reg   [7:0] p_Result_5_reg_14441;
reg   [7:0] p_Result_6_reg_14463;
reg   [7:0] p_Result_7_reg_14485;
wire   [0:0] icmp_ln42_1_fu_4207_p2;
reg   [0:0] icmp_ln42_1_reg_14507;
wire   [1:0] trunc_ln40_3_fu_4253_p1;
wire   [0:0] icmp_ln42_2_fu_4263_p2;
reg   [0:0] icmp_ln42_2_reg_14516;
wire   [15:0] select_ln42_4_fu_4275_p3;
reg   [15:0] select_ln42_4_reg_14521;
wire   [7:0] select_ln42_5_fu_4283_p3;
reg   [7:0] select_ln42_5_reg_14528;
wire   [1:0] trunc_ln40_4_fu_4291_p1;
reg   [1:0] trunc_ln40_4_reg_14533;
wire   [15:0] select_ln42_6_fu_4332_p3;
reg   [15:0] select_ln42_6_reg_14537;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state36_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire   [1:0] trunc_ln40_5_fu_4347_p1;
reg   [1:0] trunc_ln40_5_reg_14544;
wire   [7:0] add_ln41_4_fu_4351_p2;
reg   [7:0] add_ln41_4_reg_14548;
wire   [0:0] icmp_ln42_4_fu_4357_p2;
reg   [0:0] icmp_ln42_4_reg_14553;
wire   [0:0] or_ln42_2_fu_4372_p2;
reg   [0:0] or_ln42_2_reg_14560;
wire   [15:0] select_ln42_8_fu_4404_p3;
reg   [15:0] select_ln42_8_reg_14565;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state37_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire   [1:0] trunc_ln40_6_fu_4416_p1;
reg   [1:0] trunc_ln40_6_reg_14572;
wire   [0:0] icmp_ln42_5_fu_4426_p2;
reg   [0:0] icmp_ln42_5_reg_14576;
wire   [1:0] trunc_ln40_7_fu_4440_p1;
reg   [1:0] trunc_ln40_7_reg_14582;
wire   [7:0] add_ln41_6_fu_4444_p2;
reg   [7:0] add_ln41_6_reg_14586;
wire   [15:0] select_ln42_10_fu_4476_p3;
reg   [15:0] select_ln42_10_reg_14592;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state38_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire   [0:0] icmp_ln42_6_fu_4482_p2;
reg   [0:0] icmp_ln42_6_reg_14599;
wire   [1:0] trunc_ln40_8_fu_4494_p1;
reg   [1:0] trunc_ln40_8_reg_14604;
wire   [0:0] icmp_ln42_7_fu_4504_p2;
reg   [0:0] icmp_ln42_7_reg_14608;
wire   [0:0] or_ln42_6_fu_4526_p2;
reg   [0:0] or_ln42_6_reg_14613;
wire   [15:0] select_ln42_12_fu_4571_p3;
reg   [15:0] select_ln42_12_reg_14618;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state39_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire   [15:0] select_ln42_14_fu_4583_p3;
reg   [7:0] l1_read_row_offset_l_1_reg_14628;
wire   [2:0] select_ln81_fu_4655_p3;
reg   [2:0] select_ln81_reg_14636;
reg   [7:0] l1_stripes_0_0_load_reg_14648;
reg   [7:0] l1_stripes_0_1_load_reg_14655;
reg   [7:0] l1_stripes_0_2_load_reg_14662;
reg   [7:0] l1_stripes_0_3_load_reg_14669;
reg   [7:0] l1_stripes_0_4_load_reg_14676;
reg   [7:0] l1_stripes_0_5_load_reg_14683;
reg   [7:0] l1_stripes_1_0_load_reg_14690;
reg   [7:0] l1_stripes_1_1_load_reg_14697;
reg   [7:0] l1_stripes_1_2_load_reg_14704;
reg   [7:0] l1_stripes_1_3_load_reg_14711;
reg   [7:0] l1_stripes_1_4_load_reg_14718;
reg   [7:0] l1_stripes_1_5_load_reg_14725;
reg   [7:0] l1_stripes_0_0_load_1_reg_14732;
reg   [7:0] l1_stripes_0_1_load_1_reg_14739;
reg   [7:0] l1_stripes_0_2_load_1_reg_14746;
reg   [7:0] l1_stripes_0_3_load_1_reg_14753;
reg   [7:0] l1_stripes_0_4_load_1_reg_14760;
reg   [7:0] l1_stripes_0_5_load_1_reg_14767;
reg   [7:0] l1_stripes_1_0_load_1_reg_14774;
reg   [7:0] l1_stripes_1_1_load_1_reg_14781;
reg   [7:0] l1_stripes_1_2_load_1_reg_14788;
reg   [7:0] l1_stripes_1_3_load_1_reg_14795;
reg   [7:0] l1_stripes_1_4_load_1_reg_14802;
reg   [7:0] l1_stripes_1_5_load_1_reg_14809;
reg   [7:0] l1_stripes_2_0_load_1_reg_14816;
reg   [7:0] l1_stripes_2_1_load_1_reg_14822;
reg   [7:0] l1_stripes_2_2_load_1_reg_14828;
reg   [7:0] l1_stripes_2_3_load_1_reg_14834;
reg   [7:0] l1_stripes_2_4_load_1_reg_14840;
reg   [7:0] l1_stripes_2_5_load_1_reg_14846;
wire   [7:0] tmp_5_fu_4663_p8;
reg   [7:0] tmp_5_reg_14852;
wire   [2:0] select_ln81_1_fu_4745_p3;
reg   [2:0] select_ln81_1_reg_14950;
wire   [2:0] select_ln81_2_fu_4792_p3;
reg   [2:0] select_ln81_2_reg_14963;
wire   [7:0] tmp_fu_4800_p8;
reg   [7:0] tmp_reg_14975;
wire  signed [11:0] sext_ln93_fu_4833_p1;
reg  signed [11:0] sext_ln93_reg_14980;
wire   [7:0] tmp_1_fu_4837_p8;
reg   [7:0] tmp_1_reg_14985;
wire  signed [12:0] sext_ln93_2_fu_4878_p1;
reg  signed [12:0] sext_ln93_2_reg_14992;
wire   [7:0] tmp_2_fu_4882_p8;
reg   [7:0] tmp_2_reg_14997;
wire   [7:0] tmp_3_fu_4911_p8;
reg   [7:0] tmp_3_reg_15004;
wire   [7:0] tmp_4_fu_4938_p8;
reg   [7:0] tmp_4_reg_15012;
wire   [12:0] zext_ln93_24_fu_4957_p1;
reg   [12:0] zext_ln93_24_reg_15019;
wire   [12:0] add_ln93_1_fu_4973_p2;
reg   [12:0] add_ln93_1_reg_15024;
wire   [12:0] sub_ln93_10_fu_4979_p2;
reg   [12:0] sub_ln93_10_reg_15029;
reg   [7:0] l1_stripes_0_0_load_2_reg_15034;
reg   [7:0] l1_stripes_0_1_load_2_reg_15039;
reg   [7:0] l1_stripes_0_2_load_2_reg_15044;
reg   [7:0] l1_stripes_0_3_load_2_reg_15049;
reg   [7:0] l1_stripes_0_4_load_2_reg_15054;
reg   [7:0] l1_stripes_0_5_load_2_reg_15059;
wire   [7:0] tmp_6_fu_4988_p8;
reg   [7:0] tmp_6_reg_15064;
wire   [9:0] shl_ln93_19_fu_5005_p3;
reg   [9:0] shl_ln93_19_reg_15071;
wire   [11:0] add_ln93_3_fu_5017_p2;
reg   [11:0] add_ln93_3_reg_15076;
wire   [10:0] add_ln93_4_fu_5023_p2;
reg   [10:0] add_ln93_4_reg_15081;
reg   [7:0] l1_stripes_1_0_load_2_reg_15086;
reg   [7:0] l1_stripes_1_1_load_2_reg_15092;
reg   [7:0] l1_stripes_1_2_load_2_reg_15098;
reg   [7:0] l1_stripes_1_3_load_2_reg_15104;
reg   [7:0] l1_stripes_1_4_load_2_reg_15110;
reg   [7:0] l1_stripes_1_5_load_2_reg_15116;
wire   [7:0] tmp_7_fu_5029_p8;
reg   [7:0] tmp_7_reg_15122;
wire   [12:0] sub_ln93_19_fu_5070_p2;
reg   [12:0] sub_ln93_19_reg_15128;
wire   [7:0] tmp_8_fu_5076_p8;
reg   [7:0] tmp_8_reg_15133;
wire   [11:0] sub_ln93_21_fu_5105_p2;
reg   [11:0] sub_ln93_21_reg_15140;
wire   [7:0] tmp_11_fu_5111_p8;
reg   [7:0] tmp_11_reg_15145;
wire   [7:0] tmp_12_fu_5128_p8;
reg   [7:0] tmp_12_reg_15151;
wire   [7:0] tmp_14_fu_5139_p8;
reg   [7:0] tmp_14_reg_15160;
wire   [9:0] shl_ln93_37_fu_5154_p3;
reg   [9:0] shl_ln93_37_reg_15167;
wire   [7:0] tmp_15_fu_5186_p8;
reg   [7:0] tmp_15_reg_15172;
wire   [7:0] tmp_17_fu_5203_p8;
reg   [7:0] tmp_17_reg_15182;
wire   [7:0] tmp_19_fu_5220_p8;
reg   [7:0] tmp_19_reg_15192;
wire   [7:0] grp_fu_3582_p8;
reg   [7:0] tmp_20_reg_15200;
(* use_dsp48 = "no" *) wire   [12:0] add_ln106_12_fu_5231_p2;
reg   [12:0] add_ln106_12_reg_15207;
wire   [12:0] sub_ln93_1_fu_5265_p2;
reg   [12:0] sub_ln93_1_reg_15212;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [12:0] sub_ln93_16_fu_5528_p2;
reg   [12:0] sub_ln93_16_reg_15217;
wire   [12:0] zext_ln93_46_fu_5669_p1;
reg   [12:0] zext_ln93_46_reg_15222;
wire   [7:0] tmp_9_fu_5719_p8;
reg   [7:0] tmp_9_reg_15227;
wire   [12:0] zext_ln93_51_fu_5738_p1;
reg   [12:0] zext_ln93_51_reg_15232;
wire   [13:0] sub_ln93_26_fu_5768_p2;
reg   [13:0] sub_ln93_26_reg_15237;
wire   [13:0] sub_ln93_28_fu_5823_p2;
reg   [13:0] sub_ln93_28_reg_15242;
wire   [13:0] sub_ln93_36_fu_5993_p2;
reg   [13:0] sub_ln93_36_reg_15247;
wire   [15:0] add_ln93_13_fu_6013_p2;
reg   [15:0] add_ln93_13_reg_15252;
wire   [8:0] shl_ln93_41_fu_6066_p3;
reg   [8:0] shl_ln93_41_reg_15257;
wire   [13:0] add_ln93_14_fu_6094_p2;
reg   [13:0] add_ln93_14_reg_15262;
wire   [13:0] add_ln93_16_fu_6110_p2;
reg   [13:0] add_ln93_16_reg_15267;
wire   [7:0] tmp_16_fu_6137_p8;
reg   [7:0] tmp_16_reg_15272;
wire   [13:0] add_ln93_18_fu_6186_p2;
reg   [13:0] add_ln93_18_reg_15277;
(* use_dsp48 = "no" *) wire   [12:0] sub_ln93_49_fu_6258_p2;
reg   [12:0] sub_ln93_49_reg_15282;
wire   [7:0] tmp_18_fu_6278_p8;
reg   [7:0] tmp_18_reg_15287;
wire   [10:0] shl_ln93_52_fu_6293_p3;
reg   [10:0] shl_ln93_52_reg_15292;
wire   [13:0] add_ln93_20_fu_6308_p2;
reg   [13:0] add_ln93_20_reg_15297;
wire   [13:0] add_ln93_24_fu_6327_p2;
reg   [13:0] add_ln93_24_reg_15302;
wire   [7:0] tmp_21_fu_6448_p8;
reg   [7:0] tmp_21_reg_15307;
wire   [12:0] zext_ln93_114_fu_6471_p1;
reg   [12:0] zext_ln93_114_reg_15313;
wire   [14:0] add_ln93_28_fu_6513_p2;
reg   [14:0] add_ln93_28_reg_15318;
wire   [7:0] tmp_22_fu_6519_p8;
reg   [7:0] tmp_22_reg_15323;
wire   [10:0] shl_ln93_64_fu_6534_p3;
reg   [10:0] shl_ln93_64_reg_15328;
wire   [7:0] tmp_23_fu_6574_p8;
reg   [7:0] tmp_23_reg_15333;
wire   [13:0] add_ln93_30_fu_6641_p2;
reg   [13:0] add_ln93_30_reg_15338;
wire   [13:0] add_ln93_33_fu_6667_p2;
reg   [13:0] add_ln93_33_reg_15343;
wire   [7:0] tmp_24_fu_6683_p8;
reg   [7:0] tmp_24_reg_15348;
wire   [7:0] tmp_25_fu_6694_p8;
reg   [7:0] tmp_25_reg_15357;
wire   [12:0] zext_ln93_136_fu_6709_p1;
reg   [12:0] zext_ln93_136_reg_15364;
wire   [11:0] tmp_83_fu_6713_p3;
reg   [11:0] tmp_83_reg_15369;
wire   [13:0] add_ln106_14_fu_6744_p2;
reg   [13:0] add_ln106_14_reg_15374;
wire   [13:0] add_ln106_18_fu_6780_p2;
reg   [13:0] add_ln106_18_reg_15379;
wire   [8:0] add_ln106_24_fu_6786_p2;
reg   [8:0] add_ln106_24_reg_15384;
wire   [13:0] add_ln106_27_fu_6792_p2;
reg   [13:0] add_ln106_27_reg_15389;
wire   [12:0] add_ln106_34_fu_6798_p2;
reg   [12:0] add_ln106_34_reg_15394;
wire   [12:0] add_ln106_36_fu_6810_p2;
reg   [12:0] add_ln106_36_reg_15399;
wire   [8:0] add_ln106_39_fu_6816_p2;
reg   [8:0] add_ln106_39_reg_15404;
wire   [12:0] add_ln106_43_fu_6822_p2;
reg   [12:0] add_ln106_43_reg_15409;
wire   [12:0] add_ln106_45_fu_6828_p2;
reg   [12:0] add_ln106_45_reg_15414;
wire   [13:0] add_ln106_49_fu_6840_p2;
reg   [13:0] add_ln106_49_reg_15419;
wire   [13:0] add_ln106_52_fu_6862_p2;
reg   [13:0] add_ln106_52_reg_15424;
wire   [11:0] sub_ln93_41_fu_6940_p2;
reg   [11:0] sub_ln93_41_reg_15429;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [14:0] sub_ln93_43_fu_6958_p2;
reg   [14:0] sub_ln93_43_reg_15434;
wire   [10:0] shl_ln93_59_fu_7048_p3;
reg   [10:0] shl_ln93_59_reg_15439;
wire   [14:0] sub_ln93_59_fu_7081_p2;
reg   [14:0] sub_ln93_59_reg_15444;
wire   [11:0] sub_ln93_75_fu_7171_p2;
reg  signed [11:0] sub_ln93_75_reg_15449;
wire   [14:0] add_ln106_fu_7204_p2;
reg   [14:0] add_ln106_reg_15454;
wire   [12:0] add_ln106_1_fu_7210_p2;
reg   [12:0] add_ln106_1_reg_15459;
(* use_dsp48 = "no" *) wire   [12:0] add_ln106_9_fu_7216_p2;
reg   [12:0] add_ln106_9_reg_15464;
wire   [14:0] add_ln106_19_fu_7226_p2;
reg   [14:0] add_ln106_19_reg_15469;
wire   [12:0] add_ln106_21_fu_7232_p2;
reg   [12:0] add_ln106_21_reg_15474;
wire   [15:0] add_ln106_23_fu_7238_p2;
reg   [15:0] add_ln106_23_reg_15479;
wire   [14:0] add_ln106_28_fu_7253_p2;
reg   [14:0] add_ln106_28_reg_15484;
wire   [13:0] add_ln106_37_fu_7265_p2;
reg   [13:0] add_ln106_37_reg_15489;
wire   [15:0] add_ln106_7_fu_7315_p2;
reg   [15:0] add_ln106_7_reg_15494;
reg   [7:0] l2_write_row_offset_2_reg_15500;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire   [15:0] add_ln106_4_fu_7391_p2;
reg   [15:0] add_ln106_4_reg_15508;
wire   [15:0] add_ln106_5_fu_7423_p2;
reg   [15:0] add_ln106_5_reg_15514;
(* use_dsp48 = "no" *) wire   [13:0] add_ln106_31_fu_7429_p2;
reg   [13:0] add_ln106_31_reg_15520;
wire   [15:0] select_ln115_3_fu_7443_p3;
reg   [15:0] select_ln115_3_reg_15525;
wire   [63:0] zext_ln123_fu_7454_p1;
reg   [63:0] zext_ln123_reg_15530;
wire   [2:0] trunc_ln123_fu_7464_p1;
reg   [2:0] trunc_ln123_reg_15552;
wire   [0:0] icmp_ln128_fu_7490_p2;
reg   [0:0] icmp_ln128_reg_15556;
wire   [15:0] add_ln87_fu_7517_p2;
reg   [15:0] add_ln87_reg_15562;
wire    ap_block_state16_pp0_stage9_iter0;
wire    ap_block_state3_pp0_stage9_iter1;
reg    ap_predicate_op266_write_state3;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage9_11001;
wire   [0:0] icmp_ln139_fu_7579_p2;
reg   [0:0] icmp_ln139_reg_15747;
wire   [14:0] add_ln106_32_fu_7610_p2;
reg   [14:0] add_ln106_32_reg_15753;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state17_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire  signed [12:0] grp_fu_14141_p3;
reg  signed [12:0] add_ln106_38_reg_15758;
wire   [15:0] select_ln115_fu_7625_p3;
reg   [15:0] select_ln115_reg_15763;
wire   [15:0] select_ln115_1_fu_7641_p3;
reg   [15:0] select_ln115_1_reg_15768;
reg   [7:0] l2_stripes_2_0_addr_reg_15773;
reg   [7:0] l2_stripes_2_1_addr_reg_15778;
reg   [7:0] l2_stripes_2_2_addr_reg_15783;
reg   [7:0] l2_stripes_2_3_addr_reg_15788;
reg   [7:0] l2_stripes_2_4_addr_reg_15793;
reg   [7:0] l2_stripes_2_5_addr_reg_15798;
wire   [0:0] trunc_ln151_1_fu_7688_p1;
reg   [0:0] trunc_ln151_1_reg_15803;
wire   [0:0] and_ln151_fu_7712_p2;
reg   [0:0] tmp_86_reg_15989;
wire   [16:0] zext_ln160_fu_7748_p1;
reg   [16:0] zext_ln160_reg_15997;
wire   [63:0] zext_ln171_fu_7752_p1;
reg   [63:0] zext_ln171_reg_16002;
wire   [63:0] zext_ln171_18_fu_7768_p1;
reg   [63:0] zext_ln171_18_reg_16054;
wire   [0:0] icmp_ln186_fu_7778_p2;
wire   [0:0] tmp_last_V_fu_7784_p2;
reg   [0:0] tmp_last_V_reg_16110;
wire   [0:0] icmp_ln203_fu_7796_p2;
reg   [0:0] icmp_ln203_reg_16115;
wire   [0:0] icmp_ln225_fu_7822_p2;
reg   [0:0] icmp_ln225_reg_16120;
wire   [14:0] add_ln106_42_fu_7867_p2;
reg   [14:0] add_ln106_42_reg_16126;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state18_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
reg   [7:0] l2_stripes_3_0_load_reg_16161;
reg   [7:0] l2_stripes_3_1_load_reg_16168;
reg   [7:0] l2_stripes_3_2_load_reg_16175;
reg   [7:0] l2_stripes_3_3_load_reg_16182;
reg   [7:0] l2_stripes_3_4_load_reg_16189;
reg   [7:0] l2_stripes_3_5_load_reg_16196;
reg   [7:0] l2_stripes_3_0_load_1_reg_16263;
reg   [7:0] l2_stripes_3_1_load_1_reg_16270;
reg   [7:0] l2_stripes_3_2_load_1_reg_16277;
reg   [7:0] l2_stripes_3_3_load_1_reg_16284;
reg   [7:0] l2_stripes_3_4_load_1_reg_16291;
reg   [7:0] l2_stripes_3_5_load_1_reg_16298;
wire   [63:0] zext_ln171_35_fu_7878_p1;
reg   [63:0] zext_ln171_35_reg_16335;
wire   [15:0] add_ln106_6_fu_7903_p2;
reg   [15:0] add_ln106_6_reg_16387;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state19_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
reg   [7:0] l2_read_row_offset_l_reg_16393;
wire   [2:0] select_ln161_fu_7947_p3;
reg   [2:0] select_ln161_reg_16398;
reg   [7:0] l2_stripes_0_0_load_reg_16412;
reg   [7:0] l2_stripes_0_1_load_reg_16419;
reg   [7:0] l2_stripes_0_2_load_reg_16426;
reg   [7:0] l2_stripes_0_3_load_reg_16433;
reg   [7:0] l2_stripes_0_4_load_reg_16440;
reg   [7:0] l2_stripes_0_5_load_reg_16447;
reg   [7:0] l2_stripes_1_0_load_reg_16454;
reg   [7:0] l2_stripes_1_1_load_reg_16461;
reg   [7:0] l2_stripes_1_2_load_reg_16468;
reg   [7:0] l2_stripes_1_3_load_reg_16475;
reg   [7:0] l2_stripes_1_4_load_reg_16482;
reg   [7:0] l2_stripes_1_5_load_reg_16489;
reg   [7:0] l2_stripes_0_0_load_1_reg_16496;
reg   [7:0] l2_stripes_0_1_load_1_reg_16504;
reg   [7:0] l2_stripes_0_2_load_1_reg_16512;
reg   [7:0] l2_stripes_0_3_load_1_reg_16520;
reg   [7:0] l2_stripes_0_4_load_1_reg_16528;
reg   [7:0] l2_stripes_0_5_load_1_reg_16536;
reg   [7:0] l2_stripes_1_0_load_1_reg_16544;
reg   [7:0] l2_stripes_1_1_load_1_reg_16550;
reg   [7:0] l2_stripes_1_2_load_1_reg_16556;
reg   [7:0] l2_stripes_1_3_load_1_reg_16562;
reg   [7:0] l2_stripes_1_4_load_1_reg_16568;
reg   [7:0] l2_stripes_1_5_load_1_reg_16574;
wire   [7:0] select_ln153_3_fu_7985_p3;
reg   [7:0] select_ln153_3_reg_16580;
reg   [7:0] l2_stripes_3_0_load_2_reg_16622;
reg   [7:0] l2_stripes_3_1_load_2_reg_16631;
reg   [7:0] l2_stripes_3_2_load_2_reg_16640;
reg   [7:0] l2_stripes_3_3_load_2_reg_16649;
reg   [7:0] l2_stripes_3_4_load_2_reg_16658;
reg   [7:0] l2_stripes_3_5_load_2_reg_16667;
wire   [2:0] select_ln161_1_fu_8029_p3;
reg   [2:0] select_ln161_1_reg_16706;
wire   [2:0] select_ln161_2_fu_8076_p3;
reg   [2:0] select_ln161_2_reg_16722;
wire   [15:0] select_ln115_2_fu_8093_p3;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state20_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire   [7:0] select_ln128_1_fu_8135_p3;
wire   [7:0] select_ln139_1_fu_8160_p3;
wire   [7:0] select_ln153_1_fu_8188_p3;
reg   [7:0] select_ln153_1_reg_16759;
wire   [12:0] zext_ln171_19_fu_8195_p1;
reg   [12:0] zext_ln171_19_reg_16769;
wire   [12:0] mul_ln171_4_fu_8199_p2;
reg   [12:0] mul_ln171_4_reg_16775;
wire   [12:0] zext_ln171_34_fu_8212_p1;
reg   [12:0] zext_ln171_34_reg_16780;
wire  signed [12:0] mul_ln171_7_fu_14156_p2;
reg  signed [12:0] mul_ln171_7_reg_16786;
reg   [7:0] l2_stripes_0_0_load_2_reg_16791;
reg   [7:0] l2_stripes_0_1_load_2_reg_16799;
reg   [7:0] l2_stripes_0_2_load_2_reg_16807;
reg   [7:0] l2_stripes_0_3_load_2_reg_16815;
reg   [7:0] l2_stripes_0_4_load_2_reg_16823;
reg   [7:0] l2_stripes_0_5_load_2_reg_16831;
reg   [7:0] l2_stripes_1_0_load_2_reg_16839;
reg   [7:0] l2_stripes_1_1_load_2_reg_16846;
reg   [7:0] l2_stripes_1_2_load_2_reg_16853;
reg   [7:0] l2_stripes_1_3_load_2_reg_16860;
reg   [7:0] l2_stripes_1_4_load_2_reg_16867;
reg   [7:0] l2_stripes_1_5_load_2_reg_16874;
wire   [7:0] select_ln153_11_fu_8243_p3;
reg   [7:0] select_ln153_11_reg_16881;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state21_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
wire   [7:0] select_ln153_5_fu_8296_p3;
reg   [7:0] select_ln153_5_reg_16952;
wire   [12:0] zext_ln171_59_fu_8303_p1;
reg   [12:0] zext_ln171_59_reg_16962;
wire   [12:0] mul_ln171_11_fu_8307_p2;
reg   [12:0] mul_ln171_11_reg_16971;
wire   [7:0] select_ln153_9_fu_8335_p3;
reg   [7:0] select_ln153_9_reg_16976;
wire   [12:0] zext_ln171_128_fu_8342_p1;
reg   [12:0] zext_ln171_128_reg_16985;
wire  signed [12:0] mul_ln171_27_fu_14162_p2;
reg  signed [12:0] mul_ln171_27_reg_16991;
reg   [7:0] l2_stripes_2_0_load_reg_16996;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state22_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
reg   [7:0] l2_stripes_2_1_load_reg_17002;
reg   [7:0] l2_stripes_2_2_load_reg_17008;
reg   [7:0] l2_stripes_2_3_load_reg_17014;
reg   [7:0] l2_stripes_2_4_load_reg_17020;
reg   [7:0] l2_stripes_2_5_load_reg_17026;
wire   [7:0] select_ln153_fu_8380_p3;
reg   [7:0] select_ln153_reg_17032;
wire   [11:0] zext_ln171_12_fu_8387_p1;
reg   [11:0] zext_ln171_12_reg_17044;
wire   [11:0] mul_ln171_3_fu_8390_p2;
reg   [11:0] mul_ln171_3_reg_17050;
reg   [7:0] l2_stripes_2_0_load_1_reg_17055;
reg   [7:0] l2_stripes_2_1_load_1_reg_17063;
reg   [7:0] l2_stripes_2_2_load_1_reg_17071;
reg   [7:0] l2_stripes_2_3_load_1_reg_17079;
reg   [7:0] l2_stripes_2_4_load_1_reg_17087;
reg   [7:0] l2_stripes_2_5_load_1_reg_17095;
wire   [12:0] zext_ln171_103_fu_8396_p1;
reg   [12:0] zext_ln171_103_reg_17133;
wire  signed [12:0] mul_ln171_19_fu_14168_p2;
reg  signed [12:0] mul_ln171_19_reg_17142;
wire   [0:0] or_ln216_fu_8432_p2;
wire   [12:0] mul_ln171_1_fu_8471_p2;
reg   [12:0] mul_ln171_1_reg_17154;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state23_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire  signed [12:0] select_ln171_4_fu_8477_p3;
reg  signed [12:0] select_ln171_4_reg_17159;
wire  signed [12:0] mul_ln171_fu_14174_p2;
reg  signed [12:0] mul_ln171_reg_17164;
wire   [7:0] select_ln153_2_fu_8506_p3;
reg   [7:0] select_ln153_2_reg_17169;
reg   [7:0] l2_stripes_2_0_load_2_reg_17180;
reg   [7:0] l2_stripes_2_1_load_2_reg_17187;
reg   [7:0] l2_stripes_2_2_load_2_reg_17194;
reg   [7:0] l2_stripes_2_3_load_2_reg_17201;
reg   [7:0] l2_stripes_2_4_load_2_reg_17208;
reg   [7:0] l2_stripes_2_5_load_2_reg_17215;
wire   [11:0] zext_ln171_8_fu_8513_p1;
reg   [11:0] zext_ln171_8_reg_17222;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state24_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire   [11:0] mul_ln171_2_fu_8516_p2;
reg   [11:0] mul_ln171_2_reg_17229;
wire   [12:0] zext_ln171_25_fu_8522_p1;
reg   [12:0] zext_ln171_25_reg_17234;
wire  signed [12:0] mul_ln171_6_fu_14180_p2;
reg  signed [12:0] mul_ln171_6_reg_17240;
wire   [7:0] select_ln153_4_fu_8547_p3;
reg   [7:0] select_ln153_4_reg_17245;
wire   [11:0] zext_ln171_26_fu_8580_p1;
reg   [11:0] zext_ln171_26_reg_17257;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state25_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire   [11:0] zext_ln171_51_fu_8606_p1;
reg   [11:0] zext_ln171_51_reg_17262;
wire  signed [11:0] mul_ln171_9_fu_14185_p2;
reg  signed [11:0] mul_ln171_9_reg_17267;
wire   [7:0] select_ln153_6_fu_8638_p3;
reg   [7:0] select_ln153_6_reg_17272;
wire   [12:0] add_ln171_31_fu_8645_p2;
reg   [12:0] add_ln171_31_reg_17283;
wire   [12:0] mul_ln171_8_fu_8651_p2;
reg   [12:0] mul_ln171_8_reg_17288;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state26_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire   [11:0] zext_ln171_75_fu_8663_p1;
reg   [11:0] zext_ln171_75_reg_17293;
wire  signed [11:0] mul_ln171_13_fu_14191_p2;
reg  signed [11:0] mul_ln171_13_reg_17298;
wire   [12:0] mul_ln171_10_fu_8666_p2;
reg   [12:0] mul_ln171_10_reg_17303;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state27_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
wire   [12:0] zext_ln171_74_fu_8671_p1;
reg   [12:0] zext_ln171_74_reg_17308;
wire  signed [12:0] mul_ln171_14_fu_14197_p2;
reg  signed [12:0] mul_ln171_14_reg_17314;
wire   [7:0] select_ln153_7_fu_8703_p3;
reg   [7:0] select_ln153_7_reg_17319;
wire   [7:0] select_ln153_8_fu_8732_p3;
reg   [7:0] select_ln153_8_reg_17330;
wire   [7:0] select_ln153_10_fu_8761_p3;
reg   [7:0] select_ln153_10_reg_17340;
wire   [7:0] select_ln153_24_fu_8790_p3;
reg   [7:0] select_ln153_24_reg_17351;
wire   [7:0] select_ln153_25_fu_8808_p3;
reg   [7:0] select_ln153_25_reg_17361;
wire   [7:0] select_ln153_26_fu_8837_p3;
reg   [7:0] select_ln153_26_reg_17368;
wire   [12:0] sub_ln171_2_fu_8883_p2;
reg   [12:0] sub_ln171_2_reg_17374;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state28_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
wire   [11:0] sub_ln171_5_fu_8959_p2;
reg   [11:0] sub_ln171_5_reg_17379;
wire   [11:0] select_ln171_5_fu_8971_p3;
reg   [11:0] select_ln171_5_reg_17384;
wire   [12:0] select_ln171_18_fu_9343_p3;
reg   [12:0] select_ln171_18_reg_17389;
wire   [12:0] select_ln171_22_fu_9429_p3;
reg   [12:0] select_ln171_22_reg_17394;
(* use_dsp48 = "no" *) wire   [12:0] sub_ln171_36_fu_9618_p2;
reg   [12:0] sub_ln171_36_reg_17399;
wire  signed [10:0] sub_ln171_55_fu_10074_p2;
reg  signed [10:0] sub_ln171_55_reg_17404;
wire   [11:0] sub_ln171_56_fu_10102_p2;
reg   [11:0] sub_ln171_56_reg_17409;
wire   [15:0] add_ln171_9_fu_10414_p2;
reg   [15:0] add_ln171_9_reg_17414;
wire   [13:0] add_ln171_10_fu_10420_p2;
reg   [13:0] add_ln171_10_reg_17419;
wire   [14:0] add_ln171_15_fu_10452_p2;
reg   [14:0] add_ln171_15_reg_17424;
wire   [12:0] zext_ln171_97_fu_10534_p1;
reg   [12:0] zext_ln171_97_reg_17429;
wire  signed [12:0] mul_ln171_15_fu_14203_p2;
reg  signed [12:0] mul_ln171_15_reg_17435;
wire   [12:0] mul_ln171_20_fu_10537_p2;
reg   [12:0] mul_ln171_20_reg_17440;
wire   [12:0] sub_ln171_85_fu_10571_p2;
reg   [12:0] sub_ln171_85_reg_17445;
wire  signed [12:0] sext_ln171_107_fu_10594_p1;
reg  signed [12:0] sext_ln171_107_reg_17450;
wire   [12:0] zext_ln171_114_fu_10598_p1;
reg   [12:0] zext_ln171_114_reg_17455;
wire   [15:0] add_ln171_33_fu_10751_p2;
reg   [15:0] add_ln171_33_reg_17461;
wire   [12:0] add_ln171_34_fu_10757_p2;
reg   [12:0] add_ln171_34_reg_17466;
wire   [13:0] add_ln171_36_fu_10769_p2;
reg   [13:0] add_ln171_36_reg_17471;
wire   [14:0] add_ln171_61_fu_10846_p2;
reg   [14:0] add_ln171_61_reg_17476;
wire   [14:0] add_ln171_65_fu_10878_p2;
reg   [14:0] add_ln171_65_reg_17481;
wire   [14:0] add_ln171_79_fu_10931_p2;
reg   [14:0] add_ln171_79_reg_17486;
wire   [14:0] add_ln171_83_fu_10963_p2;
reg   [14:0] add_ln171_83_reg_17491;
wire   [13:0] add_ln171_95_fu_10984_p2;
reg   [13:0] add_ln171_95_reg_17496;
wire   [14:0] add_ln171_101_fu_11016_p2;
reg   [14:0] add_ln171_101_reg_17501;
wire   [11:0] add_ln171_109_fu_11043_p2;
reg  signed [11:0] add_ln171_109_reg_17506;
wire   [13:0] add_ln171_123_fu_11082_p2;
reg   [13:0] add_ln171_123_reg_17511;
wire   [14:0] add_ln171_128_fu_11114_p2;
reg   [14:0] add_ln171_128_reg_17516;
wire   [13:0] add_ln171_142_fu_11198_p2;
reg   [13:0] add_ln171_142_reg_17521;
wire   [13:0] add_ln171_147_fu_11210_p2;
reg   [13:0] add_ln171_147_reg_17526;
wire   [13:0] add_ln171_158_fu_11255_p2;
reg   [13:0] add_ln171_158_reg_17531;
wire   [13:0] add_ln171_159_fu_11261_p2;
reg   [13:0] add_ln171_159_reg_17536;
wire   [12:0] add_ln171_162_fu_11267_p2;
reg   [12:0] add_ln171_162_reg_17541;
wire   [13:0] add_ln171_164_fu_11279_p2;
reg   [13:0] add_ln171_164_reg_17546;
wire  signed [11:0] mul_ln171_16_fu_14209_p2;
reg  signed [11:0] mul_ln171_16_reg_17551;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state29_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_11001;
wire   [12:0] select_ln171_72_fu_11538_p3;
reg   [12:0] select_ln171_72_reg_17556;
wire   [11:0] select_ln171_75_fu_11584_p3;
reg   [11:0] select_ln171_75_reg_17561;
wire   [12:0] sub_ln171_93_fu_11684_p2;
reg   [12:0] sub_ln171_93_reg_17566;
wire   [12:0] mul_ln171_25_fu_11711_p2;
reg   [12:0] mul_ln171_25_reg_17571;
wire   [14:0] add_ln171_37_fu_11725_p2;
reg   [14:0] add_ln171_37_reg_17577;
wire   [14:0] add_ln171_42_fu_11757_p2;
reg   [14:0] add_ln171_42_reg_17582;
wire   [13:0] add_ln171_55_fu_11769_p2;
reg   [13:0] add_ln171_55_reg_17587;
wire   [15:0] add_ln171_66_fu_11781_p2;
reg   [15:0] add_ln171_66_reg_17592;
wire   [13:0] add_ln171_72_fu_11787_p2;
reg   [13:0] add_ln171_72_reg_17597;
wire   [15:0] add_ln171_84_fu_11799_p2;
reg   [15:0] add_ln171_84_reg_17602;
wire   [15:0] add_ln171_108_fu_11805_p2;
reg   [15:0] add_ln171_108_reg_17607;
wire   [13:0] add_ln171_135_fu_11811_p2;
reg   [13:0] add_ln171_135_reg_17612;
wire   [15:0] add_ln171_166_fu_11855_p2;
reg   [15:0] add_ln171_166_reg_17617;
wire  signed [12:0] mul_ln171_17_fu_14215_p2;
reg  signed [12:0] mul_ln171_17_reg_17622;
wire   [7:0] select_ln153_12_fu_11890_p3;
reg   [7:0] select_ln153_12_reg_17627;
wire   [7:0] grp_fu_3485_p3;
reg   [7:0] select_ln153_14_reg_17639;
wire   [7:0] select_ln153_15_fu_11919_p3;
reg   [7:0] select_ln153_15_reg_17649;
wire   [12:0] mul_ln171_29_fu_11930_p2;
reg   [12:0] mul_ln171_29_reg_17655;
wire   [8:0] sub_ln171_112_fu_11958_p2;
reg   [8:0] sub_ln171_112_reg_17660;
wire   [7:0] select_ln153_17_fu_11975_p3;
reg   [7:0] select_ln153_17_reg_17665;
wire  signed [12:0] mul_ln171_18_fu_14220_p2;
reg  signed [12:0] mul_ln171_18_reg_17675;
wire   [12:0] select_ln171_91_fu_12063_p3;
reg   [12:0] select_ln171_91_reg_17680;
wire   [8:0] shl_ln171_45_fu_12137_p3;
reg   [8:0] shl_ln171_45_reg_17685;
wire   [12:0] zext_ln171_151_fu_12386_p1;
reg   [12:0] zext_ln171_151_reg_17690;
wire   [12:0] zext_ln171_167_fu_12601_p1;
reg   [12:0] zext_ln171_167_reg_17695;
wire   [12:0] zext_ln171_188_fu_12766_p1;
reg   [12:0] zext_ln171_188_reg_17700;
wire   [13:0] add_ln171_43_fu_12871_p2;
reg   [13:0] add_ln171_43_reg_17706;
wire   [13:0] add_ln171_45_fu_12883_p2;
reg   [13:0] add_ln171_45_reg_17711;
wire   [15:0] add_ln171_52_fu_12905_p2;
reg   [15:0] add_ln171_52_reg_17716;
wire   [14:0] add_ln171_56_fu_12924_p2;
reg   [14:0] add_ln171_56_reg_17721;
wire   [15:0] add_ln171_70_fu_12946_p2;
reg   [15:0] add_ln171_70_reg_17726;
wire   [14:0] add_ln171_74_fu_12971_p2;
reg   [14:0] add_ln171_74_reg_17731;
wire   [14:0] add_ln171_92_fu_13003_p2;
reg   [14:0] add_ln171_92_reg_17736;
wire   [13:0] add_ln171_106_fu_13015_p2;
reg   [13:0] add_ln171_106_reg_17741;
wire   [13:0] add_ln171_116_fu_13021_p2;
reg   [13:0] add_ln171_116_reg_17746;
wire   [13:0] add_ln171_117_fu_13027_p2;
reg   [13:0] add_ln171_117_reg_17751;
wire   [12:0] add_ln171_134_fu_13033_p2;
reg   [12:0] add_ln171_134_reg_17756;
wire  signed [12:0] mul_ln171_23_fu_14225_p2;
reg  signed [12:0] mul_ln171_23_reg_17761;
wire   [7:0] grp_fu_3492_p8;
reg   [7:0] tmp_66_reg_17766;
wire   [12:0] zext_ln171_181_fu_13055_p1;
reg   [12:0] zext_ln171_181_reg_17771;
wire   [12:0] mul_ln171_32_fu_13059_p2;
reg   [12:0] mul_ln171_32_reg_17776;
wire   [15:0] add_ln171_48_fu_13098_p2;
reg   [15:0] add_ln171_48_reg_17781;
wire   [15:0] add_ln171_67_fu_13112_p2;
reg   [15:0] add_ln171_67_reg_17787;
wire   [15:0] add_ln171_85_fu_13125_p2;
reg   [15:0] add_ln171_85_reg_17793;
wire   [13:0] add_ln171_155_fu_13136_p2;
reg   [13:0] add_ln171_155_reg_17799;
wire  signed [12:0] mul_ln171_21_fu_14230_p2;
reg  signed [12:0] mul_ln171_21_reg_17804;
wire   [8:0] shl_ln171_63_fu_13219_p3;
reg   [8:0] shl_ln171_63_reg_17809;
wire   [12:0] select_ln171_121_fu_13253_p3;
reg   [12:0] select_ln171_121_reg_17814;
wire   [15:0] add_ln171_102_fu_13329_p2;
reg   [15:0] add_ln171_102_reg_17819;
wire   [14:0] add_ln171_107_fu_13348_p2;
reg   [14:0] add_ln171_107_reg_17824;
wire  signed [12:0] select_ln171_44_fu_13354_p3;
reg  signed [12:0] select_ln171_44_reg_17829;
wire  signed [12:0] mul_ln171_22_fu_14235_p2;
reg  signed [12:0] mul_ln171_22_reg_17834;
wire   [7:0] select_ln153_19_fu_13364_p3;
reg   [7:0] select_ln153_19_reg_17839;
wire   [15:0] add_ln171_119_fu_13386_p2;
reg   [15:0] add_ln171_119_reg_17844;
wire  signed [12:0] select_ln171_81_fu_13395_p3;
reg  signed [12:0] select_ln171_81_reg_17849;
wire  signed [12:0] mul_ln171_31_fu_14240_p2;
reg  signed [12:0] mul_ln171_31_reg_17854;
wire   [7:0] select_ln153_23_fu_13416_p3;
reg   [7:0] select_ln153_23_reg_17859;
wire   [14:0] add_ln171_137_fu_13435_p2;
reg   [14:0] add_ln171_137_reg_17867;
wire   [11:0] select_ln171_119_fu_13622_p3;
reg   [11:0] select_ln171_119_reg_17872;
wire  signed [12:0] grp_fu_14246_p3;
reg  signed [12:0] add_ln171_87_reg_17877;
wire   [13:0] add_ln171_114_fu_13769_p2;
reg   [13:0] add_ln171_114_reg_17882;
wire   [15:0] add_ln171_133_fu_13791_p2;
reg   [15:0] add_ln171_133_reg_17887;
wire   [15:0] add_ln171_152_fu_13813_p2;
reg   [15:0] add_ln171_152_reg_17892;
wire   [15:0] add_ln171_103_fu_13860_p2;
reg   [15:0] add_ln171_103_reg_17897;
wire   [15:0] add_ln171_115_fu_13874_p2;
reg   [15:0] add_ln171_115_reg_17903;
wire   [15:0] add_ln171_129_fu_13899_p2;
reg   [15:0] add_ln171_129_reg_17908;
wire   [15:0] add_ln171_130_fu_13922_p2;
reg   [15:0] add_ln171_130_reg_17913;
wire   [14:0] add_ln171_149_fu_13942_p2;
reg   [14:0] add_ln171_149_reg_17919;
wire  signed [12:0] select_ln171_88_fu_13961_p3;
reg  signed [12:0] select_ln171_88_reg_17924;
wire   [15:0] add_ln171_144_fu_13996_p2;
reg   [15:0] add_ln171_144_reg_17929;
wire  signed [12:0] grp_fu_14266_p3;
reg  signed [12:0] add_ln171_153_reg_17935;
wire   [15:0] add_ln171_112_fu_14029_p2;
reg   [15:0] add_ln171_112_reg_17940;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_state40_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire   [15:0] add_ln171_145_fu_14056_p2;
reg   [15:0] add_ln171_145_reg_17946;
wire   [7:0] select_ln207_fu_14098_p3;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage29_subdone;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_phi_fu_3151_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3148;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3148;
wire   [7:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3158;
reg   [7:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3158;
reg   [0:0] ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3172_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3168;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3168;
reg   [15:0] ap_phi_mux_l2_maxes_0_new_1_phi_fu_3183_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3179;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3179;
wire   [15:0] select_ln177_8_fu_3912_p3;
reg   [15:0] ap_phi_mux_l2_maxes_1_new_1_phi_fu_3194_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3190;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3190;
wire   [15:0] select_ln177_9_fu_3920_p3;
reg   [15:0] ap_phi_mux_l2_maxes_2_new_1_phi_fu_3205_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3201;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3201;
wire   [15:0] select_ln177_10_fu_3928_p3;
reg   [15:0] ap_phi_mux_l2_maxes_3_new_1_phi_fu_3216_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3212;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3212;
wire   [15:0] select_ln177_11_fu_3936_p3;
reg   [15:0] ap_phi_mux_l2_maxes_4_new_1_phi_fu_3227_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3223;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3223;
wire   [15:0] select_ln177_12_fu_3944_p3;
reg   [15:0] ap_phi_mux_l2_maxes_5_new_1_phi_fu_3238_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3234;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3234;
wire   [15:0] select_ln177_13_fu_3952_p3;
reg   [15:0] ap_phi_mux_l2_maxes_6_new_1_phi_fu_3249_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3245;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3245;
wire   [15:0] select_ln177_14_fu_3960_p3;
reg   [15:0] ap_phi_mux_l2_maxes_7_new_1_phi_fu_3260_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3256;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3256;
wire   [15:0] select_ln177_15_fu_3968_p3;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3271_p4;
reg   [7:0] ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3283_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3279;
wire   [0:0] ap_phi_mux_l1_write_col_offset_1_phi_fu_3296_p8;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3291;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3309;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3326;
reg   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_3338;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3348;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3359;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3370;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3381;
reg   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3392;
reg   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3404;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3414;
reg   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_3426;
reg   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3436;
reg   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3448;
wire   [63:0] zext_ln40_fu_3744_p1;
wire   [63:0] zext_ln40_1_fu_4121_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln40_2_fu_4231_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln40_3_fu_4295_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln40_4_fu_4378_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln40_5_fu_4450_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln40_6_fu_4545_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln40_7_fu_4590_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln93_8_fu_4686_p1;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln93_fu_7523_p1;
wire   [63:0] zext_ln93_4_fu_7551_p1;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage19;
wire    ap_block_pp0_stage20;
wire   [31:0] select_ln216_fu_3675_p3;
wire   [7:0] select_ln61_fu_3704_p3;
wire   [7:0] grp_fu_3458_p2;
wire   [7:0] select_ln42_15_fu_4531_p3;
wire   [15:0] select_ln139_fu_7585_p3;
wire    ap_block_pp0_stage18;
wire   [15:0] select_ln128_fu_7496_p3;
wire   [31:0] select_ln225_fu_7828_p3;
wire   [7:0] select_ln225_1_fu_4050_p3;
wire   [0:0] or_ln225_fu_4045_p2;
wire   [15:0] select_ln203_fu_7802_p3;
wire   [15:0] select_ln177_fu_13142_p3;
wire    ap_block_pp0_stage26;
wire   [15:0] select_ln177_1_fu_13149_p3;
wire    ap_block_pp0_stage29;
wire   [15:0] select_ln177_2_fu_13156_p3;
wire   [15:0] select_ln177_3_fu_13905_p3;
wire   [15:0] select_ln177_4_fu_14061_p3;
wire   [15:0] select_ln177_5_fu_13948_p3;
wire   [15:0] select_ln177_6_fu_14002_p3;
wire   [15:0] select_ln177_7_fu_14068_p3;
wire   [7:0] select_ln216_1_fu_8437_p3;
wire   [7:0] select_ln216_2_fu_8449_p3;
wire   [0:0] or_ln216_1_fu_8444_p2;
wire    ap_block_pp0_stage9_01001;
wire   [7:0] trunc_ln681_fu_3722_p1;
wire    ap_block_pp0_stage28;
wire   [7:0] grp_fu_3463_p8;
wire   [7:0] grp_fu_3474_p8;
wire   [7:0] grp_fu_3503_p8;
wire   [7:0] grp_fu_3521_p8;
wire   [7:0] grp_fu_3532_p8;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage12;
wire   [8:0] trunc_ln33_1_fu_3607_p1;
wire   [21:0] tmp_28_fu_3629_p4;
wire   [1:0] trunc_ln33_fu_3603_p1;
wire   [31:0] add_ln215_fu_3663_p2;
wire   [0:0] icmp_ln61_fu_3698_p2;
wire   [0:0] icmp_ln181_fu_3816_p2;
wire   [0:0] icmp_ln181_1_fu_3828_p2;
wire   [0:0] icmp_ln181_2_fu_3840_p2;
wire   [0:0] icmp_ln181_3_fu_3852_p2;
wire   [0:0] icmp_ln181_4_fu_3864_p2;
wire   [0:0] icmp_ln181_5_fu_3876_p2;
wire   [0:0] icmp_ln181_6_fu_3888_p2;
wire   [0:0] icmp_ln181_7_fu_3900_p2;
wire   [15:0] select_ln181_fu_3821_p3;
wire   [15:0] select_ln181_1_fu_3833_p3;
wire   [15:0] select_ln181_2_fu_3845_p3;
wire   [15:0] select_ln181_3_fu_3857_p3;
wire   [15:0] select_ln181_4_fu_3869_p3;
wire   [15:0] select_ln181_5_fu_3881_p3;
wire   [15:0] select_ln181_6_fu_3893_p3;
wire   [15:0] select_ln181_7_fu_3905_p3;
wire   [7:0] add_ln41_fu_4063_p2;
wire   [15:0] add_ln45_fu_4074_p2;
wire   [7:0] select_ln42_1_fu_4086_p3;
wire   [15:0] add_ln45_1_fu_4212_p2;
wire   [15:0] select_ln42_2_fu_4217_p3;
wire   [7:0] select_ln42_3_fu_4224_p3;
wire   [7:0] add_ln41_2_fu_4257_p2;
wire   [15:0] add_ln45_2_fu_4269_p2;
wire   [7:0] add_ln41_3_fu_4316_p2;
wire   [0:0] icmp_ln42_3_fu_4321_p2;
wire   [15:0] add_ln45_3_fu_4327_p2;
wire   [7:0] select_ln42_7_fu_4339_p3;
wire   [0:0] or_ln42_1_fu_4367_p2;
wire   [0:0] or_ln42_fu_4363_p2;
wire   [15:0] add_ln45_4_fu_4399_p2;
wire   [7:0] select_ln42_9_fu_4410_p3;
wire   [7:0] add_ln41_5_fu_4420_p2;
wire   [7:0] select_ln42_11_fu_4432_p3;
wire   [15:0] add_ln45_5_fu_4471_p2;
wire   [7:0] select_ln42_13_fu_4487_p3;
wire   [7:0] add_ln41_7_fu_4498_p2;
wire   [0:0] or_ln42_4_fu_4514_p2;
wire   [0:0] or_ln42_3_fu_4510_p2;
wire   [0:0] or_ln42_5_fu_4520_p2;
wire   [15:0] add_ln45_6_fu_4566_p2;
wire   [15:0] add_ln45_7_fu_4577_p2;
wire   [7:0] zext_ln80_fu_4621_p1;
wire   [7:0] add_ln80_fu_4631_p2;
wire   [2:0] trunc_ln80_fu_4627_p1;
wire   [2:0] zext_ln80_1_fu_4624_p1;
wire   [2:0] add_ln83_fu_4643_p2;
wire   [0:0] icmp_ln81_fu_4637_p2;
wire   [2:0] add_ln81_fu_4649_p2;
wire   [2:0] tmp_5_fu_4663_p7;
wire   [15:0] add_ln87_2_fu_4681_p2;
wire   [7:0] select_ln80_fu_4708_p3;
wire   [7:0] add_ln80_1_fu_4715_p2;
wire   [2:0] add_ln83_3_fu_4727_p2;
wire   [2:0] add_ln83_1_fu_4733_p2;
wire   [0:0] icmp_ln81_1_fu_4721_p2;
wire   [2:0] add_ln81_1_fu_4739_p2;
wire   [1:0] or_ln_fu_4753_p3;
wire   [7:0] zext_ln80_2_fu_4760_p1;
wire   [7:0] add_ln80_2_fu_4768_p2;
wire   [2:0] zext_ln80_3_fu_4764_p1;
wire   [2:0] add_ln83_2_fu_4780_p2;
wire   [0:0] icmp_ln81_2_fu_4774_p2;
wire   [2:0] add_ln81_2_fu_4786_p2;
wire   [9:0] shl_ln93_1_fu_4815_p3;
wire   [10:0] zext_ln93_5_fu_4823_p1;
wire   [10:0] zext_ln93_1_fu_4811_p1;
wire   [10:0] sub_ln93_fu_4827_p2;
wire   [10:0] shl_ln93_3_fu_4848_p3;
wire   [8:0] shl_ln93_4_fu_4860_p3;
wire   [11:0] zext_ln93_9_fu_4856_p1;
wire   [11:0] zext_ln93_10_fu_4868_p1;
wire   [11:0] sub_ln93_2_fu_4872_p2;
wire   [8:0] shl_ln93_6_fu_4899_p3;
wire   [9:0] shl_ln93_10_fu_4926_p3;
wire   [11:0] shl_ln93_11_fu_4949_p3;
wire   [8:0] shl_ln93_14_fu_4961_p3;
wire   [12:0] zext_ln93_28_fu_4969_p1;
wire   [11:0] zext_ln93_22_fu_4934_p1;
wire   [10:0] zext_ln93_17_fu_4922_p1;
wire   [10:0] zext_ln93_37_fu_5013_p1;
wire   [11:0] shl_ln93_21_fu_5046_p3;
wire   [8:0] shl_ln93_22_fu_5058_p3;
wire   [12:0] zext_ln93_43_fu_5066_p1;
wire   [12:0] zext_ln93_42_fu_5054_p1;
wire   [10:0] shl_ln93_23_fu_5093_p3;
wire   [11:0] zext_ln93_47_fu_5101_p1;
wire   [10:0] zext_ln93_76_fu_5162_p1;
wire   [10:0] sub_ln93_37_fu_5166_p2;
wire  signed [11:0] sext_ln93_33_fu_5172_p1;
wire   [11:0] zext_ln93_74_fu_5150_p1;
wire   [11:0] sub_ln93_38_fu_5176_p2;
wire  signed [12:0] sext_ln93_34_fu_5182_p1;
wire   [12:0] grp_fu_14106_p3;
wire   [8:0] shl_ln_fu_5236_p3;
wire   [11:0] shl_ln93_2_fu_5254_p3;
wire   [12:0] zext_ln93_7_fu_5261_p1;
wire   [12:0] zext_ln93_6_fu_5251_p1;
wire   [9:0] shl_ln93_5_fu_5271_p3;
wire   [12:0] zext_ln93_11_fu_5278_p1;
wire   [12:0] sub_ln93_3_fu_5282_p2;
wire   [11:0] shl_ln93_7_fu_5295_p3;
wire   [9:0] shl_ln93_8_fu_5306_p3;
wire   [12:0] zext_ln93_14_fu_5302_p1;
wire   [12:0] zext_ln93_16_fu_5317_p1;
wire   [12:0] sub_ln93_4_fu_5321_p2;
wire   [10:0] zext_ln93_15_fu_5313_p1;
wire   [10:0] zext_ln93_12_fu_5292_p1;
wire   [10:0] sub_ln93_5_fu_5331_p2;
wire   [11:0] shl_ln93_9_fu_5347_p3;
wire   [12:0] zext_ln93_20_fu_5354_p1;
wire   [12:0] zext_ln93_18_fu_5341_p1;
wire   [12:0] sub_ln93_6_fu_5358_p2;
wire   [12:0] zext_ln93_3_fu_5247_p1;
wire   [10:0] shl_ln93_s_fu_5370_p3;
wire   [11:0] zext_ln93_21_fu_5377_p1;
wire   [11:0] zext_ln93_2_fu_5243_p1;
wire   [11:0] sub_ln93_8_fu_5381_p2;
wire   [11:0] zext_ln93_19_fu_5344_p1;
wire   [11:0] sub_ln93_70_fu_5391_p2;
wire   [11:0] add_ln93_fu_5397_p2;
wire   [9:0] shl_ln93_12_fu_5409_p3;
wire   [12:0] zext_ln93_25_fu_5416_p1;
wire   [12:0] sub_ln93_9_fu_5420_p2;
wire   [10:0] shl_ln93_13_fu_5429_p3;
wire   [13:0] zext_ln93_27_fu_5440_p1;
wire  signed [13:0] sext_ln93_9_fu_5444_p1;
wire   [11:0] shl_ln93_15_fu_5456_p3;
wire  signed [13:0] sext_ln93_4_fu_5327_p1;
wire   [13:0] zext_ln93_31_fu_5467_p1;
wire   [8:0] shl_ln93_16_fu_5477_p3;
wire   [12:0] zext_ln93_30_fu_5463_p1;
wire   [12:0] zext_ln93_33_fu_5488_p1;
wire   [12:0] sub_ln93_13_fu_5492_p2;
wire   [10:0] shl_ln93_17_fu_5504_p3;
wire   [11:0] zext_ln93_32_fu_5484_p1;
wire   [11:0] zext_ln93_34_fu_5511_p1;
wire   [11:0] sub_ln93_15_fu_5515_p2;
wire   [12:0] sub_ln93_7_fu_5364_p2;
wire   [12:0] zext_ln93_35_fu_5525_p1;
wire   [11:0] shl_ln93_18_fu_5534_p3;
wire   [12:0] zext_ln93_36_fu_5541_p1;
wire   [12:0] zext_ln93_38_fu_5545_p1;
wire   [12:0] sub_ln93_17_fu_5548_p2;
wire   [8:0] shl_ln93_20_fu_5558_p3;
wire  signed [12:0] sext_ln93_7_fu_5402_p1;
wire   [12:0] zext_ln93_39_fu_5565_p1;
wire   [12:0] sub_ln93_18_fu_5569_p2;
wire  signed [12:0] sext_ln93_15_fu_5579_p1;
wire   [12:0] zext_ln93_40_fu_5582_p1;
wire   [12:0] add_ln93_5_fu_5585_p2;
wire   [10:0] tmp_79_fu_5601_p3;
wire   [11:0] zext_ln93_41_fu_5595_p1;
wire   [11:0] zext_ln93_44_fu_5608_p1;
wire   [12:0] zext_ln93_26_fu_5436_p1;
wire   [12:0] add_ln93_6_fu_5618_p2;
wire   [11:0] zext_ln93_23_fu_5406_p1;
wire   [11:0] sub_ln93_71_fu_5612_p2;
wire   [11:0] add_ln93_7_fu_5627_p2;
wire  signed [13:0] sext_ln93_18_fu_5623_p1;
wire  signed [13:0] sext_ln93_19_fu_5633_p1;
wire   [13:0] add_ln93_2_fu_5447_p2;
wire   [13:0] zext_ln93_45_fu_5643_p1;
wire  signed [13:0] sext_ln93_17_fu_5598_p1;
wire  signed [13:0] sext_ln93_10_fu_5453_p1;
wire   [13:0] add_ln93_9_fu_5653_p2;
wire  signed [14:0] sext_ln93_3_fu_5288_p1;
wire  signed [14:0] sext_ln93_20_fu_5659_p1;
wire  signed [12:0] sext_ln93_21_fu_5672_p1;
wire   [8:0] shl_ln93_24_fu_5681_p3;
wire   [12:0] zext_ln93_48_fu_5688_p1;
wire   [11:0] shl_ln93_25_fu_5698_p3;
wire   [12:0] zext_ln93_49_fu_5705_p1;
wire   [12:0] sub_ln93_24_fu_5709_p2;
wire   [11:0] tmp_80_fu_5730_p3;
wire   [8:0] shl_ln93_26_fu_5746_p3;
wire   [12:0] zext_ln93_53_fu_5754_p1;
wire   [12:0] sub_ln93_25_fu_5758_p2;
wire  signed [13:0] sext_ln93_14_fu_5575_p1;
wire   [13:0] zext_ln93_52_fu_5742_p1;
wire  signed [13:0] sext_ln93_16_fu_5591_p1;
wire   [7:0] tmp_10_fu_5780_p8;
wire   [10:0] shl_ln93_27_fu_5795_p3;
wire   [8:0] shl_ln93_28_fu_5807_p3;
wire   [13:0] add_ln93_8_fu_5637_p2;
wire   [13:0] zext_ln93_57_fu_5819_p1;
wire   [11:0] zext_ln93_55_fu_5803_p1;
wire   [11:0] zext_ln93_54_fu_5791_p1;
wire   [11:0] sub_ln93_29_fu_5829_p2;
wire  signed [13:0] sext_ln93_25_fu_5835_p1;
wire   [13:0] sub_ln93_20_fu_5647_p2;
wire   [11:0] shl_ln93_29_fu_5845_p3;
wire   [14:0] add_ln93_10_fu_5663_p2;
wire   [14:0] zext_ln93_58_fu_5853_p1;
wire   [14:0] sub_ln93_30_fu_5857_p2;
wire   [10:0] shl_ln93_30_fu_5867_p3;
wire   [8:0] shl_ln93_31_fu_5882_p3;
wire   [11:0] zext_ln93_62_fu_5893_p1;
wire   [11:0] zext_ln93_60_fu_5878_p1;
wire   [11:0] sub_ln93_31_fu_5897_p2;
wire   [10:0] shl_ln93_32_fu_5913_p3;
wire   [11:0] zext_ln93_65_fu_5920_p1;
wire   [11:0] sub_ln93_32_fu_5924_p2;
wire  signed [12:0] sext_ln93_28_fu_5930_p1;
wire   [12:0] zext_ln93_64_fu_5910_p1;
wire   [7:0] tmp_13_fu_5940_p8;
wire   [10:0] shl_ln93_35_fu_5959_p3;
wire   [11:0] zext_ln93_70_fu_5967_p1;
wire   [11:0] zext_ln93_69_fu_5955_p1;
wire   [11:0] sub_ln93_35_fu_5971_p2;
wire   [11:0] shl_ln93_36_fu_5981_p3;
wire   [13:0] add_ln93_11_fu_5839_p2;
wire   [13:0] zext_ln93_71_fu_5989_p1;
wire   [12:0] zext_ln93_68_fu_5951_p1;
wire   [12:0] zext_ln93_72_fu_5999_p1;
wire   [12:0] sub_ln93_73_fu_6003_p2;
wire  signed [15:0] sext_ln93_32_fu_6009_p1;
wire  signed [15:0] sext_ln93_26_fu_5863_p1;
wire   [10:0] shl_ln93_38_fu_6025_p3;
wire   [11:0] zext_ln93_77_fu_6032_p1;
wire   [11:0] sub_ln93_39_fu_6036_p2;
wire   [8:0] shl_ln93_39_fu_6046_p3;
wire  signed [12:0] sext_ln93_35_fu_6042_p1;
wire   [12:0] zext_ln93_78_fu_6053_p1;
wire   [11:0] shl_ln93_42_fu_6077_p3;
wire   [12:0] zext_ln93_84_fu_6084_p1;
wire   [12:0] zext_ln93_82_fu_6073_p1;
wire  signed [13:0] sext_ln93_13_fu_5554_p1;
wire  signed [13:0] sext_ln93_6_fu_5387_p1;
wire   [12:0] sub_ln93_42_fu_6088_p2;
wire   [12:0] sub_ln93_33_fu_5934_p2;
wire   [12:0] add_ln93_15_fu_6100_p2;
wire  signed [13:0] sext_ln93_23_fu_5764_p1;
wire  signed [13:0] sext_ln93_38_fu_6106_p1;
wire   [9:0] shl_ln93_43_fu_6116_p3;
wire   [10:0] zext_ln93_85_fu_6123_p1;
wire   [10:0] zext_ln93_80_fu_6063_p1;
wire   [10:0] sub_ln93_44_fu_6127_p2;
wire   [11:0] shl_ln93_44_fu_6148_p3;
wire   [8:0] shl_ln93_45_fu_6160_p3;
wire   [12:0] zext_ln93_88_fu_6172_p1;
wire   [12:0] zext_ln93_86_fu_6156_p1;
(* use_dsp48 = "no" *) wire  signed [12:0] sub_ln93_45_fu_6176_p2;
wire  signed [13:0] sext_ln93_41_fu_6182_p1;
wire  signed [13:0] sext_ln93_30_fu_5977_p1;
wire   [10:0] shl_ln93_47_fu_6198_p3;
wire   [11:0] zext_ln93_92_fu_6205_p1;
wire   [11:0] zext_ln93_90_fu_6192_p1;
wire   [11:0] sub_ln93_47_fu_6209_p2;
wire   [11:0] shl_ln93_48_fu_6219_p3;
wire   [8:0] shl_ln93_49_fu_6230_p3;
wire   [12:0] zext_ln93_93_fu_6226_p1;
wire   [12:0] zext_ln93_94_fu_6237_p1;
wire   [9:0] shl_ln93_50_fu_6247_p3;
wire   [12:0] zext_ln93_95_fu_6254_p1;
wire   [10:0] zext_ln93_91_fu_6195_p1;
wire   [10:0] zext_ln93_96_fu_6264_p1;
wire   [10:0] sub_ln93_74_fu_6268_p2;
wire  signed [13:0] sext_ln93_8_fu_5425_p1;
wire   [11:0] zext_ln93_56_fu_5815_p1;
wire   [11:0] add_ln93_22_fu_6314_p2;
wire  signed [12:0] grp_fu_14115_p3;
wire   [13:0] zext_ln93_103_fu_6320_p1;
wire  signed [13:0] sext_ln93_46_fu_6324_p1;
wire   [11:0] shl_ln93_54_fu_6333_p3;
wire   [8:0] shl_ln93_55_fu_6344_p3;
wire   [12:0] zext_ln93_105_fu_6340_p1;
wire   [12:0] zext_ln93_106_fu_6351_p1;
wire   [12:0] sub_ln93_52_fu_6355_p2;
wire   [11:0] shl_ln93_56_fu_6365_p3;
wire   [8:0] shl_ln93_57_fu_6376_p3;
wire   [12:0] zext_ln93_109_fu_6387_p1;
wire   [12:0] zext_ln93_107_fu_6372_p1;
wire   [12:0] sub_ln93_53_fu_6391_p2;
wire   [10:0] shl_ln93_58_fu_6401_p3;
wire   [11:0] zext_ln93_110_fu_6408_p1;
wire   [11:0] zext_ln93_108_fu_6383_p1;
wire   [11:0] sub_ln93_54_fu_6412_p2;
wire   [11:0] sub_ln93_55_fu_6422_p2;
wire  signed [12:0] sext_ln93_52_fu_6428_p1;
wire   [11:0] sub_ln93_57_fu_6438_p2;
wire   [8:0] shl_ln93_60_fu_6463_p3;
wire   [11:0] shl_ln93_62_fu_6475_p3;
wire   [12:0] zext_ln93_116_fu_6483_p1;
wire  signed [13:0] sext_ln93_40_fu_6133_p1;
wire   [13:0] sub_ln93_27_fu_5774_p2;
wire   [13:0] add_ln93_26_fu_6493_p2;
wire   [12:0] sub_ln93_58_fu_6487_p2;
wire   [12:0] zext_ln93_101_fu_6301_p1;
wire   [12:0] add_ln93_27_fu_6503_p2;
wire  signed [14:0] sext_ln93_54_fu_6499_p1;
wire  signed [14:0] sext_ln93_55_fu_6509_p1;
wire   [11:0] zext_ln93_120_fu_6542_p1;
wire   [11:0] sub_ln93_60_fu_6546_p2;
wire   [8:0] shl_ln93_65_fu_6556_p3;
wire  signed [12:0] sext_ln93_56_fu_6552_p1;
wire   [12:0] zext_ln93_121_fu_6564_p1;
wire   [10:0] shl_ln93_66_fu_6585_p3;
wire   [8:0] shl_ln93_67_fu_6597_p3;
wire   [11:0] zext_ln93_123_fu_6593_p1;
wire   [11:0] zext_ln93_124_fu_6605_p1;
wire   [11:0] sub_ln93_62_fu_6609_p2;
wire   [9:0] shl_ln93_68_fu_6619_p3;
wire   [12:0] zext_ln93_59_fu_5874_p1;
wire   [12:0] sub_ln93_22_fu_5675_p2;
wire   [12:0] add_ln93_29_fu_6631_p2;
wire   [13:0] sub_ln93_12_fu_5471_p2;
wire  signed [13:0] sext_ln93_58_fu_6637_p1;
wire   [12:0] sub_ln93_48_fu_6241_p2;
wire   [12:0] sub_ln93_40_fu_6057_p2;
wire   [12:0] add_ln93_31_fu_6647_p2;
wire   [12:0] zext_ln93_125_fu_6627_p1;
wire  signed [12:0] sext_ln93_51_fu_6418_p1;
wire   [12:0] add_ln93_32_fu_6657_p2;
wire  signed [13:0] sext_ln93_60_fu_6653_p1;
wire  signed [13:0] sext_ln93_61_fu_6663_p1;
wire   [11:0] sub_ln93_63_fu_6673_p2;
wire   [12:0] zext_ln93_137_fu_6721_p1;
wire  signed [12:0] sub_ln93_76_fu_6725_p2;
wire  signed [13:0] sext_ln93_50_fu_6397_p1;
wire  signed [13:0] sext_ln93_27_fu_5903_p1;
wire  signed [13:0] sext_ln106_4_fu_6735_p1;
wire   [13:0] add_ln106_13_fu_6738_p2;
wire  signed [12:0] sext_ln93_42_fu_6215_p1;
wire   [12:0] add_ln106_15_fu_6750_p2;
wire   [8:0] zext_ln93_97_fu_6289_p1;
wire   [8:0] zext_ln93_63_fu_5907_p1;
wire   [8:0] add_ln106_16_fu_6760_p2;
wire  signed [12:0] sext_ln93_57_fu_6615_p1;
wire   [12:0] zext_ln106_fu_6766_p1;
wire   [12:0] add_ln106_17_fu_6770_p2;
wire  signed [13:0] sext_ln106_6_fu_6756_p1;
wire  signed [13:0] sext_ln106_7_fu_6776_p1;
wire   [8:0] zext_ln93_132_fu_6705_p1;
wire   [8:0] zext_ln93_111_fu_6459_p1;
wire  signed [13:0] sext_ln93_49_fu_6361_p1;
wire   [13:0] zext_ln93_87_fu_6168_p1;
wire   [12:0] sub_ln93_14_fu_5498_p2;
wire   [12:0] sub_ln93_23_fu_5692_p2;
wire   [12:0] sub_ln93_56_fu_6432_p2;
wire   [12:0] zext_ln93_61_fu_5889_p1;
wire   [12:0] zext_ln93_75_fu_6022_p1;
wire   [12:0] add_ln106_35_fu_6804_p2;
wire   [8:0] zext_ln93_117_fu_6530_p1;
wire   [12:0] sub_ln93_61_fu_6568_p2;
wire  signed [12:0] sext_ln93_5_fu_5337_p1;
wire  signed [12:0] sext_ln93_11_fu_5521_p1;
wire  signed [13:0] sext_ln93_63_fu_6679_p1;
wire  signed [13:0] sext_ln93_22_fu_5715_p1;
wire  signed [13:0] sext_ln93_43_fu_6274_p1;
wire   [13:0] add_ln106_48_fu_6834_p2;
wire  signed [13:0] sext_ln93_68_fu_6731_p1;
wire  signed [13:0] sext_ln93_53_fu_6444_p1;
wire   [8:0] zext_ln93_73_fu_6019_p1;
wire   [8:0] add_ln106_51_fu_6852_p2;
wire   [13:0] add_ln106_50_fu_6846_p2;
wire   [13:0] zext_ln106_4_fu_6858_p1;
wire    ap_block_pp0_stage13;
wire   [12:0] zext_ln93_50_fu_6871_p1;
wire   [11:0] shl_ln93_33_fu_6882_p3;
wire   [9:0] shl_ln93_34_fu_6893_p3;
wire   [12:0] zext_ln93_67_fu_6900_p1;
wire   [12:0] zext_ln93_66_fu_6889_p1;
wire   [12:0] sub_ln93_34_fu_6904_p2;
wire  signed [14:0] sext_ln93_29_fu_6910_p1;
wire  signed [14:0] sext_ln93_24_fu_6879_p1;
wire   [10:0] shl_ln93_40_fu_6926_p3;
wire   [11:0] zext_ln93_81_fu_6933_p1;
wire   [11:0] zext_ln93_83_fu_6937_p1;
wire  signed [14:0] sext_ln93_37_fu_6946_p1;
wire  signed [14:0] sext_ln93_39_fu_6949_p1;
wire   [14:0] add_ln93_12_fu_6914_p2;
wire   [14:0] zext_ln93_79_fu_6923_p1;
wire   [10:0] shl_ln93_46_fu_6968_p3;
wire   [15:0] zext_ln93_89_fu_6975_p1;
wire   [9:0] shl_ln93_51_fu_6984_p3;
wire   [14:0] add_ln93_17_fu_6952_p2;
wire   [14:0] zext_ln93_99_fu_6995_p1;
wire   [14:0] sub_ln93_50_fu_6999_p2;
wire  signed [14:0] sext_ln93_1_fu_6868_p1;
wire  signed [14:0] sext_ln93_45_fu_7009_p1;
wire   [14:0] add_ln93_21_fu_7012_p2;
wire  signed [14:0] sext_ln93_47_fu_7018_p1;
wire   [9:0] shl_ln93_53_fu_7027_p3;
wire   [13:0] add_ln93_19_fu_6964_p2;
wire   [13:0] zext_ln93_104_fu_7034_p1;
wire   [13:0] sub_ln93_51_fu_7038_p2;
wire   [9:0] shl_ln93_61_fu_7059_p3;
wire   [9:0] shl_ln93_63_fu_7070_p3;
wire  signed [14:0] sext_ln93_48_fu_7044_p1;
wire   [14:0] zext_ln93_118_fu_7077_p1;
wire  signed [14:0] sext_ln93_59_fu_7090_p1;
wire  signed [14:0] sext_ln93_62_fu_7093_p1;
wire   [9:0] shl_ln93_69_fu_7108_p3;
wire   [10:0] zext_ln93_129_fu_7119_p1;
wire   [10:0] sub_ln93_64_fu_7123_p2;
wire  signed [11:0] sext_ln93_64_fu_7129_p1;
wire   [11:0] zext_ln93_127_fu_7105_p1;
wire   [11:0] sub_ln93_65_fu_7133_p2;
wire   [11:0] shl_ln93_70_fu_7143_p3;
wire   [12:0] zext_ln93_128_fu_7115_p1;
wire   [12:0] zext_ln93_130_fu_7150_p1;
wire   [10:0] tmp_82_fu_7160_p3;
wire   [11:0] zext_ln93_131_fu_7167_p1;
wire   [14:0] zext_ln93_126_fu_7102_p1;
wire   [14:0] add_ln93_25_fu_7021_p2;
wire   [14:0] zext_ln93_134_fu_7182_p1;
wire   [14:0] add_ln93_34_fu_7096_p2;
wire   [14:0] zext_ln93_138_fu_7191_p1;
wire   [14:0] sub_ln93_69_fu_7194_p2;
wire  signed [14:0] sext_ln93_65_fu_7139_p1;
wire   [14:0] sub_ln93_68_fu_7185_p2;
wire   [12:0] sub_ln93_72_fu_6874_p2;
wire   [12:0] zext_ln93_113_fu_7055_p1;
wire  signed [12:0] grp_fu_14124_p3;
wire  signed [14:0] sext_ln106_5_fu_7220_p1;
wire  signed [14:0] sext_ln106_8_fu_7223_p1;
wire   [12:0] sub_ln93_66_fu_7154_p2;
wire   [12:0] zext_ln93_115_fu_7066_p1;
wire  signed [15:0] sext_ln93_69_fu_7200_p1;
wire  signed [15:0] sext_ln93_44_fu_7005_p1;
wire   [14:0] zext_ln93_119_fu_7087_p1;
wire  signed [14:0] sext_ln93_31_fu_6920_p1;
wire   [14:0] add_ln106_26_fu_7244_p2;
wire  signed [14:0] sext_ln106_12_fu_7250_p1;
wire  signed [13:0] sext_ln106_16_fu_7259_p1;
wire  signed [13:0] sext_ln106_17_fu_7262_p1;
wire   [14:0] sub_ln93_67_fu_7177_p2;
wire  signed [14:0] sext_ln106_22_fu_7271_p1;
wire   [14:0] add_ln106_44_fu_7274_p2;
wire   [15:0] sub_ln93_46_fu_6979_p2;
wire  signed [15:0] sext_ln106_24_fu_7284_p1;
wire  signed [15:0] sext_ln106_23_fu_7280_p1;
wire   [15:0] add_ln106_46_fu_7287_p2;
wire  signed [14:0] sext_ln106_25_fu_7299_p1;
wire  signed [14:0] sext_ln106_26_fu_7302_p1;
wire   [14:0] add_ln106_53_fu_7305_p2;
wire   [15:0] add_ln106_47_fu_7293_p2;
wire  signed [15:0] sext_ln106_27_fu_7311_p1;
wire   [10:0] shl_ln93_71_fu_7340_p3;
wire  signed [15:0] sext_ln106_fu_7351_p1;
wire  signed [15:0] sext_ln106_1_fu_7354_p1;
wire  signed [13:0] sext_ln93_36_fu_7328_p1;
wire  signed [13:0] sext_ln93_12_fu_7325_p1;
wire   [13:0] add_ln106_3_fu_7363_p2;
wire  signed [13:0] sext_ln106_2_fu_7369_p1;
wire   [13:0] add_ln106_10_fu_7372_p2;
wire   [15:0] add_ln106_2_fu_7357_p2;
wire  signed [15:0] sext_ln106_3_fu_7378_p1;
wire   [15:0] add_ln106_11_fu_7382_p2;
wire  signed [15:0] sext_ln106_9_fu_7388_p1;
wire   [14:0] zext_ln93_135_fu_7347_p1;
wire   [14:0] add_ln106_20_fu_7397_p2;
wire  signed [14:0] sext_ln106_10_fu_7402_p1;
wire   [14:0] add_ln106_22_fu_7405_p2;
wire   [15:0] zext_ln106_1_fu_7415_p1;
wire  signed [15:0] sext_ln106_11_fu_7411_p1;
wire   [15:0] add_ln106_25_fu_7418_p2;
wire   [13:0] zext_ln93_112_fu_7331_p1;
wire  signed [13:0] grp_fu_14132_p3;
wire   [0:0] icmp_ln115_3_fu_7438_p2;
wire   [15:0] add_ln127_fu_7484_p2;
wire   [15:0] zext_ln71_fu_7514_p1;
wire   [15:0] add_ln87_1_fu_7545_p2;
wire   [15:0] add_ln138_fu_7573_p2;
wire   [14:0] zext_ln93_100_fu_7599_p1;
wire   [14:0] add_ln106_29_fu_7602_p2;
wire  signed [14:0] sext_ln106_14_fu_7607_p1;
wire   [0:0] icmp_ln115_fu_7620_p2;
wire   [0:0] icmp_ln115_1_fu_7636_p2;
wire   [0:0] tmp_84_fu_7698_p3;
wire   [0:0] icmp_ln151_fu_7692_p2;
wire   [0:0] xor_ln151_fu_7706_p2;
wire   [0:0] tmp_85_fu_7722_p3;
wire   [15:0] zext_ln156_fu_7730_p1;
wire   [15:0] local_col_index_fu_7734_p2;
wire   [16:0] add_ln171_2_fu_7762_p2;
wire   [2:0] trunc_ln151_fu_7684_p1;
wire   [15:0] add_ln202_fu_7790_p2;
wire   [31:0] add_ln224_fu_7816_p2;
wire   [11:0] grp_fu_14147_p3;
wire  signed [13:0] sext_ln106_19_fu_7848_p1;
wire   [13:0] zext_ln106_3_fu_7854_p1;
wire   [13:0] add_ln106_41_fu_7857_p2;
wire  signed [14:0] sext_ln106_18_fu_7845_p1;
wire  signed [14:0] sext_ln106_20_fu_7863_p1;
wire   [16:0] add_ln171_4_fu_7873_p2;
wire  signed [15:0] sext_ln106_13_fu_7888_p1;
wire  signed [15:0] sext_ln106_15_fu_7891_p1;
wire   [15:0] add_ln106_33_fu_7894_p2;
wire  signed [15:0] sext_ln106_21_fu_7900_p1;
wire   [7:0] zext_ln160_1_fu_7913_p1;
wire   [7:0] add_ln160_fu_7923_p2;
wire   [2:0] zext_ln160_2_fu_7920_p1;
wire   [2:0] trunc_ln160_fu_7916_p1;
wire   [2:0] add_ln163_fu_7935_p2;
wire   [0:0] icmp_ln161_fu_7929_p2;
wire   [2:0] add_ln161_fu_7941_p2;
wire   [7:0] tmp_36_fu_7955_p8;
wire   [7:0] tmp_37_fu_7967_p8;
wire   [7:0] select_ln160_fu_7992_p3;
wire   [7:0] add_ln160_1_fu_7999_p2;
wire   [2:0] add_ln163_3_fu_8011_p2;
wire   [2:0] add_ln163_1_fu_8017_p2;
wire   [0:0] icmp_ln161_1_fu_8005_p2;
wire   [2:0] add_ln161_1_fu_8023_p2;
wire   [1:0] or_ln1_fu_8037_p3;
wire   [7:0] zext_ln160_3_fu_8044_p1;
wire   [7:0] add_ln160_2_fu_8052_p2;
wire   [2:0] zext_ln160_4_fu_8048_p1;
wire   [2:0] add_ln163_2_fu_8064_p2;
wire   [0:0] icmp_ln161_2_fu_8058_p2;
wire   [2:0] add_ln161_2_fu_8070_p2;
wire   [0:0] icmp_ln115_2_fu_8088_p2;
wire   [7:0] add_ln131_fu_8116_p2;
wire   [0:0] icmp_ln132_fu_8121_p2;
wire   [7:0] select_ln132_fu_8127_p3;
wire   [7:0] add_ln142_fu_8141_p2;
wire   [0:0] icmp_ln143_fu_8146_p2;
wire   [7:0] select_ln143_fu_8152_p3;
wire   [7:0] tmp_32_fu_8166_p8;
wire   [7:0] tmp_33_fu_8177_p8;
wire   [7:0] mul_ln171_4_fu_8199_p1;
wire   [7:0] tmp_52_fu_8215_p8;
wire   [7:0] tmp_53_fu_8226_p8;
wire   [7:0] tmp_40_fu_8274_p8;
wire   [7:0] tmp_41_fu_8285_p8;
wire   [7:0] mul_ln171_11_fu_8307_p1;
wire   [7:0] tmp_48_fu_8313_p8;
wire   [7:0] tmp_49_fu_8324_p8;
wire   [7:0] tmp_30_fu_8352_p8;
wire   [7:0] tmp_31_fu_8369_p8;
wire   [7:0] mul_ln171_3_fu_8390_p1;
wire   [7:0] add_ln219_fu_8406_p2;
wire   [0:0] icmp_ln220_fu_8412_p2;
wire   [7:0] select_ln220_fu_8418_p3;
wire   [7:0] add_ln221_fu_8426_p2;
wire    ap_block_pp0_stage21;
wire   [7:0] mul_ln171_1_fu_8471_p1;
wire   [12:0] zext_ln171_1_fu_8468_p1;
wire   [7:0] tmp_34_fu_8484_p8;
wire   [7:0] tmp_35_fu_8495_p8;
wire    ap_block_pp0_stage22;
wire   [7:0] mul_ln171_2_fu_8516_p1;
wire   [7:0] tmp_38_fu_8525_p8;
wire   [7:0] tmp_39_fu_8536_p8;
wire    ap_block_pp0_stage23;
wire   [8:0] zext_ln171_2_fu_8554_p1;
wire   [8:0] sub_ln171_fu_8557_p2;
wire  signed [12:0] sext_ln171_fu_8563_p1;
wire   [10:0] shl_ln171_7_fu_8573_p3;
wire   [11:0] sub_ln171_20_fu_8584_p2;
wire   [7:0] mul_ln171_5_fu_8594_p1;
wire   [12:0] mul_ln171_5_fu_8594_p2;
wire  signed [12:0] sext_ln171_23_fu_8590_p1;
wire   [7:0] tmp_42_fu_8616_p8;
wire   [7:0] tmp_43_fu_8627_p8;
wire   [12:0] select_ln171_fu_8567_p3;
wire   [12:0] select_ln171_16_fu_8599_p3;
wire   [7:0] mul_ln171_8_fu_8651_p1;
wire    ap_block_pp0_stage24;
wire   [7:0] mul_ln171_10_fu_8666_p1;
wire    ap_block_pp0_stage25;
wire   [7:0] tmp_44_fu_8681_p8;
wire   [7:0] tmp_45_fu_8692_p8;
wire   [7:0] tmp_46_fu_8710_p8;
wire   [7:0] tmp_47_fu_8721_p8;
wire   [7:0] tmp_50_fu_8739_p8;
wire   [7:0] tmp_51_fu_8750_p8;
wire   [7:0] tmp_74_fu_8768_p8;
wire   [7:0] tmp_75_fu_8779_p8;
wire   [7:0] tmp_76_fu_8797_p8;
wire   [7:0] tmp_77_fu_8815_p8;
wire   [7:0] tmp_78_fu_8826_p8;
wire   [10:0] shl_ln1_fu_8851_p3;
wire   [11:0] zext_ln171_4_fu_8858_p1;
wire   [11:0] sub_ln171_1_fu_8862_p2;
wire   [8:0] shl_ln171_1_fu_8872_p3;
wire  signed [12:0] sext_ln171_1_fu_8868_p1;
wire   [12:0] zext_ln171_5_fu_8879_p1;
wire   [9:0] shl_ln171_2_fu_8889_p3;
wire   [10:0] zext_ln171_6_fu_8896_p1;
wire   [10:0] zext_ln171_3_fu_8848_p1;
wire   [10:0] add_ln171_fu_8900_p2;
wire   [12:0] zext_ln171_7_fu_8906_p1;
wire   [12:0] select_ln171_1_fu_8910_p3;
wire   [11:0] shl_ln171_3_fu_8921_p3;
wire   [12:0] zext_ln171_9_fu_8928_p1;
wire   [12:0] zext_ln171_10_fu_8932_p1;
wire   [12:0] sub_ln171_4_fu_8942_p2;
wire   [12:0] sub_ln171_3_fu_8936_p2;
wire   [12:0] select_ln171_2_fu_8948_p3;
wire   [10:0] sub_ln171_6_fu_8983_p2;
wire  signed [11:0] sext_ln171_7_fu_8989_p1;
wire   [11:0] sub_ln171_7_fu_8993_p2;
wire   [12:0] sub_ln171_8_fu_9002_p2;
wire  signed [12:0] sext_ln171_8_fu_8998_p1;
wire   [12:0] select_ln171_7_fu_9008_p3;
wire   [11:0] select_ln171_8_fu_9019_p3;
wire   [9:0] shl_ln171_s_fu_9032_p3;
wire   [10:0] zext_ln171_15_fu_9039_p1;
wire   [10:0] zext_ln171_14_fu_9029_p1;
wire   [10:0] sub_ln171_9_fu_9043_p2;
wire   [11:0] shl_ln171_4_fu_9053_p3;
wire   [8:0] shl_ln171_5_fu_9064_p3;
wire   [12:0] zext_ln171_16_fu_9060_p1;
wire   [12:0] zext_ln171_17_fu_9071_p1;
wire   [12:0] sub_ln171_10_fu_9075_p2;
wire  signed [12:0] sext_ln171_10_fu_9049_p1;
wire   [12:0] select_ln171_9_fu_9081_p3;
wire   [10:0] shl_ln171_6_fu_9092_p3;
wire   [11:0] zext_ln171_20_fu_9099_p1;
wire   [11:0] sub_ln171_11_fu_9103_p2;
wire  signed [12:0] sext_ln171_12_fu_9109_p1;
wire   [12:0] sub_ln171_13_fu_9118_p2;
wire   [12:0] sub_ln171_12_fu_9113_p2;
wire   [12:0] select_ln171_10_fu_9123_p3;
wire   [11:0] zext_ln171_21_fu_9134_p1;
wire   [11:0] add_ln171_1_fu_9138_p2;
wire   [10:0] sub_ln171_14_fu_9148_p2;
wire  signed [11:0] sext_ln171_14_fu_9154_p1;
wire   [11:0] sub_ln171_15_fu_9158_p2;
wire  signed [12:0] sext_ln171_15_fu_9163_p1;
wire   [12:0] zext_ln171_22_fu_9144_p1;
wire   [12:0] select_ln171_11_fu_9167_p3;
wire   [9:0] zext_ln171_23_fu_9178_p1;
wire  signed [9:0] sub_ln171_16_fu_9182_p2;
wire  signed [12:0] sext_ln171_17_fu_9188_p1;
wire   [12:0] select_ln171_12_fu_9192_p3;
wire   [11:0] sub_ln171_17_fu_9202_p2;
wire   [11:0] select_ln171_13_fu_9207_p3;
wire   [11:0] sub_ln171_18_fu_9222_p2;
wire  signed [11:0] sext_ln171_20_fu_9218_p1;
wire   [11:0] select_ln171_14_fu_9228_p3;
wire   [12:0] zext_ln171_24_fu_9239_p1;
wire   [12:0] sub_ln171_19_fu_9243_p2;
wire   [12:0] select_ln171_15_fu_9249_p3;
wire   [11:0] zext_ln171_28_fu_9263_p1;
wire   [11:0] sub_ln171_21_fu_9266_p2;
wire   [11:0] shl_ln171_8_fu_9275_p3;
wire   [8:0] shl_ln171_9_fu_9286_p3;
wire   [12:0] zext_ln171_29_fu_9282_p1;
wire   [12:0] zext_ln171_30_fu_9293_p1;
wire   [12:0] sub_ln171_22_fu_9297_p2;
wire  signed [12:0] sext_ln171_24_fu_9271_p1;
wire   [12:0] select_ln171_17_fu_9303_p3;
wire   [9:0] shl_ln171_10_fu_9317_p3;
wire   [10:0] zext_ln171_31_fu_9324_p1;
wire  signed [10:0] sub_ln171_23_fu_9328_p2;
wire   [12:0] sub_ln171_24_fu_9338_p2;
wire  signed [12:0] sext_ln171_27_fu_9334_p1;
wire   [12:0] sub_ln171_25_fu_9350_p2;
wire   [12:0] select_ln171_19_fu_9356_p3;
wire   [8:0] zext_ln171_27_fu_9260_p1;
wire   [8:0] sub_ln171_26_fu_9367_p2;
wire   [8:0] select_ln171_20_fu_9373_p3;
wire   [9:0] zext_ln171_32_fu_9384_p1;
wire   [9:0] sub_ln171_27_fu_9388_p2;
wire   [9:0] select_ln171_21_fu_9394_p3;
wire  signed [11:0] sext_ln171_32_fu_9409_p1;
wire   [11:0] sub_ln171_28_fu_9413_p2;
wire   [12:0] zext_ln171_33_fu_9405_p1;
wire   [12:0] sub_ln171_29_fu_9423_p2;
wire  signed [12:0] sext_ln171_33_fu_9419_p1;
wire   [8:0] shl_ln171_11_fu_9442_p3;
wire   [9:0] zext_ln171_37_fu_9449_p1;
wire   [9:0] sub_ln171_30_fu_9453_p2;
wire   [9:0] select_ln171_24_fu_9459_p3;
wire   [10:0] shl_ln171_12_fu_9476_p3;
wire   [11:0] zext_ln171_40_fu_9483_p1;
wire   [9:0] shl_ln171_13_fu_9493_p3;
wire   [10:0] zext_ln171_41_fu_9500_p1;
wire   [10:0] zext_ln171_39_fu_9473_p1;
wire   [10:0] sub_ln171_32_fu_9504_p2;
wire  signed [11:0] sext_ln171_37_fu_9510_p1;
wire  signed [11:0] sub_ln171_31_fu_9487_p2;
wire   [11:0] select_ln171_25_fu_9514_p3;
wire   [11:0] zext_ln171_42_fu_9525_p1;
wire   [11:0] add_ln171_3_fu_9529_p2;
wire  signed [12:0] sext_ln171_39_fu_9539_p1;
wire   [12:0] sub_ln171_33_fu_9543_p2;
wire   [12:0] zext_ln171_43_fu_9535_p1;
wire   [12:0] select_ln171_26_fu_9548_p3;
wire   [11:0] sub_ln171_34_fu_9559_p2;
wire   [11:0] select_ln171_27_fu_9565_p3;
wire   [8:0] zext_ln171_36_fu_9439_p1;
wire   [8:0] sub_ln171_35_fu_9576_p2;
wire  signed [12:0] sext_ln171_42_fu_9582_p1;
wire   [12:0] select_ln171_28_fu_9586_p3;
wire   [11:0] shl_ln171_14_fu_9596_p3;
wire   [9:0] zext_ln171_38_fu_9470_p1;
wire   [9:0] select_ln171_29_fu_9607_p3;
wire   [12:0] zext_ln171_44_fu_9603_p1;
wire   [12:0] zext_ln171_45_fu_9614_p1;
wire   [10:0] sub_ln171_37_fu_9624_p2;
wire   [10:0] select_ln171_30_fu_9630_p3;
wire   [10:0] shl_ln171_15_fu_9647_p3;
wire   [11:0] zext_ln171_48_fu_9654_p1;
wire   [8:0] shl_ln171_16_fu_9664_p3;
wire   [11:0] sub_ln171_38_fu_9658_p2;
wire   [11:0] select_ln171_31_fu_9675_p3;
wire  signed [12:0] sext_ln171_45_fu_9682_p1;
wire   [12:0] zext_ln171_49_fu_9671_p1;
wire   [11:0] shl_ln171_17_fu_9695_p3;
wire   [12:0] zext_ln171_52_fu_9702_p1;
wire   [12:0] zext_ln171_50_fu_9692_p1;
wire   [12:0] sub_ln171_40_fu_9706_p2;
wire   [11:0] zext_ln171_53_fu_9716_p1;
wire   [9:0] shl_ln171_18_fu_9726_p3;
wire   [11:0] zext_ln171_54_fu_9733_p1;
wire   [11:0] sub_ln171_41_fu_9720_p2;
wire   [11:0] select_ln171_32_fu_9737_p3;
wire   [10:0] zext_ln171_55_fu_9753_p1;
wire   [10:0] zext_ln171_47_fu_9644_p1;
wire   [10:0] add_ln171_5_fu_9757_p2;
wire   [11:0] zext_ln171_56_fu_9763_p1;
wire   [11:0] sub_ln171_42_fu_9748_p2;
wire   [11:0] select_ln171_33_fu_9767_p3;
wire   [8:0] zext_ln171_46_fu_9641_p1;
wire   [8:0] sub_ln171_43_fu_9778_p2;
wire  signed [11:0] sext_ln171_49_fu_9784_p1;
wire   [11:0] select_ln171_34_fu_9788_p3;
wire   [12:0] zext_ln171_57_fu_9799_p1;
wire   [12:0] sub_ln171_44_fu_9803_p2;
wire   [12:0] select_ln171_35_fu_9809_p3;
wire   [10:0] sub_ln171_45_fu_9823_p2;
wire   [11:0] sub_ln171_46_fu_9833_p2;
wire  signed [11:0] sext_ln171_52_fu_9829_p1;
wire   [11:0] select_ln171_37_fu_9839_p3;
wire   [12:0] select_ln171_38_fu_9850_p3;
wire   [10:0] shl_ln171_19_fu_9865_p3;
wire   [11:0] zext_ln171_62_fu_9872_p1;
wire   [11:0] zext_ln171_60_fu_9859_p1;
wire   [11:0] add_ln171_6_fu_9876_p2;
wire   [11:0] tmp_87_fu_9886_p3;
wire   [12:0] zext_ln171_64_fu_9893_p1;
wire   [12:0] sub_ln171_47_fu_9897_p2;
wire   [12:0] zext_ln171_63_fu_9882_p1;
wire   [12:0] select_ln171_39_fu_9902_p3;
wire   [12:0] sub_ln171_48_fu_9913_p2;
wire   [12:0] select_ln171_40_fu_9919_p3;
wire   [11:0] sub_ln171_49_fu_9929_p2;
wire   [8:0] shl_ln171_20_fu_9939_p3;
wire   [11:0] zext_ln171_65_fu_9946_p1;
wire   [11:0] add_ln171_7_fu_9950_p2;
wire   [12:0] zext_ln171_66_fu_9956_p1;
wire  signed [12:0] sext_ln171_57_fu_9935_p1;
wire   [12:0] select_ln171_41_fu_9960_p3;
wire   [9:0] tmp_88_fu_9976_p3;
wire   [10:0] zext_ln171_61_fu_9862_p1;
wire   [10:0] zext_ln171_67_fu_9983_p1;
wire   [10:0] sub_ln171_51_fu_9987_p2;
wire  signed [12:0] sext_ln171_59_fu_9993_p1;
wire   [12:0] sub_ln171_50_fu_9971_p2;
wire   [12:0] select_ln171_42_fu_9997_p3;
wire   [9:0] zext_ln171_69_fu_10012_p1;
wire   [9:0] sub_ln171_52_fu_10016_p2;
wire   [12:0] zext_ln171_68_fu_10008_p1;
wire   [12:0] sub_ln171_53_fu_10026_p2;
wire  signed [12:0] sext_ln171_61_fu_10022_p1;
wire   [12:0] select_ln171_43_fu_10032_p3;
wire   [11:0] sub_ln171_54_fu_10043_p2;
wire  signed [12:0] sext_ln171_63_fu_10049_p1;
wire   [9:0] shl_ln171_21_fu_10063_p3;
wire   [10:0] zext_ln171_71_fu_10070_p1;
wire   [10:0] shl_ln171_22_fu_10080_p3;
wire   [8:0] shl_ln171_23_fu_10091_p3;
wire   [11:0] zext_ln171_72_fu_10087_p1;
wire   [11:0] zext_ln171_73_fu_10098_p1;
wire   [11:0] shl_ln171_24_fu_10119_p3;
wire   [12:0] zext_ln171_77_fu_10111_p1;
wire   [12:0] zext_ln171_78_fu_10126_p1;
wire   [12:0] sub_ln171_57_fu_10130_p2;
wire  signed [12:0] sext_ln171_66_fu_10115_p1;
wire   [12:0] select_ln171_48_fu_10136_p3;
wire   [12:0] sub_ln171_58_fu_10150_p2;
wire   [10:0] zext_ln171_70_fu_10060_p1;
wire   [10:0] sub_ln171_59_fu_10159_p2;
wire   [10:0] add_ln171_8_fu_10169_p2;
wire   [11:0] zext_ln171_79_fu_10175_p1;
wire  signed [11:0] sext_ln171_70_fu_10165_p1;
wire   [11:0] select_ln171_50_fu_10179_p3;
wire   [11:0] sub_ln171_61_fu_10196_p2;
wire   [11:0] sub_ln171_60_fu_10190_p2;
wire   [11:0] select_ln171_51_fu_10201_p3;
wire   [12:0] sub_ln171_62_fu_10212_p2;
wire   [12:0] select_ln171_52_fu_10217_p3;
wire   [8:0] shl_ln171_25_fu_10231_p3;
wire   [9:0] shl_ln171_26_fu_10242_p3;
wire   [10:0] zext_ln171_82_fu_10249_p1;
wire   [10:0] sub_ln171_63_fu_10253_p2;
wire  signed [11:0] sext_ln171_74_fu_10259_p1;
wire   [11:0] zext_ln171_80_fu_10228_p1;
wire   [11:0] sub_ln171_64_fu_10263_p2;
wire   [11:0] zext_ln171_81_fu_10238_p1;
wire   [11:0] select_ln171_53_fu_10269_p3;
wire   [11:0] shl_ln171_27_fu_10280_p3;
wire   [12:0] zext_ln171_84_fu_10291_p1;
wire   [12:0] zext_ln171_83_fu_10287_p1;
wire   [12:0] zext_ln171_85_fu_10301_p1;
wire   [12:0] sub_ln171_65_fu_10295_p2;
wire   [12:0] select_ln171_54_fu_10305_p3;
wire   [12:0] zext_ln171_87_fu_10319_p1;
wire   [10:0] shl_ln171_28_fu_10328_p3;
wire   [11:0] zext_ln171_88_fu_10335_p1;
wire   [11:0] sub_ln171_67_fu_10339_p2;
wire  signed [12:0] sext_ln171_77_fu_10345_p1;
wire   [12:0] sub_ln171_68_fu_10349_p2;
wire   [12:0] sub_ln171_66_fu_10322_p2;
wire   [12:0] select_ln171_55_fu_10355_p3;
wire   [10:0] zext_ln171_86_fu_10316_p1;
wire  signed [10:0] sub_ln171_69_fu_10366_p2;
wire  signed [12:0] sext_ln171_79_fu_10372_p1;
wire   [12:0] select_ln171_56_fu_10376_p3;
wire   [11:0] sub_ln171_71_fu_10393_p2;
wire  signed [12:0] sext_ln171_81_fu_10399_p1;
wire   [12:0] sub_ln171_70_fu_10387_p2;
wire   [12:0] select_ln171_57_fu_10403_p3;
wire  signed [15:0] sext_ln171_6_fu_8964_p1;
wire  signed [13:0] sext_ln171_18_fu_9198_p1;
wire  signed [13:0] sext_ln171_29_fu_9363_p1;
wire  signed [12:0] sext_ln171_41_fu_9572_p1;
wire  signed [12:0] sext_ln171_50_fu_9795_p1;
wire   [12:0] add_ln171_12_fu_10426_p2;
wire  signed [13:0] sext_ln171_69_fu_10155_p1;
wire  signed [13:0] sext_ln171_82_fu_10410_p1;
wire   [13:0] add_ln171_13_fu_10436_p2;
wire  signed [14:0] sext_ln171_85_fu_10442_p1;
wire  signed [14:0] sext_ln171_60_fu_10004_p1;
wire   [14:0] add_ln171_14_fu_10446_p2;
wire  signed [14:0] sext_ln171_84_fu_10432_p1;
wire  signed [11:0] sext_ln171_87_fu_10464_p1;
wire   [11:0] sub_ln171_72_fu_10458_p2;
wire   [11:0] select_ln171_58_fu_10468_p3;
wire   [12:0] sub_ln171_73_fu_10479_p2;
wire   [12:0] select_ln171_59_fu_10485_p3;
wire   [10:0] select_ln171_60_fu_10496_p3;
wire   [11:0] zext_ln171_89_fu_10503_p1;
wire   [11:0] sub_ln171_74_fu_10507_p2;
wire  signed [12:0] sext_ln171_90_fu_10513_p1;
wire   [12:0] sub_ln171_75_fu_10517_p2;
wire   [7:0] mul_ln171_20_fu_10537_p1;
wire   [11:0] shl_ln171_35_fu_10545_p3;
wire   [9:0] shl_ln171_36_fu_10556_p3;
wire   [12:0] zext_ln171_110_fu_10552_p1;
wire   [12:0] zext_ln171_111_fu_10563_p1;
wire   [10:0] shl_ln171_37_fu_10577_p3;
wire   [11:0] zext_ln171_113_fu_10584_p1;
wire   [11:0] sub_ln171_86_fu_10588_p2;
wire   [11:0] zext_ln171_112_fu_10567_p1;
wire   [11:0] select_ln171_77_fu_10601_p3;
wire   [12:0] zext_ln171_115_fu_10608_p1;
wire   [12:0] sub_ln171_87_fu_10612_p2;
wire   [10:0] zext_ln171_109_fu_10542_p1;
wire   [10:0] zext_ln171_116_fu_10622_p1;
wire   [10:0] sub_ln171_88_fu_10626_p2;
wire   [10:0] select_ln171_78_fu_10632_p3;
wire   [8:0] zext_ln171_117_fu_10643_p1;
wire  signed [8:0] sub_ln171_89_fu_10646_p2;
wire   [8:0] shl_ln171_38_fu_10656_p3;
wire   [9:0] zext_ln171_118_fu_10663_p1;
wire  signed [9:0] sext_ln171_112_fu_10652_p1;
wire   [9:0] select_ln171_80_fu_10667_p3;
wire   [8:0] select_ln171_82_fu_10678_p3;
wire   [12:0] zext_ln171_119_fu_10689_p1;
wire   [12:0] sub_ln171_90_fu_10693_p2;
wire   [12:0] select_ln171_83_fu_10699_p3;
wire   [10:0] shl_ln171_71_fu_10710_p3;
wire   [8:0] shl_ln171_72_fu_10721_p3;
wire   [15:0] zext_ln171_204_fu_10728_p1;
wire  signed [13:0] sext_ln171_174_fu_10738_p1;
wire   [13:0] zext_ln171_203_fu_10717_p1;
wire   [13:0] add_ln171_32_fu_10741_p2;
wire  signed [15:0] sext_ln171_175_fu_10747_p1;
wire   [15:0] add_ln171_30_fu_10732_p2;
wire   [12:0] zext_ln171_13_fu_9025_p1;
wire   [12:0] sub_ln171_39_fu_9686_p2;
wire  signed [13:0] sext_ln171_54_fu_9855_p1;
wire  signed [13:0] sext_ln171_75_fu_10276_p1;
wire   [13:0] add_ln171_35_fu_10763_p2;
wire  signed [13:0] sext_ln171_35_fu_9436_p1;
wire   [11:0] shl_ln171_73_fu_10778_p3;
wire   [12:0] zext_ln171_206_fu_10785_p1;
wire   [11:0] zext_ln171_207_fu_10795_p1;
wire   [11:0] zext_ln171_205_fu_10775_p1;
wire   [11:0] add_ln171_49_fu_10799_p2;
wire   [12:0] zext_ln171_208_fu_10805_p1;
wire   [12:0] sub_ln171_136_fu_10789_p2;
wire   [12:0] select_ln171_130_fu_10809_p3;
wire  signed [13:0] sext_ln171_109_fu_10618_p1;
wire  signed [13:0] sext_ln171_2_fu_8917_p1;
wire   [13:0] add_ln171_58_fu_10820_p2;
wire  signed [13:0] sext_ln171_11_fu_9088_p1;
wire  signed [13:0] sext_ln171_46_fu_9712_p1;
wire   [13:0] add_ln171_59_fu_10830_p2;
wire  signed [14:0] sext_ln171_191_fu_10836_p1;
wire  signed [14:0] sext_ln171_25_fu_9310_p1;
wire   [14:0] add_ln171_60_fu_10840_p2;
wire  signed [14:0] sext_ln171_190_fu_10826_p1;
wire  signed [13:0] sext_ln171_36_fu_9466_p1;
wire  signed [13:0] sext_ln171_55_fu_9909_p1;
wire   [13:0] add_ln171_62_fu_10852_p2;
wire   [13:0] zext_ln171_76_fu_10108_p1;
wire  signed [13:0] sext_ln171_185_fu_10816_p1;
wire   [13:0] add_ln171_63_fu_10862_p2;
wire  signed [13:0] sext_ln171_76_fu_10312_p1;
wire   [13:0] add_ln171_64_fu_10868_p2;
wire  signed [14:0] sext_ln171_194_fu_10874_p1;
wire  signed [14:0] sext_ln171_193_fu_10858_p1;
wire   [11:0] zext_ln171_209_fu_10890_p1;
wire   [11:0] sub_ln171_137_fu_10884_p2;
wire   [11:0] select_ln171_131_fu_10894_p3;
wire  signed [13:0] sext_ln171_110_fu_10639_p1;
wire  signed [13:0] sext_ln171_3_fu_8955_p1;
wire   [13:0] add_ln171_76_fu_10905_p2;
wire  signed [13:0] sext_ln171_13_fu_9130_p1;
wire  signed [13:0] sext_ln171_47_fu_9744_p1;
wire   [13:0] add_ln171_77_fu_10915_p2;
wire  signed [14:0] sext_ln171_202_fu_10921_p1;
wire  signed [14:0] sext_ln171_26_fu_9314_p1;
wire   [14:0] add_ln171_78_fu_10925_p2;
wire  signed [14:0] sext_ln171_201_fu_10911_p1;
wire  signed [13:0] sext_ln171_38_fu_9521_p1;
wire  signed [13:0] sext_ln171_56_fu_9925_p1;
wire   [13:0] add_ln171_80_fu_10937_p2;
wire  signed [13:0] sext_ln171_67_fu_10143_p1;
wire  signed [13:0] sext_ln171_196_fu_10901_p1;
wire   [13:0] add_ln171_81_fu_10947_p2;
wire  signed [14:0] sext_ln171_205_fu_10953_p1;
wire  signed [14:0] sext_ln171_78_fu_10362_p1;
wire   [14:0] add_ln171_82_fu_10957_p2;
wire  signed [14:0] sext_ln171_204_fu_10943_p1;
wire   [12:0] zext_ln171_210_fu_10969_p1;
wire   [12:0] select_ln171_132_fu_10973_p3;
wire  signed [13:0] sext_ln171_16_fu_9174_p1;
wire  signed [13:0] sext_ln171_48_fu_9774_p1;
wire  signed [13:0] sext_ln171_40_fu_9555_p1;
wire  signed [13:0] sext_ln171_58_fu_9967_p1;
wire   [13:0] add_ln171_98_fu_10990_p2;
wire  signed [13:0] sext_ln171_68_fu_10147_p1;
wire  signed [13:0] sext_ln171_207_fu_10980_p1;
wire   [13:0] add_ln171_99_fu_11000_p2;
wire  signed [14:0] sext_ln171_216_fu_11006_p1;
wire  signed [14:0] sext_ln171_80_fu_10383_p1;
wire   [14:0] add_ln171_100_fu_11010_p2;
wire  signed [14:0] sext_ln171_215_fu_10996_p1;
wire   [9:0] shl_ln171_74_fu_11025_p3;
wire   [9:0] zext_ln171_211_fu_11022_p1;
wire   [9:0] select_ln171_133_fu_11032_p3;
wire  signed [11:0] sext_ln171_113_fu_10674_p1;
wire   [11:0] zext_ln171_212_fu_11039_p1;
wire   [12:0] zext_ln171_213_fu_11055_p1;
wire   [12:0] sub_ln171_139_fu_11059_p2;
wire   [12:0] sub_ln171_138_fu_11049_p2;
wire   [12:0] select_ln171_134_fu_11065_p3;
wire  signed [13:0] sext_ln171_19_fu_9214_p1;
wire  signed [13:0] sext_ln171_51_fu_9816_p1;
wire   [13:0] add_ln171_122_fu_11076_p2;
wire  signed [13:0] sext_ln171_30_fu_9380_p1;
wire  signed [13:0] sext_ln171_43_fu_9592_p1;
wire  signed [13:0] sext_ln171_62_fu_10039_p1;
wire   [13:0] add_ln171_125_fu_11088_p2;
wire  signed [13:0] sext_ln171_71_fu_10186_p1;
wire  signed [13:0] sext_ln171_223_fu_11072_p1;
wire   [13:0] add_ln171_126_fu_11098_p2;
wire  signed [13:0] sext_ln171_88_fu_10475_p1;
wire   [13:0] add_ln171_127_fu_11104_p2;
wire  signed [14:0] sext_ln171_232_fu_11110_p1;
wire  signed [14:0] sext_ln171_231_fu_11094_p1;
wire   [10:0] shl_ln171_75_fu_11123_p3;
wire   [11:0] zext_ln171_215_fu_11130_p1;
wire   [11:0] sub_ln171_140_fu_11134_p2;
wire  signed [12:0] sext_ln171_234_fu_11140_p1;
wire   [12:0] zext_ln171_214_fu_11120_p1;
wire   [9:0] shl_ln171_76_fu_11150_p3;
wire   [12:0] zext_ln171_216_fu_11157_p1;
wire   [12:0] sub_ln171_141_fu_11144_p2;
wire   [12:0] select_ln171_135_fu_11161_p3;
wire  signed [12:0] sext_ln171_114_fu_10685_p1;
wire   [12:0] select_ln171_6_fu_8976_p3;
wire   [12:0] add_ln171_139_fu_11172_p2;
wire  signed [12:0] sext_ln171_21_fu_9235_p1;
wire   [12:0] zext_ln171_58_fu_9820_p1;
wire   [12:0] add_ln171_140_fu_11182_p2;
wire  signed [12:0] sext_ln171_31_fu_9401_p1;
wire   [12:0] add_ln171_141_fu_11188_p2;
wire  signed [13:0] sext_ln171_241_fu_11194_p1;
wire  signed [13:0] sext_ln171_240_fu_11178_p1;
wire  signed [13:0] sext_ln171_72_fu_10208_p1;
wire  signed [13:0] sext_ln171_235_fu_11168_p1;
wire   [13:0] add_ln171_146_fu_11204_p2;
wire  signed [13:0] sext_ln171_89_fu_10492_p1;
wire   [11:0] shl_ln171_77_fu_11216_p3;
wire   [8:0] shl_ln171_78_fu_11227_p3;
wire   [12:0] zext_ln171_217_fu_11223_p1;
wire   [12:0] zext_ln171_218_fu_11234_p1;
wire   [12:0] sub_ln171_142_fu_11238_p2;
wire   [12:0] select_ln171_136_fu_11244_p3;
wire  signed [13:0] sext_ln171_115_fu_10706_p1;
wire  signed [13:0] sext_ln171_9_fu_9015_p1;
wire  signed [13:0] sext_ln171_22_fu_9256_p1;
wire  signed [13:0] sext_ln171_53_fu_9846_p1;
wire  signed [12:0] sext_ln171_44_fu_9637_p1;
wire   [12:0] select_ln171_45_fu_10053_p3;
wire  signed [13:0] sext_ln171_73_fu_10224_p1;
wire  signed [13:0] sext_ln171_246_fu_11251_p1;
wire   [13:0] add_ln171_163_fu_11273_p2;
wire  signed [13:0] sext_ln171_91_fu_10523_p1;
wire    ap_block_pp0_stage27;
wire  signed [11:0] sext_ln171_64_fu_11288_p1;
wire   [11:0] select_ln171_46_fu_11291_p3;
wire  signed [15:0] sext_ln171_83_fu_11301_p1;
wire  signed [15:0] sext_ln171_86_fu_11309_p1;
wire   [15:0] add_ln171_11_fu_11304_p2;
wire   [10:0] shl_ln171_29_fu_11321_p3;
wire   [11:0] zext_ln171_91_fu_11328_p1;
wire   [11:0] zext_ln171_90_fu_11318_p1;
wire   [11:0] add_ln171_17_fu_11332_p2;
wire   [8:0] shl_ln171_30_fu_11342_p3;
wire   [9:0] zext_ln171_93_fu_11349_p1;
wire   [9:0] sub_ln171_76_fu_11353_p2;
wire  signed [12:0] sext_ln171_92_fu_11359_p1;
wire   [12:0] zext_ln171_92_fu_11338_p1;
wire   [12:0] select_ln171_61_fu_11363_p3;
wire   [9:0] shl_ln171_31_fu_11374_p3;
wire   [11:0] zext_ln171_95_fu_11385_p1;
wire   [11:0] add_ln171_18_fu_11389_p2;
wire   [11:0] zext_ln171_94_fu_11381_p1;
wire   [11:0] select_ln171_62_fu_11395_p3;
wire   [10:0] zext_ln171_99_fu_11416_p1;
wire   [10:0] select_ln171_65_fu_11420_p3;
wire   [15:0] add_ln171_16_fu_11312_p2;
wire   [15:0] zext_ln171_100_fu_11427_p1;
wire   [11:0] shl_ln171_32_fu_11437_p3;
wire   [12:0] zext_ln171_102_fu_11448_p1;
wire   [12:0] zext_ln171_101_fu_11444_p1;
wire   [12:0] sub_ln171_78_fu_11452_p2;
wire   [12:0] select_ln171_67_fu_11458_p3;
wire   [10:0] shl_ln171_33_fu_11469_p3;
wire   [11:0] zext_ln171_104_fu_11476_p1;
wire   [11:0] sub_ln171_79_fu_11480_p2;
wire  signed [12:0] sext_ln171_98_fu_11486_p1;
wire   [12:0] sub_ln171_80_fu_11490_p2;
wire   [11:0] zext_ln171_105_fu_11501_p1;
wire   [11:0] add_ln171_19_fu_11504_p2;
wire   [12:0] zext_ln171_106_fu_11510_p1;
wire   [12:0] select_ln171_70_fu_11514_p3;
wire   [8:0] zext_ln171_107_fu_11525_p1;
wire   [8:0] sub_ln171_81_fu_11528_p2;
wire  signed [12:0] sext_ln171_101_fu_11534_p1;
wire   [11:0] sub_ln171_82_fu_11544_p2;
wire   [11:0] select_ln171_73_fu_11550_p3;
wire   [8:0] shl_ln171_34_fu_11567_p3;
wire   [11:0] zext_ln171_108_fu_11574_p1;
wire   [11:0] sub_ln171_84_fu_11578_p2;
wire   [11:0] sub_ln171_83_fu_11561_p2;
wire   [12:0] select_ln171_76_fu_11591_p3;
wire   [10:0] shl_ln171_39_fu_11603_p3;
wire   [11:0] zext_ln171_121_fu_11610_p1;
wire   [11:0] zext_ln171_120_fu_11600_p1;
wire   [11:0] add_ln171_20_fu_11614_p2;
wire   [11:0] select_ln171_84_fu_11620_p3;
wire   [11:0] shl_ln171_40_fu_11631_p3;
wire   [12:0] zext_ln171_123_fu_11638_p1;
wire   [11:0] sub_ln171_92_fu_11648_p2;
wire  signed [12:0] sext_ln171_116_fu_11654_p1;
wire   [12:0] sub_ln171_91_fu_11642_p2;
wire   [12:0] select_ln171_85_fu_11658_p3;
wire   [8:0] shl_ln171_41_fu_11669_p3;
wire   [12:0] zext_ln171_126_fu_11680_p1;
wire   [11:0] zext_ln171_125_fu_11676_p1;
wire   [11:0] add_ln171_21_fu_11690_p2;
wire   [12:0] zext_ln171_127_fu_11696_p1;
wire   [12:0] select_ln171_86_fu_11700_p3;
wire   [7:0] mul_ln171_25_fu_11711_p1;
wire  signed [14:0] sext_ln171_177_fu_11722_p1;
wire  signed [14:0] sext_ln171_176_fu_11719_p1;
wire  signed [12:0] sext_ln171_65_fu_11297_p1;
wire   [12:0] select_ln171_69_fu_11495_p3;
wire   [12:0] add_ln171_39_fu_11731_p2;
wire   [13:0] zext_ln171_122_fu_11627_p1;
wire  signed [13:0] sext_ln171_108_fu_11596_p1;
wire   [13:0] add_ln171_40_fu_11741_p2;
wire  signed [14:0] sext_ln171_180_fu_11747_p1;
wire  signed [14:0] sext_ln171_93_fu_11370_p1;
wire   [14:0] add_ln171_41_fu_11751_p2;
wire  signed [14:0] sext_ln171_179_fu_11737_p1;
wire   [13:0] zext_ln171_96_fu_11402_p1;
wire  signed [13:0] sext_ln171_117_fu_11665_p1;
wire   [13:0] add_ln171_54_fu_11763_p2;
wire  signed [13:0] sext_ln171_99_fu_11521_p1;
wire  signed [15:0] sext_ln171_195_fu_11778_p1;
wire  signed [15:0] sext_ln171_192_fu_11775_p1;
wire  signed [13:0] sext_ln171_94_fu_11406_p1;
wire  signed [13:0] sext_ln171_118_fu_11707_p1;
wire  signed [15:0] sext_ln171_206_fu_11796_p1;
wire  signed [15:0] sext_ln171_203_fu_11793_p1;
wire  signed [15:0] sext_ln171_103_fu_11557_p1;
wire   [15:0] sub_ln171_77_fu_11431_p2;
wire  signed [13:0] sext_ln171_96_fu_11465_p1;
wire  signed [13:0] sext_ln171_123_fu_11716_p1;
wire  signed [14:0] sext_ln171_252_fu_11820_p1;
wire  signed [14:0] sext_ln171_34_fu_11285_p1;
wire   [14:0] add_ln171_160_fu_11823_p2;
wire  signed [14:0] sext_ln171_251_fu_11817_p1;
wire   [14:0] add_ln171_161_fu_11829_p2;
wire  signed [14:0] sext_ln171_255_fu_11842_p1;
wire  signed [14:0] sext_ln171_254_fu_11839_p1;
wire   [14:0] add_ln171_165_fu_11845_p2;
wire  signed [15:0] sext_ln171_256_fu_11851_p1;
wire  signed [15:0] sext_ln171_253_fu_11835_p1;
wire   [7:0] tmp_54_fu_11868_p8;
wire   [7:0] tmp_55_fu_11879_p8;
wire   [7:0] tmp_60_fu_11897_p8;
wire   [7:0] tmp_61_fu_11908_p8;
wire   [7:0] mul_ln171_29_fu_11930_p1;
wire   [7:0] tmp_62_fu_11936_p8;
wire   [7:0] select_ln153_16_fu_11947_p3;
wire   [8:0] zext_ln171_161_fu_11954_p1;
wire   [7:0] tmp_63_fu_11964_p8;
wire   [8:0] zext_ln171_124_fu_12009_p1;
wire   [8:0] sub_ln171_94_fu_12012_p2;
wire  signed [12:0] sext_ln171_119_fu_12018_p1;
wire   [12:0] select_ln171_87_fu_12022_p3;
wire   [9:0] shl_ln171_42_fu_12032_p3;
wire   [10:0] zext_ln171_129_fu_12039_p1;
wire   [10:0] sub_ln171_95_fu_12043_p2;
wire  signed [12:0] sext_ln171_121_fu_12049_p1;
wire   [12:0] select_ln171_89_fu_12053_p3;
wire   [10:0] shl_ln171_43_fu_12078_p3;
wire   [11:0] zext_ln171_133_fu_12085_p1;
wire   [11:0] zext_ln171_130_fu_12069_p1;
wire   [9:0] shl_ln171_44_fu_12095_p3;
wire   [10:0] zext_ln171_134_fu_12102_p1;
wire   [10:0] sub_ln171_97_fu_12106_p2;
wire  signed [11:0] sext_ln171_125_fu_12112_p1;
wire  signed [11:0] sub_ln171_96_fu_12089_p2;
wire   [11:0] select_ln171_92_fu_12116_p3;
wire   [11:0] sub_ln171_98_fu_12127_p2;
wire   [11:0] zext_ln171_135_fu_12144_p1;
wire   [11:0] add_ln171_22_fu_12148_p2;
wire   [12:0] zext_ln171_136_fu_12154_p1;
wire  signed [12:0] sext_ln171_127_fu_12133_p1;
wire   [12:0] select_ln171_93_fu_12158_p3;
wire   [10:0] zext_ln171_132_fu_12075_p1;
wire  signed [10:0] sub_ln171_99_fu_12169_p2;
wire   [10:0] add_ln171_23_fu_12179_p2;
wire   [11:0] zext_ln171_137_fu_12185_p1;
wire  signed [11:0] sext_ln171_129_fu_12175_p1;
wire   [11:0] select_ln171_94_fu_12189_p3;
wire   [8:0] zext_ln171_131_fu_12072_p1;
wire   [8:0] select_ln171_106_fu_12200_p3;
wire   [11:0] zext_ln171_138_fu_12207_p1;
wire   [11:0] sub_ln171_100_fu_12211_p2;
wire   [11:0] tmp_89_fu_12232_p3;
wire   [12:0] zext_ln171_139_fu_12225_p1;
wire   [12:0] zext_ln171_140_fu_12239_p1;
wire   [12:0] sub_ln171_101_fu_12243_p2;
wire  signed [12:0] sext_ln171_133_fu_12228_p1;
wire   [12:0] select_ln171_96_fu_12249_p3;
wire   [11:0] select_ln171_97_fu_12260_p3;
wire   [11:0] shl_ln171_46_fu_12279_p3;
wire   [12:0] zext_ln171_144_fu_12287_p1;
wire   [12:0] zext_ln171_142_fu_12271_p1;
wire   [10:0] shl_ln171_47_fu_12297_p3;
wire   [11:0] zext_ln171_145_fu_12305_p1;
wire   [11:0] zext_ln171_143_fu_12275_p1;
wire   [11:0] add_ln171_24_fu_12309_p2;
wire   [12:0] zext_ln171_146_fu_12315_p1;
wire   [12:0] sub_ln171_102_fu_12291_p2;
wire   [12:0] select_ln171_99_fu_12319_p3;
wire   [10:0] shl_ln171_48_fu_12333_p3;
wire   [11:0] zext_ln171_148_fu_12340_p1;
wire   [11:0] zext_ln171_147_fu_12330_p1;
wire   [11:0] add_ln171_25_fu_12344_p2;
wire   [8:0] shl_ln171_49_fu_12354_p3;
wire   [9:0] zext_ln171_150_fu_12361_p1;
wire  signed [9:0] sub_ln171_103_fu_12365_p2;
wire  signed [12:0] sext_ln171_137_fu_12371_p1;
wire   [12:0] zext_ln171_149_fu_12350_p1;
wire   [12:0] select_ln171_100_fu_12375_p3;
wire   [11:0] shl_ln171_50_fu_12393_p3;
wire   [12:0] zext_ln171_153_fu_12400_p1;
wire   [12:0] sub_ln171_104_fu_12404_p2;
wire   [12:0] zext_ln171_152_fu_12389_p1;
wire   [12:0] select_ln171_101_fu_12410_p3;
wire   [11:0] zext_ln171_154_fu_12421_p1;
wire   [11:0] add_ln171_26_fu_12425_p2;
wire   [11:0] sub_ln171_105_fu_12435_p2;
wire  signed [12:0] sext_ln171_140_fu_12441_p1;
wire   [12:0] zext_ln171_155_fu_12431_p1;
wire   [9:0] shl_ln171_51_fu_12452_p3;
wire   [12:0] zext_ln171_156_fu_12459_p1;
wire   [12:0] sub_ln171_106_fu_12463_p2;
wire   [12:0] select_ln171_103_fu_12469_p3;
wire   [10:0] zext_ln171_157_fu_12486_p1;
wire   [10:0] sub_ln171_108_fu_12490_p2;
wire  signed [11:0] sext_ln171_142_fu_12496_p1;
wire   [11:0] sub_ln171_109_fu_12500_p2;
wire  signed [12:0] sext_ln171_143_fu_12506_p1;
wire   [12:0] sub_ln171_107_fu_12480_p2;
wire   [12:0] select_ln171_104_fu_12510_p3;
wire  signed [10:0] sext_ln171_145_fu_12521_p1;
wire   [10:0] select_ln171_105_fu_12525_p3;
wire   [12:0] select_ln171_107_fu_12536_p3;
wire   [11:0] shl_ln171_52_fu_12546_p3;
wire   [12:0] zext_ln171_159_fu_12553_p1;
wire   [8:0] shl_ln171_53_fu_12563_p3;
wire   [12:0] zext_ln171_160_fu_12570_p1;
wire   [12:0] sub_ln171_111_fu_12574_p2;
wire   [12:0] sub_ln171_110_fu_12557_p2;
wire   [12:0] select_ln171_108_fu_12580_p3;
wire   [8:0] select_ln171_109_fu_12591_p3;
wire   [7:0] mul_ln171_30_fu_12604_p1;
wire   [12:0] mul_ln171_30_fu_12604_p2;
wire   [12:0] select_ln171_111_fu_12610_p3;
wire   [10:0] shl_ln171_58_fu_12629_p3;
wire   [11:0] zext_ln171_174_fu_12637_p1;
wire   [11:0] sub_ln171_119_fu_12641_p2;
wire   [8:0] shl_ln171_59_fu_12651_p3;
wire  signed [12:0] sext_ln171_156_fu_12647_p1;
wire   [12:0] zext_ln171_175_fu_12659_p1;
wire   [12:0] zext_ln171_172_fu_12621_p1;
wire   [12:0] sub_ln171_120_fu_12663_p2;
wire   [12:0] select_ln171_115_fu_12669_p3;
wire   [11:0] shl_ln171_60_fu_12680_p3;
wire   [12:0] zext_ln171_176_fu_12688_p1;
wire   [11:0] zext_ln171_177_fu_12692_p1;
wire   [11:0] sub_ln171_122_fu_12702_p2;
wire  signed [12:0] sext_ln171_158_fu_12708_p1;
wire   [12:0] sub_ln171_121_fu_12696_p2;
wire   [12:0] select_ln171_116_fu_12712_p3;
wire   [9:0] shl_ln171_61_fu_12723_p3;
wire   [10:0] zext_ln171_179_fu_12735_p1;
wire   [10:0] zext_ln171_173_fu_12625_p1;
wire   [10:0] sub_ln171_123_fu_12739_p2;
wire   [12:0] zext_ln171_178_fu_12731_p1;
wire   [12:0] sub_ln171_124_fu_12749_p2;
wire  signed [12:0] sext_ln171_160_fu_12745_p1;
wire   [12:0] select_ln171_117_fu_12755_p3;
wire   [10:0] shl_ln171_65_fu_12770_p3;
wire   [11:0] zext_ln171_189_fu_12778_p1;
wire   [11:0] sub_ln171_128_fu_12782_p2;
wire  signed [12:0] sext_ln171_167_fu_12788_p1;
wire   [9:0] shl_ln171_66_fu_12798_p3;
wire   [10:0] zext_ln171_190_fu_12806_p1;
wire   [10:0] sub_ln171_130_fu_12810_p2;
wire  signed [12:0] sext_ln171_168_fu_12816_p1;
wire   [12:0] sub_ln171_129_fu_12792_p2;
wire   [12:0] select_ln171_122_fu_12820_p3;
wire   [10:0] select_ln171_123_fu_12831_p3;
wire   [11:0] tmp_90_fu_12842_p3;
wire   [11:0] zext_ln171_192_fu_12850_p1;
wire   [11:0] select_ln171_124_fu_12854_p3;
wire   [12:0] zext_ln171_193_fu_12861_p1;
wire  signed [13:0] sext_ln171_136_fu_12326_p1;
wire  signed [13:0] sext_ln171_126_fu_12123_p1;
wire  signed [13:0] sext_ln171_169_fu_12827_p1;
wire  signed [13:0] sext_ln171_157_fu_12676_p1;
wire   [13:0] add_ln171_44_fu_12877_p2;
wire  signed [13:0] sext_ln171_147_fu_12542_p1;
wire  signed [15:0] sext_ln171_159_fu_12719_p1;
wire   [13:0] zext_ln171_191_fu_12838_p1;
wire  signed [13:0] sext_ln171_148_fu_12587_p1;
wire   [13:0] add_ln171_51_fu_12895_p2;
wire  signed [15:0] sext_ln171_186_fu_12901_p1;
wire   [15:0] add_ln171_50_fu_12889_p2;
wire  signed [13:0] sext_ln171_138_fu_12382_p1;
wire  signed [13:0] sext_ln171_128_fu_12165_p1;
wire   [13:0] add_ln171_53_fu_12911_p2;
wire  signed [14:0] sext_ln171_188_fu_12921_p1;
wire  signed [14:0] sext_ln171_187_fu_12917_p1;
wire  signed [15:0] sext_ln171_161_fu_12762_p1;
wire   [12:0] sub_ln171_131_fu_12865_p2;
wire  signed [12:0] sext_ln171_149_fu_12597_p1;
wire   [12:0] add_ln171_69_fu_12936_p2;
wire  signed [15:0] sext_ln171_197_fu_12942_p1;
wire   [15:0] add_ln171_68_fu_12930_p2;
wire  signed [13:0] sext_ln171_139_fu_12417_p1;
wire  signed [13:0] sext_ln171_130_fu_12196_p1;
wire   [13:0] add_ln171_71_fu_12952_p2;
wire  signed [14:0] sext_ln171_199_fu_12962_p1;
wire  signed [14:0] sext_ln171_100_fu_12003_p1;
wire   [14:0] add_ln171_73_fu_12965_p2;
wire  signed [14:0] sext_ln171_198_fu_12958_p1;
wire   [12:0] select_ln171_102_fu_12445_p3;
wire  signed [12:0] sext_ln171_131_fu_12217_p1;
wire   [12:0] add_ln171_89_fu_12977_p2;
wire   [13:0] zext_ln171_98_fu_11990_p1;
wire  signed [13:0] sext_ln171_120_fu_12028_p1;
wire   [13:0] add_ln171_90_fu_12987_p2;
wire  signed [14:0] sext_ln171_210_fu_12993_p1;
wire  signed [14:0] sext_ln171_102_fu_12006_p1;
wire   [14:0] add_ln171_91_fu_12997_p2;
wire  signed [14:0] sext_ln171_209_fu_12983_p1;
wire  signed [13:0] sext_ln171_141_fu_12476_p1;
wire  signed [13:0] sext_ln171_132_fu_12221_p1;
wire   [13:0] add_ln171_105_fu_13009_p2;
wire  signed [13:0] sext_ln171_151_fu_12617_p1;
wire  signed [13:0] sext_ln171_144_fu_12517_p1;
wire  signed [13:0] sext_ln171_134_fu_12256_p1;
wire  signed [13:0] sext_ln171_95_fu_11993_p1;
wire  signed [13:0] sext_ln171_122_fu_12059_p1;
wire  signed [12:0] sext_ln171_146_fu_12532_p1;
wire  signed [12:0] sext_ln171_135_fu_12267_p1;
wire   [7:0] mul_ln171_32_fu_13059_p1;
wire  signed [15:0] sext_ln171_178_fu_13065_p1;
wire  signed [14:0] sext_ln171_183_fu_13079_p1;
wire  signed [14:0] sext_ln171_182_fu_13076_p1;
wire   [14:0] add_ln171_46_fu_13082_p2;
wire  signed [15:0] sext_ln171_184_fu_13088_p1;
wire  signed [15:0] sext_ln171_181_fu_13073_p1;
wire   [15:0] add_ln171_47_fu_13092_p2;
wire   [15:0] add_ln171_38_fu_13068_p2;
wire  signed [15:0] sext_ln171_189_fu_13104_p1;
wire   [15:0] add_ln171_57_fu_13107_p2;
wire  signed [15:0] sext_ln171_200_fu_13117_p1;
wire   [15:0] add_ln171_75_fu_13120_p2;
wire  signed [13:0] sext_ln171_97_fu_13039_p1;
wire  signed [13:0] sext_ln171_124_fu_13052_p1;
wire   [13:0] add_ln171_154_fu_13130_p2;
wire  signed [13:0] sext_ln171_106_fu_13042_p1;
wire  signed [12:0] sext_ln171_4_fu_13181_p1;
wire   [12:0] select_ln171_3_fu_13184_p3;
wire   [11:0] shl_ln171_62_fu_13207_p3;
wire   [12:0] zext_ln171_182_fu_13215_p1;
wire   [12:0] zext_ln171_183_fu_13227_p1;
wire   [12:0] sub_ln171_126_fu_13237_p2;
wire   [12:0] sub_ln171_125_fu_13231_p2;
wire   [12:0] select_ln171_118_fu_13242_p3;
wire   [8:0] shl_ln171_67_fu_13259_p3;
wire   [9:0] zext_ln171_194_fu_13267_p1;
wire   [9:0] sub_ln171_132_fu_13271_p2;
wire   [7:0] mul_ln171_34_fu_13281_p1;
wire   [12:0] mul_ln171_34_fu_13281_p2;
wire  signed [12:0] sext_ln171_170_fu_13277_p1;
wire   [12:0] select_ln171_126_fu_13286_p3;
wire  signed [13:0] sext_ln171_111_fu_13204_p1;
wire  signed [13:0] sext_ln171_5_fu_13190_p1;
wire   [13:0] add_ln171_94_fu_13297_p2;
wire  signed [14:0] sext_ln171_213_fu_13307_p1;
wire  signed [14:0] sext_ln171_28_fu_13194_p1;
wire   [14:0] add_ln171_96_fu_13310_p2;
wire  signed [14:0] sext_ln171_212_fu_13303_p1;
wire   [14:0] add_ln171_97_fu_13316_p2;
wire  signed [15:0] sext_ln171_217_fu_13326_p1;
wire  signed [15:0] sext_ln171_214_fu_13322_p1;
wire  signed [13:0] sext_ln171_163_fu_13249_p1;
wire  signed [13:0] sext_ln171_171_fu_13293_p1;
wire   [13:0] add_ln171_104_fu_13335_p2;
wire  signed [14:0] sext_ln171_219_fu_13345_p1;
wire  signed [14:0] sext_ln171_218_fu_13341_p1;
wire  signed [14:0] sext_ln171_226_fu_13373_p1;
wire  signed [14:0] sext_ln171_104_fu_13361_p1;
wire   [14:0] add_ln171_118_fu_13376_p2;
wire  signed [15:0] sext_ln171_227_fu_13382_p1;
wire  signed [15:0] sext_ln171_225_fu_13370_p1;
wire   [7:0] tmp_73_fu_13405_p8;
wire  signed [14:0] sext_ln171_238_fu_13426_p1;
wire  signed [14:0] sext_ln171_105_fu_13392_p1;
wire   [14:0] add_ln171_136_fu_13429_p2;
wire  signed [14:0] sext_ln171_237_fu_13423_p1;
wire   [10:0] shl_ln171_54_fu_13452_p3;
wire   [8:0] shl_ln171_55_fu_13463_p3;
wire   [11:0] zext_ln171_164_fu_13470_p1;
wire   [11:0] zext_ln171_163_fu_13459_p1;
wire   [11:0] add_ln171_27_fu_13474_p2;
wire   [9:0] shl_ln171_56_fu_13484_p3;
wire   [10:0] zext_ln171_166_fu_13491_p1;
wire   [10:0] zext_ln171_162_fu_13449_p1;
wire   [10:0] sub_ln171_113_fu_13495_p2;
wire  signed [12:0] sext_ln171_150_fu_13501_p1;
wire   [12:0] zext_ln171_165_fu_13480_p1;
wire   [11:0] shl_ln171_57_fu_13512_p3;
wire   [12:0] zext_ln171_168_fu_13519_p1;
wire   [12:0] zext_ln171_169_fu_13523_p1;
wire   [11:0] sub_ln171_115_fu_13533_p2;
wire  signed [12:0] sext_ln171_152_fu_13539_p1;
wire   [12:0] sub_ln171_116_fu_13543_p2;
wire   [12:0] sub_ln171_114_fu_13527_p2;
wire   [12:0] select_ln171_112_fu_13548_p3;
wire   [12:0] zext_ln171_170_fu_13559_p1;
wire   [12:0] sub_ln171_117_fu_13563_p2;
wire   [12:0] select_ln171_113_fu_13569_p3;
wire   [11:0] select_ln171_114_fu_13580_p3;
wire   [12:0] zext_ln171_171_fu_13587_p1;
wire   [12:0] sub_ln171_118_fu_13591_p2;
wire   [10:0] shl_ln171_64_fu_13601_p3;
wire   [11:0] zext_ln171_185_fu_13613_p1;
wire   [11:0] zext_ln171_184_fu_13609_p1;
wire   [11:0] add_ln171_28_fu_13616_p2;
wire   [11:0] sub_ln171_127_fu_13633_p2;
wire  signed [12:0] sext_ln171_164_fu_13639_p1;
wire   [12:0] zext_ln171_187_fu_13629_p1;
wire   [12:0] select_ln171_120_fu_13643_p3;
wire   [10:0] shl_ln171_68_fu_13668_p3;
wire   [11:0] zext_ln171_196_fu_13676_p1;
wire   [11:0] zext_ln171_195_fu_13664_p1;
wire   [11:0] sub_ln171_134_fu_13686_p2;
wire   [11:0] sub_ln171_133_fu_13680_p2;
wire   [11:0] select_ln171_127_fu_13692_p3;
wire   [10:0] shl_ln171_69_fu_13706_p3;
wire   [11:0] zext_ln171_198_fu_13713_p1;
wire   [11:0] zext_ln171_197_fu_13703_p1;
wire   [11:0] add_ln171_29_fu_13717_p2;
wire   [11:0] select_ln171_128_fu_13723_p3;
wire   [11:0] shl_ln171_70_fu_13741_p3;
wire   [12:0] zext_ln171_202_fu_13748_p1;
wire   [12:0] zext_ln171_200_fu_13734_p1;
wire   [12:0] sub_ln171_135_fu_13752_p2;
wire   [12:0] zext_ln171_201_fu_13737_p1;
wire   [12:0] select_ln171_129_fu_13758_p3;
wire  signed [13:0] sext_ln171_172_fu_13699_p1;
wire  signed [13:0] sext_ln171_153_fu_13555_p1;
wire  signed [15:0] sext_ln171_165_fu_13650_p1;
wire   [13:0] zext_ln171_199_fu_13730_p1;
wire  signed [13:0] sext_ln171_154_fu_13576_p1;
wire   [13:0] add_ln171_132_fu_13781_p2;
wire  signed [15:0] sext_ln171_236_fu_13787_p1;
wire   [15:0] add_ln171_131_fu_13775_p2;
wire  signed [15:0] sext_ln171_166_fu_13654_p1;
wire  signed [13:0] sext_ln171_173_fu_13765_p1;
wire  signed [13:0] sext_ln171_155_fu_13597_p1;
wire   [13:0] add_ln171_151_fu_13803_p2;
wire  signed [15:0] sext_ln171_247_fu_13809_p1;
wire   [15:0] add_ln171_150_fu_13797_p2;
wire  signed [15:0] sext_ln171_162_fu_13830_p1;
wire  signed [15:0] sext_ln171_208_fu_13842_p1;
wire   [15:0] add_ln171_86_fu_13836_p2;
wire  signed [15:0] sext_ln171_211_fu_13851_p1;
wire   [15:0] add_ln171_88_fu_13845_p2;
wire   [15:0] add_ln171_93_fu_13854_p2;
wire   [15:0] zext_ln171_186_fu_13833_p1;
wire  signed [15:0] sext_ln171_224_fu_13871_p1;
wire   [15:0] add_ln171_113_fu_13865_p2;
wire  signed [12:0] grp_fu_14253_p3;
wire  signed [14:0] sext_ln171_229_fu_13883_p1;
wire  signed [14:0] sext_ln171_228_fu_13880_p1;
wire   [14:0] add_ln171_124_fu_13886_p2;
wire  signed [15:0] sext_ln171_233_fu_13896_p1;
wire  signed [15:0] sext_ln171_230_fu_13892_p1;
wire   [15:0] add_ln171_120_fu_13918_p2;
wire  signed [12:0] grp_fu_14260_p3;
wire  signed [14:0] sext_ln171_244_fu_13933_p1;
wire  signed [14:0] sext_ln171_243_fu_13930_p1;
wire   [14:0] add_ln171_148_fu_13936_p2;
wire  signed [14:0] sext_ln171_242_fu_13927_p1;
wire   [8:0] select_ln171_98_fu_13968_p3;
wire  signed [15:0] sext_ln171_239_fu_13985_p1;
wire  signed [15:0] sext_ln171_245_fu_13993_p1;
wire   [15:0] add_ln171_138_fu_13988_p2;
wire  signed [12:0] grp_fu_14273_p3;
wire  signed [15:0] sext_ln171_222_fu_14021_p1;
wire   [15:0] add_ln171_111_fu_14024_p2;
wire  signed [15:0] sext_ln171_220_fu_14015_p1;
wire  signed [14:0] sext_ln171_249_fu_14038_p1;
wire  signed [14:0] sext_ln171_248_fu_14035_p1;
wire   [14:0] add_ln171_156_fu_14041_p2;
wire  signed [15:0] sext_ln171_250_fu_14047_p1;
wire   [15:0] add_ln171_157_fu_14051_p2;
wire   [7:0] add_ln206_fu_14087_p2;
wire   [0:0] icmp_ln207_fu_14092_p2;
wire   [4:0] grp_fu_14106_p0;
wire   [7:0] grp_fu_14106_p1;
wire   [8:0] grp_fu_14106_p2;
wire   [4:0] grp_fu_14115_p0;
wire   [7:0] grp_fu_14115_p1;
wire  signed [4:0] grp_fu_14124_p0;
wire   [7:0] grp_fu_14124_p1;
wire   [9:0] grp_fu_14124_p2;
wire  signed [4:0] grp_fu_14132_p0;
wire   [7:0] grp_fu_14132_p1;
wire  signed [4:0] grp_fu_14141_p0;
wire   [7:0] grp_fu_14141_p1;
wire   [4:0] grp_fu_14147_p0;
wire   [7:0] grp_fu_14147_p1;
wire   [8:0] grp_fu_14147_p2;
wire  signed [4:0] mul_ln171_7_fu_14156_p0;
wire   [7:0] mul_ln171_7_fu_14156_p1;
wire  signed [4:0] mul_ln171_27_fu_14162_p0;
wire   [7:0] mul_ln171_27_fu_14162_p1;
wire  signed [4:0] mul_ln171_19_fu_14168_p0;
wire   [7:0] mul_ln171_19_fu_14168_p1;
wire  signed [4:0] mul_ln171_fu_14174_p0;
wire   [7:0] mul_ln171_fu_14174_p1;
wire  signed [4:0] mul_ln171_6_fu_14180_p0;
wire   [7:0] mul_ln171_6_fu_14180_p1;
wire  signed [4:0] mul_ln171_9_fu_14185_p0;
wire   [7:0] mul_ln171_9_fu_14185_p1;
wire  signed [4:0] mul_ln171_13_fu_14191_p0;
wire   [7:0] mul_ln171_13_fu_14191_p1;
wire  signed [4:0] mul_ln171_14_fu_14197_p0;
wire   [7:0] mul_ln171_14_fu_14197_p1;
wire  signed [4:0] mul_ln171_15_fu_14203_p0;
wire   [7:0] mul_ln171_15_fu_14203_p1;
wire  signed [4:0] mul_ln171_16_fu_14209_p0;
wire   [7:0] mul_ln171_16_fu_14209_p1;
wire  signed [4:0] mul_ln171_17_fu_14215_p0;
wire   [7:0] mul_ln171_17_fu_14215_p1;
wire  signed [4:0] mul_ln171_18_fu_14220_p0;
wire   [7:0] mul_ln171_18_fu_14220_p1;
wire  signed [4:0] mul_ln171_23_fu_14225_p0;
wire   [7:0] mul_ln171_23_fu_14225_p1;
wire  signed [4:0] mul_ln171_21_fu_14230_p0;
wire   [7:0] mul_ln171_21_fu_14230_p1;
wire  signed [4:0] mul_ln171_22_fu_14235_p0;
wire   [7:0] mul_ln171_22_fu_14235_p1;
wire  signed [4:0] mul_ln171_31_fu_14240_p0;
wire   [7:0] mul_ln171_31_fu_14240_p1;
wire  signed [4:0] grp_fu_14246_p0;
wire   [7:0] grp_fu_14246_p1;
wire   [12:0] grp_fu_14246_p2;
wire  signed [4:0] grp_fu_14253_p0;
wire   [7:0] grp_fu_14253_p1;
wire   [11:0] grp_fu_14253_p2;
wire  signed [4:0] grp_fu_14260_p0;
wire   [7:0] grp_fu_14260_p1;
wire  signed [4:0] grp_fu_14266_p0;
wire   [7:0] grp_fu_14266_p1;
wire   [8:0] grp_fu_14266_p2;
wire  signed [4:0] grp_fu_14273_p0;
wire   [7:0] grp_fu_14273_p1;
reg   [29:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_reset_start_pp0;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage26_subdone;
reg    ap_block_pp0_stage27_subdone;
reg    ap_block_pp0_stage28_subdone;
wire    ap_enable_pp0;
wire   [12:0] grp_fu_14106_p10;
wire   [12:0] grp_fu_14106_p20;
wire   [12:0] grp_fu_14115_p10;
wire   [12:0] grp_fu_14124_p20;
wire   [12:0] grp_fu_14132_p10;
wire   [11:0] grp_fu_14147_p10;
wire   [11:0] grp_fu_14147_p20;
wire  signed [12:0] grp_fu_14246_p00;
wire   [12:0] grp_fu_14253_p20;
wire  signed [12:0] grp_fu_14266_p00;
wire   [12:0] grp_fu_14266_p20;
wire   [12:0] mul_ln171_11_fu_8307_p10;
wire  signed [11:0] mul_ln171_13_fu_14191_p00;
wire   [11:0] mul_ln171_13_fu_14191_p10;
wire  signed [12:0] mul_ln171_14_fu_14197_p00;
wire   [12:0] mul_ln171_14_fu_14197_p10;
wire  signed [12:0] mul_ln171_15_fu_14203_p00;
wire   [12:0] mul_ln171_15_fu_14203_p10;
wire  signed [11:0] mul_ln171_16_fu_14209_p00;
wire  signed [12:0] mul_ln171_17_fu_14215_p00;
wire  signed [12:0] mul_ln171_18_fu_14220_p00;
wire  signed [12:0] mul_ln171_19_fu_14168_p00;
wire   [12:0] mul_ln171_19_fu_14168_p10;
wire  signed [12:0] mul_ln171_21_fu_14230_p00;
wire  signed [12:0] mul_ln171_22_fu_14235_p00;
wire  signed [12:0] mul_ln171_23_fu_14225_p00;
wire  signed [12:0] mul_ln171_27_fu_14162_p00;
wire   [12:0] mul_ln171_27_fu_14162_p10;
wire   [12:0] mul_ln171_29_fu_11930_p10;
wire   [11:0] mul_ln171_2_fu_8516_p10;
wire   [12:0] mul_ln171_30_fu_12604_p10;
wire  signed [12:0] mul_ln171_31_fu_14240_p00;
wire   [12:0] mul_ln171_31_fu_14240_p10;
wire   [12:0] mul_ln171_32_fu_13059_p10;
wire   [11:0] mul_ln171_3_fu_8390_p10;
wire   [12:0] mul_ln171_4_fu_8199_p10;
wire   [12:0] mul_ln171_6_fu_14180_p10;
wire  signed [12:0] mul_ln171_7_fu_14156_p00;
wire   [12:0] mul_ln171_7_fu_14156_p10;
wire  signed [11:0] mul_ln171_9_fu_14185_p00;
wire   [11:0] mul_ln171_9_fu_14185_p10;
wire  signed [12:0] mul_ln171_fu_14174_p00;
reg    ap_condition_9272;
reg    ap_condition_10649;
reg    ap_condition_10652;
reg    ap_condition_76;
reg    ap_condition_10660;
reg    ap_condition_2303;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 l1_iteration = 32'd0;
#0 l1_write_col_offset = 16'd1;
#0 l1_write_row_offset = 8'd0;
#0 l1_channel_idx = 8'd0;
#0 l1_read_col_offset = 16'd0;
#0 l1_maxes_0 = 16'd0;
#0 l1_maxes_1 = 16'd0;
#0 l1_maxes_2 = 16'd0;
#0 l1_maxes_3 = 16'd0;
#0 l2_write_col_offset = 16'd1;
#0 l2_iteration = 32'd0;
#0 l2_read_row_offset = 8'd0;
#0 l2_read_col_offset = 16'd0;
#0 l2_kernel_sums_0 = 16'd0;
#0 l2_kernel_sums_1 = 16'd0;
#0 l2_kernel_sums_2 = 16'd0;
#0 l2_kernel_sums_3 = 16'd0;
#0 l2_kernel_sums_4 = 16'd0;
#0 l2_kernel_sums_5 = 16'd0;
#0 l2_kernel_sums_6 = 16'd0;
#0 l2_kernel_sums_7 = 16'd0;
#0 l2_maxes_0 = 16'd0;
#0 l2_maxes_1 = 16'd0;
#0 l2_maxes_2 = 16'd0;
#0 l2_maxes_3 = 16'd0;
#0 l2_maxes_4 = 16'd0;
#0 l2_maxes_5 = 16'd0;
#0 l2_maxes_6 = 16'd0;
#0 l2_maxes_7 = 16'd0;
#0 l1_read_row_offset = 8'd0;
#0 l2_write_row_offset = 8'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_0_address0),
    .ce0(l1_stripes_0_0_ce0),
    .q0(l1_stripes_0_0_q0),
    .address1(l1_stripes_0_0_address1),
    .ce1(l1_stripes_0_0_ce1),
    .we1(l1_stripes_0_0_we1),
    .d1(l1_stripes_0_0_d1),
    .q1(l1_stripes_0_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_1_address0),
    .ce0(l1_stripes_0_1_ce0),
    .q0(l1_stripes_0_1_q0),
    .address1(l1_stripes_0_1_address1),
    .ce1(l1_stripes_0_1_ce1),
    .we1(l1_stripes_0_1_we1),
    .d1(l1_stripes_0_1_d1),
    .q1(l1_stripes_0_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_2_address0),
    .ce0(l1_stripes_0_2_ce0),
    .q0(l1_stripes_0_2_q0),
    .address1(l1_stripes_0_2_address1),
    .ce1(l1_stripes_0_2_ce1),
    .we1(l1_stripes_0_2_we1),
    .d1(l1_stripes_0_2_d1),
    .q1(l1_stripes_0_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_3_address0),
    .ce0(l1_stripes_0_3_ce0),
    .q0(l1_stripes_0_3_q0),
    .address1(l1_stripes_0_3_address1),
    .ce1(l1_stripes_0_3_ce1),
    .we1(l1_stripes_0_3_we1),
    .d1(l1_stripes_0_3_d1),
    .q1(l1_stripes_0_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_4_address0),
    .ce0(l1_stripes_0_4_ce0),
    .q0(l1_stripes_0_4_q0),
    .address1(l1_stripes_0_4_address1),
    .ce1(l1_stripes_0_4_ce1),
    .we1(l1_stripes_0_4_we1),
    .d1(l1_stripes_0_4_d1),
    .q1(l1_stripes_0_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_5_address0),
    .ce0(l1_stripes_0_5_ce0),
    .q0(l1_stripes_0_5_q0),
    .address1(l1_stripes_0_5_address1),
    .ce1(l1_stripes_0_5_ce1),
    .we1(l1_stripes_0_5_we1),
    .d1(l1_stripes_0_5_d1),
    .q1(l1_stripes_0_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_0_address0),
    .ce0(l1_stripes_1_0_ce0),
    .q0(l1_stripes_1_0_q0),
    .address1(l1_stripes_1_0_address1),
    .ce1(l1_stripes_1_0_ce1),
    .we1(l1_stripes_1_0_we1),
    .d1(l1_stripes_1_0_d1),
    .q1(l1_stripes_1_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_1_address0),
    .ce0(l1_stripes_1_1_ce0),
    .q0(l1_stripes_1_1_q0),
    .address1(l1_stripes_1_1_address1),
    .ce1(l1_stripes_1_1_ce1),
    .we1(l1_stripes_1_1_we1),
    .d1(l1_stripes_1_1_d1),
    .q1(l1_stripes_1_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_2_address0),
    .ce0(l1_stripes_1_2_ce0),
    .q0(l1_stripes_1_2_q0),
    .address1(l1_stripes_1_2_address1),
    .ce1(l1_stripes_1_2_ce1),
    .we1(l1_stripes_1_2_we1),
    .d1(l1_stripes_1_2_d1),
    .q1(l1_stripes_1_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_3_address0),
    .ce0(l1_stripes_1_3_ce0),
    .q0(l1_stripes_1_3_q0),
    .address1(l1_stripes_1_3_address1),
    .ce1(l1_stripes_1_3_ce1),
    .we1(l1_stripes_1_3_we1),
    .d1(l1_stripes_1_3_d1),
    .q1(l1_stripes_1_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_4_address0),
    .ce0(l1_stripes_1_4_ce0),
    .q0(l1_stripes_1_4_q0),
    .address1(l1_stripes_1_4_address1),
    .ce1(l1_stripes_1_4_ce1),
    .we1(l1_stripes_1_4_we1),
    .d1(l1_stripes_1_4_d1),
    .q1(l1_stripes_1_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_5_address0),
    .ce0(l1_stripes_1_5_ce0),
    .q0(l1_stripes_1_5_q0),
    .address1(l1_stripes_1_5_address1),
    .ce1(l1_stripes_1_5_ce1),
    .we1(l1_stripes_1_5_we1),
    .d1(l1_stripes_1_5_d1),
    .q1(l1_stripes_1_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_0_address0),
    .ce0(l1_stripes_2_0_ce0),
    .q0(l1_stripes_2_0_q0),
    .address1(l1_stripes_2_0_address1),
    .ce1(l1_stripes_2_0_ce1),
    .we1(l1_stripes_2_0_we1),
    .d1(l1_stripes_2_0_d1),
    .q1(l1_stripes_2_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_1_address0),
    .ce0(l1_stripes_2_1_ce0),
    .q0(l1_stripes_2_1_q0),
    .address1(l1_stripes_2_1_address1),
    .ce1(l1_stripes_2_1_ce1),
    .we1(l1_stripes_2_1_we1),
    .d1(l1_stripes_2_1_d1),
    .q1(l1_stripes_2_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_2_address0),
    .ce0(l1_stripes_2_2_ce0),
    .q0(l1_stripes_2_2_q0),
    .address1(l1_stripes_2_2_address1),
    .ce1(l1_stripes_2_2_ce1),
    .we1(l1_stripes_2_2_we1),
    .d1(l1_stripes_2_2_d1),
    .q1(l1_stripes_2_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_3_address0),
    .ce0(l1_stripes_2_3_ce0),
    .q0(l1_stripes_2_3_q0),
    .address1(l1_stripes_2_3_address1),
    .ce1(l1_stripes_2_3_ce1),
    .we1(l1_stripes_2_3_we1),
    .d1(l1_stripes_2_3_d1),
    .q1(l1_stripes_2_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_4_address0),
    .ce0(l1_stripes_2_4_ce0),
    .q0(l1_stripes_2_4_q0),
    .address1(l1_stripes_2_4_address1),
    .ce1(l1_stripes_2_4_ce1),
    .we1(l1_stripes_2_4_we1),
    .d1(l1_stripes_2_4_d1),
    .q1(l1_stripes_2_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_5_address0),
    .ce0(l1_stripes_2_5_ce0),
    .q0(l1_stripes_2_5_q0),
    .address1(l1_stripes_2_5_address1),
    .ce1(l1_stripes_2_5_ce1),
    .we1(l1_stripes_2_5_we1),
    .d1(l1_stripes_2_5_d1),
    .q1(l1_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_0_address0),
    .ce0(l2_stripes_2_0_ce0),
    .q0(l2_stripes_2_0_q0),
    .address1(l2_stripes_2_0_address1),
    .ce1(l2_stripes_2_0_ce1),
    .we1(l2_stripes_2_0_we1),
    .d1(l2_stripes_2_0_d1),
    .q1(l2_stripes_2_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_1_address0),
    .ce0(l2_stripes_2_1_ce0),
    .q0(l2_stripes_2_1_q0),
    .address1(l2_stripes_2_1_address1),
    .ce1(l2_stripes_2_1_ce1),
    .we1(l2_stripes_2_1_we1),
    .d1(l2_stripes_2_1_d1),
    .q1(l2_stripes_2_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_2_address0),
    .ce0(l2_stripes_2_2_ce0),
    .q0(l2_stripes_2_2_q0),
    .address1(l2_stripes_2_2_address1),
    .ce1(l2_stripes_2_2_ce1),
    .we1(l2_stripes_2_2_we1),
    .d1(l2_stripes_2_2_d1),
    .q1(l2_stripes_2_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_3_address0),
    .ce0(l2_stripes_2_3_ce0),
    .q0(l2_stripes_2_3_q0),
    .address1(l2_stripes_2_3_address1),
    .ce1(l2_stripes_2_3_ce1),
    .we1(l2_stripes_2_3_we1),
    .d1(l2_stripes_2_3_d1),
    .q1(l2_stripes_2_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_4_address0),
    .ce0(l2_stripes_2_4_ce0),
    .q0(l2_stripes_2_4_q0),
    .address1(l2_stripes_2_4_address1),
    .ce1(l2_stripes_2_4_ce1),
    .we1(l2_stripes_2_4_we1),
    .d1(l2_stripes_2_4_d1),
    .q1(l2_stripes_2_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_5_address0),
    .ce0(l2_stripes_2_5_ce0),
    .q0(l2_stripes_2_5_q0),
    .address1(l2_stripes_2_5_address1),
    .ce1(l2_stripes_2_5_ce1),
    .we1(l2_stripes_2_5_we1),
    .d1(l2_stripes_2_5_d1),
    .q1(l2_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_0_address0),
    .ce0(l2_stripes_0_0_ce0),
    .q0(l2_stripes_0_0_q0),
    .address1(l2_stripes_0_0_address1),
    .ce1(l2_stripes_0_0_ce1),
    .we1(l2_stripes_0_0_we1),
    .d1(l2_stripes_0_0_d1),
    .q1(l2_stripes_0_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_1_address0),
    .ce0(l2_stripes_0_1_ce0),
    .q0(l2_stripes_0_1_q0),
    .address1(l2_stripes_0_1_address1),
    .ce1(l2_stripes_0_1_ce1),
    .we1(l2_stripes_0_1_we1),
    .d1(l2_stripes_0_1_d1),
    .q1(l2_stripes_0_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_2_address0),
    .ce0(l2_stripes_0_2_ce0),
    .q0(l2_stripes_0_2_q0),
    .address1(l2_stripes_0_2_address1),
    .ce1(l2_stripes_0_2_ce1),
    .we1(l2_stripes_0_2_we1),
    .d1(l2_stripes_0_2_d1),
    .q1(l2_stripes_0_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_3_address0),
    .ce0(l2_stripes_0_3_ce0),
    .q0(l2_stripes_0_3_q0),
    .address1(l2_stripes_0_3_address1),
    .ce1(l2_stripes_0_3_ce1),
    .we1(l2_stripes_0_3_we1),
    .d1(l2_stripes_0_3_d1),
    .q1(l2_stripes_0_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_4_address0),
    .ce0(l2_stripes_0_4_ce0),
    .q0(l2_stripes_0_4_q0),
    .address1(l2_stripes_0_4_address1),
    .ce1(l2_stripes_0_4_ce1),
    .we1(l2_stripes_0_4_we1),
    .d1(l2_stripes_0_4_d1),
    .q1(l2_stripes_0_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_5_address0),
    .ce0(l2_stripes_0_5_ce0),
    .q0(l2_stripes_0_5_q0),
    .address1(l2_stripes_0_5_address1),
    .ce1(l2_stripes_0_5_ce1),
    .we1(l2_stripes_0_5_we1),
    .d1(l2_stripes_0_5_d1),
    .q1(l2_stripes_0_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_0_address0),
    .ce0(l2_stripes_3_0_ce0),
    .q0(l2_stripes_3_0_q0),
    .address1(l2_stripes_3_0_address1),
    .ce1(l2_stripes_3_0_ce1),
    .we1(l2_stripes_3_0_we1),
    .d1(l2_stripes_3_0_d1),
    .q1(l2_stripes_3_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_1_address0),
    .ce0(l2_stripes_3_1_ce0),
    .q0(l2_stripes_3_1_q0),
    .address1(l2_stripes_3_1_address1),
    .ce1(l2_stripes_3_1_ce1),
    .we1(l2_stripes_3_1_we1),
    .d1(l2_stripes_3_1_d1),
    .q1(l2_stripes_3_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_2_address0),
    .ce0(l2_stripes_3_2_ce0),
    .q0(l2_stripes_3_2_q0),
    .address1(l2_stripes_3_2_address1),
    .ce1(l2_stripes_3_2_ce1),
    .we1(l2_stripes_3_2_we1),
    .d1(l2_stripes_3_2_d1),
    .q1(l2_stripes_3_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_3_address0),
    .ce0(l2_stripes_3_3_ce0),
    .q0(l2_stripes_3_3_q0),
    .address1(l2_stripes_3_3_address1),
    .ce1(l2_stripes_3_3_ce1),
    .we1(l2_stripes_3_3_we1),
    .d1(l2_stripes_3_3_d1),
    .q1(l2_stripes_3_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_4_address0),
    .ce0(l2_stripes_3_4_ce0),
    .q0(l2_stripes_3_4_q0),
    .address1(l2_stripes_3_4_address1),
    .ce1(l2_stripes_3_4_ce1),
    .we1(l2_stripes_3_4_we1),
    .d1(l2_stripes_3_4_d1),
    .q1(l2_stripes_3_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_5_address0),
    .ce0(l2_stripes_3_5_ce0),
    .q0(l2_stripes_3_5_q0),
    .address1(l2_stripes_3_5_address1),
    .ce1(l2_stripes_3_5_ce1),
    .we1(l2_stripes_3_5_we1),
    .d1(l2_stripes_3_5_d1),
    .q1(l2_stripes_3_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_0_address0),
    .ce0(l2_stripes_1_0_ce0),
    .q0(l2_stripes_1_0_q0),
    .address1(l2_stripes_1_0_address1),
    .ce1(l2_stripes_1_0_ce1),
    .we1(l2_stripes_1_0_we1),
    .d1(l2_stripes_1_0_d1),
    .q1(l2_stripes_1_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_1_address0),
    .ce0(l2_stripes_1_1_ce0),
    .q0(l2_stripes_1_1_q0),
    .address1(l2_stripes_1_1_address1),
    .ce1(l2_stripes_1_1_ce1),
    .we1(l2_stripes_1_1_we1),
    .d1(l2_stripes_1_1_d1),
    .q1(l2_stripes_1_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_2_address0),
    .ce0(l2_stripes_1_2_ce0),
    .q0(l2_stripes_1_2_q0),
    .address1(l2_stripes_1_2_address1),
    .ce1(l2_stripes_1_2_ce1),
    .we1(l2_stripes_1_2_we1),
    .d1(l2_stripes_1_2_d1),
    .q1(l2_stripes_1_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_3_address0),
    .ce0(l2_stripes_1_3_ce0),
    .q0(l2_stripes_1_3_q0),
    .address1(l2_stripes_1_3_address1),
    .ce1(l2_stripes_1_3_ce1),
    .we1(l2_stripes_1_3_we1),
    .d1(l2_stripes_1_3_d1),
    .q1(l2_stripes_1_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_4_address0),
    .ce0(l2_stripes_1_4_ce0),
    .q0(l2_stripes_1_4_q0),
    .address1(l2_stripes_1_4_address1),
    .ce1(l2_stripes_1_4_ce1),
    .we1(l2_stripes_1_4_we1),
    .d1(l2_stripes_1_4_d1),
    .q1(l2_stripes_1_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_5_address0),
    .ce0(l2_stripes_1_5_ce0),
    .q0(l2_stripes_1_5_q0),
    .address1(l2_stripes_1_5_address1),
    .ce1(l2_stripes_1_5_ce1),
    .we1(l2_stripes_1_5_we1),
    .d1(l2_stripes_1_5_d1),
    .q1(l2_stripes_1_5_q1)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U1(
    .din0(l2_stripes_3_0_load_reg_16161),
    .din1(l2_stripes_3_1_load_reg_16168),
    .din2(l2_stripes_3_2_load_reg_16175),
    .din3(l2_stripes_3_3_load_reg_16182),
    .din4(l2_stripes_3_4_load_reg_16189),
    .din5(l2_stripes_3_5_load_reg_16196),
    .din6(select_ln161_2_reg_16722),
    .dout(grp_fu_3463_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U2(
    .din0(l2_stripes_1_0_load_reg_16454),
    .din1(l2_stripes_1_1_load_reg_16461),
    .din2(l2_stripes_1_2_load_reg_16468),
    .din3(l2_stripes_1_3_load_reg_16475),
    .din4(l2_stripes_1_4_load_reg_16482),
    .din5(l2_stripes_1_5_load_reg_16489),
    .din6(select_ln161_2_reg_16722),
    .dout(grp_fu_3474_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U3(
    .din0(l2_stripes_3_0_load_1_reg_16263),
    .din1(l2_stripes_3_1_load_1_reg_16270),
    .din2(l2_stripes_3_2_load_1_reg_16277),
    .din3(l2_stripes_3_3_load_1_reg_16284),
    .din4(l2_stripes_3_4_load_1_reg_16291),
    .din5(l2_stripes_3_5_load_1_reg_16298),
    .din6(select_ln161_2_reg_16722),
    .dout(grp_fu_3492_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U4(
    .din0(l2_stripes_1_0_load_1_reg_16544),
    .din1(l2_stripes_1_1_load_1_reg_16550),
    .din2(l2_stripes_1_2_load_1_reg_16556),
    .din3(l2_stripes_1_3_load_1_reg_16562),
    .din4(l2_stripes_1_4_load_1_reg_16568),
    .din5(l2_stripes_1_5_load_1_reg_16574),
    .din6(select_ln161_2_reg_16722),
    .dout(grp_fu_3503_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U5(
    .din0(l2_stripes_2_0_load_2_reg_17180),
    .din1(l2_stripes_2_1_load_2_reg_17187),
    .din2(l2_stripes_2_2_load_2_reg_17194),
    .din3(l2_stripes_2_3_load_2_reg_17201),
    .din4(l2_stripes_2_4_load_2_reg_17208),
    .din5(l2_stripes_2_5_load_2_reg_17215),
    .din6(select_ln161_2_reg_16722),
    .dout(grp_fu_3521_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U6(
    .din0(l2_stripes_0_0_load_2_reg_16791),
    .din1(l2_stripes_0_1_load_2_reg_16799),
    .din2(l2_stripes_0_2_load_2_reg_16807),
    .din3(l2_stripes_0_3_load_2_reg_16815),
    .din4(l2_stripes_0_4_load_2_reg_16823),
    .din5(l2_stripes_0_5_load_2_reg_16831),
    .din6(select_ln161_2_reg_16722),
    .dout(grp_fu_3532_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U7(
    .din0(reg_3550),
    .din1(reg_3554),
    .din2(reg_3558),
    .din3(reg_3562),
    .din4(reg_3566),
    .din5(reg_3570),
    .din6(select_ln81_2_reg_14963),
    .dout(grp_fu_3582_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U8(
    .din0(l1_stripes_2_0_q1),
    .din1(l1_stripes_2_1_q1),
    .din2(l1_stripes_2_2_q1),
    .din3(l1_stripes_2_3_q1),
    .din4(l1_stripes_2_4_q1),
    .din5(l1_stripes_2_5_q1),
    .din6(tmp_5_fu_4663_p7),
    .dout(tmp_5_fu_4663_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U9(
    .din0(l1_stripes_0_0_load_reg_14648),
    .din1(l1_stripes_0_1_load_reg_14655),
    .din2(l1_stripes_0_2_load_reg_14662),
    .din3(l1_stripes_0_3_load_reg_14669),
    .din4(l1_stripes_0_4_load_reg_14676),
    .din5(l1_stripes_0_5_load_reg_14683),
    .din6(select_ln81_reg_14636),
    .dout(tmp_fu_4800_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U10(
    .din0(l1_stripes_1_0_load_reg_14690),
    .din1(l1_stripes_1_1_load_reg_14697),
    .din2(l1_stripes_1_2_load_reg_14704),
    .din3(l1_stripes_1_3_load_reg_14711),
    .din4(l1_stripes_1_4_load_reg_14718),
    .din5(l1_stripes_1_5_load_reg_14725),
    .din6(select_ln81_reg_14636),
    .dout(tmp_1_fu_4837_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U11(
    .din0(reg_3550),
    .din1(reg_3554),
    .din2(reg_3558),
    .din3(reg_3562),
    .din4(reg_3566),
    .din5(reg_3570),
    .din6(select_ln81_reg_14636),
    .dout(tmp_2_fu_4882_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U12(
    .din0(l1_stripes_0_0_load_1_reg_14732),
    .din1(l1_stripes_0_1_load_1_reg_14739),
    .din2(l1_stripes_0_2_load_1_reg_14746),
    .din3(l1_stripes_0_3_load_1_reg_14753),
    .din4(l1_stripes_0_4_load_1_reg_14760),
    .din5(l1_stripes_0_5_load_1_reg_14767),
    .din6(select_ln81_reg_14636),
    .dout(tmp_3_fu_4911_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U13(
    .din0(l1_stripes_1_0_load_1_reg_14774),
    .din1(l1_stripes_1_1_load_1_reg_14781),
    .din2(l1_stripes_1_2_load_1_reg_14788),
    .din3(l1_stripes_1_3_load_1_reg_14795),
    .din4(l1_stripes_1_4_load_1_reg_14802),
    .din5(l1_stripes_1_5_load_1_reg_14809),
    .din6(select_ln81_reg_14636),
    .dout(tmp_4_fu_4938_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U14(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln81_reg_14636),
    .dout(tmp_6_fu_4988_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U15(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(select_ln81_reg_14636),
    .dout(tmp_7_fu_5029_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U16(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln81_reg_14636),
    .dout(tmp_8_fu_5076_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U17(
    .din0(reg_3550),
    .din1(reg_3554),
    .din2(reg_3558),
    .din3(reg_3562),
    .din4(reg_3566),
    .din5(reg_3570),
    .din6(select_ln81_1_reg_14950),
    .dout(tmp_11_fu_5111_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U18(
    .din0(l1_stripes_0_0_load_1_reg_14732),
    .din1(l1_stripes_0_1_load_1_reg_14739),
    .din2(l1_stripes_0_2_load_1_reg_14746),
    .din3(l1_stripes_0_3_load_1_reg_14753),
    .din4(l1_stripes_0_4_load_1_reg_14760),
    .din5(l1_stripes_0_5_load_1_reg_14767),
    .din6(select_ln81_1_reg_14950),
    .dout(tmp_12_fu_5128_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U19(
    .din0(l1_stripes_2_0_load_1_reg_14816),
    .din1(l1_stripes_2_1_load_1_reg_14822),
    .din2(l1_stripes_2_2_load_1_reg_14828),
    .din3(l1_stripes_2_3_load_1_reg_14834),
    .din4(l1_stripes_2_4_load_1_reg_14840),
    .din5(l1_stripes_2_5_load_1_reg_14846),
    .din6(select_ln81_1_reg_14950),
    .dout(tmp_14_fu_5139_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U20(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln81_1_reg_14950),
    .dout(tmp_15_fu_5186_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U21(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln81_1_reg_14950),
    .dout(tmp_17_fu_5203_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U22(
    .din0(l1_stripes_1_0_load_reg_14690),
    .din1(l1_stripes_1_1_load_reg_14697),
    .din2(l1_stripes_1_2_load_reg_14704),
    .din3(l1_stripes_1_3_load_reg_14711),
    .din4(l1_stripes_1_4_load_reg_14718),
    .din5(l1_stripes_1_5_load_reg_14725),
    .din6(select_ln81_2_reg_14963),
    .dout(tmp_19_fu_5220_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U23(
    .din0(l1_stripes_0_0_load_reg_14648),
    .din1(l1_stripes_0_1_load_reg_14655),
    .din2(l1_stripes_0_2_load_reg_14662),
    .din3(l1_stripes_0_3_load_reg_14669),
    .din4(l1_stripes_0_4_load_reg_14676),
    .din5(l1_stripes_0_5_load_reg_14683),
    .din6(select_ln81_1_reg_14950),
    .dout(tmp_9_fu_5719_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U24(
    .din0(l1_stripes_1_0_load_reg_14690),
    .din1(l1_stripes_1_1_load_reg_14697),
    .din2(l1_stripes_1_2_load_reg_14704),
    .din3(l1_stripes_1_3_load_reg_14711),
    .din4(l1_stripes_1_4_load_reg_14718),
    .din5(l1_stripes_1_5_load_reg_14725),
    .din6(select_ln81_1_reg_14950),
    .dout(tmp_10_fu_5780_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U25(
    .din0(l1_stripes_1_0_load_1_reg_14774),
    .din1(l1_stripes_1_1_load_1_reg_14781),
    .din2(l1_stripes_1_2_load_1_reg_14788),
    .din3(l1_stripes_1_3_load_1_reg_14795),
    .din4(l1_stripes_1_4_load_1_reg_14802),
    .din5(l1_stripes_1_5_load_1_reg_14809),
    .din6(select_ln81_1_reg_14950),
    .dout(tmp_13_fu_5940_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U26(
    .din0(l1_stripes_1_0_load_2_reg_15086),
    .din1(l1_stripes_1_1_load_2_reg_15092),
    .din2(l1_stripes_1_2_load_2_reg_15098),
    .din3(l1_stripes_1_3_load_2_reg_15104),
    .din4(l1_stripes_1_4_load_2_reg_15110),
    .din5(l1_stripes_1_5_load_2_reg_15116),
    .din6(select_ln81_1_reg_14950),
    .dout(tmp_16_fu_6137_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U27(
    .din0(l1_stripes_0_0_load_reg_14648),
    .din1(l1_stripes_0_1_load_reg_14655),
    .din2(l1_stripes_0_2_load_reg_14662),
    .din3(l1_stripes_0_3_load_reg_14669),
    .din4(l1_stripes_0_4_load_reg_14676),
    .din5(l1_stripes_0_5_load_reg_14683),
    .din6(select_ln81_2_reg_14963),
    .dout(tmp_18_fu_6278_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U28(
    .din0(l1_stripes_0_0_load_1_reg_14732),
    .din1(l1_stripes_0_1_load_1_reg_14739),
    .din2(l1_stripes_0_2_load_1_reg_14746),
    .din3(l1_stripes_0_3_load_1_reg_14753),
    .din4(l1_stripes_0_4_load_1_reg_14760),
    .din5(l1_stripes_0_5_load_1_reg_14767),
    .din6(select_ln81_2_reg_14963),
    .dout(tmp_21_fu_6448_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U29(
    .din0(l1_stripes_1_0_load_1_reg_14774),
    .din1(l1_stripes_1_1_load_1_reg_14781),
    .din2(l1_stripes_1_2_load_1_reg_14788),
    .din3(l1_stripes_1_3_load_1_reg_14795),
    .din4(l1_stripes_1_4_load_1_reg_14802),
    .din5(l1_stripes_1_5_load_1_reg_14809),
    .din6(select_ln81_2_reg_14963),
    .dout(tmp_22_fu_6519_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U30(
    .din0(l1_stripes_2_0_load_1_reg_14816),
    .din1(l1_stripes_2_1_load_1_reg_14822),
    .din2(l1_stripes_2_2_load_1_reg_14828),
    .din3(l1_stripes_2_3_load_1_reg_14834),
    .din4(l1_stripes_2_4_load_1_reg_14840),
    .din5(l1_stripes_2_5_load_1_reg_14846),
    .din6(select_ln81_2_reg_14963),
    .dout(tmp_23_fu_6574_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U31(
    .din0(l1_stripes_0_0_load_2_reg_15034),
    .din1(l1_stripes_0_1_load_2_reg_15039),
    .din2(l1_stripes_0_2_load_2_reg_15044),
    .din3(l1_stripes_0_3_load_2_reg_15049),
    .din4(l1_stripes_0_4_load_2_reg_15054),
    .din5(l1_stripes_0_5_load_2_reg_15059),
    .din6(select_ln81_2_reg_14963),
    .dout(tmp_24_fu_6683_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U32(
    .din0(l1_stripes_1_0_load_2_reg_15086),
    .din1(l1_stripes_1_1_load_2_reg_15092),
    .din2(l1_stripes_1_2_load_2_reg_15098),
    .din3(l1_stripes_1_3_load_2_reg_15104),
    .din4(l1_stripes_1_4_load_2_reg_15110),
    .din5(l1_stripes_1_5_load_2_reg_15116),
    .din6(select_ln81_2_reg_14963),
    .dout(tmp_25_fu_6694_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U33(
    .din0(l2_stripes_3_0_load_1_reg_16263),
    .din1(l2_stripes_3_1_load_1_reg_16270),
    .din2(l2_stripes_3_2_load_1_reg_16277),
    .din3(l2_stripes_3_3_load_1_reg_16284),
    .din4(l2_stripes_3_4_load_1_reg_16291),
    .din5(l2_stripes_3_5_load_1_reg_16298),
    .din6(select_ln161_fu_7947_p3),
    .dout(tmp_36_fu_7955_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U34(
    .din0(l2_stripes_1_0_q1),
    .din1(l2_stripes_1_1_q1),
    .din2(l2_stripes_1_2_q1),
    .din3(l2_stripes_1_3_q1),
    .din4(l2_stripes_1_4_q1),
    .din5(l2_stripes_1_5_q1),
    .din6(select_ln161_fu_7947_p3),
    .dout(tmp_37_fu_7967_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U35(
    .din0(l2_stripes_3_0_load_reg_16161),
    .din1(l2_stripes_3_1_load_reg_16168),
    .din2(l2_stripes_3_2_load_reg_16175),
    .din3(l2_stripes_3_3_load_reg_16182),
    .din4(l2_stripes_3_4_load_reg_16189),
    .din5(l2_stripes_3_5_load_reg_16196),
    .din6(select_ln161_reg_16398),
    .dout(tmp_32_fu_8166_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U36(
    .din0(l2_stripes_1_0_load_reg_16454),
    .din1(l2_stripes_1_1_load_reg_16461),
    .din2(l2_stripes_1_2_load_reg_16468),
    .din3(l2_stripes_1_3_load_reg_16475),
    .din4(l2_stripes_1_4_load_reg_16482),
    .din5(l2_stripes_1_5_load_reg_16489),
    .din6(select_ln161_reg_16398),
    .dout(tmp_33_fu_8177_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U37(
    .din0(l2_stripes_3_0_load_2_reg_16622),
    .din1(l2_stripes_3_1_load_2_reg_16631),
    .din2(l2_stripes_3_2_load_2_reg_16640),
    .din3(l2_stripes_3_3_load_2_reg_16649),
    .din4(l2_stripes_3_4_load_2_reg_16658),
    .din5(l2_stripes_3_5_load_2_reg_16667),
    .din6(select_ln161_1_reg_16706),
    .dout(tmp_52_fu_8215_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U38(
    .din0(l2_stripes_1_0_q0),
    .din1(l2_stripes_1_1_q0),
    .din2(l2_stripes_1_2_q0),
    .din3(l2_stripes_1_3_q0),
    .din4(l2_stripes_1_4_q0),
    .din5(l2_stripes_1_5_q0),
    .din6(select_ln161_1_reg_16706),
    .dout(tmp_53_fu_8226_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U39(
    .din0(l2_stripes_3_0_load_2_reg_16622),
    .din1(l2_stripes_3_1_load_2_reg_16631),
    .din2(l2_stripes_3_2_load_2_reg_16640),
    .din3(l2_stripes_3_3_load_2_reg_16649),
    .din4(l2_stripes_3_4_load_2_reg_16658),
    .din5(l2_stripes_3_5_load_2_reg_16667),
    .din6(select_ln161_reg_16398),
    .dout(tmp_40_fu_8274_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U40(
    .din0(l2_stripes_1_0_load_2_reg_16839),
    .din1(l2_stripes_1_1_load_2_reg_16846),
    .din2(l2_stripes_1_2_load_2_reg_16853),
    .din3(l2_stripes_1_3_load_2_reg_16860),
    .din4(l2_stripes_1_4_load_2_reg_16867),
    .din5(l2_stripes_1_5_load_2_reg_16874),
    .din6(select_ln161_reg_16398),
    .dout(tmp_41_fu_8285_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U41(
    .din0(l2_stripes_3_0_load_1_reg_16263),
    .din1(l2_stripes_3_1_load_1_reg_16270),
    .din2(l2_stripes_3_2_load_1_reg_16277),
    .din3(l2_stripes_3_3_load_1_reg_16284),
    .din4(l2_stripes_3_4_load_1_reg_16291),
    .din5(l2_stripes_3_5_load_1_reg_16298),
    .din6(select_ln161_1_reg_16706),
    .dout(tmp_48_fu_8313_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U42(
    .din0(l2_stripes_1_0_load_1_reg_16544),
    .din1(l2_stripes_1_1_load_1_reg_16550),
    .din2(l2_stripes_1_2_load_1_reg_16556),
    .din3(l2_stripes_1_3_load_1_reg_16562),
    .din4(l2_stripes_1_4_load_1_reg_16568),
    .din5(l2_stripes_1_5_load_1_reg_16574),
    .din6(select_ln161_1_reg_16706),
    .dout(tmp_49_fu_8324_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U43(
    .din0(l2_stripes_2_0_q0),
    .din1(l2_stripes_2_1_q0),
    .din2(l2_stripes_2_2_q0),
    .din3(l2_stripes_2_3_q0),
    .din4(l2_stripes_2_4_q0),
    .din5(l2_stripes_2_5_q0),
    .din6(select_ln161_reg_16398),
    .dout(tmp_30_fu_8352_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U44(
    .din0(l2_stripes_0_0_load_reg_16412),
    .din1(l2_stripes_0_1_load_reg_16419),
    .din2(l2_stripes_0_2_load_reg_16426),
    .din3(l2_stripes_0_3_load_reg_16433),
    .din4(l2_stripes_0_4_load_reg_16440),
    .din5(l2_stripes_0_5_load_reg_16447),
    .din6(select_ln161_reg_16398),
    .dout(tmp_31_fu_8369_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U45(
    .din0(l2_stripes_2_0_load_1_reg_17055),
    .din1(l2_stripes_2_1_load_1_reg_17063),
    .din2(l2_stripes_2_2_load_1_reg_17071),
    .din3(l2_stripes_2_3_load_1_reg_17079),
    .din4(l2_stripes_2_4_load_1_reg_17087),
    .din5(l2_stripes_2_5_load_1_reg_17095),
    .din6(select_ln161_reg_16398),
    .dout(tmp_34_fu_8484_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U46(
    .din0(l2_stripes_0_0_load_1_reg_16496),
    .din1(l2_stripes_0_1_load_1_reg_16504),
    .din2(l2_stripes_0_2_load_1_reg_16512),
    .din3(l2_stripes_0_3_load_1_reg_16520),
    .din4(l2_stripes_0_4_load_1_reg_16528),
    .din5(l2_stripes_0_5_load_1_reg_16536),
    .din6(select_ln161_reg_16398),
    .dout(tmp_35_fu_8495_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U47(
    .din0(l2_stripes_2_0_load_2_reg_17180),
    .din1(l2_stripes_2_1_load_2_reg_17187),
    .din2(l2_stripes_2_2_load_2_reg_17194),
    .din3(l2_stripes_2_3_load_2_reg_17201),
    .din4(l2_stripes_2_4_load_2_reg_17208),
    .din5(l2_stripes_2_5_load_2_reg_17215),
    .din6(select_ln161_reg_16398),
    .dout(tmp_38_fu_8525_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U48(
    .din0(l2_stripes_0_0_load_2_reg_16791),
    .din1(l2_stripes_0_1_load_2_reg_16799),
    .din2(l2_stripes_0_2_load_2_reg_16807),
    .din3(l2_stripes_0_3_load_2_reg_16815),
    .din4(l2_stripes_0_4_load_2_reg_16823),
    .din5(l2_stripes_0_5_load_2_reg_16831),
    .din6(select_ln161_reg_16398),
    .dout(tmp_39_fu_8536_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U49(
    .din0(l2_stripes_2_0_load_reg_16996),
    .din1(l2_stripes_2_1_load_reg_17002),
    .din2(l2_stripes_2_2_load_reg_17008),
    .din3(l2_stripes_2_3_load_reg_17014),
    .din4(l2_stripes_2_4_load_reg_17020),
    .din5(l2_stripes_2_5_load_reg_17026),
    .din6(select_ln161_1_reg_16706),
    .dout(tmp_42_fu_8616_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U50(
    .din0(l2_stripes_0_0_load_reg_16412),
    .din1(l2_stripes_0_1_load_reg_16419),
    .din2(l2_stripes_0_2_load_reg_16426),
    .din3(l2_stripes_0_3_load_reg_16433),
    .din4(l2_stripes_0_4_load_reg_16440),
    .din5(l2_stripes_0_5_load_reg_16447),
    .din6(select_ln161_1_reg_16706),
    .dout(tmp_43_fu_8627_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U51(
    .din0(l2_stripes_3_0_load_reg_16161),
    .din1(l2_stripes_3_1_load_reg_16168),
    .din2(l2_stripes_3_2_load_reg_16175),
    .din3(l2_stripes_3_3_load_reg_16182),
    .din4(l2_stripes_3_4_load_reg_16189),
    .din5(l2_stripes_3_5_load_reg_16196),
    .din6(select_ln161_1_reg_16706),
    .dout(tmp_44_fu_8681_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U52(
    .din0(l2_stripes_1_0_load_reg_16454),
    .din1(l2_stripes_1_1_load_reg_16461),
    .din2(l2_stripes_1_2_load_reg_16468),
    .din3(l2_stripes_1_3_load_reg_16475),
    .din4(l2_stripes_1_4_load_reg_16482),
    .din5(l2_stripes_1_5_load_reg_16489),
    .din6(select_ln161_1_reg_16706),
    .dout(tmp_45_fu_8692_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U53(
    .din0(l2_stripes_2_0_load_1_reg_17055),
    .din1(l2_stripes_2_1_load_1_reg_17063),
    .din2(l2_stripes_2_2_load_1_reg_17071),
    .din3(l2_stripes_2_3_load_1_reg_17079),
    .din4(l2_stripes_2_4_load_1_reg_17087),
    .din5(l2_stripes_2_5_load_1_reg_17095),
    .din6(select_ln161_1_reg_16706),
    .dout(tmp_46_fu_8710_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U54(
    .din0(l2_stripes_0_0_load_1_reg_16496),
    .din1(l2_stripes_0_1_load_1_reg_16504),
    .din2(l2_stripes_0_2_load_1_reg_16512),
    .din3(l2_stripes_0_3_load_1_reg_16520),
    .din4(l2_stripes_0_4_load_1_reg_16528),
    .din5(l2_stripes_0_5_load_1_reg_16536),
    .din6(select_ln161_1_reg_16706),
    .dout(tmp_47_fu_8721_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U55(
    .din0(l2_stripes_2_0_load_2_reg_17180),
    .din1(l2_stripes_2_1_load_2_reg_17187),
    .din2(l2_stripes_2_2_load_2_reg_17194),
    .din3(l2_stripes_2_3_load_2_reg_17201),
    .din4(l2_stripes_2_4_load_2_reg_17208),
    .din5(l2_stripes_2_5_load_2_reg_17215),
    .din6(select_ln161_1_reg_16706),
    .dout(tmp_50_fu_8739_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U56(
    .din0(l2_stripes_0_0_load_2_reg_16791),
    .din1(l2_stripes_0_1_load_2_reg_16799),
    .din2(l2_stripes_0_2_load_2_reg_16807),
    .din3(l2_stripes_0_3_load_2_reg_16815),
    .din4(l2_stripes_0_4_load_2_reg_16823),
    .din5(l2_stripes_0_5_load_2_reg_16831),
    .din6(select_ln161_1_reg_16706),
    .dout(tmp_51_fu_8750_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U57(
    .din0(l2_stripes_3_0_load_2_reg_16622),
    .din1(l2_stripes_3_1_load_2_reg_16631),
    .din2(l2_stripes_3_2_load_2_reg_16640),
    .din3(l2_stripes_3_3_load_2_reg_16649),
    .din4(l2_stripes_3_4_load_2_reg_16658),
    .din5(l2_stripes_3_5_load_2_reg_16667),
    .din6(select_ln161_2_reg_16722),
    .dout(tmp_74_fu_8768_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U58(
    .din0(l2_stripes_1_0_load_2_reg_16839),
    .din1(l2_stripes_1_1_load_2_reg_16846),
    .din2(l2_stripes_1_2_load_2_reg_16853),
    .din3(l2_stripes_1_3_load_2_reg_16860),
    .din4(l2_stripes_1_4_load_2_reg_16867),
    .din5(l2_stripes_1_5_load_2_reg_16874),
    .din6(select_ln161_2_reg_16722),
    .dout(tmp_75_fu_8779_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U59(
    .din0(l2_stripes_3_0_load_2_reg_16622),
    .din1(l2_stripes_3_1_load_2_reg_16631),
    .din2(l2_stripes_3_2_load_2_reg_16640),
    .din3(l2_stripes_3_3_load_2_reg_16649),
    .din4(l2_stripes_3_4_load_2_reg_16658),
    .din5(l2_stripes_3_5_load_2_reg_16667),
    .din6(select_ln161_2_reg_16722),
    .dout(tmp_76_fu_8797_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U60(
    .din0(l2_stripes_3_0_load_2_reg_16622),
    .din1(l2_stripes_3_1_load_2_reg_16631),
    .din2(l2_stripes_3_2_load_2_reg_16640),
    .din3(l2_stripes_3_3_load_2_reg_16649),
    .din4(l2_stripes_3_4_load_2_reg_16658),
    .din5(l2_stripes_3_5_load_2_reg_16667),
    .din6(select_ln161_2_reg_16722),
    .dout(tmp_77_fu_8815_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U61(
    .din0(l2_stripes_1_0_load_2_reg_16839),
    .din1(l2_stripes_1_1_load_2_reg_16846),
    .din2(l2_stripes_1_2_load_2_reg_16853),
    .din3(l2_stripes_1_3_load_2_reg_16860),
    .din4(l2_stripes_1_4_load_2_reg_16867),
    .din5(l2_stripes_1_5_load_2_reg_16874),
    .din6(select_ln161_2_reg_16722),
    .dout(tmp_78_fu_8826_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U62(
    .din0(l2_stripes_2_0_load_reg_16996),
    .din1(l2_stripes_2_1_load_reg_17002),
    .din2(l2_stripes_2_2_load_reg_17008),
    .din3(l2_stripes_2_3_load_reg_17014),
    .din4(l2_stripes_2_4_load_reg_17020),
    .din5(l2_stripes_2_5_load_reg_17026),
    .din6(select_ln161_2_reg_16722),
    .dout(tmp_54_fu_11868_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U63(
    .din0(l2_stripes_0_0_load_reg_16412),
    .din1(l2_stripes_0_1_load_reg_16419),
    .din2(l2_stripes_0_2_load_reg_16426),
    .din3(l2_stripes_0_3_load_reg_16433),
    .din4(l2_stripes_0_4_load_reg_16440),
    .din5(l2_stripes_0_5_load_reg_16447),
    .din6(select_ln161_2_reg_16722),
    .dout(tmp_55_fu_11879_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U64(
    .din0(l2_stripes_2_0_load_1_reg_17055),
    .din1(l2_stripes_2_1_load_1_reg_17063),
    .din2(l2_stripes_2_2_load_1_reg_17071),
    .din3(l2_stripes_2_3_load_1_reg_17079),
    .din4(l2_stripes_2_4_load_1_reg_17087),
    .din5(l2_stripes_2_5_load_1_reg_17095),
    .din6(select_ln161_2_reg_16722),
    .dout(tmp_60_fu_11897_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U65(
    .din0(l2_stripes_0_0_load_1_reg_16496),
    .din1(l2_stripes_0_1_load_1_reg_16504),
    .din2(l2_stripes_0_2_load_1_reg_16512),
    .din3(l2_stripes_0_3_load_1_reg_16520),
    .din4(l2_stripes_0_4_load_1_reg_16528),
    .din5(l2_stripes_0_5_load_1_reg_16536),
    .din6(select_ln161_2_reg_16722),
    .dout(tmp_61_fu_11908_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U66(
    .din0(l2_stripes_2_0_load_1_reg_17055),
    .din1(l2_stripes_2_1_load_1_reg_17063),
    .din2(l2_stripes_2_2_load_1_reg_17071),
    .din3(l2_stripes_2_3_load_1_reg_17079),
    .din4(l2_stripes_2_4_load_1_reg_17087),
    .din5(l2_stripes_2_5_load_1_reg_17095),
    .din6(select_ln161_2_reg_16722),
    .dout(tmp_62_fu_11936_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U67(
    .din0(l2_stripes_0_0_load_1_reg_16496),
    .din1(l2_stripes_0_1_load_1_reg_16504),
    .din2(l2_stripes_0_2_load_1_reg_16512),
    .din3(l2_stripes_0_3_load_1_reg_16520),
    .din4(l2_stripes_0_4_load_1_reg_16528),
    .din5(l2_stripes_0_5_load_1_reg_16536),
    .din6(select_ln161_2_reg_16722),
    .dout(tmp_63_fu_11964_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U68(
    .din0(l2_stripes_0_0_load_2_reg_16791),
    .din1(l2_stripes_0_1_load_2_reg_16799),
    .din2(l2_stripes_0_2_load_2_reg_16807),
    .din3(l2_stripes_0_3_load_2_reg_16815),
    .din4(l2_stripes_0_4_load_2_reg_16823),
    .din5(l2_stripes_0_5_load_2_reg_16831),
    .din6(select_ln161_2_reg_16722),
    .dout(tmp_73_fu_13405_p8)
);

cnn_mac_mul_sub_5Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
cnn_mac_mul_sub_5Rg6_U69(
    .din0(grp_fu_14106_p0),
    .din1(grp_fu_14106_p1),
    .din2(grp_fu_14106_p2),
    .dout(grp_fu_14106_p3)
);

cnn_mac_muladd_5nShg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5nShg_U70(
    .din0(grp_fu_14115_p0),
    .din1(grp_fu_14115_p1),
    .din2(sub_ln93_45_fu_6176_p2),
    .dout(grp_fu_14115_p3)
);

cnn_mac_muladd_5sThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sThq_U71(
    .din0(grp_fu_14124_p0),
    .din1(grp_fu_14124_p1),
    .din2(grp_fu_14124_p2),
    .dout(grp_fu_14124_p3)
);

cnn_mac_muladd_5sUhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5sUhA_U72(
    .din0(grp_fu_14132_p0),
    .din1(grp_fu_14132_p1),
    .din2(sub_ln93_75_reg_15449),
    .dout(grp_fu_14132_p3)
);

cnn_mac_muladd_5sVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sVhK_U73(
    .din0(grp_fu_14141_p0),
    .din1(grp_fu_14141_p1),
    .din2(sub_ln93_49_reg_15282),
    .dout(grp_fu_14141_p3)
);

cnn_mac_muladd_5nWhU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
cnn_mac_muladd_5nWhU_U74(
    .din0(grp_fu_14147_p0),
    .din1(grp_fu_14147_p1),
    .din2(grp_fu_14147_p2),
    .dout(grp_fu_14147_p3)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U75(
    .din0(mul_ln171_7_fu_14156_p0),
    .din1(mul_ln171_7_fu_14156_p1),
    .dout(mul_ln171_7_fu_14156_p2)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U76(
    .din0(mul_ln171_27_fu_14162_p0),
    .din1(mul_ln171_27_fu_14162_p1),
    .dout(mul_ln171_27_fu_14162_p2)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U77(
    .din0(mul_ln171_19_fu_14168_p0),
    .din1(mul_ln171_19_fu_14168_p1),
    .dout(mul_ln171_19_fu_14168_p2)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U78(
    .din0(mul_ln171_fu_14174_p0),
    .din1(mul_ln171_fu_14174_p1),
    .dout(mul_ln171_fu_14174_p2)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U79(
    .din0(mul_ln171_6_fu_14180_p0),
    .din1(mul_ln171_6_fu_14180_p1),
    .dout(mul_ln171_6_fu_14180_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_5s_8nYie_U80(
    .din0(mul_ln171_9_fu_14185_p0),
    .din1(mul_ln171_9_fu_14185_p1),
    .dout(mul_ln171_9_fu_14185_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_5s_8nYie_U81(
    .din0(mul_ln171_13_fu_14191_p0),
    .din1(mul_ln171_13_fu_14191_p1),
    .dout(mul_ln171_13_fu_14191_p2)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U82(
    .din0(mul_ln171_14_fu_14197_p0),
    .din1(mul_ln171_14_fu_14197_p1),
    .dout(mul_ln171_14_fu_14197_p2)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U83(
    .din0(mul_ln171_15_fu_14203_p0),
    .din1(mul_ln171_15_fu_14203_p1),
    .dout(mul_ln171_15_fu_14203_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_5s_8nYie_U84(
    .din0(mul_ln171_16_fu_14209_p0),
    .din1(mul_ln171_16_fu_14209_p1),
    .dout(mul_ln171_16_fu_14209_p2)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U85(
    .din0(mul_ln171_17_fu_14215_p0),
    .din1(mul_ln171_17_fu_14215_p1),
    .dout(mul_ln171_17_fu_14215_p2)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U86(
    .din0(mul_ln171_18_fu_14220_p0),
    .din1(mul_ln171_18_fu_14220_p1),
    .dout(mul_ln171_18_fu_14220_p2)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U87(
    .din0(mul_ln171_23_fu_14225_p0),
    .din1(mul_ln171_23_fu_14225_p1),
    .dout(mul_ln171_23_fu_14225_p2)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U88(
    .din0(mul_ln171_21_fu_14230_p0),
    .din1(mul_ln171_21_fu_14230_p1),
    .dout(mul_ln171_21_fu_14230_p2)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U89(
    .din0(mul_ln171_22_fu_14235_p0),
    .din1(mul_ln171_22_fu_14235_p1),
    .dout(mul_ln171_22_fu_14235_p2)
);

cnn_mul_mul_5s_8nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nXh4_U90(
    .din0(mul_ln171_31_fu_14240_p0),
    .din1(mul_ln171_31_fu_14240_p1),
    .dout(mul_ln171_31_fu_14240_p2)
);

cnn_mac_muladd_5sVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sVhK_U91(
    .din0(grp_fu_14246_p0),
    .din1(grp_fu_14246_p1),
    .din2(grp_fu_14246_p2),
    .dout(grp_fu_14246_p3)
);

cnn_mac_muladd_5sZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sZio_U92(
    .din0(grp_fu_14253_p0),
    .din1(grp_fu_14253_p1),
    .din2(grp_fu_14253_p2),
    .dout(grp_fu_14253_p3)
);

cnn_mac_muladd_5sVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sVhK_U93(
    .din0(grp_fu_14260_p0),
    .din1(grp_fu_14260_p1),
    .din2(sub_ln171_36_reg_17399),
    .dout(grp_fu_14260_p3)
);

cnn_mac_muladd_5s0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5s0iy_U94(
    .din0(grp_fu_14266_p0),
    .din1(grp_fu_14266_p1),
    .din2(grp_fu_14266_p2),
    .dout(grp_fu_14266_p3)
);

cnn_mac_muladd_5s1iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5s1iI_U95(
    .din0(grp_fu_14273_p0),
    .din1(grp_fu_14273_p1),
    .din2(add_ln171_109_reg_17506),
    .dout(grp_fu_14273_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage29_subdone) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9272)) begin
        if ((icmp_ln118_reg_14309 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3348 <= select_ln115_reg_15763;
        end else if ((icmp_ln118_reg_14309 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3348 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9272)) begin
        if ((icmp_ln118_reg_14309 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3359 <= select_ln115_1_reg_15768;
        end else if ((icmp_ln118_reg_14309 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3359 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9272)) begin
        if ((icmp_ln118_reg_14309 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3370 <= select_ln115_2_fu_8093_p3;
        end else if ((icmp_ln118_reg_14309 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3370 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9272)) begin
        if ((icmp_ln118_reg_14309 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3381 <= select_ln115_3_reg_15525;
        end else if ((icmp_ln118_reg_14309 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3381 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9272)) begin
        if ((icmp_ln118_reg_14309 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3326 <= 1'd0;
        end else if ((icmp_ln118_reg_14309 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3326 <= icmp_ln139_reg_15747;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10652)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3414 <= 1'd0;
        end else if ((1'b1 == ap_condition_10649)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3414 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3326;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9272)) begin
        if ((icmp_ln118_reg_14309 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_3338 <= l1_read_row_offset_l_1_reg_14628;
        end else if ((icmp_ln118_reg_14309 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_3338 <= select_ln139_1_fu_8160_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10652)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_3426 <= l1_read_row_offset_l_1_reg_14628;
        end else if ((1'b1 == ap_condition_10649)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_3426 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_3338;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln57_fu_3617_p2 == 1'd0) & (icmp_ln33_fu_3611_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3291 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln51_reg_14288 == 1'd0) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3291 <= or_ln42_6_reg_14613;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln57_reg_14284 == 1'd1) & (icmp_ln33_reg_14280 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln51_reg_14288 == 1'd1) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3291 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln51_reg_14288 == 1'd0) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3309 <= select_ln42_14_fu_4583_p3;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln57_reg_14284 == 1'd1) & (icmp_ln33_reg_14280 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln51_reg_14288 == 1'd1) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln57_fu_3617_p2 == 1'd0) & (icmp_ln33_fu_3611_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3309 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10652)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3448 <= l2_write_row_offset;
        end else if ((1'b1 == ap_condition_10649)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3448 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3404;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9272)) begin
        if ((icmp_ln118_reg_14309 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3392 <= 1'd0;
        end else if ((icmp_ln118_reg_14309 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3392 <= icmp_ln128_reg_15556;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9272)) begin
        if ((icmp_ln118_reg_14309 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3404 <= l2_write_row_offset_2_reg_15500;
        end else if ((icmp_ln118_reg_14309 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3404 <= select_ln128_1_fu_8135_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10652)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3436 <= 1'd0;
        end else if ((1'b1 == ap_condition_10649)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3436 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3392;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10660)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3168 <= 1'd1;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3168 <= ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3168;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10660)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3179 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3179 <= ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3179;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10660)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3190 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3190 <= ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3190;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10660)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3201 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3201 <= ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3201;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10660)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3212 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3212 <= ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3212;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10660)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3223 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3223 <= ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3223;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10660)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3234 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3234 <= ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3234;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10660)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3245 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3245 <= ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3245;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10660)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3256 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3256 <= ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3256;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10660)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3148 <= icmp_ln203_reg_16115;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3148 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3148;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10660)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3158 <= select_ln207_fu_14098_p3;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3158 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3158;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2303)) begin
        if (((icmp_ln51_reg_14288 == 1'd1) & (icmp_ln33_reg_14280 == 1'd1))) begin
            l1_write_row_offset <= grp_fu_3458_p2;
        end else if (((icmp_ln57_reg_14284 == 1'd1) & (icmp_ln33_reg_14280 == 1'd0))) begin
            l1_write_row_offset <= select_ln61_fu_3704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln67_reg_14292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        add_ln106_12_reg_15207 <= add_ln106_12_fu_5231_p2;
        add_ln93_1_reg_15024[12 : 1] <= add_ln93_1_fu_4973_p2[12 : 1];
        add_ln93_3_reg_15076 <= add_ln93_3_fu_5017_p2;
        add_ln93_4_reg_15081 <= add_ln93_4_fu_5023_p2;
        sext_ln93_2_reg_14992[12 : 1] <= sext_ln93_2_fu_4878_p1[12 : 1];
        sext_ln93_reg_14980 <= sext_ln93_fu_4833_p1;
        shl_ln93_19_reg_15071[9 : 2] <= shl_ln93_19_fu_5005_p3[9 : 2];
        shl_ln93_37_reg_15167[9 : 2] <= shl_ln93_37_fu_5154_p3[9 : 2];
        sub_ln93_10_reg_15029[12 : 1] <= sub_ln93_10_fu_4979_p2[12 : 1];
        sub_ln93_19_reg_15128[12 : 1] <= sub_ln93_19_fu_5070_p2[12 : 1];
        sub_ln93_21_reg_15140[11 : 3] <= sub_ln93_21_fu_5105_p2[11 : 3];
        tmp_11_reg_15145 <= tmp_11_fu_5111_p8;
        tmp_12_reg_15151 <= tmp_12_fu_5128_p8;
        tmp_14_reg_15160 <= tmp_14_fu_5139_p8;
        tmp_15_reg_15172 <= tmp_15_fu_5186_p8;
        tmp_17_reg_15182 <= tmp_17_fu_5203_p8;
        tmp_19_reg_15192 <= tmp_19_fu_5220_p8;
        tmp_1_reg_14985 <= tmp_1_fu_4837_p8;
        tmp_2_reg_14997 <= tmp_2_fu_4882_p8;
        tmp_3_reg_15004 <= tmp_3_fu_4911_p8;
        tmp_4_reg_15012 <= tmp_4_fu_4938_p8;
        tmp_6_reg_15064 <= tmp_6_fu_4988_p8;
        tmp_7_reg_15122 <= tmp_7_fu_5029_p8;
        tmp_8_reg_15133 <= tmp_8_fu_5076_p8;
        tmp_reg_14975 <= tmp_fu_4800_p8;
        zext_ln93_24_reg_15019[11 : 4] <= zext_ln93_24_fu_4957_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        add_ln106_14_reg_15374 <= add_ln106_14_fu_6744_p2;
        add_ln106_18_reg_15379 <= add_ln106_18_fu_6780_p2;
        add_ln106_24_reg_15384 <= add_ln106_24_fu_6786_p2;
        add_ln106_27_reg_15389[13 : 1] <= add_ln106_27_fu_6792_p2[13 : 1];
        add_ln106_34_reg_15394[12 : 1] <= add_ln106_34_fu_6798_p2[12 : 1];
        add_ln106_36_reg_15399[12 : 1] <= add_ln106_36_fu_6810_p2[12 : 1];
        add_ln106_39_reg_15404 <= add_ln106_39_fu_6816_p2;
        add_ln106_43_reg_15409[12 : 1] <= add_ln106_43_fu_6822_p2[12 : 1];
        add_ln106_45_reg_15414 <= add_ln106_45_fu_6828_p2;
        add_ln106_49_reg_15419 <= add_ln106_49_fu_6840_p2;
        add_ln106_52_reg_15424 <= add_ln106_52_fu_6862_p2;
        add_ln93_13_reg_15252 <= add_ln93_13_fu_6013_p2;
        add_ln93_14_reg_15262[13 : 1] <= add_ln93_14_fu_6094_p2[13 : 1];
        add_ln93_16_reg_15267 <= add_ln93_16_fu_6110_p2;
        add_ln93_18_reg_15277 <= add_ln93_18_fu_6186_p2;
        add_ln93_20_reg_15297[13 : 1] <= add_ln93_20_fu_6308_p2[13 : 1];
        add_ln93_24_reg_15302 <= add_ln93_24_fu_6327_p2;
        add_ln93_28_reg_15318 <= add_ln93_28_fu_6513_p2;
        add_ln93_30_reg_15338 <= add_ln93_30_fu_6641_p2;
        add_ln93_33_reg_15343[13 : 1] <= add_ln93_33_fu_6667_p2[13 : 1];
        shl_ln93_41_reg_15257[8 : 1] <= shl_ln93_41_fu_6066_p3[8 : 1];
        shl_ln93_52_reg_15292[10 : 3] <= shl_ln93_52_fu_6293_p3[10 : 3];
        shl_ln93_64_reg_15328[10 : 3] <= shl_ln93_64_fu_6534_p3[10 : 3];
        sub_ln93_16_reg_15217 <= sub_ln93_16_fu_5528_p2;
        sub_ln93_1_reg_15212 <= sub_ln93_1_fu_5265_p2;
        sub_ln93_26_reg_15237 <= sub_ln93_26_fu_5768_p2;
        sub_ln93_28_reg_15242 <= sub_ln93_28_fu_5823_p2;
        sub_ln93_36_reg_15247 <= sub_ln93_36_fu_5993_p2;
        sub_ln93_49_reg_15282[12 : 2] <= sub_ln93_49_fu_6258_p2[12 : 2];
        tmp_16_reg_15272 <= tmp_16_fu_6137_p8;
        tmp_18_reg_15287 <= tmp_18_fu_6278_p8;
        tmp_21_reg_15307 <= tmp_21_fu_6448_p8;
        tmp_22_reg_15323 <= tmp_22_fu_6519_p8;
        tmp_23_reg_15333 <= tmp_23_fu_6574_p8;
        tmp_24_reg_15348 <= tmp_24_fu_6683_p8;
        tmp_25_reg_15357 <= tmp_25_fu_6694_p8;
        tmp_83_reg_15369[11 : 4] <= tmp_83_fu_6713_p3[11 : 4];
        tmp_9_reg_15227 <= tmp_9_fu_5719_p8;
        zext_ln93_114_reg_15313[8 : 1] <= zext_ln93_114_fu_6471_p1[8 : 1];
        zext_ln93_136_reg_15364[7 : 0] <= zext_ln93_136_fu_6709_p1[7 : 0];
        zext_ln93_46_reg_15222[7 : 0] <= zext_ln93_46_fu_5669_p1[7 : 0];
        zext_ln93_51_reg_15232[11 : 4] <= zext_ln93_51_fu_5738_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        add_ln106_19_reg_15469 <= add_ln106_19_fu_7226_p2;
        add_ln106_1_reg_15459 <= add_ln106_1_fu_7210_p2;
        add_ln106_21_reg_15474[12 : 2] <= add_ln106_21_fu_7232_p2[12 : 2];
        add_ln106_23_reg_15479 <= add_ln106_23_fu_7238_p2;
        add_ln106_28_reg_15484 <= add_ln106_28_fu_7253_p2;
        add_ln106_37_reg_15489[13 : 1] <= add_ln106_37_fu_7265_p2[13 : 1];
        add_ln106_7_reg_15494 <= add_ln106_7_fu_7315_p2;
        add_ln106_9_reg_15464 <= add_ln106_9_fu_7216_p2;
        add_ln106_reg_15454 <= add_ln106_fu_7204_p2;
        shl_ln93_59_reg_15439[10 : 3] <= shl_ln93_59_fu_7048_p3[10 : 3];
        sub_ln93_41_reg_15429[11 : 1] <= sub_ln93_41_fu_6940_p2[11 : 1];
        sub_ln93_43_reg_15434 <= sub_ln93_43_fu_6958_p2;
        sub_ln93_59_reg_15444 <= sub_ln93_59_fu_7081_p2;
        sub_ln93_75_reg_15449 <= sub_ln93_75_fu_7171_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        add_ln106_31_reg_15520 <= add_ln106_31_fu_7429_p2;
        add_ln106_4_reg_15508 <= add_ln106_4_fu_7391_p2;
        add_ln106_5_reg_15514 <= add_ln106_5_fu_7423_p2;
        select_ln115_3_reg_15525 <= select_ln115_3_fu_7443_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        add_ln106_32_reg_15753 <= add_ln106_32_fu_7610_p2;
        select_ln115_1_reg_15768 <= select_ln115_1_fu_7641_p3;
        select_ln115_reg_15763 <= select_ln115_fu_7625_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        add_ln106_38_reg_15758 <= grp_fu_14141_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        add_ln106_42_reg_16126 <= add_ln106_42_fu_7867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        add_ln106_6_reg_16387 <= add_ln106_6_fu_7903_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001))) begin
        add_ln171_101_reg_17501 <= add_ln171_101_fu_11016_p2;
        add_ln171_109_reg_17506 <= add_ln171_109_fu_11043_p2;
        add_ln171_10_reg_17419 <= add_ln171_10_fu_10420_p2;
        add_ln171_123_reg_17511 <= add_ln171_123_fu_11082_p2;
        add_ln171_128_reg_17516 <= add_ln171_128_fu_11114_p2;
        add_ln171_142_reg_17521 <= add_ln171_142_fu_11198_p2;
        add_ln171_147_reg_17526 <= add_ln171_147_fu_11210_p2;
        add_ln171_158_reg_17531 <= add_ln171_158_fu_11255_p2;
        add_ln171_159_reg_17536 <= add_ln171_159_fu_11261_p2;
        add_ln171_15_reg_17424 <= add_ln171_15_fu_10452_p2;
        add_ln171_162_reg_17541 <= add_ln171_162_fu_11267_p2;
        add_ln171_164_reg_17546 <= add_ln171_164_fu_11279_p2;
        add_ln171_33_reg_17461 <= add_ln171_33_fu_10751_p2;
        add_ln171_34_reg_17466 <= add_ln171_34_fu_10757_p2;
        add_ln171_36_reg_17471 <= add_ln171_36_fu_10769_p2;
        add_ln171_61_reg_17476 <= add_ln171_61_fu_10846_p2;
        add_ln171_65_reg_17481 <= add_ln171_65_fu_10878_p2;
        add_ln171_79_reg_17486 <= add_ln171_79_fu_10931_p2;
        add_ln171_83_reg_17491 <= add_ln171_83_fu_10963_p2;
        add_ln171_95_reg_17496 <= add_ln171_95_fu_10984_p2;
        add_ln171_9_reg_17414 <= add_ln171_9_fu_10414_p2;
        mul_ln171_15_reg_17435 <= mul_ln171_15_fu_14203_p2;
        select_ln171_18_reg_17389 <= select_ln171_18_fu_9343_p3;
        select_ln171_22_reg_17394 <= select_ln171_22_fu_9429_p3;
        select_ln171_5_reg_17384 <= select_ln171_5_fu_8971_p3;
        sext_ln171_107_reg_17450[12 : 3] <= sext_ln171_107_fu_10594_p1[12 : 3];
        sub_ln171_2_reg_17374[12 : 1] <= sub_ln171_2_fu_8883_p2[12 : 1];
        sub_ln171_36_reg_17399 <= sub_ln171_36_fu_9618_p2;
        sub_ln171_55_reg_17404[10 : 2] <= sub_ln171_55_fu_10074_p2[10 : 2];
        sub_ln171_85_reg_17445[12 : 2] <= sub_ln171_85_fu_10571_p2[12 : 2];
        zext_ln171_114_reg_17455[7 : 0] <= zext_ln171_114_fu_10598_p1[7 : 0];
        zext_ln171_97_reg_17429[7 : 0] <= zext_ln171_97_fu_10534_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln171_102_reg_17819 <= add_ln171_102_fu_13329_p2;
        add_ln171_107_reg_17824 <= add_ln171_107_fu_13348_p2;
        mul_ln171_21_reg_17804 <= mul_ln171_21_fu_14230_p2;
        select_ln171_121_reg_17814 <= select_ln171_121_fu_13253_p3;
        shl_ln171_63_reg_17809[8 : 1] <= shl_ln171_63_fu_13219_p3[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln171_103_reg_17897 <= add_ln171_103_fu_13860_p2;
        add_ln171_115_reg_17903 <= add_ln171_115_fu_13874_p2;
        add_ln171_129_reg_17908 <= add_ln171_129_fu_13899_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        add_ln171_106_reg_17741 <= add_ln171_106_fu_13015_p2;
        add_ln171_116_reg_17746 <= add_ln171_116_fu_13021_p2;
        add_ln171_117_reg_17751 <= add_ln171_117_fu_13027_p2;
        add_ln171_134_reg_17756 <= add_ln171_134_fu_13033_p2;
        add_ln171_43_reg_17706 <= add_ln171_43_fu_12871_p2;
        add_ln171_45_reg_17711 <= add_ln171_45_fu_12883_p2;
        add_ln171_52_reg_17716 <= add_ln171_52_fu_12905_p2;
        add_ln171_56_reg_17721 <= add_ln171_56_fu_12924_p2;
        add_ln171_70_reg_17726 <= add_ln171_70_fu_12946_p2;
        add_ln171_74_reg_17731 <= add_ln171_74_fu_12971_p2;
        add_ln171_92_reg_17736 <= add_ln171_92_fu_13003_p2;
        mul_ln171_18_reg_17675 <= mul_ln171_18_fu_14220_p2;
        select_ln171_91_reg_17680 <= select_ln171_91_fu_12063_p3;
        shl_ln171_45_reg_17685[8 : 1] <= shl_ln171_45_fu_12137_p3[8 : 1];
        zext_ln171_151_reg_17690[7 : 0] <= zext_ln171_151_fu_12386_p1[7 : 0];
        zext_ln171_167_reg_17695[7 : 0] <= zext_ln171_167_fu_12601_p1[7 : 0];
        zext_ln171_188_reg_17700[7 : 0] <= zext_ln171_188_fu_12766_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        add_ln171_108_reg_17607 <= add_ln171_108_fu_11805_p2;
        add_ln171_135_reg_17612 <= add_ln171_135_fu_11811_p2;
        add_ln171_166_reg_17617 <= add_ln171_166_fu_11855_p2;
        add_ln171_37_reg_17577 <= add_ln171_37_fu_11725_p2;
        add_ln171_42_reg_17582 <= add_ln171_42_fu_11757_p2;
        add_ln171_55_reg_17587 <= add_ln171_55_fu_11769_p2;
        add_ln171_66_reg_17592 <= add_ln171_66_fu_11781_p2;
        add_ln171_72_reg_17597 <= add_ln171_72_fu_11787_p2;
        add_ln171_84_reg_17602 <= add_ln171_84_fu_11799_p2;
        mul_ln171_16_reg_17551 <= mul_ln171_16_fu_14209_p2;
        mul_ln171_25_reg_17571 <= mul_ln171_25_fu_11711_p2;
        select_ln171_72_reg_17556 <= select_ln171_72_fu_11538_p3;
        select_ln171_75_reg_17561 <= select_ln171_75_fu_11584_p3;
        sub_ln171_93_reg_17566[12 : 1] <= sub_ln171_93_fu_11684_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln171_112_reg_17940 <= add_ln171_112_fu_14029_p2;
        add_ln171_145_reg_17946 <= add_ln171_145_fu_14056_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln171_114_reg_17882 <= add_ln171_114_fu_13769_p2;
        add_ln171_133_reg_17887 <= add_ln171_133_fu_13791_p2;
        add_ln171_152_reg_17892 <= add_ln171_152_fu_13813_p2;
        select_ln171_119_reg_17872[11 : 1] <= select_ln171_119_fu_13622_p3[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln171_119_reg_17844 <= add_ln171_119_fu_13386_p2;
        mul_ln171_22_reg_17834 <= mul_ln171_22_fu_14235_p2;
        select_ln153_19_reg_17839 <= select_ln153_19_fu_13364_p3;
        select_ln171_44_reg_17829[3 : 1] <= select_ln171_44_fu_13354_p3[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln171_130_reg_17913 <= add_ln171_130_fu_13922_p2;
        add_ln171_149_reg_17919 <= add_ln171_149_fu_13942_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln171_137_reg_17867 <= add_ln171_137_fu_13435_p2;
        mul_ln171_31_reg_17854 <= mul_ln171_31_fu_14240_p2;
        select_ln153_23_reg_17859 <= select_ln153_23_fu_13416_p3;
        select_ln171_81_reg_17849[12 : 4] <= select_ln171_81_fu_13395_p3[12 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln171_144_reg_17929 <= add_ln171_144_fu_13996_p2;
        select_ln171_88_reg_17924[12 : 2] <= select_ln171_88_fu_13961_p3[12 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        add_ln171_153_reg_17935 <= grp_fu_14266_p3;
        l2_kernel_sums_6 <= select_ln177_6_fu_14002_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln171_155_reg_17799 <= add_ln171_155_fu_13136_p2;
        add_ln171_48_reg_17781 <= add_ln171_48_fu_13098_p2;
        add_ln171_67_reg_17787 <= add_ln171_67_fu_13112_p2;
        add_ln171_85_reg_17793 <= add_ln171_85_fu_13125_p2;
        mul_ln171_23_reg_17761 <= mul_ln171_23_fu_14225_p2;
        zext_ln171_181_reg_17771[7 : 0] <= zext_ln171_181_fu_13055_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        add_ln171_31_reg_17283 <= add_ln171_31_fu_8645_p2;
        mul_ln171_9_reg_17267 <= mul_ln171_9_fu_14185_p2;
        select_ln153_6_reg_17272 <= select_ln153_6_fu_8638_p3;
        zext_ln171_26_reg_17257[10 : 3] <= zext_ln171_26_fu_8580_p1[10 : 3];
        zext_ln171_51_reg_17262[7 : 0] <= zext_ln171_51_fu_8606_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        add_ln171_87_reg_17877 <= grp_fu_14246_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln41_1_reg_14369 <= add_ln41_1_fu_4147_p2;
        icmp_ln42_reg_14354 <= icmp_ln42_fu_4068_p2;
        p_Result_3_reg_14397 <= {{tmp_data_V_1_reg_14327[31:24]}};
        p_Result_4_reg_14419 <= {{tmp_data_V_1_reg_14327[39:32]}};
        p_Result_5_reg_14441 <= {{tmp_data_V_1_reg_14327[47:40]}};
        p_Result_6_reg_14463 <= {{tmp_data_V_1_reg_14327[55:48]}};
        p_Result_7_reg_14485 <= {{tmp_data_V_1_reg_14327[63:56]}};
        p_Result_s_reg_14375 <= {{tmp_data_V_1_reg_14327[23:16]}};
        select_ln42_reg_14359 <= select_ln42_fu_4079_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln41_4_reg_14548 <= add_ln41_4_fu_4351_p2;
        icmp_ln42_4_reg_14553 <= icmp_ln42_4_fu_4357_p2;
        or_ln42_2_reg_14560 <= or_ln42_2_fu_4372_p2;
        select_ln42_6_reg_14537 <= select_ln42_6_fu_4332_p3;
        trunc_ln40_5_reg_14544 <= trunc_ln40_5_fu_4347_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln41_6_reg_14586 <= add_ln41_6_fu_4444_p2;
        icmp_ln42_5_reg_14576 <= icmp_ln42_5_fu_4426_p2;
        select_ln42_8_reg_14565 <= select_ln42_8_fu_4404_p3;
        trunc_ln40_6_reg_14572 <= trunc_ln40_6_fu_4416_p1;
        trunc_ln40_7_reg_14582 <= trunc_ln40_7_fu_4440_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        add_ln87_reg_15562 <= add_ln87_fu_7517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        and_ln151_reg_15985 <= and_ln151_fu_7712_p2;
        icmp_ln225_reg_16120 <= icmp_ln225_fu_7822_p2;
        trunc_ln151_1_reg_15803 <= trunc_ln151_1_fu_7688_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln67_fu_3639_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln118_reg_14309 <= icmp_ln118_fu_3657_p2;
        tmp_81_reg_14301 <= l1_iteration[32'd1];
        trunc_ln71_reg_14296 <= trunc_ln71_fu_3645_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        icmp_ln128_reg_15556 <= icmp_ln128_fu_7490_p2;
        trunc_ln123_reg_15552 <= trunc_ln123_fu_7464_p1;
        zext_ln123_reg_15530[15 : 0] <= zext_ln123_fu_7454_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        icmp_ln139_reg_15747 <= icmp_ln139_fu_7579_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_fu_7712_p2) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        icmp_ln186_reg_16106 <= icmp_ln186_fu_7778_p2;
        tmp_86_reg_15989 <= l2_iteration[32'd2];
        zext_ln160_reg_15997[15 : 0] <= zext_ln160_fu_7748_p1[15 : 0];
        zext_ln171_18_reg_16054[16 : 0] <= zext_ln171_18_fu_7768_p1[16 : 0];
        zext_ln171_reg_16002[15 : 0] <= zext_ln171_fu_7752_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln186_fu_7778_p2 == 1'd1) & (1'd1 == and_ln151_fu_7712_p2) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        icmp_ln203_reg_16115 <= icmp_ln203_fu_7796_p2;
        tmp_last_V_reg_16110 <= tmp_last_V_fu_7784_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln216_reg_14313 <= icmp_ln216_fu_3669_p2;
        icmp_ln33_reg_14280 <= icmp_ln33_fu_3611_p2;
        icmp_ln67_reg_14292 <= icmp_ln67_fu_3639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln42_1_reg_14507 <= icmp_ln42_1_fu_4207_p2;
        icmp_ln42_2_reg_14516 <= icmp_ln42_2_fu_4263_p2;
        select_ln42_4_reg_14521 <= select_ln42_4_fu_4275_p3;
        select_ln42_5_reg_14528 <= select_ln42_5_fu_4283_p3;
        trunc_ln40_4_reg_14533 <= trunc_ln40_4_fu_4291_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln42_6_reg_14599 <= icmp_ln42_6_fu_4482_p2;
        icmp_ln42_7_reg_14608 <= icmp_ln42_7_fu_4504_p2;
        or_ln42_6_reg_14613 <= or_ln42_6_fu_4526_p2;
        select_ln42_10_reg_14592 <= select_ln42_10_fu_4476_p3;
        trunc_ln40_8_reg_14604 <= trunc_ln40_8_fu_4494_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_fu_3611_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln51_reg_14288 <= icmp_ln51_fu_3623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_fu_3611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln57_reg_14284 <= icmp_ln57_fu_3617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_channel_idx <= select_ln42_15_fu_4531_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        l1_channel_idx_load_reg_14338 <= l1_channel_idx;
        tmp_data_V_1_reg_14327 <= in_r_TDATA;
        trunc_ln40_1_reg_14347 <= trunc_ln40_1_fu_3774_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_iteration <= select_ln216_fu_3675_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        l1_maxes_0 <= ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3348;
        l1_maxes_1 <= ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3359;
        l1_maxes_2 <= ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3370;
        l1_maxes_3 <= ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3381;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        l1_read_col_offset <= select_ln139_fu_7585_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln216_fu_8432_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        l1_read_row_offset <= select_ln216_1_fu_8437_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        l1_read_row_offset_l_1_reg_14628 <= l1_read_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_load_1_reg_14732 <= l1_stripes_0_0_q1;
        l1_stripes_0_0_load_reg_14648 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_1_reg_14739 <= l1_stripes_0_1_q1;
        l1_stripes_0_1_load_reg_14655 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_1_reg_14746 <= l1_stripes_0_2_q1;
        l1_stripes_0_2_load_reg_14662 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_1_reg_14753 <= l1_stripes_0_3_q1;
        l1_stripes_0_3_load_reg_14669 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_1_reg_14760 <= l1_stripes_0_4_q1;
        l1_stripes_0_4_load_reg_14676 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_1_reg_14767 <= l1_stripes_0_5_q1;
        l1_stripes_0_5_load_reg_14683 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_1_reg_14774 <= l1_stripes_1_0_q1;
        l1_stripes_1_0_load_reg_14690 <= l1_stripes_1_0_q0;
        l1_stripes_1_1_load_1_reg_14781 <= l1_stripes_1_1_q1;
        l1_stripes_1_1_load_reg_14697 <= l1_stripes_1_1_q0;
        l1_stripes_1_2_load_1_reg_14788 <= l1_stripes_1_2_q1;
        l1_stripes_1_2_load_reg_14704 <= l1_stripes_1_2_q0;
        l1_stripes_1_3_load_1_reg_14795 <= l1_stripes_1_3_q1;
        l1_stripes_1_3_load_reg_14711 <= l1_stripes_1_3_q0;
        l1_stripes_1_4_load_1_reg_14802 <= l1_stripes_1_4_q1;
        l1_stripes_1_4_load_reg_14718 <= l1_stripes_1_4_q0;
        l1_stripes_1_5_load_1_reg_14809 <= l1_stripes_1_5_q1;
        l1_stripes_1_5_load_reg_14725 <= l1_stripes_1_5_q0;
        l1_stripes_2_0_load_1_reg_14816 <= l1_stripes_2_0_q1;
        l1_stripes_2_1_load_1_reg_14822 <= l1_stripes_2_1_q1;
        l1_stripes_2_2_load_1_reg_14828 <= l1_stripes_2_2_q1;
        l1_stripes_2_3_load_1_reg_14834 <= l1_stripes_2_3_q1;
        l1_stripes_2_4_load_1_reg_14840 <= l1_stripes_2_4_q1;
        l1_stripes_2_5_load_1_reg_14846 <= l1_stripes_2_5_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln67_reg_14292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_load_2_reg_15034 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_2_reg_15039 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_2_reg_15044 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_2_reg_15049 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_2_reg_15054 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_2_reg_15059 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_2_reg_15086 <= l1_stripes_1_0_q0;
        l1_stripes_1_1_load_2_reg_15092 <= l1_stripes_1_1_q0;
        l1_stripes_1_2_load_2_reg_15098 <= l1_stripes_1_2_q0;
        l1_stripes_1_3_load_2_reg_15104 <= l1_stripes_1_3_q0;
        l1_stripes_1_4_load_2_reg_15110 <= l1_stripes_1_4_q0;
        l1_stripes_1_5_load_2_reg_15116 <= l1_stripes_1_5_q0;
        tmp_20_reg_15200 <= grp_fu_3582_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_phi_mux_l1_write_col_offset_1_phi_fu_3296_p8 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        l1_write_col_offset <= ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        l1_write_col_offset_s_reg_14321 <= l1_write_col_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_iteration <= select_ln225_fu_7828_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln151_reg_15985) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_kernel_sums_0 <= select_ln177_fu_13142_p3;
        l2_kernel_sums_1 <= select_ln177_1_fu_13149_p3;
        l2_kernel_sums_2 <= select_ln177_2_fu_13156_p3;
        tmp_66_reg_17766 <= grp_fu_3492_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_3 <= select_ln177_3_fu_13905_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        l2_kernel_sums_4 <= select_ln177_4_fu_14061_p3;
        l2_kernel_sums_7 <= select_ln177_7_fu_14068_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_5 <= select_ln177_5_fu_13948_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3172_p4 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        l2_maxes_0 <= ap_phi_mux_l2_maxes_0_new_1_phi_fu_3183_p4;
        l2_maxes_1 <= ap_phi_mux_l2_maxes_1_new_1_phi_fu_3194_p4;
        l2_maxes_2 <= ap_phi_mux_l2_maxes_2_new_1_phi_fu_3205_p4;
        l2_maxes_3 <= ap_phi_mux_l2_maxes_3_new_1_phi_fu_3216_p4;
        l2_maxes_4 <= ap_phi_mux_l2_maxes_4_new_1_phi_fu_3227_p4;
        l2_maxes_5 <= ap_phi_mux_l2_maxes_5_new_1_phi_fu_3238_p4;
        l2_maxes_6 <= ap_phi_mux_l2_maxes_6_new_1_phi_fu_3249_p4;
        l2_maxes_7 <= ap_phi_mux_l2_maxes_7_new_1_phi_fu_3260_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln186_fu_7778_p2 == 1'd1) & (1'd1 == and_ln151_fu_7712_p2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_read_col_offset <= select_ln203_fu_7802_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln225_fu_4045_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        l2_read_row_offset <= select_ln225_1_fu_4050_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_read_row_offset_l_reg_16393 <= l2_read_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_stripes_0_0_load_1_reg_16496 <= l2_stripes_0_0_q1;
        l2_stripes_0_0_load_reg_16412 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_1_reg_16504 <= l2_stripes_0_1_q1;
        l2_stripes_0_1_load_reg_16419 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_1_reg_16512 <= l2_stripes_0_2_q1;
        l2_stripes_0_2_load_reg_16426 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_1_reg_16520 <= l2_stripes_0_3_q1;
        l2_stripes_0_3_load_reg_16433 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_1_reg_16528 <= l2_stripes_0_4_q1;
        l2_stripes_0_4_load_reg_16440 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_1_reg_16536 <= l2_stripes_0_5_q1;
        l2_stripes_0_5_load_reg_16447 <= l2_stripes_0_5_q0;
        l2_stripes_1_0_load_1_reg_16544 <= l2_stripes_1_0_q1;
        l2_stripes_1_0_load_reg_16454 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_1_reg_16550 <= l2_stripes_1_1_q1;
        l2_stripes_1_1_load_reg_16461 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_1_reg_16556 <= l2_stripes_1_2_q1;
        l2_stripes_1_2_load_reg_16468 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_1_reg_16562 <= l2_stripes_1_3_q1;
        l2_stripes_1_3_load_reg_16475 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_1_reg_16568 <= l2_stripes_1_4_q1;
        l2_stripes_1_4_load_reg_16482 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_1_reg_16574 <= l2_stripes_1_5_q1;
        l2_stripes_1_5_load_reg_16489 <= l2_stripes_1_5_q0;
        l2_stripes_3_0_load_2_reg_16622 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_2_reg_16631 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_2_reg_16640 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_2_reg_16649 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_2_reg_16658 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_2_reg_16667 <= l2_stripes_3_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        l2_stripes_0_0_load_2_reg_16791 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_2_reg_16799 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_2_reg_16807 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_2_reg_16815 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_2_reg_16823 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_2_reg_16831 <= l2_stripes_0_5_q0;
        l2_stripes_1_0_load_2_reg_16839 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_2_reg_16846 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_2_reg_16853 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_2_reg_16860 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_2_reg_16867 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_2_reg_16874 <= l2_stripes_1_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_stripes_2_0_addr_reg_15773 <= zext_ln123_reg_15530;
        l2_stripes_2_1_addr_reg_15778 <= zext_ln123_reg_15530;
        l2_stripes_2_2_addr_reg_15783 <= zext_ln123_reg_15530;
        l2_stripes_2_3_addr_reg_15788 <= zext_ln123_reg_15530;
        l2_stripes_2_4_addr_reg_15793 <= zext_ln123_reg_15530;
        l2_stripes_2_5_addr_reg_15798 <= zext_ln123_reg_15530;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        l2_stripes_2_0_load_1_reg_17055 <= l2_stripes_2_0_q1;
        l2_stripes_2_0_load_reg_16996 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_1_reg_17063 <= l2_stripes_2_1_q1;
        l2_stripes_2_1_load_reg_17002 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_1_reg_17071 <= l2_stripes_2_2_q1;
        l2_stripes_2_2_load_reg_17008 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_1_reg_17079 <= l2_stripes_2_3_q1;
        l2_stripes_2_3_load_reg_17014 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_1_reg_17087 <= l2_stripes_2_4_q1;
        l2_stripes_2_4_load_reg_17020 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_1_reg_17095 <= l2_stripes_2_5_q1;
        l2_stripes_2_5_load_reg_17026 <= l2_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        l2_stripes_2_0_load_2_reg_17180 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_2_reg_17187 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_2_reg_17194 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_2_reg_17201 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_2_reg_17208 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_2_reg_17215 <= l2_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_3_0_load_1_reg_16263 <= l2_stripes_3_0_q1;
        l2_stripes_3_0_load_reg_16161 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_1_reg_16270 <= l2_stripes_3_1_q1;
        l2_stripes_3_1_load_reg_16168 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_1_reg_16277 <= l2_stripes_3_2_q1;
        l2_stripes_3_2_load_reg_16175 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_1_reg_16284 <= l2_stripes_3_3_q1;
        l2_stripes_3_3_load_reg_16182 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_1_reg_16291 <= l2_stripes_3_4_q1;
        l2_stripes_3_4_load_reg_16189 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_1_reg_16298 <= l2_stripes_3_5_q1;
        l2_stripes_3_5_load_reg_16196 <= l2_stripes_3_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        l2_write_col_offset <= select_ln128_fu_7496_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln216_1_fu_8444_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        l2_write_row_offset <= select_ln216_2_fu_8449_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        l2_write_row_offset_2_reg_15500 <= l2_write_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln151_1_reg_15803 == 1'd0) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        mul_ln171_10_reg_17303 <= mul_ln171_10_fu_8666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln151_1_reg_15803 == 1'd0) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        mul_ln171_11_reg_16971 <= mul_ln171_11_fu_8307_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        mul_ln171_13_reg_17298 <= mul_ln171_13_fu_14191_p2;
        zext_ln171_75_reg_17293[7 : 0] <= zext_ln171_75_fu_8663_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        mul_ln171_14_reg_17314 <= mul_ln171_14_fu_14197_p2;
        select_ln153_10_reg_17340 <= select_ln153_10_fu_8761_p3;
        select_ln153_24_reg_17351 <= select_ln153_24_fu_8790_p3;
        select_ln153_25_reg_17361 <= select_ln153_25_fu_8808_p3;
        select_ln153_26_reg_17368 <= select_ln153_26_fu_8837_p3;
        select_ln153_7_reg_17319 <= select_ln153_7_fu_8703_p3;
        select_ln153_8_reg_17330 <= select_ln153_8_fu_8732_p3;
        zext_ln171_74_reg_17308[7 : 0] <= zext_ln171_74_fu_8671_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage28_11001) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        mul_ln171_17_reg_17622 <= mul_ln171_17_fu_14215_p2;
        select_ln153_12_reg_17627 <= select_ln153_12_fu_11890_p3;
        select_ln153_15_reg_17649 <= select_ln153_15_fu_11919_p3;
        select_ln153_17_reg_17665 <= select_ln153_17_fu_11975_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        mul_ln171_19_reg_17142 <= mul_ln171_19_fu_14168_p2;
        select_ln153_reg_17032 <= select_ln153_fu_8380_p3;
        zext_ln171_103_reg_17133[7 : 0] <= zext_ln171_103_fu_8396_p1[7 : 0];
        zext_ln171_12_reg_17044[7 : 0] <= zext_ln171_12_fu_8387_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (trunc_ln151_1_reg_15803 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        mul_ln171_1_reg_17154 <= mul_ln171_1_fu_8471_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (trunc_ln151_1_reg_15803 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001))) begin
        mul_ln171_20_reg_17440 <= mul_ln171_20_fu_10537_p2;
        sub_ln171_56_reg_17409[11 : 1] <= sub_ln171_56_fu_10102_p2[11 : 1];
        sub_ln171_5_reg_17379 <= sub_ln171_5_fu_8959_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        mul_ln171_27_reg_16991 <= mul_ln171_27_fu_14162_p2;
        select_ln153_5_reg_16952 <= select_ln153_5_fu_8296_p3;
        select_ln153_9_reg_16976 <= select_ln153_9_fu_8335_p3;
        zext_ln171_128_reg_16985[7 : 0] <= zext_ln171_128_fu_8342_p1[7 : 0];
        zext_ln171_59_reg_16962[7 : 0] <= zext_ln171_59_fu_8303_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage28_11001) & (trunc_ln151_1_reg_15803 == 1'd0) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        mul_ln171_29_reg_17655 <= mul_ln171_29_fu_11930_p2;
        sub_ln171_112_reg_17660 <= sub_ln171_112_fu_11958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (trunc_ln151_1_reg_15803 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        mul_ln171_2_reg_17229 <= mul_ln171_2_fu_8516_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln151_1_reg_15803 == 1'd0) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln171_32_reg_17776 <= mul_ln171_32_fu_13059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln151_1_reg_15803 == 1'd0) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        mul_ln171_3_reg_17050 <= mul_ln171_3_fu_8390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (trunc_ln151_1_reg_15803 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        mul_ln171_4_reg_16775 <= mul_ln171_4_fu_8199_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        mul_ln171_6_reg_17240 <= mul_ln171_6_fu_14180_p2;
        select_ln153_4_reg_17245 <= select_ln153_4_fu_8547_p3;
        zext_ln171_25_reg_17234[7 : 0] <= zext_ln171_25_fu_8522_p1[7 : 0];
        zext_ln171_8_reg_17222[7 : 0] <= zext_ln171_8_fu_8513_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        mul_ln171_7_reg_16786 <= mul_ln171_7_fu_14156_p2;
        select_ln153_11_reg_16881 <= select_ln153_11_fu_8243_p3;
        select_ln153_1_reg_16759 <= select_ln153_1_fu_8188_p3;
        zext_ln171_19_reg_16769[7 : 0] <= zext_ln171_19_fu_8195_p1[7 : 0];
        zext_ln171_34_reg_16780[7 : 0] <= zext_ln171_34_fu_8212_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (trunc_ln151_1_reg_15803 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        mul_ln171_8_reg_17288 <= mul_ln171_8_fu_8651_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        mul_ln171_reg_17164 <= mul_ln171_fu_14174_p2;
        select_ln153_2_reg_17169 <= select_ln153_2_fu_8506_p3;
        select_ln171_4_reg_17159[2 : 0] <= select_ln171_4_fu_8477_p3[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln67_reg_14292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_3550 <= l1_stripes_2_0_q0;
        reg_3554 <= l1_stripes_2_1_q0;
        reg_3558 <= l1_stripes_2_2_q0;
        reg_3562 <= l1_stripes_2_3_q0;
        reg_3566 <= l1_stripes_2_4_q0;
        reg_3570 <= l1_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage28_11001) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln151_reg_15985) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_3574 <= grp_fu_3514_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage28_11001) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_3578 <= grp_fu_3543_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage28_11001) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln153_14_reg_17639 <= grp_fu_3485_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        select_ln153_3_reg_16580 <= select_ln153_3_fu_7985_p3;
        select_ln161_1_reg_16706 <= select_ln161_1_fu_8029_p3;
        select_ln161_2_reg_16722 <= select_ln161_2_fu_8076_p3;
        select_ln161_reg_16398 <= select_ln161_fu_7947_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        select_ln42_12_reg_14618 <= select_ln42_12_fu_4571_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        select_ln81_1_reg_14950 <= select_ln81_1_fu_4745_p3;
        select_ln81_2_reg_14963 <= select_ln81_2_fu_4792_p3;
        select_ln81_reg_14636 <= select_ln81_fu_4655_p3;
        tmp_5_reg_14852 <= tmp_5_fu_4663_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        zext_ln171_35_reg_16335[16 : 0] <= zext_ln171_35_fu_7878_p1[16 : 0];
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln186_reg_16106 == 1'd0) & (1'd1 == and_ln151_reg_15985))) begin
        ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3172_p4 = trunc_ln151_1_reg_15803;
    end else begin
        ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3172_p4 = ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3168;
    end
end

always @ (*) begin
    if (((icmp_ln186_reg_16106 == 1'd0) & (1'd1 == and_ln151_reg_15985))) begin
        ap_phi_mux_l2_maxes_0_new_1_phi_fu_3183_p4 = select_ln177_8_fu_3912_p3;
    end else begin
        ap_phi_mux_l2_maxes_0_new_1_phi_fu_3183_p4 = ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3179;
    end
end

always @ (*) begin
    if (((icmp_ln186_reg_16106 == 1'd0) & (1'd1 == and_ln151_reg_15985))) begin
        ap_phi_mux_l2_maxes_1_new_1_phi_fu_3194_p4 = select_ln177_9_fu_3920_p3;
    end else begin
        ap_phi_mux_l2_maxes_1_new_1_phi_fu_3194_p4 = ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3190;
    end
end

always @ (*) begin
    if (((icmp_ln186_reg_16106 == 1'd0) & (1'd1 == and_ln151_reg_15985))) begin
        ap_phi_mux_l2_maxes_2_new_1_phi_fu_3205_p4 = select_ln177_10_fu_3928_p3;
    end else begin
        ap_phi_mux_l2_maxes_2_new_1_phi_fu_3205_p4 = ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3201;
    end
end

always @ (*) begin
    if (((icmp_ln186_reg_16106 == 1'd0) & (1'd1 == and_ln151_reg_15985))) begin
        ap_phi_mux_l2_maxes_3_new_1_phi_fu_3216_p4 = select_ln177_11_fu_3936_p3;
    end else begin
        ap_phi_mux_l2_maxes_3_new_1_phi_fu_3216_p4 = ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3212;
    end
end

always @ (*) begin
    if (((icmp_ln186_reg_16106 == 1'd0) & (1'd1 == and_ln151_reg_15985))) begin
        ap_phi_mux_l2_maxes_4_new_1_phi_fu_3227_p4 = select_ln177_12_fu_3944_p3;
    end else begin
        ap_phi_mux_l2_maxes_4_new_1_phi_fu_3227_p4 = ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3223;
    end
end

always @ (*) begin
    if (((icmp_ln186_reg_16106 == 1'd0) & (1'd1 == and_ln151_reg_15985))) begin
        ap_phi_mux_l2_maxes_5_new_1_phi_fu_3238_p4 = select_ln177_13_fu_3952_p3;
    end else begin
        ap_phi_mux_l2_maxes_5_new_1_phi_fu_3238_p4 = ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3234;
    end
end

always @ (*) begin
    if (((icmp_ln186_reg_16106 == 1'd0) & (1'd1 == and_ln151_reg_15985))) begin
        ap_phi_mux_l2_maxes_6_new_1_phi_fu_3249_p4 = select_ln177_14_fu_3960_p3;
    end else begin
        ap_phi_mux_l2_maxes_6_new_1_phi_fu_3249_p4 = ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3245;
    end
end

always @ (*) begin
    if (((icmp_ln186_reg_16106 == 1'd0) & (1'd1 == and_ln151_reg_15985))) begin
        ap_phi_mux_l2_maxes_7_new_1_phi_fu_3260_p4 = select_ln177_15_fu_3968_p3;
    end else begin
        ap_phi_mux_l2_maxes_7_new_1_phi_fu_3260_p4 = ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3256;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln151_reg_15985)) begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3271_p4 = ap_phi_mux_l2_read_row_offset_f_phi_fu_3151_p4;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3271_p4 = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln186_reg_16106 == 1'd0) & (1'd1 == and_ln151_reg_15985))) begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3151_p4 = 1'd0;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3151_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3148;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln151_reg_15985)) begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3283_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3158;
    end else begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3283_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3279;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_start_pp0 = 1'b1;
    end else begin
        ap_reset_start_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TDATA_blk_n = in_r_TVALID;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_0_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_0_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_0_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_0_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_0_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_0_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_0_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_0_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_0_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_0_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_0_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_0_ce0 = 1'b1;
    end else begin
        l1_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_0_0_ce1 = 1'b1;
    end else begin
        l1_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_0_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_0_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_0_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_0_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_0_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_0_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_0_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14582 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14572 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14544 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14533 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4143_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4253_p1 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14604 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3774_p1 == 3'd0) & (trunc_ln40_fu_3770_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_0_we1 = 1'b1;
    end else begin
        l1_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_1_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_1_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_1_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_1_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_1_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_1_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_1_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_1_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_1_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_1_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_0_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_1_ce0 = 1'b1;
    end else begin
        l1_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_0_1_ce1 = 1'b1;
    end else begin
        l1_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_1_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_1_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_1_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_1_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_1_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_1_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_0_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14582 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14572 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14544 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14533 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4143_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4253_p1 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14604 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3774_p1 == 3'd1) & (trunc_ln40_fu_3770_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_1_we1 = 1'b1;
    end else begin
        l1_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_2_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_2_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_2_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_2_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_2_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_2_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_2_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_2_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_2_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_2_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_0_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_2_ce0 = 1'b1;
    end else begin
        l1_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_0_2_ce1 = 1'b1;
    end else begin
        l1_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_2_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_2_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_2_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_2_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_2_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_2_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_0_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14582 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14572 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14544 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14533 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4143_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4253_p1 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14604 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3774_p1 == 3'd2) & (trunc_ln40_fu_3770_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_2_we1 = 1'b1;
    end else begin
        l1_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_3_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_3_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_3_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_3_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_3_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_3_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_3_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_3_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_3_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_3_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_0_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_3_ce0 = 1'b1;
    end else begin
        l1_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_0_3_ce1 = 1'b1;
    end else begin
        l1_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_3_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_3_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_3_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_3_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_3_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_3_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_0_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14582 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14572 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14544 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14533 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4143_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4253_p1 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14604 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3774_p1 == 3'd3) & (trunc_ln40_fu_3770_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_3_we1 = 1'b1;
    end else begin
        l1_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_4_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_4_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_4_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_4_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_4_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_4_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_4_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_4_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_4_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_4_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_0_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_4_ce0 = 1'b1;
    end else begin
        l1_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_0_4_ce1 = 1'b1;
    end else begin
        l1_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_4_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_4_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_4_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_4_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_4_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_4_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_0_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14582 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14572 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14544 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14533 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4143_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4253_p1 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14604 == 2'd0) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3774_p1 == 3'd4) & (trunc_ln40_fu_3770_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_4_we1 = 1'b1;
    end else begin
        l1_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_5_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_5_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_5_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_5_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_5_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_5_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_5_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_5_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_5_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_5_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_0_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_5_ce0 = 1'b1;
    end else begin
        l1_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_0_5_ce1 = 1'b1;
    end else begin
        l1_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_5_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_5_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_5_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_5_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_5_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_5_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_0_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14582 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14572 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14544 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14533 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (trunc_ln40_2_fu_4143_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (trunc_ln40_3_fu_4253_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (trunc_ln40_8_reg_14604 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_1_fu_3774_p1 == 3'd0) & ~(trunc_ln40_1_fu_3774_p1 == 3'd1) & ~(trunc_ln40_1_fu_3774_p1 == 3'd2) & ~(trunc_ln40_1_fu_3774_p1 == 3'd3) & ~(trunc_ln40_1_fu_3774_p1 == 3'd4) & (trunc_ln40_fu_3770_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_5_we1 = 1'b1;
    end else begin
        l1_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_0_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_0_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_0_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_0_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_0_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_0_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_0_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_0_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_0_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_0_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_1_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_0_ce0 = 1'b1;
    end else begin
        l1_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_1_0_ce1 = 1'b1;
    end else begin
        l1_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_0_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_0_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_0_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_0_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_0_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_0_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_1_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14582 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14572 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14544 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14533 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4143_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4253_p1 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14604 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3774_p1 == 3'd0) & (trunc_ln40_fu_3770_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_0_we1 = 1'b1;
    end else begin
        l1_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_1_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_1_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_1_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_1_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_1_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_1_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_1_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_1_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_1_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_1_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_1_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_1_ce0 = 1'b1;
    end else begin
        l1_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_1_1_ce1 = 1'b1;
    end else begin
        l1_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_1_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_1_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_1_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_1_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_1_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_1_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_1_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14582 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14572 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14544 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14533 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4143_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4253_p1 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14604 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3774_p1 == 3'd1) & (trunc_ln40_fu_3770_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_1_we1 = 1'b1;
    end else begin
        l1_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_2_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_2_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_2_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_2_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_2_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_2_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_2_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_2_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_2_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_2_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_1_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_2_ce0 = 1'b1;
    end else begin
        l1_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_1_2_ce1 = 1'b1;
    end else begin
        l1_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_2_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_2_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_2_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_2_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_2_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_2_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_1_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14582 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14572 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14544 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14533 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4143_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4253_p1 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14604 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3774_p1 == 3'd2) & (trunc_ln40_fu_3770_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_2_we1 = 1'b1;
    end else begin
        l1_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_3_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_3_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_3_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_3_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_3_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_3_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_3_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_3_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_3_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_3_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_1_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_3_ce0 = 1'b1;
    end else begin
        l1_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_1_3_ce1 = 1'b1;
    end else begin
        l1_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_3_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_3_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_3_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_3_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_3_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_3_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_1_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14582 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14572 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14544 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14533 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4143_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4253_p1 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14604 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3774_p1 == 3'd3) & (trunc_ln40_fu_3770_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_3_we1 = 1'b1;
    end else begin
        l1_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_4_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_4_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_4_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_4_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_4_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_4_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_4_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_4_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_4_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_4_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_1_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_4_ce0 = 1'b1;
    end else begin
        l1_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_1_4_ce1 = 1'b1;
    end else begin
        l1_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_4_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_4_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_4_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_4_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_4_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_4_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_1_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14582 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14572 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14544 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14533 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4143_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4253_p1 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14604 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3774_p1 == 3'd4) & (trunc_ln40_fu_3770_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_4_we1 = 1'b1;
    end else begin
        l1_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_5_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_5_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_5_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_5_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_5_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_5_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_5_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_5_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_5_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_5_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_1_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_5_ce0 = 1'b1;
    end else begin
        l1_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_1_5_ce1 = 1'b1;
    end else begin
        l1_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_5_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_5_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_5_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_5_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_5_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_5_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_1_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14582 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14572 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14544 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14533 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (trunc_ln40_2_fu_4143_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (trunc_ln40_3_fu_4253_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (trunc_ln40_8_reg_14604 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_1_fu_3774_p1 == 3'd0) & ~(trunc_ln40_1_fu_3774_p1 == 3'd1) & ~(trunc_ln40_1_fu_3774_p1 == 3'd2) & ~(trunc_ln40_1_fu_3774_p1 == 3'd3) & ~(trunc_ln40_1_fu_3774_p1 == 3'd4) & (trunc_ln40_fu_3770_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_5_we1 = 1'b1;
    end else begin
        l1_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_0_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_0_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_0_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_0_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_0_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_0_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_0_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_0_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_0_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_0_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_2_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_0_ce0 = 1'b1;
    end else begin
        l1_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_2_0_ce1 = 1'b1;
    end else begin
        l1_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_0_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_0_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_0_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_0_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_0_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_0_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_2_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_7_reg_14582 == 2'd0) & ~(trunc_ln40_7_reg_14582 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_6_reg_14572 == 2'd0) & ~(trunc_ln40_6_reg_14572 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_5_reg_14544 == 2'd0) & ~(trunc_ln40_5_reg_14544 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_4_reg_14533 == 2'd0) & ~(trunc_ln40_4_reg_14533 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_2_fu_4143_p1 == 2'd0) & ~(trunc_ln40_2_fu_4143_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_3_fu_4253_p1 == 2'd0) & ~(trunc_ln40_3_fu_4253_p1 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_8_reg_14604 == 2'd0) & ~(trunc_ln40_8_reg_14604 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_fu_3770_p1 == 2'd0) & ~(trunc_ln40_fu_3770_p1 == 2'd1) & (trunc_ln40_1_fu_3774_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_0_we1 = 1'b1;
    end else begin
        l1_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_1_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_1_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_1_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_1_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_1_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_1_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_1_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_1_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_1_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_1_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_2_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_1_ce0 = 1'b1;
    end else begin
        l1_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_2_1_ce1 = 1'b1;
    end else begin
        l1_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_1_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_1_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_1_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_1_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_1_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_1_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_2_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_7_reg_14582 == 2'd0) & ~(trunc_ln40_7_reg_14582 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_6_reg_14572 == 2'd0) & ~(trunc_ln40_6_reg_14572 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_5_reg_14544 == 2'd0) & ~(trunc_ln40_5_reg_14544 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_4_reg_14533 == 2'd0) & ~(trunc_ln40_4_reg_14533 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_2_fu_4143_p1 == 2'd0) & ~(trunc_ln40_2_fu_4143_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_3_fu_4253_p1 == 2'd0) & ~(trunc_ln40_3_fu_4253_p1 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_8_reg_14604 == 2'd0) & ~(trunc_ln40_8_reg_14604 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_fu_3770_p1 == 2'd0) & ~(trunc_ln40_fu_3770_p1 == 2'd1) & (trunc_ln40_1_fu_3774_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_1_we1 = 1'b1;
    end else begin
        l1_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_2_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_2_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_2_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_2_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_2_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_2_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_2_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_2_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_2_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_2_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_2_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_2_ce0 = 1'b1;
    end else begin
        l1_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_2_2_ce1 = 1'b1;
    end else begin
        l1_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_2_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_2_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_2_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_2_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_2_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_2_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_2_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_7_reg_14582 == 2'd0) & ~(trunc_ln40_7_reg_14582 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_6_reg_14572 == 2'd0) & ~(trunc_ln40_6_reg_14572 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_5_reg_14544 == 2'd0) & ~(trunc_ln40_5_reg_14544 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_4_reg_14533 == 2'd0) & ~(trunc_ln40_4_reg_14533 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_2_fu_4143_p1 == 2'd0) & ~(trunc_ln40_2_fu_4143_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_3_fu_4253_p1 == 2'd0) & ~(trunc_ln40_3_fu_4253_p1 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_8_reg_14604 == 2'd0) & ~(trunc_ln40_8_reg_14604 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_fu_3770_p1 == 2'd0) & ~(trunc_ln40_fu_3770_p1 == 2'd1) & (trunc_ln40_1_fu_3774_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_2_we1 = 1'b1;
    end else begin
        l1_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_3_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_3_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_3_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_3_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_3_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_3_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_3_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_3_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_3_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_3_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_2_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_3_ce0 = 1'b1;
    end else begin
        l1_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_2_3_ce1 = 1'b1;
    end else begin
        l1_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_3_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_3_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_3_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_3_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_3_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_3_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_2_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_7_reg_14582 == 2'd0) & ~(trunc_ln40_7_reg_14582 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_6_reg_14572 == 2'd0) & ~(trunc_ln40_6_reg_14572 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_5_reg_14544 == 2'd0) & ~(trunc_ln40_5_reg_14544 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_4_reg_14533 == 2'd0) & ~(trunc_ln40_4_reg_14533 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_2_fu_4143_p1 == 2'd0) & ~(trunc_ln40_2_fu_4143_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_3_fu_4253_p1 == 2'd0) & ~(trunc_ln40_3_fu_4253_p1 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_8_reg_14604 == 2'd0) & ~(trunc_ln40_8_reg_14604 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_fu_3770_p1 == 2'd0) & ~(trunc_ln40_fu_3770_p1 == 2'd1) & (trunc_ln40_1_fu_3774_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_3_we1 = 1'b1;
    end else begin
        l1_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_4_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_4_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_4_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_4_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_4_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_4_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_4_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_4_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_4_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_4_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_2_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_4_ce0 = 1'b1;
    end else begin
        l1_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_2_4_ce1 = 1'b1;
    end else begin
        l1_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_4_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_4_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_4_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_4_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_4_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_4_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_2_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_7_reg_14582 == 2'd0) & ~(trunc_ln40_7_reg_14582 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_6_reg_14572 == 2'd0) & ~(trunc_ln40_6_reg_14572 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_5_reg_14544 == 2'd0) & ~(trunc_ln40_5_reg_14544 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_4_reg_14533 == 2'd0) & ~(trunc_ln40_4_reg_14533 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_2_fu_4143_p1 == 2'd0) & ~(trunc_ln40_2_fu_4143_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_3_fu_4253_p1 == 2'd0) & ~(trunc_ln40_3_fu_4253_p1 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_8_reg_14604 == 2'd0) & ~(trunc_ln40_8_reg_14604 == 2'd1) & (trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_fu_3770_p1 == 2'd0) & ~(trunc_ln40_fu_3770_p1 == 2'd1) & (trunc_ln40_1_fu_3774_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_4_we1 = 1'b1;
    end else begin
        l1_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_5_address0 = zext_ln93_fu_7523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_5_address0 = zext_ln93_8_fu_4686_p1;
        end else begin
            l1_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_5_address1 = zext_ln93_4_fu_7551_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_5_address1 = zext_ln40_7_fu_4590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_5_address1 = zext_ln40_6_fu_4545_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_5_address1 = zext_ln40_5_fu_4450_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_5_address1 = zext_ln40_4_fu_4378_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_5_address1 = zext_ln40_3_fu_4295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_5_address1 = zext_ln40_2_fu_4231_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_5_address1 = zext_ln40_1_fu_4121_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_address1 = zext_ln40_fu_3744_p1;
        end else begin
            l1_stripes_2_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_5_ce0 = 1'b1;
    end else begin
        l1_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        l1_stripes_2_5_ce1 = 1'b1;
    end else begin
        l1_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_5_d1 = p_Result_7_reg_14485;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_5_d1 = p_Result_6_reg_14463;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_5_d1 = p_Result_5_reg_14441;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_5_d1 = p_Result_4_reg_14419;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_5_d1 = p_Result_3_reg_14397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_5_d1 = p_Result_s_reg_14375;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_14327[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_d1 = trunc_ln681_fu_3722_p1;
        end else begin
            l1_stripes_2_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_7_reg_14582 == 2'd0) & ~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_7_reg_14582 == 2'd1) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_6_reg_14572 == 2'd0) & ~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_6_reg_14572 == 2'd1) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_5_reg_14544 == 2'd0) & ~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_5_reg_14544 == 2'd1) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_4_reg_14533 == 2'd0) & ~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_4_reg_14533 == 2'd1) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_2_fu_4143_p1 == 2'd0) & ~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_2_fu_4143_p1 == 2'd1) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_3_fu_4253_p1 == 2'd0) & ~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_3_fu_4253_p1 == 2'd1) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_8_reg_14604 == 2'd0) & ~(trunc_ln40_1_reg_14347 == 3'd0) & ~(trunc_ln40_1_reg_14347 == 3'd1) & ~(trunc_ln40_1_reg_14347 == 3'd2) & ~(trunc_ln40_1_reg_14347 == 3'd3) & ~(trunc_ln40_8_reg_14604 == 2'd1) & ~(trunc_ln40_1_reg_14347 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_fu_3770_p1 == 2'd0) & ~(trunc_ln40_1_fu_3774_p1 == 3'd0) & ~(trunc_ln40_1_fu_3774_p1 == 3'd1) & ~(trunc_ln40_1_fu_3774_p1 == 3'd2) & ~(trunc_ln40_1_fu_3774_p1 == 3'd3) & ~(trunc_ln40_1_fu_3774_p1 == 3'd4) & ~(trunc_ln40_fu_3770_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14280 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_5_we1 = 1'b1;
    end else begin
        l1_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_0_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_0_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_0_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_0_0_address1 = zext_ln123_reg_15530;
        end else begin
            l2_stripes_0_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_0_ce0 = 1'b1;
    end else begin
        l2_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_0_0_ce1 = 1'b1;
    end else begin
        l2_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln123_reg_15552 == 3'd0))) begin
        l2_stripes_0_0_we1 = 1'b1;
    end else begin
        l2_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_1_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_1_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_1_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_0_1_address1 = zext_ln123_reg_15530;
        end else begin
            l2_stripes_0_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_1_ce0 = 1'b1;
    end else begin
        l2_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_0_1_ce1 = 1'b1;
    end else begin
        l2_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln123_reg_15552 == 3'd1))) begin
        l2_stripes_0_1_we1 = 1'b1;
    end else begin
        l2_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_2_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_2_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_2_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_0_2_address1 = zext_ln123_reg_15530;
        end else begin
            l2_stripes_0_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_2_ce0 = 1'b1;
    end else begin
        l2_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_0_2_ce1 = 1'b1;
    end else begin
        l2_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln123_reg_15552 == 3'd2))) begin
        l2_stripes_0_2_we1 = 1'b1;
    end else begin
        l2_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_3_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_3_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_3_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_0_3_address1 = zext_ln123_reg_15530;
        end else begin
            l2_stripes_0_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_3_ce0 = 1'b1;
    end else begin
        l2_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_0_3_ce1 = 1'b1;
    end else begin
        l2_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln123_reg_15552 == 3'd3))) begin
        l2_stripes_0_3_we1 = 1'b1;
    end else begin
        l2_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_4_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_4_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_4_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_0_4_address1 = zext_ln123_reg_15530;
        end else begin
            l2_stripes_0_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_4_ce0 = 1'b1;
    end else begin
        l2_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_0_4_ce1 = 1'b1;
    end else begin
        l2_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln123_reg_15552 == 3'd4))) begin
        l2_stripes_0_4_we1 = 1'b1;
    end else begin
        l2_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_5_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_5_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_5_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_0_5_address1 = zext_ln123_reg_15530;
        end else begin
            l2_stripes_0_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_5_ce0 = 1'b1;
    end else begin
        l2_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_0_5_ce1 = 1'b1;
    end else begin
        l2_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln123_reg_15552 == 3'd0) & ~(trunc_ln123_reg_15552 == 3'd1) & ~(trunc_ln123_reg_15552 == 3'd2) & ~(trunc_ln123_reg_15552 == 3'd3) & ~(trunc_ln123_reg_15552 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_stripes_0_5_we1 = 1'b1;
    end else begin
        l2_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_0_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_0_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_0_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_1_0_address1 = zext_ln123_reg_15530;
        end else begin
            l2_stripes_1_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_1_0_ce0 = 1'b1;
    end else begin
        l2_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_1_0_ce1 = 1'b1;
    end else begin
        l2_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln123_reg_15552 == 3'd0))) begin
        l2_stripes_1_0_we1 = 1'b1;
    end else begin
        l2_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_1_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_1_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_1_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_1_1_address1 = zext_ln123_reg_15530;
        end else begin
            l2_stripes_1_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_1_1_ce0 = 1'b1;
    end else begin
        l2_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_1_1_ce1 = 1'b1;
    end else begin
        l2_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln123_reg_15552 == 3'd1))) begin
        l2_stripes_1_1_we1 = 1'b1;
    end else begin
        l2_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_2_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_2_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_2_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_1_2_address1 = zext_ln123_reg_15530;
        end else begin
            l2_stripes_1_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_1_2_ce0 = 1'b1;
    end else begin
        l2_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_1_2_ce1 = 1'b1;
    end else begin
        l2_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln123_reg_15552 == 3'd2))) begin
        l2_stripes_1_2_we1 = 1'b1;
    end else begin
        l2_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_3_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_3_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_3_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_1_3_address1 = zext_ln123_reg_15530;
        end else begin
            l2_stripes_1_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_1_3_ce0 = 1'b1;
    end else begin
        l2_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_1_3_ce1 = 1'b1;
    end else begin
        l2_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln123_reg_15552 == 3'd3))) begin
        l2_stripes_1_3_we1 = 1'b1;
    end else begin
        l2_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_4_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_4_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_4_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_1_4_address1 = zext_ln123_reg_15530;
        end else begin
            l2_stripes_1_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_1_4_ce0 = 1'b1;
    end else begin
        l2_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_1_4_ce1 = 1'b1;
    end else begin
        l2_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln123_reg_15552 == 3'd4))) begin
        l2_stripes_1_4_we1 = 1'b1;
    end else begin
        l2_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_5_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_5_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_1_5_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_1_5_address1 = zext_ln123_reg_15530;
        end else begin
            l2_stripes_1_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_1_5_ce0 = 1'b1;
    end else begin
        l2_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_1_5_ce1 = 1'b1;
    end else begin
        l2_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln123_reg_15552 == 3'd0) & ~(trunc_ln123_reg_15552 == 3'd1) & ~(trunc_ln123_reg_15552 == 3'd2) & ~(trunc_ln123_reg_15552 == 3'd3) & ~(trunc_ln123_reg_15552 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_stripes_1_5_we1 = 1'b1;
    end else begin
        l2_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_2_0_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_0_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_0_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_0_address1 = l2_stripes_2_0_addr_reg_15773;
        end else begin
            l2_stripes_2_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_2_0_ce0 = 1'b1;
    end else begin
        l2_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_2_0_ce1 = 1'b1;
    end else begin
        l2_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln123_reg_15552 == 3'd0))) begin
        l2_stripes_2_0_we1 = 1'b1;
    end else begin
        l2_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_2_1_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_1_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_1_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_1_address1 = l2_stripes_2_1_addr_reg_15778;
        end else begin
            l2_stripes_2_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_2_1_ce0 = 1'b1;
    end else begin
        l2_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_2_1_ce1 = 1'b1;
    end else begin
        l2_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln123_reg_15552 == 3'd1))) begin
        l2_stripes_2_1_we1 = 1'b1;
    end else begin
        l2_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_2_2_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_2_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_2_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_2_address1 = l2_stripes_2_2_addr_reg_15783;
        end else begin
            l2_stripes_2_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_2_2_ce0 = 1'b1;
    end else begin
        l2_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_2_2_ce1 = 1'b1;
    end else begin
        l2_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln123_reg_15552 == 3'd2))) begin
        l2_stripes_2_2_we1 = 1'b1;
    end else begin
        l2_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_2_3_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_3_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_3_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_3_address1 = l2_stripes_2_3_addr_reg_15788;
        end else begin
            l2_stripes_2_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_2_3_ce0 = 1'b1;
    end else begin
        l2_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_2_3_ce1 = 1'b1;
    end else begin
        l2_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln123_reg_15552 == 3'd3))) begin
        l2_stripes_2_3_we1 = 1'b1;
    end else begin
        l2_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_2_4_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_4_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_4_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_4_address1 = l2_stripes_2_4_addr_reg_15793;
        end else begin
            l2_stripes_2_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_2_4_ce0 = 1'b1;
    end else begin
        l2_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_2_4_ce1 = 1'b1;
    end else begin
        l2_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln123_reg_15552 == 3'd4))) begin
        l2_stripes_2_4_we1 = 1'b1;
    end else begin
        l2_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_2_5_address0 = zext_ln171_35_reg_16335;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_5_address0 = zext_ln171_reg_16002;
        end else begin
            l2_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_2_5_address1 = zext_ln171_18_reg_16054;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_2_5_address1 = l2_stripes_2_5_addr_reg_15798;
        end else begin
            l2_stripes_2_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_2_5_ce0 = 1'b1;
    end else begin
        l2_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_2_5_ce1 = 1'b1;
    end else begin
        l2_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln123_reg_15552 == 3'd0) & ~(trunc_ln123_reg_15552 == 3'd1) & ~(trunc_ln123_reg_15552 == 3'd2) & ~(trunc_ln123_reg_15552 == 3'd3) & ~(trunc_ln123_reg_15552 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        l2_stripes_2_5_we1 = 1'b1;
    end else begin
        l2_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_0_address0 = zext_ln171_35_fu_7878_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_0_address0 = zext_ln171_fu_7752_p1;
        end else begin
            l2_stripes_3_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_0_address1 = zext_ln171_18_fu_7768_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            l2_stripes_3_0_address1 = zext_ln123_fu_7454_p1;
        end else begin
            l2_stripes_3_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_3_0_ce0 = 1'b1;
    end else begin
        l2_stripes_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)))) begin
        l2_stripes_3_0_ce1 = 1'b1;
    end else begin
        l2_stripes_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (trunc_ln123_fu_7464_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        l2_stripes_3_0_we1 = 1'b1;
    end else begin
        l2_stripes_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_1_address0 = zext_ln171_35_fu_7878_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_1_address0 = zext_ln171_fu_7752_p1;
        end else begin
            l2_stripes_3_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_1_address1 = zext_ln171_18_fu_7768_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            l2_stripes_3_1_address1 = zext_ln123_fu_7454_p1;
        end else begin
            l2_stripes_3_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_3_1_ce0 = 1'b1;
    end else begin
        l2_stripes_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)))) begin
        l2_stripes_3_1_ce1 = 1'b1;
    end else begin
        l2_stripes_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (trunc_ln123_fu_7464_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        l2_stripes_3_1_we1 = 1'b1;
    end else begin
        l2_stripes_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_2_address0 = zext_ln171_35_fu_7878_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_2_address0 = zext_ln171_fu_7752_p1;
        end else begin
            l2_stripes_3_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_2_address1 = zext_ln171_18_fu_7768_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            l2_stripes_3_2_address1 = zext_ln123_fu_7454_p1;
        end else begin
            l2_stripes_3_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_3_2_ce0 = 1'b1;
    end else begin
        l2_stripes_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)))) begin
        l2_stripes_3_2_ce1 = 1'b1;
    end else begin
        l2_stripes_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (trunc_ln123_fu_7464_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        l2_stripes_3_2_we1 = 1'b1;
    end else begin
        l2_stripes_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_3_address0 = zext_ln171_35_fu_7878_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_3_address0 = zext_ln171_fu_7752_p1;
        end else begin
            l2_stripes_3_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_3_address1 = zext_ln171_18_fu_7768_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            l2_stripes_3_3_address1 = zext_ln123_fu_7454_p1;
        end else begin
            l2_stripes_3_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_3_3_ce0 = 1'b1;
    end else begin
        l2_stripes_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)))) begin
        l2_stripes_3_3_ce1 = 1'b1;
    end else begin
        l2_stripes_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (trunc_ln123_fu_7464_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        l2_stripes_3_3_we1 = 1'b1;
    end else begin
        l2_stripes_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_4_address0 = zext_ln171_35_fu_7878_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_4_address0 = zext_ln171_fu_7752_p1;
        end else begin
            l2_stripes_3_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_4_address1 = zext_ln171_18_fu_7768_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            l2_stripes_3_4_address1 = zext_ln123_fu_7454_p1;
        end else begin
            l2_stripes_3_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_3_4_ce0 = 1'b1;
    end else begin
        l2_stripes_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)))) begin
        l2_stripes_3_4_ce1 = 1'b1;
    end else begin
        l2_stripes_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (trunc_ln123_fu_7464_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        l2_stripes_3_4_we1 = 1'b1;
    end else begin
        l2_stripes_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_3_5_address0 = zext_ln171_35_fu_7878_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_5_address0 = zext_ln171_fu_7752_p1;
        end else begin
            l2_stripes_3_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_3_5_address1 = zext_ln171_18_fu_7768_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            l2_stripes_3_5_address1 = zext_ln123_fu_7454_p1;
        end else begin
            l2_stripes_3_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_3_5_ce0 = 1'b1;
    end else begin
        l2_stripes_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)))) begin
        l2_stripes_3_5_ce1 = 1'b1;
    end else begin
        l2_stripes_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln123_fu_7464_p1 == 3'd0) & ~(trunc_ln123_fu_7464_p1 == 3'd1) & ~(trunc_ln123_fu_7464_p1 == 3'd2) & ~(trunc_ln123_fu_7464_p1 == 3'd3) & ~(trunc_ln123_fu_7464_p1 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (icmp_ln118_reg_14309 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        l2_stripes_3_5_we1 = 1'b1;
    end else begin
        l2_stripes_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (icmp_ln186_reg_16106 == 1'd1) & (1'd1 == and_ln151_reg_15985) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (ap_predicate_op266_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        out_r_TVALID = 1'b1;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((~((1'b0 == ap_block_pp0_stage9_subdone) & (ap_reset_start_pp0 == 1'b1)) & (1'b0 == ap_block_pp0_stage9_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else if ((((1'b0 == ap_block_pp0_stage9_subdone) & (ap_reset_start_pp0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln106_10_fu_7372_p2 = ($signed(add_ln106_3_fu_7363_p2) + $signed(sext_ln106_2_fu_7369_p1));

assign add_ln106_11_fu_7382_p2 = ($signed(add_ln106_2_fu_7357_p2) + $signed(sext_ln106_3_fu_7378_p1));

assign add_ln106_12_fu_5231_p2 = ($signed(sext_ln93_34_fu_5182_p1) + $signed(grp_fu_14106_p3));

assign add_ln106_13_fu_6738_p2 = ($signed(sext_ln93_50_fu_6397_p1) + $signed(sext_ln93_27_fu_5903_p1));

assign add_ln106_14_fu_6744_p2 = ($signed(sext_ln106_4_fu_6735_p1) + $signed(add_ln106_13_fu_6738_p2));

assign add_ln106_15_fu_6750_p2 = ($signed(sub_ln93_76_fu_6725_p2) + $signed(sext_ln93_42_fu_6215_p1));

assign add_ln106_16_fu_6760_p2 = (zext_ln93_97_fu_6289_p1 + zext_ln93_63_fu_5907_p1);

assign add_ln106_17_fu_6770_p2 = ($signed(sext_ln93_57_fu_6615_p1) + $signed(zext_ln106_fu_6766_p1));

assign add_ln106_18_fu_6780_p2 = ($signed(sext_ln106_6_fu_6756_p1) + $signed(sext_ln106_7_fu_6776_p1));

assign add_ln106_19_fu_7226_p2 = ($signed(sext_ln106_5_fu_7220_p1) + $signed(sext_ln106_8_fu_7223_p1));

assign add_ln106_1_fu_7210_p2 = (sub_ln93_72_fu_6874_p2 + zext_ln93_113_fu_7055_p1);

assign add_ln106_20_fu_7397_p2 = (zext_ln93_135_fu_7347_p1 + sub_ln93_59_reg_15444);

assign add_ln106_21_fu_7232_p2 = (sub_ln93_66_fu_7154_p2 + zext_ln93_115_fu_7066_p1);

assign add_ln106_22_fu_7405_p2 = ($signed(add_ln106_20_fu_7397_p2) + $signed(sext_ln106_10_fu_7402_p1));

assign add_ln106_23_fu_7238_p2 = ($signed(sext_ln93_69_fu_7200_p1) + $signed(sext_ln93_44_fu_7005_p1));

assign add_ln106_24_fu_6786_p2 = (zext_ln93_132_fu_6705_p1 + zext_ln93_111_fu_6459_p1);

assign add_ln106_25_fu_7418_p2 = (add_ln106_23_reg_15479 + zext_ln106_1_fu_7415_p1);

assign add_ln106_26_fu_7244_p2 = ($signed(zext_ln93_119_fu_7087_p1) + $signed(sext_ln93_31_fu_6920_p1));

assign add_ln106_27_fu_6792_p2 = ($signed(sext_ln93_49_fu_6361_p1) + $signed(zext_ln93_87_fu_6168_p1));

assign add_ln106_28_fu_7253_p2 = ($signed(add_ln106_26_fu_7244_p2) + $signed(sext_ln106_12_fu_7250_p1));

assign add_ln106_29_fu_7602_p2 = (zext_ln93_100_fu_7599_p1 + sub_ln93_43_reg_15434);

assign add_ln106_2_fu_7357_p2 = ($signed(sext_ln106_fu_7351_p1) + $signed(sext_ln106_1_fu_7354_p1));

assign add_ln106_31_fu_7429_p2 = ($signed(zext_ln93_112_fu_7331_p1) + $signed(grp_fu_14132_p3));

assign add_ln106_32_fu_7610_p2 = ($signed(add_ln106_29_fu_7602_p2) + $signed(sext_ln106_14_fu_7607_p1));

assign add_ln106_33_fu_7894_p2 = ($signed(sext_ln106_13_fu_7888_p1) + $signed(sext_ln106_15_fu_7891_p1));

assign add_ln106_34_fu_6798_p2 = (sub_ln93_14_fu_5498_p2 + sub_ln93_23_fu_5692_p2);

assign add_ln106_35_fu_6804_p2 = (sub_ln93_56_fu_6432_p2 + zext_ln93_61_fu_5889_p1);

assign add_ln106_36_fu_6810_p2 = (zext_ln93_75_fu_6022_p1 + add_ln106_35_fu_6804_p2);

assign add_ln106_37_fu_7265_p2 = ($signed(sext_ln106_16_fu_7259_p1) + $signed(sext_ln106_17_fu_7262_p1));

assign add_ln106_39_fu_6816_p2 = (zext_ln93_117_fu_6530_p1 + zext_ln93_97_fu_6289_p1);

assign add_ln106_3_fu_7363_p2 = ($signed(sext_ln93_36_fu_7328_p1) + $signed(sext_ln93_12_fu_7325_p1));

assign add_ln106_41_fu_7857_p2 = ($signed(sext_ln106_19_fu_7848_p1) + $signed(zext_ln106_3_fu_7854_p1));

assign add_ln106_42_fu_7867_p2 = ($signed(sext_ln106_18_fu_7845_p1) + $signed(sext_ln106_20_fu_7863_p1));

assign add_ln106_43_fu_6822_p2 = (zext_ln93_106_fu_6351_p1 + sub_ln93_61_fu_6568_p2);

assign add_ln106_44_fu_7274_p2 = ($signed(sub_ln93_67_fu_7177_p2) + $signed(sext_ln106_22_fu_7271_p1));

assign add_ln106_45_fu_6828_p2 = ($signed(sext_ln93_5_fu_5337_p1) + $signed(sext_ln93_11_fu_5521_p1));

assign add_ln106_46_fu_7287_p2 = ($signed(sub_ln93_46_fu_6979_p2) + $signed(sext_ln106_24_fu_7284_p1));

assign add_ln106_47_fu_7293_p2 = ($signed(sext_ln106_23_fu_7280_p1) + $signed(add_ln106_46_fu_7287_p2));

assign add_ln106_48_fu_6834_p2 = ($signed(sext_ln93_63_fu_6679_p1) + $signed(sext_ln93_22_fu_5715_p1));

assign add_ln106_49_fu_6840_p2 = ($signed(sext_ln93_43_fu_6274_p1) + $signed(add_ln106_48_fu_6834_p2));

assign add_ln106_4_fu_7391_p2 = ($signed(add_ln106_11_fu_7382_p2) + $signed(sext_ln106_9_fu_7388_p1));

assign add_ln106_50_fu_6846_p2 = ($signed(sext_ln93_68_fu_6731_p1) + $signed(sext_ln93_53_fu_6444_p1));

assign add_ln106_51_fu_6852_p2 = (zext_ln93_73_fu_6019_p1 + zext_ln93_132_fu_6705_p1);

assign add_ln106_52_fu_6862_p2 = (add_ln106_50_fu_6846_p2 + zext_ln106_4_fu_6858_p1);

assign add_ln106_53_fu_7305_p2 = ($signed(sext_ln106_25_fu_7299_p1) + $signed(sext_ln106_26_fu_7302_p1));

assign add_ln106_5_fu_7423_p2 = ($signed(sext_ln106_11_fu_7411_p1) + $signed(add_ln106_25_fu_7418_p2));

assign add_ln106_6_fu_7903_p2 = ($signed(add_ln106_33_fu_7894_p2) + $signed(sext_ln106_21_fu_7900_p1));

assign add_ln106_7_fu_7315_p2 = ($signed(add_ln106_47_fu_7293_p2) + $signed(sext_ln106_27_fu_7311_p1));

assign add_ln106_9_fu_7216_p2 = ($signed(zext_ln93_114_reg_15313) + $signed(grp_fu_14124_p3));

assign add_ln106_fu_7204_p2 = ($signed(sext_ln93_65_fu_7139_p1) + $signed(sub_ln93_68_fu_7185_p2));

assign add_ln127_fu_7484_p2 = (l2_write_col_offset + 16'd1);

assign add_ln131_fu_8116_p2 = (l2_write_row_offset_2_reg_15500 + 8'd1);

assign add_ln138_fu_7573_p2 = (l1_read_col_offset + 16'd2);

assign add_ln142_fu_8141_p2 = (l1_read_row_offset_l_1_reg_14628 + 8'd2);

assign add_ln160_1_fu_7999_p2 = (select_ln160_fu_7992_p3 + l2_read_row_offset);

assign add_ln160_2_fu_8052_p2 = (l2_read_row_offset + zext_ln160_3_fu_8044_p1);

assign add_ln160_fu_7923_p2 = (l2_read_row_offset + zext_ln160_1_fu_7913_p1);

assign add_ln161_1_fu_8023_p2 = (3'd2 + add_ln163_1_fu_8017_p2);

assign add_ln161_2_fu_8070_p2 = (3'd2 + add_ln163_2_fu_8064_p2);

assign add_ln161_fu_7941_p2 = (3'd2 + add_ln163_fu_7935_p2);

assign add_ln163_1_fu_8017_p2 = (add_ln163_3_fu_8011_p2 + zext_ln160_2_fu_7920_p1);

assign add_ln163_2_fu_8064_p2 = (zext_ln160_4_fu_8048_p1 + trunc_ln160_fu_7916_p1);

assign add_ln163_3_fu_8011_p2 = (3'd1 + trunc_ln160_fu_7916_p1);

assign add_ln163_fu_7935_p2 = (zext_ln160_2_fu_7920_p1 + trunc_ln160_fu_7916_p1);

assign add_ln171_100_fu_11010_p2 = ($signed(sext_ln171_216_fu_11006_p1) + $signed(sext_ln171_80_fu_10383_p1));

assign add_ln171_101_fu_11016_p2 = ($signed(add_ln171_100_fu_11010_p2) + $signed(sext_ln171_215_fu_10996_p1));

assign add_ln171_102_fu_13329_p2 = ($signed(sext_ln171_217_fu_13326_p1) + $signed(sext_ln171_214_fu_13322_p1));

assign add_ln171_103_fu_13860_p2 = (add_ln171_102_reg_17819 + add_ln171_93_fu_13854_p2);

assign add_ln171_104_fu_13335_p2 = ($signed(sext_ln171_163_fu_13249_p1) + $signed(sext_ln171_171_fu_13293_p1));

assign add_ln171_105_fu_13009_p2 = ($signed(sext_ln171_141_fu_12476_p1) + $signed(sext_ln171_132_fu_12221_p1));

assign add_ln171_106_fu_13015_p2 = ($signed(add_ln171_105_fu_13009_p2) + $signed(sext_ln171_151_fu_12617_p1));

assign add_ln171_107_fu_13348_p2 = ($signed(sext_ln171_219_fu_13345_p1) + $signed(sext_ln171_218_fu_13341_p1));

assign add_ln171_108_fu_11805_p2 = ($signed(sext_ln171_103_fu_11557_p1) + $signed(sub_ln171_77_fu_11431_p2));

assign add_ln171_109_fu_11043_p2 = ($signed(sext_ln171_113_fu_10674_p1) + $signed(zext_ln171_212_fu_11039_p1));

assign add_ln171_10_fu_10420_p2 = ($signed(sext_ln171_18_fu_9198_p1) + $signed(sext_ln171_29_fu_9363_p1));

assign add_ln171_111_fu_14024_p2 = ($signed(sext_ln171_222_fu_14021_p1) + $signed(add_ln171_108_reg_17607));

assign add_ln171_112_fu_14029_p2 = ($signed(add_ln171_111_fu_14024_p2) + $signed(sext_ln171_220_fu_14015_p1));

assign add_ln171_113_fu_13865_p2 = (l2_kernel_sums_5 + zext_ln171_186_fu_13833_p1);

assign add_ln171_114_fu_13769_p2 = ($signed(sext_ln171_172_fu_13699_p1) + $signed(sext_ln171_153_fu_13555_p1));

assign add_ln171_115_fu_13874_p2 = ($signed(sext_ln171_224_fu_13871_p1) + $signed(add_ln171_113_fu_13865_p2));

assign add_ln171_116_fu_13021_p2 = ($signed(sext_ln171_144_fu_12517_p1) + $signed(sext_ln171_134_fu_12256_p1));

assign add_ln171_117_fu_13027_p2 = ($signed(sext_ln171_95_fu_11993_p1) + $signed(sext_ln171_122_fu_12059_p1));

assign add_ln171_118_fu_13376_p2 = ($signed(sext_ln171_226_fu_13373_p1) + $signed(sext_ln171_104_fu_13361_p1));

assign add_ln171_119_fu_13386_p2 = ($signed(sext_ln171_227_fu_13382_p1) + $signed(sext_ln171_225_fu_13370_p1));

assign add_ln171_11_fu_11304_p2 = ($signed(sext_ln171_83_fu_11301_p1) + $signed(add_ln171_9_reg_17414));

assign add_ln171_120_fu_13918_p2 = (add_ln171_119_reg_17844 + add_ln171_115_reg_17903);

assign add_ln171_122_fu_11076_p2 = ($signed(sext_ln171_19_fu_9214_p1) + $signed(sext_ln171_51_fu_9816_p1));

assign add_ln171_123_fu_11082_p2 = ($signed(add_ln171_122_fu_11076_p2) + $signed(sext_ln171_30_fu_9380_p1));

assign add_ln171_124_fu_13886_p2 = ($signed(sext_ln171_229_fu_13883_p1) + $signed(sext_ln171_228_fu_13880_p1));

assign add_ln171_125_fu_11088_p2 = ($signed(sext_ln171_43_fu_9592_p1) + $signed(sext_ln171_62_fu_10039_p1));

assign add_ln171_126_fu_11098_p2 = ($signed(sext_ln171_71_fu_10186_p1) + $signed(sext_ln171_223_fu_11072_p1));

assign add_ln171_127_fu_11104_p2 = ($signed(add_ln171_126_fu_11098_p2) + $signed(sext_ln171_88_fu_10475_p1));

assign add_ln171_128_fu_11114_p2 = ($signed(sext_ln171_232_fu_11110_p1) + $signed(sext_ln171_231_fu_11094_p1));

assign add_ln171_129_fu_13899_p2 = ($signed(sext_ln171_233_fu_13896_p1) + $signed(sext_ln171_230_fu_13892_p1));

assign add_ln171_12_fu_10426_p2 = ($signed(sext_ln171_41_fu_9572_p1) + $signed(sext_ln171_50_fu_9795_p1));

assign add_ln171_130_fu_13922_p2 = (add_ln171_129_reg_17908 + add_ln171_120_fu_13918_p2);

assign add_ln171_131_fu_13775_p2 = ($signed(l2_kernel_sums_6) + $signed(sext_ln171_165_fu_13650_p1));

assign add_ln171_132_fu_13781_p2 = ($signed(zext_ln171_199_fu_13730_p1) + $signed(sext_ln171_154_fu_13576_p1));

assign add_ln171_133_fu_13791_p2 = ($signed(sext_ln171_236_fu_13787_p1) + $signed(add_ln171_131_fu_13775_p2));

assign add_ln171_134_fu_13033_p2 = ($signed(sext_ln171_146_fu_12532_p1) + $signed(sext_ln171_135_fu_12267_p1));

assign add_ln171_135_fu_11811_p2 = ($signed(sext_ln171_96_fu_11465_p1) + $signed(sext_ln171_123_fu_11716_p1));

assign add_ln171_136_fu_13429_p2 = ($signed(sext_ln171_238_fu_13426_p1) + $signed(sext_ln171_105_fu_13392_p1));

assign add_ln171_137_fu_13435_p2 = ($signed(add_ln171_136_fu_13429_p2) + $signed(sext_ln171_237_fu_13423_p1));

assign add_ln171_138_fu_13988_p2 = ($signed(sext_ln171_239_fu_13985_p1) + $signed(add_ln171_133_reg_17887));

assign add_ln171_139_fu_11172_p2 = ($signed(sext_ln171_114_fu_10685_p1) + $signed(select_ln171_6_fu_8976_p3));

assign add_ln171_13_fu_10436_p2 = ($signed(sext_ln171_69_fu_10155_p1) + $signed(sext_ln171_82_fu_10410_p1));

assign add_ln171_140_fu_11182_p2 = ($signed(sext_ln171_21_fu_9235_p1) + $signed(zext_ln171_58_fu_9820_p1));

assign add_ln171_141_fu_11188_p2 = ($signed(add_ln171_140_fu_11182_p2) + $signed(sext_ln171_31_fu_9401_p1));

assign add_ln171_142_fu_11198_p2 = ($signed(sext_ln171_241_fu_11194_p1) + $signed(sext_ln171_240_fu_11178_p1));

assign add_ln171_144_fu_13996_p2 = ($signed(sext_ln171_245_fu_13993_p1) + $signed(add_ln171_138_fu_13988_p2));

assign add_ln171_145_fu_14056_p2 = (add_ln171_166_reg_17617 + add_ln171_157_fu_14051_p2);

assign add_ln171_146_fu_11204_p2 = ($signed(sext_ln171_72_fu_10208_p1) + $signed(sext_ln171_235_fu_11168_p1));

assign add_ln171_147_fu_11210_p2 = ($signed(add_ln171_146_fu_11204_p2) + $signed(sext_ln171_89_fu_10492_p1));

assign add_ln171_148_fu_13936_p2 = ($signed(sext_ln171_244_fu_13933_p1) + $signed(sext_ln171_243_fu_13930_p1));

assign add_ln171_149_fu_13942_p2 = ($signed(add_ln171_148_fu_13936_p2) + $signed(sext_ln171_242_fu_13927_p1));

assign add_ln171_14_fu_10446_p2 = ($signed(sext_ln171_85_fu_10442_p1) + $signed(sext_ln171_60_fu_10004_p1));

assign add_ln171_150_fu_13797_p2 = ($signed(l2_kernel_sums_7) + $signed(sext_ln171_166_fu_13654_p1));

assign add_ln171_151_fu_13803_p2 = ($signed(sext_ln171_173_fu_13765_p1) + $signed(sext_ln171_155_fu_13597_p1));

assign add_ln171_152_fu_13813_p2 = ($signed(sext_ln171_247_fu_13809_p1) + $signed(add_ln171_150_fu_13797_p2));

assign add_ln171_154_fu_13130_p2 = ($signed(sext_ln171_97_fu_13039_p1) + $signed(sext_ln171_124_fu_13052_p1));

assign add_ln171_155_fu_13136_p2 = ($signed(add_ln171_154_fu_13130_p2) + $signed(sext_ln171_106_fu_13042_p1));

assign add_ln171_156_fu_14041_p2 = ($signed(sext_ln171_249_fu_14038_p1) + $signed(sext_ln171_248_fu_14035_p1));

assign add_ln171_157_fu_14051_p2 = ($signed(sext_ln171_250_fu_14047_p1) + $signed(add_ln171_152_reg_17892));

assign add_ln171_158_fu_11255_p2 = ($signed(sext_ln171_115_fu_10706_p1) + $signed(sext_ln171_9_fu_9015_p1));

assign add_ln171_159_fu_11261_p2 = ($signed(sext_ln171_22_fu_9256_p1) + $signed(sext_ln171_53_fu_9846_p1));

assign add_ln171_15_fu_10452_p2 = ($signed(add_ln171_14_fu_10446_p2) + $signed(sext_ln171_84_fu_10432_p1));

assign add_ln171_160_fu_11823_p2 = ($signed(sext_ln171_252_fu_11820_p1) + $signed(sext_ln171_34_fu_11285_p1));

assign add_ln171_161_fu_11829_p2 = ($signed(add_ln171_160_fu_11823_p2) + $signed(sext_ln171_251_fu_11817_p1));

assign add_ln171_162_fu_11267_p2 = ($signed(sext_ln171_44_fu_9637_p1) + $signed(select_ln171_45_fu_10053_p3));

assign add_ln171_163_fu_11273_p2 = ($signed(sext_ln171_73_fu_10224_p1) + $signed(sext_ln171_246_fu_11251_p1));

assign add_ln171_164_fu_11279_p2 = ($signed(add_ln171_163_fu_11273_p2) + $signed(sext_ln171_91_fu_10523_p1));

assign add_ln171_165_fu_11845_p2 = ($signed(sext_ln171_255_fu_11842_p1) + $signed(sext_ln171_254_fu_11839_p1));

assign add_ln171_166_fu_11855_p2 = ($signed(sext_ln171_256_fu_11851_p1) + $signed(sext_ln171_253_fu_11835_p1));

assign add_ln171_16_fu_11312_p2 = ($signed(sext_ln171_86_fu_11309_p1) + $signed(add_ln171_11_fu_11304_p2));

assign add_ln171_17_fu_11332_p2 = (zext_ln171_91_fu_11328_p1 + zext_ln171_90_fu_11318_p1);

assign add_ln171_18_fu_11389_p2 = (zext_ln171_91_fu_11328_p1 + zext_ln171_95_fu_11385_p1);

assign add_ln171_19_fu_11504_p2 = (zext_ln171_104_fu_11476_p1 + zext_ln171_105_fu_11501_p1);

assign add_ln171_1_fu_9138_p2 = (zext_ln171_21_fu_9134_p1 + zext_ln171_20_fu_9099_p1);

assign add_ln171_20_fu_11614_p2 = (zext_ln171_121_fu_11610_p1 + zext_ln171_120_fu_11600_p1);

assign add_ln171_21_fu_11690_p2 = (zext_ln171_125_fu_11676_p1 + zext_ln171_121_fu_11610_p1);

assign add_ln171_22_fu_12148_p2 = (zext_ln171_135_fu_12144_p1 + zext_ln171_133_fu_12085_p1);

assign add_ln171_23_fu_12179_p2 = (zext_ln171_134_fu_12102_p1 + zext_ln171_132_fu_12075_p1);

assign add_ln171_24_fu_12309_p2 = (zext_ln171_145_fu_12305_p1 + zext_ln171_143_fu_12275_p1);

assign add_ln171_25_fu_12344_p2 = (zext_ln171_148_fu_12340_p1 + zext_ln171_147_fu_12330_p1);

assign add_ln171_26_fu_12425_p2 = (zext_ln171_154_fu_12421_p1 + zext_ln171_148_fu_12340_p1);

assign add_ln171_27_fu_13474_p2 = (zext_ln171_164_fu_13470_p1 + zext_ln171_163_fu_13459_p1);

assign add_ln171_28_fu_13616_p2 = (zext_ln171_185_fu_13613_p1 + zext_ln171_184_fu_13609_p1);

assign add_ln171_29_fu_13717_p2 = (zext_ln171_198_fu_13713_p1 + zext_ln171_197_fu_13703_p1);

assign add_ln171_2_fu_7762_p2 = (17'd1 + zext_ln160_fu_7748_p1);

assign add_ln171_30_fu_10732_p2 = (l2_kernel_sums_0 + zext_ln171_204_fu_10728_p1);

assign add_ln171_31_fu_8645_p2 = (select_ln171_fu_8567_p3 + select_ln171_16_fu_8599_p3);

assign add_ln171_32_fu_10741_p2 = ($signed(sext_ln171_174_fu_10738_p1) + $signed(zext_ln171_203_fu_10717_p1));

assign add_ln171_33_fu_10751_p2 = ($signed(sext_ln171_175_fu_10747_p1) + $signed(add_ln171_30_fu_10732_p2));

assign add_ln171_34_fu_10757_p2 = (zext_ln171_13_fu_9025_p1 + sub_ln171_39_fu_9686_p2);

assign add_ln171_35_fu_10763_p2 = ($signed(sext_ln171_54_fu_9855_p1) + $signed(sext_ln171_75_fu_10276_p1));

assign add_ln171_36_fu_10769_p2 = ($signed(add_ln171_35_fu_10763_p2) + $signed(sext_ln171_35_fu_9436_p1));

assign add_ln171_37_fu_11725_p2 = ($signed(sext_ln171_177_fu_11722_p1) + $signed(sext_ln171_176_fu_11719_p1));

assign add_ln171_38_fu_13068_p2 = ($signed(sext_ln171_178_fu_13065_p1) + $signed(add_ln171_33_reg_17461));

assign add_ln171_39_fu_11731_p2 = ($signed(sext_ln171_65_fu_11297_p1) + $signed(select_ln171_69_fu_11495_p3));

assign add_ln171_3_fu_9529_p2 = (zext_ln171_42_fu_9525_p1 + zext_ln171_40_fu_9483_p1);

assign add_ln171_40_fu_11741_p2 = ($signed(zext_ln171_122_fu_11627_p1) + $signed(sext_ln171_108_fu_11596_p1));

assign add_ln171_41_fu_11751_p2 = ($signed(sext_ln171_180_fu_11747_p1) + $signed(sext_ln171_93_fu_11370_p1));

assign add_ln171_42_fu_11757_p2 = ($signed(add_ln171_41_fu_11751_p2) + $signed(sext_ln171_179_fu_11737_p1));

assign add_ln171_43_fu_12871_p2 = ($signed(sext_ln171_136_fu_12326_p1) + $signed(sext_ln171_126_fu_12123_p1));

assign add_ln171_44_fu_12877_p2 = ($signed(sext_ln171_169_fu_12827_p1) + $signed(sext_ln171_157_fu_12676_p1));

assign add_ln171_45_fu_12883_p2 = ($signed(add_ln171_44_fu_12877_p2) + $signed(sext_ln171_147_fu_12542_p1));

assign add_ln171_46_fu_13082_p2 = ($signed(sext_ln171_183_fu_13079_p1) + $signed(sext_ln171_182_fu_13076_p1));

assign add_ln171_47_fu_13092_p2 = ($signed(sext_ln171_184_fu_13088_p1) + $signed(sext_ln171_181_fu_13073_p1));

assign add_ln171_48_fu_13098_p2 = (add_ln171_47_fu_13092_p2 + add_ln171_38_fu_13068_p2);

assign add_ln171_49_fu_10799_p2 = (zext_ln171_207_fu_10795_p1 + zext_ln171_205_fu_10775_p1);

assign add_ln171_4_fu_7873_p2 = (17'd2 + zext_ln160_reg_15997);

assign add_ln171_50_fu_12889_p2 = ($signed(l2_kernel_sums_1) + $signed(sext_ln171_159_fu_12719_p1));

assign add_ln171_51_fu_12895_p2 = ($signed(zext_ln171_191_fu_12838_p1) + $signed(sext_ln171_148_fu_12587_p1));

assign add_ln171_52_fu_12905_p2 = ($signed(sext_ln171_186_fu_12901_p1) + $signed(add_ln171_50_fu_12889_p2));

assign add_ln171_53_fu_12911_p2 = ($signed(sext_ln171_138_fu_12382_p1) + $signed(sext_ln171_128_fu_12165_p1));

assign add_ln171_54_fu_11763_p2 = ($signed(zext_ln171_96_fu_11402_p1) + $signed(sext_ln171_117_fu_11665_p1));

assign add_ln171_55_fu_11769_p2 = ($signed(add_ln171_54_fu_11763_p2) + $signed(sext_ln171_99_fu_11521_p1));

assign add_ln171_56_fu_12924_p2 = ($signed(sext_ln171_188_fu_12921_p1) + $signed(sext_ln171_187_fu_12917_p1));

assign add_ln171_57_fu_13107_p2 = ($signed(sext_ln171_189_fu_13104_p1) + $signed(add_ln171_52_reg_17716));

assign add_ln171_58_fu_10820_p2 = ($signed(sext_ln171_109_fu_10618_p1) + $signed(sext_ln171_2_fu_8917_p1));

assign add_ln171_59_fu_10830_p2 = ($signed(sext_ln171_11_fu_9088_p1) + $signed(sext_ln171_46_fu_9712_p1));

assign add_ln171_5_fu_9757_p2 = (zext_ln171_55_fu_9753_p1 + zext_ln171_47_fu_9644_p1);

assign add_ln171_60_fu_10840_p2 = ($signed(sext_ln171_191_fu_10836_p1) + $signed(sext_ln171_25_fu_9310_p1));

assign add_ln171_61_fu_10846_p2 = ($signed(add_ln171_60_fu_10840_p2) + $signed(sext_ln171_190_fu_10826_p1));

assign add_ln171_62_fu_10852_p2 = ($signed(sext_ln171_36_fu_9466_p1) + $signed(sext_ln171_55_fu_9909_p1));

assign add_ln171_63_fu_10862_p2 = ($signed(zext_ln171_76_fu_10108_p1) + $signed(sext_ln171_185_fu_10816_p1));

assign add_ln171_64_fu_10868_p2 = ($signed(add_ln171_63_fu_10862_p2) + $signed(sext_ln171_76_fu_10312_p1));

assign add_ln171_65_fu_10878_p2 = ($signed(sext_ln171_194_fu_10874_p1) + $signed(sext_ln171_193_fu_10858_p1));

assign add_ln171_66_fu_11781_p2 = ($signed(sext_ln171_195_fu_11778_p1) + $signed(sext_ln171_192_fu_11775_p1));

assign add_ln171_67_fu_13112_p2 = (add_ln171_66_reg_17592 + add_ln171_57_fu_13107_p2);

assign add_ln171_68_fu_12930_p2 = ($signed(l2_kernel_sums_2) + $signed(sext_ln171_161_fu_12762_p1));

assign add_ln171_69_fu_12936_p2 = ($signed(sub_ln171_131_fu_12865_p2) + $signed(sext_ln171_149_fu_12597_p1));

assign add_ln171_6_fu_9876_p2 = (zext_ln171_62_fu_9872_p1 + zext_ln171_60_fu_9859_p1);

assign add_ln171_70_fu_12946_p2 = ($signed(sext_ln171_197_fu_12942_p1) + $signed(add_ln171_68_fu_12930_p2));

assign add_ln171_71_fu_12952_p2 = ($signed(sext_ln171_139_fu_12417_p1) + $signed(sext_ln171_130_fu_12196_p1));

assign add_ln171_72_fu_11787_p2 = ($signed(sext_ln171_94_fu_11406_p1) + $signed(sext_ln171_118_fu_11707_p1));

assign add_ln171_73_fu_12965_p2 = ($signed(sext_ln171_199_fu_12962_p1) + $signed(sext_ln171_100_fu_12003_p1));

assign add_ln171_74_fu_12971_p2 = ($signed(add_ln171_73_fu_12965_p2) + $signed(sext_ln171_198_fu_12958_p1));

assign add_ln171_75_fu_13120_p2 = ($signed(sext_ln171_200_fu_13117_p1) + $signed(add_ln171_70_reg_17726));

assign add_ln171_76_fu_10905_p2 = ($signed(sext_ln171_110_fu_10639_p1) + $signed(sext_ln171_3_fu_8955_p1));

assign add_ln171_77_fu_10915_p2 = ($signed(sext_ln171_13_fu_9130_p1) + $signed(sext_ln171_47_fu_9744_p1));

assign add_ln171_78_fu_10925_p2 = ($signed(sext_ln171_202_fu_10921_p1) + $signed(sext_ln171_26_fu_9314_p1));

assign add_ln171_79_fu_10931_p2 = ($signed(add_ln171_78_fu_10925_p2) + $signed(sext_ln171_201_fu_10911_p1));

assign add_ln171_7_fu_9950_p2 = (zext_ln171_62_fu_9872_p1 + zext_ln171_65_fu_9946_p1);

assign add_ln171_80_fu_10937_p2 = ($signed(sext_ln171_38_fu_9521_p1) + $signed(sext_ln171_56_fu_9925_p1));

assign add_ln171_81_fu_10947_p2 = ($signed(sext_ln171_67_fu_10143_p1) + $signed(sext_ln171_196_fu_10901_p1));

assign add_ln171_82_fu_10957_p2 = ($signed(sext_ln171_205_fu_10953_p1) + $signed(sext_ln171_78_fu_10362_p1));

assign add_ln171_83_fu_10963_p2 = ($signed(add_ln171_82_fu_10957_p2) + $signed(sext_ln171_204_fu_10943_p1));

assign add_ln171_84_fu_11799_p2 = ($signed(sext_ln171_206_fu_11796_p1) + $signed(sext_ln171_203_fu_11793_p1));

assign add_ln171_85_fu_13125_p2 = (add_ln171_84_reg_17602 + add_ln171_75_fu_13120_p2);

assign add_ln171_86_fu_13836_p2 = ($signed(l2_kernel_sums_3) + $signed(sext_ln171_162_fu_13830_p1));

assign add_ln171_88_fu_13845_p2 = ($signed(sext_ln171_208_fu_13842_p1) + $signed(add_ln171_86_fu_13836_p2));

assign add_ln171_89_fu_12977_p2 = ($signed(select_ln171_102_fu_12445_p3) + $signed(sext_ln171_131_fu_12217_p1));

assign add_ln171_8_fu_10169_p2 = (zext_ln171_71_fu_10070_p1 + zext_ln171_70_fu_10060_p1);

assign add_ln171_90_fu_12987_p2 = ($signed(zext_ln171_98_fu_11990_p1) + $signed(sext_ln171_120_fu_12028_p1));

assign add_ln171_91_fu_12997_p2 = ($signed(sext_ln171_210_fu_12993_p1) + $signed(sext_ln171_102_fu_12006_p1));

assign add_ln171_92_fu_13003_p2 = ($signed(add_ln171_91_fu_12997_p2) + $signed(sext_ln171_209_fu_12983_p1));

assign add_ln171_93_fu_13854_p2 = ($signed(sext_ln171_211_fu_13851_p1) + $signed(add_ln171_88_fu_13845_p2));

assign add_ln171_94_fu_13297_p2 = ($signed(sext_ln171_111_fu_13204_p1) + $signed(sext_ln171_5_fu_13190_p1));

assign add_ln171_95_fu_10984_p2 = ($signed(sext_ln171_16_fu_9174_p1) + $signed(sext_ln171_48_fu_9774_p1));

assign add_ln171_96_fu_13310_p2 = ($signed(sext_ln171_213_fu_13307_p1) + $signed(sext_ln171_28_fu_13194_p1));

assign add_ln171_97_fu_13316_p2 = ($signed(add_ln171_96_fu_13310_p2) + $signed(sext_ln171_212_fu_13303_p1));

assign add_ln171_98_fu_10990_p2 = ($signed(sext_ln171_40_fu_9555_p1) + $signed(sext_ln171_58_fu_9967_p1));

assign add_ln171_99_fu_11000_p2 = ($signed(sext_ln171_68_fu_10147_p1) + $signed(sext_ln171_207_fu_10980_p1));

assign add_ln171_9_fu_10414_p2 = ($signed(l2_kernel_sums_4) + $signed(sext_ln171_6_fu_8964_p1));

assign add_ln171_fu_8900_p2 = (zext_ln171_6_fu_8896_p1 + zext_ln171_3_fu_8848_p1);

assign add_ln202_fu_7790_p2 = (l2_read_col_offset + 16'd2);

assign add_ln206_fu_14087_p2 = (l2_read_row_offset_l_reg_16393 + 8'd2);

assign add_ln215_fu_3663_p2 = (l1_iteration + 32'd1);

assign add_ln219_fu_8406_p2 = (ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_3426 + 8'd2);

assign add_ln221_fu_8426_p2 = ($signed(ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3448) + $signed(8'd255));

assign add_ln224_fu_7816_p2 = (l2_iteration + 32'd1);

assign add_ln41_1_fu_4147_p2 = (8'd1 + select_ln42_1_fu_4086_p3);

assign add_ln41_2_fu_4257_p2 = (8'd1 + select_ln42_3_fu_4224_p3);

assign add_ln41_3_fu_4316_p2 = (8'd1 + select_ln42_5_reg_14528);

assign add_ln41_4_fu_4351_p2 = (8'd1 + select_ln42_7_fu_4339_p3);

assign add_ln41_5_fu_4420_p2 = (8'd1 + select_ln42_9_fu_4410_p3);

assign add_ln41_6_fu_4444_p2 = (8'd1 + select_ln42_11_fu_4432_p3);

assign add_ln41_7_fu_4498_p2 = (select_ln42_13_fu_4487_p3 + 8'd1);

assign add_ln41_fu_4063_p2 = (8'd1 + l1_channel_idx_load_reg_14338);

assign add_ln45_1_fu_4212_p2 = (16'd1 + select_ln42_reg_14359);

assign add_ln45_2_fu_4269_p2 = (16'd1 + select_ln42_2_fu_4217_p3);

assign add_ln45_3_fu_4327_p2 = (16'd1 + select_ln42_4_reg_14521);

assign add_ln45_4_fu_4399_p2 = (16'd1 + select_ln42_6_reg_14537);

assign add_ln45_5_fu_4471_p2 = (16'd1 + select_ln42_8_reg_14565);

assign add_ln45_6_fu_4566_p2 = (16'd1 + select_ln42_10_reg_14592);

assign add_ln45_7_fu_4577_p2 = (select_ln42_12_fu_4571_p3 + 16'd1);

assign add_ln45_fu_4074_p2 = (16'd1 + l1_write_col_offset_s_reg_14321);

assign add_ln80_1_fu_4715_p2 = (l1_read_row_offset + select_ln80_fu_4708_p3);

assign add_ln80_2_fu_4768_p2 = (zext_ln80_2_fu_4760_p1 + l1_read_row_offset);

assign add_ln80_fu_4631_p2 = (zext_ln80_fu_4621_p1 + l1_read_row_offset);

assign add_ln81_1_fu_4739_p2 = (3'd2 + add_ln83_1_fu_4733_p2);

assign add_ln81_2_fu_4786_p2 = (3'd2 + add_ln83_2_fu_4780_p2);

assign add_ln81_fu_4649_p2 = (3'd2 + add_ln83_fu_4643_p2);

assign add_ln83_1_fu_4733_p2 = (zext_ln80_1_fu_4624_p1 + add_ln83_3_fu_4727_p2);

assign add_ln83_2_fu_4780_p2 = (trunc_ln80_fu_4627_p1 + zext_ln80_3_fu_4764_p1);

assign add_ln83_3_fu_4727_p2 = (3'd1 + trunc_ln80_fu_4627_p1);

assign add_ln83_fu_4643_p2 = (trunc_ln80_fu_4627_p1 + zext_ln80_1_fu_4624_p1);

assign add_ln87_1_fu_7545_p2 = (16'd1 + add_ln87_fu_7517_p2);

assign add_ln87_2_fu_4681_p2 = (16'd2 + add_ln87_reg_15562);

assign add_ln87_fu_7517_p2 = (zext_ln71_fu_7514_p1 + l1_read_col_offset);

assign add_ln93_10_fu_5663_p2 = ($signed(sext_ln93_3_fu_5288_p1) + $signed(sext_ln93_20_fu_5659_p1));

assign add_ln93_11_fu_5839_p2 = ($signed(sext_ln93_25_fu_5835_p1) + $signed(sub_ln93_20_fu_5647_p2));

assign add_ln93_12_fu_6914_p2 = ($signed(sext_ln93_29_fu_6910_p1) + $signed(sext_ln93_24_fu_6879_p1));

assign add_ln93_13_fu_6013_p2 = ($signed(sext_ln93_32_fu_6009_p1) + $signed(sext_ln93_26_fu_5863_p1));

assign add_ln93_14_fu_6094_p2 = ($signed(sext_ln93_13_fu_5554_p1) + $signed(sext_ln93_6_fu_5387_p1));

assign add_ln93_15_fu_6100_p2 = (sub_ln93_42_fu_6088_p2 + sub_ln93_33_fu_5934_p2);

assign add_ln93_16_fu_6110_p2 = ($signed(sext_ln93_23_fu_5764_p1) + $signed(sext_ln93_38_fu_6106_p1));

assign add_ln93_17_fu_6952_p2 = ($signed(sext_ln93_37_fu_6946_p1) + $signed(sext_ln93_39_fu_6949_p1));

assign add_ln93_18_fu_6186_p2 = ($signed(sext_ln93_41_fu_6182_p1) + $signed(sext_ln93_30_fu_5977_p1));

assign add_ln93_19_fu_6964_p2 = (sub_ln93_28_reg_15242 + add_ln93_18_reg_15277);

assign add_ln93_1_fu_4973_p2 = ($signed(sext_ln93_2_fu_4878_p1) + $signed(zext_ln93_28_fu_4969_p1));

assign add_ln93_20_fu_6308_p2 = ($signed(sext_ln93_17_fu_5598_p1) + $signed(sext_ln93_8_fu_5425_p1));

assign add_ln93_21_fu_7012_p2 = ($signed(sext_ln93_1_fu_6868_p1) + $signed(sext_ln93_45_fu_7009_p1));

assign add_ln93_22_fu_6314_p2 = (zext_ln93_55_fu_5803_p1 + zext_ln93_56_fu_5815_p1);

assign add_ln93_24_fu_6327_p2 = ($signed(zext_ln93_103_fu_6320_p1) + $signed(sext_ln93_46_fu_6324_p1));

assign add_ln93_25_fu_7021_p2 = ($signed(add_ln93_21_fu_7012_p2) + $signed(sext_ln93_47_fu_7018_p1));

assign add_ln93_26_fu_6493_p2 = ($signed(sext_ln93_40_fu_6133_p1) + $signed(sub_ln93_27_fu_5774_p2));

assign add_ln93_27_fu_6503_p2 = (sub_ln93_58_fu_6487_p2 + zext_ln93_101_fu_6301_p1);

assign add_ln93_28_fu_6513_p2 = ($signed(sext_ln93_54_fu_6499_p1) + $signed(sext_ln93_55_fu_6509_p1));

assign add_ln93_29_fu_6631_p2 = (zext_ln93_59_fu_5874_p1 + sub_ln93_22_fu_5675_p2);

assign add_ln93_2_fu_5447_p2 = ($signed(zext_ln93_27_fu_5440_p1) + $signed(sext_ln93_9_fu_5444_p1));

assign add_ln93_30_fu_6641_p2 = ($signed(sub_ln93_12_fu_5471_p2) + $signed(sext_ln93_58_fu_6637_p1));

assign add_ln93_31_fu_6647_p2 = (sub_ln93_48_fu_6241_p2 + sub_ln93_40_fu_6057_p2);

assign add_ln93_32_fu_6657_p2 = ($signed(zext_ln93_125_fu_6627_p1) + $signed(sext_ln93_51_fu_6418_p1));

assign add_ln93_33_fu_6667_p2 = ($signed(sext_ln93_60_fu_6653_p1) + $signed(sext_ln93_61_fu_6663_p1));

assign add_ln93_34_fu_7096_p2 = ($signed(sext_ln93_59_fu_7090_p1) + $signed(sext_ln93_62_fu_7093_p1));

assign add_ln93_3_fu_5017_p2 = ($signed(sext_ln93_fu_4833_p1) + $signed(zext_ln93_22_fu_4934_p1));

assign add_ln93_4_fu_5023_p2 = (zext_ln93_17_fu_4922_p1 + zext_ln93_37_fu_5013_p1);

assign add_ln93_5_fu_5585_p2 = ($signed(sext_ln93_15_fu_5579_p1) + $signed(zext_ln93_40_fu_5582_p1));

assign add_ln93_6_fu_5618_p2 = ($signed(sext_ln93_2_reg_14992) + $signed(zext_ln93_26_fu_5436_p1));

assign add_ln93_7_fu_5627_p2 = (zext_ln93_23_fu_5406_p1 + sub_ln93_71_fu_5612_p2);

assign add_ln93_8_fu_5637_p2 = ($signed(sext_ln93_18_fu_5623_p1) + $signed(sext_ln93_19_fu_5633_p1));

assign add_ln93_9_fu_5653_p2 = ($signed(sext_ln93_17_fu_5598_p1) + $signed(sext_ln93_10_fu_5453_p1));

assign add_ln93_fu_5397_p2 = ($signed(sub_ln93_70_fu_5391_p2) + $signed(sext_ln93_reg_14980));

assign and_ln151_fu_7712_p2 = (xor_ln151_fu_7706_p2 & icmp_ln151_fu_7692_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_subdone = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln33_reg_14280 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((icmp_ln33_reg_14280 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage29_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((1'b0 == ap_ce) | ((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln33_reg_14280 == 1'd1) & (in_r_TVALID == 1'b0));
end

assign ap_block_state30_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((ap_predicate_op266_write_state3 == 1'b1) & (out_r_TREADY == 1'b0));
end

assign ap_block_state3_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_10649 = ((icmp_ln67_reg_14292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001));
end

always @ (*) begin
    ap_condition_10652 = ((icmp_ln67_reg_14292 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001));
end

always @ (*) begin
    ap_condition_10660 = ((icmp_ln186_reg_16106 == 1'd1) & (1'd1 == and_ln151_reg_15985) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_2303 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_76 = ((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_9272 = ((1'b1 == ap_ce) & (icmp_ln67_reg_14292 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_l1_write_col_offset_1_phi_fu_3296_p8 = ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3291;

assign ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3168 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3179 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3190 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3201 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3212 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3223 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3234 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3245 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3256 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3148 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3158 = 'bx;

assign ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3279 = 'bx;

always @ (*) begin
    ap_predicate_op266_write_state3 = ((icmp_ln186_reg_16106 == 1'd1) & (1'd1 == and_ln151_reg_15985));
end

assign grp_fu_14106_p0 = 13'd13;

assign grp_fu_14106_p1 = grp_fu_14106_p10;

assign grp_fu_14106_p10 = tmp_5_reg_14852;

assign grp_fu_14106_p2 = grp_fu_14106_p20;

assign grp_fu_14106_p20 = shl_ln93_6_fu_4899_p3;

assign grp_fu_14115_p0 = 13'd13;

assign grp_fu_14115_p1 = grp_fu_14115_p10;

assign grp_fu_14115_p10 = tmp_19_reg_15192;

assign grp_fu_14124_p0 = 13'd8179;

assign grp_fu_14124_p1 = zext_ln93_46_reg_15222;

assign grp_fu_14124_p2 = grp_fu_14124_p20;

assign grp_fu_14124_p20 = shl_ln93_51_fu_6984_p3;

assign grp_fu_14132_p0 = 13'd8179;

assign grp_fu_14132_p1 = grp_fu_14132_p10;

assign grp_fu_14132_p10 = tmp_25_reg_15357;

assign grp_fu_14141_p0 = 13'd8181;

assign grp_fu_14141_p1 = zext_ln93_136_reg_15364;

assign grp_fu_14147_p0 = 12'd13;

assign grp_fu_14147_p1 = grp_fu_14147_p10;

assign grp_fu_14147_p10 = tmp_23_reg_15333;

assign grp_fu_14147_p2 = grp_fu_14147_p20;

assign grp_fu_14147_p20 = add_ln106_39_reg_15404;

assign grp_fu_14246_p0 = grp_fu_14246_p00;

assign grp_fu_14246_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd8179 : 13'd8177);

assign grp_fu_14246_p1 = zext_ln171_188_reg_17700;

assign grp_fu_14246_p2 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_150_fu_13501_p1 : zext_ln171_165_fu_13480_p1);

assign grp_fu_14253_p0 = select_ln171_81_reg_17849;

assign grp_fu_14253_p1 = zext_ln171_114_reg_17455;

assign grp_fu_14253_p2 = grp_fu_14253_p20;

assign grp_fu_14253_p20 = select_ln171_5_reg_17384;

assign grp_fu_14260_p0 = select_ln171_44_reg_17829;

assign grp_fu_14260_p1 = zext_ln171_59_reg_16962;

assign grp_fu_14266_p0 = grp_fu_14266_p00;

assign grp_fu_14266_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd8181 : 13'd3);

assign grp_fu_14266_p1 = zext_ln171_151_reg_17690;

assign grp_fu_14266_p2 = grp_fu_14266_p20;

assign grp_fu_14266_p20 = select_ln171_98_fu_13968_p3;

assign grp_fu_14273_p0 = select_ln171_88_reg_17924;

assign grp_fu_14273_p1 = zext_ln171_128_reg_16985;

assign grp_fu_3458_p2 = (l1_write_row_offset + 8'd1);

assign grp_fu_3485_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? grp_fu_3463_p8 : grp_fu_3474_p8);

assign grp_fu_3514_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? grp_fu_3492_p8 : grp_fu_3503_p8);

assign grp_fu_3543_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? grp_fu_3521_p8 : grp_fu_3532_p8);

assign icmp_ln115_1_fu_7636_p2 = (($signed(add_ln106_5_reg_15514) > $signed(l1_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln115_2_fu_8088_p2 = (($signed(add_ln106_6_reg_16387) > $signed(l1_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln115_3_fu_7438_p2 = (($signed(add_ln106_7_reg_15494) > $signed(l1_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_7620_p2 = (($signed(add_ln106_4_reg_15508) > $signed(l1_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_3657_p2 = ((trunc_ln33_fu_3603_p1 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln128_fu_7490_p2 = ((add_ln127_fu_7484_p2 == 16'd129) ? 1'b1 : 1'b0);

assign icmp_ln132_fu_8121_p2 = ((add_ln131_fu_8116_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_7579_p2 = ((add_ln138_fu_7573_p2 == 16'd256) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_8146_p2 = ((add_ln142_fu_8141_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_7692_p2 = ((l2_iteration > 32'd3071) ? 1'b1 : 1'b0);

assign icmp_ln161_1_fu_8005_p2 = ((add_ln160_1_fu_7999_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln161_2_fu_8058_p2 = ((add_ln160_2_fu_8052_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln161_fu_7929_p2 = ((add_ln160_fu_7923_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln181_1_fu_3828_p2 = (($signed(add_ln171_67_reg_17787) > $signed(l2_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln181_2_fu_3840_p2 = (($signed(add_ln171_85_reg_17793) > $signed(l2_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln181_3_fu_3852_p2 = (($signed(add_ln171_103_reg_17897) > $signed(l2_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln181_4_fu_3864_p2 = (($signed(add_ln171_112_reg_17940) > $signed(l2_maxes_4)) ? 1'b1 : 1'b0);

assign icmp_ln181_5_fu_3876_p2 = (($signed(add_ln171_130_reg_17913) > $signed(l2_maxes_5)) ? 1'b1 : 1'b0);

assign icmp_ln181_6_fu_3888_p2 = (($signed(add_ln171_144_reg_17929) > $signed(l2_maxes_6)) ? 1'b1 : 1'b0);

assign icmp_ln181_7_fu_3900_p2 = (($signed(add_ln171_145_reg_17946) > $signed(l2_maxes_7)) ? 1'b1 : 1'b0);

assign icmp_ln181_fu_3816_p2 = (($signed(add_ln171_48_reg_17781) > $signed(l2_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln186_fu_7778_p2 = ((trunc_ln151_fu_7684_p1 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_7796_p2 = ((add_ln202_fu_7790_p2 == 16'd128) ? 1'b1 : 1'b0);

assign icmp_ln207_fu_14092_p2 = ((add_ln206_fu_14087_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_3669_p2 = ((add_ln215_fu_3663_p2 == 32'd66048) ? 1'b1 : 1'b0);

assign icmp_ln220_fu_8412_p2 = ((add_ln219_fu_8406_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_7822_p2 = ((add_ln224_fu_7816_p2 == 32'd66560) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_3611_p2 = ((trunc_ln33_1_fu_3607_p1 < 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln42_1_fu_4207_p2 = ((add_ln41_1_reg_14369 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_2_fu_4263_p2 = ((add_ln41_2_fu_4257_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_3_fu_4321_p2 = ((add_ln41_3_fu_4316_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_4_fu_4357_p2 = ((add_ln41_4_fu_4351_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_5_fu_4426_p2 = ((add_ln41_5_fu_4420_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_6_fu_4482_p2 = ((add_ln41_6_reg_14586 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_7_fu_4504_p2 = ((add_ln41_7_fu_4498_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_4068_p2 = ((add_ln41_fu_4063_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_3623_p2 = ((trunc_ln33_1_fu_3607_p1 == 9'd95) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_3617_p2 = ((trunc_ln33_1_fu_3607_p1 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_3698_p2 = ((grp_fu_3458_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_3639_p2 = ((tmp_28_fu_3629_p4 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_1_fu_4721_p2 = ((add_ln80_1_fu_4715_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln81_2_fu_4774_p2 = ((add_ln80_2_fu_4768_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_4637_p2 = ((add_ln80_fu_4631_p2 > 8'd5) ? 1'b1 : 1'b0);

assign l2_stripes_0_0_d1 = {{select_ln115_fu_7625_p3[12:5]}};

assign l2_stripes_0_1_d1 = {{select_ln115_fu_7625_p3[12:5]}};

assign l2_stripes_0_2_d1 = {{select_ln115_fu_7625_p3[12:5]}};

assign l2_stripes_0_3_d1 = {{select_ln115_fu_7625_p3[12:5]}};

assign l2_stripes_0_4_d1 = {{select_ln115_fu_7625_p3[12:5]}};

assign l2_stripes_0_5_d1 = {{select_ln115_fu_7625_p3[12:5]}};

assign l2_stripes_1_0_d1 = {{select_ln115_1_fu_7641_p3[12:5]}};

assign l2_stripes_1_1_d1 = {{select_ln115_1_fu_7641_p3[12:5]}};

assign l2_stripes_1_2_d1 = {{select_ln115_1_fu_7641_p3[12:5]}};

assign l2_stripes_1_3_d1 = {{select_ln115_1_fu_7641_p3[12:5]}};

assign l2_stripes_1_4_d1 = {{select_ln115_1_fu_7641_p3[12:5]}};

assign l2_stripes_1_5_d1 = {{select_ln115_1_fu_7641_p3[12:5]}};

assign l2_stripes_2_0_d1 = {{select_ln115_2_fu_8093_p3[12:5]}};

assign l2_stripes_2_1_d1 = {{select_ln115_2_fu_8093_p3[12:5]}};

assign l2_stripes_2_2_d1 = {{select_ln115_2_fu_8093_p3[12:5]}};

assign l2_stripes_2_3_d1 = {{select_ln115_2_fu_8093_p3[12:5]}};

assign l2_stripes_2_4_d1 = {{select_ln115_2_fu_8093_p3[12:5]}};

assign l2_stripes_2_5_d1 = {{select_ln115_2_fu_8093_p3[12:5]}};

assign l2_stripes_3_0_d1 = {{select_ln115_3_fu_7443_p3[12:5]}};

assign l2_stripes_3_1_d1 = {{select_ln115_3_fu_7443_p3[12:5]}};

assign l2_stripes_3_2_d1 = {{select_ln115_3_fu_7443_p3[12:5]}};

assign l2_stripes_3_3_d1 = {{select_ln115_3_fu_7443_p3[12:5]}};

assign l2_stripes_3_4_d1 = {{select_ln115_3_fu_7443_p3[12:5]}};

assign l2_stripes_3_5_d1 = {{select_ln115_3_fu_7443_p3[12:5]}};

assign local_col_index_fu_7734_p2 = (l2_read_col_offset + zext_ln156_fu_7730_p1);

assign mul_ln171_10_fu_8666_p1 = zext_ln171_59_reg_16962;

assign mul_ln171_10_fu_8666_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln171_10_fu_8666_p1}}));

assign mul_ln171_11_fu_8307_p1 = mul_ln171_11_fu_8307_p10;

assign mul_ln171_11_fu_8307_p10 = select_ln153_5_fu_8296_p3;

assign mul_ln171_11_fu_8307_p2 = (13'd11 * mul_ln171_11_fu_8307_p1);

assign mul_ln171_13_fu_14191_p0 = mul_ln171_13_fu_14191_p00;

assign mul_ln171_13_fu_14191_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 12'd14 : 12'd13);

assign mul_ln171_13_fu_14191_p1 = mul_ln171_13_fu_14191_p10;

assign mul_ln171_13_fu_14191_p10 = select_ln153_6_reg_17272;

assign mul_ln171_14_fu_14197_p0 = mul_ln171_14_fu_14197_p00;

assign mul_ln171_14_fu_14197_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd8179 : 13'd10);

assign mul_ln171_14_fu_14197_p1 = mul_ln171_14_fu_14197_p10;

assign mul_ln171_14_fu_14197_p10 = select_ln153_6_reg_17272;

assign mul_ln171_15_fu_14203_p0 = mul_ln171_15_fu_14203_p00;

assign mul_ln171_15_fu_14203_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd11 : 13'd8181);

assign mul_ln171_15_fu_14203_p1 = mul_ln171_15_fu_14203_p10;

assign mul_ln171_15_fu_14203_p10 = select_ln153_8_reg_17330;

assign mul_ln171_16_fu_14209_p0 = mul_ln171_16_fu_14209_p00;

assign mul_ln171_16_fu_14209_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 12'd10 : 12'd11);

assign mul_ln171_16_fu_14209_p1 = zext_ln171_90_fu_11318_p1;

assign mul_ln171_17_fu_14215_p0 = mul_ln171_17_fu_14215_p00;

assign mul_ln171_17_fu_14215_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd11 : 13'd8177);

assign mul_ln171_17_fu_14215_p1 = zext_ln171_97_reg_17429;

assign mul_ln171_18_fu_14220_p0 = mul_ln171_18_fu_14220_p00;

assign mul_ln171_18_fu_14220_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd7 : 13'd8181);

assign mul_ln171_18_fu_14220_p1 = zext_ln171_97_reg_17429;

assign mul_ln171_19_fu_14168_p0 = mul_ln171_19_fu_14168_p00;

assign mul_ln171_19_fu_14168_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd8181 : 13'd8180);

assign mul_ln171_19_fu_14168_p1 = mul_ln171_19_fu_14168_p10;

assign mul_ln171_19_fu_14168_p10 = select_ln153_9_reg_16976;

assign mul_ln171_1_fu_8471_p1 = zext_ln171_1_fu_8468_p1;

assign mul_ln171_1_fu_8471_p2 = (13'd11 * mul_ln171_1_fu_8471_p1);

assign mul_ln171_20_fu_10537_p1 = zext_ln171_103_reg_17133;

assign mul_ln171_20_fu_10537_p2 = (13'd11 * mul_ln171_20_fu_10537_p1);

assign mul_ln171_21_fu_14230_p0 = mul_ln171_21_fu_14230_p00;

assign mul_ln171_21_fu_14230_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd8179 : 13'd14);

assign mul_ln171_21_fu_14230_p1 = zext_ln171_103_reg_17133;

assign mul_ln171_22_fu_14235_p0 = mul_ln171_22_fu_14235_p00;

assign mul_ln171_22_fu_14235_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd8187 : 13'd8181);

assign mul_ln171_22_fu_14235_p1 = zext_ln171_103_reg_17133;

assign mul_ln171_23_fu_14225_p0 = mul_ln171_23_fu_14225_p00;

assign mul_ln171_23_fu_14225_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd8189 : 13'd8179);

assign mul_ln171_23_fu_14225_p1 = zext_ln171_114_reg_17455;

assign mul_ln171_25_fu_11711_p1 = zext_ln171_128_reg_16985;

assign mul_ln171_25_fu_11711_p2 = (13'd13 * mul_ln171_25_fu_11711_p1);

assign mul_ln171_27_fu_14162_p0 = mul_ln171_27_fu_14162_p00;

assign mul_ln171_27_fu_14162_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd13 : 13'd8180);

assign mul_ln171_27_fu_14162_p1 = mul_ln171_27_fu_14162_p10;

assign mul_ln171_27_fu_14162_p10 = select_ln153_11_reg_16881;

assign mul_ln171_29_fu_11930_p1 = mul_ln171_29_fu_11930_p10;

assign mul_ln171_29_fu_11930_p10 = select_ln153_15_fu_11919_p3;

assign mul_ln171_29_fu_11930_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln171_29_fu_11930_p1}}));

assign mul_ln171_2_fu_8516_p1 = mul_ln171_2_fu_8516_p10;

assign mul_ln171_2_fu_8516_p10 = select_ln153_reg_17032;

assign mul_ln171_2_fu_8516_p2 = (12'd13 * mul_ln171_2_fu_8516_p1);

assign mul_ln171_30_fu_12604_p1 = mul_ln171_30_fu_12604_p10;

assign mul_ln171_30_fu_12604_p10 = select_ln153_17_reg_17665;

assign mul_ln171_30_fu_12604_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln171_30_fu_12604_p1}}));

assign mul_ln171_31_fu_14240_p0 = mul_ln171_31_fu_14240_p00;

assign mul_ln171_31_fu_14240_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd3 : 13'd8179);

assign mul_ln171_31_fu_14240_p1 = mul_ln171_31_fu_14240_p10;

assign mul_ln171_31_fu_14240_p10 = select_ln153_19_reg_17839;

assign mul_ln171_32_fu_13059_p1 = mul_ln171_32_fu_13059_p10;

assign mul_ln171_32_fu_13059_p10 = grp_fu_3514_p3;

assign mul_ln171_32_fu_13059_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln171_32_fu_13059_p1}}));

assign mul_ln171_34_fu_13281_p1 = zext_ln171_188_reg_17700;

assign mul_ln171_34_fu_13281_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln171_34_fu_13281_p1}}));

assign mul_ln171_3_fu_8390_p1 = mul_ln171_3_fu_8390_p10;

assign mul_ln171_3_fu_8390_p10 = select_ln153_1_reg_16759;

assign mul_ln171_3_fu_8390_p2 = (12'd11 * mul_ln171_3_fu_8390_p1);

assign mul_ln171_4_fu_8199_p1 = mul_ln171_4_fu_8199_p10;

assign mul_ln171_4_fu_8199_p10 = select_ln153_1_fu_8188_p3;

assign mul_ln171_4_fu_8199_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln171_4_fu_8199_p1}}));

assign mul_ln171_5_fu_8594_p1 = zext_ln171_25_reg_17234;

assign mul_ln171_5_fu_8594_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln171_5_fu_8594_p1}}));

assign mul_ln171_6_fu_14180_p0 = select_ln171_4_reg_17159;

assign mul_ln171_6_fu_14180_p1 = mul_ln171_6_fu_14180_p10;

assign mul_ln171_6_fu_14180_p10 = select_ln153_2_reg_17169;

assign mul_ln171_7_fu_14156_p0 = mul_ln171_7_fu_14156_p00;

assign mul_ln171_7_fu_14156_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd8181 : 13'd5);

assign mul_ln171_7_fu_14156_p1 = mul_ln171_7_fu_14156_p10;

assign mul_ln171_7_fu_14156_p10 = select_ln153_3_reg_16580;

assign mul_ln171_8_fu_8651_p1 = zext_ln171_34_reg_16780;

assign mul_ln171_8_fu_8651_p2 = (13'd13 * mul_ln171_8_fu_8651_p1);

assign mul_ln171_9_fu_14185_p0 = mul_ln171_9_fu_14185_p00;

assign mul_ln171_9_fu_14185_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 12'd7 : 12'd13);

assign mul_ln171_9_fu_14185_p1 = mul_ln171_9_fu_14185_p10;

assign mul_ln171_9_fu_14185_p10 = select_ln153_4_reg_17245;

assign mul_ln171_fu_14174_p0 = mul_ln171_fu_14174_p00;

assign mul_ln171_fu_14174_p00 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd8178 : 13'd8181);

assign mul_ln171_fu_14174_p1 = zext_ln171_1_fu_8468_p1;

assign or_ln1_fu_8037_p3 = {{1'd1}, {tmp_86_reg_15989}};

assign or_ln216_1_fu_8444_p2 = (icmp_ln216_reg_14313 | ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3436);

assign or_ln216_fu_8432_p2 = (icmp_ln216_reg_14313 | ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3414);

assign or_ln225_fu_4045_p2 = (icmp_ln225_reg_16120 | ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3271_p4);

assign or_ln42_1_fu_4367_p2 = (icmp_ln42_3_fu_4321_p2 | icmp_ln42_2_reg_14516);

assign or_ln42_2_fu_4372_p2 = (or_ln42_fu_4363_p2 | or_ln42_1_fu_4367_p2);

assign or_ln42_3_fu_4510_p2 = (icmp_ln42_5_reg_14576 | icmp_ln42_4_reg_14553);

assign or_ln42_4_fu_4514_p2 = (icmp_ln42_7_fu_4504_p2 | icmp_ln42_6_fu_4482_p2);

assign or_ln42_5_fu_4520_p2 = (or_ln42_4_fu_4514_p2 | or_ln42_3_fu_4510_p2);

assign or_ln42_6_fu_4526_p2 = (or_ln42_5_fu_4520_p2 | or_ln42_2_reg_14560);

assign or_ln42_fu_4363_p2 = (icmp_ln42_reg_14354 | icmp_ln42_1_reg_14507);

assign or_ln_fu_4753_p3 = {{1'd1}, {tmp_81_reg_14301}};

assign out_r_TDATA = {{{{{{{{select_ln177_15_fu_3968_p3}, {select_ln177_14_fu_3960_p3}}, {select_ln177_13_fu_3952_p3}}, {select_ln177_12_fu_3944_p3}}, {select_ln177_11_fu_3936_p3}}, {select_ln177_10_fu_3928_p3}}, {select_ln177_9_fu_3920_p3}}, {select_ln177_8_fu_3912_p3}};

assign out_r_TKEEP = 16'd65535;

assign out_r_TLAST = tmp_last_V_reg_16110;

assign out_r_TSTRB = 16'd0;

assign select_ln115_1_fu_7641_p3 = ((icmp_ln115_1_fu_7636_p2[0:0] === 1'b1) ? add_ln106_5_reg_15514 : l1_maxes_1);

assign select_ln115_2_fu_8093_p3 = ((icmp_ln115_2_fu_8088_p2[0:0] === 1'b1) ? add_ln106_6_reg_16387 : l1_maxes_2);

assign select_ln115_3_fu_7443_p3 = ((icmp_ln115_3_fu_7438_p2[0:0] === 1'b1) ? add_ln106_7_reg_15494 : l1_maxes_3);

assign select_ln115_fu_7625_p3 = ((icmp_ln115_fu_7620_p2[0:0] === 1'b1) ? add_ln106_4_reg_15508 : l1_maxes_0);

assign select_ln128_1_fu_8135_p3 = ((icmp_ln128_reg_15556[0:0] === 1'b1) ? select_ln132_fu_8127_p3 : l2_write_row_offset_2_reg_15500);

assign select_ln128_fu_7496_p3 = ((icmp_ln128_fu_7490_p2[0:0] === 1'b1) ? 16'd1 : add_ln127_fu_7484_p2);

assign select_ln132_fu_8127_p3 = ((icmp_ln132_fu_8121_p2[0:0] === 1'b1) ? 8'd0 : add_ln131_fu_8116_p2);

assign select_ln139_1_fu_8160_p3 = ((icmp_ln139_reg_15747[0:0] === 1'b1) ? select_ln143_fu_8152_p3 : l1_read_row_offset_l_1_reg_14628);

assign select_ln139_fu_7585_p3 = ((icmp_ln139_fu_7579_p2[0:0] === 1'b1) ? 16'd0 : add_ln138_fu_7573_p2);

assign select_ln143_fu_8152_p3 = ((icmp_ln143_fu_8146_p2[0:0] === 1'b1) ? 8'd0 : add_ln142_fu_8141_p2);

assign select_ln153_10_fu_8761_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_50_fu_8739_p8 : tmp_51_fu_8750_p8);

assign select_ln153_11_fu_8243_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_52_fu_8215_p8 : tmp_53_fu_8226_p8);

assign select_ln153_12_fu_11890_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_54_fu_11868_p8 : tmp_55_fu_11879_p8);

assign select_ln153_15_fu_11919_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_60_fu_11897_p8 : tmp_61_fu_11908_p8);

assign select_ln153_16_fu_11947_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_62_fu_11936_p8 : tmp_61_fu_11908_p8);

assign select_ln153_17_fu_11975_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_62_fu_11936_p8 : tmp_63_fu_11964_p8);

assign select_ln153_19_fu_13364_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_66_reg_17766 : grp_fu_3503_p8);

assign select_ln153_1_fu_8188_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_32_fu_8166_p8 : tmp_33_fu_8177_p8);

assign select_ln153_23_fu_13416_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? grp_fu_3521_p8 : tmp_73_fu_13405_p8);

assign select_ln153_24_fu_8790_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_74_fu_8768_p8 : tmp_75_fu_8779_p8);

assign select_ln153_25_fu_8808_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_76_fu_8797_p8 : tmp_75_fu_8779_p8);

assign select_ln153_26_fu_8837_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_77_fu_8815_p8 : tmp_78_fu_8826_p8);

assign select_ln153_2_fu_8506_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_34_fu_8484_p8 : tmp_35_fu_8495_p8);

assign select_ln153_3_fu_7985_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_36_fu_7955_p8 : tmp_37_fu_7967_p8);

assign select_ln153_4_fu_8547_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_38_fu_8525_p8 : tmp_39_fu_8536_p8);

assign select_ln153_5_fu_8296_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_40_fu_8274_p8 : tmp_41_fu_8285_p8);

assign select_ln153_6_fu_8638_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_42_fu_8616_p8 : tmp_43_fu_8627_p8);

assign select_ln153_7_fu_8703_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_44_fu_8681_p8 : tmp_45_fu_8692_p8);

assign select_ln153_8_fu_8732_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_46_fu_8710_p8 : tmp_47_fu_8721_p8);

assign select_ln153_9_fu_8335_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_48_fu_8313_p8 : tmp_49_fu_8324_p8);

assign select_ln153_fu_8380_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_30_fu_8352_p8 : tmp_31_fu_8369_p8);

assign select_ln160_fu_7992_p3 = ((tmp_86_reg_15989[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln161_1_fu_8029_p3 = ((icmp_ln161_1_fu_8005_p2[0:0] === 1'b1) ? add_ln161_1_fu_8023_p2 : add_ln163_1_fu_8017_p2);

assign select_ln161_2_fu_8076_p3 = ((icmp_ln161_2_fu_8058_p2[0:0] === 1'b1) ? add_ln161_2_fu_8070_p2 : add_ln163_2_fu_8064_p2);

assign select_ln161_fu_7947_p3 = ((icmp_ln161_fu_7929_p2[0:0] === 1'b1) ? add_ln161_fu_7941_p2 : add_ln163_fu_7935_p2);

assign select_ln171_100_fu_12375_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_137_fu_12371_p1 : zext_ln171_149_fu_12350_p1);

assign select_ln171_101_fu_12410_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_104_fu_12404_p2 : zext_ln171_152_fu_12389_p1);

assign select_ln171_102_fu_12445_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_140_fu_12441_p1 : zext_ln171_155_fu_12431_p1);

assign select_ln171_103_fu_12469_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_106_fu_12463_p2 : zext_ln171_155_fu_12431_p1);

assign select_ln171_104_fu_12510_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_143_fu_12506_p1 : sub_ln171_107_fu_12480_p2);

assign select_ln171_105_fu_12525_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_157_fu_12486_p1 : sext_ln171_145_fu_12521_p1);

assign select_ln171_106_fu_12200_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_131_fu_12072_p1 : shl_ln171_45_fu_12137_p3);

assign select_ln171_107_fu_12536_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd0 : mul_ln171_29_reg_17655);

assign select_ln171_108_fu_12580_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_111_fu_12574_p2 : sub_ln171_110_fu_12557_p2);

assign select_ln171_109_fu_12591_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 9'd0 : sub_ln171_112_reg_17660);

assign select_ln171_10_fu_9123_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_13_fu_9118_p2 : sub_ln171_12_fu_9113_p2);

assign select_ln171_111_fu_12610_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? mul_ln171_30_fu_12604_p2 : 13'd0);

assign select_ln171_112_fu_13548_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_116_fu_13543_p2 : sub_ln171_114_fu_13527_p2);

assign select_ln171_113_fu_13569_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_169_fu_13523_p1 : sub_ln171_117_fu_13563_p2);

assign select_ln171_114_fu_13580_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? shl_ln171_57_fu_13512_p3 : 12'd0);

assign select_ln171_115_fu_12669_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_172_fu_12621_p1 : sub_ln171_120_fu_12663_p2);

assign select_ln171_116_fu_12712_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_158_fu_12708_p1 : sub_ln171_121_fu_12696_p2);

assign select_ln171_117_fu_12755_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_124_fu_12749_p2 : sext_ln171_160_fu_12745_p1);

assign select_ln171_118_fu_13242_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_126_fu_13237_p2 : sub_ln171_125_fu_13231_p2);

assign select_ln171_119_fu_13622_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_184_fu_13609_p1 : add_ln171_28_fu_13616_p2);

assign select_ln171_11_fu_9167_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_15_fu_9163_p1 : zext_ln171_22_fu_9144_p1);

assign select_ln171_120_fu_13643_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_164_fu_13639_p1 : zext_ln171_187_fu_13629_p1);

assign select_ln171_121_fu_13253_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_183_fu_13227_p1 : mul_ln171_32_reg_17776);

assign select_ln171_122_fu_12820_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_168_fu_12816_p1 : sub_ln171_129_fu_12792_p2);

assign select_ln171_123_fu_12831_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 11'd0 : shl_ln171_65_fu_12770_p3);

assign select_ln171_124_fu_12854_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? tmp_90_fu_12842_p3 : zext_ln171_192_fu_12850_p1);

assign select_ln171_126_fu_13286_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? mul_ln171_34_fu_13281_p2 : sext_ln171_170_fu_13277_p1);

assign select_ln171_127_fu_13692_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_134_fu_13686_p2 : sub_ln171_133_fu_13680_p2);

assign select_ln171_128_fu_13723_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 12'd0 : add_ln171_29_fu_13717_p2);

assign select_ln171_129_fu_13758_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_135_fu_13752_p2 : zext_ln171_201_fu_13737_p1);

assign select_ln171_12_fu_9192_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? mul_ln171_4_reg_16775 : sext_ln171_17_fu_9188_p1);

assign select_ln171_130_fu_10809_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_208_fu_10805_p1 : sub_ln171_136_fu_10789_p2);

assign select_ln171_131_fu_10894_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_209_fu_10890_p1 : sub_ln171_137_fu_10884_p2);

assign select_ln171_132_fu_10973_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_136_fu_10789_p2 : zext_ln171_210_fu_10969_p1);

assign select_ln171_133_fu_11032_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? shl_ln171_74_fu_11025_p3 : zext_ln171_211_fu_11022_p1);

assign select_ln171_134_fu_11065_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_139_fu_11059_p2 : sub_ln171_138_fu_11049_p2);

assign select_ln171_135_fu_11161_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_216_fu_11157_p1 : sub_ln171_141_fu_11144_p2);

assign select_ln171_136_fu_11244_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_218_fu_11234_p1 : sub_ln171_142_fu_11238_p2);

assign select_ln171_13_fu_9207_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_17_fu_9202_p2 : zext_ln171_20_fu_9099_p1);

assign select_ln171_14_fu_9228_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_18_fu_9222_p2 : sext_ln171_20_fu_9218_p1);

assign select_ln171_15_fu_9249_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_12_fu_9113_p2 : sub_ln171_19_fu_9243_p2);

assign select_ln171_16_fu_8599_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? mul_ln171_5_fu_8594_p2 : sext_ln171_23_fu_8590_p1);

assign select_ln171_17_fu_9303_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_22_fu_9297_p2 : sext_ln171_24_fu_9271_p1);

assign select_ln171_18_fu_9343_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_24_fu_9338_p2 : sext_ln171_27_fu_9334_p1);

assign select_ln171_19_fu_9356_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd0 : sub_ln171_25_fu_9350_p2);

assign select_ln171_1_fu_8910_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_7_fu_8906_p1 : sub_ln171_2_fu_8883_p2);

assign select_ln171_20_fu_9373_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_26_fu_9367_p2 : 9'd0);

assign select_ln171_21_fu_9394_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 10'd0 : sub_ln171_27_fu_9388_p2);

assign select_ln171_22_fu_9429_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_29_fu_9423_p2 : sext_ln171_33_fu_9419_p1);

assign select_ln171_24_fu_9459_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_30_fu_9453_p2 : zext_ln171_37_fu_9449_p1);

assign select_ln171_25_fu_9514_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_37_fu_9510_p1 : sub_ln171_31_fu_9487_p2);

assign select_ln171_26_fu_9548_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_33_fu_9543_p2 : zext_ln171_43_fu_9535_p1);

assign select_ln171_27_fu_9565_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_37_fu_9510_p1 : sub_ln171_34_fu_9559_p2);

assign select_ln171_28_fu_9586_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? mul_ln171_8_reg_17288 : sext_ln171_42_fu_9582_p1);

assign select_ln171_29_fu_9607_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? shl_ln171_13_fu_9493_p3 : zext_ln171_38_fu_9470_p1);

assign select_ln171_2_fu_8948_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_4_fu_8942_p2 : sub_ln171_3_fu_8936_p2);

assign select_ln171_30_fu_9630_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_37_fu_9624_p2 : zext_ln171_41_fu_9500_p1);

assign select_ln171_31_fu_9675_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 12'd0 : sub_ln171_38_fu_9658_p2);

assign select_ln171_32_fu_9737_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_54_fu_9733_p1 : sub_ln171_41_fu_9720_p2);

assign select_ln171_33_fu_9767_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_56_fu_9763_p1 : sub_ln171_42_fu_9748_p2);

assign select_ln171_34_fu_9788_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_49_fu_9784_p1 : zext_ln171_56_fu_9763_p1);

assign select_ln171_35_fu_9809_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_44_fu_9803_p2 : 13'd0);

assign select_ln171_37_fu_9839_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_46_fu_9833_p2 : sext_ln171_52_fu_9829_p1);

assign select_ln171_38_fu_9850_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_59_reg_16962 : mul_ln171_10_reg_17303);

assign select_ln171_39_fu_9902_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_47_fu_9897_p2 : zext_ln171_63_fu_9882_p1);

assign select_ln171_3_fu_13184_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_4_fu_13181_p1 : sub_ln171_2_reg_17374);

assign select_ln171_40_fu_9919_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_48_fu_9913_p2 : mul_ln171_11_reg_16971);

assign select_ln171_41_fu_9960_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_66_fu_9956_p1 : sext_ln171_57_fu_9935_p1);

assign select_ln171_42_fu_9997_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_59_fu_9993_p1 : sub_ln171_50_fu_9971_p2);

assign select_ln171_43_fu_10032_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_53_fu_10026_p2 : sext_ln171_61_fu_10022_p1);

assign select_ln171_44_fu_13354_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd8187 : 13'd8181);

assign select_ln171_45_fu_10053_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_63_fu_9882_p1 : sext_ln171_63_fu_10049_p1);

assign select_ln171_46_fu_11291_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_56_reg_17409 : sext_ln171_64_fu_11288_p1);

assign select_ln171_48_fu_10136_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_57_fu_10130_p2 : sext_ln171_66_fu_10115_p1);

assign select_ln171_4_fu_8477_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd8178 : 13'd8181);

assign select_ln171_50_fu_10179_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_79_fu_10175_p1 : sext_ln171_70_fu_10165_p1);

assign select_ln171_51_fu_10201_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_61_fu_10196_p2 : sub_ln171_60_fu_10190_p2);

assign select_ln171_52_fu_10217_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_62_fu_10212_p2 : zext_ln171_77_fu_10111_p1);

assign select_ln171_53_fu_10269_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_64_fu_10263_p2 : zext_ln171_81_fu_10238_p1);

assign select_ln171_54_fu_10305_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_85_fu_10301_p1 : sub_ln171_65_fu_10295_p2);

assign select_ln171_55_fu_10355_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_68_fu_10349_p2 : sub_ln171_66_fu_10322_p2);

assign select_ln171_56_fu_10376_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_79_fu_10372_p1 : sub_ln171_68_fu_10349_p2);

assign select_ln171_57_fu_10403_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_81_fu_10399_p1 : sub_ln171_70_fu_10387_p2);

assign select_ln171_58_fu_10468_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_87_fu_10464_p1 : sub_ln171_72_fu_10458_p2);

assign select_ln171_59_fu_10485_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_73_fu_10479_p2 : zext_ln171_84_fu_10291_p1);

assign select_ln171_5_fu_8971_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? mul_ln171_2_reg_17229 : zext_ln171_8_reg_17222);

assign select_ln171_60_fu_10496_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? shl_ln171_28_fu_10328_p3 : zext_ln171_82_fu_10249_p1);

assign select_ln171_61_fu_11363_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_92_fu_11359_p1 : zext_ln171_92_fu_11338_p1);

assign select_ln171_62_fu_11395_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? add_ln171_18_fu_11389_p2 : zext_ln171_94_fu_11381_p1);

assign select_ln171_65_fu_11420_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_99_fu_11416_p1 : shl_ln171_29_fu_11321_p3);

assign select_ln171_67_fu_11458_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_78_fu_11452_p2 : zext_ln171_92_fu_11338_p1);

assign select_ln171_69_fu_11495_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_103_reg_17133 : sub_ln171_80_fu_11490_p2);

assign select_ln171_6_fu_8976_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd0 : sub_ln171_3_fu_8936_p2);

assign select_ln171_70_fu_11514_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_80_fu_11490_p2 : zext_ln171_106_fu_11510_p1);

assign select_ln171_72_fu_11538_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? mul_ln171_20_reg_17440 : sext_ln171_101_fu_11534_p1);

assign select_ln171_73_fu_11550_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 12'd0 : sub_ln171_82_fu_11544_p2);

assign select_ln171_75_fu_11584_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_84_fu_11578_p2 : sub_ln171_83_fu_11561_p2);

assign select_ln171_76_fu_11591_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_107_reg_17450 : sub_ln171_85_reg_17445);

assign select_ln171_77_fu_10601_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_112_fu_10567_p1 : shl_ln171_35_fu_10545_p3);

assign select_ln171_78_fu_10632_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_88_fu_10626_p2 : zext_ln171_109_fu_10542_p1);

assign select_ln171_7_fu_9008_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_8_fu_9002_p2 : sext_ln171_8_fu_8998_p1);

assign select_ln171_80_fu_10667_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_118_fu_10663_p1 : sext_ln171_112_fu_10652_p1);

assign select_ln171_81_fu_13395_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd3 : 13'd8179);

assign select_ln171_82_fu_10678_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 9'd0 : sub_ln171_89_fu_10646_p2);

assign select_ln171_83_fu_10699_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_85_fu_10571_p2 : sub_ln171_90_fu_10693_p2);

assign select_ln171_84_fu_11620_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_120_fu_11600_p1 : add_ln171_20_fu_11614_p2);

assign select_ln171_85_fu_11658_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_116_fu_11654_p1 : sub_ln171_91_fu_11642_p2);

assign select_ln171_86_fu_11700_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_127_fu_11696_p1 : sub_ln171_93_fu_11684_p2);

assign select_ln171_87_fu_12022_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? mul_ln171_25_reg_17571 : sext_ln171_119_fu_12018_p1);

assign select_ln171_88_fu_13961_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 13'd9 : 13'd8181);

assign select_ln171_89_fu_12053_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_93_reg_17566 : sext_ln171_121_fu_12049_p1);

assign select_ln171_8_fu_9019_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 12'd0 : mul_ln171_3_reg_17050);

assign select_ln171_91_fu_12063_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_119_fu_12018_p1 : mul_ln171_25_reg_17571);

assign select_ln171_92_fu_12116_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_125_fu_12112_p1 : sub_ln171_96_fu_12089_p2);

assign select_ln171_93_fu_12158_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_136_fu_12154_p1 : sext_ln171_127_fu_12133_p1);

assign select_ln171_94_fu_12189_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_137_fu_12185_p1 : sext_ln171_129_fu_12175_p1);

assign select_ln171_96_fu_12249_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_101_fu_12243_p2 : sext_ln171_133_fu_12228_p1);

assign select_ln171_97_fu_12260_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sext_ln171_129_fu_12175_p1 : zext_ln171_137_fu_12185_p1);

assign select_ln171_98_fu_13968_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? shl_ln171_45_reg_17685 : 9'd0);

assign select_ln171_99_fu_12319_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? zext_ln171_146_fu_12315_p1 : sub_ln171_102_fu_12291_p2);

assign select_ln171_9_fu_9081_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? sub_ln171_10_fu_9075_p2 : sext_ln171_10_fu_9049_p1);

assign select_ln171_fu_8567_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? mul_ln171_1_reg_17154 : sext_ln171_fu_8563_p1);

assign select_ln177_10_fu_3928_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? select_ln181_2_fu_3845_p3 : l2_maxes_2);

assign select_ln177_11_fu_3936_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? select_ln181_3_fu_3857_p3 : l2_maxes_3);

assign select_ln177_12_fu_3944_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? select_ln181_4_fu_3869_p3 : l2_maxes_4);

assign select_ln177_13_fu_3952_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? select_ln181_5_fu_3881_p3 : l2_maxes_5);

assign select_ln177_14_fu_3960_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? select_ln181_6_fu_3893_p3 : l2_maxes_6);

assign select_ln177_15_fu_3968_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? select_ln181_7_fu_3905_p3 : l2_maxes_7);

assign select_ln177_1_fu_13149_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 16'd0 : add_ln171_67_fu_13112_p2);

assign select_ln177_2_fu_13156_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 16'd0 : add_ln171_85_fu_13125_p2);

assign select_ln177_3_fu_13905_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 16'd0 : add_ln171_103_fu_13860_p2);

assign select_ln177_4_fu_14061_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 16'd0 : add_ln171_112_fu_14029_p2);

assign select_ln177_5_fu_13948_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 16'd0 : add_ln171_130_fu_13922_p2);

assign select_ln177_6_fu_14002_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 16'd0 : add_ln171_144_fu_13996_p2);

assign select_ln177_7_fu_14068_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 16'd0 : add_ln171_145_fu_14056_p2);

assign select_ln177_8_fu_3912_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? select_ln181_fu_3821_p3 : l2_maxes_0);

assign select_ln177_9_fu_3920_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? select_ln181_1_fu_3833_p3 : l2_maxes_1);

assign select_ln177_fu_13142_p3 = ((trunc_ln151_1_reg_15803[0:0] === 1'b1) ? 16'd0 : add_ln171_48_fu_13098_p2);

assign select_ln181_1_fu_3833_p3 = ((icmp_ln181_1_fu_3828_p2[0:0] === 1'b1) ? add_ln171_67_reg_17787 : l2_maxes_1);

assign select_ln181_2_fu_3845_p3 = ((icmp_ln181_2_fu_3840_p2[0:0] === 1'b1) ? add_ln171_85_reg_17793 : l2_maxes_2);

assign select_ln181_3_fu_3857_p3 = ((icmp_ln181_3_fu_3852_p2[0:0] === 1'b1) ? add_ln171_103_reg_17897 : l2_maxes_3);

assign select_ln181_4_fu_3869_p3 = ((icmp_ln181_4_fu_3864_p2[0:0] === 1'b1) ? add_ln171_112_reg_17940 : l2_maxes_4);

assign select_ln181_5_fu_3881_p3 = ((icmp_ln181_5_fu_3876_p2[0:0] === 1'b1) ? add_ln171_130_reg_17913 : l2_maxes_5);

assign select_ln181_6_fu_3893_p3 = ((icmp_ln181_6_fu_3888_p2[0:0] === 1'b1) ? add_ln171_144_reg_17929 : l2_maxes_6);

assign select_ln181_7_fu_3905_p3 = ((icmp_ln181_7_fu_3900_p2[0:0] === 1'b1) ? add_ln171_145_reg_17946 : l2_maxes_7);

assign select_ln181_fu_3821_p3 = ((icmp_ln181_fu_3816_p2[0:0] === 1'b1) ? add_ln171_48_reg_17781 : l2_maxes_0);

assign select_ln203_fu_7802_p3 = ((icmp_ln203_fu_7796_p2[0:0] === 1'b1) ? 16'd0 : add_ln202_fu_7790_p2);

assign select_ln207_fu_14098_p3 = ((icmp_ln207_fu_14092_p2[0:0] === 1'b1) ? 8'd0 : add_ln206_fu_14087_p2);

assign select_ln216_1_fu_8437_p3 = ((icmp_ln216_reg_14313[0:0] === 1'b1) ? select_ln220_fu_8418_p3 : ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_3426);

assign select_ln216_2_fu_8449_p3 = ((icmp_ln216_reg_14313[0:0] === 1'b1) ? add_ln221_fu_8426_p2 : ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3448);

assign select_ln216_fu_3675_p3 = ((icmp_ln216_fu_3669_p2[0:0] === 1'b1) ? 32'd512 : add_ln215_fu_3663_p2);

assign select_ln220_fu_8418_p3 = ((icmp_ln220_fu_8412_p2[0:0] === 1'b1) ? 8'd0 : add_ln219_fu_8406_p2);

assign select_ln225_1_fu_4050_p3 = ((icmp_ln225_reg_16120[0:0] === 1'b1) ? 8'd0 : ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3283_p4);

assign select_ln225_fu_7828_p3 = ((icmp_ln225_fu_7822_p2[0:0] === 1'b1) ? 32'd1024 : add_ln224_fu_7816_p2);

assign select_ln42_10_fu_4476_p3 = ((icmp_ln42_5_reg_14576[0:0] === 1'b1) ? add_ln45_5_fu_4471_p2 : select_ln42_8_reg_14565);

assign select_ln42_11_fu_4432_p3 = ((icmp_ln42_5_fu_4426_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_5_fu_4420_p2);

assign select_ln42_12_fu_4571_p3 = ((icmp_ln42_6_reg_14599[0:0] === 1'b1) ? add_ln45_6_fu_4566_p2 : select_ln42_10_reg_14592);

assign select_ln42_13_fu_4487_p3 = ((icmp_ln42_6_fu_4482_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_6_reg_14586);

assign select_ln42_14_fu_4583_p3 = ((icmp_ln42_7_reg_14608[0:0] === 1'b1) ? add_ln45_7_fu_4577_p2 : select_ln42_12_fu_4571_p3);

assign select_ln42_15_fu_4531_p3 = ((icmp_ln42_7_fu_4504_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_7_fu_4498_p2);

assign select_ln42_1_fu_4086_p3 = ((icmp_ln42_fu_4068_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_fu_4063_p2);

assign select_ln42_2_fu_4217_p3 = ((icmp_ln42_1_fu_4207_p2[0:0] === 1'b1) ? add_ln45_1_fu_4212_p2 : select_ln42_reg_14359);

assign select_ln42_3_fu_4224_p3 = ((icmp_ln42_1_fu_4207_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_1_reg_14369);

assign select_ln42_4_fu_4275_p3 = ((icmp_ln42_2_fu_4263_p2[0:0] === 1'b1) ? add_ln45_2_fu_4269_p2 : select_ln42_2_fu_4217_p3);

assign select_ln42_5_fu_4283_p3 = ((icmp_ln42_2_fu_4263_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_2_fu_4257_p2);

assign select_ln42_6_fu_4332_p3 = ((icmp_ln42_3_fu_4321_p2[0:0] === 1'b1) ? add_ln45_3_fu_4327_p2 : select_ln42_4_reg_14521);

assign select_ln42_7_fu_4339_p3 = ((icmp_ln42_3_fu_4321_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_3_fu_4316_p2);

assign select_ln42_8_fu_4404_p3 = ((icmp_ln42_4_reg_14553[0:0] === 1'b1) ? add_ln45_4_fu_4399_p2 : select_ln42_6_reg_14537);

assign select_ln42_9_fu_4410_p3 = ((icmp_ln42_4_reg_14553[0:0] === 1'b1) ? 8'd0 : add_ln41_4_reg_14548);

assign select_ln42_fu_4079_p3 = ((icmp_ln42_fu_4068_p2[0:0] === 1'b1) ? add_ln45_fu_4074_p2 : l1_write_col_offset_s_reg_14321);

assign select_ln61_fu_3704_p3 = ((icmp_ln61_fu_3698_p2[0:0] === 1'b1) ? 8'd0 : grp_fu_3458_p2);

assign select_ln80_fu_4708_p3 = ((tmp_81_reg_14301[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln81_1_fu_4745_p3 = ((icmp_ln81_1_fu_4721_p2[0:0] === 1'b1) ? add_ln81_1_fu_4739_p2 : add_ln83_1_fu_4733_p2);

assign select_ln81_2_fu_4792_p3 = ((icmp_ln81_2_fu_4774_p2[0:0] === 1'b1) ? add_ln81_2_fu_4786_p2 : add_ln83_2_fu_4780_p2);

assign select_ln81_fu_4655_p3 = ((icmp_ln81_fu_4637_p2[0:0] === 1'b1) ? add_ln81_fu_4649_p2 : add_ln83_fu_4643_p2);

assign sext_ln106_10_fu_7402_p1 = $signed(add_ln106_21_reg_15474);

assign sext_ln106_11_fu_7411_p1 = $signed(add_ln106_22_fu_7405_p2);

assign sext_ln106_12_fu_7250_p1 = $signed(add_ln106_27_reg_15389);

assign sext_ln106_13_fu_7888_p1 = $signed(add_ln106_28_reg_15484);

assign sext_ln106_14_fu_7607_p1 = $signed(add_ln106_31_reg_15520);

assign sext_ln106_15_fu_7891_p1 = $signed(add_ln106_32_reg_15753);

assign sext_ln106_16_fu_7259_p1 = $signed(add_ln106_34_reg_15394);

assign sext_ln106_17_fu_7262_p1 = $signed(add_ln106_36_reg_15399);

assign sext_ln106_18_fu_7845_p1 = $signed(add_ln106_37_reg_15489);

assign sext_ln106_19_fu_7848_p1 = add_ln106_38_reg_15758;

assign sext_ln106_1_fu_7354_p1 = $signed(add_ln106_1_reg_15459);

assign sext_ln106_20_fu_7863_p1 = $signed(add_ln106_41_fu_7857_p2);

assign sext_ln106_21_fu_7900_p1 = $signed(add_ln106_42_reg_16126);

assign sext_ln106_22_fu_7271_p1 = $signed(add_ln106_43_reg_15409);

assign sext_ln106_23_fu_7280_p1 = $signed(add_ln106_44_fu_7274_p2);

assign sext_ln106_24_fu_7284_p1 = $signed(add_ln106_45_reg_15414);

assign sext_ln106_25_fu_7299_p1 = $signed(add_ln106_49_reg_15419);

assign sext_ln106_26_fu_7302_p1 = $signed(add_ln106_52_reg_15424);

assign sext_ln106_27_fu_7311_p1 = $signed(add_ln106_53_fu_7305_p2);

assign sext_ln106_2_fu_7369_p1 = $signed(add_ln106_9_reg_15464);

assign sext_ln106_3_fu_7378_p1 = $signed(add_ln106_10_fu_7372_p2);

assign sext_ln106_4_fu_6735_p1 = $signed(add_ln106_12_reg_15207);

assign sext_ln106_5_fu_7220_p1 = $signed(add_ln106_14_reg_15374);

assign sext_ln106_6_fu_6756_p1 = $signed(add_ln106_15_fu_6750_p2);

assign sext_ln106_7_fu_6776_p1 = $signed(add_ln106_17_fu_6770_p2);

assign sext_ln106_8_fu_7223_p1 = $signed(add_ln106_18_reg_15379);

assign sext_ln106_9_fu_7388_p1 = $signed(add_ln106_19_reg_15469);

assign sext_ln106_fu_7351_p1 = $signed(add_ln106_reg_15454);

assign sext_ln171_100_fu_12003_p1 = mul_ln171_19_reg_17142;

assign sext_ln171_101_fu_11534_p1 = $signed(sub_ln171_81_fu_11528_p2);

assign sext_ln171_102_fu_12006_p1 = $signed(select_ln171_72_reg_17556);

assign sext_ln171_103_fu_11557_p1 = $signed(select_ln171_73_fu_11550_p3);

assign sext_ln171_104_fu_13361_p1 = mul_ln171_21_reg_17804;

assign sext_ln171_105_fu_13392_p1 = mul_ln171_22_reg_17834;

assign sext_ln171_106_fu_13042_p1 = $signed(select_ln171_75_reg_17561);

assign sext_ln171_107_fu_10594_p1 = $signed(sub_ln171_86_fu_10588_p2);

assign sext_ln171_108_fu_11596_p1 = $signed(select_ln171_76_fu_11591_p3);

assign sext_ln171_109_fu_10618_p1 = $signed(sub_ln171_87_fu_10612_p2);

assign sext_ln171_10_fu_9049_p1 = $signed(sub_ln171_9_fu_9043_p2);

assign sext_ln171_110_fu_10639_p1 = $signed(select_ln171_78_fu_10632_p3);

assign sext_ln171_111_fu_13204_p1 = mul_ln171_23_reg_17761;

assign sext_ln171_112_fu_10652_p1 = sub_ln171_89_fu_10646_p2;

assign sext_ln171_113_fu_10674_p1 = $signed(select_ln171_80_fu_10667_p3);

assign sext_ln171_114_fu_10685_p1 = $signed(select_ln171_82_fu_10678_p3);

assign sext_ln171_115_fu_10706_p1 = $signed(select_ln171_83_fu_10699_p3);

assign sext_ln171_116_fu_11654_p1 = $signed(sub_ln171_92_fu_11648_p2);

assign sext_ln171_117_fu_11665_p1 = $signed(select_ln171_85_fu_11658_p3);

assign sext_ln171_118_fu_11707_p1 = $signed(select_ln171_86_fu_11700_p3);

assign sext_ln171_119_fu_12018_p1 = $signed(sub_ln171_94_fu_12012_p2);

assign sext_ln171_11_fu_9088_p1 = $signed(select_ln171_9_fu_9081_p3);

assign sext_ln171_120_fu_12028_p1 = $signed(select_ln171_87_fu_12022_p3);

assign sext_ln171_121_fu_12049_p1 = $signed(sub_ln171_95_fu_12043_p2);

assign sext_ln171_122_fu_12059_p1 = $signed(select_ln171_89_fu_12053_p3);

assign sext_ln171_123_fu_11716_p1 = mul_ln171_27_reg_16991;

assign sext_ln171_124_fu_13052_p1 = $signed(select_ln171_91_reg_17680);

assign sext_ln171_125_fu_12112_p1 = $signed(sub_ln171_97_fu_12106_p2);

assign sext_ln171_126_fu_12123_p1 = $signed(select_ln171_92_fu_12116_p3);

assign sext_ln171_127_fu_12133_p1 = $signed(sub_ln171_98_fu_12127_p2);

assign sext_ln171_128_fu_12165_p1 = $signed(select_ln171_93_fu_12158_p3);

assign sext_ln171_129_fu_12175_p1 = sub_ln171_99_fu_12169_p2;

assign sext_ln171_12_fu_9109_p1 = $signed(sub_ln171_11_fu_9103_p2);

assign sext_ln171_130_fu_12196_p1 = $signed(select_ln171_94_fu_12189_p3);

assign sext_ln171_131_fu_12217_p1 = $signed(sub_ln171_100_fu_12211_p2);

assign sext_ln171_132_fu_12221_p1 = sub_ln171_99_fu_12169_p2;

assign sext_ln171_133_fu_12228_p1 = sub_ln171_96_fu_12089_p2;

assign sext_ln171_134_fu_12256_p1 = $signed(select_ln171_96_fu_12249_p3);

assign sext_ln171_135_fu_12267_p1 = $signed(select_ln171_97_fu_12260_p3);

assign sext_ln171_136_fu_12326_p1 = $signed(select_ln171_99_fu_12319_p3);

assign sext_ln171_137_fu_12371_p1 = sub_ln171_103_fu_12365_p2;

assign sext_ln171_138_fu_12382_p1 = $signed(select_ln171_100_fu_12375_p3);

assign sext_ln171_139_fu_12417_p1 = $signed(select_ln171_101_fu_12410_p3);

assign sext_ln171_13_fu_9130_p1 = $signed(select_ln171_10_fu_9123_p3);

assign sext_ln171_140_fu_12441_p1 = $signed(sub_ln171_105_fu_12435_p2);

assign sext_ln171_141_fu_12476_p1 = $signed(select_ln171_103_fu_12469_p3);

assign sext_ln171_142_fu_12496_p1 = $signed(sub_ln171_108_fu_12490_p2);

assign sext_ln171_143_fu_12506_p1 = $signed(sub_ln171_109_fu_12500_p2);

assign sext_ln171_144_fu_12517_p1 = $signed(select_ln171_104_fu_12510_p3);

assign sext_ln171_145_fu_12521_p1 = sub_ln171_103_fu_12365_p2;

assign sext_ln171_146_fu_12532_p1 = $signed(select_ln171_105_fu_12525_p3);

assign sext_ln171_147_fu_12542_p1 = $signed(select_ln171_107_fu_12536_p3);

assign sext_ln171_148_fu_12587_p1 = $signed(select_ln171_108_fu_12580_p3);

assign sext_ln171_149_fu_12597_p1 = $signed(select_ln171_109_fu_12591_p3);

assign sext_ln171_14_fu_9154_p1 = $signed(sub_ln171_14_fu_9148_p2);

assign sext_ln171_150_fu_13501_p1 = $signed(sub_ln171_113_fu_13495_p2);

assign sext_ln171_151_fu_12617_p1 = $signed(select_ln171_111_fu_12610_p3);

assign sext_ln171_152_fu_13539_p1 = $signed(sub_ln171_115_fu_13533_p2);

assign sext_ln171_153_fu_13555_p1 = $signed(select_ln171_112_fu_13548_p3);

assign sext_ln171_154_fu_13576_p1 = $signed(select_ln171_113_fu_13569_p3);

assign sext_ln171_155_fu_13597_p1 = $signed(sub_ln171_118_fu_13591_p2);

assign sext_ln171_156_fu_12647_p1 = $signed(sub_ln171_119_fu_12641_p2);

assign sext_ln171_157_fu_12676_p1 = $signed(select_ln171_115_fu_12669_p3);

assign sext_ln171_158_fu_12708_p1 = $signed(sub_ln171_122_fu_12702_p2);

assign sext_ln171_159_fu_12719_p1 = $signed(select_ln171_116_fu_12712_p3);

assign sext_ln171_15_fu_9163_p1 = $signed(sub_ln171_15_fu_9158_p2);

assign sext_ln171_160_fu_12745_p1 = $signed(sub_ln171_123_fu_12739_p2);

assign sext_ln171_161_fu_12762_p1 = $signed(select_ln171_117_fu_12755_p3);

assign sext_ln171_162_fu_13830_p1 = mul_ln171_31_reg_17854;

assign sext_ln171_163_fu_13249_p1 = $signed(select_ln171_118_fu_13242_p3);

assign sext_ln171_164_fu_13639_p1 = $signed(sub_ln171_127_fu_13633_p2);

assign sext_ln171_165_fu_13650_p1 = $signed(select_ln171_120_fu_13643_p3);

assign sext_ln171_166_fu_13654_p1 = $signed(select_ln171_121_reg_17814);

assign sext_ln171_167_fu_12788_p1 = $signed(sub_ln171_128_fu_12782_p2);

assign sext_ln171_168_fu_12816_p1 = $signed(sub_ln171_130_fu_12810_p2);

assign sext_ln171_169_fu_12827_p1 = $signed(select_ln171_122_fu_12820_p3);

assign sext_ln171_16_fu_9174_p1 = $signed(select_ln171_11_fu_9167_p3);

assign sext_ln171_170_fu_13277_p1 = $signed(sub_ln171_132_fu_13271_p2);

assign sext_ln171_171_fu_13293_p1 = $signed(select_ln171_126_fu_13286_p3);

assign sext_ln171_172_fu_13699_p1 = $signed(select_ln171_127_fu_13692_p3);

assign sext_ln171_173_fu_13765_p1 = $signed(select_ln171_129_fu_13758_p3);

assign sext_ln171_174_fu_10738_p1 = $signed(add_ln171_31_reg_17283);

assign sext_ln171_175_fu_10747_p1 = $signed(add_ln171_32_fu_10741_p2);

assign sext_ln171_176_fu_11719_p1 = $signed(add_ln171_34_reg_17466);

assign sext_ln171_177_fu_11722_p1 = $signed(add_ln171_36_reg_17471);

assign sext_ln171_178_fu_13065_p1 = $signed(add_ln171_37_reg_17577);

assign sext_ln171_179_fu_11737_p1 = $signed(add_ln171_39_fu_11731_p2);

assign sext_ln171_17_fu_9188_p1 = sub_ln171_16_fu_9182_p2;

assign sext_ln171_180_fu_11747_p1 = $signed(add_ln171_40_fu_11741_p2);

assign sext_ln171_181_fu_13073_p1 = $signed(add_ln171_42_reg_17582);

assign sext_ln171_182_fu_13076_p1 = $signed(add_ln171_43_reg_17706);

assign sext_ln171_183_fu_13079_p1 = $signed(add_ln171_45_reg_17711);

assign sext_ln171_184_fu_13088_p1 = $signed(add_ln171_46_fu_13082_p2);

assign sext_ln171_185_fu_10816_p1 = $signed(select_ln171_130_fu_10809_p3);

assign sext_ln171_186_fu_12901_p1 = $signed(add_ln171_51_fu_12895_p2);

assign sext_ln171_187_fu_12917_p1 = $signed(add_ln171_53_fu_12911_p2);

assign sext_ln171_188_fu_12921_p1 = $signed(add_ln171_55_reg_17587);

assign sext_ln171_189_fu_13104_p1 = $signed(add_ln171_56_reg_17721);

assign sext_ln171_18_fu_9198_p1 = $signed(select_ln171_12_fu_9192_p3);

assign sext_ln171_190_fu_10826_p1 = $signed(add_ln171_58_fu_10820_p2);

assign sext_ln171_191_fu_10836_p1 = $signed(add_ln171_59_fu_10830_p2);

assign sext_ln171_192_fu_11775_p1 = $signed(add_ln171_61_reg_17476);

assign sext_ln171_193_fu_10858_p1 = $signed(add_ln171_62_fu_10852_p2);

assign sext_ln171_194_fu_10874_p1 = $signed(add_ln171_64_fu_10868_p2);

assign sext_ln171_195_fu_11778_p1 = $signed(add_ln171_65_reg_17481);

assign sext_ln171_196_fu_10901_p1 = $signed(select_ln171_131_fu_10894_p3);

assign sext_ln171_197_fu_12942_p1 = $signed(add_ln171_69_fu_12936_p2);

assign sext_ln171_198_fu_12958_p1 = $signed(add_ln171_71_fu_12952_p2);

assign sext_ln171_199_fu_12962_p1 = $signed(add_ln171_72_reg_17597);

assign sext_ln171_19_fu_9214_p1 = $signed(select_ln171_13_fu_9207_p3);

assign sext_ln171_1_fu_8868_p1 = $signed(sub_ln171_1_fu_8862_p2);

assign sext_ln171_200_fu_13117_p1 = $signed(add_ln171_74_reg_17731);

assign sext_ln171_201_fu_10911_p1 = $signed(add_ln171_76_fu_10905_p2);

assign sext_ln171_202_fu_10921_p1 = $signed(add_ln171_77_fu_10915_p2);

assign sext_ln171_203_fu_11793_p1 = $signed(add_ln171_79_reg_17486);

assign sext_ln171_204_fu_10943_p1 = $signed(add_ln171_80_fu_10937_p2);

assign sext_ln171_205_fu_10953_p1 = $signed(add_ln171_81_fu_10947_p2);

assign sext_ln171_206_fu_11796_p1 = $signed(add_ln171_83_reg_17491);

assign sext_ln171_207_fu_10980_p1 = $signed(select_ln171_132_fu_10973_p3);

assign sext_ln171_208_fu_13842_p1 = add_ln171_87_reg_17877;

assign sext_ln171_209_fu_12983_p1 = $signed(add_ln171_89_fu_12977_p2);

assign sext_ln171_20_fu_9218_p1 = sub_ln171_16_fu_9182_p2;

assign sext_ln171_210_fu_12993_p1 = $signed(add_ln171_90_fu_12987_p2);

assign sext_ln171_211_fu_13851_p1 = $signed(add_ln171_92_reg_17736);

assign sext_ln171_212_fu_13303_p1 = $signed(add_ln171_94_fu_13297_p2);

assign sext_ln171_213_fu_13307_p1 = $signed(add_ln171_95_reg_17496);

assign sext_ln171_214_fu_13322_p1 = $signed(add_ln171_97_fu_13316_p2);

assign sext_ln171_215_fu_10996_p1 = $signed(add_ln171_98_fu_10990_p2);

assign sext_ln171_216_fu_11006_p1 = $signed(add_ln171_99_fu_11000_p2);

assign sext_ln171_217_fu_13326_p1 = $signed(add_ln171_101_reg_17501);

assign sext_ln171_218_fu_13341_p1 = $signed(add_ln171_104_fu_13335_p2);

assign sext_ln171_219_fu_13345_p1 = $signed(add_ln171_106_reg_17741);

assign sext_ln171_21_fu_9235_p1 = $signed(select_ln171_14_fu_9228_p3);

assign sext_ln171_220_fu_14015_p1 = $signed(add_ln171_107_reg_17824);

assign sext_ln171_222_fu_14021_p1 = grp_fu_14273_p3;

assign sext_ln171_223_fu_11072_p1 = $signed(select_ln171_134_fu_11065_p3);

assign sext_ln171_224_fu_13871_p1 = $signed(add_ln171_114_reg_17882);

assign sext_ln171_225_fu_13370_p1 = $signed(add_ln171_116_reg_17746);

assign sext_ln171_226_fu_13373_p1 = $signed(add_ln171_117_reg_17751);

assign sext_ln171_227_fu_13382_p1 = $signed(add_ln171_118_fu_13376_p2);

assign sext_ln171_228_fu_13880_p1 = grp_fu_14253_p3;

assign sext_ln171_229_fu_13883_p1 = $signed(add_ln171_123_reg_17511);

assign sext_ln171_22_fu_9256_p1 = $signed(select_ln171_15_fu_9249_p3);

assign sext_ln171_230_fu_13892_p1 = $signed(add_ln171_124_fu_13886_p2);

assign sext_ln171_231_fu_11094_p1 = $signed(add_ln171_125_fu_11088_p2);

assign sext_ln171_232_fu_11110_p1 = $signed(add_ln171_127_fu_11104_p2);

assign sext_ln171_233_fu_13896_p1 = $signed(add_ln171_128_reg_17516);

assign sext_ln171_234_fu_11140_p1 = $signed(sub_ln171_140_fu_11134_p2);

assign sext_ln171_235_fu_11168_p1 = $signed(select_ln171_135_fu_11161_p3);

assign sext_ln171_236_fu_13787_p1 = $signed(add_ln171_132_fu_13781_p2);

assign sext_ln171_237_fu_13423_p1 = $signed(add_ln171_134_reg_17756);

assign sext_ln171_238_fu_13426_p1 = $signed(add_ln171_135_reg_17612);

assign sext_ln171_239_fu_13985_p1 = $signed(add_ln171_137_reg_17867);

assign sext_ln171_23_fu_8590_p1 = $signed(sub_ln171_20_fu_8584_p2);

assign sext_ln171_240_fu_11178_p1 = $signed(add_ln171_139_fu_11172_p2);

assign sext_ln171_241_fu_11194_p1 = $signed(add_ln171_141_fu_11188_p2);

assign sext_ln171_242_fu_13927_p1 = $signed(add_ln171_142_reg_17521);

assign sext_ln171_243_fu_13930_p1 = grp_fu_14260_p3;

assign sext_ln171_244_fu_13933_p1 = $signed(add_ln171_147_reg_17526);

assign sext_ln171_245_fu_13993_p1 = $signed(add_ln171_149_reg_17919);

assign sext_ln171_246_fu_11251_p1 = $signed(select_ln171_136_fu_11244_p3);

assign sext_ln171_247_fu_13809_p1 = $signed(add_ln171_151_fu_13803_p2);

assign sext_ln171_248_fu_14035_p1 = add_ln171_153_reg_17935;

assign sext_ln171_249_fu_14038_p1 = $signed(add_ln171_155_reg_17799);

assign sext_ln171_24_fu_9271_p1 = $signed(sub_ln171_21_fu_9266_p2);

assign sext_ln171_250_fu_14047_p1 = $signed(add_ln171_156_fu_14041_p2);

assign sext_ln171_251_fu_11817_p1 = $signed(add_ln171_158_reg_17531);

assign sext_ln171_252_fu_11820_p1 = $signed(add_ln171_159_reg_17536);

assign sext_ln171_253_fu_11835_p1 = $signed(add_ln171_161_fu_11829_p2);

assign sext_ln171_254_fu_11839_p1 = $signed(add_ln171_162_reg_17541);

assign sext_ln171_255_fu_11842_p1 = $signed(add_ln171_164_reg_17546);

assign sext_ln171_256_fu_11851_p1 = $signed(add_ln171_165_fu_11845_p2);

assign sext_ln171_25_fu_9310_p1 = $signed(select_ln171_17_fu_9303_p3);

assign sext_ln171_26_fu_9314_p1 = mul_ln171_6_reg_17240;

assign sext_ln171_27_fu_9334_p1 = sub_ln171_23_fu_9328_p2;

assign sext_ln171_28_fu_13194_p1 = $signed(select_ln171_18_reg_17389);

assign sext_ln171_29_fu_9363_p1 = $signed(select_ln171_19_fu_9356_p3);

assign sext_ln171_2_fu_8917_p1 = $signed(select_ln171_1_fu_8910_p3);

assign sext_ln171_30_fu_9380_p1 = $signed(select_ln171_20_fu_9373_p3);

assign sext_ln171_31_fu_9401_p1 = $signed(select_ln171_21_fu_9394_p3);

assign sext_ln171_32_fu_9409_p1 = sub_ln171_23_fu_9328_p2;

assign sext_ln171_33_fu_9419_p1 = $signed(sub_ln171_28_fu_9413_p2);

assign sext_ln171_34_fu_11285_p1 = $signed(select_ln171_22_reg_17394);

assign sext_ln171_35_fu_9436_p1 = mul_ln171_7_reg_16786;

assign sext_ln171_36_fu_9466_p1 = $signed(select_ln171_24_fu_9459_p3);

assign sext_ln171_37_fu_9510_p1 = $signed(sub_ln171_32_fu_9504_p2);

assign sext_ln171_38_fu_9521_p1 = $signed(select_ln171_25_fu_9514_p3);

assign sext_ln171_39_fu_9539_p1 = sub_ln171_31_fu_9487_p2;

assign sext_ln171_3_fu_8955_p1 = $signed(select_ln171_2_fu_8948_p3);

assign sext_ln171_40_fu_9555_p1 = $signed(select_ln171_26_fu_9548_p3);

assign sext_ln171_41_fu_9572_p1 = $signed(select_ln171_27_fu_9565_p3);

assign sext_ln171_42_fu_9582_p1 = $signed(sub_ln171_35_fu_9576_p2);

assign sext_ln171_43_fu_9592_p1 = $signed(select_ln171_28_fu_9586_p3);

assign sext_ln171_44_fu_9637_p1 = $signed(select_ln171_30_fu_9630_p3);

assign sext_ln171_45_fu_9682_p1 = $signed(select_ln171_31_fu_9675_p3);

assign sext_ln171_46_fu_9712_p1 = $signed(sub_ln171_40_fu_9706_p2);

assign sext_ln171_47_fu_9744_p1 = $signed(select_ln171_32_fu_9737_p3);

assign sext_ln171_48_fu_9774_p1 = $signed(select_ln171_33_fu_9767_p3);

assign sext_ln171_49_fu_9784_p1 = $signed(sub_ln171_43_fu_9778_p2);

assign sext_ln171_4_fu_13181_p1 = $signed(sub_ln171_5_reg_17379);

assign sext_ln171_50_fu_9795_p1 = $signed(select_ln171_34_fu_9788_p3);

assign sext_ln171_51_fu_9816_p1 = $signed(select_ln171_35_fu_9809_p3);

assign sext_ln171_52_fu_9829_p1 = $signed(sub_ln171_45_fu_9823_p2);

assign sext_ln171_53_fu_9846_p1 = $signed(select_ln171_37_fu_9839_p3);

assign sext_ln171_54_fu_9855_p1 = $signed(select_ln171_38_fu_9850_p3);

assign sext_ln171_55_fu_9909_p1 = $signed(select_ln171_39_fu_9902_p3);

assign sext_ln171_56_fu_9925_p1 = $signed(select_ln171_40_fu_9919_p3);

assign sext_ln171_57_fu_9935_p1 = $signed(sub_ln171_49_fu_9929_p2);

assign sext_ln171_58_fu_9967_p1 = $signed(select_ln171_41_fu_9960_p3);

assign sext_ln171_59_fu_9993_p1 = $signed(sub_ln171_51_fu_9987_p2);

assign sext_ln171_5_fu_13190_p1 = $signed(select_ln171_3_fu_13184_p3);

assign sext_ln171_60_fu_10004_p1 = $signed(select_ln171_42_fu_9997_p3);

assign sext_ln171_61_fu_10022_p1 = $signed(sub_ln171_52_fu_10016_p2);

assign sext_ln171_62_fu_10039_p1 = $signed(select_ln171_43_fu_10032_p3);

assign sext_ln171_63_fu_10049_p1 = $signed(sub_ln171_54_fu_10043_p2);

assign sext_ln171_64_fu_11288_p1 = sub_ln171_55_reg_17404;

assign sext_ln171_65_fu_11297_p1 = $signed(select_ln171_46_fu_11291_p3);

assign sext_ln171_66_fu_10115_p1 = sub_ln171_55_fu_10074_p2;

assign sext_ln171_67_fu_10143_p1 = $signed(select_ln171_48_fu_10136_p3);

assign sext_ln171_68_fu_10147_p1 = mul_ln171_14_reg_17314;

assign sext_ln171_69_fu_10155_p1 = $signed(sub_ln171_58_fu_10150_p2);

assign sext_ln171_6_fu_8964_p1 = mul_ln171_reg_17164;

assign sext_ln171_70_fu_10165_p1 = $signed(sub_ln171_59_fu_10159_p2);

assign sext_ln171_71_fu_10186_p1 = $signed(select_ln171_50_fu_10179_p3);

assign sext_ln171_72_fu_10208_p1 = $signed(select_ln171_51_fu_10201_p3);

assign sext_ln171_73_fu_10224_p1 = $signed(select_ln171_52_fu_10217_p3);

assign sext_ln171_74_fu_10259_p1 = $signed(sub_ln171_63_fu_10253_p2);

assign sext_ln171_75_fu_10276_p1 = $signed(select_ln171_53_fu_10269_p3);

assign sext_ln171_76_fu_10312_p1 = $signed(select_ln171_54_fu_10305_p3);

assign sext_ln171_77_fu_10345_p1 = $signed(sub_ln171_67_fu_10339_p2);

assign sext_ln171_78_fu_10362_p1 = $signed(select_ln171_55_fu_10355_p3);

assign sext_ln171_79_fu_10372_p1 = sub_ln171_69_fu_10366_p2;

assign sext_ln171_7_fu_8989_p1 = $signed(sub_ln171_6_fu_8983_p2);

assign sext_ln171_80_fu_10383_p1 = $signed(select_ln171_56_fu_10376_p3);

assign sext_ln171_81_fu_10399_p1 = $signed(sub_ln171_71_fu_10393_p2);

assign sext_ln171_82_fu_10410_p1 = $signed(select_ln171_57_fu_10403_p3);

assign sext_ln171_83_fu_11301_p1 = $signed(add_ln171_10_reg_17419);

assign sext_ln171_84_fu_10432_p1 = $signed(add_ln171_12_fu_10426_p2);

assign sext_ln171_85_fu_10442_p1 = $signed(add_ln171_13_fu_10436_p2);

assign sext_ln171_86_fu_11309_p1 = $signed(add_ln171_15_reg_17424);

assign sext_ln171_87_fu_10464_p1 = sub_ln171_69_fu_10366_p2;

assign sext_ln171_88_fu_10475_p1 = $signed(select_ln171_58_fu_10468_p3);

assign sext_ln171_89_fu_10492_p1 = $signed(select_ln171_59_fu_10485_p3);

assign sext_ln171_8_fu_8998_p1 = $signed(sub_ln171_7_fu_8993_p2);

assign sext_ln171_90_fu_10513_p1 = $signed(sub_ln171_74_fu_10507_p2);

assign sext_ln171_91_fu_10523_p1 = $signed(sub_ln171_75_fu_10517_p2);

assign sext_ln171_92_fu_11359_p1 = $signed(sub_ln171_76_fu_11353_p2);

assign sext_ln171_93_fu_11370_p1 = $signed(select_ln171_61_fu_11363_p3);

assign sext_ln171_94_fu_11406_p1 = mul_ln171_15_reg_17435;

assign sext_ln171_95_fu_11993_p1 = mul_ln171_17_reg_17622;

assign sext_ln171_96_fu_11465_p1 = $signed(select_ln171_67_fu_11458_p3);

assign sext_ln171_97_fu_13039_p1 = mul_ln171_18_reg_17675;

assign sext_ln171_98_fu_11486_p1 = $signed(sub_ln171_79_fu_11480_p2);

assign sext_ln171_99_fu_11521_p1 = $signed(select_ln171_70_fu_11514_p3);

assign sext_ln171_9_fu_9015_p1 = $signed(select_ln171_7_fu_9008_p3);

assign sext_ln171_fu_8563_p1 = $signed(sub_ln171_fu_8557_p2);

assign sext_ln93_10_fu_5453_p1 = $signed(sub_ln93_10_reg_15029);

assign sext_ln93_11_fu_5521_p1 = $signed(sub_ln93_15_fu_5515_p2);

assign sext_ln93_12_fu_7325_p1 = $signed(sub_ln93_16_reg_15217);

assign sext_ln93_13_fu_5554_p1 = $signed(sub_ln93_17_fu_5548_p2);

assign sext_ln93_14_fu_5575_p1 = $signed(sub_ln93_18_fu_5569_p2);

assign sext_ln93_15_fu_5579_p1 = $signed(add_ln93_3_reg_15076);

assign sext_ln93_16_fu_5591_p1 = $signed(add_ln93_5_fu_5585_p2);

assign sext_ln93_17_fu_5598_p1 = $signed(sub_ln93_19_reg_15128);

assign sext_ln93_18_fu_5623_p1 = $signed(add_ln93_6_fu_5618_p2);

assign sext_ln93_19_fu_5633_p1 = $signed(add_ln93_7_fu_5627_p2);

assign sext_ln93_1_fu_6868_p1 = $signed(sub_ln93_1_reg_15212);

assign sext_ln93_20_fu_5659_p1 = $signed(add_ln93_9_fu_5653_p2);

assign sext_ln93_21_fu_5672_p1 = $signed(sub_ln93_21_reg_15140);

assign sext_ln93_22_fu_5715_p1 = $signed(sub_ln93_24_fu_5709_p2);

assign sext_ln93_23_fu_5764_p1 = $signed(sub_ln93_25_fu_5758_p2);

assign sext_ln93_24_fu_6879_p1 = $signed(sub_ln93_26_reg_15237);

assign sext_ln93_25_fu_5835_p1 = $signed(sub_ln93_29_fu_5829_p2);

assign sext_ln93_26_fu_5863_p1 = $signed(sub_ln93_30_fu_5857_p2);

assign sext_ln93_27_fu_5903_p1 = $signed(sub_ln93_31_fu_5897_p2);

assign sext_ln93_28_fu_5930_p1 = $signed(sub_ln93_32_fu_5924_p2);

assign sext_ln93_29_fu_6910_p1 = $signed(sub_ln93_34_fu_6904_p2);

assign sext_ln93_2_fu_4878_p1 = $signed(sub_ln93_2_fu_4872_p2);

assign sext_ln93_30_fu_5977_p1 = $signed(sub_ln93_35_fu_5971_p2);

assign sext_ln93_31_fu_6920_p1 = $signed(sub_ln93_36_reg_15247);

assign sext_ln93_32_fu_6009_p1 = $signed(sub_ln93_73_fu_6003_p2);

assign sext_ln93_33_fu_5172_p1 = $signed(sub_ln93_37_fu_5166_p2);

assign sext_ln93_34_fu_5182_p1 = $signed(sub_ln93_38_fu_5176_p2);

assign sext_ln93_35_fu_6042_p1 = $signed(sub_ln93_39_fu_6036_p2);

assign sext_ln93_36_fu_7328_p1 = $signed(sub_ln93_41_reg_15429);

assign sext_ln93_37_fu_6946_p1 = $signed(add_ln93_14_reg_15262);

assign sext_ln93_38_fu_6106_p1 = $signed(add_ln93_15_fu_6100_p2);

assign sext_ln93_39_fu_6949_p1 = $signed(add_ln93_16_reg_15267);

assign sext_ln93_3_fu_5288_p1 = $signed(sub_ln93_3_fu_5282_p2);

assign sext_ln93_40_fu_6133_p1 = $signed(sub_ln93_44_fu_6127_p2);

assign sext_ln93_41_fu_6182_p1 = sub_ln93_45_fu_6176_p2;

assign sext_ln93_42_fu_6215_p1 = $signed(sub_ln93_47_fu_6209_p2);

assign sext_ln93_43_fu_6274_p1 = $signed(sub_ln93_74_fu_6268_p2);

assign sext_ln93_44_fu_7005_p1 = $signed(sub_ln93_50_fu_6999_p2);

assign sext_ln93_45_fu_7009_p1 = $signed(add_ln93_20_reg_15297);

assign sext_ln93_46_fu_6324_p1 = grp_fu_14115_p3;

assign sext_ln93_47_fu_7018_p1 = $signed(add_ln93_24_reg_15302);

assign sext_ln93_48_fu_7044_p1 = $signed(sub_ln93_51_fu_7038_p2);

assign sext_ln93_49_fu_6361_p1 = $signed(sub_ln93_52_fu_6355_p2);

assign sext_ln93_4_fu_5327_p1 = $signed(sub_ln93_4_fu_5321_p2);

assign sext_ln93_50_fu_6397_p1 = $signed(sub_ln93_53_fu_6391_p2);

assign sext_ln93_51_fu_6418_p1 = $signed(sub_ln93_54_fu_6412_p2);

assign sext_ln93_52_fu_6428_p1 = $signed(sub_ln93_55_fu_6422_p2);

assign sext_ln93_53_fu_6444_p1 = $signed(sub_ln93_57_fu_6438_p2);

assign sext_ln93_54_fu_6499_p1 = $signed(add_ln93_26_fu_6493_p2);

assign sext_ln93_55_fu_6509_p1 = $signed(add_ln93_27_fu_6503_p2);

assign sext_ln93_56_fu_6552_p1 = $signed(sub_ln93_60_fu_6546_p2);

assign sext_ln93_57_fu_6615_p1 = $signed(sub_ln93_62_fu_6609_p2);

assign sext_ln93_58_fu_6637_p1 = $signed(add_ln93_29_fu_6631_p2);

assign sext_ln93_59_fu_7090_p1 = $signed(add_ln93_30_reg_15338);

assign sext_ln93_5_fu_5337_p1 = $signed(sub_ln93_5_fu_5331_p2);

assign sext_ln93_60_fu_6653_p1 = $signed(add_ln93_31_fu_6647_p2);

assign sext_ln93_61_fu_6663_p1 = $signed(add_ln93_32_fu_6657_p2);

assign sext_ln93_62_fu_7093_p1 = $signed(add_ln93_33_reg_15343);

assign sext_ln93_63_fu_6679_p1 = $signed(sub_ln93_63_fu_6673_p2);

assign sext_ln93_64_fu_7129_p1 = $signed(sub_ln93_64_fu_7123_p2);

assign sext_ln93_65_fu_7139_p1 = $signed(sub_ln93_65_fu_7133_p2);

assign sext_ln93_68_fu_6731_p1 = sub_ln93_76_fu_6725_p2;

assign sext_ln93_69_fu_7200_p1 = $signed(sub_ln93_69_fu_7194_p2);

assign sext_ln93_6_fu_5387_p1 = $signed(sub_ln93_8_fu_5381_p2);

assign sext_ln93_7_fu_5402_p1 = $signed(add_ln93_fu_5397_p2);

assign sext_ln93_8_fu_5425_p1 = $signed(sub_ln93_9_fu_5420_p2);

assign sext_ln93_9_fu_5444_p1 = $signed(add_ln93_1_reg_15024);

assign sext_ln93_fu_4833_p1 = $signed(sub_ln93_fu_4827_p2);

assign shl_ln171_10_fu_9317_p3 = {{select_ln153_2_reg_17169}, {2'd0}};

assign shl_ln171_11_fu_9442_p3 = {{select_ln153_3_reg_16580}, {1'd0}};

assign shl_ln171_12_fu_9476_p3 = {{select_ln153_3_reg_16580}, {3'd0}};

assign shl_ln171_13_fu_9493_p3 = {{select_ln153_3_reg_16580}, {2'd0}};

assign shl_ln171_14_fu_9596_p3 = {{select_ln153_3_reg_16580}, {4'd0}};

assign shl_ln171_15_fu_9647_p3 = {{select_ln153_4_reg_17245}, {3'd0}};

assign shl_ln171_16_fu_9664_p3 = {{select_ln153_4_reg_17245}, {1'd0}};

assign shl_ln171_17_fu_9695_p3 = {{select_ln153_4_reg_17245}, {4'd0}};

assign shl_ln171_18_fu_9726_p3 = {{select_ln153_4_reg_17245}, {2'd0}};

assign shl_ln171_19_fu_9865_p3 = {{select_ln153_5_reg_16952}, {3'd0}};

assign shl_ln171_1_fu_8872_p3 = {{select_ln153_reg_17032}, {1'd0}};

assign shl_ln171_20_fu_9939_p3 = {{select_ln153_5_reg_16952}, {1'd0}};

assign shl_ln171_21_fu_10063_p3 = {{select_ln153_6_reg_17272}, {2'd0}};

assign shl_ln171_22_fu_10080_p3 = {{select_ln153_6_reg_17272}, {3'd0}};

assign shl_ln171_23_fu_10091_p3 = {{select_ln153_6_reg_17272}, {1'd0}};

assign shl_ln171_24_fu_10119_p3 = {{select_ln153_6_reg_17272}, {4'd0}};

assign shl_ln171_25_fu_10231_p3 = {{select_ln153_7_reg_17319}, {1'd0}};

assign shl_ln171_26_fu_10242_p3 = {{select_ln153_7_reg_17319}, {2'd0}};

assign shl_ln171_27_fu_10280_p3 = {{select_ln153_7_reg_17319}, {4'd0}};

assign shl_ln171_28_fu_10328_p3 = {{select_ln153_7_reg_17319}, {3'd0}};

assign shl_ln171_29_fu_11321_p3 = {{select_ln153_8_reg_17330}, {3'd0}};

assign shl_ln171_2_fu_8889_p3 = {{select_ln153_reg_17032}, {2'd0}};

assign shl_ln171_30_fu_11342_p3 = {{select_ln153_8_reg_17330}, {1'd0}};

assign shl_ln171_31_fu_11374_p3 = {{select_ln153_8_reg_17330}, {2'd0}};

assign shl_ln171_32_fu_11437_p3 = {{select_ln153_8_reg_17330}, {4'd0}};

assign shl_ln171_33_fu_11469_p3 = {{select_ln153_9_reg_16976}, {3'd0}};

assign shl_ln171_34_fu_11567_p3 = {{select_ln153_9_reg_16976}, {1'd0}};

assign shl_ln171_35_fu_10545_p3 = {{select_ln153_10_reg_17340}, {4'd0}};

assign shl_ln171_36_fu_10556_p3 = {{select_ln153_10_reg_17340}, {2'd0}};

assign shl_ln171_37_fu_10577_p3 = {{select_ln153_10_reg_17340}, {3'd0}};

assign shl_ln171_38_fu_10656_p3 = {{select_ln153_10_reg_17340}, {1'd0}};

assign shl_ln171_39_fu_11603_p3 = {{select_ln153_11_reg_16881}, {3'd0}};

assign shl_ln171_3_fu_8921_p3 = {{select_ln153_reg_17032}, {4'd0}};

assign shl_ln171_40_fu_11631_p3 = {{select_ln153_11_reg_16881}, {4'd0}};

assign shl_ln171_41_fu_11669_p3 = {{select_ln153_11_reg_16881}, {1'd0}};

assign shl_ln171_42_fu_12032_p3 = {{select_ln153_11_reg_16881}, {2'd0}};

assign shl_ln171_43_fu_12078_p3 = {{select_ln153_12_reg_17627}, {3'd0}};

assign shl_ln171_44_fu_12095_p3 = {{select_ln153_12_reg_17627}, {2'd0}};

assign shl_ln171_45_fu_12137_p3 = {{select_ln153_12_reg_17627}, {1'd0}};

assign shl_ln171_46_fu_12279_p3 = {{grp_fu_3485_p3}, {4'd0}};

assign shl_ln171_47_fu_12297_p3 = {{grp_fu_3485_p3}, {3'd0}};

assign shl_ln171_48_fu_12333_p3 = {{select_ln153_14_reg_17639}, {3'd0}};

assign shl_ln171_49_fu_12354_p3 = {{select_ln153_14_reg_17639}, {1'd0}};

assign shl_ln171_4_fu_9053_p3 = {{select_ln153_1_reg_16759}, {4'd0}};

assign shl_ln171_50_fu_12393_p3 = {{select_ln153_14_reg_17639}, {4'd0}};

assign shl_ln171_51_fu_12452_p3 = {{select_ln153_14_reg_17639}, {2'd0}};

assign shl_ln171_52_fu_12546_p3 = {{select_ln153_15_reg_17649}, {4'd0}};

assign shl_ln171_53_fu_12563_p3 = {{select_ln153_15_reg_17649}, {1'd0}};

assign shl_ln171_54_fu_13452_p3 = {{select_ln153_17_reg_17665}, {3'd0}};

assign shl_ln171_55_fu_13463_p3 = {{select_ln153_17_reg_17665}, {1'd0}};

assign shl_ln171_56_fu_13484_p3 = {{select_ln153_17_reg_17665}, {2'd0}};

assign shl_ln171_57_fu_13512_p3 = {{select_ln153_17_reg_17665}, {4'd0}};

assign shl_ln171_58_fu_12629_p3 = {{reg_3574}, {3'd0}};

assign shl_ln171_59_fu_12651_p3 = {{reg_3574}, {1'd0}};

assign shl_ln171_5_fu_9064_p3 = {{select_ln153_1_reg_16759}, {1'd0}};

assign shl_ln171_60_fu_12680_p3 = {{reg_3574}, {4'd0}};

assign shl_ln171_61_fu_12723_p3 = {{reg_3574}, {2'd0}};

assign shl_ln171_62_fu_13207_p3 = {{reg_3574}, {4'd0}};

assign shl_ln171_63_fu_13219_p3 = {{reg_3574}, {1'd0}};

assign shl_ln171_64_fu_13601_p3 = {{reg_3574}, {3'd0}};

assign shl_ln171_65_fu_12770_p3 = {{reg_3578}, {3'd0}};

assign shl_ln171_66_fu_12798_p3 = {{reg_3578}, {2'd0}};

assign shl_ln171_67_fu_13259_p3 = {{reg_3578}, {1'd0}};

assign shl_ln171_68_fu_13668_p3 = {{reg_3578}, {3'd0}};

assign shl_ln171_69_fu_13706_p3 = {{select_ln153_23_reg_17859}, {3'd0}};

assign shl_ln171_6_fu_9092_p3 = {{select_ln153_1_reg_16759}, {3'd0}};

assign shl_ln171_70_fu_13741_p3 = {{select_ln153_23_reg_17859}, {4'd0}};

assign shl_ln171_71_fu_10710_p3 = {{select_ln153_24_reg_17351}, {3'd0}};

assign shl_ln171_72_fu_10721_p3 = {{select_ln153_24_reg_17351}, {1'd0}};

assign shl_ln171_73_fu_10778_p3 = {{select_ln153_24_reg_17351}, {4'd0}};

assign shl_ln171_74_fu_11025_p3 = {{select_ln153_24_reg_17351}, {2'd0}};

assign shl_ln171_75_fu_11123_p3 = {{select_ln153_25_reg_17361}, {3'd0}};

assign shl_ln171_76_fu_11150_p3 = {{select_ln153_25_reg_17361}, {2'd0}};

assign shl_ln171_77_fu_11216_p3 = {{select_ln153_26_reg_17368}, {4'd0}};

assign shl_ln171_78_fu_11227_p3 = {{select_ln153_26_reg_17368}, {1'd0}};

assign shl_ln171_7_fu_8573_p3 = {{select_ln153_2_reg_17169}, {3'd0}};

assign shl_ln171_8_fu_9275_p3 = {{select_ln153_2_reg_17169}, {4'd0}};

assign shl_ln171_9_fu_9286_p3 = {{select_ln153_2_reg_17169}, {1'd0}};

assign shl_ln171_s_fu_9032_p3 = {{select_ln153_1_reg_16759}, {2'd0}};

assign shl_ln1_fu_8851_p3 = {{select_ln153_reg_17032}, {3'd0}};

assign shl_ln93_10_fu_4926_p3 = {{tmp_3_fu_4911_p8}, {2'd0}};

assign shl_ln93_11_fu_4949_p3 = {{tmp_4_fu_4938_p8}, {4'd0}};

assign shl_ln93_12_fu_5409_p3 = {{tmp_4_reg_15012}, {2'd0}};

assign shl_ln93_13_fu_5429_p3 = {{tmp_4_reg_15012}, {3'd0}};

assign shl_ln93_14_fu_4961_p3 = {{tmp_4_fu_4938_p8}, {1'd0}};

assign shl_ln93_15_fu_5456_p3 = {{tmp_5_reg_14852}, {4'd0}};

assign shl_ln93_16_fu_5477_p3 = {{tmp_5_reg_14852}, {1'd0}};

assign shl_ln93_17_fu_5504_p3 = {{tmp_5_reg_14852}, {3'd0}};

assign shl_ln93_18_fu_5534_p3 = {{tmp_6_reg_15064}, {4'd0}};

assign shl_ln93_19_fu_5005_p3 = {{tmp_6_fu_4988_p8}, {2'd0}};

assign shl_ln93_1_fu_4815_p3 = {{tmp_fu_4800_p8}, {2'd0}};

assign shl_ln93_20_fu_5558_p3 = {{tmp_6_reg_15064}, {1'd0}};

assign shl_ln93_21_fu_5046_p3 = {{tmp_7_fu_5029_p8}, {4'd0}};

assign shl_ln93_22_fu_5058_p3 = {{tmp_7_fu_5029_p8}, {1'd0}};

assign shl_ln93_23_fu_5093_p3 = {{tmp_8_fu_5076_p8}, {3'd0}};

assign shl_ln93_24_fu_5681_p3 = {{tmp_8_reg_15133}, {1'd0}};

assign shl_ln93_25_fu_5698_p3 = {{tmp_8_reg_15133}, {4'd0}};

assign shl_ln93_26_fu_5746_p3 = {{tmp_9_fu_5719_p8}, {1'd0}};

assign shl_ln93_27_fu_5795_p3 = {{tmp_10_fu_5780_p8}, {3'd0}};

assign shl_ln93_28_fu_5807_p3 = {{tmp_10_fu_5780_p8}, {1'd0}};

assign shl_ln93_29_fu_5845_p3 = {{tmp_10_fu_5780_p8}, {4'd0}};

assign shl_ln93_2_fu_5254_p3 = {{tmp_1_reg_14985}, {4'd0}};

assign shl_ln93_30_fu_5867_p3 = {{tmp_11_reg_15145}, {3'd0}};

assign shl_ln93_31_fu_5882_p3 = {{tmp_11_reg_15145}, {1'd0}};

assign shl_ln93_32_fu_5913_p3 = {{tmp_12_reg_15151}, {3'd0}};

assign shl_ln93_33_fu_6882_p3 = {{tmp_12_reg_15151}, {4'd0}};

assign shl_ln93_34_fu_6893_p3 = {{tmp_12_reg_15151}, {2'd0}};

assign shl_ln93_35_fu_5959_p3 = {{tmp_13_fu_5940_p8}, {3'd0}};

assign shl_ln93_36_fu_5981_p3 = {{tmp_13_fu_5940_p8}, {4'd0}};

assign shl_ln93_37_fu_5154_p3 = {{tmp_14_fu_5139_p8}, {2'd0}};

assign shl_ln93_38_fu_6025_p3 = {{tmp_14_reg_15160}, {3'd0}};

assign shl_ln93_39_fu_6046_p3 = {{tmp_14_reg_15160}, {1'd0}};

assign shl_ln93_3_fu_4848_p3 = {{tmp_1_fu_4837_p8}, {3'd0}};

assign shl_ln93_40_fu_6926_p3 = {{tmp_15_reg_15172}, {3'd0}};

assign shl_ln93_41_fu_6066_p3 = {{tmp_15_reg_15172}, {1'd0}};

assign shl_ln93_42_fu_6077_p3 = {{tmp_15_reg_15172}, {4'd0}};

assign shl_ln93_43_fu_6116_p3 = {{tmp_15_reg_15172}, {2'd0}};

assign shl_ln93_44_fu_6148_p3 = {{tmp_16_fu_6137_p8}, {4'd0}};

assign shl_ln93_45_fu_6160_p3 = {{tmp_16_fu_6137_p8}, {1'd0}};

assign shl_ln93_46_fu_6968_p3 = {{tmp_16_reg_15272}, {3'd0}};

assign shl_ln93_47_fu_6198_p3 = {{tmp_17_reg_15182}, {3'd0}};

assign shl_ln93_48_fu_6219_p3 = {{tmp_17_reg_15182}, {4'd0}};

assign shl_ln93_49_fu_6230_p3 = {{tmp_17_reg_15182}, {1'd0}};

assign shl_ln93_4_fu_4860_p3 = {{tmp_1_fu_4837_p8}, {1'd0}};

assign shl_ln93_50_fu_6247_p3 = {{tmp_17_reg_15182}, {2'd0}};

assign shl_ln93_51_fu_6984_p3 = {{tmp_18_reg_15287}, {2'd0}};

assign shl_ln93_52_fu_6293_p3 = {{tmp_18_fu_6278_p8}, {3'd0}};

assign shl_ln93_53_fu_7027_p3 = {{tmp_19_reg_15192}, {2'd0}};

assign shl_ln93_54_fu_6333_p3 = {{tmp_19_reg_15192}, {4'd0}};

assign shl_ln93_55_fu_6344_p3 = {{tmp_19_reg_15192}, {1'd0}};

assign shl_ln93_56_fu_6365_p3 = {{tmp_20_reg_15200}, {4'd0}};

assign shl_ln93_57_fu_6376_p3 = {{tmp_20_reg_15200}, {1'd0}};

assign shl_ln93_58_fu_6401_p3 = {{tmp_20_reg_15200}, {3'd0}};

assign shl_ln93_59_fu_7048_p3 = {{tmp_21_reg_15307}, {3'd0}};

assign shl_ln93_5_fu_5271_p3 = {{tmp_1_reg_14985}, {2'd0}};

assign shl_ln93_60_fu_6463_p3 = {{tmp_21_fu_6448_p8}, {1'd0}};

assign shl_ln93_61_fu_7059_p3 = {{tmp_21_reg_15307}, {2'd0}};

assign shl_ln93_62_fu_6475_p3 = {{tmp_21_fu_6448_p8}, {4'd0}};

assign shl_ln93_63_fu_7070_p3 = {{tmp_22_reg_15323}, {2'd0}};

assign shl_ln93_64_fu_6534_p3 = {{tmp_22_fu_6519_p8}, {3'd0}};

assign shl_ln93_65_fu_6556_p3 = {{tmp_22_fu_6519_p8}, {1'd0}};

assign shl_ln93_66_fu_6585_p3 = {{tmp_23_fu_6574_p8}, {3'd0}};

assign shl_ln93_67_fu_6597_p3 = {{tmp_23_fu_6574_p8}, {1'd0}};

assign shl_ln93_68_fu_6619_p3 = {{tmp_23_fu_6574_p8}, {2'd0}};

assign shl_ln93_69_fu_7108_p3 = {{tmp_24_reg_15348}, {2'd0}};

assign shl_ln93_6_fu_4899_p3 = {{tmp_2_fu_4882_p8}, {1'd0}};

assign shl_ln93_70_fu_7143_p3 = {{tmp_24_reg_15348}, {4'd0}};

assign shl_ln93_71_fu_7340_p3 = {{tmp_25_reg_15357}, {3'd0}};

assign shl_ln93_7_fu_5295_p3 = {{tmp_2_reg_14997}, {4'd0}};

assign shl_ln93_8_fu_5306_p3 = {{tmp_2_reg_14997}, {2'd0}};

assign shl_ln93_9_fu_5347_p3 = {{tmp_3_reg_15004}, {4'd0}};

assign shl_ln93_s_fu_5370_p3 = {{tmp_3_reg_15004}, {3'd0}};

assign shl_ln_fu_5236_p3 = {{tmp_reg_14975}, {1'd0}};

assign sub_ln171_100_fu_12211_p2 = (zext_ln171_138_fu_12207_p1 - zext_ln171_133_fu_12085_p1);

assign sub_ln171_101_fu_12243_p2 = (zext_ln171_139_fu_12225_p1 - zext_ln171_140_fu_12239_p1);

assign sub_ln171_102_fu_12291_p2 = (zext_ln171_144_fu_12287_p1 - zext_ln171_142_fu_12271_p1);

assign sub_ln171_103_fu_12365_p2 = (10'd0 - zext_ln171_150_fu_12361_p1);

assign sub_ln171_104_fu_12404_p2 = (zext_ln171_153_fu_12400_p1 - zext_ln171_151_fu_12386_p1);

assign sub_ln171_105_fu_12435_p2 = (zext_ln171_148_fu_12340_p1 - zext_ln171_154_fu_12421_p1);

assign sub_ln171_106_fu_12463_p2 = (zext_ln171_156_fu_12459_p1 - zext_ln171_153_fu_12400_p1);

assign sub_ln171_107_fu_12480_p2 = (13'd0 - zext_ln171_153_fu_12400_p1);

assign sub_ln171_108_fu_12490_p2 = (11'd0 - zext_ln171_157_fu_12486_p1);

assign sub_ln171_109_fu_12500_p2 = ($signed(sext_ln171_142_fu_12496_p1) - $signed(zext_ln171_147_fu_12330_p1));

assign sub_ln171_10_fu_9075_p2 = (zext_ln171_16_fu_9060_p1 - zext_ln171_17_fu_9071_p1);

assign sub_ln171_110_fu_12557_p2 = (13'd0 - zext_ln171_159_fu_12553_p1);

assign sub_ln171_111_fu_12574_p2 = (zext_ln171_159_fu_12553_p1 - zext_ln171_160_fu_12570_p1);

assign sub_ln171_112_fu_11958_p2 = (9'd0 - zext_ln171_161_fu_11954_p1);

assign sub_ln171_113_fu_13495_p2 = (zext_ln171_166_fu_13491_p1 - zext_ln171_162_fu_13449_p1);

assign sub_ln171_114_fu_13527_p2 = (zext_ln171_168_fu_13519_p1 - zext_ln171_169_fu_13523_p1);

assign sub_ln171_115_fu_13533_p2 = (12'd0 - zext_ln171_163_fu_13459_p1);

assign sub_ln171_116_fu_13543_p2 = ($signed(sext_ln171_152_fu_13539_p1) - $signed(zext_ln171_167_reg_17695));

assign sub_ln171_117_fu_13563_p2 = (zext_ln171_168_fu_13519_p1 - zext_ln171_170_fu_13559_p1);

assign sub_ln171_118_fu_13591_p2 = (zext_ln171_171_fu_13587_p1 - zext_ln171_170_fu_13559_p1);

assign sub_ln171_119_fu_12641_p2 = (12'd0 - zext_ln171_174_fu_12637_p1);

assign sub_ln171_11_fu_9103_p2 = (12'd0 - zext_ln171_20_fu_9099_p1);

assign sub_ln171_120_fu_12663_p2 = ($signed(sext_ln171_156_fu_12647_p1) - $signed(zext_ln171_175_fu_12659_p1));

assign sub_ln171_121_fu_12696_p2 = (zext_ln171_175_fu_12659_p1 - zext_ln171_176_fu_12688_p1);

assign sub_ln171_122_fu_12702_p2 = (zext_ln171_174_fu_12637_p1 - zext_ln171_177_fu_12692_p1);

assign sub_ln171_123_fu_12739_p2 = (zext_ln171_179_fu_12735_p1 - zext_ln171_173_fu_12625_p1);

assign sub_ln171_124_fu_12749_p2 = (zext_ln171_176_fu_12688_p1 - zext_ln171_178_fu_12731_p1);

assign sub_ln171_125_fu_13231_p2 = (zext_ln171_182_fu_13215_p1 - zext_ln171_183_fu_13227_p1);

assign sub_ln171_126_fu_13237_p2 = (zext_ln171_181_reg_17771 - zext_ln171_182_fu_13215_p1);

assign sub_ln171_127_fu_13633_p2 = (12'd0 - zext_ln171_184_fu_13609_p1);

assign sub_ln171_128_fu_12782_p2 = (12'd0 - zext_ln171_189_fu_12778_p1);

assign sub_ln171_129_fu_12792_p2 = ($signed(sext_ln171_167_fu_12788_p1) - $signed(zext_ln171_188_fu_12766_p1));

assign sub_ln171_12_fu_9113_p2 = ($signed(sext_ln171_12_fu_9109_p1) - $signed(zext_ln171_19_reg_16769));

assign sub_ln171_130_fu_12810_p2 = (11'd0 - zext_ln171_190_fu_12806_p1);

assign sub_ln171_131_fu_12865_p2 = (zext_ln171_188_fu_12766_p1 - zext_ln171_193_fu_12861_p1);

assign sub_ln171_132_fu_13271_p2 = (10'd0 - zext_ln171_194_fu_13267_p1);

assign sub_ln171_133_fu_13680_p2 = (12'd0 - zext_ln171_196_fu_13676_p1);

assign sub_ln171_134_fu_13686_p2 = (zext_ln171_196_fu_13676_p1 - zext_ln171_195_fu_13664_p1);

assign sub_ln171_135_fu_13752_p2 = (zext_ln171_202_fu_13748_p1 - zext_ln171_200_fu_13734_p1);

assign sub_ln171_136_fu_10789_p2 = (13'd0 - zext_ln171_206_fu_10785_p1);

assign sub_ln171_137_fu_10884_p2 = (zext_ln171_205_fu_10775_p1 - zext_ln171_207_fu_10795_p1);

assign sub_ln171_138_fu_11049_p2 = (zext_ln171_210_fu_10969_p1 - zext_ln171_206_fu_10785_p1);

assign sub_ln171_139_fu_11059_p2 = (zext_ln171_206_fu_10785_p1 - zext_ln171_213_fu_11055_p1);

assign sub_ln171_13_fu_9118_p2 = (zext_ln171_19_reg_16769 - zext_ln171_16_fu_9060_p1);

assign sub_ln171_140_fu_11134_p2 = (12'd0 - zext_ln171_215_fu_11130_p1);

assign sub_ln171_141_fu_11144_p2 = ($signed(sext_ln171_234_fu_11140_p1) - $signed(zext_ln171_214_fu_11120_p1));

assign sub_ln171_142_fu_11238_p2 = (zext_ln171_217_fu_11223_p1 - zext_ln171_218_fu_11234_p1);

assign sub_ln171_14_fu_9148_p2 = (11'd0 - zext_ln171_15_fu_9039_p1);

assign sub_ln171_15_fu_9158_p2 = ($signed(sext_ln171_14_fu_9154_p1) - $signed(zext_ln171_12_reg_17044));

assign sub_ln171_16_fu_9182_p2 = (10'd0 - zext_ln171_23_fu_9178_p1);

assign sub_ln171_17_fu_9202_p2 = (zext_ln171_12_reg_17044 - zext_ln171_20_fu_9099_p1);

assign sub_ln171_18_fu_9222_p2 = (zext_ln171_21_fu_9134_p1 - zext_ln171_20_fu_9099_p1);

assign sub_ln171_19_fu_9243_p2 = (zext_ln171_16_fu_9060_p1 - zext_ln171_24_fu_9239_p1);

assign sub_ln171_1_fu_8862_p2 = (12'd0 - zext_ln171_4_fu_8858_p1);

assign sub_ln171_20_fu_8584_p2 = (12'd0 - zext_ln171_26_fu_8580_p1);

assign sub_ln171_21_fu_9266_p2 = (zext_ln171_28_fu_9263_p1 - zext_ln171_26_reg_17257);

assign sub_ln171_22_fu_9297_p2 = (zext_ln171_29_fu_9282_p1 - zext_ln171_30_fu_9293_p1);

assign sub_ln171_23_fu_9328_p2 = (11'd0 - zext_ln171_31_fu_9324_p1);

assign sub_ln171_24_fu_9338_p2 = (zext_ln171_29_fu_9282_p1 - zext_ln171_25_reg_17234);

assign sub_ln171_25_fu_9350_p2 = (zext_ln171_30_fu_9293_p1 - zext_ln171_29_fu_9282_p1);

assign sub_ln171_26_fu_9367_p2 = (9'd0 - zext_ln171_27_fu_9260_p1);

assign sub_ln171_27_fu_9388_p2 = (10'd0 - zext_ln171_32_fu_9384_p1);

assign sub_ln171_28_fu_9413_p2 = ($signed(sext_ln171_32_fu_9409_p1) - $signed(zext_ln171_28_fu_9263_p1));

assign sub_ln171_29_fu_9423_p2 = (zext_ln171_29_fu_9282_p1 - zext_ln171_33_fu_9405_p1);

assign sub_ln171_2_fu_8883_p2 = ($signed(sext_ln171_1_fu_8868_p1) - $signed(zext_ln171_5_fu_8879_p1));

assign sub_ln171_30_fu_9453_p2 = (10'd0 - zext_ln171_37_fu_9449_p1);

assign sub_ln171_31_fu_9487_p2 = (12'd0 - zext_ln171_40_fu_9483_p1);

assign sub_ln171_32_fu_9504_p2 = (zext_ln171_41_fu_9500_p1 - zext_ln171_39_fu_9473_p1);

assign sub_ln171_33_fu_9543_p2 = ($signed(sext_ln171_39_fu_9539_p1) - $signed(zext_ln171_34_reg_16780));

assign sub_ln171_34_fu_9559_p2 = (zext_ln171_40_fu_9483_p1 - zext_ln171_42_fu_9525_p1);

assign sub_ln171_35_fu_9576_p2 = (9'd0 - zext_ln171_36_fu_9439_p1);

assign sub_ln171_36_fu_9618_p2 = (zext_ln171_44_fu_9603_p1 - zext_ln171_45_fu_9614_p1);

assign sub_ln171_37_fu_9624_p2 = (11'd0 - zext_ln171_41_fu_9500_p1);

assign sub_ln171_38_fu_9658_p2 = (12'd0 - zext_ln171_48_fu_9654_p1);

assign sub_ln171_39_fu_9686_p2 = ($signed(sext_ln171_45_fu_9682_p1) - $signed(zext_ln171_49_fu_9671_p1));

assign sub_ln171_3_fu_8936_p2 = (zext_ln171_9_fu_8928_p1 - zext_ln171_10_fu_8932_p1);

assign sub_ln171_40_fu_9706_p2 = (zext_ln171_52_fu_9702_p1 - zext_ln171_50_fu_9692_p1);

assign sub_ln171_41_fu_9720_p2 = (zext_ln171_53_fu_9716_p1 - zext_ln171_48_fu_9654_p1);

assign sub_ln171_42_fu_9748_p2 = (zext_ln171_48_fu_9654_p1 - zext_ln171_51_reg_17262);

assign sub_ln171_43_fu_9778_p2 = (9'd0 - zext_ln171_46_fu_9641_p1);

assign sub_ln171_44_fu_9803_p2 = (zext_ln171_52_fu_9702_p1 - zext_ln171_57_fu_9799_p1);

assign sub_ln171_45_fu_9823_p2 = (zext_ln171_55_fu_9753_p1 - zext_ln171_47_fu_9644_p1);

assign sub_ln171_46_fu_9833_p2 = (zext_ln171_48_fu_9654_p1 - zext_ln171_53_fu_9716_p1);

assign sub_ln171_47_fu_9897_p2 = (zext_ln171_59_reg_16962 - zext_ln171_64_fu_9893_p1);

assign sub_ln171_48_fu_9913_p2 = (13'd0 - zext_ln171_64_fu_9893_p1);

assign sub_ln171_49_fu_9929_p2 = (zext_ln171_60_fu_9859_p1 - zext_ln171_62_fu_9872_p1);

assign sub_ln171_4_fu_8942_p2 = (13'd0 - zext_ln171_9_fu_8928_p1);

assign sub_ln171_50_fu_9971_p2 = (zext_ln171_64_fu_9893_p1 - zext_ln171_59_reg_16962);

assign sub_ln171_51_fu_9987_p2 = (zext_ln171_61_fu_9862_p1 - zext_ln171_67_fu_9983_p1);

assign sub_ln171_52_fu_10016_p2 = (10'd0 - zext_ln171_69_fu_10012_p1);

assign sub_ln171_53_fu_10026_p2 = (zext_ln171_68_fu_10008_p1 - zext_ln171_64_fu_9893_p1);

assign sub_ln171_54_fu_10043_p2 = (zext_ln171_65_fu_9946_p1 - zext_ln171_62_fu_9872_p1);

assign sub_ln171_55_fu_10074_p2 = (11'd0 - zext_ln171_71_fu_10070_p1);

assign sub_ln171_56_fu_10102_p2 = (zext_ln171_72_fu_10087_p1 - zext_ln171_73_fu_10098_p1);

assign sub_ln171_57_fu_10130_p2 = (zext_ln171_77_fu_10111_p1 - zext_ln171_78_fu_10126_p1);

assign sub_ln171_58_fu_10150_p2 = (zext_ln171_78_fu_10126_p1 - zext_ln171_74_reg_17308);

assign sub_ln171_59_fu_10159_p2 = (zext_ln171_70_fu_10060_p1 - zext_ln171_71_fu_10070_p1);

assign sub_ln171_5_fu_8959_p2 = (zext_ln171_8_reg_17222 - zext_ln171_4_fu_8858_p1);

assign sub_ln171_60_fu_10190_p2 = (12'd0 - zext_ln171_72_fu_10087_p1);

assign sub_ln171_61_fu_10196_p2 = (zext_ln171_72_fu_10087_p1 - zext_ln171_75_reg_17293);

assign sub_ln171_62_fu_10212_p2 = (zext_ln171_74_reg_17308 - zext_ln171_78_fu_10126_p1);

assign sub_ln171_63_fu_10253_p2 = (11'd0 - zext_ln171_82_fu_10249_p1);

assign sub_ln171_64_fu_10263_p2 = ($signed(sext_ln171_74_fu_10259_p1) - $signed(zext_ln171_80_fu_10228_p1));

assign sub_ln171_65_fu_10295_p2 = (zext_ln171_84_fu_10291_p1 - zext_ln171_83_fu_10287_p1);

assign sub_ln171_66_fu_10322_p2 = (zext_ln171_83_fu_10287_p1 - zext_ln171_87_fu_10319_p1);

assign sub_ln171_67_fu_10339_p2 = (12'd0 - zext_ln171_88_fu_10335_p1);

assign sub_ln171_68_fu_10349_p2 = ($signed(sext_ln171_77_fu_10345_p1) - $signed(zext_ln171_85_fu_10301_p1));

assign sub_ln171_69_fu_10366_p2 = (zext_ln171_86_fu_10316_p1 - zext_ln171_82_fu_10249_p1);

assign sub_ln171_6_fu_8983_p2 = (11'd0 - zext_ln171_6_fu_8896_p1);

assign sub_ln171_70_fu_10387_p2 = (zext_ln171_83_fu_10287_p1 - zext_ln171_84_fu_10291_p1);

assign sub_ln171_71_fu_10393_p2 = (zext_ln171_81_fu_10238_p1 - zext_ln171_88_fu_10335_p1);

assign sub_ln171_72_fu_10458_p2 = (zext_ln171_88_fu_10335_p1 - zext_ln171_80_fu_10228_p1);

assign sub_ln171_73_fu_10479_p2 = ($signed(sext_ln171_77_fu_10345_p1) - $signed(zext_ln171_87_fu_10319_p1));

assign sub_ln171_74_fu_10507_p2 = (12'd0 - zext_ln171_89_fu_10503_p1);

assign sub_ln171_75_fu_10517_p2 = ($signed(sext_ln171_90_fu_10513_p1) - $signed(zext_ln171_87_fu_10319_p1));

assign sub_ln171_76_fu_11353_p2 = (10'd0 - zext_ln171_93_fu_11349_p1);

assign sub_ln171_77_fu_11431_p2 = (add_ln171_16_fu_11312_p2 - zext_ln171_100_fu_11427_p1);

assign sub_ln171_78_fu_11452_p2 = (zext_ln171_102_fu_11448_p1 - zext_ln171_101_fu_11444_p1);

assign sub_ln171_79_fu_11480_p2 = (12'd0 - zext_ln171_104_fu_11476_p1);

assign sub_ln171_7_fu_8993_p2 = ($signed(sext_ln171_7_fu_8989_p1) - $signed(zext_ln171_8_reg_17222));

assign sub_ln171_80_fu_11490_p2 = ($signed(sext_ln171_98_fu_11486_p1) - $signed(zext_ln171_103_reg_17133));

assign sub_ln171_81_fu_11528_p2 = (9'd0 - zext_ln171_107_fu_11525_p1);

assign sub_ln171_82_fu_11544_p2 = (zext_ln171_104_fu_11476_p1 - zext_ln171_105_fu_11501_p1);

assign sub_ln171_83_fu_11561_p2 = (zext_ln171_105_fu_11501_p1 - zext_ln171_104_fu_11476_p1);

assign sub_ln171_84_fu_11578_p2 = (zext_ln171_104_fu_11476_p1 - zext_ln171_108_fu_11574_p1);

assign sub_ln171_85_fu_10571_p2 = (zext_ln171_110_fu_10552_p1 - zext_ln171_111_fu_10563_p1);

assign sub_ln171_86_fu_10588_p2 = (12'd0 - zext_ln171_113_fu_10584_p1);

assign sub_ln171_87_fu_10612_p2 = (zext_ln171_114_fu_10598_p1 - zext_ln171_115_fu_10608_p1);

assign sub_ln171_88_fu_10626_p2 = (zext_ln171_109_fu_10542_p1 - zext_ln171_116_fu_10622_p1);

assign sub_ln171_89_fu_10646_p2 = (9'd0 - zext_ln171_117_fu_10643_p1);

assign sub_ln171_8_fu_9002_p2 = (zext_ln171_10_fu_8932_p1 - zext_ln171_9_fu_8928_p1);

assign sub_ln171_90_fu_10693_p2 = ($signed(sext_ln171_107_fu_10594_p1) - $signed(zext_ln171_119_fu_10689_p1));

assign sub_ln171_91_fu_11642_p2 = (13'd0 - zext_ln171_123_fu_11638_p1);

assign sub_ln171_92_fu_11648_p2 = (zext_ln171_121_fu_11610_p1 - zext_ln171_120_fu_11600_p1);

assign sub_ln171_93_fu_11684_p2 = (zext_ln171_126_fu_11680_p1 - zext_ln171_123_fu_11638_p1);

assign sub_ln171_94_fu_12012_p2 = (9'd0 - zext_ln171_124_fu_12009_p1);

assign sub_ln171_95_fu_12043_p2 = (11'd0 - zext_ln171_129_fu_12039_p1);

assign sub_ln171_96_fu_12089_p2 = (zext_ln171_133_fu_12085_p1 - zext_ln171_130_fu_12069_p1);

assign sub_ln171_97_fu_12106_p2 = (11'd0 - zext_ln171_134_fu_12102_p1);

assign sub_ln171_98_fu_12127_p2 = (12'd0 - zext_ln171_133_fu_12085_p1);

assign sub_ln171_99_fu_12169_p2 = (zext_ln171_132_fu_12075_p1 - zext_ln171_134_fu_12102_p1);

assign sub_ln171_9_fu_9043_p2 = (zext_ln171_15_fu_9039_p1 - zext_ln171_14_fu_9029_p1);

assign sub_ln171_fu_8557_p2 = (9'd0 - zext_ln171_2_fu_8554_p1);

assign sub_ln93_10_fu_4979_p2 = (zext_ln93_28_fu_4969_p1 - zext_ln93_24_fu_4957_p1);

assign sub_ln93_12_fu_5471_p2 = ($signed(sext_ln93_4_fu_5327_p1) - $signed(zext_ln93_31_fu_5467_p1));

assign sub_ln93_13_fu_5492_p2 = (zext_ln93_30_fu_5463_p1 - zext_ln93_33_fu_5488_p1);

assign sub_ln93_14_fu_5498_p2 = (sub_ln93_13_fu_5492_p2 - zext_ln93_16_fu_5317_p1);

assign sub_ln93_15_fu_5515_p2 = (zext_ln93_32_fu_5484_p1 - zext_ln93_34_fu_5511_p1);

assign sub_ln93_16_fu_5528_p2 = (sub_ln93_7_fu_5364_p2 - zext_ln93_35_fu_5525_p1);

assign sub_ln93_17_fu_5548_p2 = (zext_ln93_36_fu_5541_p1 - zext_ln93_38_fu_5545_p1);

assign sub_ln93_18_fu_5569_p2 = ($signed(sext_ln93_7_fu_5402_p1) - $signed(zext_ln93_39_fu_5565_p1));

assign sub_ln93_19_fu_5070_p2 = (zext_ln93_43_fu_5066_p1 - zext_ln93_42_fu_5054_p1);

assign sub_ln93_1_fu_5265_p2 = (zext_ln93_7_fu_5261_p1 - zext_ln93_6_fu_5251_p1);

assign sub_ln93_20_fu_5647_p2 = (add_ln93_2_fu_5447_p2 - zext_ln93_45_fu_5643_p1);

assign sub_ln93_21_fu_5105_p2 = (12'd0 - zext_ln93_47_fu_5101_p1);

assign sub_ln93_22_fu_5675_p2 = ($signed(sext_ln93_21_fu_5672_p1) - $signed(zext_ln93_46_fu_5669_p1));

assign sub_ln93_23_fu_5692_p2 = ($signed(sext_ln93_21_fu_5672_p1) - $signed(zext_ln93_48_fu_5688_p1));

assign sub_ln93_24_fu_5709_p2 = (zext_ln93_49_fu_5705_p1 - zext_ln93_46_fu_5669_p1);

assign sub_ln93_25_fu_5758_p2 = (zext_ln93_51_fu_5738_p1 - zext_ln93_53_fu_5754_p1);

assign sub_ln93_26_fu_5768_p2 = ($signed(sext_ln93_14_fu_5575_p1) - $signed(zext_ln93_52_fu_5742_p1));

assign sub_ln93_27_fu_5774_p2 = ($signed(sext_ln93_16_fu_5591_p1) - $signed(zext_ln93_52_fu_5742_p1));

assign sub_ln93_28_fu_5823_p2 = (add_ln93_8_fu_5637_p2 - zext_ln93_57_fu_5819_p1);

assign sub_ln93_29_fu_5829_p2 = (zext_ln93_55_fu_5803_p1 - zext_ln93_54_fu_5791_p1);

assign sub_ln93_2_fu_4872_p2 = (zext_ln93_9_fu_4856_p1 - zext_ln93_10_fu_4868_p1);

assign sub_ln93_30_fu_5857_p2 = (add_ln93_10_fu_5663_p2 - zext_ln93_58_fu_5853_p1);

assign sub_ln93_31_fu_5897_p2 = (zext_ln93_62_fu_5893_p1 - zext_ln93_60_fu_5878_p1);

assign sub_ln93_32_fu_5924_p2 = (12'd0 - zext_ln93_65_fu_5920_p1);

assign sub_ln93_33_fu_5934_p2 = ($signed(sext_ln93_28_fu_5930_p1) - $signed(zext_ln93_64_fu_5910_p1));

assign sub_ln93_34_fu_6904_p2 = (zext_ln93_67_fu_6900_p1 - zext_ln93_66_fu_6889_p1);

assign sub_ln93_35_fu_5971_p2 = (zext_ln93_70_fu_5967_p1 - zext_ln93_69_fu_5955_p1);

assign sub_ln93_36_fu_5993_p2 = (add_ln93_11_fu_5839_p2 - zext_ln93_71_fu_5989_p1);

assign sub_ln93_37_fu_5166_p2 = (11'd0 - zext_ln93_76_fu_5162_p1);

assign sub_ln93_38_fu_5176_p2 = ($signed(sext_ln93_33_fu_5172_p1) - $signed(zext_ln93_74_fu_5150_p1));

assign sub_ln93_39_fu_6036_p2 = (12'd0 - zext_ln93_77_fu_6032_p1);

assign sub_ln93_3_fu_5282_p2 = (zext_ln93_11_fu_5278_p1 - zext_ln93_7_fu_5261_p1);

assign sub_ln93_40_fu_6057_p2 = ($signed(sext_ln93_35_fu_6042_p1) - $signed(zext_ln93_78_fu_6053_p1));

assign sub_ln93_41_fu_6940_p2 = (zext_ln93_81_fu_6933_p1 - zext_ln93_83_fu_6937_p1);

assign sub_ln93_42_fu_6088_p2 = (zext_ln93_84_fu_6084_p1 - zext_ln93_82_fu_6073_p1);

assign sub_ln93_43_fu_6958_p2 = (add_ln93_12_fu_6914_p2 - zext_ln93_79_fu_6923_p1);

assign sub_ln93_44_fu_6127_p2 = (zext_ln93_85_fu_6123_p1 - zext_ln93_80_fu_6063_p1);

assign sub_ln93_45_fu_6176_p2 = (zext_ln93_88_fu_6172_p1 - zext_ln93_86_fu_6156_p1);

assign sub_ln93_46_fu_6979_p2 = (add_ln93_13_reg_15252 - zext_ln93_89_fu_6975_p1);

assign sub_ln93_47_fu_6209_p2 = (zext_ln93_92_fu_6205_p1 - zext_ln93_90_fu_6192_p1);

assign sub_ln93_48_fu_6241_p2 = (zext_ln93_93_fu_6226_p1 - zext_ln93_94_fu_6237_p1);

assign sub_ln93_49_fu_6258_p2 = (zext_ln93_93_fu_6226_p1 - zext_ln93_95_fu_6254_p1);

assign sub_ln93_4_fu_5321_p2 = (zext_ln93_14_fu_5302_p1 - zext_ln93_16_fu_5317_p1);

assign sub_ln93_50_fu_6999_p2 = (add_ln93_17_fu_6952_p2 - zext_ln93_99_fu_6995_p1);

assign sub_ln93_51_fu_7038_p2 = (add_ln93_19_fu_6964_p2 - zext_ln93_104_fu_7034_p1);

assign sub_ln93_52_fu_6355_p2 = (zext_ln93_105_fu_6340_p1 - zext_ln93_106_fu_6351_p1);

assign sub_ln93_53_fu_6391_p2 = (zext_ln93_109_fu_6387_p1 - zext_ln93_107_fu_6372_p1);

assign sub_ln93_54_fu_6412_p2 = (zext_ln93_110_fu_6408_p1 - zext_ln93_108_fu_6383_p1);

assign sub_ln93_55_fu_6422_p2 = (12'd0 - zext_ln93_110_fu_6408_p1);

assign sub_ln93_56_fu_6432_p2 = ($signed(sext_ln93_52_fu_6428_p1) - $signed(zext_ln93_109_fu_6387_p1));

assign sub_ln93_57_fu_6438_p2 = (zext_ln93_108_fu_6383_p1 - zext_ln93_110_fu_6408_p1);

assign sub_ln93_58_fu_6487_p2 = (zext_ln93_114_fu_6471_p1 - zext_ln93_116_fu_6483_p1);

assign sub_ln93_59_fu_7081_p2 = ($signed(sext_ln93_48_fu_7044_p1) - $signed(zext_ln93_118_fu_7077_p1));

assign sub_ln93_5_fu_5331_p2 = (zext_ln93_15_fu_5313_p1 - zext_ln93_12_fu_5292_p1);

assign sub_ln93_60_fu_6546_p2 = (12'd0 - zext_ln93_120_fu_6542_p1);

assign sub_ln93_61_fu_6568_p2 = ($signed(sext_ln93_56_fu_6552_p1) - $signed(zext_ln93_121_fu_6564_p1));

assign sub_ln93_62_fu_6609_p2 = (zext_ln93_123_fu_6593_p1 - zext_ln93_124_fu_6605_p1);

assign sub_ln93_63_fu_6673_p2 = (zext_ln93_124_fu_6605_p1 - zext_ln93_123_fu_6593_p1);

assign sub_ln93_64_fu_7123_p2 = (11'd0 - zext_ln93_129_fu_7119_p1);

assign sub_ln93_65_fu_7133_p2 = ($signed(sext_ln93_64_fu_7129_p1) - $signed(zext_ln93_127_fu_7105_p1));

assign sub_ln93_66_fu_7154_p2 = (zext_ln93_128_fu_7115_p1 - zext_ln93_130_fu_7150_p1);

assign sub_ln93_67_fu_7177_p2 = (add_ln93_28_reg_15318 - zext_ln93_126_fu_7102_p1);

assign sub_ln93_68_fu_7185_p2 = (add_ln93_25_fu_7021_p2 - zext_ln93_134_fu_7182_p1);

assign sub_ln93_69_fu_7194_p2 = (add_ln93_34_fu_7096_p2 - zext_ln93_138_fu_7191_p1);

assign sub_ln93_6_fu_5358_p2 = (zext_ln93_20_fu_5354_p1 - zext_ln93_18_fu_5341_p1);

assign sub_ln93_70_fu_5391_p2 = (zext_ln93_19_fu_5344_p1 - zext_ln93_21_fu_5377_p1);

assign sub_ln93_71_fu_5612_p2 = (zext_ln93_41_fu_5595_p1 - zext_ln93_44_fu_5608_p1);

assign sub_ln93_72_fu_6874_p2 = (zext_ln93_50_fu_6871_p1 - zext_ln93_51_reg_15232);

assign sub_ln93_73_fu_6003_p2 = (zext_ln93_68_fu_5951_p1 - zext_ln93_72_fu_5999_p1);

assign sub_ln93_74_fu_6268_p2 = (zext_ln93_91_fu_6195_p1 - zext_ln93_96_fu_6264_p1);

assign sub_ln93_75_fu_7171_p2 = (zext_ln93_127_fu_7105_p1 - zext_ln93_131_fu_7167_p1);

assign sub_ln93_76_fu_6725_p2 = (zext_ln93_136_fu_6709_p1 - zext_ln93_137_fu_6721_p1);

assign sub_ln93_7_fu_5364_p2 = (sub_ln93_6_fu_5358_p2 - zext_ln93_3_fu_5247_p1);

assign sub_ln93_8_fu_5381_p2 = (zext_ln93_21_fu_5377_p1 - zext_ln93_2_fu_5243_p1);

assign sub_ln93_9_fu_5420_p2 = (zext_ln93_24_reg_15019 - zext_ln93_25_fu_5416_p1);

assign sub_ln93_fu_4827_p2 = (zext_ln93_5_fu_4823_p1 - zext_ln93_1_fu_4811_p1);

assign tmp_28_fu_3629_p4 = {{l1_iteration[31:10]}};

assign tmp_5_fu_4663_p7 = ((icmp_ln81_fu_4637_p2[0:0] === 1'b1) ? add_ln81_fu_4649_p2 : add_ln83_fu_4643_p2);

assign tmp_79_fu_5601_p3 = {{tmp_7_reg_15122}, {3'd0}};

assign tmp_80_fu_5730_p3 = {{tmp_9_fu_5719_p8}, {4'd0}};

assign tmp_82_fu_7160_p3 = {{tmp_24_reg_15348}, {3'd0}};

assign tmp_83_fu_6713_p3 = {{grp_fu_3582_p8}, {4'd0}};

assign tmp_84_fu_7698_p3 = l2_iteration[32'd9];

assign tmp_85_fu_7722_p3 = l2_iteration[32'd1];

assign tmp_87_fu_9886_p3 = {{select_ln153_5_reg_16952}, {4'd0}};

assign tmp_88_fu_9976_p3 = {{select_ln153_5_reg_16952}, {2'd0}};

assign tmp_89_fu_12232_p3 = {{select_ln153_12_reg_17627}, {4'd0}};

assign tmp_90_fu_12842_p3 = {{reg_3578}, {4'd0}};

assign tmp_last_V_fu_7784_p2 = ((l2_iteration > 32'd66040) ? 1'b1 : 1'b0);

assign trunc_ln123_fu_7464_p1 = l2_write_row_offset[2:0];

assign trunc_ln151_1_fu_7688_p1 = l2_iteration[0:0];

assign trunc_ln151_fu_7684_p1 = l2_iteration[2:0];

assign trunc_ln160_fu_7916_p1 = l2_read_row_offset[2:0];

assign trunc_ln33_1_fu_3607_p1 = l1_iteration[8:0];

assign trunc_ln33_fu_3603_p1 = l1_iteration[1:0];

assign trunc_ln40_1_fu_3774_p1 = l1_write_row_offset[2:0];

assign trunc_ln40_2_fu_4143_p1 = select_ln42_1_fu_4086_p3[1:0];

assign trunc_ln40_3_fu_4253_p1 = select_ln42_3_fu_4224_p3[1:0];

assign trunc_ln40_4_fu_4291_p1 = select_ln42_5_fu_4283_p3[1:0];

assign trunc_ln40_5_fu_4347_p1 = select_ln42_7_fu_4339_p3[1:0];

assign trunc_ln40_6_fu_4416_p1 = select_ln42_9_fu_4410_p3[1:0];

assign trunc_ln40_7_fu_4440_p1 = select_ln42_11_fu_4432_p3[1:0];

assign trunc_ln40_8_fu_4494_p1 = select_ln42_13_fu_4487_p3[1:0];

assign trunc_ln40_fu_3770_p1 = l1_channel_idx[1:0];

assign trunc_ln681_fu_3722_p1 = in_r_TDATA[7:0];

assign trunc_ln71_fu_3645_p1 = l1_iteration[0:0];

assign trunc_ln80_fu_4627_p1 = l1_read_row_offset[2:0];

assign xor_ln151_fu_7706_p2 = (tmp_84_fu_7698_p3 ^ 1'd1);

assign zext_ln106_1_fu_7415_p1 = add_ln106_24_reg_15384;

assign zext_ln106_3_fu_7854_p1 = grp_fu_14147_p3;

assign zext_ln106_4_fu_6858_p1 = add_ln106_51_fu_6852_p2;

assign zext_ln106_fu_6766_p1 = add_ln106_16_fu_6760_p2;

assign zext_ln123_fu_7454_p1 = l2_write_col_offset;

assign zext_ln156_fu_7730_p1 = tmp_85_fu_7722_p3;

assign zext_ln160_1_fu_7913_p1 = tmp_86_reg_15989;

assign zext_ln160_2_fu_7920_p1 = tmp_86_reg_15989;

assign zext_ln160_3_fu_8044_p1 = or_ln1_fu_8037_p3;

assign zext_ln160_4_fu_8048_p1 = or_ln1_fu_8037_p3;

assign zext_ln160_fu_7748_p1 = local_col_index_fu_7734_p2;

assign zext_ln171_100_fu_11427_p1 = select_ln171_65_fu_11420_p3;

assign zext_ln171_101_fu_11444_p1 = shl_ln171_32_fu_11437_p3;

assign zext_ln171_102_fu_11448_p1 = shl_ln171_31_fu_11374_p3;

assign zext_ln171_103_fu_8396_p1 = select_ln153_9_reg_16976;

assign zext_ln171_104_fu_11476_p1 = shl_ln171_33_fu_11469_p3;

assign zext_ln171_105_fu_11501_p1 = select_ln153_9_reg_16976;

assign zext_ln171_106_fu_11510_p1 = add_ln171_19_fu_11504_p2;

assign zext_ln171_107_fu_11525_p1 = select_ln153_9_reg_16976;

assign zext_ln171_108_fu_11574_p1 = shl_ln171_34_fu_11567_p3;

assign zext_ln171_109_fu_10542_p1 = select_ln153_10_reg_17340;

assign zext_ln171_10_fu_8932_p1 = shl_ln171_2_fu_8889_p3;

assign zext_ln171_110_fu_10552_p1 = shl_ln171_35_fu_10545_p3;

assign zext_ln171_111_fu_10563_p1 = shl_ln171_36_fu_10556_p3;

assign zext_ln171_112_fu_10567_p1 = shl_ln171_36_fu_10556_p3;

assign zext_ln171_113_fu_10584_p1 = shl_ln171_37_fu_10577_p3;

assign zext_ln171_114_fu_10598_p1 = select_ln153_10_reg_17340;

assign zext_ln171_115_fu_10608_p1 = select_ln171_77_fu_10601_p3;

assign zext_ln171_116_fu_10622_p1 = shl_ln171_36_fu_10556_p3;

assign zext_ln171_117_fu_10643_p1 = select_ln153_10_reg_17340;

assign zext_ln171_118_fu_10663_p1 = shl_ln171_38_fu_10656_p3;

assign zext_ln171_119_fu_10689_p1 = shl_ln171_38_fu_10656_p3;

assign zext_ln171_120_fu_11600_p1 = select_ln153_11_reg_16881;

assign zext_ln171_121_fu_11610_p1 = shl_ln171_39_fu_11603_p3;

assign zext_ln171_122_fu_11627_p1 = select_ln171_84_fu_11620_p3;

assign zext_ln171_123_fu_11638_p1 = shl_ln171_40_fu_11631_p3;

assign zext_ln171_124_fu_12009_p1 = select_ln153_11_reg_16881;

assign zext_ln171_125_fu_11676_p1 = shl_ln171_41_fu_11669_p3;

assign zext_ln171_126_fu_11680_p1 = shl_ln171_41_fu_11669_p3;

assign zext_ln171_127_fu_11696_p1 = add_ln171_21_fu_11690_p2;

assign zext_ln171_128_fu_8342_p1 = select_ln153_11_reg_16881;

assign zext_ln171_129_fu_12039_p1 = shl_ln171_42_fu_12032_p3;

assign zext_ln171_12_fu_8387_p1 = select_ln153_1_reg_16759;

assign zext_ln171_130_fu_12069_p1 = select_ln153_12_reg_17627;

assign zext_ln171_131_fu_12072_p1 = select_ln153_12_reg_17627;

assign zext_ln171_132_fu_12075_p1 = select_ln153_12_reg_17627;

assign zext_ln171_133_fu_12085_p1 = shl_ln171_43_fu_12078_p3;

assign zext_ln171_134_fu_12102_p1 = shl_ln171_44_fu_12095_p3;

assign zext_ln171_135_fu_12144_p1 = shl_ln171_45_fu_12137_p3;

assign zext_ln171_136_fu_12154_p1 = add_ln171_22_fu_12148_p2;

assign zext_ln171_137_fu_12185_p1 = add_ln171_23_fu_12179_p2;

assign zext_ln171_138_fu_12207_p1 = select_ln171_106_fu_12200_p3;

assign zext_ln171_139_fu_12225_p1 = select_ln153_12_reg_17627;

assign zext_ln171_13_fu_9025_p1 = select_ln171_8_fu_9019_p3;

assign zext_ln171_140_fu_12239_p1 = tmp_89_fu_12232_p3;

assign zext_ln171_142_fu_12271_p1 = grp_fu_3485_p3;

assign zext_ln171_143_fu_12275_p1 = grp_fu_3485_p3;

assign zext_ln171_144_fu_12287_p1 = shl_ln171_46_fu_12279_p3;

assign zext_ln171_145_fu_12305_p1 = shl_ln171_47_fu_12297_p3;

assign zext_ln171_146_fu_12315_p1 = add_ln171_24_fu_12309_p2;

assign zext_ln171_147_fu_12330_p1 = select_ln153_14_reg_17639;

assign zext_ln171_148_fu_12340_p1 = shl_ln171_48_fu_12333_p3;

assign zext_ln171_149_fu_12350_p1 = add_ln171_25_fu_12344_p2;

assign zext_ln171_14_fu_9029_p1 = select_ln153_1_reg_16759;

assign zext_ln171_150_fu_12361_p1 = shl_ln171_49_fu_12354_p3;

assign zext_ln171_151_fu_12386_p1 = select_ln153_14_reg_17639;

assign zext_ln171_152_fu_12389_p1 = shl_ln171_48_fu_12333_p3;

assign zext_ln171_153_fu_12400_p1 = shl_ln171_50_fu_12393_p3;

assign zext_ln171_154_fu_12421_p1 = shl_ln171_49_fu_12354_p3;

assign zext_ln171_155_fu_12431_p1 = add_ln171_26_fu_12425_p2;

assign zext_ln171_156_fu_12459_p1 = shl_ln171_51_fu_12452_p3;

assign zext_ln171_157_fu_12486_p1 = shl_ln171_51_fu_12452_p3;

assign zext_ln171_159_fu_12553_p1 = shl_ln171_52_fu_12546_p3;

assign zext_ln171_15_fu_9039_p1 = shl_ln171_s_fu_9032_p3;

assign zext_ln171_160_fu_12570_p1 = shl_ln171_53_fu_12563_p3;

assign zext_ln171_161_fu_11954_p1 = select_ln153_16_fu_11947_p3;

assign zext_ln171_162_fu_13449_p1 = select_ln153_17_reg_17665;

assign zext_ln171_163_fu_13459_p1 = shl_ln171_54_fu_13452_p3;

assign zext_ln171_164_fu_13470_p1 = shl_ln171_55_fu_13463_p3;

assign zext_ln171_165_fu_13480_p1 = add_ln171_27_fu_13474_p2;

assign zext_ln171_166_fu_13491_p1 = shl_ln171_56_fu_13484_p3;

assign zext_ln171_167_fu_12601_p1 = select_ln153_17_reg_17665;

assign zext_ln171_168_fu_13519_p1 = shl_ln171_57_fu_13512_p3;

assign zext_ln171_169_fu_13523_p1 = shl_ln171_55_fu_13463_p3;

assign zext_ln171_16_fu_9060_p1 = shl_ln171_4_fu_9053_p3;

assign zext_ln171_170_fu_13559_p1 = shl_ln171_56_fu_13484_p3;

assign zext_ln171_171_fu_13587_p1 = select_ln171_114_fu_13580_p3;

assign zext_ln171_172_fu_12621_p1 = reg_3574;

assign zext_ln171_173_fu_12625_p1 = reg_3574;

assign zext_ln171_174_fu_12637_p1 = shl_ln171_58_fu_12629_p3;

assign zext_ln171_175_fu_12659_p1 = shl_ln171_59_fu_12651_p3;

assign zext_ln171_176_fu_12688_p1 = shl_ln171_60_fu_12680_p3;

assign zext_ln171_177_fu_12692_p1 = shl_ln171_59_fu_12651_p3;

assign zext_ln171_178_fu_12731_p1 = shl_ln171_61_fu_12723_p3;

assign zext_ln171_179_fu_12735_p1 = shl_ln171_61_fu_12723_p3;

assign zext_ln171_17_fu_9071_p1 = shl_ln171_5_fu_9064_p3;

assign zext_ln171_181_fu_13055_p1 = grp_fu_3514_p3;

assign zext_ln171_182_fu_13215_p1 = shl_ln171_62_fu_13207_p3;

assign zext_ln171_183_fu_13227_p1 = shl_ln171_63_fu_13219_p3;

assign zext_ln171_184_fu_13609_p1 = shl_ln171_64_fu_13601_p3;

assign zext_ln171_185_fu_13613_p1 = shl_ln171_63_reg_17809;

assign zext_ln171_186_fu_13833_p1 = select_ln171_119_reg_17872;

assign zext_ln171_187_fu_13629_p1 = add_ln171_28_fu_13616_p2;

assign zext_ln171_188_fu_12766_p1 = reg_3578;

assign zext_ln171_189_fu_12778_p1 = shl_ln171_65_fu_12770_p3;

assign zext_ln171_18_fu_7768_p1 = add_ln171_2_fu_7762_p2;

assign zext_ln171_190_fu_12806_p1 = shl_ln171_66_fu_12798_p3;

assign zext_ln171_191_fu_12838_p1 = select_ln171_123_fu_12831_p3;

assign zext_ln171_192_fu_12850_p1 = shl_ln171_66_fu_12798_p3;

assign zext_ln171_193_fu_12861_p1 = select_ln171_124_fu_12854_p3;

assign zext_ln171_194_fu_13267_p1 = shl_ln171_67_fu_13259_p3;

assign zext_ln171_195_fu_13664_p1 = reg_3578;

assign zext_ln171_196_fu_13676_p1 = shl_ln171_68_fu_13668_p3;

assign zext_ln171_197_fu_13703_p1 = select_ln153_23_reg_17859;

assign zext_ln171_198_fu_13713_p1 = shl_ln171_69_fu_13706_p3;

assign zext_ln171_199_fu_13730_p1 = select_ln171_128_fu_13723_p3;

assign zext_ln171_19_fu_8195_p1 = select_ln153_1_fu_8188_p3;

assign zext_ln171_1_fu_8468_p1 = select_ln153_reg_17032;

assign zext_ln171_200_fu_13734_p1 = select_ln153_23_reg_17859;

assign zext_ln171_201_fu_13737_p1 = shl_ln171_69_fu_13706_p3;

assign zext_ln171_202_fu_13748_p1 = shl_ln171_70_fu_13741_p3;

assign zext_ln171_203_fu_10717_p1 = shl_ln171_71_fu_10710_p3;

assign zext_ln171_204_fu_10728_p1 = shl_ln171_72_fu_10721_p3;

assign zext_ln171_205_fu_10775_p1 = select_ln153_24_reg_17351;

assign zext_ln171_206_fu_10785_p1 = shl_ln171_73_fu_10778_p3;

assign zext_ln171_207_fu_10795_p1 = shl_ln171_71_fu_10710_p3;

assign zext_ln171_208_fu_10805_p1 = add_ln171_49_fu_10799_p2;

assign zext_ln171_209_fu_10890_p1 = shl_ln171_72_fu_10721_p3;

assign zext_ln171_20_fu_9099_p1 = shl_ln171_6_fu_9092_p3;

assign zext_ln171_210_fu_10969_p1 = shl_ln171_72_fu_10721_p3;

assign zext_ln171_211_fu_11022_p1 = select_ln153_24_reg_17351;

assign zext_ln171_212_fu_11039_p1 = select_ln171_133_fu_11032_p3;

assign zext_ln171_213_fu_11055_p1 = shl_ln171_74_fu_11025_p3;

assign zext_ln171_214_fu_11120_p1 = select_ln153_25_reg_17361;

assign zext_ln171_215_fu_11130_p1 = shl_ln171_75_fu_11123_p3;

assign zext_ln171_216_fu_11157_p1 = shl_ln171_76_fu_11150_p3;

assign zext_ln171_217_fu_11223_p1 = shl_ln171_77_fu_11216_p3;

assign zext_ln171_218_fu_11234_p1 = shl_ln171_78_fu_11227_p3;

assign zext_ln171_21_fu_9134_p1 = shl_ln171_5_fu_9064_p3;

assign zext_ln171_22_fu_9144_p1 = add_ln171_1_fu_9138_p2;

assign zext_ln171_23_fu_9178_p1 = shl_ln171_5_fu_9064_p3;

assign zext_ln171_24_fu_9239_p1 = shl_ln171_s_fu_9032_p3;

assign zext_ln171_25_fu_8522_p1 = select_ln153_2_reg_17169;

assign zext_ln171_26_fu_8580_p1 = shl_ln171_7_fu_8573_p3;

assign zext_ln171_27_fu_9260_p1 = select_ln153_2_reg_17169;

assign zext_ln171_28_fu_9263_p1 = select_ln153_2_reg_17169;

assign zext_ln171_29_fu_9282_p1 = shl_ln171_8_fu_9275_p3;

assign zext_ln171_2_fu_8554_p1 = select_ln153_reg_17032;

assign zext_ln171_30_fu_9293_p1 = shl_ln171_9_fu_9286_p3;

assign zext_ln171_31_fu_9324_p1 = shl_ln171_10_fu_9317_p3;

assign zext_ln171_32_fu_9384_p1 = shl_ln171_9_fu_9286_p3;

assign zext_ln171_33_fu_9405_p1 = shl_ln171_10_fu_9317_p3;

assign zext_ln171_34_fu_8212_p1 = select_ln153_3_reg_16580;

assign zext_ln171_35_fu_7878_p1 = add_ln171_4_fu_7873_p2;

assign zext_ln171_36_fu_9439_p1 = select_ln153_3_reg_16580;

assign zext_ln171_37_fu_9449_p1 = shl_ln171_11_fu_9442_p3;

assign zext_ln171_38_fu_9470_p1 = select_ln153_3_reg_16580;

assign zext_ln171_39_fu_9473_p1 = select_ln153_3_reg_16580;

assign zext_ln171_3_fu_8848_p1 = select_ln153_reg_17032;

assign zext_ln171_40_fu_9483_p1 = shl_ln171_12_fu_9476_p3;

assign zext_ln171_41_fu_9500_p1 = shl_ln171_13_fu_9493_p3;

assign zext_ln171_42_fu_9525_p1 = shl_ln171_11_fu_9442_p3;

assign zext_ln171_43_fu_9535_p1 = add_ln171_3_fu_9529_p2;

assign zext_ln171_44_fu_9603_p1 = shl_ln171_14_fu_9596_p3;

assign zext_ln171_45_fu_9614_p1 = select_ln171_29_fu_9607_p3;

assign zext_ln171_46_fu_9641_p1 = select_ln153_4_reg_17245;

assign zext_ln171_47_fu_9644_p1 = select_ln153_4_reg_17245;

assign zext_ln171_48_fu_9654_p1 = shl_ln171_15_fu_9647_p3;

assign zext_ln171_49_fu_9671_p1 = shl_ln171_16_fu_9664_p3;

assign zext_ln171_4_fu_8858_p1 = shl_ln1_fu_8851_p3;

assign zext_ln171_50_fu_9692_p1 = select_ln153_4_reg_17245;

assign zext_ln171_51_fu_8606_p1 = select_ln153_4_reg_17245;

assign zext_ln171_52_fu_9702_p1 = shl_ln171_17_fu_9695_p3;

assign zext_ln171_53_fu_9716_p1 = shl_ln171_16_fu_9664_p3;

assign zext_ln171_54_fu_9733_p1 = shl_ln171_18_fu_9726_p3;

assign zext_ln171_55_fu_9753_p1 = shl_ln171_18_fu_9726_p3;

assign zext_ln171_56_fu_9763_p1 = add_ln171_5_fu_9757_p2;

assign zext_ln171_57_fu_9799_p1 = shl_ln171_18_fu_9726_p3;

assign zext_ln171_58_fu_9820_p1 = $unsigned(mul_ln171_9_reg_17267);

assign zext_ln171_59_fu_8303_p1 = select_ln153_5_fu_8296_p3;

assign zext_ln171_5_fu_8879_p1 = shl_ln171_1_fu_8872_p3;

assign zext_ln171_60_fu_9859_p1 = select_ln153_5_reg_16952;

assign zext_ln171_61_fu_9862_p1 = select_ln153_5_reg_16952;

assign zext_ln171_62_fu_9872_p1 = shl_ln171_19_fu_9865_p3;

assign zext_ln171_63_fu_9882_p1 = add_ln171_6_fu_9876_p2;

assign zext_ln171_64_fu_9893_p1 = tmp_87_fu_9886_p3;

assign zext_ln171_65_fu_9946_p1 = shl_ln171_20_fu_9939_p3;

assign zext_ln171_66_fu_9956_p1 = add_ln171_7_fu_9950_p2;

assign zext_ln171_67_fu_9983_p1 = tmp_88_fu_9976_p3;

assign zext_ln171_68_fu_10008_p1 = shl_ln171_20_fu_9939_p3;

assign zext_ln171_69_fu_10012_p1 = shl_ln171_20_fu_9939_p3;

assign zext_ln171_6_fu_8896_p1 = shl_ln171_2_fu_8889_p3;

assign zext_ln171_70_fu_10060_p1 = select_ln153_6_reg_17272;

assign zext_ln171_71_fu_10070_p1 = shl_ln171_21_fu_10063_p3;

assign zext_ln171_72_fu_10087_p1 = shl_ln171_22_fu_10080_p3;

assign zext_ln171_73_fu_10098_p1 = shl_ln171_23_fu_10091_p3;

assign zext_ln171_74_fu_8671_p1 = select_ln153_6_reg_17272;

assign zext_ln171_75_fu_8663_p1 = select_ln153_6_reg_17272;

assign zext_ln171_76_fu_10108_p1 = $unsigned(mul_ln171_13_reg_17298);

assign zext_ln171_77_fu_10111_p1 = shl_ln171_21_fu_10063_p3;

assign zext_ln171_78_fu_10126_p1 = shl_ln171_24_fu_10119_p3;

assign zext_ln171_79_fu_10175_p1 = add_ln171_8_fu_10169_p2;

assign zext_ln171_7_fu_8906_p1 = add_ln171_fu_8900_p2;

assign zext_ln171_80_fu_10228_p1 = select_ln153_7_reg_17319;

assign zext_ln171_81_fu_10238_p1 = shl_ln171_25_fu_10231_p3;

assign zext_ln171_82_fu_10249_p1 = shl_ln171_26_fu_10242_p3;

assign zext_ln171_83_fu_10287_p1 = shl_ln171_27_fu_10280_p3;

assign zext_ln171_84_fu_10291_p1 = shl_ln171_26_fu_10242_p3;

assign zext_ln171_85_fu_10301_p1 = shl_ln171_25_fu_10231_p3;

assign zext_ln171_86_fu_10316_p1 = select_ln153_7_reg_17319;

assign zext_ln171_87_fu_10319_p1 = select_ln153_7_reg_17319;

assign zext_ln171_88_fu_10335_p1 = shl_ln171_28_fu_10328_p3;

assign zext_ln171_89_fu_10503_p1 = select_ln171_60_fu_10496_p3;

assign zext_ln171_8_fu_8513_p1 = select_ln153_reg_17032;

assign zext_ln171_90_fu_11318_p1 = select_ln153_8_reg_17330;

assign zext_ln171_91_fu_11328_p1 = shl_ln171_29_fu_11321_p3;

assign zext_ln171_92_fu_11338_p1 = add_ln171_17_fu_11332_p2;

assign zext_ln171_93_fu_11349_p1 = shl_ln171_30_fu_11342_p3;

assign zext_ln171_94_fu_11381_p1 = shl_ln171_31_fu_11374_p3;

assign zext_ln171_95_fu_11385_p1 = shl_ln171_30_fu_11342_p3;

assign zext_ln171_96_fu_11402_p1 = select_ln171_62_fu_11395_p3;

assign zext_ln171_97_fu_10534_p1 = select_ln153_8_reg_17330;

assign zext_ln171_98_fu_11990_p1 = $unsigned(mul_ln171_16_reg_17551);

assign zext_ln171_99_fu_11416_p1 = shl_ln171_31_fu_11374_p3;

assign zext_ln171_9_fu_8928_p1 = shl_ln171_3_fu_8921_p3;

assign zext_ln171_fu_7752_p1 = local_col_index_fu_7734_p2;

assign zext_ln40_1_fu_4121_p1 = select_ln42_fu_4079_p3;

assign zext_ln40_2_fu_4231_p1 = select_ln42_2_fu_4217_p3;

assign zext_ln40_3_fu_4295_p1 = select_ln42_4_reg_14521;

assign zext_ln40_4_fu_4378_p1 = select_ln42_6_reg_14537;

assign zext_ln40_5_fu_4450_p1 = select_ln42_8_reg_14565;

assign zext_ln40_6_fu_4545_p1 = select_ln42_10_reg_14592;

assign zext_ln40_7_fu_4590_p1 = select_ln42_12_reg_14618;

assign zext_ln40_fu_3744_p1 = l1_write_col_offset;

assign zext_ln71_fu_7514_p1 = trunc_ln71_reg_14296;

assign zext_ln80_1_fu_4624_p1 = tmp_81_reg_14301;

assign zext_ln80_2_fu_4760_p1 = or_ln_fu_4753_p3;

assign zext_ln80_3_fu_4764_p1 = or_ln_fu_4753_p3;

assign zext_ln80_fu_4621_p1 = tmp_81_reg_14301;

assign zext_ln93_100_fu_7599_p1 = shl_ln93_52_reg_15292;

assign zext_ln93_101_fu_6301_p1 = shl_ln93_52_fu_6293_p3;

assign zext_ln93_103_fu_6320_p1 = add_ln93_22_fu_6314_p2;

assign zext_ln93_104_fu_7034_p1 = shl_ln93_53_fu_7027_p3;

assign zext_ln93_105_fu_6340_p1 = shl_ln93_54_fu_6333_p3;

assign zext_ln93_106_fu_6351_p1 = shl_ln93_55_fu_6344_p3;

assign zext_ln93_107_fu_6372_p1 = shl_ln93_56_fu_6365_p3;

assign zext_ln93_108_fu_6383_p1 = shl_ln93_57_fu_6376_p3;

assign zext_ln93_109_fu_6387_p1 = shl_ln93_57_fu_6376_p3;

assign zext_ln93_10_fu_4868_p1 = shl_ln93_4_fu_4860_p3;

assign zext_ln93_110_fu_6408_p1 = shl_ln93_58_fu_6401_p3;

assign zext_ln93_111_fu_6459_p1 = tmp_21_fu_6448_p8;

assign zext_ln93_112_fu_7331_p1 = shl_ln93_59_reg_15439;

assign zext_ln93_113_fu_7055_p1 = shl_ln93_59_fu_7048_p3;

assign zext_ln93_114_fu_6471_p1 = shl_ln93_60_fu_6463_p3;

assign zext_ln93_115_fu_7066_p1 = shl_ln93_61_fu_7059_p3;

assign zext_ln93_116_fu_6483_p1 = shl_ln93_62_fu_6475_p3;

assign zext_ln93_117_fu_6530_p1 = tmp_22_fu_6519_p8;

assign zext_ln93_118_fu_7077_p1 = shl_ln93_63_fu_7070_p3;

assign zext_ln93_119_fu_7087_p1 = shl_ln93_64_reg_15328;

assign zext_ln93_11_fu_5278_p1 = shl_ln93_5_fu_5271_p3;

assign zext_ln93_120_fu_6542_p1 = shl_ln93_64_fu_6534_p3;

assign zext_ln93_121_fu_6564_p1 = shl_ln93_65_fu_6556_p3;

assign zext_ln93_123_fu_6593_p1 = shl_ln93_66_fu_6585_p3;

assign zext_ln93_124_fu_6605_p1 = shl_ln93_67_fu_6597_p3;

assign zext_ln93_125_fu_6627_p1 = shl_ln93_68_fu_6619_p3;

assign zext_ln93_126_fu_7102_p1 = tmp_24_reg_15348;

assign zext_ln93_127_fu_7105_p1 = tmp_24_reg_15348;

assign zext_ln93_128_fu_7115_p1 = shl_ln93_69_fu_7108_p3;

assign zext_ln93_129_fu_7119_p1 = shl_ln93_69_fu_7108_p3;

assign zext_ln93_12_fu_5292_p1 = tmp_2_reg_14997;

assign zext_ln93_130_fu_7150_p1 = shl_ln93_70_fu_7143_p3;

assign zext_ln93_131_fu_7167_p1 = tmp_82_fu_7160_p3;

assign zext_ln93_132_fu_6705_p1 = tmp_25_fu_6694_p8;

assign zext_ln93_134_fu_7182_p1 = tmp_25_reg_15357;

assign zext_ln93_135_fu_7347_p1 = shl_ln93_71_fu_7340_p3;

assign zext_ln93_136_fu_6709_p1 = grp_fu_3582_p8;

assign zext_ln93_137_fu_6721_p1 = tmp_83_fu_6713_p3;

assign zext_ln93_138_fu_7191_p1 = tmp_83_reg_15369;

assign zext_ln93_14_fu_5302_p1 = shl_ln93_7_fu_5295_p3;

assign zext_ln93_15_fu_5313_p1 = shl_ln93_8_fu_5306_p3;

assign zext_ln93_16_fu_5317_p1 = shl_ln93_8_fu_5306_p3;

assign zext_ln93_17_fu_4922_p1 = tmp_3_fu_4911_p8;

assign zext_ln93_18_fu_5341_p1 = tmp_3_reg_15004;

assign zext_ln93_19_fu_5344_p1 = tmp_3_reg_15004;

assign zext_ln93_1_fu_4811_p1 = tmp_fu_4800_p8;

assign zext_ln93_20_fu_5354_p1 = shl_ln93_9_fu_5347_p3;

assign zext_ln93_21_fu_5377_p1 = shl_ln93_s_fu_5370_p3;

assign zext_ln93_22_fu_4934_p1 = shl_ln93_10_fu_4926_p3;

assign zext_ln93_23_fu_5406_p1 = tmp_4_reg_15012;

assign zext_ln93_24_fu_4957_p1 = shl_ln93_11_fu_4949_p3;

assign zext_ln93_25_fu_5416_p1 = shl_ln93_12_fu_5409_p3;

assign zext_ln93_26_fu_5436_p1 = shl_ln93_13_fu_5429_p3;

assign zext_ln93_27_fu_5440_p1 = shl_ln93_13_fu_5429_p3;

assign zext_ln93_28_fu_4969_p1 = shl_ln93_14_fu_4961_p3;

assign zext_ln93_2_fu_5243_p1 = shl_ln_fu_5236_p3;

assign zext_ln93_30_fu_5463_p1 = shl_ln93_15_fu_5456_p3;

assign zext_ln93_31_fu_5467_p1 = shl_ln93_15_fu_5456_p3;

assign zext_ln93_32_fu_5484_p1 = shl_ln93_16_fu_5477_p3;

assign zext_ln93_33_fu_5488_p1 = shl_ln93_16_fu_5477_p3;

assign zext_ln93_34_fu_5511_p1 = shl_ln93_17_fu_5504_p3;

assign zext_ln93_35_fu_5525_p1 = tmp_6_reg_15064;

assign zext_ln93_36_fu_5541_p1 = shl_ln93_18_fu_5534_p3;

assign zext_ln93_37_fu_5013_p1 = shl_ln93_19_fu_5005_p3;

assign zext_ln93_38_fu_5545_p1 = shl_ln93_19_reg_15071;

assign zext_ln93_39_fu_5565_p1 = shl_ln93_20_fu_5558_p3;

assign zext_ln93_3_fu_5247_p1 = shl_ln_fu_5236_p3;

assign zext_ln93_40_fu_5582_p1 = add_ln93_4_reg_15081;

assign zext_ln93_41_fu_5595_p1 = tmp_7_reg_15122;

assign zext_ln93_42_fu_5054_p1 = shl_ln93_21_fu_5046_p3;

assign zext_ln93_43_fu_5066_p1 = shl_ln93_22_fu_5058_p3;

assign zext_ln93_44_fu_5608_p1 = tmp_79_fu_5601_p3;

assign zext_ln93_45_fu_5643_p1 = tmp_79_fu_5601_p3;

assign zext_ln93_46_fu_5669_p1 = tmp_8_reg_15133;

assign zext_ln93_47_fu_5101_p1 = shl_ln93_23_fu_5093_p3;

assign zext_ln93_48_fu_5688_p1 = shl_ln93_24_fu_5681_p3;

assign zext_ln93_49_fu_5705_p1 = shl_ln93_25_fu_5698_p3;

assign zext_ln93_4_fu_7551_p1 = add_ln87_1_fu_7545_p2;

assign zext_ln93_50_fu_6871_p1 = tmp_9_reg_15227;

assign zext_ln93_51_fu_5738_p1 = tmp_80_fu_5730_p3;

assign zext_ln93_52_fu_5742_p1 = tmp_80_fu_5730_p3;

assign zext_ln93_53_fu_5754_p1 = shl_ln93_26_fu_5746_p3;

assign zext_ln93_54_fu_5791_p1 = tmp_10_fu_5780_p8;

assign zext_ln93_55_fu_5803_p1 = shl_ln93_27_fu_5795_p3;

assign zext_ln93_56_fu_5815_p1 = shl_ln93_28_fu_5807_p3;

assign zext_ln93_57_fu_5819_p1 = shl_ln93_28_fu_5807_p3;

assign zext_ln93_58_fu_5853_p1 = shl_ln93_29_fu_5845_p3;

assign zext_ln93_59_fu_5874_p1 = shl_ln93_30_fu_5867_p3;

assign zext_ln93_5_fu_4823_p1 = shl_ln93_1_fu_4815_p3;

assign zext_ln93_60_fu_5878_p1 = shl_ln93_30_fu_5867_p3;

assign zext_ln93_61_fu_5889_p1 = shl_ln93_31_fu_5882_p3;

assign zext_ln93_62_fu_5893_p1 = shl_ln93_31_fu_5882_p3;

assign zext_ln93_63_fu_5907_p1 = tmp_12_reg_15151;

assign zext_ln93_64_fu_5910_p1 = tmp_12_reg_15151;

assign zext_ln93_65_fu_5920_p1 = shl_ln93_32_fu_5913_p3;

assign zext_ln93_66_fu_6889_p1 = shl_ln93_33_fu_6882_p3;

assign zext_ln93_67_fu_6900_p1 = shl_ln93_34_fu_6893_p3;

assign zext_ln93_68_fu_5951_p1 = tmp_13_fu_5940_p8;

assign zext_ln93_69_fu_5955_p1 = tmp_13_fu_5940_p8;

assign zext_ln93_6_fu_5251_p1 = tmp_1_reg_14985;

assign zext_ln93_70_fu_5967_p1 = shl_ln93_35_fu_5959_p3;

assign zext_ln93_71_fu_5989_p1 = shl_ln93_36_fu_5981_p3;

assign zext_ln93_72_fu_5999_p1 = shl_ln93_36_fu_5981_p3;

assign zext_ln93_73_fu_6019_p1 = tmp_14_reg_15160;

assign zext_ln93_74_fu_5150_p1 = tmp_14_fu_5139_p8;

assign zext_ln93_75_fu_6022_p1 = shl_ln93_37_reg_15167;

assign zext_ln93_76_fu_5162_p1 = shl_ln93_37_fu_5154_p3;

assign zext_ln93_77_fu_6032_p1 = shl_ln93_38_fu_6025_p3;

assign zext_ln93_78_fu_6053_p1 = shl_ln93_39_fu_6046_p3;

assign zext_ln93_79_fu_6923_p1 = tmp_15_reg_15172;

assign zext_ln93_7_fu_5261_p1 = shl_ln93_2_fu_5254_p3;

assign zext_ln93_80_fu_6063_p1 = tmp_15_reg_15172;

assign zext_ln93_81_fu_6933_p1 = shl_ln93_40_fu_6926_p3;

assign zext_ln93_82_fu_6073_p1 = shl_ln93_41_fu_6066_p3;

assign zext_ln93_83_fu_6937_p1 = shl_ln93_41_reg_15257;

assign zext_ln93_84_fu_6084_p1 = shl_ln93_42_fu_6077_p3;

assign zext_ln93_85_fu_6123_p1 = shl_ln93_43_fu_6116_p3;

assign zext_ln93_86_fu_6156_p1 = shl_ln93_44_fu_6148_p3;

assign zext_ln93_87_fu_6168_p1 = shl_ln93_45_fu_6160_p3;

assign zext_ln93_88_fu_6172_p1 = shl_ln93_45_fu_6160_p3;

assign zext_ln93_89_fu_6975_p1 = shl_ln93_46_fu_6968_p3;

assign zext_ln93_8_fu_4686_p1 = add_ln87_2_fu_4681_p2;

assign zext_ln93_90_fu_6192_p1 = tmp_17_reg_15182;

assign zext_ln93_91_fu_6195_p1 = tmp_17_reg_15182;

assign zext_ln93_92_fu_6205_p1 = shl_ln93_47_fu_6198_p3;

assign zext_ln93_93_fu_6226_p1 = shl_ln93_48_fu_6219_p3;

assign zext_ln93_94_fu_6237_p1 = shl_ln93_49_fu_6230_p3;

assign zext_ln93_95_fu_6254_p1 = shl_ln93_50_fu_6247_p3;

assign zext_ln93_96_fu_6264_p1 = shl_ln93_50_fu_6247_p3;

assign zext_ln93_97_fu_6289_p1 = tmp_18_fu_6278_p8;

assign zext_ln93_99_fu_6995_p1 = shl_ln93_51_fu_6984_p3;

assign zext_ln93_9_fu_4856_p1 = shl_ln93_3_fu_4848_p3;

assign zext_ln93_fu_7523_p1 = add_ln87_fu_7517_p2;

always @ (posedge ap_clk) begin
    sext_ln93_2_reg_14992[0] <= 1'b0;
    zext_ln93_24_reg_15019[3:0] <= 4'b0000;
    zext_ln93_24_reg_15019[12] <= 1'b0;
    add_ln93_1_reg_15024[0] <= 1'b0;
    sub_ln93_10_reg_15029[0] <= 1'b0;
    shl_ln93_19_reg_15071[1:0] <= 2'b00;
    sub_ln93_19_reg_15128[0] <= 1'b0;
    sub_ln93_21_reg_15140[2:0] <= 3'b000;
    shl_ln93_37_reg_15167[1:0] <= 2'b00;
    zext_ln93_46_reg_15222[12:8] <= 5'b00000;
    zext_ln93_51_reg_15232[3:0] <= 4'b0000;
    zext_ln93_51_reg_15232[12] <= 1'b0;
    shl_ln93_41_reg_15257[0] <= 1'b0;
    add_ln93_14_reg_15262[0] <= 1'b0;
    sub_ln93_49_reg_15282[1:0] <= 2'b00;
    shl_ln93_52_reg_15292[2:0] <= 3'b000;
    add_ln93_20_reg_15297[0] <= 1'b0;
    zext_ln93_114_reg_15313[0] <= 1'b0;
    zext_ln93_114_reg_15313[12:9] <= 4'b0000;
    shl_ln93_64_reg_15328[2:0] <= 3'b000;
    add_ln93_33_reg_15343[0] <= 1'b0;
    zext_ln93_136_reg_15364[12:8] <= 5'b00000;
    tmp_83_reg_15369[3:0] <= 4'b0000;
    add_ln106_27_reg_15389[0] <= 1'b0;
    add_ln106_34_reg_15394[0] <= 1'b0;
    add_ln106_36_reg_15399[0] <= 1'b0;
    add_ln106_43_reg_15409[0] <= 1'b0;
    sub_ln93_41_reg_15429[0] <= 1'b0;
    shl_ln93_59_reg_15439[2:0] <= 3'b000;
    add_ln106_21_reg_15474[1:0] <= 2'b00;
    add_ln106_37_reg_15489[0] <= 1'b0;
    zext_ln123_reg_15530[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln160_reg_15997[16] <= 1'b0;
    zext_ln171_reg_16002[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln171_18_reg_16054[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln171_35_reg_16335[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln171_19_reg_16769[12:8] <= 5'b00000;
    zext_ln171_34_reg_16780[12:8] <= 5'b00000;
    zext_ln171_59_reg_16962[12:8] <= 5'b00000;
    zext_ln171_128_reg_16985[12:8] <= 5'b00000;
    zext_ln171_12_reg_17044[11:8] <= 4'b0000;
    zext_ln171_103_reg_17133[12:8] <= 5'b00000;
    select_ln171_4_reg_17159[12:3] <= 10'b1111111110;
    zext_ln171_8_reg_17222[11:8] <= 4'b0000;
    zext_ln171_25_reg_17234[12:8] <= 5'b00000;
    zext_ln171_26_reg_17257[2:0] <= 3'b000;
    zext_ln171_26_reg_17257[11] <= 1'b0;
    zext_ln171_51_reg_17262[11:8] <= 4'b0000;
    zext_ln171_75_reg_17293[11:8] <= 4'b0000;
    zext_ln171_74_reg_17308[12:8] <= 5'b00000;
    sub_ln171_2_reg_17374[0] <= 1'b0;
    sub_ln171_55_reg_17404[1:0] <= 2'b00;
    sub_ln171_56_reg_17409[0] <= 1'b0;
    zext_ln171_97_reg_17429[12:8] <= 5'b00000;
    sub_ln171_85_reg_17445[1:0] <= 2'b00;
    sext_ln171_107_reg_17450[2:0] <= 3'b000;
    zext_ln171_114_reg_17455[12:8] <= 5'b00000;
    sub_ln171_93_reg_17566[0] <= 1'b0;
    shl_ln171_45_reg_17685[0] <= 1'b0;
    zext_ln171_151_reg_17690[12:8] <= 5'b00000;
    zext_ln171_167_reg_17695[12:8] <= 5'b00000;
    zext_ln171_188_reg_17700[12:8] <= 5'b00000;
    zext_ln171_181_reg_17771[12:8] <= 5'b00000;
    shl_ln171_63_reg_17809[0] <= 1'b0;
    select_ln171_44_reg_17829[0] <= 1'b1;
    select_ln171_44_reg_17829[12:4] <= 9'b111111111;
    select_ln171_81_reg_17849[3:0] <= 4'b0011;
    select_ln171_119_reg_17872[0] <= 1'b0;
    select_ln171_88_reg_17924[1:0] <= 2'b01;
end

endmodule //kernel
