# SystemVerilog-Assertions
SVA Projects - FSM, Counter, FIFO
