{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 14:12:48 2019 " "Info: Processing started: Thu May 30 14:12:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c statemachine " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "main.v" "" { Text "X:/ece152a/lab5/main.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register statemachine:step1\|cs\[2\] register statemachine:step1\|cs\[3\] 13.42 MHz 74.5 ns Internal " "Info: Clock \"clock\" has Internal fmax of 13.42 MHz between source register \"statemachine:step1\|cs\[2\]\" and destination register \"statemachine:step1\|cs\[3\]\" (period= 74.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "73.200 ns + Longest register register " "Info: + Longest register to register delay is 73.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 0.300 ns statemachine:step1\|cs\[2\] 1 REG LC9_A8 12 " "Info: 1: + IC(0.000 ns) + CELL(0.300 ns) = 0.300 ns; Loc. = LC9_A8; Fanout = 12; REG Node = 'statemachine:step1\|cs\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { statemachine:step1|cs[2] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.500 ns) 5.900 ns statemachine:step1\|Equal0~39 2 COMB LC4_A8 2 " "Info: 2: + IC(3.100 ns) + CELL(2.500 ns) = 5.900 ns; Loc. = LC4_A8; Fanout = 2; COMB Node = 'statemachine:step1\|Equal0~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { statemachine:step1|cs[2] statemachine:step1|Equal0~39 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(2.400 ns) 9.700 ns statemachine:step1\|Equal0~40 3 COMB LC4_A10 8 " "Info: 3: + IC(1.400 ns) + CELL(2.400 ns) = 9.700 ns; Loc. = LC4_A10; Fanout = 8; COMB Node = 'statemachine:step1\|Equal0~40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { statemachine:step1|Equal0~39 statemachine:step1|Equal0~40 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 12.600 ns statemachine:step1\|Equal0~42 4 COMB LC2_A11 2 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 12.600 ns; Loc. = LC2_A11; Fanout = 2; COMB Node = 'statemachine:step1\|Equal0~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { statemachine:step1|Equal0~40 statemachine:step1|Equal0~42 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 15.300 ns statemachine:step1\|always1~1653 5 COMB LC4_A11 1 " "Info: 5: + IC(0.300 ns) + CELL(2.400 ns) = 15.300 ns; Loc. = LC4_A11; Fanout = 1; COMB Node = 'statemachine:step1\|always1~1653'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|Equal0~42 statemachine:step1|always1~1653 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 18.000 ns statemachine:step1\|always1~15 6 COMB LC8_A11 3 " "Info: 6: + IC(0.300 ns) + CELL(2.400 ns) = 18.000 ns; Loc. = LC8_A11; Fanout = 3; COMB Node = 'statemachine:step1\|always1~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~1653 statemachine:step1|always1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.700 ns) 22.300 ns statemachine:step1\|always1~1663 7 COMB LC3_A6 2 " "Info: 7: + IC(1.600 ns) + CELL(2.700 ns) = 22.300 ns; Loc. = LC3_A6; Fanout = 2; COMB Node = 'statemachine:step1\|always1~1663'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { statemachine:step1|always1~15 statemachine:step1|always1~1663 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 24.900 ns statemachine:step1\|always1~1628 8 COMB LC7_A6 4 " "Info: 8: + IC(0.200 ns) + CELL(2.400 ns) = 24.900 ns; Loc. = LC7_A6; Fanout = 4; COMB Node = 'statemachine:step1\|always1~1628'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { statemachine:step1|always1~1663 statemachine:step1|always1~1628 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 27.700 ns statemachine:step1\|always1~1629 9 COMB LC8_A6 2 " "Info: 9: + IC(0.400 ns) + CELL(2.400 ns) = 27.700 ns; Loc. = LC8_A6; Fanout = 2; COMB Node = 'statemachine:step1\|always1~1629'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { statemachine:step1|always1~1628 statemachine:step1|always1~1629 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.700 ns) 30.800 ns statemachine:step1\|always1~35 10 COMB LC9_A6 3 " "Info: 10: + IC(0.400 ns) + CELL(2.700 ns) = 30.800 ns; Loc. = LC9_A6; Fanout = 3; COMB Node = 'statemachine:step1\|always1~35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { statemachine:step1|always1~1629 statemachine:step1|always1~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(2.400 ns) 34.600 ns statemachine:step1\|always1~1662 11 COMB LC1_A2 3 " "Info: 11: + IC(1.400 ns) + CELL(2.400 ns) = 34.600 ns; Loc. = LC1_A2; Fanout = 3; COMB Node = 'statemachine:step1\|always1~1662'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { statemachine:step1|always1~35 statemachine:step1|always1~1662 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.700 ns) 39.200 ns statemachine:step1\|always1~1631 12 COMB LC5_A4 3 " "Info: 12: + IC(1.900 ns) + CELL(2.700 ns) = 39.200 ns; Loc. = LC5_A4; Fanout = 3; COMB Node = 'statemachine:step1\|always1~1631'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { statemachine:step1|always1~1662 statemachine:step1|always1~1631 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 41.800 ns statemachine:step1\|always1~49 13 COMB LC3_A4 3 " "Info: 13: + IC(0.200 ns) + CELL(2.400 ns) = 41.800 ns; Loc. = LC3_A4; Fanout = 3; COMB Node = 'statemachine:step1\|always1~49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { statemachine:step1|always1~1631 statemachine:step1|always1~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 44.500 ns statemachine:step1\|always1~1632 14 COMB LC2_A4 3 " "Info: 14: + IC(0.300 ns) + CELL(2.400 ns) = 44.500 ns; Loc. = LC2_A4; Fanout = 3; COMB Node = 'statemachine:step1\|always1~1632'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~49 statemachine:step1|always1~1632 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 47.200 ns statemachine:step1\|always1~57 15 COMB LC6_A4 4 " "Info: 15: + IC(0.300 ns) + CELL(2.400 ns) = 47.200 ns; Loc. = LC6_A4; Fanout = 4; COMB Node = 'statemachine:step1\|always1~57'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~1632 statemachine:step1|always1~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 49.900 ns statemachine:step1\|always1~63 16 COMB LC4_A4 2 " "Info: 16: + IC(0.300 ns) + CELL(2.400 ns) = 49.900 ns; Loc. = LC4_A4; Fanout = 2; COMB Node = 'statemachine:step1\|always1~63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~57 statemachine:step1|always1~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 52.600 ns statemachine:step1\|always1~71 17 COMB LC1_A4 3 " "Info: 17: + IC(0.300 ns) + CELL(2.400 ns) = 52.600 ns; Loc. = LC1_A4; Fanout = 3; COMB Node = 'statemachine:step1\|always1~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~63 statemachine:step1|always1~71 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.400 ns) 56.800 ns statemachine:step1\|always1~79 18 COMB LC10_A1 3 " "Info: 18: + IC(1.800 ns) + CELL(2.400 ns) = 56.800 ns; Loc. = LC10_A1; Fanout = 3; COMB Node = 'statemachine:step1\|always1~79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { statemachine:step1|always1~71 statemachine:step1|always1~79 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 59.800 ns statemachine:step1\|always1~1664 19 COMB LC6_A1 2 " "Info: 19: + IC(0.300 ns) + CELL(2.700 ns) = 59.800 ns; Loc. = LC6_A1; Fanout = 2; COMB Node = 'statemachine:step1\|always1~1664'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { statemachine:step1|always1~79 statemachine:step1|always1~1664 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.400 ns) 63.900 ns statemachine:step1\|Selector4~294 20 COMB LC4_A1 3 " "Info: 20: + IC(1.700 ns) + CELL(2.400 ns) = 63.900 ns; Loc. = LC4_A1; Fanout = 3; COMB Node = 'statemachine:step1\|Selector4~294'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { statemachine:step1|always1~1664 statemachine:step1|Selector4~294 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.400 ns) 68.000 ns statemachine:step1\|Selector0~190 21 COMB LC9_A3 2 " "Info: 21: + IC(1.700 ns) + CELL(2.400 ns) = 68.000 ns; Loc. = LC9_A3; Fanout = 2; COMB Node = 'statemachine:step1\|Selector0~190'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { statemachine:step1|Selector4~294 statemachine:step1|Selector0~190 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 70.800 ns statemachine:step1\|Selector2~285 22 COMB LC2_A3 2 " "Info: 22: + IC(0.400 ns) + CELL(2.400 ns) = 70.800 ns; Loc. = LC2_A3; Fanout = 2; COMB Node = 'statemachine:step1\|Selector2~285'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { statemachine:step1|Selector0~190 statemachine:step1|Selector2~285 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.100 ns) 73.200 ns statemachine:step1\|cs\[3\] 23 REG LC6_A3 12 " "Info: 23: + IC(0.300 ns) + CELL(2.100 ns) = 73.200 ns; Loc. = LC6_A3; Fanout = 12; REG Node = 'statemachine:step1\|cs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { statemachine:step1|Selector2~285 statemachine:step1|cs[3] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "54.100 ns ( 73.91 % ) " "Info: Total cell delay = 54.100 ns ( 73.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.100 ns ( 26.09 % ) " "Info: Total interconnect delay = 19.100 ns ( 26.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "73.200 ns" { statemachine:step1|cs[2] statemachine:step1|Equal0~39 statemachine:step1|Equal0~40 statemachine:step1|Equal0~42 statemachine:step1|always1~1653 statemachine:step1|always1~15 statemachine:step1|always1~1663 statemachine:step1|always1~1628 statemachine:step1|always1~1629 statemachine:step1|always1~35 statemachine:step1|always1~1662 statemachine:step1|always1~1631 statemachine:step1|always1~49 statemachine:step1|always1~1632 statemachine:step1|always1~57 statemachine:step1|always1~63 statemachine:step1|always1~71 statemachine:step1|always1~79 statemachine:step1|always1~1664 statemachine:step1|Selector4~294 statemachine:step1|Selector0~190 statemachine:step1|Selector2~285 statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "73.200 ns" { statemachine:step1|cs[2] {} statemachine:step1|Equal0~39 {} statemachine:step1|Equal0~40 {} statemachine:step1|Equal0~42 {} statemachine:step1|always1~1653 {} statemachine:step1|always1~15 {} statemachine:step1|always1~1663 {} statemachine:step1|always1~1628 {} statemachine:step1|always1~1629 {} statemachine:step1|always1~35 {} statemachine:step1|always1~1662 {} statemachine:step1|always1~1631 {} statemachine:step1|always1~49 {} statemachine:step1|always1~1632 {} statemachine:step1|always1~57 {} statemachine:step1|always1~63 {} statemachine:step1|always1~71 {} statemachine:step1|always1~79 {} statemachine:step1|always1~1664 {} statemachine:step1|Selector4~294 {} statemachine:step1|Selector0~190 {} statemachine:step1|Selector2~285 {} statemachine:step1|cs[3] {} } { 0.000ns 3.100ns 1.400ns 0.500ns 0.300ns 0.300ns 1.600ns 0.200ns 0.400ns 0.400ns 1.400ns 1.900ns 0.200ns 0.300ns 0.300ns 0.300ns 0.300ns 1.800ns 0.300ns 1.700ns 1.700ns 0.400ns 0.300ns } { 0.300ns 2.500ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.100 ns - Smallest " "Info: - Smallest clock skew is 0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.800 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(0.000 ns) 7.800 ns statemachine:step1\|cs\[3\] 2 REG LC6_A3 12 " "Info: 2: + IC(4.500 ns) + CELL(0.000 ns) = 7.800 ns; Loc. = LC6_A3; Fanout = 12; REG Node = 'statemachine:step1\|cs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 42.31 % ) " "Info: Total cell delay = 3.300 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 57.69 % ) " "Info: Total interconnect delay = 4.500 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { clock {} clock~out {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 4.500ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.700 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.000 ns) 7.700 ns statemachine:step1\|cs\[2\] 2 REG LC9_A8 12 " "Info: 2: + IC(4.400 ns) + CELL(0.000 ns) = 7.700 ns; Loc. = LC9_A8; Fanout = 12; REG Node = 'statemachine:step1\|cs\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clock statemachine:step1|cs[2] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 42.86 % ) " "Info: Total cell delay = 3.300 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 57.14 % ) " "Info: Total interconnect delay = 4.400 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock statemachine:step1|cs[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} statemachine:step1|cs[2] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { clock {} clock~out {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 4.500ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock statemachine:step1|cs[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} statemachine:step1|cs[2] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.100 ns + " "Info: + Micro setup delay of destination is 1.100 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "73.200 ns" { statemachine:step1|cs[2] statemachine:step1|Equal0~39 statemachine:step1|Equal0~40 statemachine:step1|Equal0~42 statemachine:step1|always1~1653 statemachine:step1|always1~15 statemachine:step1|always1~1663 statemachine:step1|always1~1628 statemachine:step1|always1~1629 statemachine:step1|always1~35 statemachine:step1|always1~1662 statemachine:step1|always1~1631 statemachine:step1|always1~49 statemachine:step1|always1~1632 statemachine:step1|always1~57 statemachine:step1|always1~63 statemachine:step1|always1~71 statemachine:step1|always1~79 statemachine:step1|always1~1664 statemachine:step1|Selector4~294 statemachine:step1|Selector0~190 statemachine:step1|Selector2~285 statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "73.200 ns" { statemachine:step1|cs[2] {} statemachine:step1|Equal0~39 {} statemachine:step1|Equal0~40 {} statemachine:step1|Equal0~42 {} statemachine:step1|always1~1653 {} statemachine:step1|always1~15 {} statemachine:step1|always1~1663 {} statemachine:step1|always1~1628 {} statemachine:step1|always1~1629 {} statemachine:step1|always1~35 {} statemachine:step1|always1~1662 {} statemachine:step1|always1~1631 {} statemachine:step1|always1~49 {} statemachine:step1|always1~1632 {} statemachine:step1|always1~57 {} statemachine:step1|always1~63 {} statemachine:step1|always1~71 {} statemachine:step1|always1~79 {} statemachine:step1|always1~1664 {} statemachine:step1|Selector4~294 {} statemachine:step1|Selector0~190 {} statemachine:step1|Selector2~285 {} statemachine:step1|cs[3] {} } { 0.000ns 3.100ns 1.400ns 0.500ns 0.300ns 0.300ns 1.600ns 0.200ns 0.400ns 0.400ns 1.400ns 1.900ns 0.200ns 0.300ns 0.300ns 0.300ns 0.300ns 1.800ns 0.300ns 1.700ns 1.700ns 0.400ns 0.300ns } { 0.300ns 2.500ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.100ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { clock {} clock~out {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 4.500ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock statemachine:step1|cs[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} statemachine:step1|cs[2] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "statemachine:step1\|cs\[3\] left clock 74.300 ns register " "Info: tsu for register \"statemachine:step1\|cs\[3\]\" (data pin = \"left\", clock pin = \"clock\") is 74.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "81.000 ns + Longest pin register " "Info: + Longest pin to register delay is 81.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns left 1 PIN PIN_60 14 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_60; Fanout = 14; PIN Node = 'left'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { left } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(2.400 ns) 10.700 ns statemachine:step1\|always1~1626 2 COMB LC7_A19 3 " "Info: 2: + IC(5.000 ns) + CELL(2.400 ns) = 10.700 ns; Loc. = LC7_A19; Fanout = 3; COMB Node = 'statemachine:step1\|always1~1626'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { left statemachine:step1|always1~1626 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 15.900 ns statemachine:step1\|Equal5~42 3 COMB LC8_A3 5 " "Info: 3: + IC(2.800 ns) + CELL(2.400 ns) = 15.900 ns; Loc. = LC8_A3; Fanout = 5; COMB Node = 'statemachine:step1\|Equal5~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { statemachine:step1|always1~1626 statemachine:step1|Equal5~42 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.400 ns) 20.400 ns statemachine:step1\|Equal5~43 4 COMB LC3_A11 3 " "Info: 4: + IC(2.100 ns) + CELL(2.400 ns) = 20.400 ns; Loc. = LC3_A11; Fanout = 3; COMB Node = 'statemachine:step1\|Equal5~43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { statemachine:step1|Equal5~42 statemachine:step1|Equal5~43 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 23.100 ns statemachine:step1\|always1~1653 5 COMB LC4_A11 1 " "Info: 5: + IC(0.300 ns) + CELL(2.400 ns) = 23.100 ns; Loc. = LC4_A11; Fanout = 1; COMB Node = 'statemachine:step1\|always1~1653'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|Equal5~43 statemachine:step1|always1~1653 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 25.800 ns statemachine:step1\|always1~15 6 COMB LC8_A11 3 " "Info: 6: + IC(0.300 ns) + CELL(2.400 ns) = 25.800 ns; Loc. = LC8_A11; Fanout = 3; COMB Node = 'statemachine:step1\|always1~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~1653 statemachine:step1|always1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.700 ns) 30.100 ns statemachine:step1\|always1~1663 7 COMB LC3_A6 2 " "Info: 7: + IC(1.600 ns) + CELL(2.700 ns) = 30.100 ns; Loc. = LC3_A6; Fanout = 2; COMB Node = 'statemachine:step1\|always1~1663'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { statemachine:step1|always1~15 statemachine:step1|always1~1663 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 32.700 ns statemachine:step1\|always1~1628 8 COMB LC7_A6 4 " "Info: 8: + IC(0.200 ns) + CELL(2.400 ns) = 32.700 ns; Loc. = LC7_A6; Fanout = 4; COMB Node = 'statemachine:step1\|always1~1628'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { statemachine:step1|always1~1663 statemachine:step1|always1~1628 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 35.500 ns statemachine:step1\|always1~1629 9 COMB LC8_A6 2 " "Info: 9: + IC(0.400 ns) + CELL(2.400 ns) = 35.500 ns; Loc. = LC8_A6; Fanout = 2; COMB Node = 'statemachine:step1\|always1~1629'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { statemachine:step1|always1~1628 statemachine:step1|always1~1629 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.700 ns) 38.600 ns statemachine:step1\|always1~35 10 COMB LC9_A6 3 " "Info: 10: + IC(0.400 ns) + CELL(2.700 ns) = 38.600 ns; Loc. = LC9_A6; Fanout = 3; COMB Node = 'statemachine:step1\|always1~35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { statemachine:step1|always1~1629 statemachine:step1|always1~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(2.400 ns) 42.400 ns statemachine:step1\|always1~1662 11 COMB LC1_A2 3 " "Info: 11: + IC(1.400 ns) + CELL(2.400 ns) = 42.400 ns; Loc. = LC1_A2; Fanout = 3; COMB Node = 'statemachine:step1\|always1~1662'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { statemachine:step1|always1~35 statemachine:step1|always1~1662 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.700 ns) 47.000 ns statemachine:step1\|always1~1631 12 COMB LC5_A4 3 " "Info: 12: + IC(1.900 ns) + CELL(2.700 ns) = 47.000 ns; Loc. = LC5_A4; Fanout = 3; COMB Node = 'statemachine:step1\|always1~1631'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { statemachine:step1|always1~1662 statemachine:step1|always1~1631 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 49.600 ns statemachine:step1\|always1~49 13 COMB LC3_A4 3 " "Info: 13: + IC(0.200 ns) + CELL(2.400 ns) = 49.600 ns; Loc. = LC3_A4; Fanout = 3; COMB Node = 'statemachine:step1\|always1~49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { statemachine:step1|always1~1631 statemachine:step1|always1~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 52.300 ns statemachine:step1\|always1~1632 14 COMB LC2_A4 3 " "Info: 14: + IC(0.300 ns) + CELL(2.400 ns) = 52.300 ns; Loc. = LC2_A4; Fanout = 3; COMB Node = 'statemachine:step1\|always1~1632'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~49 statemachine:step1|always1~1632 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 55.000 ns statemachine:step1\|always1~57 15 COMB LC6_A4 4 " "Info: 15: + IC(0.300 ns) + CELL(2.400 ns) = 55.000 ns; Loc. = LC6_A4; Fanout = 4; COMB Node = 'statemachine:step1\|always1~57'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~1632 statemachine:step1|always1~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 57.700 ns statemachine:step1\|always1~63 16 COMB LC4_A4 2 " "Info: 16: + IC(0.300 ns) + CELL(2.400 ns) = 57.700 ns; Loc. = LC4_A4; Fanout = 2; COMB Node = 'statemachine:step1\|always1~63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~57 statemachine:step1|always1~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 60.400 ns statemachine:step1\|always1~71 17 COMB LC1_A4 3 " "Info: 17: + IC(0.300 ns) + CELL(2.400 ns) = 60.400 ns; Loc. = LC1_A4; Fanout = 3; COMB Node = 'statemachine:step1\|always1~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~63 statemachine:step1|always1~71 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.400 ns) 64.600 ns statemachine:step1\|always1~79 18 COMB LC10_A1 3 " "Info: 18: + IC(1.800 ns) + CELL(2.400 ns) = 64.600 ns; Loc. = LC10_A1; Fanout = 3; COMB Node = 'statemachine:step1\|always1~79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { statemachine:step1|always1~71 statemachine:step1|always1~79 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 67.600 ns statemachine:step1\|always1~1664 19 COMB LC6_A1 2 " "Info: 19: + IC(0.300 ns) + CELL(2.700 ns) = 67.600 ns; Loc. = LC6_A1; Fanout = 2; COMB Node = 'statemachine:step1\|always1~1664'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { statemachine:step1|always1~79 statemachine:step1|always1~1664 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.400 ns) 71.700 ns statemachine:step1\|Selector4~294 20 COMB LC4_A1 3 " "Info: 20: + IC(1.700 ns) + CELL(2.400 ns) = 71.700 ns; Loc. = LC4_A1; Fanout = 3; COMB Node = 'statemachine:step1\|Selector4~294'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { statemachine:step1|always1~1664 statemachine:step1|Selector4~294 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.400 ns) 75.800 ns statemachine:step1\|Selector0~190 21 COMB LC9_A3 2 " "Info: 21: + IC(1.700 ns) + CELL(2.400 ns) = 75.800 ns; Loc. = LC9_A3; Fanout = 2; COMB Node = 'statemachine:step1\|Selector0~190'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { statemachine:step1|Selector4~294 statemachine:step1|Selector0~190 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 78.600 ns statemachine:step1\|Selector2~285 22 COMB LC2_A3 2 " "Info: 22: + IC(0.400 ns) + CELL(2.400 ns) = 78.600 ns; Loc. = LC2_A3; Fanout = 2; COMB Node = 'statemachine:step1\|Selector2~285'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { statemachine:step1|Selector0~190 statemachine:step1|Selector2~285 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.100 ns) 81.000 ns statemachine:step1\|cs\[3\] 23 REG LC6_A3 12 " "Info: 23: + IC(0.300 ns) + CELL(2.100 ns) = 81.000 ns; Loc. = LC6_A3; Fanout = 12; REG Node = 'statemachine:step1\|cs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { statemachine:step1|Selector2~285 statemachine:step1|cs[3] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "57.000 ns ( 70.37 % ) " "Info: Total cell delay = 57.000 ns ( 70.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "24.000 ns ( 29.63 % ) " "Info: Total interconnect delay = 24.000 ns ( 29.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "81.000 ns" { left statemachine:step1|always1~1626 statemachine:step1|Equal5~42 statemachine:step1|Equal5~43 statemachine:step1|always1~1653 statemachine:step1|always1~15 statemachine:step1|always1~1663 statemachine:step1|always1~1628 statemachine:step1|always1~1629 statemachine:step1|always1~35 statemachine:step1|always1~1662 statemachine:step1|always1~1631 statemachine:step1|always1~49 statemachine:step1|always1~1632 statemachine:step1|always1~57 statemachine:step1|always1~63 statemachine:step1|always1~71 statemachine:step1|always1~79 statemachine:step1|always1~1664 statemachine:step1|Selector4~294 statemachine:step1|Selector0~190 statemachine:step1|Selector2~285 statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "81.000 ns" { left {} left~out {} statemachine:step1|always1~1626 {} statemachine:step1|Equal5~42 {} statemachine:step1|Equal5~43 {} statemachine:step1|always1~1653 {} statemachine:step1|always1~15 {} statemachine:step1|always1~1663 {} statemachine:step1|always1~1628 {} statemachine:step1|always1~1629 {} statemachine:step1|always1~35 {} statemachine:step1|always1~1662 {} statemachine:step1|always1~1631 {} statemachine:step1|always1~49 {} statemachine:step1|always1~1632 {} statemachine:step1|always1~57 {} statemachine:step1|always1~63 {} statemachine:step1|always1~71 {} statemachine:step1|always1~79 {} statemachine:step1|always1~1664 {} statemachine:step1|Selector4~294 {} statemachine:step1|Selector0~190 {} statemachine:step1|Selector2~285 {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 5.000ns 2.800ns 2.100ns 0.300ns 0.300ns 1.600ns 0.200ns 0.400ns 0.400ns 1.400ns 1.900ns 0.200ns 0.300ns 0.300ns 0.300ns 0.300ns 1.800ns 0.300ns 1.700ns 1.700ns 0.400ns 0.300ns } { 0.000ns 3.300ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.100 ns + " "Info: + Micro setup delay of destination is 1.100 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(0.000 ns) 7.800 ns statemachine:step1\|cs\[3\] 2 REG LC6_A3 12 " "Info: 2: + IC(4.500 ns) + CELL(0.000 ns) = 7.800 ns; Loc. = LC6_A3; Fanout = 12; REG Node = 'statemachine:step1\|cs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 42.31 % ) " "Info: Total cell delay = 3.300 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 57.69 % ) " "Info: Total interconnect delay = 4.500 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { clock {} clock~out {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 4.500ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "81.000 ns" { left statemachine:step1|always1~1626 statemachine:step1|Equal5~42 statemachine:step1|Equal5~43 statemachine:step1|always1~1653 statemachine:step1|always1~15 statemachine:step1|always1~1663 statemachine:step1|always1~1628 statemachine:step1|always1~1629 statemachine:step1|always1~35 statemachine:step1|always1~1662 statemachine:step1|always1~1631 statemachine:step1|always1~49 statemachine:step1|always1~1632 statemachine:step1|always1~57 statemachine:step1|always1~63 statemachine:step1|always1~71 statemachine:step1|always1~79 statemachine:step1|always1~1664 statemachine:step1|Selector4~294 statemachine:step1|Selector0~190 statemachine:step1|Selector2~285 statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "81.000 ns" { left {} left~out {} statemachine:step1|always1~1626 {} statemachine:step1|Equal5~42 {} statemachine:step1|Equal5~43 {} statemachine:step1|always1~1653 {} statemachine:step1|always1~15 {} statemachine:step1|always1~1663 {} statemachine:step1|always1~1628 {} statemachine:step1|always1~1629 {} statemachine:step1|always1~35 {} statemachine:step1|always1~1662 {} statemachine:step1|always1~1631 {} statemachine:step1|always1~49 {} statemachine:step1|always1~1632 {} statemachine:step1|always1~57 {} statemachine:step1|always1~63 {} statemachine:step1|always1~71 {} statemachine:step1|always1~79 {} statemachine:step1|always1~1664 {} statemachine:step1|Selector4~294 {} statemachine:step1|Selector0~190 {} statemachine:step1|Selector2~285 {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 5.000ns 2.800ns 2.100ns 0.300ns 0.300ns 1.600ns 0.200ns 0.400ns 0.400ns 1.400ns 1.900ns 0.200ns 0.300ns 0.300ns 0.300ns 0.300ns 1.800ns 0.300ns 1.700ns 1.700ns 0.400ns 0.300ns } { 0.000ns 3.300ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.100ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { clock {} clock~out {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 4.500ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock out\[0\] statemachine:step1\|cs\[0\] 17.800 ns register " "Info: tco from clock \"clock\" to destination pin \"out\[0\]\" through register \"statemachine:step1\|cs\[0\]\" is 17.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.700 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.000 ns) 7.700 ns statemachine:step1\|cs\[0\] 2 REG LC10_A8 10 " "Info: 2: + IC(4.400 ns) + CELL(0.000 ns) = 7.700 ns; Loc. = LC10_A8; Fanout = 10; REG Node = 'statemachine:step1\|cs\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clock statemachine:step1|cs[0] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 42.86 % ) " "Info: Total cell delay = 3.300 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 57.14 % ) " "Info: Total interconnect delay = 4.400 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock statemachine:step1|cs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} statemachine:step1|cs[0] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.800 ns + Longest register pin " "Info: + Longest register to pin delay is 9.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 0.300 ns statemachine:step1\|cs\[0\] 1 REG LC10_A8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.300 ns) = 0.300 ns; Loc. = LC10_A8; Fanout = 10; REG Node = 'statemachine:step1\|cs\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { statemachine:step1|cs[0] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 5.900 ns dim:step2\|out\[0\]~104 2 COMB LC10_A2 1 " "Info: 2: + IC(3.200 ns) + CELL(2.400 ns) = 5.900 ns; Loc. = LC10_A2; Fanout = 1; COMB Node = 'dim:step2\|out\[0\]~104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { statemachine:step1|cs[0] dim:step2|out[0]~104 } "NODE_NAME" } } { "dim.v" "" { Text "X:/ece152a/lab5/dim.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.300 ns) 9.800 ns out\[0\] 3 PIN PIN_136 0 " "Info: 3: + IC(1.600 ns) + CELL(2.300 ns) = 9.800 ns; Loc. = PIN_136; Fanout = 0; PIN Node = 'out\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { dim:step2|out[0]~104 out[0] } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 51.02 % ) " "Info: Total cell delay = 5.000 ns ( 51.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns ( 48.98 % ) " "Info: Total interconnect delay = 4.800 ns ( 48.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { statemachine:step1|cs[0] dim:step2|out[0]~104 out[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { statemachine:step1|cs[0] {} dim:step2|out[0]~104 {} out[0] {} } { 0.000ns 3.200ns 1.600ns } { 0.300ns 2.400ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock statemachine:step1|cs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} statemachine:step1|cs[0] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { statemachine:step1|cs[0] dim:step2|out[0]~104 out[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { statemachine:step1|cs[0] {} dim:step2|out[0]~104 {} out[0] {} } { 0.000ns 3.200ns 1.600ns } { 0.300ns 2.400ns 2.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "lights out\[5\] 14.600 ns Longest " "Info: Longest tpd from source pin \"lights\" to destination pin \"out\[5\]\" is 14.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns lights 1 PIN PIN_65 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_65; Fanout = 6; PIN Node = 'lights'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lights } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.700 ns) 10.600 ns dim:step2\|out\[5\]~109 2 COMB LC7_A3 1 " "Info: 2: + IC(4.600 ns) + CELL(2.700 ns) = 10.600 ns; Loc. = LC7_A3; Fanout = 1; COMB Node = 'dim:step2\|out\[5\]~109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { lights dim:step2|out[5]~109 } "NODE_NAME" } } { "dim.v" "" { Text "X:/ece152a/lab5/dim.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.300 ns) 14.600 ns out\[5\] 3 PIN PIN_131 0 " "Info: 3: + IC(1.700 ns) + CELL(2.300 ns) = 14.600 ns; Loc. = PIN_131; Fanout = 0; PIN Node = 'out\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { dim:step2|out[5]~109 out[5] } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 56.85 % ) " "Info: Total cell delay = 8.300 ns ( 56.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 43.15 % ) " "Info: Total interconnect delay = 6.300 ns ( 43.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.600 ns" { lights dim:step2|out[5]~109 out[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.600 ns" { lights {} lights~out {} dim:step2|out[5]~109 {} out[5] {} } { 0.000ns 0.000ns 4.600ns 1.700ns } { 0.000ns 3.300ns 2.700ns 2.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "statemachine:step1\|cs\[2\] reset clock -5.200 ns register " "Info: th for register \"statemachine:step1\|cs\[2\]\" (data pin = \"reset\", clock pin = \"clock\") is -5.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.700 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.000 ns) 7.700 ns statemachine:step1\|cs\[2\] 2 REG LC9_A8 12 " "Info: 2: + IC(4.400 ns) + CELL(0.000 ns) = 7.700 ns; Loc. = LC9_A8; Fanout = 12; REG Node = 'statemachine:step1\|cs\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clock statemachine:step1|cs[2] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 42.86 % ) " "Info: Total cell delay = 3.300 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 57.14 % ) " "Info: Total interconnect delay = 4.400 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock statemachine:step1|cs[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} statemachine:step1|cs[2] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.800 ns + " "Info: + Micro hold delay of destination is 1.800 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns reset 1 PIN PIN_59 13 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_59; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.700 ns) 10.600 ns statemachine:step1\|always1~1638 2 COMB LC3_A10 6 " "Info: 2: + IC(4.600 ns) + CELL(2.700 ns) = 10.600 ns; Loc. = LC3_A10; Fanout = 6; COMB Node = 'statemachine:step1\|always1~1638'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { reset statemachine:step1|always1~1638 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.300 ns) 14.700 ns statemachine:step1\|cs\[2\] 3 REG LC9_A8 12 " "Info: 3: + IC(1.800 ns) + CELL(2.300 ns) = 14.700 ns; Loc. = LC9_A8; Fanout = 12; REG Node = 'statemachine:step1\|cs\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { statemachine:step1|always1~1638 statemachine:step1|cs[2] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 56.46 % ) " "Info: Total cell delay = 8.300 ns ( 56.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 43.54 % ) " "Info: Total interconnect delay = 6.400 ns ( 43.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { reset statemachine:step1|always1~1638 statemachine:step1|cs[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { reset {} reset~out {} statemachine:step1|always1~1638 {} statemachine:step1|cs[2] {} } { 0.000ns 0.000ns 4.600ns 1.800ns } { 0.000ns 3.300ns 2.700ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clock statemachine:step1|cs[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clock {} clock~out {} statemachine:step1|cs[2] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { reset statemachine:step1|always1~1638 statemachine:step1|cs[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { reset {} reset~out {} statemachine:step1|always1~1638 {} statemachine:step1|cs[2] {} } { 0.000ns 0.000ns 4.600ns 1.800ns } { 0.000ns 3.300ns 2.700ns 2.300ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 14:12:48 2019 " "Info: Processing ended: Thu May 30 14:12:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
