$date
	Thu Nov 21 16:59:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module i2c_top_tb $end
$var wire 1 ! mem_ready $end
$var wire 32 " mem_rdata [31:0] $end
$var wire 1 # i2c_sda $end
$var wire 1 $ i2c_scl $end
$var reg 1 % clk $end
$var reg 32 & mem_addr [31:0] $end
$var reg 1 ' mem_valid $end
$var reg 32 ( mem_wdata [31:0] $end
$var reg 4 ) mem_wstrb [3:0] $end
$var reg 1 * rst $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 32 + mem_addr [31:0] $end
$var wire 1 ' mem_valid $end
$var wire 32 , mem_wdata [31:0] $end
$var wire 4 - mem_wstrb [3:0] $end
$var wire 1 * rst $end
$var wire 1 . rw $end
$var wire 1 ! mem_ready $end
$var wire 32 / mem_rdata [31:0] $end
$var wire 1 # i2c_sda $end
$var wire 1 $ i2c_scl $end
$var wire 8 0 i2c_data_out [7:0] $end
$var wire 8 1 i2c_data_in [7:0] $end
$var wire 8 2 i2c_ctrl_wire [7:0] $end
$var wire 32 3 i2c_bitrate [31:0] $end
$var wire 1 4 enable $end
$var wire 7 5 addr [6:0] $end
$var reg 8 6 i2c_ctrl_reg [7:0] $end
$scope module u_i2c_controller $end
$var wire 7 7 addr [6:0] $end
$var wire 1 % clk $end
$var wire 1 4 enable $end
$var wire 1 * rst $end
$var wire 1 . rw $end
$var wire 1 # i2c_sda $end
$var wire 1 $ i2c_scl $end
$var wire 8 8 data_in [7:0] $end
$var parameter 32 9 ACK $end
$var parameter 32 : ADDRESS $end
$var parameter 32 ; DATA $end
$var parameter 32 < IDLE $end
$var parameter 32 = READ_DATA $end
$var parameter 32 > START $end
$var parameter 32 ? STOP $end
$var parameter 32 @ WAIT_ACK_DATA $end
$var reg 4 A bit_counter [3:0] $end
$var reg 8 B data_out [7:0] $end
$var reg 1 C scl_enable $end
$var reg 1 D scl_out $end
$var reg 1 E sda_oe $end
$var reg 1 F sda_out $end
$var reg 8 G shift_reg [7:0] $end
$var reg 3 H state [2:0] $end
$upscope $end
$scope module u_i2c_registers $end
$var wire 1 % clk $end
$var wire 8 I i2c_data_in [7:0] $end
$var wire 32 J mem_addr [31:0] $end
$var wire 1 ' mem_valid $end
$var wire 32 K mem_wdata [31:0] $end
$var wire 4 L mem_wstrb [3:0] $end
$var wire 1 * rst $end
$var parameter 32 M ADDR_I2C_BITRATE $end
$var parameter 32 N ADDR_I2C_CTRL $end
$var parameter 32 O ADDR_I2C_DATA_IN $end
$var parameter 32 P ADDR_I2C_DATA_OUT $end
$var reg 32 Q i2c_bitrate [31:0] $end
$var reg 8 R i2c_ctrl [7:0] $end
$var reg 8 S i2c_data_out [7:0] $end
$var reg 32 T mem_rdata [31:0] $end
$var reg 1 ! mem_ready $end
$upscope $end
$upscope $end
$scope task read_register $end
$var reg 32 U addr [31:0] $end
$upscope $end
$scope task write_register $end
$var reg 32 V addr [31:0] $end
$var reg 32 W data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11101 P
b11110 O
b11111 N
b11100 M
b110 @
b111 ?
b1 >
b101 =
b0 <
b100 ;
b10 :
b11 9
$end
#0
$dumpvars
bx W
bx V
bx U
b0 T
b0 S
b0 R
b0 Q
b0 L
b0 K
b0 J
b0 I
b0 H
bx G
1F
1E
1D
0C
b0 B
b0 A
b0 8
b0 7
b0 6
b0 5
04
b0 3
b0 2
b0 1
b0 0
b0 /
0.
b0 -
b0 ,
b0 +
1*
b0 )
b0 (
0'
b0 &
0%
1$
1#
b0 "
0!
$end
#10000
1%
#20000
0%
#30000
1%
#40000
0%
#50000
1D
b1111010000100100000 3
b1111010000100100000 Q
1!
1%
b1111 )
b1111 -
b1111 L
b1111010000100100000 (
b1111010000100100000 ,
b1111010000100100000 K
b11100 &
b11100 +
b11100 J
1'
b1111010000100100000 W
b11100 V
0*
#60000
0%
#70000
0!
0D
1%
0'
#80000
0%
#90000
1.
b1010100 5
b1010100 7
1D
b10101001 0
b10101001 8
b10101001 S
1!
1%
b10101001 (
b10101001 ,
b10101001 K
b11101 &
b11101 +
b11101 J
1'
b10101001 W
b11101 V
#100000
0%
#110000
0!
0D
1%
0'
#120000
0%
#130000
14
1D
b1010000 2
b1010000 R
1!
1%
b1010000 (
b1010000 ,
b1010000 K
b11111 &
b11111 +
b11111 J
1'
b1010000 W
b11111 V
#140000
0%
#150000
0!
0D
b1 H
b1010000 6
1%
0'
#160000
0%
#170000
0#
0F
1D
1C
1%
#180000
0%
#190000
0$
0D
b111 A
b10101001 G
b10 H
1%
#200000
0%
#210000
1#
1$
b110 A
1F
1D
1%
#220000
0%
#230000
0$
0D
1%
#240000
0%
#250000
0#
1$
b101 A
0F
1D
1%
#260000
0%
#270000
0$
0D
1%
#280000
0%
#290000
1#
1$
b100 A
1F
1D
1%
#300000
0%
#310000
0$
0D
1%
#320000
0%
#330000
0#
1$
b11 A
0F
1D
1%
#340000
0%
#350000
0$
1!
0D
1%
b0 )
b0 -
b0 L
b11110 &
b11110 +
b11110 J
1'
b11110 U
#360000
0%
#370000
1#
1$
b10 A
1F
1D
0!
1%
0'
#380000
0%
#390000
0$
0D
1%
#400000
0%
#410000
0#
1$
b1 A
0F
1D
1%
#420000
0%
#430000
0$
0D
1%
#440000
0%
#450000
1$
b0 A
1D
1%
#460000
0%
#470000
0$
0D
1%
#480000
0%
#490000
1#
1$
b11 H
1F
1D
1%
#500000
0%
#510000
0$
z#
0D
b111 H
0E
1%
#520000
0%
#530000
1#
1$
1E
1D
1%
#540000
0%
#550000
0$
0D
1%
#560000
0%
#570000
1$
1D
1%
