effects delay models peak power estimation vlsi sequential circuits previous work shown maximum switching density given node extremely sensitive slight change delay node however estimating peak power entire circuit powers estimated must sensitive slight variation inaccuracy assumed gate delays computing exact gate delays every gate circuit simulation expensive thus would like use simplest delay model possible reduce execution time estimating power making sure provides accurate estimate ie peak powers estimated vary due variation gate delays results four delay models reported iscas85 combinational benchmark circuits iscas89 sequential benchmark circuits several synthesized circuits b introduction continuing decrease feature size increase chip density recent years give rise concerns excessive power dissipation vlsi chips pointed 1 large instantaneous power dissipation cause overheating lo cal hot spots failure rate components roughly doubles every increase operating temperature knowledge peak power dissipation help determine thermal electrical limits design power dissipated cmos logic circuits complex function gate delays clock frequency process param eters circuit topology structure input vectors applied processing structural parameters fixed measure power dissipation dominated switching activity toggle counts circuit shown 2 3 due uneven circuit delay paths multiple switching events internal nodes result power estimation extremely sensitive different gate delays 2 3 computed upper bound maximum transition switching density individual internal nodes combinational circuit via propagation uncertainty waveforms across circuit however measures cannot used compute tight upper bound overall power dissipation entire circuit although maximum switching density given internal node extremely sensitive delay model used unclear whether peak power dissipation entire circuit also equally sensitive delay model since research conducted university illinois supported part semiconductor research corporation contract src 96dp109 part darpa contract dabt6395c0069 hewlettpackard equipment grant glitches hazards taken account zerodelay framework power dissipation measures zerodelay model may differ greatly actual powers peak power vastly different among various nonzero delay models glitches hazards accounted sequential circuits moreover delays used internal gates simulators mere estimates actual gate delays still confidence peak power estimated using delay measures considering actual delays gates circuit may different since computing exact gate delays every gate circuit simulation expensive exist simple delay model execution time estimating power reduced accurate peak power estimate obtained ie peak powers estimated vary due variation gate delays several approaches measuring maximum power cmos vlsi circuits reported 410 unlike average power estimations 1117 signal switching probabilities sufficient compute average power peak power associated specific starting circuit state specific sequence vectors seq produce power two issues addressed paper first given generates peak power delay model dm possible obtain another tuple generates equal higher dissipation different delay model dm j second peak power delay model dm also produce near peak power different delay model dm j four different delay models studied work zero delay unit delay type1 variable delay type2 variable delay three delay models used 9 first three delay models work measures peak power dissipation estimated four delay models various time periods genetic algorithms gas chosen optimization tool problem 10 gas used find vector sequences accurately estimate peak power various delay models well various time durations estimates obtained delay model compared estimates randomlygenerated sequences results combinational circuits compared automatic test generation atg based technique 9 well gabased estimates shown achieve much higher peak power dissipation short execution times compared random simulation remainder paper organized follows section 2 explains delay models section 3 discusses peak power measures various time periods ga framework power estimation described section 4 experimental results effects various delay models discussed section 5 section 6 concludes paper delay models zero delay unit delay two types variable delay models studied zero delay model assumes delay associated gate glitches hazards occur model unit delay model assigns identical delays every gate circuit independent gate size numbers fanins fanouts type1 variable delay model assigns delay given gate proportional number fanouts output gate model accurate unit delay model however fanouts feed bigger gates taken ac count inaccuracies may result fourth model different variable delay model based number fanouts well sizes successor gates gate delay data various types sizes gates obtained vlsi library difference type1 variable delay models typical gate illustrated figure 1 figure output capacitance gate type 1 variable g3 delay gate g1 2 units delay driving 2input type 2 variable delay g1 delay driving 4input units figure 1 variable delay models g1 estimated 2 number fanouts type delay model delay calculated using variable delay model proportional delay associated driving successor gates g2 g3 simply 3 since type1 variable delay model consider size succeeding gates delay calculations may less accurate 3 peak power measures three types peak power used context sequential circuits comparing effects delay models automatic procedure implemented various delay models obtains measures generates actual input vectors attain described 10 peak singlecycle power peak ncycle power peak sustainable power covering time durations one clock cy cle several consecutive clock cycles infinite number cycles respectively unit power used throughout paper energy per clock cycle simply referred power typical sequential circuit switching activity largely controlled state vectors less influenced input vectors number flipflops far outweighs number primary inputs three cases power dissipated combinational portion sequential circuit computed dd 2 theta cycle period theta gates g togglesg theta cg summation performed gates g togglesg number times gate g switched 0 1 vice versa within given clock cycle cg represents output capacitance gate g work made assumption output capacitance gate equal number fanouts four delay models however assigned gate output capacitances handled optimization technique well peak singlecycle switching activity generally occurs greatest number capacitive nodes toggled two consecutive vectors combinational circuits task search pair vectors v1 v2 generates gate transitions sequential circuits hand activity depends initial state well primary input vectors estimate peak power dissipation used lowerbound worstcase power dissipation circuit given time frame goal work find compare bounds peak power dissipation circuit different delay assumptions peak ncycle switching activity measure peak average power dissipation contiguous sequence n vectors measure serves upperbound peak sustainable power measure peak average power sustained indefinitely measures considered sequential circuits ncycle power dissipation varies sequence length n n equal 2 power dissipation peak singlecycle power dissipation n increases average power expected decrease peak singlecycle power dissipation cannot sustained n vectors sequence computed peak sustainable power finding synchronizing sequence circuit produces greatest power 10 unlike approach proposed 7 symbolic transition counts based binary decision diagrams bdds used compute maximum power cycles state transition diagrams needed approach ba sically method used 7 find maximal average length cycle state transition graph edge weights stg indicate power dissipation combinational portion circuit two adjacent states however huge sizes stgs bdds large circuits make approach infeasible impracti cal approach restricts search peak power loops synchronizing sequence thereby limiting search subset loops resulting peak power may tight lower bound however experiments shown approach still yields peaks higher extensive random search 10 4 ga framework power estimation ga framework used work similar simple ga described goldberg 18 ga contains population strings also called chromosomes individuals individual represents sequence vectors peak ncycle power estimation requires search n tuple s1 v1 vn1 maximizes power dissipation n 2tuple encoded single binary string illustrated figure 2 population size used function string length depends number primary inputs number flipflops vector sequence length n larger populations needed accommodate longer vector sequences order maintain diversity figure 2 encoding individual population size set equal 32 theta sequence length number primary inputs less 16 128 theta sequence length number primary inputs greater equal 16 individual associated fitness measures quality vector sequence terms switching activity indicated total number capacitive nodes toggled individual delay model amount capacitivenode switching taken account evolutionary processes ga via fitness function fitness function simple counting function measures power dissipated terms amount capacitivenode switching given time period population first initialized random strings variabledelay logic simulator used compute fitness individual evolutionary processes se lection crossover mutation used generate entirely new population existing population process continues 32 generations best individual generation chosen solution use tournament selection without replacement uniform crossover mutation done simply flipping bit tournament selection without replacement two individuals randomly chosen removed population best selected two individuals replaced original population individuals also removed thus takes two passes parent population completely fill new population uniform crossover bits two parents swapped probability 05 string position generating two offspring crossover probability 1 used ie two parents always crossed generating two offspring since majority time spent ga fitness evaluation parallelism among individuals exploited parallelpattern simulation 19 used speed process candidate sequences population simulated simultaneously values bitpacked 32bit words 5 experimental results peak powers four different delay models estimated iscas85 combinational benchmark circuits iscas89 sequential benchmark circuits several synthesized circuits functions synthesized circuits follows am2910 12bit microprogram sequencer 20 mult16 16bit twos complement shiftandadd multiplier div16 16bit divider using repeated subtraction proc16 16bit microprocessor 373 flipflops table 1 lists total number gates capacitive nodes circuits total number capacitive nodes circuit computed total number gate inputs computations performed hp 9000 j200 256 mb ram gabased power estimates compared best estimates obtained randomly generated vector se quences powers expressed peak switching frequency per node psf average frequency peak switching activity nodes ratio table 1 numbers capacitive nodes circuits circuit gates cap circuit gates cap nodes nodes c7552 3828 6252 s5378 3043 4440 s526 224 472 number transitions nodes total number capacitive nodes circuit notice nonzero delay models psfs greater 10 possible due repeated switching internal nodes within one clock cycle previously shown estimates made gabased technique indeed good estimates peak power randombased methods achieve similar levels peak power estimates execution times several orders magnitude higher gabased technique 10 peak power estimation results presented various delay models correlations delay models discussed 51 effects four delay models iscas85 combinational circuits table 2 compares gabased results randomlygenerated sequences well reported 9 circuit results four delay models reported estimates obtained best randomlygenerated vectorpairs atgbased approach 9 gabased technique shown atgbased approach used 9 attempts optimize total number nodes switching expanded combinational circuit results compared best 10000 random simulations work hand number random simulations depends ga population size function number primary inputs circuit typically number random simulations exceeds 64000 gabased estimates highest circuits delay models except one zerodelay estimate c1355 11 lower power obtained average improvements made gabased technique random simulations 108 274 385 355 four delay models respectively since 9 estimated power expanded circuits backtrace using zerodelay techniques used consequently hazards captured zerowidth pulses taken account nonzero delay models reason gabased estimates higher estimates obtained 9 furthermore results 9 suggested peak power estimated unitdelay model consistently gave higher values zerodelay type1 variabledelay estimates see consistency results table 2 estimated powers random simulations show trend either nevertheless observed peak powers table 2 peak singlecycle power iscas85 combinational circuits circuit zero unit type1 variable type2 variable rnd 9 ga rnd 9 ga rnd 9 ga rnd 9 ga c432 0636 0536 0805 1985 1985 2362 2557 1181 3399 2286 2522 impr 108 274 385 355 impr average improvements best random estimates circuits sensitive underlying delay model instance circuit c3540 peak power estimates 0600 2684 3555 4678 zero unit type1 variable type2 variable delay models results sequential circuits using four delay models shown table 3 length sequence case set 10 ncycle sustainable power estimates results best random simulations shown however average improvements made gabased estimates shown bottom table number random simulations also number simulations required gabased technique small circuits number simulations around 64000 gabased estimates surpass best random estimates circuits three peak power measures four delay models average improvements gabased estimates delay model shown bottom row table 3 325 improvement obtained average peak ncycle powers across four delay models estimates made zerodelay model consistently gave significantly lower power since glitches hazards accounted however clear trend three delay models consistently give peak near peak power esti mates circuits s641 s713 am2910 peak powers sensitive delay model 100 increase power dissipation result different delay model used circuits s400 s444 s526 s1238 peak powers estimated quite insensitive underlying delay model less 5 difference estimates observed three delay models execution times needed zerodelay estimates typically smaller since events need evaluated execution times three delay models comparable table 4 shows execution times ga optimization technique unitdelay model execution times directly proportional number events generated circuit course estimation reason peak ncycle power estimates take 10 times much computation peak singlecycle power since amount activity across 10 cycles 10 times peak single cycle circuits peak power estimates differ significantly among various delay models computation costs also differ significantly according number activated events execution times required random simulations close gabased technique since identical numbers simulations performed 52 crosseffects delay models although peak powers sensitive underlying delay model would interesting study vectors optimized one delay model produce peak nearpeak power delay models find delay model derived sequences consistently generate near peak powers delay models conclude although peak power estimation sensitive underlying delay model exists delay model optimized sequences generate high powers regardless delay model used experiments therefore carried study crosseffects delay models table 5 shows results combinational circuits circuit previously optimized peak power measures various delay models table 2 shown opt columns power produced applying vectors optimized given delay model three delay models listed adjacent eff columns example circuit c2670 zerodelay model upperleft quadrant ta ble original peak singlecycle switching frequency per node psf unitdelay model 2251 opt ever vectors optimized zerodelay model simulated using unitdelay model measured psf 1150 eff eff measures exceed optimized opt measures italicized bottom table dev shows average amount eff values deviated average opt values instance optimized vectors unitdelay model simulated using zerodelay assumption average deviation 189 results gaoptimized zerodelay powers average eff peak powers deviated optimized values delay models indicated dev values however vectors optimized zerodelay model produced significantly lower power simulated nonzero delay environments 60 drops observed gaoptimized powers indicated dev metric vectors optimized remaining three delay models hand deviated less significantly simulated using nonzero delay models less 10 deviations sequential circuits first look vectors optimized zerodelay assumption table 6 shows results opt eff values defined way example circuit s382 peak singlecycle switching frequency per node psf unit delay however vector sequence optimized zerodelay model simulated using unitdelay model table 3 gabased power estimates iscas89 sequential circuits circuit single cycle ncycle sustainable z u v1 v2 z u v1 v2 z u v1 v2 impr 119 123 204 223 174 325 267 320 123 238 244 302 z zero u unit v1 type1 variable v2 type2 variable impr average improvements best random estimates table 4 execution times gabased technique seconds circuit single n sustain circuit single n sustain circuit single n sustain cycle cycle able cycle cycle able cycle cycle able measured psf 0952 similar format used ncycle sustainable powers average deviation values dev also displayed bottom table average eff peak powers deviated significantly powers optimized ga unit type1 variable delay models indicated dev row examining results circuit individually none singlecycle vectors derived zerodelay model exceed previously optimized peak powers unit type1 variable delay models however several occasions slightly higher peak ncycle sustainable powers obtained zerodelayoptimized vectors difficulty finding optimum huge search space n2tuple needed peak ncycle sustainable powers nevertheless number occasions quite small small circuits s298 s526 results show zerodelayoptimized vectors produced peak nearpeak powers unit type1 variable delay models well one plausible explanation phenomenon peak switching frequencies psfs circuits small typically less 12 indicating nodes circuit toggle multiple times single clock cycle circuits especially circuits high psfs obtained vectors obtained generated high peak powers zerodelay assumptions provide peak powers nonzero delay assumptions last four synthesized circuits am2910 mult16 div16 proc16 showed widened gaps effects type2 variable delay similar type1 variable delay similarly vectors optimized nonzerodelay models simulated using delay models results shown table 7 type2 variable delay trends unitdelay type1 variable delay models similar seen type2 variable delay model results compared zerodelay model since trends similar combinational circuits large deviations exist optimized powers great ie psfs greater 2 greater deviation observed cases seen circuits s641 s713 am2910 div16 instance optimized peak singlecycle unitdelay power s713 2815 power produced applying vectors optimized type2 variable delay model 1273 contrary less significant deviation observed circuits smaller psfs obtained ncycle sustainable pow ers although deviations still exist compared gaoptimized vectors shown dev small devi ations furthermore deviations type1 type2 delay models smaller compared unitdelay model suggesting two variable delay models correlated 6 conclusions estimating peak power one delay model crucial confidence estimate vary significantly actual delays circuit differ table 5 effects various delay models iscas85 combinational circuits effects zerodelay vectors effects unitdelay vectors circuit unit type1 var type2 var zero type1 var type2 var opt eff opt eff opt eff opt eff opt eff opt eff c432 2362 2035 3399 2181 2522 2192 0636 0455 3399 2904 2522 3032 c1355 3260 1000 2707 1011 2676 1042 0533 0441 2707 2391 2676 3143 c2670 2251 1150 2750 1294 2825 1320 0623 0572 2750 2364 2825 2355 c7552 2821 1619 2833 1757 3238 1788 0602 0537 2833 3089 3238 3012 effects type1 vardelay vectors effects type2 vardelay vectors circuit zero unit type2 var zero unit type1 var opt eff opt eff opt eff opt eff opt eff opt eff c432 0636 0496 2362 2373 2522 3399 0636 0411 2362 1776 3399 2155 dev average deviation eff opt delay model assumed peak power estimation four different delay models singlecycle ncycle sustainable power dissipation presented circuits vector sequences optimized zerodelay assumption produce peak nearpeak powers simulated nonzero delay model similarly vectors optimized nonzero delay models produce peak nearpeak zerodelay powers however vector sequences optimized nonzero delay models provide good measures nonzero delay models slight deviation combinational circuits sequential circuits small deviations observed optimized peak powers small optimized peak powers large ie nodes switch multiple times single cycle average estimated peak powers sensitive underlying delay model r shrinking devices put squeeze system packag ing extreme delay sensitivity worstcase switching activity vlsi circuits estimation maximum transition counts internal nodes cmos vlsi circuits estimation power dissipation cmos combinational circuits using boolean function manipulation worst case voltage drops power ground busses cmos vlsi circuits resolving signal correlations estimating maximum currents cmos combinational circuits computing maximum power cycles sequential circuit maximum power estimation sequential circuits using test generation based technique maximizing weighted switching activity combinational cmos circuits variable delay model k2 estimator peak sustainable power vlsi circuits estimation average switching activity combinational sequential circuits survey power estimation techniques vlsi circuits statistical estimation sequential circuit activity accurate power estimation cmos sequential circuits switching activity analysis using boolean approximation method power estimation methods sequential logic circuits power estimation sequential circuits genetic algorithms search digital systems testing testable design am2910 complete 12bit microprogram sequence controller tr estimation average switching activity combinational sequential circuits resolving signal correlations estimating maximum currents cmos combinational circuits worst case voltage drops power ground buses cmos vlsi circuits survey power estimation techniques vlsi circuits power estimation methods sequential logic circuits computing maximum power cycles sequential circuit extreme delay sensitivity worstcase switching activity vlsi circuits power estimation sequential circuits switching activity analysis using boolean approximation method statistical estimation sequential circuit activity estimation maximum transition counts internal nodes cmos vlsi circuits accurate power estimation cmos sequential circuits k2 genetic algorithms search optimization machine learning maximizing weighted switching activity combinational cmos circuits variable delay model ctr chiachien weng chingshang yang shiyu huang rtlevel vector selection realistic peak power simulation proceedings 17th great lakes symposium great lakes symposium vlsi march 1113 2007 stresalago maggiore italy hratch mangassarian andreas veneris sean safarpour farid n najm magdy abadir maximum circuit activity estimation using pseudoboolean satisfiability proceedings conference design automation test europe april 1620 2007 nice france nicola nicolici bashir alhashimi scan latch partitioning multiple scan chains power minimization full scan sequential circuits proceedings conference design automation test europe p715722 march 2730 2000 paris france v r devanathan c p ravikumar v kamakoti interactive presentation powerprofiling pattern generation powersafe scan tests proceedings conference design automation test europe april 1620 2007 nice france michael hsiao peak power estimation using genetic spot optimization large vlsi circuits proceedings conference design automation test europe p38es january 1999 munich germany nicola nicolici bashir alhashimi multiple scan chains power minimization test application sequential circuits ieee transactions computers v51 n6 p721734 june 2002