

================================================================
== Vivado HLS Report for 'packet_filtering'
================================================================
* Date:           Tue Mar 19 00:05:45 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mac_addr_filter_v4
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.940|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.94>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%debug_bit_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %debug_bit_V)"   --->   Operation 3 'read' 'debug_bit_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%src_mac_addr_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %src_mac_addr_V)"   --->   Operation 4 'read' 'src_mac_addr_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%state_V_load = load i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:54]   --->   Operation 5 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_last_V = load i1* @first_packet_org_las, align 1" [mac_addr/mac_adddr_filter_v4.cpp:89]   --->   Operation 6 'load' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64* @first_packet_in_data, align 8" [mac_addr/mac_adddr_filter_v4.cpp:68]   --->   Operation 7 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = load i1* @second_packet_org_la, align 1" [mac_addr/mac_adddr_filter_v4.cpp:96]   --->   Operation 8 'load' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%app_packet_out_last_1 = load i1* @app_packet_out_last_s, align 1" [mac_addr/mac_adddr_filter_v4.cpp:108]   --->   Operation 9 'load' 'app_packet_out_last_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.87ns)   --->   "switch i4 %state_V_load, label %._crit_edge294 [
    i4 0, label %0
    i4 1, label %2
    i4 2, label %3
    i4 3, label %4
    i4 4, label %5
    i4 5, label %7
    i4 6, label %8
    i4 7, label %9
  ]" [mac_addr/mac_adddr_filter_v4.cpp:54]   --->   Operation 10 'switch' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_eth_V, i32 1)"   --->   Operation 11 'nbreadreq' 'tmp_3' <Predicate = (state_V_load == 7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.83ns)   --->   "br i1 %tmp_3, label %10, label %._crit_edge298" [mac_addr/mac_adddr_filter_v4.cpp:130]   --->   Operation 12 'br' <Predicate = (state_V_load == 7)> <Delay = 0.83>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_8_2 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_eth_V)"   --->   Operation 13 'read' 'tmp_8_2' <Predicate = (state_V_load == 7 & tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %tmp_8_2, i32 64)" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:131]   --->   Operation 14 'bitselect' 'tmp_last_V_3' <Predicate = (state_V_load == 7 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "store i1 %tmp_last_V_3, i1* @app_packet_out_last_s, align 8" [mac_addr/mac_adddr_filter_v4.cpp:134]   --->   Operation 15 'store' <Predicate = (state_V_load == 7 & tmp_3)> <Delay = 1.00>
ST_1 : Operation 16 [1/1] (0.83ns)   --->   "br label %._crit_edge298" [mac_addr/mac_adddr_filter_v4.cpp:136]   --->   Operation 16 'br' <Predicate = (state_V_load == 7 & tmp_3)> <Delay = 0.83>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node storemerge_cast_cast)   --->   "%app_packet_out_last_3 = phi i1 [ %tmp_last_V_3, %10 ], [ %app_packet_out_last_1, %9 ]"   --->   Operation 17 'phi' 'app_packet_out_last_3' <Predicate = (state_V_load == 7)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.30ns) (out node of the LUT)   --->   "%storemerge_cast_cast = select i1 %app_packet_out_last_3, i4 0, i4 7" [mac_addr/mac_adddr_filter_v4.cpp:137]   --->   Operation 18 'select' 'storemerge_cast_cast' <Predicate = (state_V_load == 7)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "store i4 %storemerge_cast_cast, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:138]   --->   Operation 19 'store' <Predicate = (state_V_load == 7)> <Delay = 1.21>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:143]   --->   Operation 20 'br' <Predicate = (state_V_load == 7)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "store i1 %tmp_last_V_1, i1* @app_packet_out_last_s, align 8" [mac_addr/mac_adddr_filter_v4.cpp:125]   --->   Operation 21 'store' <Predicate = (state_V_load == 6)> <Delay = 1.00>
ST_1 : Operation 22 [1/1] (1.21ns)   --->   "store i4 7, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:127]   --->   Operation 22 'store' <Predicate = (state_V_load == 6)> <Delay = 1.21>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:128]   --->   Operation 23 'br' <Predicate = (state_V_load == 6)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "store i1 %tmp_last_V, i1* @app_packet_out_last_s, align 8" [mac_addr/mac_adddr_filter_v4.cpp:118]   --->   Operation 24 'store' <Predicate = (state_V_load == 5)> <Delay = 1.00>
ST_1 : Operation 25 [1/1] (1.21ns)   --->   "store i4 6, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:120]   --->   Operation 25 'store' <Predicate = (state_V_load == 5)> <Delay = 1.21>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:121]   --->   Operation 26 'br' <Predicate = (state_V_load == 5)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_eth_V, i32 1)"   --->   Operation 27 'nbreadreq' 'tmp_2' <Predicate = (state_V_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.83ns)   --->   "br i1 %tmp_2, label %6, label %._crit_edge297" [mac_addr/mac_adddr_filter_v4.cpp:101]   --->   Operation 28 'br' <Predicate = (state_V_load == 4)> <Delay = 0.83>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_464 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_eth_V)"   --->   Operation 29 'read' 'tmp_464' <Predicate = (state_V_load == 4 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %tmp_464, i32 64)" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:102]   --->   Operation 30 'bitselect' 'tmp_last_V_2' <Predicate = (state_V_load == 4 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "store i1 %tmp_last_V_2, i1* @app_packet_out_last_s, align 8" [mac_addr/mac_adddr_filter_v4.cpp:105]   --->   Operation 31 'store' <Predicate = (state_V_load == 4 & tmp_2)> <Delay = 1.00>
ST_1 : Operation 32 [1/1] (0.83ns)   --->   "br label %._crit_edge297" [mac_addr/mac_adddr_filter_v4.cpp:107]   --->   Operation 32 'br' <Predicate = (state_V_load == 4 & tmp_2)> <Delay = 0.83>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node storemerge1_cast_cas)   --->   "%app_packet_out_last_2 = phi i1 [ %tmp_last_V_2, %6 ], [ %app_packet_out_last_1, %5 ]"   --->   Operation 33 'phi' 'app_packet_out_last_2' <Predicate = (state_V_load == 4)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.30ns) (out node of the LUT)   --->   "%storemerge1_cast_cas = select i1 %app_packet_out_last_2, i4 0, i4 4" [mac_addr/mac_adddr_filter_v4.cpp:108]   --->   Operation 34 'select' 'storemerge1_cast_cas' <Predicate = (state_V_load == 4)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.21ns)   --->   "store i4 %storemerge1_cast_cas, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:109]   --->   Operation 35 'store' <Predicate = (state_V_load == 4)> <Delay = 1.21>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:114]   --->   Operation 36 'br' <Predicate = (state_V_load == 4)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "store i1 %tmp_last_V_1, i1* @app_packet_out_last_s, align 8" [mac_addr/mac_adddr_filter_v4.cpp:96]   --->   Operation 37 'store' <Predicate = (state_V_load == 3)> <Delay = 1.00>
ST_1 : Operation 38 [1/1] (1.21ns)   --->   "store i4 4, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:98]   --->   Operation 38 'store' <Predicate = (state_V_load == 3)> <Delay = 1.21>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:99]   --->   Operation 39 'br' <Predicate = (state_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "store i1 %tmp_last_V, i1* @app_packet_out_last_s, align 8" [mac_addr/mac_adddr_filter_v4.cpp:89]   --->   Operation 40 'store' <Predicate = (state_V_load == 2)> <Delay = 1.00>
ST_1 : Operation 41 [1/1] (1.21ns)   --->   "store i4 3, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:91]   --->   Operation 41 'store' <Predicate = (state_V_load == 2)> <Delay = 1.21>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:92]   --->   Operation 42 'br' <Predicate = (state_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_eth_V, i32 1)"   --->   Operation 43 'nbreadreq' 'tmp_1' <Predicate = (state_V_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_151 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_eth_V)"   --->   Operation 44 'read' 'tmp_151' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lhs_V_1 = trunc i73 %tmp_151 to i64" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:66]   --->   Operation 45 'trunc' 'lhs_V_1' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %tmp_151, i32 64)" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:66]   --->   Operation 46 'bitselect' 'tmp_16' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i1 %tmp_16, i1* @second_packet_org_la, align 8" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:66]   --->   Operation 47 'store' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_tkeep_V_5_load_n = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_151, i32 65, i32 72)" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:66]   --->   Operation 48 'partselect' 'tmp_tkeep_V_5_load_n' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i73 %tmp_151 to i8"   --->   Operation 49 'trunc' 'tmp_17' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_151, i32 8, i32 15)"   --->   Operation 50 'partselect' 'tmp_15' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_151, i32 16, i32 23)"   --->   Operation 51 'partselect' 'tmp_18' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_151, i32 24, i32 31)"   --->   Operation 52 'partselect' 'tmp_19' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i64 %p_Val2_s to i16" [mac_addr/mac_adddr_filter_v4.cpp:68]   --->   Operation 53 'trunc' 'tmp_20' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%observedAddress_V = call i48 @_ssdm_op_BitConcatenate.i48.i16.i8.i8.i8.i8(i16 %tmp_20, i8 %tmp_17, i8 %tmp_15, i8 %tmp_18, i8 %tmp_19)" [mac_addr/mac_adddr_filter_v4.cpp:68]   --->   Operation 54 'bitconcatenate' 'observedAddress_V' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.38ns)   --->   "%tmp_s = icmp eq i48 %observedAddress_V, %src_mac_addr_V_read" [mac_addr/mac_adddr_filter_v4.cpp:75]   --->   Operation 55 'icmp' 'tmp_s' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 1.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node storemerge3_cast_cas)   --->   "%tmp_22 = or i1 %tmp_s, %debug_bit_V_read" [mac_addr/mac_adddr_filter_v4.cpp:75]   --->   Operation 56 'or' 'tmp_22' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.33ns) (out node of the LUT)   --->   "%storemerge3_cast_cas = select i1 %tmp_22, i4 5, i4 2" [mac_addr/mac_adddr_filter_v4.cpp:72]   --->   Operation 57 'select' 'storemerge3_cast_cas' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.21ns)   --->   "store i4 %storemerge3_cast_cas, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:72]   --->   Operation 58 'store' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 1.21>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:85]   --->   Operation 59 'br' <Predicate = (state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_eth_V, i32 1)"   --->   Operation 60 'nbreadreq' 'tmp' <Predicate = (state_V_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp38 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_eth_V)"   --->   Operation 61 'read' 'tmp38' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V = trunc i73 %tmp38 to i64" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:59]   --->   Operation 62 'trunc' 'lhs_V' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %tmp38, i32 64)" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:59]   --->   Operation 63 'bitselect' 'tmp_5' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "store i1 %tmp_5, i1* @first_packet_org_las, align 8" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:59]   --->   Operation 64 'store' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_tkeep_V_4_load_n = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 65, i32 72)" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:59]   --->   Operation 65 'partselect' 'tmp_tkeep_V_4_load_n' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i73 %tmp38 to i8"   --->   Operation 66 'trunc' 'tmp_8' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 56, i32 63)"   --->   Operation 67 'partselect' 'tmp_4' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 8, i32 15)"   --->   Operation 68 'partselect' 'tmp_9' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 16, i32 23)"   --->   Operation 69 'partselect' 'tmp_10' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 32, i32 39)"   --->   Operation 70 'partselect' 'tmp_11' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 48, i32 55)"   --->   Operation 71 'partselect' 'tmp_12' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 24, i32 31)"   --->   Operation 72 'partselect' 'tmp_13' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 40, i32 47)"   --->   Operation 73 'partselect' 'tmp_14' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%x_V = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp_8, i8 %tmp_9, i8 %tmp_10, i8 %tmp_13, i8 %tmp_11, i8 %tmp_14, i8 %tmp_12, i8 %tmp_4)" [mac_addr/mac_adddr_filter_v4.cpp:21->mac_addr/mac_adddr_filter_v4.cpp:60]   --->   Operation 74 'bitconcatenate' 'x_V' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i64 %x_V, i64* @first_packet_in_data, align 8" [mac_addr/mac_adddr_filter_v4.cpp:60]   --->   Operation 75 'store' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.21ns)   --->   "store i4 1, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:61]   --->   Operation 76 'store' <Predicate = (state_V_load == 0 & tmp)> <Delay = 1.21>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:63]   --->   Operation 77 'br' <Predicate = (state_V_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %from_eth_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specifcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %to_pr_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specifcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %to_shell_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specifcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %to_shell_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %to_pr_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %from_eth_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mac_addr/mac_adddr_filter_v4.cpp:42]   --->   Operation 84 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_V = load i64* @first_packet_org_dat, align 8" [mac_addr/mac_adddr_filter_v4.cpp:88]   --->   Operation 85 'load' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_tkeep_V = load i8* @first_packet_org_tke, align 1" [mac_addr/mac_adddr_filter_v4.cpp:87]   --->   Operation 86 'load' 'tmp_tkeep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = load i64* @second_packet_org_da, align 8" [mac_addr/mac_adddr_filter_v4.cpp:95]   --->   Operation 87 'load' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_tkeep_V_1 = load i8* @second_packet_org_tk, align 1" [mac_addr/mac_adddr_filter_v4.cpp:94]   --->   Operation 88 'load' 'tmp_tkeep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_shell_V, i73 %tmp_8_2)"   --->   Operation 89 'write' <Predicate = (state_V_load == 7 & tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_7 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i64(i8 %tmp_tkeep_V_1, i1 %tmp_last_V_1, i64 %tmp_data_V_1)" [mac_addr/mac_adddr_filter_v4.cpp:126]   --->   Operation 90 'bitconcatenate' 'tmp_7' <Predicate = (state_V_load == 6)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_shell_V, i73 %tmp_7)" [mac_addr/mac_adddr_filter_v4.cpp:126]   --->   Operation 91 'write' <Predicate = (state_V_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_6 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i64(i8 %tmp_tkeep_V, i1 %tmp_last_V, i64 %tmp_data_V)" [mac_addr/mac_adddr_filter_v4.cpp:119]   --->   Operation 92 'bitconcatenate' 'tmp_6' <Predicate = (state_V_load == 5)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_shell_V, i73 %tmp_6)" [mac_addr/mac_adddr_filter_v4.cpp:119]   --->   Operation 93 'write' <Predicate = (state_V_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_pr_V, i73 %tmp_464)"   --->   Operation 94 'write' <Predicate = (state_V_load == 4 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_37 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i64(i8 %tmp_tkeep_V_1, i1 %tmp_last_V_1, i64 %tmp_data_V_1)" [mac_addr/mac_adddr_filter_v4.cpp:97]   --->   Operation 95 'bitconcatenate' 'tmp_37' <Predicate = (state_V_load == 3)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_pr_V, i73 %tmp_37)" [mac_addr/mac_adddr_filter_v4.cpp:97]   --->   Operation 96 'write' <Predicate = (state_V_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_21 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i64(i8 %tmp_tkeep_V, i1 %tmp_last_V, i64 %tmp_data_V)" [mac_addr/mac_adddr_filter_v4.cpp:90]   --->   Operation 97 'bitconcatenate' 'tmp_21' <Predicate = (state_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_pr_V, i73 %tmp_21)" [mac_addr/mac_adddr_filter_v4.cpp:90]   --->   Operation 98 'write' <Predicate = (state_V_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %_ZlsILi64ELb1EEN11ap_int_baseIXT_ELb0EXleT_Li64EEE5RTypeIXLi32EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit_ifconv, label %._crit_edge296" [mac_addr/mac_adddr_filter_v4.cpp:65]   --->   Operation 99 'br' <Predicate = (state_V_load == 1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "store i64 %lhs_V_1, i64* @second_packet_org_da, align 8" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:66]   --->   Operation 100 'store' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "store i8 %tmp_tkeep_V_5_load_n, i8* @second_packet_org_tk, align 1" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:66]   --->   Operation 101 'store' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "br label %._crit_edge296" [mac_addr/mac_adddr_filter_v4.cpp:84]   --->   Operation 102 'br' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge295" [mac_addr/mac_adddr_filter_v4.cpp:58]   --->   Operation 103 'br' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "store i64 %lhs_V, i64* @first_packet_org_dat, align 8" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:59]   --->   Operation 104 'store' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "store i8 %tmp_tkeep_V_4_load_n, i8* @first_packet_org_tke, align 1" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:59]   --->   Operation 105 'store' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "br label %._crit_edge295" [mac_addr/mac_adddr_filter_v4.cpp:62]   --->   Operation 106 'br' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [mac_addr/mac_adddr_filter_v4.cpp:145]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ from_eth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ to_shell_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ to_pr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_mac_addr_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_bit_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ first_packet_org_dat]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ first_packet_org_las]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ first_packet_org_tke]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ first_packet_in_data]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ second_packet_org_da]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ second_packet_org_la]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ second_packet_org_tk]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ app_packet_out_last_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
debug_bit_V_read      (read          ) [ 000]
src_mac_addr_V_read   (read          ) [ 000]
state_V_load          (load          ) [ 011]
tmp_last_V            (load          ) [ 011]
p_Val2_s              (load          ) [ 000]
tmp_last_V_1          (load          ) [ 011]
app_packet_out_last_1 (load          ) [ 000]
StgValue_10           (switch        ) [ 000]
tmp_3                 (nbreadreq     ) [ 011]
StgValue_12           (br            ) [ 000]
tmp_8_2               (read          ) [ 011]
tmp_last_V_3          (bitselect     ) [ 000]
StgValue_15           (store         ) [ 000]
StgValue_16           (br            ) [ 000]
app_packet_out_last_3 (phi           ) [ 000]
storemerge_cast_cast  (select        ) [ 000]
StgValue_19           (store         ) [ 000]
StgValue_20           (br            ) [ 000]
StgValue_21           (store         ) [ 000]
StgValue_22           (store         ) [ 000]
StgValue_23           (br            ) [ 000]
StgValue_24           (store         ) [ 000]
StgValue_25           (store         ) [ 000]
StgValue_26           (br            ) [ 000]
tmp_2                 (nbreadreq     ) [ 011]
StgValue_28           (br            ) [ 000]
tmp_464               (read          ) [ 011]
tmp_last_V_2          (bitselect     ) [ 000]
StgValue_31           (store         ) [ 000]
StgValue_32           (br            ) [ 000]
app_packet_out_last_2 (phi           ) [ 000]
storemerge1_cast_cas  (select        ) [ 000]
StgValue_35           (store         ) [ 000]
StgValue_36           (br            ) [ 000]
StgValue_37           (store         ) [ 000]
StgValue_38           (store         ) [ 000]
StgValue_39           (br            ) [ 000]
StgValue_40           (store         ) [ 000]
StgValue_41           (store         ) [ 000]
StgValue_42           (br            ) [ 000]
tmp_1                 (nbreadreq     ) [ 011]
tmp_151               (read          ) [ 000]
lhs_V_1               (trunc         ) [ 011]
tmp_16                (bitselect     ) [ 000]
StgValue_47           (store         ) [ 000]
tmp_tkeep_V_5_load_n  (partselect    ) [ 011]
tmp_17                (trunc         ) [ 000]
tmp_15                (partselect    ) [ 000]
tmp_18                (partselect    ) [ 000]
tmp_19                (partselect    ) [ 000]
tmp_20                (trunc         ) [ 000]
observedAddress_V     (bitconcatenate) [ 000]
tmp_s                 (icmp          ) [ 000]
tmp_22                (or            ) [ 000]
storemerge3_cast_cas  (select        ) [ 000]
StgValue_58           (store         ) [ 000]
StgValue_59           (br            ) [ 000]
tmp                   (nbreadreq     ) [ 011]
tmp38                 (read          ) [ 000]
lhs_V                 (trunc         ) [ 011]
tmp_5                 (bitselect     ) [ 000]
StgValue_64           (store         ) [ 000]
tmp_tkeep_V_4_load_n  (partselect    ) [ 011]
tmp_8                 (trunc         ) [ 000]
tmp_4                 (partselect    ) [ 000]
tmp_9                 (partselect    ) [ 000]
tmp_10                (partselect    ) [ 000]
tmp_11                (partselect    ) [ 000]
tmp_12                (partselect    ) [ 000]
tmp_13                (partselect    ) [ 000]
tmp_14                (partselect    ) [ 000]
x_V                   (bitconcatenate) [ 000]
StgValue_75           (store         ) [ 000]
StgValue_76           (store         ) [ 000]
StgValue_77           (br            ) [ 000]
StgValue_78           (specifcore    ) [ 000]
StgValue_79           (specifcore    ) [ 000]
StgValue_80           (specifcore    ) [ 000]
StgValue_81           (specinterface ) [ 000]
StgValue_82           (specinterface ) [ 000]
StgValue_83           (specinterface ) [ 000]
StgValue_84           (specpipeline  ) [ 000]
tmp_data_V            (load          ) [ 000]
tmp_tkeep_V           (load          ) [ 000]
tmp_data_V_1          (load          ) [ 000]
tmp_tkeep_V_1         (load          ) [ 000]
StgValue_89           (write         ) [ 000]
tmp_7                 (bitconcatenate) [ 000]
StgValue_91           (write         ) [ 000]
tmp_6                 (bitconcatenate) [ 000]
StgValue_93           (write         ) [ 000]
StgValue_94           (write         ) [ 000]
tmp_37                (bitconcatenate) [ 000]
StgValue_96           (write         ) [ 000]
tmp_21                (bitconcatenate) [ 000]
StgValue_98           (write         ) [ 000]
StgValue_99           (br            ) [ 000]
StgValue_100          (store         ) [ 000]
StgValue_101          (store         ) [ 000]
StgValue_102          (br            ) [ 000]
StgValue_103          (br            ) [ 000]
StgValue_104          (store         ) [ 000]
StgValue_105          (store         ) [ 000]
StgValue_106          (br            ) [ 000]
StgValue_107          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="from_eth_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_eth_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="to_shell_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_shell_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="to_pr_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_pr_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_mac_addr_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mac_addr_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="debug_bit_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_bit_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="first_packet_org_dat">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_packet_org_dat"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="first_packet_org_las">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_packet_org_las"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="first_packet_org_tke">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_packet_org_tke"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="first_packet_in_data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_packet_in_data"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="second_packet_org_da">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_packet_org_da"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="second_packet_org_la">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_packet_org_la"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="second_packet_org_tk">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_packet_org_tk"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="app_packet_out_last_s">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_packet_out_last_s"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i73P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i73P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i73.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i73P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i8.i1.i64"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="debug_bit_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_bit_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="src_mac_addr_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="48" slack="0"/>
<pin id="126" dir="0" index="1" bw="48" slack="0"/>
<pin id="127" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_mac_addr_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_nbreadreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="73" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3/1 tmp_2/1 tmp_1/1 tmp/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="73" slack="0"/>
<pin id="140" dir="0" index="1" bw="73" slack="0"/>
<pin id="141" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_8_2/1 tmp_464/1 tmp_151/1 tmp38/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="73" slack="0"/>
<pin id="147" dir="0" index="2" bw="73" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_89/2 StgValue_91/2 StgValue_93/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="73" slack="0"/>
<pin id="154" dir="0" index="2" bw="73" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_94/2 StgValue_96/2 StgValue_98/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="app_packet_out_last_3_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="app_packet_out_last_3 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="app_packet_out_last_3_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="app_packet_out_last_3/1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="app_packet_out_last_2_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="169" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="app_packet_out_last_2 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="app_packet_out_last_2_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="app_packet_out_last_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="73" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V_3/1 tmp_last_V_2/1 tmp_16/1 tmp_5/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_31/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/1 StgValue_37/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/1 StgValue_40/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="73" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="0" index="3" bw="8" slack="0"/>
<pin id="207" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_tkeep_V_5_load_n/1 tmp_tkeep_V_4_load_n/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="73" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="5" slack="0"/>
<pin id="217" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/1 tmp_9/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="73" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/1 tmp_10/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="73" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/1 tmp_13/1 "/>
</bind>
</comp>

<comp id="242" class="1005" name="reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="73" slack="1"/>
<pin id="244" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2 tmp_464 "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_tkeep_V_5_load_n tmp_tkeep_V_4_load_n "/>
</bind>
</comp>

<comp id="252" class="1004" name="state_V_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_last_V_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Val2_s_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_last_V_1_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_V_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="app_packet_out_last_1_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="app_packet_out_last_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="storemerge_cast_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_cast_cast/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="StgValue_19_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="StgValue_22_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="StgValue_25_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="storemerge1_cast_cas_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1_cast_cas/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="StgValue_35_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="StgValue_38_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="StgValue_41_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="lhs_V_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="73" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="StgValue_47_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_17_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="73" slack="0"/>
<pin id="340" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_20_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="observedAddress_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="48" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="0" index="3" bw="8" slack="0"/>
<pin id="351" dir="0" index="4" bw="8" slack="0"/>
<pin id="352" dir="0" index="5" bw="8" slack="0"/>
<pin id="353" dir="1" index="6" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="observedAddress_V/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_s_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="48" slack="0"/>
<pin id="362" dir="0" index="1" bw="48" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_22_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="storemerge3_cast_cas_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="0" index="2" bw="3" slack="0"/>
<pin id="376" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge3_cast_cas/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="StgValue_58_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="lhs_V_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="73" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="StgValue_64_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_8_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="73" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="73" slack="0"/>
<pin id="403" dir="0" index="2" bw="7" slack="0"/>
<pin id="404" dir="0" index="3" bw="7" slack="0"/>
<pin id="405" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_11_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="73" slack="0"/>
<pin id="413" dir="0" index="2" bw="7" slack="0"/>
<pin id="414" dir="0" index="3" bw="7" slack="0"/>
<pin id="415" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_12_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="73" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="0" index="3" bw="7" slack="0"/>
<pin id="425" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_14_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="73" slack="0"/>
<pin id="433" dir="0" index="2" bw="7" slack="0"/>
<pin id="434" dir="0" index="3" bw="7" slack="0"/>
<pin id="435" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="x_V_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="0" index="2" bw="8" slack="0"/>
<pin id="444" dir="0" index="3" bw="8" slack="0"/>
<pin id="445" dir="0" index="4" bw="8" slack="0"/>
<pin id="446" dir="0" index="5" bw="8" slack="0"/>
<pin id="447" dir="0" index="6" bw="8" slack="0"/>
<pin id="448" dir="0" index="7" bw="8" slack="0"/>
<pin id="449" dir="0" index="8" bw="8" slack="0"/>
<pin id="450" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_V/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="StgValue_75_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="0" index="1" bw="64" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="StgValue_76_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="4" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_data_V_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_tkeep_V_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_tkeep_V/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_data_V_1_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_tkeep_V_1_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_tkeep_V_1/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_7_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="73" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="1"/>
<pin id="492" dir="0" index="3" bw="64" slack="0"/>
<pin id="493" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_6_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="73" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="1"/>
<pin id="502" dir="0" index="3" bw="64" slack="0"/>
<pin id="503" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_37_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="73" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="1"/>
<pin id="512" dir="0" index="3" bw="64" slack="0"/>
<pin id="513" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_21_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="73" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="1"/>
<pin id="522" dir="0" index="3" bw="64" slack="0"/>
<pin id="523" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="StgValue_100_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="1"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="StgValue_101_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="1"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="StgValue_104_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="1"/>
<pin id="541" dir="0" index="1" bw="64" slack="0"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="StgValue_105_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="state_V_load_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="1"/>
<pin id="552" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_V_load "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_last_V_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_last_V_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_3_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_2_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="lhs_V_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="1"/>
<pin id="580" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="587" class="1005" name="lhs_V_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="1"/>
<pin id="589" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="114" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="114" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="138" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="184"><net_src comp="176" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="185"><net_src comp="176" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="190"><net_src comp="176" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="58" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="138" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="138" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="64" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="66" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="228"><net_src comp="58" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="138" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="70" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="138" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="72" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="74" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="245"><net_src comp="138" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="251"><net_src comp="202" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="281"><net_src comp="161" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="170" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="10" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="138" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="176" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="138" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="261" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="76" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="338" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="212" pin="4"/><net_sink comp="346" pin=3"/></net>

<net id="358"><net_src comp="222" pin="4"/><net_sink comp="346" pin=4"/></net>

<net id="359"><net_src comp="232" pin="4"/><net_sink comp="346" pin=5"/></net>

<net id="364"><net_src comp="346" pin="6"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="124" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="118" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="10" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="138" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="176" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="14" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="138" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="58" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="138" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="78" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="80" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="416"><net_src comp="58" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="138" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="82" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="84" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="138" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="86" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="88" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="436"><net_src comp="58" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="138" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="90" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="92" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="451"><net_src comp="94" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="452"><net_src comp="396" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="453"><net_src comp="212" pin="4"/><net_sink comp="440" pin=2"/></net>

<net id="454"><net_src comp="222" pin="4"/><net_sink comp="440" pin=3"/></net>

<net id="455"><net_src comp="232" pin="4"/><net_sink comp="440" pin=4"/></net>

<net id="456"><net_src comp="410" pin="4"/><net_sink comp="440" pin=5"/></net>

<net id="457"><net_src comp="430" pin="4"/><net_sink comp="440" pin=6"/></net>

<net id="458"><net_src comp="420" pin="4"/><net_sink comp="440" pin=7"/></net>

<net id="459"><net_src comp="400" pin="4"/><net_sink comp="440" pin=8"/></net>

<net id="464"><net_src comp="440" pin="9"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="18" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="34" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="10" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="12" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="16" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="20" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="24" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="116" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="480" pin="1"/><net_sink comp="488" pin=3"/></net>

<net id="497"><net_src comp="488" pin="4"/><net_sink comp="144" pin=2"/></net>

<net id="504"><net_src comp="116" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="476" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="472" pin="1"/><net_sink comp="498" pin=3"/></net>

<net id="507"><net_src comp="498" pin="4"/><net_sink comp="144" pin=2"/></net>

<net id="514"><net_src comp="116" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="484" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="480" pin="1"/><net_sink comp="508" pin=3"/></net>

<net id="517"><net_src comp="508" pin="4"/><net_sink comp="151" pin=2"/></net>

<net id="524"><net_src comp="116" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="476" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="472" pin="1"/><net_sink comp="518" pin=3"/></net>

<net id="527"><net_src comp="518" pin="4"/><net_sink comp="151" pin=2"/></net>

<net id="532"><net_src comp="20" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="248" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="24" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="12" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="248" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="16" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="252" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="256" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="563"><net_src comp="265" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="569"><net_src comp="130" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="130" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="130" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="328" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="586"><net_src comp="130" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="386" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="539" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: to_shell_V | {2 }
	Port: to_pr_V | {2 }
	Port: state_V | {1 }
	Port: first_packet_org_dat | {2 }
	Port: first_packet_org_las | {1 }
	Port: first_packet_org_tke | {2 }
	Port: first_packet_in_data | {1 }
	Port: second_packet_org_da | {2 }
	Port: second_packet_org_la | {1 }
	Port: second_packet_org_tk | {2 }
	Port: app_packet_out_last_s | {1 }
 - Input state : 
	Port: packet_filtering : from_eth_V | {1 }
	Port: packet_filtering : src_mac_addr_V | {1 }
	Port: packet_filtering : debug_bit_V | {1 }
	Port: packet_filtering : state_V | {1 }
	Port: packet_filtering : first_packet_org_dat | {2 }
	Port: packet_filtering : first_packet_org_las | {1 }
	Port: packet_filtering : first_packet_org_tke | {2 }
	Port: packet_filtering : first_packet_in_data | {1 }
	Port: packet_filtering : second_packet_org_da | {2 }
	Port: packet_filtering : second_packet_org_la | {1 }
	Port: packet_filtering : second_packet_org_tk | {2 }
	Port: packet_filtering : app_packet_out_last_s | {1 }
  - Chain level:
	State 1
		StgValue_10 : 1
		StgValue_15 : 1
		app_packet_out_last_3 : 1
		storemerge_cast_cast : 2
		StgValue_19 : 3
		StgValue_21 : 1
		StgValue_24 : 1
		StgValue_31 : 1
		app_packet_out_last_2 : 1
		storemerge1_cast_cas : 2
		StgValue_35 : 3
		StgValue_37 : 1
		StgValue_40 : 1
		StgValue_47 : 1
		tmp_20 : 1
		observedAddress_V : 1
		tmp_s : 2
		tmp_22 : 3
		storemerge3_cast_cas : 3
		StgValue_58 : 4
		StgValue_64 : 1
		x_V : 1
		StgValue_75 : 2
	State 2
		tmp_7 : 1
		StgValue_91 : 2
		tmp_6 : 1
		StgValue_93 : 2
		tmp_37 : 1
		StgValue_96 : 2
		tmp_21 : 1
		StgValue_98 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   icmp   |           tmp_s_fu_360          |    0    |    24   |
|----------|---------------------------------|---------|---------|
|          |   storemerge_cast_cast_fu_276   |    0    |    4    |
|  select  |   storemerge1_cast_cas_fu_302   |    0    |    4    |
|          |   storemerge3_cast_cas_fu_372   |    0    |    4    |
|----------|---------------------------------|---------|---------|
|    or    |          tmp_22_fu_366          |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |   debug_bit_V_read_read_fu_118  |    0    |    0    |
|   read   | src_mac_addr_V_read_read_fu_124 |    0    |    0    |
|          |         grp_read_fu_138         |    0    |    0    |
|----------|---------------------------------|---------|---------|
| nbreadreq|       grp_nbreadreq_fu_130      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_144        |    0    |    0    |
|          |         grp_write_fu_151        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|            grp_fu_176           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_202           |    0    |    0    |
|          |            grp_fu_212           |    0    |    0    |
|          |            grp_fu_222           |    0    |    0    |
|partselect|            grp_fu_232           |    0    |    0    |
|          |           tmp_4_fu_400          |    0    |    0    |
|          |          tmp_11_fu_410          |    0    |    0    |
|          |          tmp_12_fu_420          |    0    |    0    |
|          |          tmp_14_fu_430          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          lhs_V_1_fu_328         |    0    |    0    |
|          |          tmp_17_fu_338          |    0    |    0    |
|   trunc  |          tmp_20_fu_342          |    0    |    0    |
|          |           lhs_V_fu_386          |    0    |    0    |
|          |           tmp_8_fu_396          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |     observedAddress_V_fu_346    |    0    |    0    |
|          |            x_V_fu_440           |    0    |    0    |
|bitconcatenate|           tmp_7_fu_488          |    0    |    0    |
|          |           tmp_6_fu_498          |    0    |    0    |
|          |          tmp_37_fu_508          |    0    |    0    |
|          |          tmp_21_fu_518          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    38   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|app_packet_out_last_2_reg_167|    1   |
|app_packet_out_last_3_reg_158|    1   |
|       lhs_V_1_reg_578       |   64   |
|        lhs_V_reg_587        |   64   |
|           reg_242           |   73   |
|           reg_248           |    8   |
|     state_V_load_reg_550    |    4   |
|        tmp_1_reg_574        |    1   |
|        tmp_2_reg_570        |    1   |
|        tmp_3_reg_566        |    1   |
|     tmp_last_V_1_reg_560    |    1   |
|      tmp_last_V_reg_554     |    1   |
|         tmp_reg_583         |    1   |
+-----------------------------+--------+
|            Total            |   221  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_144 |  p2  |   3  |  73  |   219  ||    15   |
| grp_write_fu_151 |  p2  |   3  |  73  |   219  ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   438  ||  1.837  ||    30   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   30   |
|  Register |    -   |   221  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   221  |   68   |
+-----------+--------+--------+--------+
