-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2em_elealgo is
port (
    em_track_link_bit_0 : IN STD_LOGIC_VECTOR (4 downto 0);
    em_track_link_bit_1 : IN STD_LOGIC_VECTOR (4 downto 0);
    em_track_link_bit_2 : IN STD_LOGIC_VECTOR (4 downto 0);
    em_track_link_bit_3 : IN STD_LOGIC_VECTOR (4 downto 0);
    em_track_link_bit_4 : IN STD_LOGIC_VECTOR (4 downto 0);
    em_track_link_bit_5 : IN STD_LOGIC_VECTOR (4 downto 0);
    em_track_link_bit_6 : IN STD_LOGIC_VECTOR (4 downto 0);
    isEM_0_read : IN STD_LOGIC;
    isEM_1_read : IN STD_LOGIC;
    isEM_2_read : IN STD_LOGIC;
    isEM_3_read : IN STD_LOGIC;
    isEM_4_read : IN STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of tk2em_elealgo is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_35_fu_112_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_fu_116_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_122_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_0_1_fu_130_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_136_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_0_2_fu_144_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_150_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_0_3_fu_158_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_0_4_fu_172_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_fu_116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_0_1_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_0_3_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_0_4_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_0_2_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_202_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_1_fu_206_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_212_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_1_1_fu_220_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_1_2_fu_234_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_1_3_fu_248_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_254_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_1_4_fu_262_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_1_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_1_1_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_1_3_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_1_4_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_1_2_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_292_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_2_fu_296_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_302_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_2_1_fu_310_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_2_2_fu_324_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_2_3_fu_338_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_344_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_2_4_fu_352_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_2_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_2_1_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_2_3_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_2_4_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_2_2_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_382_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_3_fu_386_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_3_1_fu_400_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_406_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_3_2_fu_414_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_420_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_3_3_fu_428_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_3_4_fu_442_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_3_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_3_1_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_3_3_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_3_4_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_3_2_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_472_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_4_fu_476_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_482_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_4_1_fu_490_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_496_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_4_2_fu_504_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_510_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_4_3_fu_518_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_524_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_4_4_fu_532_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_4_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_4_1_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_4_3_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_4_4_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp14_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_4_2_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp12_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_562_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_5_fu_566_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_5_1_fu_580_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_586_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_5_2_fu_594_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_600_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_5_3_fu_608_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_614_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_5_4_fu_622_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_5_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_5_1_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_5_3_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_5_4_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp17_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_5_2_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_652_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_6_fu_656_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_662_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_6_1_fu_670_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_676_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_6_2_fu_684_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_690_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_6_3_fu_698_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_704_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_6_4_fu_712_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_1_6_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_6_1_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_6_3_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_6_4_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp20_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ele_0_6_2_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp19_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp18_fu_718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEle_0_write_assig_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEle_1_write_assig_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEle_2_write_assig_fu_376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEle_3_write_assig_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEle_4_write_assig_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEle_5_write_assig_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEle_6_write_assig_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);


begin



    ap_return_0 <= isEle_0_write_assig_fu_196_p2;
    ap_return_1 <= isEle_1_write_assig_fu_286_p2;
    ap_return_2 <= isEle_2_write_assig_fu_376_p2;
    ap_return_3 <= isEle_3_write_assig_fu_466_p2;
    ap_return_4 <= isEle_4_write_assig_fu_556_p2;
    ap_return_5 <= isEle_5_write_assig_fu_646_p2;
    ap_return_6 <= isEle_6_write_assig_fu_736_p2;
    ele_0_0_1_fu_130_p1 <= (0=>isEM_1_read, others=>'-');
    ele_0_0_1_fu_130_p2 <= (tmp_36_fu_122_p3 and ele_0_0_1_fu_130_p1);
    ele_0_0_2_fu_144_p1 <= (0=>isEM_2_read, others=>'-');
    ele_0_0_2_fu_144_p2 <= (tmp_37_fu_136_p3 and ele_0_0_2_fu_144_p1);
    ele_0_0_3_fu_158_p1 <= (0=>isEM_3_read, others=>'-');
    ele_0_0_3_fu_158_p2 <= (tmp_38_fu_150_p3 and ele_0_0_3_fu_158_p1);
    ele_0_0_4_fu_172_p1 <= (0=>isEM_4_read, others=>'-');
    ele_0_0_4_fu_172_p2 <= (tmp_39_fu_164_p3 and ele_0_0_4_fu_172_p1);
    ele_0_1_1_fu_220_p1 <= (0=>isEM_1_read, others=>'-');
    ele_0_1_1_fu_220_p2 <= (tmp_41_fu_212_p3 and ele_0_1_1_fu_220_p1);
    ele_0_1_2_fu_234_p1 <= (0=>isEM_2_read, others=>'-');
    ele_0_1_2_fu_234_p2 <= (tmp_42_fu_226_p3 and ele_0_1_2_fu_234_p1);
    ele_0_1_3_fu_248_p1 <= (0=>isEM_3_read, others=>'-');
    ele_0_1_3_fu_248_p2 <= (tmp_43_fu_240_p3 and ele_0_1_3_fu_248_p1);
    ele_0_1_4_fu_262_p1 <= (0=>isEM_4_read, others=>'-');
    ele_0_1_4_fu_262_p2 <= (tmp_44_fu_254_p3 and ele_0_1_4_fu_262_p1);
    ele_0_2_1_fu_310_p1 <= (0=>isEM_1_read, others=>'-');
    ele_0_2_1_fu_310_p2 <= (tmp_46_fu_302_p3 and ele_0_2_1_fu_310_p1);
    ele_0_2_2_fu_324_p1 <= (0=>isEM_2_read, others=>'-');
    ele_0_2_2_fu_324_p2 <= (tmp_47_fu_316_p3 and ele_0_2_2_fu_324_p1);
    ele_0_2_3_fu_338_p1 <= (0=>isEM_3_read, others=>'-');
    ele_0_2_3_fu_338_p2 <= (tmp_48_fu_330_p3 and ele_0_2_3_fu_338_p1);
    ele_0_2_4_fu_352_p1 <= (0=>isEM_4_read, others=>'-');
    ele_0_2_4_fu_352_p2 <= (tmp_49_fu_344_p3 and ele_0_2_4_fu_352_p1);
    ele_0_3_1_fu_400_p1 <= (0=>isEM_1_read, others=>'-');
    ele_0_3_1_fu_400_p2 <= (tmp_51_fu_392_p3 and ele_0_3_1_fu_400_p1);
    ele_0_3_2_fu_414_p1 <= (0=>isEM_2_read, others=>'-');
    ele_0_3_2_fu_414_p2 <= (tmp_52_fu_406_p3 and ele_0_3_2_fu_414_p1);
    ele_0_3_3_fu_428_p1 <= (0=>isEM_3_read, others=>'-');
    ele_0_3_3_fu_428_p2 <= (tmp_53_fu_420_p3 and ele_0_3_3_fu_428_p1);
    ele_0_3_4_fu_442_p1 <= (0=>isEM_4_read, others=>'-');
    ele_0_3_4_fu_442_p2 <= (tmp_54_fu_434_p3 and ele_0_3_4_fu_442_p1);
    ele_0_4_1_fu_490_p1 <= (0=>isEM_1_read, others=>'-');
    ele_0_4_1_fu_490_p2 <= (tmp_56_fu_482_p3 and ele_0_4_1_fu_490_p1);
    ele_0_4_2_fu_504_p1 <= (0=>isEM_2_read, others=>'-');
    ele_0_4_2_fu_504_p2 <= (tmp_57_fu_496_p3 and ele_0_4_2_fu_504_p1);
    ele_0_4_3_fu_518_p1 <= (0=>isEM_3_read, others=>'-');
    ele_0_4_3_fu_518_p2 <= (tmp_58_fu_510_p3 and ele_0_4_3_fu_518_p1);
    ele_0_4_4_fu_532_p1 <= (0=>isEM_4_read, others=>'-');
    ele_0_4_4_fu_532_p2 <= (tmp_59_fu_524_p3 and ele_0_4_4_fu_532_p1);
    ele_0_5_1_fu_580_p1 <= (0=>isEM_1_read, others=>'-');
    ele_0_5_1_fu_580_p2 <= (tmp_61_fu_572_p3 and ele_0_5_1_fu_580_p1);
    ele_0_5_2_fu_594_p1 <= (0=>isEM_2_read, others=>'-');
    ele_0_5_2_fu_594_p2 <= (tmp_62_fu_586_p3 and ele_0_5_2_fu_594_p1);
    ele_0_5_3_fu_608_p1 <= (0=>isEM_3_read, others=>'-');
    ele_0_5_3_fu_608_p2 <= (tmp_63_fu_600_p3 and ele_0_5_3_fu_608_p1);
    ele_0_5_4_fu_622_p1 <= (0=>isEM_4_read, others=>'-');
    ele_0_5_4_fu_622_p2 <= (tmp_64_fu_614_p3 and ele_0_5_4_fu_622_p1);
    ele_0_6_1_fu_670_p1 <= (0=>isEM_1_read, others=>'-');
    ele_0_6_1_fu_670_p2 <= (tmp_66_fu_662_p3 and ele_0_6_1_fu_670_p1);
    ele_0_6_2_fu_684_p1 <= (0=>isEM_2_read, others=>'-');
    ele_0_6_2_fu_684_p2 <= (tmp_67_fu_676_p3 and ele_0_6_2_fu_684_p1);
    ele_0_6_3_fu_698_p1 <= (0=>isEM_3_read, others=>'-');
    ele_0_6_3_fu_698_p2 <= (tmp_68_fu_690_p3 and ele_0_6_3_fu_698_p1);
    ele_0_6_4_fu_712_p1 <= (0=>isEM_4_read, others=>'-');
    ele_0_6_4_fu_712_p2 <= (tmp_69_fu_704_p3 and ele_0_6_4_fu_712_p1);
    ele_1_1_fu_206_p1 <= (0=>isEM_0_read, others=>'-');
    ele_1_1_fu_206_p2 <= (tmp_40_fu_202_p1 and ele_1_1_fu_206_p1);
    ele_1_2_fu_296_p1 <= (0=>isEM_0_read, others=>'-');
    ele_1_2_fu_296_p2 <= (tmp_45_fu_292_p1 and ele_1_2_fu_296_p1);
    ele_1_3_fu_386_p1 <= (0=>isEM_0_read, others=>'-');
    ele_1_3_fu_386_p2 <= (tmp_50_fu_382_p1 and ele_1_3_fu_386_p1);
    ele_1_4_fu_476_p1 <= (0=>isEM_0_read, others=>'-');
    ele_1_4_fu_476_p2 <= (tmp_55_fu_472_p1 and ele_1_4_fu_476_p1);
    ele_1_5_fu_566_p1 <= (0=>isEM_0_read, others=>'-');
    ele_1_5_fu_566_p2 <= (tmp_60_fu_562_p1 and ele_1_5_fu_566_p1);
    ele_1_6_fu_656_p1 <= (0=>isEM_0_read, others=>'-');
    ele_1_6_fu_656_p2 <= (tmp_65_fu_652_p1 and ele_1_6_fu_656_p1);
    ele_1_fu_116_p1 <= (0=>isEM_0_read, others=>'-');
    ele_1_fu_116_p2 <= (tmp_35_fu_112_p1 and ele_1_fu_116_p1);
    isEle_0_write_assig_fu_196_p2 <= (tmp1_fu_190_p2 or tmp_fu_178_p2);
    isEle_1_write_assig_fu_286_p2 <= (tmp4_fu_280_p2 or tmp3_fu_268_p2);
    isEle_2_write_assig_fu_376_p2 <= (tmp7_fu_370_p2 or tmp6_fu_358_p2);
    isEle_3_write_assig_fu_466_p2 <= (tmp10_fu_460_p2 or tmp9_fu_448_p2);
    isEle_4_write_assig_fu_556_p2 <= (tmp13_fu_550_p2 or tmp12_fu_538_p2);
    isEle_5_write_assig_fu_646_p2 <= (tmp16_fu_640_p2 or tmp15_fu_628_p2);
    isEle_6_write_assig_fu_736_p2 <= (tmp19_fu_730_p2 or tmp18_fu_718_p2);
    tmp10_fu_460_p2 <= (tmp11_fu_454_p2 or ele_0_3_2_fu_414_p2);
    tmp11_fu_454_p2 <= (ele_0_3_3_fu_428_p2 or ele_0_3_4_fu_442_p2);
    tmp12_fu_538_p2 <= (ele_1_4_fu_476_p2 or ele_0_4_1_fu_490_p2);
    tmp13_fu_550_p2 <= (tmp14_fu_544_p2 or ele_0_4_2_fu_504_p2);
    tmp14_fu_544_p2 <= (ele_0_4_3_fu_518_p2 or ele_0_4_4_fu_532_p2);
    tmp15_fu_628_p2 <= (ele_1_5_fu_566_p2 or ele_0_5_1_fu_580_p2);
    tmp16_fu_640_p2 <= (tmp17_fu_634_p2 or ele_0_5_2_fu_594_p2);
    tmp17_fu_634_p2 <= (ele_0_5_3_fu_608_p2 or ele_0_5_4_fu_622_p2);
    tmp18_fu_718_p2 <= (ele_1_6_fu_656_p2 or ele_0_6_1_fu_670_p2);
    tmp19_fu_730_p2 <= (tmp20_fu_724_p2 or ele_0_6_2_fu_684_p2);
    tmp1_fu_190_p2 <= (tmp2_fu_184_p2 or ele_0_0_2_fu_144_p2);
    tmp20_fu_724_p2 <= (ele_0_6_3_fu_698_p2 or ele_0_6_4_fu_712_p2);
    tmp2_fu_184_p2 <= (ele_0_0_3_fu_158_p2 or ele_0_0_4_fu_172_p2);
    tmp3_fu_268_p2 <= (ele_1_1_fu_206_p2 or ele_0_1_1_fu_220_p2);
    tmp4_fu_280_p2 <= (tmp5_fu_274_p2 or ele_0_1_2_fu_234_p2);
    tmp5_fu_274_p2 <= (ele_0_1_3_fu_248_p2 or ele_0_1_4_fu_262_p2);
    tmp6_fu_358_p2 <= (ele_1_2_fu_296_p2 or ele_0_2_1_fu_310_p2);
    tmp7_fu_370_p2 <= (tmp8_fu_364_p2 or ele_0_2_2_fu_324_p2);
    tmp8_fu_364_p2 <= (ele_0_2_3_fu_338_p2 or ele_0_2_4_fu_352_p2);
    tmp9_fu_448_p2 <= (ele_1_3_fu_386_p2 or ele_0_3_1_fu_400_p2);
    tmp_35_fu_112_p1 <= em_track_link_bit_0(1 - 1 downto 0);
    tmp_36_fu_122_p3 <= em_track_link_bit_0(1 downto 1);
    tmp_37_fu_136_p3 <= em_track_link_bit_0(2 downto 2);
    tmp_38_fu_150_p3 <= em_track_link_bit_0(3 downto 3);
    tmp_39_fu_164_p3 <= em_track_link_bit_0(4 downto 4);
    tmp_40_fu_202_p1 <= em_track_link_bit_1(1 - 1 downto 0);
    tmp_41_fu_212_p3 <= em_track_link_bit_1(1 downto 1);
    tmp_42_fu_226_p3 <= em_track_link_bit_1(2 downto 2);
    tmp_43_fu_240_p3 <= em_track_link_bit_1(3 downto 3);
    tmp_44_fu_254_p3 <= em_track_link_bit_1(4 downto 4);
    tmp_45_fu_292_p1 <= em_track_link_bit_2(1 - 1 downto 0);
    tmp_46_fu_302_p3 <= em_track_link_bit_2(1 downto 1);
    tmp_47_fu_316_p3 <= em_track_link_bit_2(2 downto 2);
    tmp_48_fu_330_p3 <= em_track_link_bit_2(3 downto 3);
    tmp_49_fu_344_p3 <= em_track_link_bit_2(4 downto 4);
    tmp_50_fu_382_p1 <= em_track_link_bit_3(1 - 1 downto 0);
    tmp_51_fu_392_p3 <= em_track_link_bit_3(1 downto 1);
    tmp_52_fu_406_p3 <= em_track_link_bit_3(2 downto 2);
    tmp_53_fu_420_p3 <= em_track_link_bit_3(3 downto 3);
    tmp_54_fu_434_p3 <= em_track_link_bit_3(4 downto 4);
    tmp_55_fu_472_p1 <= em_track_link_bit_4(1 - 1 downto 0);
    tmp_56_fu_482_p3 <= em_track_link_bit_4(1 downto 1);
    tmp_57_fu_496_p3 <= em_track_link_bit_4(2 downto 2);
    tmp_58_fu_510_p3 <= em_track_link_bit_4(3 downto 3);
    tmp_59_fu_524_p3 <= em_track_link_bit_4(4 downto 4);
    tmp_60_fu_562_p1 <= em_track_link_bit_5(1 - 1 downto 0);
    tmp_61_fu_572_p3 <= em_track_link_bit_5(1 downto 1);
    tmp_62_fu_586_p3 <= em_track_link_bit_5(2 downto 2);
    tmp_63_fu_600_p3 <= em_track_link_bit_5(3 downto 3);
    tmp_64_fu_614_p3 <= em_track_link_bit_5(4 downto 4);
    tmp_65_fu_652_p1 <= em_track_link_bit_6(1 - 1 downto 0);
    tmp_66_fu_662_p3 <= em_track_link_bit_6(1 downto 1);
    tmp_67_fu_676_p3 <= em_track_link_bit_6(2 downto 2);
    tmp_68_fu_690_p3 <= em_track_link_bit_6(3 downto 3);
    tmp_69_fu_704_p3 <= em_track_link_bit_6(4 downto 4);
    tmp_fu_178_p2 <= (ele_1_fu_116_p2 or ele_0_0_1_fu_130_p2);
end behav;
