{"vcs1":{"timestamp_begin":1739188248.923995211, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739188249.269255804, "rt":0.24, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739188249.567305890, "rt":0.14, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739188248.703515236}
{"VCS_COMP_START_TIME": 1739188248.703515236}
{"VCS_COMP_END_TIME": 1739188249.776673635}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150348}}
