#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000241517d6c90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000241517d6e20 .scope module, "top_sim" "top_sim" 3 3;
 .timescale -9 -12;
v00000241517a2530_0 .var "clk", 0 0;
v000002415178ee80_0 .var "rst", 0 0;
    .scope S_00000241517d6e20;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241517a2530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002415178ee80_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_00000241517d6e20;
T_1 ;
    %delay 50000, 0;
    %load/vec4 v00000241517a2530_0;
    %inv;
    %store/vec4 v00000241517a2530_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000241517d6e20;
T_2 ;
    %vpi_call/w 3 11 "$dumpfile", "sim/wave.vcd" {0 0 0};
    %vpi_call/w 3 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000241517d6e20 {0 0 0};
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002415178ee80_0, 0, 1;
    %delay 5000000, 0;
    %vpi_call/w 3 18 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "rtl/top_sim.v";
