{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696381612868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696381612869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 22:06:52 2023 " "Processing started: Tue Oct 03 22:06:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696381612869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696381612869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modulo_background_merge -c vga --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off modulo_background_merge -c vga --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696381612869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696381613687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696381613687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/lab_4/modulo_background_merge/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696381627200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696381627200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/lab_4/modulo_background_merge/vga_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696381627203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696381627203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 1 1 " "Found 1 design units, including 1 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_image_display " "Found entity 1: background_image_display" {  } { { "background.v" "" { Text "C:/lab_4/modulo_background_merge/background.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696381627207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696381627207 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "background.v(4) " "Verilog HDL error at background.v(4): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "background.v" "" { Text "C:/lab_4/modulo_background_merge/background.v" 4 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Design Software" 0 -1 1696381627209 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "background.v(5) " "Verilog HDL error at background.v(5): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "background.v" "" { Text "C:/lab_4/modulo_background_merge/background.v" 5 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Design Software" 0 -1 1696381627210 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "pixel_out background.v(51) " "Verilog HDL Procedural Assignment error at background.v(51): object \"pixel_out\" on left-hand side of assignment must have a variable data type" {  } { { "background.v" "" { Text "C:/lab_4/modulo_background_merge/background.v" 51 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1696381627210 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "pixel_out background.v(54) " "Verilog HDL Procedural Assignment error at background.v(54): object \"pixel_out\" on left-hand side of assignment must have a variable data type" {  } { { "background.v" "" { Text "C:/lab_4/modulo_background_merge/background.v" 54 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1696381627210 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "pixel_out background.v(59) " "Verilog HDL Procedural Assignment error at background.v(59): object \"pixel_out\" on left-hand side of assignment must have a variable data type" {  } { { "background.v" "" { Text "C:/lab_4/modulo_background_merge/background.v" 59 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1696381627211 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "pixel_out background.v(62) " "Verilog HDL Procedural Assignment error at background.v(62): object \"pixel_out\" on left-hand side of assignment must have a variable data type" {  } { { "background.v" "" { Text "C:/lab_4/modulo_background_merge/background.v" 62 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1696381627211 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "pixel_out background.v(65) " "Verilog HDL Procedural Assignment error at background.v(65): object \"pixel_out\" on left-hand side of assignment must have a variable data type" {  } { { "background.v" "" { Text "C:/lab_4/modulo_background_merge/background.v" 65 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1696381627211 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "pixel_out background.v(68) " "Verilog HDL Procedural Assignment error at background.v(68): object \"pixel_out\" on left-hand side of assignment must have a variable data type" {  } { { "background.v" "" { Text "C:/lab_4/modulo_background_merge/background.v" 68 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1696381627211 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 8 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696381627242 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 03 22:07:07 2023 " "Processing ended: Tue Oct 03 22:07:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696381627242 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696381627242 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696381627242 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696381627242 ""}
