// Seed: 2523376838
module module_0 (
    output tri0 module_0,
    input supply0 id_1,
    input tri id_2,
    input wor id_3,
    output wor id_4,
    output supply0 id_5,
    input wand id_6,
    input wand id_7
    , id_11,
    output tri0 id_8,
    output supply0 id_9
);
endmodule
module module_1 #(
    parameter id_0 = 32'd13
) (
    input tri0 _id_0,
    output supply1 id_1,
    input wand id_2,
    input wand id_3,
    input supply0 id_4
);
  assign id_1 = id_0((id_4));
  wire id_6;
  wire id_7;
  logic [id_0 : -1  &&  1] id_8;
  logic [1 : 1] id_9;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4,
      id_2,
      id_1,
      id_1,
      id_2,
      id_3,
      id_1,
      id_1
  );
endmodule
