
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-zhang-21.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed Aug 30 08:19:39 EDT 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa.prj'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa.prj/out.prj'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa.prj/out.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 300845 ; free virtual = 309754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 300845 ; free virtual = 309754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:29 ; elapsed = 00:02:36 . Memory (MB): peak = 1444.684 ; gain = 914.188 ; free physical = 300440 ; free virtual = 309395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::exp' into 'Softmax_layer' (kernel.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'Layer_norm' (kernel.cpp:314) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'std::pow<float, double>' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'std::tanh' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:448) automatically.
INFO: [XFORM 203-602] Inlining function 'std::pow<float, double>' into 'Gelu_layer' (kernel.cpp:375) automatically.
INFO: [XFORM 203-602] Inlining function 'std::tanh' into 'Gelu_layer' (kernel.cpp:380) automatically.
INFO: [XFORM 203-602] Inlining function 'Res_layer0' into 'Bert_layer' (kernel.cpp:493) automatically.
INFO: [XFORM 203-602] Inlining function 'Gelu_layer' into 'Bert_layer' (kernel.cpp:499) automatically.
INFO: [XFORM 203-602] Inlining function 'Res_layer1' into 'Bert_layer' (kernel.cpp:503) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:52 ; elapsed = 00:05:00 . Memory (MB): peak = 1700.684 ; gain = 1170.188 ; free physical = 300037 ; free virtual = 309077
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k5' (kernel.cpp:408) in function 'Linear_layer_ds2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k4' (kernel.cpp:344) in function 'Linear_layer_ds1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k3' (kernel.cpp:224) in function 'Linear_layer_ds0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k2' (kernel.cpp:136) in function 'Context_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k1' (kernel.cpp:66) in function 'Attention_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k' (kernel.cpp:37) in function 'Linear_layer_qkv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_i14' (kernel.cpp:410) in function 'Linear_layer_ds2' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner5' (kernel.cpp:411) in function 'Linear_layer_ds2' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_i11' (kernel.cpp:346) in function 'Linear_layer_ds1' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner4' (kernel.cpp:347) in function 'Linear_layer_ds1' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_i6' (kernel.cpp:226) in function 'Linear_layer_ds0' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner3' (kernel.cpp:227) in function 'Linear_layer_ds0' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_i_inner1' (kernel.cpp:138) in function 'Context_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner2' (kernel.cpp:139) in function 'Context_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'l_i_inner' (kernel.cpp:68) in function 'Attention_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner1' (kernel.cpp:69) in function 'Attention_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:39) in function 'Linear_layer_qkv' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner' (kernel.cpp:40) in function 'Linear_layer_qkv' completely with a factor of 12.
INFO: [XFORM 203-101] Partitioning array 'v209' (kernel.cpp:447) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v210' (kernel.cpp:448) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v212' (kernel.cpp:450) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v214' (kernel.cpp:452) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v216' (kernel.cpp:454) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v218' (kernel.cpp:456) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v220' (kernel.cpp:458) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v226' (kernel.cpp:464) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v236' (kernel.cpp:500) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v233' (kernel.cpp:494) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v235' (kernel.cpp:498) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v234' (kernel.cpp:496) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v231' (kernel.cpp:490) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v230' (kernel.cpp:488) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v227' (kernel.cpp:482) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v228' (kernel.cpp:484) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v229' (kernel.cpp:486) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v236' (kernel.cpp:500) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v234' (kernel.cpp:496) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v231' (kernel.cpp:490) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v227' (kernel.cpp:482) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v228' (kernel.cpp:484) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v229' (kernel.cpp:486) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-602] Inlining function 'std::exp' into 'Softmax_layer' (kernel.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'Layer_norm' (kernel.cpp:314) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'std::pow<float, double>' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'std::tanh' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:448) automatically.
INFO: [XFORM 203-602] Inlining function 'std::pow<float, double>' into 'Gelu_layer' (kernel.cpp:375) automatically.
INFO: [XFORM 203-602] Inlining function 'std::tanh' into 'Gelu_layer' (kernel.cpp:380) automatically.
INFO: [XFORM 203-602] Inlining function 'Res_layer0' into 'Bert_layer' (kernel.cpp:493) automatically.
INFO: [XFORM 203-602] Inlining function 'Res_layer1' into 'Bert_layer' (kernel.cpp:503) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320:19) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407:5) in function 'pow_reduce::pow_generic<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:488:26) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657:25) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:108:8) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:114:3) in function 'explog_based::generic_tanh<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:83:10) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:9:10) in function 'explog_based::generic_tanh<float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185:19) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:23 ; elapsed = 00:07:32 . Memory (MB): peak = 1828.684 ; gain = 1298.188 ; free physical = 300032 ; free virtual = 309097
INFO: [XFORM 203-541] Flattening a loop nest 'l_exp_sum_i3' (kernel.cpp:101:50) in function 'Softmax_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_update_i4' (kernel.cpp:113:49) in function 'Softmax_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i_s' (kernel.cpp:176:60) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i_m' (kernel.cpp:193:57) in function 'Self_attention'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_S_h_0_h' (kernel.cpp:172:43) in function 'Self_attention' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:29:42) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer' (kernel.cpp:36:67) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i13' (kernel.cpp:400:50) in function 'Linear_layer_ds2'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer5' (kernel.cpp:407:71) in function 'Linear_layer_ds2'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i10' (kernel.cpp:336:50) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer4' (kernel.cpp:343:72) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i5' (kernel.cpp:216:46) in function 'Linear_layer_ds0'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer3' (kernel.cpp:223:71) in function 'Linear_layer_ds0'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mean_var_i8' (kernel.cpp:279:51) in function 'Layer_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i9' (kernel.cpp:304:47) in function 'Layer_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i12' (kernel.cpp:370:53) in function 'Gelu_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_j_outer2' (kernel.cpp:135:68) in function 'Context_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i_outer1' (kernel.cpp:134:70) in function 'Context_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i7' (kernel.cpp:251:49) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i15' (kernel.cpp:435:53) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_j_outer1' (kernel.cpp:65:67) in function 'Attention_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i_outer' (kernel.cpp:64:66) in function 'Attention_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i2' (kernel.cpp:83:47) in function 'Attention_layer'.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<float>' to 'generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:99:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v38' (kernel.cpp:106:7)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:110:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v39' (kernel.cpp:119:7)
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h' (kernel.cpp:180:9)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h' (kernel.cpp:182:9)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h' (kernel.cpp:184:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v74[0]' (kernel.cpp:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v3[0][0]' (kernel.cpp:47:11)
INFO: [HLS 200-472] Inferring partial write operation for 'v3[0][0]' (kernel.cpp:33:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v187[0][0]' (kernel.cpp:418:11)
INFO: [HLS 200-472] Inferring partial write operation for 'v187[0][0]' (kernel.cpp:404:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v157[0][0]' (kernel.cpp:354:11)
INFO: [HLS 200-472] Inferring partial write operation for 'v157[0][0]' (kernel.cpp:340:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v93[0][0]' (kernel.cpp:234:11)
INFO: [HLS 200-472] Inferring partial write operation for 'v93[0][0]' (kernel.cpp:220:7)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:272:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:276:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:294:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:297:5)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:302:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:285:7)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:290:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v172[0]' (kernel.cpp:382:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v56' (kernel.cpp:131:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v56' (kernel.cpp:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'v232' (kernel.cpp:257:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v237' (kernel.cpp:441:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v19' (kernel.cpp:61:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v19' (kernel.cpp:77:13)
INFO: [HLS 200-472] Inferring partial write operation for 'v19' (kernel.cpp:88:7)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:06 ; elapsed = 00:08:16 . Memory (MB): peak = 1828.684 ; gain = 1298.188 ; free physical = 300000 ; free virtual = 309074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer_l_k'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_qkv' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_qkv' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_qkv' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_qkv' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_qkv' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (10.51ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Linear_layer_qkv' consists of the following:
	'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0' [872]  (3.25 ns)
	'fadd' operation ('v1', kernel.cpp:46) [873]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 501.68 seconds; current allocated memory: 834.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.09 seconds; current allocated memory: 842.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_i_outer_l_j_outer1_l_k1'.
WARNING: [SCHED 204-68] The II Violation in module 'Attention_layer' (Loop: l_gemm_i_outer_l_j_outer1_l_k1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v19_addr_2_write_ln77', kernel.cpp:77) of variable 'v2', kernel.cpp:76 on array 'v19' and 'load' operation ('v19_load', kernel.cpp:75) on array 'v19'.
WARNING: [SCHED 204-68] The II Violation in module 'Attention_layer' (Loop: l_gemm_i_outer_l_j_outer1_l_k1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v19_addr_2_write_ln77', kernel.cpp:77) of variable 'v2', kernel.cpp:76 on array 'v19' and 'load' operation ('v19_load', kernel.cpp:75) on array 'v19'.
WARNING: [SCHED 204-68] The II Violation in module 'Attention_layer' (Loop: l_gemm_i_outer_l_j_outer1_l_k1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v19_addr_2_write_ln77', kernel.cpp:77) of variable 'v2', kernel.cpp:76 on array 'v19' and 'load' operation ('v19_load', kernel.cpp:75) on array 'v19'.
WARNING: [SCHED 204-68] The II Violation in module 'Attention_layer' (Loop: l_gemm_i_outer_l_j_outer1_l_k1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v19_addr_2_write_ln77', kernel.cpp:77) of variable 'v2', kernel.cpp:76 on array 'v19' and 'load' operation ('v19_load', kernel.cpp:75) on array 'v19'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('v19_addr_11_write_ln77', kernel.cpp:77) of variable 'v33_1_2', kernel.cpp:76 on array 'v19' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v19'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v18_load_3', kernel.cpp:73) on array 'v18' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v18'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 19, Depth = 20.
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i2_l_j1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.18 seconds; current allocated memory: 843.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 844.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_exp_sum_i3_l_j2'.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i3_l_j2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_1_write_ln110', kernel.cpp:110) of variable 'v48', kernel.cpp:109 on array 'inp_sumRow', kernel.cpp:97 and 'load' operation ('v47', kernel.cpp:108) on array 'inp_sumRow', kernel.cpp:97.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i3_l_j2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_1_write_ln110', kernel.cpp:110) of variable 'v48', kernel.cpp:109 on array 'inp_sumRow', kernel.cpp:97 and 'load' operation ('v47', kernel.cpp:108) on array 'inp_sumRow', kernel.cpp:97.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i3_l_j2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_1_write_ln110', kernel.cpp:110) of variable 'v48', kernel.cpp:109 on array 'inp_sumRow', kernel.cpp:97 and 'load' operation ('v47', kernel.cpp:108) on array 'inp_sumRow', kernel.cpp:97.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i3_l_j2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_1_write_ln110', kernel.cpp:110) of variable 'v48', kernel.cpp:109 on array 'inp_sumRow', kernel.cpp:97 and 'load' operation ('v47', kernel.cpp:108) on array 'inp_sumRow', kernel.cpp:97.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i3_l_j2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_1_write_ln110', kernel.cpp:110) of variable 'v48', kernel.cpp:109 on array 'inp_sumRow', kernel.cpp:97 and 'load' operation ('v47', kernel.cpp:108) on array 'inp_sumRow', kernel.cpp:97.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'l_update_i4_l_j3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (9.578ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Softmax_layer' consists of the following:
	'load' operation ('v47', kernel.cpp:108) on array 'inp_sumRow', kernel.cpp:97 [49]  (2.32 ns)
	'fadd' operation ('v48', kernel.cpp:109) [50]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 845.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 845.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_i_outer1_l_j_outer2_l_k2'.
WARNING: [SCHED 204-68] The II Violation in module 'Context_layer' (Loop: l_gemm_i_outer1_l_j_outer2_l_k2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v56_addr_1_write_ln147', kernel.cpp:147) of variable 'v1', kernel.cpp:146 on array 'v56' and 'load' operation ('v56_load', kernel.cpp:145) on array 'v56'.
WARNING: [SCHED 204-68] The II Violation in module 'Context_layer' (Loop: l_gemm_i_outer1_l_j_outer2_l_k2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v56_addr_1_write_ln147', kernel.cpp:147) of variable 'v1', kernel.cpp:146 on array 'v56' and 'load' operation ('v56_load', kernel.cpp:145) on array 'v56'.
WARNING: [SCHED 204-68] The II Violation in module 'Context_layer' (Loop: l_gemm_i_outer1_l_j_outer2_l_k2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v56_addr_1_write_ln147', kernel.cpp:147) of variable 'v1', kernel.cpp:146 on array 'v56' and 'load' operation ('v56_load', kernel.cpp:145) on array 'v56'.
WARNING: [SCHED 204-68] The II Violation in module 'Context_layer' (Loop: l_gemm_i_outer1_l_j_outer2_l_k2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v56_addr_1_write_ln147', kernel.cpp:147) of variable 'v1', kernel.cpp:146 on array 'v56' and 'load' operation ('v56_load', kernel.cpp:145) on array 'v56'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('v56_addr_10_write_ln147', kernel.cpp:147) of variable 'v70_1_2', kernel.cpp:146 on array 'v56' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v56'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 19, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 846.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 847.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_separate_i_s_l_j_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'l_mh_merge_i_m_l_j_m'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 851.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 857.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i5_l_j4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer3_l_k3'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds0' (Loop: l_gemm_j_outer3_l_k3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v93_0_0_addr_1_write_ln234', kernel.cpp:234) of variable 'v4', kernel.cpp:233 on array 'v93_0_0' and 'load' operation ('v93_0_0_load', kernel.cpp:232) on array 'v93_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds0' (Loop: l_gemm_j_outer3_l_k3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v93_0_0_addr_1_write_ln234', kernel.cpp:234) of variable 'v4', kernel.cpp:233 on array 'v93_0_0' and 'load' operation ('v93_0_0_load', kernel.cpp:232) on array 'v93_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds0' (Loop: l_gemm_j_outer3_l_k3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v93_0_0_addr_1_write_ln234', kernel.cpp:234) of variable 'v4', kernel.cpp:233 on array 'v93_0_0' and 'load' operation ('v93_0_0_load', kernel.cpp:232) on array 'v93_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds0' (Loop: l_gemm_j_outer3_l_k3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v93_0_0_addr_1_write_ln234', kernel.cpp:234) of variable 'v4', kernel.cpp:233 on array 'v93_0_0' and 'load' operation ('v93_0_0_load', kernel.cpp:232) on array 'v93_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds0' (Loop: l_gemm_j_outer3_l_k3): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('v93_0_0_addr_1_write_ln234', kernel.cpp:234) of variable 'v4', kernel.cpp:233 on array 'v93_0_0' and 'load' operation ('v93_0_0_load', kernel.cpp:232) on array 'v93_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (10.51ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Linear_layer_ds0' consists of the following:
	'load' operation ('v93_0_0_load', kernel.cpp:232) on array 'v93_0_0' [872]  (3.25 ns)
	'fadd' operation ('v4', kernel.cpp:233) [873]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.57 seconds; current allocated memory: 863.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.13 seconds; current allocated memory: 871.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i8_l_j6'.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i8_l_j6): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln285', kernel.cpp:285) of variable 'v128', kernel.cpp:284 on array 'mean', kernel.cpp:270 and 'load' operation ('v127', kernel.cpp:283) on array 'mean', kernel.cpp:270.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i8_l_j6): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln285', kernel.cpp:285) of variable 'v128', kernel.cpp:284 on array 'mean', kernel.cpp:270 and 'load' operation ('v127', kernel.cpp:283) on array 'mean', kernel.cpp:270.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i8_l_j6): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln285', kernel.cpp:285) of variable 'v128', kernel.cpp:284 on array 'mean', kernel.cpp:270 and 'load' operation ('v127', kernel.cpp:283) on array 'mean', kernel.cpp:270.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i8_l_j6): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln285', kernel.cpp:285) of variable 'v128', kernel.cpp:284 on array 'mean', kernel.cpp:270 and 'load' operation ('v127', kernel.cpp:283) on array 'mean', kernel.cpp:270.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i8_l_j6): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln285', kernel.cpp:285) of variable 'v128', kernel.cpp:284 on array 'mean', kernel.cpp:270 and 'load' operation ('v127', kernel.cpp:283) on array 'mean', kernel.cpp:270.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i9_l_j7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
WARNING: [SCHED 204-21] Estimated clock period (9.578ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Layer_norm' consists of the following:
	'load' operation ('v127', kernel.cpp:283) on array 'mean', kernel.cpp:270 [75]  (2.32 ns)
	'fadd' operation ('v128', kernel.cpp:284) [76]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.42 seconds; current allocated memory: 872.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 873.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i10_l_j8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer4_l_k4'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds1' (Loop: l_gemm_j_outer4_l_k4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v157_0_0_addr_1_write_ln354', kernel.cpp:354) of variable 'v3', kernel.cpp:353 on array 'v157_0_0' and 'load' operation ('v157_0_0_load', kernel.cpp:352) on array 'v157_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds1' (Loop: l_gemm_j_outer4_l_k4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v157_0_0_addr_1_write_ln354', kernel.cpp:354) of variable 'v3', kernel.cpp:353 on array 'v157_0_0' and 'load' operation ('v157_0_0_load', kernel.cpp:352) on array 'v157_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds1' (Loop: l_gemm_j_outer4_l_k4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v157_0_0_addr_1_write_ln354', kernel.cpp:354) of variable 'v3', kernel.cpp:353 on array 'v157_0_0' and 'load' operation ('v157_0_0_load', kernel.cpp:352) on array 'v157_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds1' (Loop: l_gemm_j_outer4_l_k4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v157_0_0_addr_1_write_ln354', kernel.cpp:354) of variable 'v3', kernel.cpp:353 on array 'v157_0_0' and 'load' operation ('v157_0_0_load', kernel.cpp:352) on array 'v157_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds1' (Loop: l_gemm_j_outer4_l_k4): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('v157_0_0_addr_1_write_ln354', kernel.cpp:354) of variable 'v3', kernel.cpp:353 on array 'v157_0_0' and 'load' operation ('v157_0_0_load', kernel.cpp:352) on array 'v157_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (10.51ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Linear_layer_ds1' consists of the following:
	'load' operation ('v157_0_0_load', kernel.cpp:352) on array 'v157_0_0' [872]  (3.25 ns)
	'fadd' operation ('v3', kernel.cpp:353) [873]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.51 seconds; current allocated memory: 879.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.18 seconds; current allocated memory: 887.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[262] ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [259]  (3.36 ns)
	'add' operation of DSP[262] ('ret.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [262]  (3.02 ns)
	'icmp' operation ('icmp_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [266]  (2.43 ns)
	'select' operation ('select_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [268]  (0 ns)
	'select' operation ('r_exp.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [269]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.55 seconds; current allocated memory: 889.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 891.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'exp_generic_double_s' consists of the following:
	'mul' operation of DSP[53] ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [50]  (3.36 ns)
	'add' operation of DSP[53] ('ret.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [53]  (3.02 ns)
	'icmp' operation ('icmp_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [57]  (2.43 ns)
	'select' operation ('select_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [59]  (0 ns)
	'select' operation ('r_exp.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [60]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 891.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 892.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 61.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 893.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 893.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gelu_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i12_l_j9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 189.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 895.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 898.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i13_l_j10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer5_l_k5'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds2' (Loop: l_gemm_j_outer5_l_k5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v187_0_0_addr_1_write_ln418', kernel.cpp:418) of variable 'v2', kernel.cpp:417 on array 'v187_0_0' and 'load' operation ('v187_0_0_load', kernel.cpp:416) on array 'v187_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds2' (Loop: l_gemm_j_outer5_l_k5): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v187_0_0_addr_1_write_ln418', kernel.cpp:418) of variable 'v2', kernel.cpp:417 on array 'v187_0_0' and 'load' operation ('v187_0_0_load', kernel.cpp:416) on array 'v187_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds2' (Loop: l_gemm_j_outer5_l_k5): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v187_0_0_addr_1_write_ln418', kernel.cpp:418) of variable 'v2', kernel.cpp:417 on array 'v187_0_0' and 'load' operation ('v187_0_0_load', kernel.cpp:416) on array 'v187_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds2' (Loop: l_gemm_j_outer5_l_k5): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v187_0_0_addr_1_write_ln418', kernel.cpp:418) of variable 'v2', kernel.cpp:417 on array 'v187_0_0' and 'load' operation ('v187_0_0_load', kernel.cpp:416) on array 'v187_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds2' (Loop: l_gemm_j_outer5_l_k5): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('v187_0_0_addr_1_write_ln418', kernel.cpp:418) of variable 'v2', kernel.cpp:417 on array 'v187_0_0' and 'load' operation ('v187_0_0_load', kernel.cpp:416) on array 'v187_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (10.51ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Linear_layer_ds2' consists of the following:
	'load' operation ('v187_0_0_load', kernel.cpp:416) on array 'v187_0_0' [872]  (3.25 ns)
	'fadd' operation ('v2', kernel.cpp:417) [873]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.38 seconds; current allocated memory: 904.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.15 seconds; current allocated memory: 912.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i7_l_j5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i15_l_j11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.09 seconds; current allocated memory: 917.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.41 seconds; current allocated memory: 925.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1' to 'Bert_layer_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1' to 'Bert_layer_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_urem_10ns_5ns_5_14_1' to 'Bert_layer_urem_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_mul_12ns_10ns_22_1_1' to 'Bert_layer_mul_mueOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_qkv' is 5472 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
INFO: [HLS 200-111]  Elapsed time: 6.97 seconds; current allocated memory: 932.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer'.
INFO: [HLS 200-111]  Elapsed time: 5.43 seconds; current allocated memory: 955.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Softmax_layer_inp_sumRow' to 'Softmax_layer_inpfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fdiv_32ns_32ns_32_16_1' to 'Bert_layer_fdiv_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fexp_32ns_32ns_32_9_full_dsp_1' to 'Bert_layer_fexp_3hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fexp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 961.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 964.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Bert_layer_urem_10ns_5ns_8_14_1' to 'Bert_layer_urem_1ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mux_1448_32_1_1' to 'Bert_layer_mux_14jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Self_attention' is 13832 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln176_reg_8138_pp0_iter12_reg == 1'd0))
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_14jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_1ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 976.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds0' is 5472 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0'.
INFO: [HLS 200-111]  Elapsed time: 3.58 seconds; current allocated memory: 1001.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'Bert_layer_faddfskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fptrunc_64ns_32_2_1' to 'Bert_layer_fptrunlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fpext_32ns_64_2_1' to 'Bert_layer_fpext_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fsqrt_32ns_32ns_32_12_1' to 'Bert_layer_fsqrt_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_dadd_64ns_64ns_64_5_full_dsp_1' to 'Bert_layer_dadd_6ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dadd_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_faddfskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fsqrt_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm'.
INFO: [HLS 200-111]  Elapsed time: 5.55 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Bert_layer_urem_12ns_5ns_5_16_1' to 'Bert_layer_urem_1pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_mul_14ns_12ns_26_1_1' to 'Bert_layer_mul_muqcK' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds1' is 5760 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_1pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doublrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doublsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doubltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doubludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doublvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doublwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doublxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doublyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doublzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doublAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doublCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_54s_6ns_54_2_1' to 'Bert_layer_mul_54DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_71ns_4ns_75_5_1' to 'Bert_layer_mul_71Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_73ns_6ns_79_5_1' to 'Bert_layer_mul_73Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_83ns_6ns_89_5_1' to 'Bert_layer_mul_83Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_92ns_6ns_98_5_1' to 'Bert_layer_mul_92Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_87ns_6ns_93_5_1' to 'Bert_layer_mul_87IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_82ns_6ns_88_5_1' to 'Bert_layer_mul_82JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_77ns_6ns_83_5_1' to 'Bert_layer_mul_77KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_80ns_12s_90_5_1' to 'Bert_layer_mul_80Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_54ns_78s_131_5_1' to 'Bert_layer_mul_54Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_55ns_78s_130_5_1' to 'Bert_layer_mul_55Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_72ns_13s_83_5_1' to 'Bert_layer_mul_72OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_43ns_36ns_79_2_1' to 'Bert_layer_mul_43PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_49ns_44ns_93_2_1' to 'Bert_layer_mul_49QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_50ns_50ns_100_2_1' to 'Bert_layer_mul_50Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mac_muladd_16ns_16s_19s_31_1_1' to 'Bert_layer_mac_muShg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 11389 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_muShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_43PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_49QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_50Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_54DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_54Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_55Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_71Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_72OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_73Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_77KfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_80Lf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_82JfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_83Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_87IfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_92Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 6.04 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doublVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_72ns_13s_84_5_1' to 'Bert_layer_mul_72WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_36ns_43ns_79_2_1' to 'Bert_layer_mul_36Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_44ns_49ns_93_2_1' to 'Bert_layer_mul_44Yie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_muShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_36Xh4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_44Yie': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_50Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_72WhU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1' to 'Bert_layer_fsub_3Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fcmp_32ns_32ns_1_2_1' to 'Bert_layer_fcmp_30iy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dadd_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fcmp_30iy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fsub_3Zio': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gelu_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Bert_layer_dmul_64ns_64ns_64_6_max_dsp_1' to 'Bert_layer_dmul_61iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_urem_12ns_5ns_8_16_1' to 'Bert_layer_urem_12iS' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Gelu_layer' is 8546 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dmul_61iI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_mb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunlbW': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_14jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_12iS': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gelu_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds2' is 5472 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2'.
INFO: [HLS 200-111]  Elapsed time: 2.32 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v211' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v213' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v215' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v219' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v221' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v222' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v223' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v224' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v225' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_0_10' to 'Bert_layer_v227_03i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_0_11' to 'Bert_layer_v227_04jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_1_10' to 'Bert_layer_v227_15jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_1_11' to 'Bert_layer_v227_16jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_2_10' to 'Bert_layer_v227_27jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_2_11' to 'Bert_layer_v227_28jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_3_10' to 'Bert_layer_v227_39j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_3_11' to 'Bert_layer_v227_3bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_4_10' to 'Bert_layer_v227_4bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_4_11' to 'Bert_layer_v227_4bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_5_10' to 'Bert_layer_v227_5bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_5_11' to 'Bert_layer_v227_5bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_6_10' to 'Bert_layer_v227_6bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_6_11' to 'Bert_layer_v227_6bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_7_10' to 'Bert_layer_v227_7bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_7_11' to 'Bert_layer_v227_7bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_8_10' to 'Bert_layer_v227_8bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_8_11' to 'Bert_layer_v227_8bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_9_10' to 'Bert_layer_v227_9bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_9_11' to 'Bert_layer_v227_9bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_10_0' to 'Bert_layer_v227_1bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_10_1' to 'Bert_layer_v227_1bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_10_2' to 'Bert_layer_v227_1bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_10_3' to 'Bert_layer_v227_1bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_10_4' to 'Bert_layer_v227_1brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_10_5' to 'Bert_layer_v227_1bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_10_6' to 'Bert_layer_v227_1btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_10_7' to 'Bert_layer_v227_1bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_10_8' to 'Bert_layer_v227_1bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_10_9' to 'Bert_layer_v227_1bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_10_10' to 'Bert_layer_v227_1bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_10_11' to 'Bert_layer_v227_1byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_11_0' to 'Bert_layer_v227_1bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_11_1' to 'Bert_layer_v227_1bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_11_2' to 'Bert_layer_v227_1bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_11_3' to 'Bert_layer_v227_1bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_11_4' to 'Bert_layer_v227_1bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_11_5' to 'Bert_layer_v227_1bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_11_6' to 'Bert_layer_v227_1bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_11_7' to 'Bert_layer_v227_1bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_11_8' to 'Bert_layer_v227_1bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_11_9' to 'Bert_layer_v227_1bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_11_10' to 'Bert_layer_v227_1bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v227_11_11' to 'Bert_layer_v227_1bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_0_10' to 'Bert_layer_v228_0bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_0_11' to 'Bert_layer_v228_0bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_1_10' to 'Bert_layer_v228_1bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_1_11' to 'Bert_layer_v228_1bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_2_10' to 'Bert_layer_v228_2bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_2_11' to 'Bert_layer_v228_2bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_3_10' to 'Bert_layer_v228_3bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_3_11' to 'Bert_layer_v228_3bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_4_10' to 'Bert_layer_v228_4bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_4_11' to 'Bert_layer_v228_4bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_5_10' to 'Bert_layer_v228_5bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_5_11' to 'Bert_layer_v228_5bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_6_10' to 'Bert_layer_v228_6bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_6_11' to 'Bert_layer_v228_6bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_7_10' to 'Bert_layer_v228_7bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_7_11' to 'Bert_layer_v228_7b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_8_10' to 'Bert_layer_v228_8b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_8_11' to 'Bert_layer_v228_8b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_9_10' to 'Bert_layer_v228_9b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_9_11' to 'Bert_layer_v228_9b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_10_0' to 'Bert_layer_v228_1b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_10_1' to 'Bert_layer_v228_1b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_10_2' to 'Bert_layer_v228_1b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_10_3' to 'Bert_layer_v228_1b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_10_4' to 'Bert_layer_v228_1b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_10_5' to 'Bert_layer_v228_1cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_10_6' to 'Bert_layer_v228_1cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_10_7' to 'Bert_layer_v228_1ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_10_8' to 'Bert_layer_v228_1cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_10_9' to 'Bert_layer_v228_1ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_10_10' to 'Bert_layer_v228_1cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_10_11' to 'Bert_layer_v228_1cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_11_0' to 'Bert_layer_v228_1chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_11_1' to 'Bert_layer_v228_1civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_11_2' to 'Bert_layer_v228_1cjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_11_3' to 'Bert_layer_v228_1ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_11_4' to 'Bert_layer_v228_1clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_11_5' to 'Bert_layer_v228_1cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_11_6' to 'Bert_layer_v228_1cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_11_7' to 'Bert_layer_v228_1cow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_11_8' to 'Bert_layer_v228_1cpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_11_9' to 'Bert_layer_v228_1cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_11_10' to 'Bert_layer_v228_1crw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v228_11_11' to 'Bert_layer_v228_1csw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_0_10' to 'Bert_layer_v229_0ctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_0_11' to 'Bert_layer_v229_0cux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_1_10' to 'Bert_layer_v229_1cvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_1_11' to 'Bert_layer_v229_1cwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_2_10' to 'Bert_layer_v229_2cxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_2_11' to 'Bert_layer_v229_2cyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_3_10' to 'Bert_layer_v229_3czy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_3_11' to 'Bert_layer_v229_3cAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_4_10' to 'Bert_layer_v229_4cBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_4_11' to 'Bert_layer_v229_4cCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_5_10' to 'Bert_layer_v229_5cDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_5_11' to 'Bert_layer_v229_5cEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_6_10' to 'Bert_layer_v229_6cFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_6_11' to 'Bert_layer_v229_6cGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_7_10' to 'Bert_layer_v229_7cHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_7_11' to 'Bert_layer_v229_7cIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_8_10' to 'Bert_layer_v229_8cJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_8_11' to 'Bert_layer_v229_8cKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_9_10' to 'Bert_layer_v229_9cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_9_11' to 'Bert_layer_v229_9cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_10_0' to 'Bert_layer_v229_1cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_10_1' to 'Bert_layer_v229_1cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_10_2' to 'Bert_layer_v229_1cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_10_3' to 'Bert_layer_v229_1cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_10_4' to 'Bert_layer_v229_1cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_10_5' to 'Bert_layer_v229_1cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_10_6' to 'Bert_layer_v229_1cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_10_7' to 'Bert_layer_v229_1cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_10_8' to 'Bert_layer_v229_1cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_10_9' to 'Bert_layer_v229_1cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_10_10' to 'Bert_layer_v229_1cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_10_11' to 'Bert_layer_v229_1cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_11_0' to 'Bert_layer_v229_1cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_11_1' to 'Bert_layer_v229_1c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_11_2' to 'Bert_layer_v229_1c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_11_3' to 'Bert_layer_v229_1c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_11_4' to 'Bert_layer_v229_1c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_11_5' to 'Bert_layer_v229_1c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_11_6' to 'Bert_layer_v229_1c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_11_7' to 'Bert_layer_v229_1c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_11_8' to 'Bert_layer_v229_1c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_11_9' to 'Bert_layer_v229_1c8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_11_10' to 'Bert_layer_v229_1c9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v229_11_11' to 'Bert_layer_v229_1daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_0_10' to 'Bert_layer_v231_0dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_0_11' to 'Bert_layer_v231_0dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_1_10' to 'Bert_layer_v231_1ddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_1_11' to 'Bert_layer_v231_1deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_2_10' to 'Bert_layer_v231_2dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_2_11' to 'Bert_layer_v231_2dgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_3_10' to 'Bert_layer_v231_3dhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_3_11' to 'Bert_layer_v231_3diF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_4_10' to 'Bert_layer_v231_4djF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_4_11' to 'Bert_layer_v231_4dkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_5_10' to 'Bert_layer_v231_5dlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_5_11' to 'Bert_layer_v231_5dmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_6_10' to 'Bert_layer_v231_6dnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_6_11' to 'Bert_layer_v231_6doG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_7_10' to 'Bert_layer_v231_7dpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_7_11' to 'Bert_layer_v231_7dqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_8_10' to 'Bert_layer_v231_8drG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_8_11' to 'Bert_layer_v231_8dsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_9_10' to 'Bert_layer_v231_9dtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_9_11' to 'Bert_layer_v231_9duH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_10_0' to 'Bert_layer_v231_1dvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_10_1' to 'Bert_layer_v231_1dwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_10_2' to 'Bert_layer_v231_1dxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_10_3' to 'Bert_layer_v231_1dyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_10_4' to 'Bert_layer_v231_1dzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_10_5' to 'Bert_layer_v231_1dAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_10_6' to 'Bert_layer_v231_1dBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_10_7' to 'Bert_layer_v231_1dCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_10_8' to 'Bert_layer_v231_1dDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_10_9' to 'Bert_layer_v231_1dEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_10_10' to 'Bert_layer_v231_1dFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_10_11' to 'Bert_layer_v231_1dGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_11_0' to 'Bert_layer_v231_1dHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_11_1' to 'Bert_layer_v231_1dIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_11_2' to 'Bert_layer_v231_1dJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_11_3' to 'Bert_layer_v231_1dKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_11_4' to 'Bert_layer_v231_1dLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_11_5' to 'Bert_layer_v231_1dMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_11_6' to 'Bert_layer_v231_1dNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_11_7' to 'Bert_layer_v231_1dOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_11_8' to 'Bert_layer_v231_1dPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_11_9' to 'Bert_layer_v231_1dQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_11_10' to 'Bert_layer_v231_1dRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v231_11_11' to 'Bert_layer_v231_1dSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_0_10' to 'Bert_layer_v234_0dTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_0_11' to 'Bert_layer_v234_0dUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_1_10' to 'Bert_layer_v234_1dVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_1_11' to 'Bert_layer_v234_1dWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_2_10' to 'Bert_layer_v234_2dXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_2_11' to 'Bert_layer_v234_2dYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_3_10' to 'Bert_layer_v234_3dZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_3_11' to 'Bert_layer_v234_3d0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_4_10' to 'Bert_layer_v234_4d1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_4_11' to 'Bert_layer_v234_4d2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_5_10' to 'Bert_layer_v234_5d3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_5_11' to 'Bert_layer_v234_5d4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_6_10' to 'Bert_layer_v234_6d5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_6_11' to 'Bert_layer_v234_6d6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_7_10' to 'Bert_layer_v234_7d7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_7_11' to 'Bert_layer_v234_7d8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_8_10' to 'Bert_layer_v234_8d9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_8_11' to 'Bert_layer_v234_8eaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_9_10' to 'Bert_layer_v234_9ebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_9_11' to 'Bert_layer_v234_9ecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_10_0' to 'Bert_layer_v234_1edO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_10_1' to 'Bert_layer_v234_1eeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_10_2' to 'Bert_layer_v234_1efO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_10_3' to 'Bert_layer_v234_1egO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_10_4' to 'Bert_layer_v234_1ehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_10_5' to 'Bert_layer_v234_1eiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_10_6' to 'Bert_layer_v234_1ejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_10_7' to 'Bert_layer_v234_1ekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_10_8' to 'Bert_layer_v234_1elP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_10_9' to 'Bert_layer_v234_1emP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_10_10' to 'Bert_layer_v234_1enQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_10_11' to 'Bert_layer_v234_1eoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_11_0' to 'Bert_layer_v234_1epQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_11_1' to 'Bert_layer_v234_1eqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_11_2' to 'Bert_layer_v234_1erQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_11_3' to 'Bert_layer_v234_1esQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_11_4' to 'Bert_layer_v234_1etR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_11_5' to 'Bert_layer_v234_1euR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_11_6' to 'Bert_layer_v234_1evR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_11_7' to 'Bert_layer_v234_1ewR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_11_8' to 'Bert_layer_v234_1exR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_11_9' to 'Bert_layer_v234_1eyR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_11_10' to 'Bert_layer_v234_1ezS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v234_11_11' to 'Bert_layer_v234_1eAS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_0_10' to 'Bert_layer_v236_0eBS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_0_11' to 'Bert_layer_v236_0eCS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_1_10' to 'Bert_layer_v236_1eDS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_1_11' to 'Bert_layer_v236_1eES' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_2_10' to 'Bert_layer_v236_2eFT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_2_11' to 'Bert_layer_v236_2eGT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_3_10' to 'Bert_layer_v236_3eHT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_3_11' to 'Bert_layer_v236_3eIT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_4_10' to 'Bert_layer_v236_4eJT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_4_11' to 'Bert_layer_v236_4eKT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_5_10' to 'Bert_layer_v236_5eLT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_5_11' to 'Bert_layer_v236_5eMU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_6_10' to 'Bert_layer_v236_6eNU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_6_11' to 'Bert_layer_v236_6eOU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_7_10' to 'Bert_layer_v236_7ePU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_7_11' to 'Bert_layer_v236_7eQU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_8_10' to 'Bert_layer_v236_8eRU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_8_11' to 'Bert_layer_v236_8eSV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_9_10' to 'Bert_layer_v236_9eTV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_9_11' to 'Bert_layer_v236_9eUV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_10_0' to 'Bert_layer_v236_1eVV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_10_1' to 'Bert_layer_v236_1eWV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_10_2' to 'Bert_layer_v236_1eXV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_10_3' to 'Bert_layer_v236_1eYW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_10_4' to 'Bert_layer_v236_1eZW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_10_5' to 'Bert_layer_v236_1e0W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_10_6' to 'Bert_layer_v236_1e1W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_10_7' to 'Bert_layer_v236_1e2W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_10_8' to 'Bert_layer_v236_1e3W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_10_9' to 'Bert_layer_v236_1e4X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_10_10' to 'Bert_layer_v236_1e5X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_10_11' to 'Bert_layer_v236_1e6X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_11_0' to 'Bert_layer_v236_1e7X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_11_1' to 'Bert_layer_v236_1e8X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_11_2' to 'Bert_layer_v236_1e9X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_11_3' to 'Bert_layer_v236_1faY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_11_4' to 'Bert_layer_v236_1fbY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_11_5' to 'Bert_layer_v236_1fcY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_11_6' to 'Bert_layer_v236_1fdY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_11_7' to 'Bert_layer_v236_1feY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_11_8' to 'Bert_layer_v236_1ffY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_11_9' to 'Bert_layer_v236_1fgY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_11_10' to 'Bert_layer_v236_1fhZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v236_11_11' to 'Bert_layer_v236_1fiZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mux_124_32_1_1' to 'Bert_layer_mux_12fjZ' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer' is 6391, found 3 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state2), (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mueOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_12fjZ': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_14jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_1ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
INFO: [HLS 200-111]  Elapsed time: 24.57 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.15 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_urem_1dEe_div'
INFO: [RTMG 210-278] Implementing memory 'Softmax_layer_inpfYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_urem_1ibs_div'
INFO: [RTMG 210-278] Implementing memory 'Self_attention_Q_h_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Self_attention_v84_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Self_attention_v85_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Self_attention_v86_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_urem_1pcA_div'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_54DeQ_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_71Ee0_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_73Ffa_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_83Gfk_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_92Hfu_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_87IfE_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_82JfO_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_77KfY_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_80Lf8_MulnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_54Mgi_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_55Ngs_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_72OgC_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_43PgM_MulnS_12'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_49QgW_MulnS_13'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_50Rg6_MulnS_14'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubltde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubludo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublCeG_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_72WhU_MulnS_15'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_36Xh4_MulnS_16'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_44Yie_MulnS_17'
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_urem_12iS_div'
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v227_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v230_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v232_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v234_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v235_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:27 ; elapsed = 00:11:29 . Memory (MB): peak = 2173.723 ; gain = 1643.227 ; free physical = 299422 ; free virtual = 308695
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
INFO: [HLS 200-112] Total elapsed time: 689.18 seconds; peak allocated memory: 1.130 GB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Aug 30 08:31:08 2023...
