
20-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000042e8  00400000  00400000  00008000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004042e8  004042e8  0000c2e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20000000  004042f0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000100  2000086c  00404b5c  0001086c  2**2
                  ALLOC
  4 .stack        00003004  2000096c  00404c5c  0001086c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0001086c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010896  2**0
                  CONTENTS, READONLY
  7 .debug_info   000097da  00000000  00000000  000108f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001a25  00000000  00000000  0001a0cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003b9c  00000000  00000000  0001baf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000890  00000000  00000000  0001f68c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000007d8  00000000  00000000  0001ff1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00004f64  00000000  00000000  000206f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009343  00000000  00000000  00025658  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00052551  00000000  00000000  0002e99b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001f54  00000000  00000000  00080eec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003970 	.word	0x20003970
  400004:	004007ed 	.word	0x004007ed
  400008:	004007e9 	.word	0x004007e9
  40000c:	004007e9 	.word	0x004007e9
  400010:	004007e9 	.word	0x004007e9
  400014:	004007e9 	.word	0x004007e9
  400018:	004007e9 	.word	0x004007e9
	...
  40002c:	004007e9 	.word	0x004007e9
  400030:	004007e9 	.word	0x004007e9
  400034:	00000000 	.word	0x00000000
  400038:	004007e9 	.word	0x004007e9
  40003c:	004007e9 	.word	0x004007e9
  400040:	004007e9 	.word	0x004007e9
  400044:	004007e9 	.word	0x004007e9
  400048:	004007e9 	.word	0x004007e9
  40004c:	004007e9 	.word	0x004007e9
  400050:	004007e9 	.word	0x004007e9
  400054:	004007e9 	.word	0x004007e9
  400058:	004007e9 	.word	0x004007e9
  40005c:	004007e9 	.word	0x004007e9
  400060:	004007e9 	.word	0x004007e9
  400064:	004007e9 	.word	0x004007e9
  400068:	00000000 	.word	0x00000000
  40006c:	004005e5 	.word	0x004005e5
  400070:	004005f9 	.word	0x004005f9
  400074:	0040060d 	.word	0x0040060d
  400078:	004007e9 	.word	0x004007e9
  40007c:	004007e9 	.word	0x004007e9
	...
  400088:	004007e9 	.word	0x004007e9
  40008c:	004007e9 	.word	0x004007e9
  400090:	004007e9 	.word	0x004007e9
  400094:	004007e9 	.word	0x004007e9
  400098:	004007e9 	.word	0x004007e9
  40009c:	004007e9 	.word	0x004007e9
  4000a0:	004007e9 	.word	0x004007e9
  4000a4:	004007e9 	.word	0x004007e9
  4000a8:	004007e9 	.word	0x004007e9
  4000ac:	004007e9 	.word	0x004007e9
  4000b0:	004007e9 	.word	0x004007e9
  4000b4:	004007e9 	.word	0x004007e9
  4000b8:	004007e9 	.word	0x004007e9
  4000bc:	004007e9 	.word	0x004007e9
  4000c0:	004007e9 	.word	0x004007e9
  4000c4:	004007e9 	.word	0x004007e9
  4000c8:	004007e9 	.word	0x004007e9

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000086c 	.word	0x2000086c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004042f0 	.word	0x004042f0

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004042f0 	.word	0x004042f0
  40011c:	20000870 	.word	0x20000870
  400120:	004042f0 	.word	0x004042f0
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	004009b1 	.word	0x004009b1
  40016c:	00400689 	.word	0x00400689
  400170:	004006dd 	.word	0x004006dd
  400174:	004006ed 	.word	0x004006ed
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	004006fd 	.word	0x004006fd
  400184:	00400621 	.word	0x00400621
  400188:	0040089d 	.word	0x0040089d

0040018c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40018c:	b9a8      	cbnz	r0, 4001ba <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40018e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400192:	460c      	mov	r4, r1
  400194:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400196:	2a00      	cmp	r2, #0
  400198:	dd0a      	ble.n	4001b0 <_read+0x24>
  40019a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40019c:	4e08      	ldr	r6, [pc, #32]	; (4001c0 <_read+0x34>)
  40019e:	4d09      	ldr	r5, [pc, #36]	; (4001c4 <_read+0x38>)
  4001a0:	6830      	ldr	r0, [r6, #0]
  4001a2:	4621      	mov	r1, r4
  4001a4:	682b      	ldr	r3, [r5, #0]
  4001a6:	4798      	blx	r3
		ptr++;
  4001a8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001aa:	42bc      	cmp	r4, r7
  4001ac:	d1f8      	bne.n	4001a0 <_read+0x14>
  4001ae:	e001      	b.n	4001b4 <_read+0x28>
  4001b0:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001b4:	4640      	mov	r0, r8
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001ba:	f04f 30ff 	mov.w	r0, #4294967295
  4001be:	4770      	bx	lr
  4001c0:	20000940 	.word	0x20000940
  4001c4:	20000938 	.word	0x20000938

004001c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001c8:	3801      	subs	r0, #1
  4001ca:	2802      	cmp	r0, #2
  4001cc:	d818      	bhi.n	400200 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001d2:	460e      	mov	r6, r1
  4001d4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	b182      	cbz	r2, 4001fa <_write+0x32>
  4001d8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400214 <_write+0x4c>
  4001de:	4f0c      	ldr	r7, [pc, #48]	; (400210 <_write+0x48>)
  4001e0:	f8d8 0000 	ldr.w	r0, [r8]
  4001e4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001e8:	683b      	ldr	r3, [r7, #0]
  4001ea:	4798      	blx	r3
  4001ec:	2800      	cmp	r0, #0
  4001ee:	db0a      	blt.n	400206 <_write+0x3e>
  4001f0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001f2:	3c01      	subs	r4, #1
  4001f4:	d1f4      	bne.n	4001e0 <_write+0x18>
  4001f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001fa:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4001fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400200:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400204:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400206:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40020a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40020e:	bf00      	nop
  400210:	2000093c 	.word	0x2000093c
  400214:	20000940 	.word	0x20000940

00400218 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400218:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40021a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40021e:	4b10      	ldr	r3, [pc, #64]	; (400260 <board_init+0x48>)
  400220:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400222:	200b      	movs	r0, #11
  400224:	4c0f      	ldr	r4, [pc, #60]	; (400264 <board_init+0x4c>)
  400226:	47a0      	blx	r4
  400228:	200c      	movs	r0, #12
  40022a:	47a0      	blx	r4
  40022c:	200d      	movs	r0, #13
  40022e:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400230:	2013      	movs	r0, #19
  400232:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400236:	4c0c      	ldr	r4, [pc, #48]	; (400268 <board_init+0x50>)
  400238:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40023a:	2014      	movs	r0, #20
  40023c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400240:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400242:	2023      	movs	r0, #35	; 0x23
  400244:	4909      	ldr	r1, [pc, #36]	; (40026c <board_init+0x54>)
  400246:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400248:	204c      	movs	r0, #76	; 0x4c
  40024a:	4909      	ldr	r1, [pc, #36]	; (400270 <board_init+0x58>)
  40024c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40024e:	4809      	ldr	r0, [pc, #36]	; (400274 <board_init+0x5c>)
  400250:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400254:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400258:	4b07      	ldr	r3, [pc, #28]	; (400278 <board_init+0x60>)
  40025a:	4798      	blx	r3
  40025c:	bd10      	pop	{r4, pc}
  40025e:	bf00      	nop
  400260:	400e1450 	.word	0x400e1450
  400264:	0040070d 	.word	0x0040070d
  400268:	0040037d 	.word	0x0040037d
  40026c:	28000079 	.word	0x28000079
  400270:	28000059 	.word	0x28000059
  400274:	400e0e00 	.word	0x400e0e00
  400278:	004004a1 	.word	0x004004a1

0040027c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40027c:	6301      	str	r1, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr

00400280 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400280:	6341      	str	r1, [r0, #52]	; 0x34
  400282:	4770      	bx	lr

00400284 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400284:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400286:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40028a:	d02f      	beq.n	4002ec <pio_set_peripheral+0x68>
  40028c:	d807      	bhi.n	40029e <pio_set_peripheral+0x1a>
  40028e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400292:	d014      	beq.n	4002be <pio_set_peripheral+0x3a>
  400294:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400298:	d01e      	beq.n	4002d8 <pio_set_peripheral+0x54>
  40029a:	b939      	cbnz	r1, 4002ac <pio_set_peripheral+0x28>
  40029c:	4770      	bx	lr
  40029e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4002a2:	d037      	beq.n	400314 <pio_set_peripheral+0x90>
  4002a4:	d804      	bhi.n	4002b0 <pio_set_peripheral+0x2c>
  4002a6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4002aa:	d029      	beq.n	400300 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4002ac:	6042      	str	r2, [r0, #4]
  4002ae:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4002b0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4002b4:	d02e      	beq.n	400314 <pio_set_peripheral+0x90>
  4002b6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4002ba:	d02b      	beq.n	400314 <pio_set_peripheral+0x90>
  4002bc:	e7f6      	b.n	4002ac <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4002be:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002c0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002c2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4002c4:	43d3      	mvns	r3, r2
  4002c6:	4021      	ands	r1, r4
  4002c8:	4019      	ands	r1, r3
  4002ca:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002cc:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002ce:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4002d0:	4021      	ands	r1, r4
  4002d2:	400b      	ands	r3, r1
  4002d4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002d6:	e01a      	b.n	40030e <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002d8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002da:	4313      	orrs	r3, r2
  4002dc:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002de:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002e0:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4002e2:	400b      	ands	r3, r1
  4002e4:	ea23 0302 	bic.w	r3, r3, r2
  4002e8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002ea:	e7df      	b.n	4002ac <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002ec:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002ee:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4002f0:	400b      	ands	r3, r1
  4002f2:	ea23 0302 	bic.w	r3, r3, r2
  4002f6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002f8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4002fa:	4313      	orrs	r3, r2
  4002fc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002fe:	e7d5      	b.n	4002ac <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400300:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400302:	4313      	orrs	r3, r2
  400304:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400306:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400308:	4313      	orrs	r3, r2
  40030a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40030c:	e7ce      	b.n	4002ac <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40030e:	6042      	str	r2, [r0, #4]
}
  400310:	f85d 4b04 	ldr.w	r4, [sp], #4
  400314:	4770      	bx	lr
  400316:	bf00      	nop

00400318 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400318:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40031a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40031e:	bf14      	ite	ne
  400320:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400322:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400324:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400328:	bf14      	ite	ne
  40032a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40032c:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40032e:	f012 0f02 	tst.w	r2, #2
  400332:	d002      	beq.n	40033a <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400334:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400338:	e004      	b.n	400344 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40033a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40033e:	bf18      	it	ne
  400340:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400344:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400346:	6001      	str	r1, [r0, #0]
  400348:	4770      	bx	lr
  40034a:	bf00      	nop

0040034c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40034c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40034e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400350:	9c01      	ldr	r4, [sp, #4]
  400352:	b10c      	cbz	r4, 400358 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400354:	6641      	str	r1, [r0, #100]	; 0x64
  400356:	e000      	b.n	40035a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400358:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40035a:	b10b      	cbz	r3, 400360 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  40035c:	6501      	str	r1, [r0, #80]	; 0x50
  40035e:	e000      	b.n	400362 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400360:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400362:	b10a      	cbz	r2, 400368 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400364:	6301      	str	r1, [r0, #48]	; 0x30
  400366:	e000      	b.n	40036a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400368:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40036a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40036c:	6001      	str	r1, [r0, #0]
}
  40036e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400372:	4770      	bx	lr

00400374 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400374:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400376:	4770      	bx	lr

00400378 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400378:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40037a:	4770      	bx	lr

0040037c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40037c:	b570      	push	{r4, r5, r6, lr}
  40037e:	b082      	sub	sp, #8
  400380:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400382:	0943      	lsrs	r3, r0, #5
  400384:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400388:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40038c:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40038e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400392:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400396:	d047      	beq.n	400428 <pio_configure_pin+0xac>
  400398:	d809      	bhi.n	4003ae <pio_configure_pin+0x32>
  40039a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40039e:	d021      	beq.n	4003e4 <pio_configure_pin+0x68>
  4003a0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4003a4:	d02f      	beq.n	400406 <pio_configure_pin+0x8a>
  4003a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4003aa:	d16f      	bne.n	40048c <pio_configure_pin+0x110>
  4003ac:	e009      	b.n	4003c2 <pio_configure_pin+0x46>
  4003ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4003b2:	d055      	beq.n	400460 <pio_configure_pin+0xe4>
  4003b4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4003b8:	d052      	beq.n	400460 <pio_configure_pin+0xe4>
  4003ba:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4003be:	d044      	beq.n	40044a <pio_configure_pin+0xce>
  4003c0:	e064      	b.n	40048c <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4003c2:	f000 001f 	and.w	r0, r0, #31
  4003c6:	2601      	movs	r6, #1
  4003c8:	4086      	lsls	r6, r0
  4003ca:	4620      	mov	r0, r4
  4003cc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003d0:	4632      	mov	r2, r6
  4003d2:	4b30      	ldr	r3, [pc, #192]	; (400494 <pio_configure_pin+0x118>)
  4003d4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4003d6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4003da:	bf14      	ite	ne
  4003dc:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4003de:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4003e0:	2001      	movs	r0, #1
  4003e2:	e054      	b.n	40048e <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4003e4:	f000 001f 	and.w	r0, r0, #31
  4003e8:	2601      	movs	r6, #1
  4003ea:	4086      	lsls	r6, r0
  4003ec:	4620      	mov	r0, r4
  4003ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4003f2:	4632      	mov	r2, r6
  4003f4:	4b27      	ldr	r3, [pc, #156]	; (400494 <pio_configure_pin+0x118>)
  4003f6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4003f8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4003fc:	bf14      	ite	ne
  4003fe:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400400:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400402:	2001      	movs	r0, #1
  400404:	e043      	b.n	40048e <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400406:	f000 001f 	and.w	r0, r0, #31
  40040a:	2601      	movs	r6, #1
  40040c:	4086      	lsls	r6, r0
  40040e:	4620      	mov	r0, r4
  400410:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400414:	4632      	mov	r2, r6
  400416:	4b1f      	ldr	r3, [pc, #124]	; (400494 <pio_configure_pin+0x118>)
  400418:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40041a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40041e:	bf14      	ite	ne
  400420:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400422:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400424:	2001      	movs	r0, #1
  400426:	e032      	b.n	40048e <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400428:	f000 001f 	and.w	r0, r0, #31
  40042c:	2601      	movs	r6, #1
  40042e:	4086      	lsls	r6, r0
  400430:	4620      	mov	r0, r4
  400432:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400436:	4632      	mov	r2, r6
  400438:	4b16      	ldr	r3, [pc, #88]	; (400494 <pio_configure_pin+0x118>)
  40043a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40043c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400440:	bf14      	ite	ne
  400442:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400444:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400446:	2001      	movs	r0, #1
  400448:	e021      	b.n	40048e <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40044a:	f000 031f 	and.w	r3, r0, #31
  40044e:	2601      	movs	r6, #1
  400450:	4620      	mov	r0, r4
  400452:	fa06 f103 	lsl.w	r1, r6, r3
  400456:	462a      	mov	r2, r5
  400458:	4b0f      	ldr	r3, [pc, #60]	; (400498 <pio_configure_pin+0x11c>)
  40045a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40045c:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40045e:	e016      	b.n	40048e <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400460:	f000 031f 	and.w	r3, r0, #31
  400464:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400466:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40046a:	ea05 0106 	and.w	r1, r5, r6
  40046e:	9100      	str	r1, [sp, #0]
  400470:	4620      	mov	r0, r4
  400472:	fa06 f103 	lsl.w	r1, r6, r3
  400476:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40047a:	bf14      	ite	ne
  40047c:	2200      	movne	r2, #0
  40047e:	2201      	moveq	r2, #1
  400480:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400484:	4c05      	ldr	r4, [pc, #20]	; (40049c <pio_configure_pin+0x120>)
  400486:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400488:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40048a:	e000      	b.n	40048e <pio_configure_pin+0x112>

	default:
		return 0;
  40048c:	2000      	movs	r0, #0
	}

	return 1;
}
  40048e:	b002      	add	sp, #8
  400490:	bd70      	pop	{r4, r5, r6, pc}
  400492:	bf00      	nop
  400494:	00400285 	.word	0x00400285
  400498:	00400319 	.word	0x00400319
  40049c:	0040034d 	.word	0x0040034d

004004a0 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4004a0:	b570      	push	{r4, r5, r6, lr}
  4004a2:	b082      	sub	sp, #8
  4004a4:	4606      	mov	r6, r0
  4004a6:	460d      	mov	r5, r1
  4004a8:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4004aa:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4004ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4004b2:	d038      	beq.n	400526 <pio_configure_pin_group+0x86>
  4004b4:	d809      	bhi.n	4004ca <pio_configure_pin_group+0x2a>
  4004b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4004ba:	d01c      	beq.n	4004f6 <pio_configure_pin_group+0x56>
  4004bc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4004c0:	d025      	beq.n	40050e <pio_configure_pin_group+0x6e>
  4004c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4004c6:	d150      	bne.n	40056a <pio_configure_pin_group+0xca>
  4004c8:	e009      	b.n	4004de <pio_configure_pin_group+0x3e>
  4004ca:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4004ce:	d03a      	beq.n	400546 <pio_configure_pin_group+0xa6>
  4004d0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4004d4:	d037      	beq.n	400546 <pio_configure_pin_group+0xa6>
  4004d6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4004da:	d030      	beq.n	40053e <pio_configure_pin_group+0x9e>
  4004dc:	e045      	b.n	40056a <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4004de:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004e2:	462a      	mov	r2, r5
  4004e4:	4b22      	ldr	r3, [pc, #136]	; (400570 <pio_configure_pin_group+0xd0>)
  4004e6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004e8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4004ec:	bf14      	ite	ne
  4004ee:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4004f0:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4004f2:	2001      	movs	r0, #1
  4004f4:	e03a      	b.n	40056c <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4004f6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004fa:	462a      	mov	r2, r5
  4004fc:	4b1c      	ldr	r3, [pc, #112]	; (400570 <pio_configure_pin_group+0xd0>)
  4004fe:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400500:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400504:	bf14      	ite	ne
  400506:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400508:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40050a:	2001      	movs	r0, #1
  40050c:	e02e      	b.n	40056c <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40050e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400512:	462a      	mov	r2, r5
  400514:	4b16      	ldr	r3, [pc, #88]	; (400570 <pio_configure_pin_group+0xd0>)
  400516:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400518:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40051c:	bf14      	ite	ne
  40051e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400520:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400522:	2001      	movs	r0, #1
  400524:	e022      	b.n	40056c <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400526:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40052a:	462a      	mov	r2, r5
  40052c:	4b10      	ldr	r3, [pc, #64]	; (400570 <pio_configure_pin_group+0xd0>)
  40052e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400530:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400534:	bf14      	ite	ne
  400536:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400538:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40053a:	2001      	movs	r0, #1
  40053c:	e016      	b.n	40056c <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40053e:	4b0d      	ldr	r3, [pc, #52]	; (400574 <pio_configure_pin_group+0xd4>)
  400540:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400542:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400544:	e012      	b.n	40056c <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400546:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40054a:	f004 0301 	and.w	r3, r4, #1
  40054e:	9300      	str	r3, [sp, #0]
  400550:	4630      	mov	r0, r6
  400552:	4629      	mov	r1, r5
  400554:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400558:	bf14      	ite	ne
  40055a:	2200      	movne	r2, #0
  40055c:	2201      	moveq	r2, #1
  40055e:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400562:	4c05      	ldr	r4, [pc, #20]	; (400578 <pio_configure_pin_group+0xd8>)
  400564:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400566:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400568:	e000      	b.n	40056c <pio_configure_pin_group+0xcc>

	default:
		return 0;
  40056a:	2000      	movs	r0, #0
	}

	return 1;
}
  40056c:	b002      	add	sp, #8
  40056e:	bd70      	pop	{r4, r5, r6, pc}
  400570:	00400285 	.word	0x00400285
  400574:	00400319 	.word	0x00400319
  400578:	0040034d 	.word	0x0040034d

0040057c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40057c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400580:	4681      	mov	r9, r0
  400582:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400584:	4b12      	ldr	r3, [pc, #72]	; (4005d0 <pio_handler_process+0x54>)
  400586:	4798      	blx	r3
  400588:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40058a:	4648      	mov	r0, r9
  40058c:	4b11      	ldr	r3, [pc, #68]	; (4005d4 <pio_handler_process+0x58>)
  40058e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400590:	4005      	ands	r5, r0
  400592:	d013      	beq.n	4005bc <pio_handler_process+0x40>
  400594:	4c10      	ldr	r4, [pc, #64]	; (4005d8 <pio_handler_process+0x5c>)
  400596:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40059a:	6823      	ldr	r3, [r4, #0]
  40059c:	4543      	cmp	r3, r8
  40059e:	d108      	bne.n	4005b2 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4005a0:	6861      	ldr	r1, [r4, #4]
  4005a2:	4229      	tst	r1, r5
  4005a4:	d005      	beq.n	4005b2 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4005a6:	68e3      	ldr	r3, [r4, #12]
  4005a8:	4640      	mov	r0, r8
  4005aa:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4005ac:	6863      	ldr	r3, [r4, #4]
  4005ae:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4005b2:	42b4      	cmp	r4, r6
  4005b4:	d002      	beq.n	4005bc <pio_handler_process+0x40>
  4005b6:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4005b8:	2d00      	cmp	r5, #0
  4005ba:	d1ee      	bne.n	40059a <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4005bc:	4b07      	ldr	r3, [pc, #28]	; (4005dc <pio_handler_process+0x60>)
  4005be:	681b      	ldr	r3, [r3, #0]
  4005c0:	b123      	cbz	r3, 4005cc <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4005c2:	4b07      	ldr	r3, [pc, #28]	; (4005e0 <pio_handler_process+0x64>)
  4005c4:	681b      	ldr	r3, [r3, #0]
  4005c6:	b10b      	cbz	r3, 4005cc <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4005c8:	4648      	mov	r0, r9
  4005ca:	4798      	blx	r3
  4005cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005d0:	00400375 	.word	0x00400375
  4005d4:	00400379 	.word	0x00400379
  4005d8:	2000088c 	.word	0x2000088c
  4005dc:	20000944 	.word	0x20000944
  4005e0:	20000888 	.word	0x20000888

004005e4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4005e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4005e6:	4802      	ldr	r0, [pc, #8]	; (4005f0 <PIOA_Handler+0xc>)
  4005e8:	210b      	movs	r1, #11
  4005ea:	4b02      	ldr	r3, [pc, #8]	; (4005f4 <PIOA_Handler+0x10>)
  4005ec:	4798      	blx	r3
  4005ee:	bd08      	pop	{r3, pc}
  4005f0:	400e0e00 	.word	0x400e0e00
  4005f4:	0040057d 	.word	0x0040057d

004005f8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4005f8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4005fa:	4802      	ldr	r0, [pc, #8]	; (400604 <PIOB_Handler+0xc>)
  4005fc:	210c      	movs	r1, #12
  4005fe:	4b02      	ldr	r3, [pc, #8]	; (400608 <PIOB_Handler+0x10>)
  400600:	4798      	blx	r3
  400602:	bd08      	pop	{r3, pc}
  400604:	400e1000 	.word	0x400e1000
  400608:	0040057d 	.word	0x0040057d

0040060c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40060c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40060e:	4802      	ldr	r0, [pc, #8]	; (400618 <PIOC_Handler+0xc>)
  400610:	210d      	movs	r1, #13
  400612:	4b02      	ldr	r3, [pc, #8]	; (40061c <PIOC_Handler+0x10>)
  400614:	4798      	blx	r3
  400616:	bd08      	pop	{r3, pc}
  400618:	400e1200 	.word	0x400e1200
  40061c:	0040057d 	.word	0x0040057d

00400620 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400620:	4a18      	ldr	r2, [pc, #96]	; (400684 <pmc_switch_mck_to_pllack+0x64>)
  400622:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400624:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400628:	4318      	orrs	r0, r3
  40062a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40062c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40062e:	f013 0f08 	tst.w	r3, #8
  400632:	d003      	beq.n	40063c <pmc_switch_mck_to_pllack+0x1c>
  400634:	e009      	b.n	40064a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400636:	3b01      	subs	r3, #1
  400638:	d103      	bne.n	400642 <pmc_switch_mck_to_pllack+0x22>
  40063a:	e01e      	b.n	40067a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40063c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400640:	4910      	ldr	r1, [pc, #64]	; (400684 <pmc_switch_mck_to_pllack+0x64>)
  400642:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400644:	f012 0f08 	tst.w	r2, #8
  400648:	d0f5      	beq.n	400636 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40064a:	4a0e      	ldr	r2, [pc, #56]	; (400684 <pmc_switch_mck_to_pllack+0x64>)
  40064c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40064e:	f023 0303 	bic.w	r3, r3, #3
  400652:	f043 0302 	orr.w	r3, r3, #2
  400656:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400658:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40065a:	f010 0008 	ands.w	r0, r0, #8
  40065e:	d004      	beq.n	40066a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400660:	2000      	movs	r0, #0
  400662:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400664:	3b01      	subs	r3, #1
  400666:	d103      	bne.n	400670 <pmc_switch_mck_to_pllack+0x50>
  400668:	e009      	b.n	40067e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40066a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40066e:	4905      	ldr	r1, [pc, #20]	; (400684 <pmc_switch_mck_to_pllack+0x64>)
  400670:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400672:	f012 0f08 	tst.w	r2, #8
  400676:	d0f5      	beq.n	400664 <pmc_switch_mck_to_pllack+0x44>
  400678:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40067a:	2001      	movs	r0, #1
  40067c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40067e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400680:	4770      	bx	lr
  400682:	bf00      	nop
  400684:	400e0400 	.word	0x400e0400

00400688 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400688:	b138      	cbz	r0, 40069a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40068a:	4911      	ldr	r1, [pc, #68]	; (4006d0 <pmc_switch_mainck_to_xtal+0x48>)
  40068c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40068e:	4a11      	ldr	r2, [pc, #68]	; (4006d4 <pmc_switch_mainck_to_xtal+0x4c>)
  400690:	401a      	ands	r2, r3
  400692:	4b11      	ldr	r3, [pc, #68]	; (4006d8 <pmc_switch_mainck_to_xtal+0x50>)
  400694:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400696:	620b      	str	r3, [r1, #32]
  400698:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40069a:	4a0d      	ldr	r2, [pc, #52]	; (4006d0 <pmc_switch_mainck_to_xtal+0x48>)
  40069c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40069e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4006a2:	f023 0303 	bic.w	r3, r3, #3
  4006a6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4006aa:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4006ae:	0209      	lsls	r1, r1, #8
  4006b0:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4006b2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006b4:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4006b6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006b8:	f013 0f01 	tst.w	r3, #1
  4006bc:	d0fb      	beq.n	4006b6 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4006be:	4a04      	ldr	r2, [pc, #16]	; (4006d0 <pmc_switch_mainck_to_xtal+0x48>)
  4006c0:	6a13      	ldr	r3, [r2, #32]
  4006c2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4006c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4006ca:	6213      	str	r3, [r2, #32]
  4006cc:	4770      	bx	lr
  4006ce:	bf00      	nop
  4006d0:	400e0400 	.word	0x400e0400
  4006d4:	fec8fffc 	.word	0xfec8fffc
  4006d8:	01370002 	.word	0x01370002

004006dc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4006dc:	4b02      	ldr	r3, [pc, #8]	; (4006e8 <pmc_osc_is_ready_mainck+0xc>)
  4006de:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006e0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4006e4:	4770      	bx	lr
  4006e6:	bf00      	nop
  4006e8:	400e0400 	.word	0x400e0400

004006ec <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4006ec:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4006f0:	4b01      	ldr	r3, [pc, #4]	; (4006f8 <pmc_disable_pllack+0xc>)
  4006f2:	629a      	str	r2, [r3, #40]	; 0x28
  4006f4:	4770      	bx	lr
  4006f6:	bf00      	nop
  4006f8:	400e0400 	.word	0x400e0400

004006fc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4006fc:	4b02      	ldr	r3, [pc, #8]	; (400708 <pmc_is_locked_pllack+0xc>)
  4006fe:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400700:	f000 0002 	and.w	r0, r0, #2
  400704:	4770      	bx	lr
  400706:	bf00      	nop
  400708:	400e0400 	.word	0x400e0400

0040070c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40070c:	2822      	cmp	r0, #34	; 0x22
  40070e:	d81e      	bhi.n	40074e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400710:	281f      	cmp	r0, #31
  400712:	d80c      	bhi.n	40072e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400714:	4b11      	ldr	r3, [pc, #68]	; (40075c <pmc_enable_periph_clk+0x50>)
  400716:	699a      	ldr	r2, [r3, #24]
  400718:	2301      	movs	r3, #1
  40071a:	4083      	lsls	r3, r0
  40071c:	401a      	ands	r2, r3
  40071e:	4293      	cmp	r3, r2
  400720:	d017      	beq.n	400752 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400722:	2301      	movs	r3, #1
  400724:	4083      	lsls	r3, r0
  400726:	4a0d      	ldr	r2, [pc, #52]	; (40075c <pmc_enable_periph_clk+0x50>)
  400728:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40072a:	2000      	movs	r0, #0
  40072c:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40072e:	4b0b      	ldr	r3, [pc, #44]	; (40075c <pmc_enable_periph_clk+0x50>)
  400730:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400734:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400736:	2301      	movs	r3, #1
  400738:	4083      	lsls	r3, r0
  40073a:	401a      	ands	r2, r3
  40073c:	4293      	cmp	r3, r2
  40073e:	d00a      	beq.n	400756 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400740:	2301      	movs	r3, #1
  400742:	4083      	lsls	r3, r0
  400744:	4a05      	ldr	r2, [pc, #20]	; (40075c <pmc_enable_periph_clk+0x50>)
  400746:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40074a:	2000      	movs	r0, #0
  40074c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40074e:	2001      	movs	r0, #1
  400750:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400752:	2000      	movs	r0, #0
  400754:	4770      	bx	lr
  400756:	2000      	movs	r0, #0
}
  400758:	4770      	bx	lr
  40075a:	bf00      	nop
  40075c:	400e0400 	.word	0x400e0400

00400760 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400760:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400762:	23ac      	movs	r3, #172	; 0xac
  400764:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400766:	680b      	ldr	r3, [r1, #0]
  400768:	684a      	ldr	r2, [r1, #4]
  40076a:	fbb3 f3f2 	udiv	r3, r3, r2
  40076e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400770:	1e5c      	subs	r4, r3, #1
  400772:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400776:	4294      	cmp	r4, r2
  400778:	d80a      	bhi.n	400790 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  40077a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40077c:	688b      	ldr	r3, [r1, #8]
  40077e:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400780:	f240 2302 	movw	r3, #514	; 0x202
  400784:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400788:	2350      	movs	r3, #80	; 0x50
  40078a:	6003      	str	r3, [r0, #0]

	return 0;
  40078c:	2000      	movs	r0, #0
  40078e:	e000      	b.n	400792 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400790:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400792:	f85d 4b04 	ldr.w	r4, [sp], #4
  400796:	4770      	bx	lr

00400798 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400798:	6943      	ldr	r3, [r0, #20]
  40079a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40079e:	bf1a      	itte	ne
  4007a0:	61c1      	strne	r1, [r0, #28]
	return 0;
  4007a2:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4007a4:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4007a6:	4770      	bx	lr

004007a8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4007a8:	6943      	ldr	r3, [r0, #20]
  4007aa:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4007ae:	bf1d      	ittte	ne
  4007b0:	6983      	ldrne	r3, [r0, #24]
  4007b2:	700b      	strbne	r3, [r1, #0]
	return 0;
  4007b4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4007b6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4007b8:	4770      	bx	lr
  4007ba:	bf00      	nop

004007bc <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4007bc:	6943      	ldr	r3, [r0, #20]
  4007be:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4007c2:	bf1d      	ittte	ne
  4007c4:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4007c8:	61c1      	strne	r1, [r0, #28]
	return 0;
  4007ca:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4007cc:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  4007ce:	4770      	bx	lr

004007d0 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4007d0:	6943      	ldr	r3, [r0, #20]
  4007d2:	f013 0f01 	tst.w	r3, #1
  4007d6:	d005      	beq.n	4007e4 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4007d8:	6983      	ldr	r3, [r0, #24]
  4007da:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4007de:	600b      	str	r3, [r1, #0]

	return 0;
  4007e0:	2000      	movs	r0, #0
  4007e2:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4007e4:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4007e6:	4770      	bx	lr

004007e8 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  4007e8:	e7fe      	b.n	4007e8 <Dummy_Handler>
  4007ea:	bf00      	nop

004007ec <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4007ec:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  4007ee:	4b20      	ldr	r3, [pc, #128]	; (400870 <Reset_Handler+0x84>)
  4007f0:	4a20      	ldr	r2, [pc, #128]	; (400874 <Reset_Handler+0x88>)
  4007f2:	429a      	cmp	r2, r3
  4007f4:	d913      	bls.n	40081e <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4007f6:	4b20      	ldr	r3, [pc, #128]	; (400878 <Reset_Handler+0x8c>)
  4007f8:	4a1d      	ldr	r2, [pc, #116]	; (400870 <Reset_Handler+0x84>)
  4007fa:	429a      	cmp	r2, r3
  4007fc:	d21f      	bcs.n	40083e <Reset_Handler+0x52>
  4007fe:	4611      	mov	r1, r2
  400800:	3204      	adds	r2, #4
  400802:	3303      	adds	r3, #3
  400804:	1a9b      	subs	r3, r3, r2
  400806:	f023 0303 	bic.w	r3, r3, #3
  40080a:	3304      	adds	r3, #4
  40080c:	4a19      	ldr	r2, [pc, #100]	; (400874 <Reset_Handler+0x88>)
  40080e:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  400810:	f852 0b04 	ldr.w	r0, [r2], #4
  400814:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400818:	429a      	cmp	r2, r3
  40081a:	d1f9      	bne.n	400810 <Reset_Handler+0x24>
  40081c:	e00f      	b.n	40083e <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  40081e:	4b14      	ldr	r3, [pc, #80]	; (400870 <Reset_Handler+0x84>)
  400820:	4a14      	ldr	r2, [pc, #80]	; (400874 <Reset_Handler+0x88>)
  400822:	429a      	cmp	r2, r3
  400824:	d20b      	bcs.n	40083e <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400826:	4b14      	ldr	r3, [pc, #80]	; (400878 <Reset_Handler+0x8c>)
  400828:	4a11      	ldr	r2, [pc, #68]	; (400870 <Reset_Handler+0x84>)
  40082a:	1a9a      	subs	r2, r3, r2
  40082c:	4813      	ldr	r0, [pc, #76]	; (40087c <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40082e:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400830:	b12a      	cbz	r2, 40083e <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  400832:	f851 2904 	ldr.w	r2, [r1], #-4
  400836:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40083a:	4281      	cmp	r1, r0
  40083c:	d1f9      	bne.n	400832 <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  40083e:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400840:	4b0f      	ldr	r3, [pc, #60]	; (400880 <Reset_Handler+0x94>)
  400842:	4a10      	ldr	r2, [pc, #64]	; (400884 <Reset_Handler+0x98>)
  400844:	429a      	cmp	r2, r3
  400846:	d20b      	bcs.n	400860 <Reset_Handler+0x74>
  400848:	1d13      	adds	r3, r2, #4
  40084a:	4a0f      	ldr	r2, [pc, #60]	; (400888 <Reset_Handler+0x9c>)
  40084c:	1ad2      	subs	r2, r2, r3
  40084e:	f022 0203 	bic.w	r2, r2, #3
  400852:	441a      	add	r2, r3
  400854:	3b04      	subs	r3, #4
		*pDest++ = 0;
  400856:	2100      	movs	r1, #0
  400858:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40085c:	4293      	cmp	r3, r2
  40085e:	d1fb      	bne.n	400858 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  400860:	4b0a      	ldr	r3, [pc, #40]	; (40088c <Reset_Handler+0xa0>)
  400862:	4a0b      	ldr	r2, [pc, #44]	; (400890 <Reset_Handler+0xa4>)
  400864:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  400866:	4b0b      	ldr	r3, [pc, #44]	; (400894 <Reset_Handler+0xa8>)
  400868:	4798      	blx	r3

	/* Branch to main function */
	main();
  40086a:	4b0b      	ldr	r3, [pc, #44]	; (400898 <Reset_Handler+0xac>)
  40086c:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  40086e:	e7fe      	b.n	40086e <Reset_Handler+0x82>
  400870:	20000000 	.word	0x20000000
  400874:	004042f0 	.word	0x004042f0
  400878:	2000086c 	.word	0x2000086c
  40087c:	004042ec 	.word	0x004042ec
  400880:	2000096c 	.word	0x2000096c
  400884:	2000086c 	.word	0x2000086c
  400888:	2000096f 	.word	0x2000096f
  40088c:	e000ed00 	.word	0xe000ed00
  400890:	00400000 	.word	0x00400000
  400894:	00400e55 	.word	0x00400e55
  400898:	00400d19 	.word	0x00400d19

0040089c <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  40089c:	4b3d      	ldr	r3, [pc, #244]	; (400994 <SystemCoreClockUpdate+0xf8>)
  40089e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008a0:	f003 0303 	and.w	r3, r3, #3
  4008a4:	2b03      	cmp	r3, #3
  4008a6:	d85d      	bhi.n	400964 <SystemCoreClockUpdate+0xc8>
  4008a8:	e8df f003 	tbb	[pc, r3]
  4008ac:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4008b0:	4b39      	ldr	r3, [pc, #228]	; (400998 <SystemCoreClockUpdate+0xfc>)
  4008b2:	695b      	ldr	r3, [r3, #20]
  4008b4:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4008b8:	bf14      	ite	ne
  4008ba:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4008be:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4008c2:	4b36      	ldr	r3, [pc, #216]	; (40099c <SystemCoreClockUpdate+0x100>)
  4008c4:	601a      	str	r2, [r3, #0]
  4008c6:	e04d      	b.n	400964 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4008c8:	4b32      	ldr	r3, [pc, #200]	; (400994 <SystemCoreClockUpdate+0xf8>)
  4008ca:	6a1b      	ldr	r3, [r3, #32]
  4008cc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4008d0:	d003      	beq.n	4008da <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4008d2:	4a33      	ldr	r2, [pc, #204]	; (4009a0 <SystemCoreClockUpdate+0x104>)
  4008d4:	4b31      	ldr	r3, [pc, #196]	; (40099c <SystemCoreClockUpdate+0x100>)
  4008d6:	601a      	str	r2, [r3, #0]
  4008d8:	e044      	b.n	400964 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4008da:	4a32      	ldr	r2, [pc, #200]	; (4009a4 <SystemCoreClockUpdate+0x108>)
  4008dc:	4b2f      	ldr	r3, [pc, #188]	; (40099c <SystemCoreClockUpdate+0x100>)
  4008de:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4008e0:	4b2c      	ldr	r3, [pc, #176]	; (400994 <SystemCoreClockUpdate+0xf8>)
  4008e2:	6a1b      	ldr	r3, [r3, #32]
  4008e4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008e8:	2b10      	cmp	r3, #16
  4008ea:	d002      	beq.n	4008f2 <SystemCoreClockUpdate+0x56>
  4008ec:	2b20      	cmp	r3, #32
  4008ee:	d004      	beq.n	4008fa <SystemCoreClockUpdate+0x5e>
  4008f0:	e038      	b.n	400964 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4008f2:	4a2d      	ldr	r2, [pc, #180]	; (4009a8 <SystemCoreClockUpdate+0x10c>)
  4008f4:	4b29      	ldr	r3, [pc, #164]	; (40099c <SystemCoreClockUpdate+0x100>)
  4008f6:	601a      	str	r2, [r3, #0]
			break;
  4008f8:	e034      	b.n	400964 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4008fa:	4a29      	ldr	r2, [pc, #164]	; (4009a0 <SystemCoreClockUpdate+0x104>)
  4008fc:	4b27      	ldr	r3, [pc, #156]	; (40099c <SystemCoreClockUpdate+0x100>)
  4008fe:	601a      	str	r2, [r3, #0]
			break;
  400900:	e030      	b.n	400964 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400902:	4b24      	ldr	r3, [pc, #144]	; (400994 <SystemCoreClockUpdate+0xf8>)
  400904:	6a1b      	ldr	r3, [r3, #32]
  400906:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40090a:	d003      	beq.n	400914 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40090c:	4a24      	ldr	r2, [pc, #144]	; (4009a0 <SystemCoreClockUpdate+0x104>)
  40090e:	4b23      	ldr	r3, [pc, #140]	; (40099c <SystemCoreClockUpdate+0x100>)
  400910:	601a      	str	r2, [r3, #0]
  400912:	e012      	b.n	40093a <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400914:	4a23      	ldr	r2, [pc, #140]	; (4009a4 <SystemCoreClockUpdate+0x108>)
  400916:	4b21      	ldr	r3, [pc, #132]	; (40099c <SystemCoreClockUpdate+0x100>)
  400918:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40091a:	4b1e      	ldr	r3, [pc, #120]	; (400994 <SystemCoreClockUpdate+0xf8>)
  40091c:	6a1b      	ldr	r3, [r3, #32]
  40091e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400922:	2b10      	cmp	r3, #16
  400924:	d002      	beq.n	40092c <SystemCoreClockUpdate+0x90>
  400926:	2b20      	cmp	r3, #32
  400928:	d004      	beq.n	400934 <SystemCoreClockUpdate+0x98>
  40092a:	e006      	b.n	40093a <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40092c:	4a1e      	ldr	r2, [pc, #120]	; (4009a8 <SystemCoreClockUpdate+0x10c>)
  40092e:	4b1b      	ldr	r3, [pc, #108]	; (40099c <SystemCoreClockUpdate+0x100>)
  400930:	601a      	str	r2, [r3, #0]
					break;
  400932:	e002      	b.n	40093a <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400934:	4a1a      	ldr	r2, [pc, #104]	; (4009a0 <SystemCoreClockUpdate+0x104>)
  400936:	4b19      	ldr	r3, [pc, #100]	; (40099c <SystemCoreClockUpdate+0x100>)
  400938:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40093a:	4b16      	ldr	r3, [pc, #88]	; (400994 <SystemCoreClockUpdate+0xf8>)
  40093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40093e:	f003 0303 	and.w	r3, r3, #3
  400942:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400944:	4a13      	ldr	r2, [pc, #76]	; (400994 <SystemCoreClockUpdate+0xf8>)
  400946:	bf07      	ittee	eq
  400948:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40094a:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40094c:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40094e:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400950:	4812      	ldr	r0, [pc, #72]	; (40099c <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400952:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400956:	6803      	ldr	r3, [r0, #0]
  400958:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  40095c:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40095e:	fbb3 f3f2 	udiv	r3, r3, r2
  400962:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400964:	4b0b      	ldr	r3, [pc, #44]	; (400994 <SystemCoreClockUpdate+0xf8>)
  400966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400968:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40096c:	2b70      	cmp	r3, #112	; 0x70
  40096e:	d107      	bne.n	400980 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  400970:	4a0a      	ldr	r2, [pc, #40]	; (40099c <SystemCoreClockUpdate+0x100>)
  400972:	6813      	ldr	r3, [r2, #0]
  400974:	490d      	ldr	r1, [pc, #52]	; (4009ac <SystemCoreClockUpdate+0x110>)
  400976:	fba1 1303 	umull	r1, r3, r1, r3
  40097a:	085b      	lsrs	r3, r3, #1
  40097c:	6013      	str	r3, [r2, #0]
  40097e:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400980:	4b04      	ldr	r3, [pc, #16]	; (400994 <SystemCoreClockUpdate+0xf8>)
  400982:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400984:	4905      	ldr	r1, [pc, #20]	; (40099c <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400986:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  40098a:	680b      	ldr	r3, [r1, #0]
  40098c:	40d3      	lsrs	r3, r2
  40098e:	600b      	str	r3, [r1, #0]
  400990:	4770      	bx	lr
  400992:	bf00      	nop
  400994:	400e0400 	.word	0x400e0400
  400998:	400e1410 	.word	0x400e1410
  40099c:	20000000 	.word	0x20000000
  4009a0:	00b71b00 	.word	0x00b71b00
  4009a4:	003d0900 	.word	0x003d0900
  4009a8:	007a1200 	.word	0x007a1200
  4009ac:	aaaaaaab 	.word	0xaaaaaaab

004009b0 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4009b0:	4b1a      	ldr	r3, [pc, #104]	; (400a1c <system_init_flash+0x6c>)
  4009b2:	4298      	cmp	r0, r3
  4009b4:	d807      	bhi.n	4009c6 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4009b6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4009ba:	4a19      	ldr	r2, [pc, #100]	; (400a20 <system_init_flash+0x70>)
  4009bc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4009be:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4009c2:	6013      	str	r3, [r2, #0]
  4009c4:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4009c6:	4b17      	ldr	r3, [pc, #92]	; (400a24 <system_init_flash+0x74>)
  4009c8:	4298      	cmp	r0, r3
  4009ca:	d806      	bhi.n	4009da <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4009cc:	4b16      	ldr	r3, [pc, #88]	; (400a28 <system_init_flash+0x78>)
  4009ce:	4a14      	ldr	r2, [pc, #80]	; (400a20 <system_init_flash+0x70>)
  4009d0:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4009d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4009d6:	6013      	str	r3, [r2, #0]
  4009d8:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4009da:	4b14      	ldr	r3, [pc, #80]	; (400a2c <system_init_flash+0x7c>)
  4009dc:	4298      	cmp	r0, r3
  4009de:	d806      	bhi.n	4009ee <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4009e0:	4b13      	ldr	r3, [pc, #76]	; (400a30 <system_init_flash+0x80>)
  4009e2:	4a0f      	ldr	r2, [pc, #60]	; (400a20 <system_init_flash+0x70>)
  4009e4:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4009e6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4009ea:	6013      	str	r3, [r2, #0]
  4009ec:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4009ee:	4b11      	ldr	r3, [pc, #68]	; (400a34 <system_init_flash+0x84>)
  4009f0:	4298      	cmp	r0, r3
  4009f2:	d806      	bhi.n	400a02 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4009f4:	4b10      	ldr	r3, [pc, #64]	; (400a38 <system_init_flash+0x88>)
  4009f6:	4a0a      	ldr	r2, [pc, #40]	; (400a20 <system_init_flash+0x70>)
  4009f8:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4009fa:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4009fe:	6013      	str	r3, [r2, #0]
  400a00:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400a02:	4b0e      	ldr	r3, [pc, #56]	; (400a3c <system_init_flash+0x8c>)
  400a04:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400a06:	bf94      	ite	ls
  400a08:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a0c:	4b0c      	ldrhi	r3, [pc, #48]	; (400a40 <system_init_flash+0x90>)
  400a0e:	4a04      	ldr	r2, [pc, #16]	; (400a20 <system_init_flash+0x70>)
  400a10:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a12:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a16:	6013      	str	r3, [r2, #0]
  400a18:	4770      	bx	lr
  400a1a:	bf00      	nop
  400a1c:	01312cff 	.word	0x01312cff
  400a20:	400e0a00 	.word	0x400e0a00
  400a24:	026259ff 	.word	0x026259ff
  400a28:	04000100 	.word	0x04000100
  400a2c:	039386ff 	.word	0x039386ff
  400a30:	04000200 	.word	0x04000200
  400a34:	04c4b3ff 	.word	0x04c4b3ff
  400a38:	04000300 	.word	0x04000300
  400a3c:	05f5e0ff 	.word	0x05f5e0ff
  400a40:	04000500 	.word	0x04000500

00400a44 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400a44:	4b09      	ldr	r3, [pc, #36]	; (400a6c <_sbrk+0x28>)
  400a46:	681b      	ldr	r3, [r3, #0]
  400a48:	b913      	cbnz	r3, 400a50 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400a4a:	4a09      	ldr	r2, [pc, #36]	; (400a70 <_sbrk+0x2c>)
  400a4c:	4b07      	ldr	r3, [pc, #28]	; (400a6c <_sbrk+0x28>)
  400a4e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400a50:	4b06      	ldr	r3, [pc, #24]	; (400a6c <_sbrk+0x28>)
  400a52:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400a54:	181a      	adds	r2, r3, r0
  400a56:	4907      	ldr	r1, [pc, #28]	; (400a74 <_sbrk+0x30>)
  400a58:	4291      	cmp	r1, r2
  400a5a:	db04      	blt.n	400a66 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400a5c:	4610      	mov	r0, r2
  400a5e:	4a03      	ldr	r2, [pc, #12]	; (400a6c <_sbrk+0x28>)
  400a60:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400a62:	4618      	mov	r0, r3
  400a64:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400a66:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400a6a:	4770      	bx	lr
  400a6c:	200008fc 	.word	0x200008fc
  400a70:	20003970 	.word	0x20003970
  400a74:	20027ffc 	.word	0x20027ffc

00400a78 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400a78:	f04f 30ff 	mov.w	r0, #4294967295
  400a7c:	4770      	bx	lr
  400a7e:	bf00      	nop

00400a80 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400a80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400a84:	604b      	str	r3, [r1, #4]

	return 0;
}
  400a86:	2000      	movs	r0, #0
  400a88:	4770      	bx	lr
  400a8a:	bf00      	nop

00400a8c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400a8c:	2001      	movs	r0, #1
  400a8e:	4770      	bx	lr

00400a90 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400a90:	2000      	movs	r0, #0
  400a92:	4770      	bx	lr

00400a94 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400a94:	b5f0      	push	{r4, r5, r6, r7, lr}
  400a96:	b083      	sub	sp, #12
  400a98:	4605      	mov	r5, r0
  400a9a:	460c      	mov	r4, r1
	uint32_t val = 0;
  400a9c:	2300      	movs	r3, #0
  400a9e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400aa0:	4b18      	ldr	r3, [pc, #96]	; (400b04 <usart_serial_getchar+0x70>)
  400aa2:	4298      	cmp	r0, r3
  400aa4:	d107      	bne.n	400ab6 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400aa6:	461f      	mov	r7, r3
  400aa8:	4e17      	ldr	r6, [pc, #92]	; (400b08 <usart_serial_getchar+0x74>)
  400aaa:	4638      	mov	r0, r7
  400aac:	4621      	mov	r1, r4
  400aae:	47b0      	blx	r6
  400ab0:	2800      	cmp	r0, #0
  400ab2:	d1fa      	bne.n	400aaa <usart_serial_getchar+0x16>
  400ab4:	e017      	b.n	400ae6 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400ab6:	4b15      	ldr	r3, [pc, #84]	; (400b0c <usart_serial_getchar+0x78>)
  400ab8:	4298      	cmp	r0, r3
  400aba:	d107      	bne.n	400acc <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400abc:	461e      	mov	r6, r3
  400abe:	4d12      	ldr	r5, [pc, #72]	; (400b08 <usart_serial_getchar+0x74>)
  400ac0:	4630      	mov	r0, r6
  400ac2:	4621      	mov	r1, r4
  400ac4:	47a8      	blx	r5
  400ac6:	2800      	cmp	r0, #0
  400ac8:	d1fa      	bne.n	400ac0 <usart_serial_getchar+0x2c>
  400aca:	e018      	b.n	400afe <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400acc:	4b10      	ldr	r3, [pc, #64]	; (400b10 <usart_serial_getchar+0x7c>)
  400ace:	4298      	cmp	r0, r3
  400ad0:	d109      	bne.n	400ae6 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400ad2:	461e      	mov	r6, r3
  400ad4:	4d0f      	ldr	r5, [pc, #60]	; (400b14 <usart_serial_getchar+0x80>)
  400ad6:	4630      	mov	r0, r6
  400ad8:	a901      	add	r1, sp, #4
  400ada:	47a8      	blx	r5
  400adc:	2800      	cmp	r0, #0
  400ade:	d1fa      	bne.n	400ad6 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400ae0:	9b01      	ldr	r3, [sp, #4]
  400ae2:	7023      	strb	r3, [r4, #0]
  400ae4:	e00b      	b.n	400afe <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400ae6:	4b0c      	ldr	r3, [pc, #48]	; (400b18 <usart_serial_getchar+0x84>)
  400ae8:	429d      	cmp	r5, r3
  400aea:	d108      	bne.n	400afe <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400aec:	461e      	mov	r6, r3
  400aee:	4d09      	ldr	r5, [pc, #36]	; (400b14 <usart_serial_getchar+0x80>)
  400af0:	4630      	mov	r0, r6
  400af2:	a901      	add	r1, sp, #4
  400af4:	47a8      	blx	r5
  400af6:	2800      	cmp	r0, #0
  400af8:	d1fa      	bne.n	400af0 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400afa:	9b01      	ldr	r3, [sp, #4]
  400afc:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400afe:	b003      	add	sp, #12
  400b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400b02:	bf00      	nop
  400b04:	400e0600 	.word	0x400e0600
  400b08:	004007a9 	.word	0x004007a9
  400b0c:	400e0800 	.word	0x400e0800
  400b10:	40024000 	.word	0x40024000
  400b14:	004007d1 	.word	0x004007d1
  400b18:	40028000 	.word	0x40028000

00400b1c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400b1c:	b570      	push	{r4, r5, r6, lr}
  400b1e:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400b20:	4b18      	ldr	r3, [pc, #96]	; (400b84 <usart_serial_putchar+0x68>)
  400b22:	4298      	cmp	r0, r3
  400b24:	d108      	bne.n	400b38 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400b26:	461e      	mov	r6, r3
  400b28:	4d17      	ldr	r5, [pc, #92]	; (400b88 <usart_serial_putchar+0x6c>)
  400b2a:	4630      	mov	r0, r6
  400b2c:	4621      	mov	r1, r4
  400b2e:	47a8      	blx	r5
  400b30:	2800      	cmp	r0, #0
  400b32:	d1fa      	bne.n	400b2a <usart_serial_putchar+0xe>
		return 1;
  400b34:	2001      	movs	r0, #1
  400b36:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400b38:	4b14      	ldr	r3, [pc, #80]	; (400b8c <usart_serial_putchar+0x70>)
  400b3a:	4298      	cmp	r0, r3
  400b3c:	d108      	bne.n	400b50 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400b3e:	461e      	mov	r6, r3
  400b40:	4d11      	ldr	r5, [pc, #68]	; (400b88 <usart_serial_putchar+0x6c>)
  400b42:	4630      	mov	r0, r6
  400b44:	4621      	mov	r1, r4
  400b46:	47a8      	blx	r5
  400b48:	2800      	cmp	r0, #0
  400b4a:	d1fa      	bne.n	400b42 <usart_serial_putchar+0x26>
		return 1;
  400b4c:	2001      	movs	r0, #1
  400b4e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b50:	4b0f      	ldr	r3, [pc, #60]	; (400b90 <usart_serial_putchar+0x74>)
  400b52:	4298      	cmp	r0, r3
  400b54:	d108      	bne.n	400b68 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  400b56:	461e      	mov	r6, r3
  400b58:	4d0e      	ldr	r5, [pc, #56]	; (400b94 <usart_serial_putchar+0x78>)
  400b5a:	4630      	mov	r0, r6
  400b5c:	4621      	mov	r1, r4
  400b5e:	47a8      	blx	r5
  400b60:	2800      	cmp	r0, #0
  400b62:	d1fa      	bne.n	400b5a <usart_serial_putchar+0x3e>
		return 1;
  400b64:	2001      	movs	r0, #1
  400b66:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400b68:	4b0b      	ldr	r3, [pc, #44]	; (400b98 <usart_serial_putchar+0x7c>)
  400b6a:	4298      	cmp	r0, r3
  400b6c:	d108      	bne.n	400b80 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  400b6e:	461e      	mov	r6, r3
  400b70:	4d08      	ldr	r5, [pc, #32]	; (400b94 <usart_serial_putchar+0x78>)
  400b72:	4630      	mov	r0, r6
  400b74:	4621      	mov	r1, r4
  400b76:	47a8      	blx	r5
  400b78:	2800      	cmp	r0, #0
  400b7a:	d1fa      	bne.n	400b72 <usart_serial_putchar+0x56>
		return 1;
  400b7c:	2001      	movs	r0, #1
  400b7e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400b80:	2000      	movs	r0, #0
}
  400b82:	bd70      	pop	{r4, r5, r6, pc}
  400b84:	400e0600 	.word	0x400e0600
  400b88:	00400799 	.word	0x00400799
  400b8c:	400e0800 	.word	0x400e0800
  400b90:	40024000 	.word	0x40024000
  400b94:	004007bd 	.word	0x004007bd
  400b98:	40028000 	.word	0x40028000

00400b9c <config_uart>:
bool freq = false;

/************************************************************************/
/* Configura UART                                                       */
/************************************************************************/
void config_uart(void){
  400b9c:	b530      	push	{r4, r5, lr}
  400b9e:	b085      	sub	sp, #20
	
	/* configura pinos */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400ba0:	4816      	ldr	r0, [pc, #88]	; (400bfc <config_uart+0x60>)
  400ba2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400ba6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400baa:	4b15      	ldr	r3, [pc, #84]	; (400c00 <config_uart+0x64>)
  400bac:	4798      	blx	r3
  400bae:	2008      	movs	r0, #8
  400bb0:	4d14      	ldr	r5, [pc, #80]	; (400c04 <config_uart+0x68>)
  400bb2:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400bb4:	4c14      	ldr	r4, [pc, #80]	; (400c08 <config_uart+0x6c>)
  400bb6:	4b15      	ldr	r3, [pc, #84]	; (400c0c <config_uart+0x70>)
  400bb8:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400bba:	4a15      	ldr	r2, [pc, #84]	; (400c10 <config_uart+0x74>)
  400bbc:	4b15      	ldr	r3, [pc, #84]	; (400c14 <config_uart+0x78>)
  400bbe:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400bc0:	4a15      	ldr	r2, [pc, #84]	; (400c18 <config_uart+0x7c>)
  400bc2:	4b16      	ldr	r3, [pc, #88]	; (400c1c <config_uart+0x80>)
  400bc4:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400bc6:	4b16      	ldr	r3, [pc, #88]	; (400c20 <config_uart+0x84>)
  400bc8:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400bca:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400bce:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400bd0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400bd4:	9303      	str	r3, [sp, #12]
  400bd6:	2008      	movs	r0, #8
  400bd8:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400bda:	4620      	mov	r0, r4
  400bdc:	a901      	add	r1, sp, #4
  400bde:	4b11      	ldr	r3, [pc, #68]	; (400c24 <config_uart+0x88>)
  400be0:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400be2:	4d11      	ldr	r5, [pc, #68]	; (400c28 <config_uart+0x8c>)
  400be4:	682b      	ldr	r3, [r5, #0]
  400be6:	6898      	ldr	r0, [r3, #8]
  400be8:	2100      	movs	r1, #0
  400bea:	4c10      	ldr	r4, [pc, #64]	; (400c2c <config_uart+0x90>)
  400bec:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400bee:	682b      	ldr	r3, [r5, #0]
  400bf0:	6858      	ldr	r0, [r3, #4]
  400bf2:	2100      	movs	r1, #0
  400bf4:	47a0      	blx	r4
		.paritytype = UART_MR_PAR_NO,
		.stopbits   = 0
	};
	
	stdio_serial_init((Usart *)CONF_UART, &uart_serial_options);
}
  400bf6:	b005      	add	sp, #20
  400bf8:	bd30      	pop	{r4, r5, pc}
  400bfa:	bf00      	nop
  400bfc:	400e0e00 	.word	0x400e0e00
  400c00:	004004a1 	.word	0x004004a1
  400c04:	0040070d 	.word	0x0040070d
  400c08:	400e0600 	.word	0x400e0600
  400c0c:	20000940 	.word	0x20000940
  400c10:	00400b1d 	.word	0x00400b1d
  400c14:	2000093c 	.word	0x2000093c
  400c18:	00400a95 	.word	0x00400a95
  400c1c:	20000938 	.word	0x20000938
  400c20:	07270e00 	.word	0x07270e00
  400c24:	00400761 	.word	0x00400761
  400c28:	20000430 	.word	0x20000430
  400c2c:	00400fd5 	.word	0x00400fd5

00400c30 <cria_buffer>:
	puts(" 1 : exibe novamente esse menu \n\r"
	" 2 : Ativa o LED  \n\r"
	" 3 : Desliga o LED \n\r ");
}

void cria_buffer(uint8_t *str_){
  400c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400c34:	4681      	mov	r9, r0
	i = 0;
  400c36:	2200      	movs	r2, #0
  400c38:	4b11      	ldr	r3, [pc, #68]	; (400c80 <cria_buffer+0x50>)
  400c3a:	701a      	strb	r2, [r3, #0]
	uint8_t aux;
	while(1){
		if(freq)
  400c3c:	f8df 804c 	ldr.w	r8, [pc, #76]	; 400c8c <cria_buffer+0x5c>
				break;
			}
		}
		else
		{
			usart_serial_getchar((Usart *)CONSOLE_UART, (str_+i));
  400c40:	461f      	mov	r7, r3
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
  400c42:	4d10      	ldr	r5, [pc, #64]	; (400c84 <cria_buffer+0x54>)
  400c44:	4c10      	ldr	r4, [pc, #64]	; (400c88 <cria_buffer+0x58>)

void cria_buffer(uint8_t *str_){
	i = 0;
	uint8_t aux;
	while(1){
		if(freq)
  400c46:	f898 3000 	ldrb.w	r3, [r8]
  400c4a:	b133      	cbz	r3, 400c5a <cria_buffer+0x2a>
		{
			usart_serial_getchar((Usart *)CONSOLE_UART, (aux));
  400c4c:	2600      	movs	r6, #0
  400c4e:	4620      	mov	r0, r4
  400c50:	4631      	mov	r1, r6
  400c52:	47a8      	blx	r5
  400c54:	2800      	cmp	r0, #0
  400c56:	d1fa      	bne.n	400c4e <cria_buffer+0x1e>
  400c58:	e7f5      	b.n	400c46 <cria_buffer+0x16>
				break;
			}
		}
		else
		{
			usart_serial_getchar((Usart *)CONSOLE_UART, (str_+i));
  400c5a:	783e      	ldrb	r6, [r7, #0]
  400c5c:	444e      	add	r6, r9
  400c5e:	4620      	mov	r0, r4
  400c60:	4631      	mov	r1, r6
  400c62:	47a8      	blx	r5
  400c64:	2800      	cmp	r0, #0
  400c66:	d1fa      	bne.n	400c5e <cria_buffer+0x2e>
			i++;
  400c68:	783b      	ldrb	r3, [r7, #0]
  400c6a:	3301      	adds	r3, #1
  400c6c:	b2db      	uxtb	r3, r3
  400c6e:	703b      	strb	r3, [r7, #0]
			if( *(str_+i-1) == '\n' )
  400c70:	444b      	add	r3, r9
  400c72:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  400c76:	2b0a      	cmp	r3, #10
  400c78:	d1e5      	bne.n	400c46 <cria_buffer+0x16>
			break;
		}

	}
}
  400c7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400c7e:	bf00      	nop
  400c80:	20000900 	.word	0x20000900
  400c84:	004007a9 	.word	0x004007a9
  400c88:	400e0600 	.word	0x400e0600
  400c8c:	20000901 	.word	0x20000901

00400c90 <Verifica_Comando>:

void Verifica_Comando(uint8_t *str_)
{
  400c90:	b5b0      	push	{r4, r5, r7, lr}
  400c92:	af00      	add	r7, sp, #0
	uint8_t aux[i-2];
  400c94:	4b15      	ldr	r3, [pc, #84]	; (400cec <Verifica_Comando+0x5c>)
  400c96:	781d      	ldrb	r5, [r3, #0]
  400c98:	1d6b      	adds	r3, r5, #5
  400c9a:	f023 0307 	bic.w	r3, r3, #7
  400c9e:	ebad 0d03 	sub.w	sp, sp, r3
  400ca2:	4669      	mov	r1, sp
	for(int j =0; j<=i-2;j++)
  400ca4:	3d02      	subs	r5, #2
  400ca6:	d40a      	bmi.n	400cbe <Verifica_Comando+0x2e>
  400ca8:	3801      	subs	r0, #1
  400caa:	f10d 32ff 	add.w	r2, sp, #4294967295
  400cae:	2300      	movs	r3, #0
	{
		*(aux+j)=*(str_+j);
  400cb0:	f810 4f01 	ldrb.w	r4, [r0, #1]!
  400cb4:	f802 4f01 	strb.w	r4, [r2, #1]!
}

void Verifica_Comando(uint8_t *str_)
{
	uint8_t aux[i-2];
	for(int j =0; j<=i-2;j++)
  400cb8:	3301      	adds	r3, #1
  400cba:	429d      	cmp	r5, r3
  400cbc:	daf8      	bge.n	400cb0 <Verifica_Comando+0x20>
	{
		*(aux+j)=*(str_+j);
	}
	if(strcmp("BLON",aux)==0)
  400cbe:	480c      	ldr	r0, [pc, #48]	; (400cf0 <Verifica_Comando+0x60>)
  400cc0:	4b0c      	ldr	r3, [pc, #48]	; (400cf4 <Verifica_Comando+0x64>)
  400cc2:	4798      	blx	r3
  400cc4:	b978      	cbnz	r0, 400ce6 <Verifica_Comando+0x56>
	{
		puts("Insira a frequncia da viadagem do GUI:");
  400cc6:	480c      	ldr	r0, [pc, #48]	; (400cf8 <Verifica_Comando+0x68>)
  400cc8:	4c0c      	ldr	r4, [pc, #48]	; (400cfc <Verifica_Comando+0x6c>)
  400cca:	47a0      	blx	r4
		freq = true;
  400ccc:	2201      	movs	r2, #1
  400cce:	4b0c      	ldr	r3, [pc, #48]	; (400d00 <Verifica_Comando+0x70>)
  400cd0:	701a      	strb	r2, [r3, #0]
		pio_clear(PORT_LED_BLUE_GREEN, MASK_LED_BLUE);
  400cd2:	480c      	ldr	r0, [pc, #48]	; (400d04 <Verifica_Comando+0x74>)
  400cd4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400cd8:	4b0b      	ldr	r3, [pc, #44]	; (400d08 <Verifica_Comando+0x78>)
  400cda:	4798      	blx	r3
		puts("Led ON \n\r");
  400cdc:	480b      	ldr	r0, [pc, #44]	; (400d0c <Verifica_Comando+0x7c>)
  400cde:	47a0      	blx	r4
		cria_buffer(&str[0]);
  400ce0:	480b      	ldr	r0, [pc, #44]	; (400d10 <Verifica_Comando+0x80>)
  400ce2:	4b0c      	ldr	r3, [pc, #48]	; (400d14 <Verifica_Comando+0x84>)
  400ce4:	4798      	blx	r3
	}
}
  400ce6:	46bd      	mov	sp, r7
  400ce8:	bdb0      	pop	{r4, r5, r7, pc}
  400cea:	bf00      	nop
  400cec:	20000900 	.word	0x20000900
  400cf0:	0040415c 	.word	0x0040415c
  400cf4:	004010e9 	.word	0x004010e9
  400cf8:	00404164 	.word	0x00404164
  400cfc:	00400fc5 	.word	0x00400fc5
  400d00:	20000901 	.word	0x20000901
  400d04:	400e0e00 	.word	0x400e0e00
  400d08:	00400281 	.word	0x00400281
  400d0c:	0040418c 	.word	0x0040418c
  400d10:	20000948 	.word	0x20000948
  400d14:	00400c31 	.word	0x00400c31

00400d18 <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void)
{
  400d18:	b570      	push	{r4, r5, r6, lr}
  400d1a:	b082      	sub	sp, #8
	uint8_t uc_key;
	
	/* Initialize the system */
	sysclk_init();
  400d1c:	4b3a      	ldr	r3, [pc, #232]	; (400e08 <main+0xf0>)
  400d1e:	4798      	blx	r3
	board_init();
  400d20:	4b3a      	ldr	r3, [pc, #232]	; (400e0c <main+0xf4>)
  400d22:	4798      	blx	r3

	/* Configure LED 1 */
	pmc_enable_periph_clk(ID_LED_BLUE_GREEN);
  400d24:	200b      	movs	r0, #11
  400d26:	4e3a      	ldr	r6, [pc, #232]	; (400e10 <main+0xf8>)
  400d28:	47b0      	blx	r6
	pio_set_output(PORT_LED_BLUE_GREEN  , MASK_LED_BLUE	,1,0,0);
  400d2a:	2400      	movs	r4, #0
  400d2c:	9400      	str	r4, [sp, #0]
  400d2e:	4839      	ldr	r0, [pc, #228]	; (400e14 <main+0xfc>)
  400d30:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400d34:	2201      	movs	r2, #1
  400d36:	4623      	mov	r3, r4
  400d38:	4d37      	ldr	r5, [pc, #220]	; (400e18 <main+0x100>)
  400d3a:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_LED_RED);
  400d3c:	200d      	movs	r0, #13
  400d3e:	47b0      	blx	r6
	pio_set_output(PORT_LED_RED  , MASK_LED_GREEN_RED	,1,0,0);
  400d40:	9400      	str	r4, [sp, #0]
  400d42:	4836      	ldr	r0, [pc, #216]	; (400e1c <main+0x104>)
  400d44:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400d48:	2201      	movs	r2, #1
  400d4a:	4623      	mov	r3, r4
  400d4c:	47a8      	blx	r5

	/* Initialize debug console */
	config_uart();
  400d4e:	4b34      	ldr	r3, [pc, #208]	; (400e20 <main+0x108>)
  400d50:	4798      	blx	r3
	
	/* frase de boas vindas */
	puts(" ---------------------------- \n\r"
  400d52:	4834      	ldr	r0, [pc, #208]	; (400e24 <main+0x10c>)
  400d54:	4c34      	ldr	r4, [pc, #208]	; (400e28 <main+0x110>)
  400d56:	47a0      	blx	r4
/************************************************************************/
/* Display Menu                                                         */
/************************************************************************/
static void display_menu(void)
{
	puts(" 1 : exibe novamente esse menu \n\r"
  400d58:	4834      	ldr	r0, [pc, #208]	; (400e2c <main+0x114>)
  400d5a:	47a0      	blx	r4
	/* display main menu */
	display_menu();
	
	while (1) {
		
	cria_buffer(&str[0]);
  400d5c:	4c34      	ldr	r4, [pc, #208]	; (400e30 <main+0x118>)
			case '6':
			pio_clear(PORT_LED_RED, MASK_LED_GREEN_RED);
			puts("Led ON \n\r");
			break;
			case '7' :
			pio_set(PORT_LED_RED, MASK_LED_GREEN_RED);
  400d5e:	4e2f      	ldr	r6, [pc, #188]	; (400e1c <main+0x104>)
			case '4':
			pio_clear(PORT_LED_BLUE_GREEN, MASK_LED_GREEN_RED);
			puts("Led ON \n\r");
			break;
			case '5' :
			pio_set(PORT_LED_BLUE_GREEN, MASK_LED_GREEN_RED);
  400d60:	4d2c      	ldr	r5, [pc, #176]	; (400e14 <main+0xfc>)
	/* display main menu */
	display_menu();
	
	while (1) {
		
	cria_buffer(&str[0]);
  400d62:	4620      	mov	r0, r4
  400d64:	4b33      	ldr	r3, [pc, #204]	; (400e34 <main+0x11c>)
  400d66:	4798      	blx	r3
	Verifica_Comando(str);
  400d68:	4620      	mov	r0, r4
  400d6a:	4b33      	ldr	r3, [pc, #204]	; (400e38 <main+0x120>)
  400d6c:	4798      	blx	r3
		//usart_serial_getchar((Usart *)CONSOLE_UART, &uc_key);
		//Recebe_Byte(uc_key);
		
		puts(str);
  400d6e:	4620      	mov	r0, r4
  400d70:	4b2d      	ldr	r3, [pc, #180]	; (400e28 <main+0x110>)
  400d72:	4798      	blx	r3
		switch (uc_key) {
  400d74:	f06f 0330 	mvn.w	r3, #48	; 0x30
  400d78:	2b06      	cmp	r3, #6
  400d7a:	d83f      	bhi.n	400dfc <main+0xe4>
  400d7c:	e8df f003 	tbb	[pc, r3]
  400d80:	1a110804 	.word	0x1a110804
  400d84:	2c23      	.short	0x2c23
  400d86:	35          	.byte	0x35
  400d87:	00          	.byte	0x00
/************************************************************************/
/* Display Menu                                                         */
/************************************************************************/
static void display_menu(void)
{
	puts(" 1 : exibe novamente esse menu \n\r"
  400d88:	4828      	ldr	r0, [pc, #160]	; (400e2c <main+0x114>)
  400d8a:	4b27      	ldr	r3, [pc, #156]	; (400e28 <main+0x110>)
  400d8c:	4798      	blx	r3
  400d8e:	e7e8      	b.n	400d62 <main+0x4a>
		switch (uc_key) {
			case '1':
			display_menu();
			break;
			case '2':
			pio_clear(PORT_LED_BLUE_GREEN, MASK_LED_BLUE);
  400d90:	4628      	mov	r0, r5
  400d92:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400d96:	4b29      	ldr	r3, [pc, #164]	; (400e3c <main+0x124>)
  400d98:	4798      	blx	r3
			puts("Led ON \n\r");
  400d9a:	4829      	ldr	r0, [pc, #164]	; (400e40 <main+0x128>)
  400d9c:	4b22      	ldr	r3, [pc, #136]	; (400e28 <main+0x110>)
  400d9e:	4798      	blx	r3
			break;
  400da0:	e7df      	b.n	400d62 <main+0x4a>
			case '3' :
			pio_set(PORT_LED_BLUE_GREEN, MASK_LED_BLUE);
  400da2:	4628      	mov	r0, r5
  400da4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400da8:	4b26      	ldr	r3, [pc, #152]	; (400e44 <main+0x12c>)
  400daa:	4798      	blx	r3
			puts("Led OFF \n\r");
  400dac:	4826      	ldr	r0, [pc, #152]	; (400e48 <main+0x130>)
  400dae:	4b1e      	ldr	r3, [pc, #120]	; (400e28 <main+0x110>)
  400db0:	4798      	blx	r3
			break;
  400db2:	e7d6      	b.n	400d62 <main+0x4a>
			case '4':
			pio_clear(PORT_LED_BLUE_GREEN, MASK_LED_GREEN_RED);
  400db4:	4628      	mov	r0, r5
  400db6:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400dba:	4b20      	ldr	r3, [pc, #128]	; (400e3c <main+0x124>)
  400dbc:	4798      	blx	r3
			puts("Led ON \n\r");
  400dbe:	4820      	ldr	r0, [pc, #128]	; (400e40 <main+0x128>)
  400dc0:	4b19      	ldr	r3, [pc, #100]	; (400e28 <main+0x110>)
  400dc2:	4798      	blx	r3
			break;
  400dc4:	e7cd      	b.n	400d62 <main+0x4a>
			case '5' :
			pio_set(PORT_LED_BLUE_GREEN, MASK_LED_GREEN_RED);
  400dc6:	4628      	mov	r0, r5
  400dc8:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400dcc:	4b1d      	ldr	r3, [pc, #116]	; (400e44 <main+0x12c>)
  400dce:	4798      	blx	r3
			puts("Led OFF \n\r");
  400dd0:	481d      	ldr	r0, [pc, #116]	; (400e48 <main+0x130>)
  400dd2:	4b15      	ldr	r3, [pc, #84]	; (400e28 <main+0x110>)
  400dd4:	4798      	blx	r3
			break;
  400dd6:	e7c4      	b.n	400d62 <main+0x4a>
			case '6':
			pio_clear(PORT_LED_RED, MASK_LED_GREEN_RED);
  400dd8:	4630      	mov	r0, r6
  400dda:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400dde:	4b17      	ldr	r3, [pc, #92]	; (400e3c <main+0x124>)
  400de0:	4798      	blx	r3
			puts("Led ON \n\r");
  400de2:	4817      	ldr	r0, [pc, #92]	; (400e40 <main+0x128>)
  400de4:	4b10      	ldr	r3, [pc, #64]	; (400e28 <main+0x110>)
  400de6:	4798      	blx	r3
			break;
  400de8:	e7bb      	b.n	400d62 <main+0x4a>
			case '7' :
			pio_set(PORT_LED_RED, MASK_LED_GREEN_RED);
  400dea:	4630      	mov	r0, r6
  400dec:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400df0:	4b14      	ldr	r3, [pc, #80]	; (400e44 <main+0x12c>)
  400df2:	4798      	blx	r3
			puts("Led OFF \n\r");
  400df4:	4814      	ldr	r0, [pc, #80]	; (400e48 <main+0x130>)
  400df6:	4b0c      	ldr	r3, [pc, #48]	; (400e28 <main+0x110>)
  400df8:	4798      	blx	r3
			break;
  400dfa:	e7b2      	b.n	400d62 <main+0x4a>
			default:
			printf("Opcao nao definida: %d \n\r", uc_key);
  400dfc:	4813      	ldr	r0, [pc, #76]	; (400e4c <main+0x134>)
  400dfe:	2100      	movs	r1, #0
  400e00:	4b13      	ldr	r3, [pc, #76]	; (400e50 <main+0x138>)
  400e02:	4798      	blx	r3
  400e04:	e7ad      	b.n	400d62 <main+0x4a>
  400e06:	bf00      	nop
  400e08:	00400129 	.word	0x00400129
  400e0c:	00400219 	.word	0x00400219
  400e10:	0040070d 	.word	0x0040070d
  400e14:	400e0e00 	.word	0x400e0e00
  400e18:	0040034d 	.word	0x0040034d
  400e1c:	400e1200 	.word	0x400e1200
  400e20:	00400b9d 	.word	0x00400b9d
  400e24:	00404198 	.word	0x00404198
  400e28:	00400fc5 	.word	0x00400fc5
  400e2c:	004041f4 	.word	0x004041f4
  400e30:	20000948 	.word	0x20000948
  400e34:	00400c31 	.word	0x00400c31
  400e38:	00400c91 	.word	0x00400c91
  400e3c:	00400281 	.word	0x00400281
  400e40:	0040418c 	.word	0x0040418c
  400e44:	0040027d 	.word	0x0040027d
  400e48:	00404240 	.word	0x00404240
  400e4c:	0040424c 	.word	0x0040424c
  400e50:	00400ea5 	.word	0x00400ea5

00400e54 <__libc_init_array>:
  400e54:	b570      	push	{r4, r5, r6, lr}
  400e56:	4e0f      	ldr	r6, [pc, #60]	; (400e94 <__libc_init_array+0x40>)
  400e58:	4d0f      	ldr	r5, [pc, #60]	; (400e98 <__libc_init_array+0x44>)
  400e5a:	1b76      	subs	r6, r6, r5
  400e5c:	10b6      	asrs	r6, r6, #2
  400e5e:	bf18      	it	ne
  400e60:	2400      	movne	r4, #0
  400e62:	d005      	beq.n	400e70 <__libc_init_array+0x1c>
  400e64:	3401      	adds	r4, #1
  400e66:	f855 3b04 	ldr.w	r3, [r5], #4
  400e6a:	4798      	blx	r3
  400e6c:	42a6      	cmp	r6, r4
  400e6e:	d1f9      	bne.n	400e64 <__libc_init_array+0x10>
  400e70:	4e0a      	ldr	r6, [pc, #40]	; (400e9c <__libc_init_array+0x48>)
  400e72:	4d0b      	ldr	r5, [pc, #44]	; (400ea0 <__libc_init_array+0x4c>)
  400e74:	1b76      	subs	r6, r6, r5
  400e76:	f003 fa25 	bl	4042c4 <_init>
  400e7a:	10b6      	asrs	r6, r6, #2
  400e7c:	bf18      	it	ne
  400e7e:	2400      	movne	r4, #0
  400e80:	d006      	beq.n	400e90 <__libc_init_array+0x3c>
  400e82:	3401      	adds	r4, #1
  400e84:	f855 3b04 	ldr.w	r3, [r5], #4
  400e88:	4798      	blx	r3
  400e8a:	42a6      	cmp	r6, r4
  400e8c:	d1f9      	bne.n	400e82 <__libc_init_array+0x2e>
  400e8e:	bd70      	pop	{r4, r5, r6, pc}
  400e90:	bd70      	pop	{r4, r5, r6, pc}
  400e92:	bf00      	nop
  400e94:	004042d0 	.word	0x004042d0
  400e98:	004042d0 	.word	0x004042d0
  400e9c:	004042d8 	.word	0x004042d8
  400ea0:	004042d0 	.word	0x004042d0

00400ea4 <iprintf>:
  400ea4:	b40f      	push	{r0, r1, r2, r3}
  400ea6:	b500      	push	{lr}
  400ea8:	4907      	ldr	r1, [pc, #28]	; (400ec8 <iprintf+0x24>)
  400eaa:	b083      	sub	sp, #12
  400eac:	ab04      	add	r3, sp, #16
  400eae:	6808      	ldr	r0, [r1, #0]
  400eb0:	f853 2b04 	ldr.w	r2, [r3], #4
  400eb4:	6881      	ldr	r1, [r0, #8]
  400eb6:	9301      	str	r3, [sp, #4]
  400eb8:	f000 faea 	bl	401490 <_vfiprintf_r>
  400ebc:	b003      	add	sp, #12
  400ebe:	f85d eb04 	ldr.w	lr, [sp], #4
  400ec2:	b004      	add	sp, #16
  400ec4:	4770      	bx	lr
  400ec6:	bf00      	nop
  400ec8:	20000430 	.word	0x20000430

00400ecc <memset>:
  400ecc:	b470      	push	{r4, r5, r6}
  400ece:	0784      	lsls	r4, r0, #30
  400ed0:	d046      	beq.n	400f60 <memset+0x94>
  400ed2:	1e54      	subs	r4, r2, #1
  400ed4:	2a00      	cmp	r2, #0
  400ed6:	d041      	beq.n	400f5c <memset+0x90>
  400ed8:	b2cd      	uxtb	r5, r1
  400eda:	4603      	mov	r3, r0
  400edc:	e002      	b.n	400ee4 <memset+0x18>
  400ede:	1e62      	subs	r2, r4, #1
  400ee0:	b3e4      	cbz	r4, 400f5c <memset+0x90>
  400ee2:	4614      	mov	r4, r2
  400ee4:	f803 5b01 	strb.w	r5, [r3], #1
  400ee8:	079a      	lsls	r2, r3, #30
  400eea:	d1f8      	bne.n	400ede <memset+0x12>
  400eec:	2c03      	cmp	r4, #3
  400eee:	d92e      	bls.n	400f4e <memset+0x82>
  400ef0:	b2cd      	uxtb	r5, r1
  400ef2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400ef6:	2c0f      	cmp	r4, #15
  400ef8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400efc:	d919      	bls.n	400f32 <memset+0x66>
  400efe:	f103 0210 	add.w	r2, r3, #16
  400f02:	4626      	mov	r6, r4
  400f04:	3e10      	subs	r6, #16
  400f06:	2e0f      	cmp	r6, #15
  400f08:	f842 5c10 	str.w	r5, [r2, #-16]
  400f0c:	f842 5c0c 	str.w	r5, [r2, #-12]
  400f10:	f842 5c08 	str.w	r5, [r2, #-8]
  400f14:	f842 5c04 	str.w	r5, [r2, #-4]
  400f18:	f102 0210 	add.w	r2, r2, #16
  400f1c:	d8f2      	bhi.n	400f04 <memset+0x38>
  400f1e:	f1a4 0210 	sub.w	r2, r4, #16
  400f22:	f022 020f 	bic.w	r2, r2, #15
  400f26:	f004 040f 	and.w	r4, r4, #15
  400f2a:	3210      	adds	r2, #16
  400f2c:	2c03      	cmp	r4, #3
  400f2e:	4413      	add	r3, r2
  400f30:	d90d      	bls.n	400f4e <memset+0x82>
  400f32:	461e      	mov	r6, r3
  400f34:	4622      	mov	r2, r4
  400f36:	3a04      	subs	r2, #4
  400f38:	2a03      	cmp	r2, #3
  400f3a:	f846 5b04 	str.w	r5, [r6], #4
  400f3e:	d8fa      	bhi.n	400f36 <memset+0x6a>
  400f40:	1f22      	subs	r2, r4, #4
  400f42:	f022 0203 	bic.w	r2, r2, #3
  400f46:	3204      	adds	r2, #4
  400f48:	4413      	add	r3, r2
  400f4a:	f004 0403 	and.w	r4, r4, #3
  400f4e:	b12c      	cbz	r4, 400f5c <memset+0x90>
  400f50:	b2c9      	uxtb	r1, r1
  400f52:	441c      	add	r4, r3
  400f54:	f803 1b01 	strb.w	r1, [r3], #1
  400f58:	42a3      	cmp	r3, r4
  400f5a:	d1fb      	bne.n	400f54 <memset+0x88>
  400f5c:	bc70      	pop	{r4, r5, r6}
  400f5e:	4770      	bx	lr
  400f60:	4614      	mov	r4, r2
  400f62:	4603      	mov	r3, r0
  400f64:	e7c2      	b.n	400eec <memset+0x20>
  400f66:	bf00      	nop

00400f68 <_puts_r>:
  400f68:	b5f0      	push	{r4, r5, r6, r7, lr}
  400f6a:	4604      	mov	r4, r0
  400f6c:	b089      	sub	sp, #36	; 0x24
  400f6e:	4608      	mov	r0, r1
  400f70:	460d      	mov	r5, r1
  400f72:	f000 fa23 	bl	4013bc <strlen>
  400f76:	68a3      	ldr	r3, [r4, #8]
  400f78:	4f11      	ldr	r7, [pc, #68]	; (400fc0 <_puts_r+0x58>)
  400f7a:	899a      	ldrh	r2, [r3, #12]
  400f7c:	9504      	str	r5, [sp, #16]
  400f7e:	2102      	movs	r1, #2
  400f80:	f100 0e01 	add.w	lr, r0, #1
  400f84:	2601      	movs	r6, #1
  400f86:	ad04      	add	r5, sp, #16
  400f88:	9102      	str	r1, [sp, #8]
  400f8a:	0491      	lsls	r1, r2, #18
  400f8c:	9005      	str	r0, [sp, #20]
  400f8e:	f8cd e00c 	str.w	lr, [sp, #12]
  400f92:	9706      	str	r7, [sp, #24]
  400f94:	9607      	str	r6, [sp, #28]
  400f96:	9501      	str	r5, [sp, #4]
  400f98:	d406      	bmi.n	400fa8 <_puts_r+0x40>
  400f9a:	6e59      	ldr	r1, [r3, #100]	; 0x64
  400f9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  400fa0:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  400fa4:	819a      	strh	r2, [r3, #12]
  400fa6:	6659      	str	r1, [r3, #100]	; 0x64
  400fa8:	4620      	mov	r0, r4
  400faa:	4619      	mov	r1, r3
  400fac:	aa01      	add	r2, sp, #4
  400fae:	f001 fc13 	bl	4027d8 <__sfvwrite_r>
  400fb2:	2800      	cmp	r0, #0
  400fb4:	bf14      	ite	ne
  400fb6:	f04f 30ff 	movne.w	r0, #4294967295
  400fba:	200a      	moveq	r0, #10
  400fbc:	b009      	add	sp, #36	; 0x24
  400fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400fc0:	00404270 	.word	0x00404270

00400fc4 <puts>:
  400fc4:	4b02      	ldr	r3, [pc, #8]	; (400fd0 <puts+0xc>)
  400fc6:	4601      	mov	r1, r0
  400fc8:	6818      	ldr	r0, [r3, #0]
  400fca:	f7ff bfcd 	b.w	400f68 <_puts_r>
  400fce:	bf00      	nop
  400fd0:	20000430 	.word	0x20000430

00400fd4 <setbuf>:
  400fd4:	2900      	cmp	r1, #0
  400fd6:	bf0c      	ite	eq
  400fd8:	2202      	moveq	r2, #2
  400fda:	2200      	movne	r2, #0
  400fdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400fe0:	f000 b800 	b.w	400fe4 <setvbuf>

00400fe4 <setvbuf>:
  400fe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400fe8:	4c3a      	ldr	r4, [pc, #232]	; (4010d4 <setvbuf+0xf0>)
  400fea:	6826      	ldr	r6, [r4, #0]
  400fec:	460d      	mov	r5, r1
  400fee:	4604      	mov	r4, r0
  400ff0:	4690      	mov	r8, r2
  400ff2:	461f      	mov	r7, r3
  400ff4:	b116      	cbz	r6, 400ffc <setvbuf+0x18>
  400ff6:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  400ff8:	2b00      	cmp	r3, #0
  400ffa:	d03c      	beq.n	401076 <setvbuf+0x92>
  400ffc:	f1b8 0f02 	cmp.w	r8, #2
  401000:	d82f      	bhi.n	401062 <setvbuf+0x7e>
  401002:	2f00      	cmp	r7, #0
  401004:	db2d      	blt.n	401062 <setvbuf+0x7e>
  401006:	4621      	mov	r1, r4
  401008:	4630      	mov	r0, r6
  40100a:	f001 f9a1 	bl	402350 <_fflush_r>
  40100e:	89a1      	ldrh	r1, [r4, #12]
  401010:	2300      	movs	r3, #0
  401012:	6063      	str	r3, [r4, #4]
  401014:	61a3      	str	r3, [r4, #24]
  401016:	060b      	lsls	r3, r1, #24
  401018:	d427      	bmi.n	40106a <setvbuf+0x86>
  40101a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  40101e:	b289      	uxth	r1, r1
  401020:	f1b8 0f02 	cmp.w	r8, #2
  401024:	81a1      	strh	r1, [r4, #12]
  401026:	d02a      	beq.n	40107e <setvbuf+0x9a>
  401028:	2d00      	cmp	r5, #0
  40102a:	d036      	beq.n	40109a <setvbuf+0xb6>
  40102c:	f1b8 0f01 	cmp.w	r8, #1
  401030:	d011      	beq.n	401056 <setvbuf+0x72>
  401032:	b289      	uxth	r1, r1
  401034:	f001 0008 	and.w	r0, r1, #8
  401038:	4b27      	ldr	r3, [pc, #156]	; (4010d8 <setvbuf+0xf4>)
  40103a:	63f3      	str	r3, [r6, #60]	; 0x3c
  40103c:	b280      	uxth	r0, r0
  40103e:	6025      	str	r5, [r4, #0]
  401040:	6125      	str	r5, [r4, #16]
  401042:	6167      	str	r7, [r4, #20]
  401044:	b178      	cbz	r0, 401066 <setvbuf+0x82>
  401046:	f011 0f03 	tst.w	r1, #3
  40104a:	bf18      	it	ne
  40104c:	2700      	movne	r7, #0
  40104e:	60a7      	str	r7, [r4, #8]
  401050:	2000      	movs	r0, #0
  401052:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401056:	f041 0101 	orr.w	r1, r1, #1
  40105a:	427b      	negs	r3, r7
  40105c:	81a1      	strh	r1, [r4, #12]
  40105e:	61a3      	str	r3, [r4, #24]
  401060:	e7e7      	b.n	401032 <setvbuf+0x4e>
  401062:	f04f 30ff 	mov.w	r0, #4294967295
  401066:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40106a:	6921      	ldr	r1, [r4, #16]
  40106c:	4630      	mov	r0, r6
  40106e:	f001 fadb 	bl	402628 <_free_r>
  401072:	89a1      	ldrh	r1, [r4, #12]
  401074:	e7d1      	b.n	40101a <setvbuf+0x36>
  401076:	4630      	mov	r0, r6
  401078:	f001 f9fe 	bl	402478 <__sinit>
  40107c:	e7be      	b.n	400ffc <setvbuf+0x18>
  40107e:	2000      	movs	r0, #0
  401080:	f104 0343 	add.w	r3, r4, #67	; 0x43
  401084:	f041 0102 	orr.w	r1, r1, #2
  401088:	2500      	movs	r5, #0
  40108a:	2201      	movs	r2, #1
  40108c:	81a1      	strh	r1, [r4, #12]
  40108e:	60a5      	str	r5, [r4, #8]
  401090:	6023      	str	r3, [r4, #0]
  401092:	6123      	str	r3, [r4, #16]
  401094:	6162      	str	r2, [r4, #20]
  401096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40109a:	2f00      	cmp	r7, #0
  40109c:	bf08      	it	eq
  40109e:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  4010a2:	4638      	mov	r0, r7
  4010a4:	f001 fdc8 	bl	402c38 <malloc>
  4010a8:	4605      	mov	r5, r0
  4010aa:	b128      	cbz	r0, 4010b8 <setvbuf+0xd4>
  4010ac:	89a1      	ldrh	r1, [r4, #12]
  4010ae:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4010b2:	b289      	uxth	r1, r1
  4010b4:	81a1      	strh	r1, [r4, #12]
  4010b6:	e7b9      	b.n	40102c <setvbuf+0x48>
  4010b8:	f44f 6080 	mov.w	r0, #1024	; 0x400
  4010bc:	f001 fdbc 	bl	402c38 <malloc>
  4010c0:	4605      	mov	r5, r0
  4010c2:	b918      	cbnz	r0, 4010cc <setvbuf+0xe8>
  4010c4:	89a1      	ldrh	r1, [r4, #12]
  4010c6:	f04f 30ff 	mov.w	r0, #4294967295
  4010ca:	e7d9      	b.n	401080 <setvbuf+0x9c>
  4010cc:	f44f 6780 	mov.w	r7, #1024	; 0x400
  4010d0:	e7ec      	b.n	4010ac <setvbuf+0xc8>
  4010d2:	bf00      	nop
  4010d4:	20000430 	.word	0x20000430
  4010d8:	0040237d 	.word	0x0040237d
  4010dc:	00000000 	.word	0x00000000
  4010e0:	eba2 0003 	sub.w	r0, r2, r3
  4010e4:	4770      	bx	lr
  4010e6:	bf00      	nop

004010e8 <strcmp>:
  4010e8:	7802      	ldrb	r2, [r0, #0]
  4010ea:	780b      	ldrb	r3, [r1, #0]
  4010ec:	2a01      	cmp	r2, #1
  4010ee:	bf28      	it	cs
  4010f0:	429a      	cmpcs	r2, r3
  4010f2:	d1f5      	bne.n	4010e0 <setvbuf+0xfc>
  4010f4:	e96d 4504 	strd	r4, r5, [sp, #-16]!
  4010f8:	ea40 0401 	orr.w	r4, r0, r1
  4010fc:	e9cd 6702 	strd	r6, r7, [sp, #8]
  401100:	f06f 0c00 	mvn.w	ip, #0
  401104:	ea4f 7244 	mov.w	r2, r4, lsl #29
  401108:	b312      	cbz	r2, 401150 <strcmp+0x68>
  40110a:	ea80 0401 	eor.w	r4, r0, r1
  40110e:	f014 0f07 	tst.w	r4, #7
  401112:	d16a      	bne.n	4011ea <strcmp+0x102>
  401114:	f000 0407 	and.w	r4, r0, #7
  401118:	f020 0007 	bic.w	r0, r0, #7
  40111c:	f004 0503 	and.w	r5, r4, #3
  401120:	f021 0107 	bic.w	r1, r1, #7
  401124:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  401128:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  40112c:	f014 0f04 	tst.w	r4, #4
  401130:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  401134:	fa0c f405 	lsl.w	r4, ip, r5
  401138:	ea62 0204 	orn	r2, r2, r4
  40113c:	ea66 0604 	orn	r6, r6, r4
  401140:	d00a      	beq.n	401158 <strcmp+0x70>
  401142:	ea63 0304 	orn	r3, r3, r4
  401146:	4662      	mov	r2, ip
  401148:	ea67 0704 	orn	r7, r7, r4
  40114c:	4666      	mov	r6, ip
  40114e:	e003      	b.n	401158 <strcmp+0x70>
  401150:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  401154:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  401158:	fa82 f54c 	uadd8	r5, r2, ip
  40115c:	ea82 0406 	eor.w	r4, r2, r6
  401160:	faa4 f48c 	sel	r4, r4, ip
  401164:	bb6c      	cbnz	r4, 4011c2 <strcmp+0xda>
  401166:	fa83 f54c 	uadd8	r5, r3, ip
  40116a:	ea83 0507 	eor.w	r5, r3, r7
  40116e:	faa5 f58c 	sel	r5, r5, ip
  401172:	b995      	cbnz	r5, 40119a <strcmp+0xb2>
  401174:	e950 2302 	ldrd	r2, r3, [r0, #-8]
  401178:	e951 6702 	ldrd	r6, r7, [r1, #-8]
  40117c:	fa82 f54c 	uadd8	r5, r2, ip
  401180:	ea82 0406 	eor.w	r4, r2, r6
  401184:	faa4 f48c 	sel	r4, r4, ip
  401188:	fa83 f54c 	uadd8	r5, r3, ip
  40118c:	ea83 0507 	eor.w	r5, r3, r7
  401190:	faa5 f58c 	sel	r5, r5, ip
  401194:	4325      	orrs	r5, r4
  401196:	d0db      	beq.n	401150 <strcmp+0x68>
  401198:	b99c      	cbnz	r4, 4011c2 <strcmp+0xda>
  40119a:	ba2d      	rev	r5, r5
  40119c:	fab5 f485 	clz	r4, r5
  4011a0:	f024 0407 	bic.w	r4, r4, #7
  4011a4:	fa27 f104 	lsr.w	r1, r7, r4
  4011a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4011ac:	fa23 f304 	lsr.w	r3, r3, r4
  4011b0:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  4011b4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4011b8:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  4011bc:	eba0 0001 	sub.w	r0, r0, r1
  4011c0:	4770      	bx	lr
  4011c2:	ba24      	rev	r4, r4
  4011c4:	fab4 f484 	clz	r4, r4
  4011c8:	f024 0407 	bic.w	r4, r4, #7
  4011cc:	fa26 f104 	lsr.w	r1, r6, r4
  4011d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4011d4:	fa22 f204 	lsr.w	r2, r2, r4
  4011d8:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  4011dc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4011e0:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  4011e4:	eba0 0001 	sub.w	r0, r0, r1
  4011e8:	4770      	bx	lr
  4011ea:	f014 0f03 	tst.w	r4, #3
  4011ee:	d13c      	bne.n	40126a <strcmp+0x182>
  4011f0:	f010 0403 	ands.w	r4, r0, #3
  4011f4:	d128      	bne.n	401248 <strcmp+0x160>
  4011f6:	f850 2b08 	ldr.w	r2, [r0], #8
  4011fa:	f851 3b08 	ldr.w	r3, [r1], #8
  4011fe:	fa82 f54c 	uadd8	r5, r2, ip
  401202:	ea82 0503 	eor.w	r5, r2, r3
  401206:	faa5 f58c 	sel	r5, r5, ip
  40120a:	b95d      	cbnz	r5, 401224 <strcmp+0x13c>
  40120c:	f850 2c04 	ldr.w	r2, [r0, #-4]
  401210:	f851 3c04 	ldr.w	r3, [r1, #-4]
  401214:	fa82 f54c 	uadd8	r5, r2, ip
  401218:	ea82 0503 	eor.w	r5, r2, r3
  40121c:	faa5 f58c 	sel	r5, r5, ip
  401220:	2d00      	cmp	r5, #0
  401222:	d0e8      	beq.n	4011f6 <strcmp+0x10e>
  401224:	ba2d      	rev	r5, r5
  401226:	fab5 f485 	clz	r4, r5
  40122a:	f024 0407 	bic.w	r4, r4, #7
  40122e:	fa23 f104 	lsr.w	r1, r3, r4
  401232:	fa22 f204 	lsr.w	r2, r2, r4
  401236:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  40123a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40123e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  401242:	eba0 0001 	sub.w	r0, r0, r1
  401246:	4770      	bx	lr
  401248:	ea4f 04c4 	mov.w	r4, r4, lsl #3
  40124c:	f020 0003 	bic.w	r0, r0, #3
  401250:	f850 2b08 	ldr.w	r2, [r0], #8
  401254:	f021 0103 	bic.w	r1, r1, #3
  401258:	f851 3b08 	ldr.w	r3, [r1], #8
  40125c:	fa0c f404 	lsl.w	r4, ip, r4
  401260:	ea62 0204 	orn	r2, r2, r4
  401264:	ea63 0304 	orn	r3, r3, r4
  401268:	e7c9      	b.n	4011fe <strcmp+0x116>
  40126a:	f010 0403 	ands.w	r4, r0, #3
  40126e:	d01a      	beq.n	4012a6 <strcmp+0x1be>
  401270:	eba1 0104 	sub.w	r1, r1, r4
  401274:	f020 0003 	bic.w	r0, r0, #3
  401278:	07e4      	lsls	r4, r4, #31
  40127a:	f850 2b04 	ldr.w	r2, [r0], #4
  40127e:	d006      	beq.n	40128e <strcmp+0x1a6>
  401280:	d20f      	bcs.n	4012a2 <strcmp+0x1ba>
  401282:	788b      	ldrb	r3, [r1, #2]
  401284:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
  401288:	1ae4      	subs	r4, r4, r3
  40128a:	d106      	bne.n	40129a <strcmp+0x1b2>
  40128c:	b12b      	cbz	r3, 40129a <strcmp+0x1b2>
  40128e:	78cb      	ldrb	r3, [r1, #3]
  401290:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
  401294:	1ae4      	subs	r4, r4, r3
  401296:	d100      	bne.n	40129a <strcmp+0x1b2>
  401298:	b91b      	cbnz	r3, 4012a2 <strcmp+0x1ba>
  40129a:	4620      	mov	r0, r4
  40129c:	f85d 4b10 	ldr.w	r4, [sp], #16
  4012a0:	4770      	bx	lr
  4012a2:	f101 0104 	add.w	r1, r1, #4
  4012a6:	f850 2b04 	ldr.w	r2, [r0], #4
  4012aa:	07cc      	lsls	r4, r1, #31
  4012ac:	f021 0103 	bic.w	r1, r1, #3
  4012b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4012b4:	d848      	bhi.n	401348 <strcmp+0x260>
  4012b6:	d224      	bcs.n	401302 <strcmp+0x21a>
  4012b8:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
  4012bc:	fa82 f54c 	uadd8	r5, r2, ip
  4012c0:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
  4012c4:	faa5 f58c 	sel	r5, r5, ip
  4012c8:	d10a      	bne.n	4012e0 <strcmp+0x1f8>
  4012ca:	b965      	cbnz	r5, 4012e6 <strcmp+0x1fe>
  4012cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4012d0:	ea84 0402 	eor.w	r4, r4, r2
  4012d4:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
  4012d8:	d10e      	bne.n	4012f8 <strcmp+0x210>
  4012da:	f850 2b04 	ldr.w	r2, [r0], #4
  4012de:	e7eb      	b.n	4012b8 <strcmp+0x1d0>
  4012e0:	ea4f 2313 	mov.w	r3, r3, lsr #8
  4012e4:	e055      	b.n	401392 <strcmp+0x2aa>
  4012e6:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
  4012ea:	d14d      	bne.n	401388 <strcmp+0x2a0>
  4012ec:	7808      	ldrb	r0, [r1, #0]
  4012ee:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  4012f2:	f1c0 0000 	rsb	r0, r0, #0
  4012f6:	4770      	bx	lr
  4012f8:	ea4f 6212 	mov.w	r2, r2, lsr #24
  4012fc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  401300:	e047      	b.n	401392 <strcmp+0x2aa>
  401302:	ea02 441c 	and.w	r4, r2, ip, lsr #16
  401306:	fa82 f54c 	uadd8	r5, r2, ip
  40130a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
  40130e:	faa5 f58c 	sel	r5, r5, ip
  401312:	d10a      	bne.n	40132a <strcmp+0x242>
  401314:	b965      	cbnz	r5, 401330 <strcmp+0x248>
  401316:	f851 3b04 	ldr.w	r3, [r1], #4
  40131a:	ea84 0402 	eor.w	r4, r4, r2
  40131e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
  401322:	d10c      	bne.n	40133e <strcmp+0x256>
  401324:	f850 2b04 	ldr.w	r2, [r0], #4
  401328:	e7eb      	b.n	401302 <strcmp+0x21a>
  40132a:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40132e:	e030      	b.n	401392 <strcmp+0x2aa>
  401330:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
  401334:	d128      	bne.n	401388 <strcmp+0x2a0>
  401336:	880b      	ldrh	r3, [r1, #0]
  401338:	ea4f 4212 	mov.w	r2, r2, lsr #16
  40133c:	e029      	b.n	401392 <strcmp+0x2aa>
  40133e:	ea4f 4212 	mov.w	r2, r2, lsr #16
  401342:	ea03 431c 	and.w	r3, r3, ip, lsr #16
  401346:	e024      	b.n	401392 <strcmp+0x2aa>
  401348:	f002 04ff 	and.w	r4, r2, #255	; 0xff
  40134c:	fa82 f54c 	uadd8	r5, r2, ip
  401350:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
  401354:	faa5 f58c 	sel	r5, r5, ip
  401358:	d10a      	bne.n	401370 <strcmp+0x288>
  40135a:	b965      	cbnz	r5, 401376 <strcmp+0x28e>
  40135c:	f851 3b04 	ldr.w	r3, [r1], #4
  401360:	ea84 0402 	eor.w	r4, r4, r2
  401364:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
  401368:	d109      	bne.n	40137e <strcmp+0x296>
  40136a:	f850 2b04 	ldr.w	r2, [r0], #4
  40136e:	e7eb      	b.n	401348 <strcmp+0x260>
  401370:	ea4f 6313 	mov.w	r3, r3, lsr #24
  401374:	e00d      	b.n	401392 <strcmp+0x2aa>
  401376:	f015 0fff 	tst.w	r5, #255	; 0xff
  40137a:	d105      	bne.n	401388 <strcmp+0x2a0>
  40137c:	680b      	ldr	r3, [r1, #0]
  40137e:	ea4f 2212 	mov.w	r2, r2, lsr #8
  401382:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401386:	e004      	b.n	401392 <strcmp+0x2aa>
  401388:	f04f 0000 	mov.w	r0, #0
  40138c:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  401390:	4770      	bx	lr
  401392:	ba12      	rev	r2, r2
  401394:	ba1b      	rev	r3, r3
  401396:	fa82 f44c 	uadd8	r4, r2, ip
  40139a:	ea82 0403 	eor.w	r4, r2, r3
  40139e:	faa4 f58c 	sel	r5, r4, ip
  4013a2:	fab5 f485 	clz	r4, r5
  4013a6:	fa02 f204 	lsl.w	r2, r2, r4
  4013aa:	fa03 f304 	lsl.w	r3, r3, r4
  4013ae:	ea4f 6012 	mov.w	r0, r2, lsr #24
  4013b2:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  4013b6:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
  4013ba:	4770      	bx	lr

004013bc <strlen>:
  4013bc:	f020 0103 	bic.w	r1, r0, #3
  4013c0:	f010 0003 	ands.w	r0, r0, #3
  4013c4:	f1c0 0000 	rsb	r0, r0, #0
  4013c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4013cc:	f100 0c04 	add.w	ip, r0, #4
  4013d0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4013d4:	f06f 0200 	mvn.w	r2, #0
  4013d8:	bf1c      	itt	ne
  4013da:	fa22 f20c 	lsrne.w	r2, r2, ip
  4013de:	4313      	orrne	r3, r2
  4013e0:	f04f 0c01 	mov.w	ip, #1
  4013e4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4013e8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4013ec:	eba3 020c 	sub.w	r2, r3, ip
  4013f0:	ea22 0203 	bic.w	r2, r2, r3
  4013f4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4013f8:	bf04      	itt	eq
  4013fa:	f851 3b04 	ldreq.w	r3, [r1], #4
  4013fe:	3004      	addeq	r0, #4
  401400:	d0f4      	beq.n	4013ec <strlen+0x30>
  401402:	f1c2 0100 	rsb	r1, r2, #0
  401406:	ea02 0201 	and.w	r2, r2, r1
  40140a:	fab2 f282 	clz	r2, r2
  40140e:	f1c2 021f 	rsb	r2, r2, #31
  401412:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401416:	4770      	bx	lr

00401418 <__sprint_r.part.0>:
  401418:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40141a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40141e:	049c      	lsls	r4, r3, #18
  401420:	460f      	mov	r7, r1
  401422:	4692      	mov	sl, r2
  401424:	d52b      	bpl.n	40147e <__sprint_r.part.0+0x66>
  401426:	6893      	ldr	r3, [r2, #8]
  401428:	6812      	ldr	r2, [r2, #0]
  40142a:	b333      	cbz	r3, 40147a <__sprint_r.part.0+0x62>
  40142c:	4680      	mov	r8, r0
  40142e:	f102 0908 	add.w	r9, r2, #8
  401432:	e919 0060 	ldmdb	r9, {r5, r6}
  401436:	08b6      	lsrs	r6, r6, #2
  401438:	d017      	beq.n	40146a <__sprint_r.part.0+0x52>
  40143a:	3d04      	subs	r5, #4
  40143c:	2400      	movs	r4, #0
  40143e:	e001      	b.n	401444 <__sprint_r.part.0+0x2c>
  401440:	42a6      	cmp	r6, r4
  401442:	d010      	beq.n	401466 <__sprint_r.part.0+0x4e>
  401444:	4640      	mov	r0, r8
  401446:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40144a:	463a      	mov	r2, r7
  40144c:	f001 f88c 	bl	402568 <_fputwc_r>
  401450:	1c43      	adds	r3, r0, #1
  401452:	f104 0401 	add.w	r4, r4, #1
  401456:	d1f3      	bne.n	401440 <__sprint_r.part.0+0x28>
  401458:	2300      	movs	r3, #0
  40145a:	f8ca 3008 	str.w	r3, [sl, #8]
  40145e:	f8ca 3004 	str.w	r3, [sl, #4]
  401462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401466:	f8da 3008 	ldr.w	r3, [sl, #8]
  40146a:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40146e:	f8ca 3008 	str.w	r3, [sl, #8]
  401472:	f109 0908 	add.w	r9, r9, #8
  401476:	2b00      	cmp	r3, #0
  401478:	d1db      	bne.n	401432 <__sprint_r.part.0+0x1a>
  40147a:	2000      	movs	r0, #0
  40147c:	e7ec      	b.n	401458 <__sprint_r.part.0+0x40>
  40147e:	f001 f9ab 	bl	4027d8 <__sfvwrite_r>
  401482:	2300      	movs	r3, #0
  401484:	f8ca 3008 	str.w	r3, [sl, #8]
  401488:	f8ca 3004 	str.w	r3, [sl, #4]
  40148c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00401490 <_vfiprintf_r>:
  401490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401494:	b0ab      	sub	sp, #172	; 0xac
  401496:	461c      	mov	r4, r3
  401498:	9100      	str	r1, [sp, #0]
  40149a:	4693      	mov	fp, r2
  40149c:	9304      	str	r3, [sp, #16]
  40149e:	9001      	str	r0, [sp, #4]
  4014a0:	b118      	cbz	r0, 4014aa <_vfiprintf_r+0x1a>
  4014a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4014a4:	2b00      	cmp	r3, #0
  4014a6:	f000 80e3 	beq.w	401670 <_vfiprintf_r+0x1e0>
  4014aa:	9b00      	ldr	r3, [sp, #0]
  4014ac:	8999      	ldrh	r1, [r3, #12]
  4014ae:	b28a      	uxth	r2, r1
  4014b0:	0490      	lsls	r0, r2, #18
  4014b2:	d408      	bmi.n	4014c6 <_vfiprintf_r+0x36>
  4014b4:	4618      	mov	r0, r3
  4014b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  4014b8:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  4014bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4014c0:	8182      	strh	r2, [r0, #12]
  4014c2:	6643      	str	r3, [r0, #100]	; 0x64
  4014c4:	b292      	uxth	r2, r2
  4014c6:	0711      	lsls	r1, r2, #28
  4014c8:	f140 80b2 	bpl.w	401630 <_vfiprintf_r+0x1a0>
  4014cc:	9b00      	ldr	r3, [sp, #0]
  4014ce:	691b      	ldr	r3, [r3, #16]
  4014d0:	2b00      	cmp	r3, #0
  4014d2:	f000 80ad 	beq.w	401630 <_vfiprintf_r+0x1a0>
  4014d6:	f002 021a 	and.w	r2, r2, #26
  4014da:	2a0a      	cmp	r2, #10
  4014dc:	f000 80b4 	beq.w	401648 <_vfiprintf_r+0x1b8>
  4014e0:	2300      	movs	r3, #0
  4014e2:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  4014e6:	9309      	str	r3, [sp, #36]	; 0x24
  4014e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4014ea:	930e      	str	r3, [sp, #56]	; 0x38
  4014ec:	9302      	str	r3, [sp, #8]
  4014ee:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  4014f2:	4654      	mov	r4, sl
  4014f4:	f89b 3000 	ldrb.w	r3, [fp]
  4014f8:	2b00      	cmp	r3, #0
  4014fa:	f000 84a3 	beq.w	401e44 <_vfiprintf_r+0x9b4>
  4014fe:	2b25      	cmp	r3, #37	; 0x25
  401500:	f000 84a0 	beq.w	401e44 <_vfiprintf_r+0x9b4>
  401504:	465a      	mov	r2, fp
  401506:	e001      	b.n	40150c <_vfiprintf_r+0x7c>
  401508:	2b25      	cmp	r3, #37	; 0x25
  40150a:	d003      	beq.n	401514 <_vfiprintf_r+0x84>
  40150c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  401510:	2b00      	cmp	r3, #0
  401512:	d1f9      	bne.n	401508 <_vfiprintf_r+0x78>
  401514:	ebcb 0602 	rsb	r6, fp, r2
  401518:	4615      	mov	r5, r2
  40151a:	b196      	cbz	r6, 401542 <_vfiprintf_r+0xb2>
  40151c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40151e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401520:	f8c4 b000 	str.w	fp, [r4]
  401524:	3301      	adds	r3, #1
  401526:	4432      	add	r2, r6
  401528:	2b07      	cmp	r3, #7
  40152a:	6066      	str	r6, [r4, #4]
  40152c:	920f      	str	r2, [sp, #60]	; 0x3c
  40152e:	930e      	str	r3, [sp, #56]	; 0x38
  401530:	dd79      	ble.n	401626 <_vfiprintf_r+0x196>
  401532:	2a00      	cmp	r2, #0
  401534:	f040 84af 	bne.w	401e96 <_vfiprintf_r+0xa06>
  401538:	9b02      	ldr	r3, [sp, #8]
  40153a:	920e      	str	r2, [sp, #56]	; 0x38
  40153c:	4433      	add	r3, r6
  40153e:	4654      	mov	r4, sl
  401540:	9302      	str	r3, [sp, #8]
  401542:	782b      	ldrb	r3, [r5, #0]
  401544:	2b00      	cmp	r3, #0
  401546:	f000 8360 	beq.w	401c0a <_vfiprintf_r+0x77a>
  40154a:	2100      	movs	r1, #0
  40154c:	f04f 0300 	mov.w	r3, #0
  401550:	f04f 3cff 	mov.w	ip, #4294967295
  401554:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401558:	1c68      	adds	r0, r5, #1
  40155a:	786b      	ldrb	r3, [r5, #1]
  40155c:	4688      	mov	r8, r1
  40155e:	460d      	mov	r5, r1
  401560:	4666      	mov	r6, ip
  401562:	f100 0b01 	add.w	fp, r0, #1
  401566:	f1a3 0220 	sub.w	r2, r3, #32
  40156a:	2a58      	cmp	r2, #88	; 0x58
  40156c:	f200 82ab 	bhi.w	401ac6 <_vfiprintf_r+0x636>
  401570:	e8df f012 	tbh	[pc, r2, lsl #1]
  401574:	02a9029b 	.word	0x02a9029b
  401578:	02a302a9 	.word	0x02a302a9
  40157c:	02a902a9 	.word	0x02a902a9
  401580:	02a902a9 	.word	0x02a902a9
  401584:	02a902a9 	.word	0x02a902a9
  401588:	02620255 	.word	0x02620255
  40158c:	010d02a9 	.word	0x010d02a9
  401590:	02a9026e 	.word	0x02a9026e
  401594:	012f0129 	.word	0x012f0129
  401598:	012f012f 	.word	0x012f012f
  40159c:	012f012f 	.word	0x012f012f
  4015a0:	012f012f 	.word	0x012f012f
  4015a4:	012f012f 	.word	0x012f012f
  4015a8:	02a902a9 	.word	0x02a902a9
  4015ac:	02a902a9 	.word	0x02a902a9
  4015b0:	02a902a9 	.word	0x02a902a9
  4015b4:	02a902a9 	.word	0x02a902a9
  4015b8:	02a902a9 	.word	0x02a902a9
  4015bc:	02a9013d 	.word	0x02a9013d
  4015c0:	02a902a9 	.word	0x02a902a9
  4015c4:	02a902a9 	.word	0x02a902a9
  4015c8:	02a902a9 	.word	0x02a902a9
  4015cc:	02a902a9 	.word	0x02a902a9
  4015d0:	017402a9 	.word	0x017402a9
  4015d4:	02a902a9 	.word	0x02a902a9
  4015d8:	02a902a9 	.word	0x02a902a9
  4015dc:	018b02a9 	.word	0x018b02a9
  4015e0:	02a902a9 	.word	0x02a902a9
  4015e4:	02a901a3 	.word	0x02a901a3
  4015e8:	02a902a9 	.word	0x02a902a9
  4015ec:	02a902a9 	.word	0x02a902a9
  4015f0:	02a902a9 	.word	0x02a902a9
  4015f4:	02a902a9 	.word	0x02a902a9
  4015f8:	01c702a9 	.word	0x01c702a9
  4015fc:	02a901da 	.word	0x02a901da
  401600:	02a902a9 	.word	0x02a902a9
  401604:	01da0123 	.word	0x01da0123
  401608:	02a902a9 	.word	0x02a902a9
  40160c:	02a9024c 	.word	0x02a9024c
  401610:	0113028a 	.word	0x0113028a
  401614:	020701f3 	.word	0x020701f3
  401618:	020d02a9 	.word	0x020d02a9
  40161c:	008102a9 	.word	0x008102a9
  401620:	02a902a9 	.word	0x02a902a9
  401624:	0233      	.short	0x0233
  401626:	3408      	adds	r4, #8
  401628:	9b02      	ldr	r3, [sp, #8]
  40162a:	4433      	add	r3, r6
  40162c:	9302      	str	r3, [sp, #8]
  40162e:	e788      	b.n	401542 <_vfiprintf_r+0xb2>
  401630:	9801      	ldr	r0, [sp, #4]
  401632:	9900      	ldr	r1, [sp, #0]
  401634:	f000 fd70 	bl	402118 <__swsetup_r>
  401638:	b9a8      	cbnz	r0, 401666 <_vfiprintf_r+0x1d6>
  40163a:	9b00      	ldr	r3, [sp, #0]
  40163c:	899a      	ldrh	r2, [r3, #12]
  40163e:	f002 021a 	and.w	r2, r2, #26
  401642:	2a0a      	cmp	r2, #10
  401644:	f47f af4c 	bne.w	4014e0 <_vfiprintf_r+0x50>
  401648:	9b00      	ldr	r3, [sp, #0]
  40164a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  40164e:	2b00      	cmp	r3, #0
  401650:	f6ff af46 	blt.w	4014e0 <_vfiprintf_r+0x50>
  401654:	9801      	ldr	r0, [sp, #4]
  401656:	9900      	ldr	r1, [sp, #0]
  401658:	465a      	mov	r2, fp
  40165a:	4623      	mov	r3, r4
  40165c:	f000 fd20 	bl	4020a0 <__sbprintf>
  401660:	b02b      	add	sp, #172	; 0xac
  401662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401666:	f04f 30ff 	mov.w	r0, #4294967295
  40166a:	b02b      	add	sp, #172	; 0xac
  40166c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401670:	f000 ff02 	bl	402478 <__sinit>
  401674:	e719      	b.n	4014aa <_vfiprintf_r+0x1a>
  401676:	f018 0f20 	tst.w	r8, #32
  40167a:	9503      	str	r5, [sp, #12]
  40167c:	46b4      	mov	ip, r6
  40167e:	f000 810c 	beq.w	40189a <_vfiprintf_r+0x40a>
  401682:	9b04      	ldr	r3, [sp, #16]
  401684:	3307      	adds	r3, #7
  401686:	f023 0307 	bic.w	r3, r3, #7
  40168a:	f103 0208 	add.w	r2, r3, #8
  40168e:	e9d3 6700 	ldrd	r6, r7, [r3]
  401692:	9204      	str	r2, [sp, #16]
  401694:	2301      	movs	r3, #1
  401696:	f04f 0200 	mov.w	r2, #0
  40169a:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40169e:	46e1      	mov	r9, ip
  4016a0:	2500      	movs	r5, #0
  4016a2:	f1bc 0f00 	cmp.w	ip, #0
  4016a6:	bfa8      	it	ge
  4016a8:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  4016ac:	ea56 0207 	orrs.w	r2, r6, r7
  4016b0:	f040 80c4 	bne.w	40183c <_vfiprintf_r+0x3ac>
  4016b4:	f1bc 0f00 	cmp.w	ip, #0
  4016b8:	f000 8381 	beq.w	401dbe <_vfiprintf_r+0x92e>
  4016bc:	2b01      	cmp	r3, #1
  4016be:	f000 80c5 	beq.w	40184c <_vfiprintf_r+0x3bc>
  4016c2:	2b02      	cmp	r3, #2
  4016c4:	f000 8387 	beq.w	401dd6 <_vfiprintf_r+0x946>
  4016c8:	4651      	mov	r1, sl
  4016ca:	08f2      	lsrs	r2, r6, #3
  4016cc:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4016d0:	08f8      	lsrs	r0, r7, #3
  4016d2:	f006 0307 	and.w	r3, r6, #7
  4016d6:	4607      	mov	r7, r0
  4016d8:	4616      	mov	r6, r2
  4016da:	3330      	adds	r3, #48	; 0x30
  4016dc:	ea56 0207 	orrs.w	r2, r6, r7
  4016e0:	f801 3d01 	strb.w	r3, [r1, #-1]!
  4016e4:	d1f1      	bne.n	4016ca <_vfiprintf_r+0x23a>
  4016e6:	f018 0f01 	tst.w	r8, #1
  4016ea:	9107      	str	r1, [sp, #28]
  4016ec:	f040 83fc 	bne.w	401ee8 <_vfiprintf_r+0xa58>
  4016f0:	ebc1 090a 	rsb	r9, r1, sl
  4016f4:	45e1      	cmp	r9, ip
  4016f6:	464e      	mov	r6, r9
  4016f8:	bfb8      	it	lt
  4016fa:	4666      	movlt	r6, ip
  4016fc:	b105      	cbz	r5, 401700 <_vfiprintf_r+0x270>
  4016fe:	3601      	adds	r6, #1
  401700:	f018 0302 	ands.w	r3, r8, #2
  401704:	9305      	str	r3, [sp, #20]
  401706:	bf18      	it	ne
  401708:	3602      	addne	r6, #2
  40170a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  40170e:	9306      	str	r3, [sp, #24]
  401710:	f040 81fa 	bne.w	401b08 <_vfiprintf_r+0x678>
  401714:	9b03      	ldr	r3, [sp, #12]
  401716:	1b9d      	subs	r5, r3, r6
  401718:	2d00      	cmp	r5, #0
  40171a:	f340 81f5 	ble.w	401b08 <_vfiprintf_r+0x678>
  40171e:	2d10      	cmp	r5, #16
  401720:	f340 848c 	ble.w	40203c <_vfiprintf_r+0xbac>
  401724:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  401728:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40172a:	4fc6      	ldr	r7, [pc, #792]	; (401a44 <_vfiprintf_r+0x5b4>)
  40172c:	4620      	mov	r0, r4
  40172e:	2310      	movs	r3, #16
  401730:	4664      	mov	r4, ip
  401732:	4671      	mov	r1, lr
  401734:	4684      	mov	ip, r0
  401736:	e007      	b.n	401748 <_vfiprintf_r+0x2b8>
  401738:	f101 0e02 	add.w	lr, r1, #2
  40173c:	f10c 0c08 	add.w	ip, ip, #8
  401740:	4601      	mov	r1, r0
  401742:	3d10      	subs	r5, #16
  401744:	2d10      	cmp	r5, #16
  401746:	dd13      	ble.n	401770 <_vfiprintf_r+0x2e0>
  401748:	1c48      	adds	r0, r1, #1
  40174a:	3210      	adds	r2, #16
  40174c:	2807      	cmp	r0, #7
  40174e:	920f      	str	r2, [sp, #60]	; 0x3c
  401750:	f8cc 7000 	str.w	r7, [ip]
  401754:	f8cc 3004 	str.w	r3, [ip, #4]
  401758:	900e      	str	r0, [sp, #56]	; 0x38
  40175a:	dded      	ble.n	401738 <_vfiprintf_r+0x2a8>
  40175c:	2a00      	cmp	r2, #0
  40175e:	f040 81c3 	bne.w	401ae8 <_vfiprintf_r+0x658>
  401762:	3d10      	subs	r5, #16
  401764:	2d10      	cmp	r5, #16
  401766:	4611      	mov	r1, r2
  401768:	f04f 0e01 	mov.w	lr, #1
  40176c:	46d4      	mov	ip, sl
  40176e:	dceb      	bgt.n	401748 <_vfiprintf_r+0x2b8>
  401770:	4663      	mov	r3, ip
  401772:	4671      	mov	r1, lr
  401774:	46a4      	mov	ip, r4
  401776:	461c      	mov	r4, r3
  401778:	442a      	add	r2, r5
  40177a:	2907      	cmp	r1, #7
  40177c:	920f      	str	r2, [sp, #60]	; 0x3c
  40177e:	6027      	str	r7, [r4, #0]
  401780:	6065      	str	r5, [r4, #4]
  401782:	910e      	str	r1, [sp, #56]	; 0x38
  401784:	f300 8346 	bgt.w	401e14 <_vfiprintf_r+0x984>
  401788:	3408      	adds	r4, #8
  40178a:	1c48      	adds	r0, r1, #1
  40178c:	e1bf      	b.n	401b0e <_vfiprintf_r+0x67e>
  40178e:	4658      	mov	r0, fp
  401790:	f048 0804 	orr.w	r8, r8, #4
  401794:	f89b 3000 	ldrb.w	r3, [fp]
  401798:	e6e3      	b.n	401562 <_vfiprintf_r+0xd2>
  40179a:	f018 0320 	ands.w	r3, r8, #32
  40179e:	9503      	str	r5, [sp, #12]
  4017a0:	46b4      	mov	ip, r6
  4017a2:	d062      	beq.n	40186a <_vfiprintf_r+0x3da>
  4017a4:	9b04      	ldr	r3, [sp, #16]
  4017a6:	3307      	adds	r3, #7
  4017a8:	f023 0307 	bic.w	r3, r3, #7
  4017ac:	f103 0208 	add.w	r2, r3, #8
  4017b0:	e9d3 6700 	ldrd	r6, r7, [r3]
  4017b4:	9204      	str	r2, [sp, #16]
  4017b6:	2300      	movs	r3, #0
  4017b8:	e76d      	b.n	401696 <_vfiprintf_r+0x206>
  4017ba:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  4017be:	f89b 3000 	ldrb.w	r3, [fp]
  4017c2:	4658      	mov	r0, fp
  4017c4:	e6cd      	b.n	401562 <_vfiprintf_r+0xd2>
  4017c6:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  4017ca:	f89b 3000 	ldrb.w	r3, [fp]
  4017ce:	4658      	mov	r0, fp
  4017d0:	e6c7      	b.n	401562 <_vfiprintf_r+0xd2>
  4017d2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4017d6:	2500      	movs	r5, #0
  4017d8:	f81b 3b01 	ldrb.w	r3, [fp], #1
  4017dc:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4017e0:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  4017e4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4017e8:	2a09      	cmp	r2, #9
  4017ea:	d9f5      	bls.n	4017d8 <_vfiprintf_r+0x348>
  4017ec:	e6bb      	b.n	401566 <_vfiprintf_r+0xd6>
  4017ee:	f048 0810 	orr.w	r8, r8, #16
  4017f2:	f018 0f20 	tst.w	r8, #32
  4017f6:	9503      	str	r5, [sp, #12]
  4017f8:	46b4      	mov	ip, r6
  4017fa:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4017fe:	f000 809b 	beq.w	401938 <_vfiprintf_r+0x4a8>
  401802:	9904      	ldr	r1, [sp, #16]
  401804:	3107      	adds	r1, #7
  401806:	f021 0107 	bic.w	r1, r1, #7
  40180a:	e9d1 2300 	ldrd	r2, r3, [r1]
  40180e:	3108      	adds	r1, #8
  401810:	9104      	str	r1, [sp, #16]
  401812:	4616      	mov	r6, r2
  401814:	461f      	mov	r7, r3
  401816:	2a00      	cmp	r2, #0
  401818:	f173 0300 	sbcs.w	r3, r3, #0
  40181c:	f2c0 83a6 	blt.w	401f6c <_vfiprintf_r+0xadc>
  401820:	f1bc 0f00 	cmp.w	ip, #0
  401824:	bfa8      	it	ge
  401826:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  40182a:	ea56 0207 	orrs.w	r2, r6, r7
  40182e:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401832:	46e1      	mov	r9, ip
  401834:	f04f 0301 	mov.w	r3, #1
  401838:	f43f af3c 	beq.w	4016b4 <_vfiprintf_r+0x224>
  40183c:	2b01      	cmp	r3, #1
  40183e:	f47f af40 	bne.w	4016c2 <_vfiprintf_r+0x232>
  401842:	2f00      	cmp	r7, #0
  401844:	bf08      	it	eq
  401846:	2e0a      	cmpeq	r6, #10
  401848:	f080 8334 	bcs.w	401eb4 <_vfiprintf_r+0xa24>
  40184c:	ab2a      	add	r3, sp, #168	; 0xa8
  40184e:	3630      	adds	r6, #48	; 0x30
  401850:	f803 6d41 	strb.w	r6, [r3, #-65]!
  401854:	ebc3 090a 	rsb	r9, r3, sl
  401858:	9307      	str	r3, [sp, #28]
  40185a:	e74b      	b.n	4016f4 <_vfiprintf_r+0x264>
  40185c:	f048 0810 	orr.w	r8, r8, #16
  401860:	f018 0320 	ands.w	r3, r8, #32
  401864:	9503      	str	r5, [sp, #12]
  401866:	46b4      	mov	ip, r6
  401868:	d19c      	bne.n	4017a4 <_vfiprintf_r+0x314>
  40186a:	f018 0210 	ands.w	r2, r8, #16
  40186e:	f040 82f7 	bne.w	401e60 <_vfiprintf_r+0x9d0>
  401872:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  401876:	f000 82f3 	beq.w	401e60 <_vfiprintf_r+0x9d0>
  40187a:	9904      	ldr	r1, [sp, #16]
  40187c:	4613      	mov	r3, r2
  40187e:	460a      	mov	r2, r1
  401880:	3204      	adds	r2, #4
  401882:	880e      	ldrh	r6, [r1, #0]
  401884:	9204      	str	r2, [sp, #16]
  401886:	2700      	movs	r7, #0
  401888:	e705      	b.n	401696 <_vfiprintf_r+0x206>
  40188a:	f048 0810 	orr.w	r8, r8, #16
  40188e:	f018 0f20 	tst.w	r8, #32
  401892:	9503      	str	r5, [sp, #12]
  401894:	46b4      	mov	ip, r6
  401896:	f47f aef4 	bne.w	401682 <_vfiprintf_r+0x1f2>
  40189a:	9a04      	ldr	r2, [sp, #16]
  40189c:	f018 0f10 	tst.w	r8, #16
  4018a0:	4613      	mov	r3, r2
  4018a2:	f040 82e4 	bne.w	401e6e <_vfiprintf_r+0x9de>
  4018a6:	f018 0f40 	tst.w	r8, #64	; 0x40
  4018aa:	f000 82e0 	beq.w	401e6e <_vfiprintf_r+0x9de>
  4018ae:	8816      	ldrh	r6, [r2, #0]
  4018b0:	3204      	adds	r2, #4
  4018b2:	2700      	movs	r7, #0
  4018b4:	2301      	movs	r3, #1
  4018b6:	9204      	str	r2, [sp, #16]
  4018b8:	e6ed      	b.n	401696 <_vfiprintf_r+0x206>
  4018ba:	4a63      	ldr	r2, [pc, #396]	; (401a48 <_vfiprintf_r+0x5b8>)
  4018bc:	9503      	str	r5, [sp, #12]
  4018be:	f018 0f20 	tst.w	r8, #32
  4018c2:	46b4      	mov	ip, r6
  4018c4:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4018c8:	9209      	str	r2, [sp, #36]	; 0x24
  4018ca:	f000 8090 	beq.w	4019ee <_vfiprintf_r+0x55e>
  4018ce:	9a04      	ldr	r2, [sp, #16]
  4018d0:	3207      	adds	r2, #7
  4018d2:	f022 0207 	bic.w	r2, r2, #7
  4018d6:	e9d2 6700 	ldrd	r6, r7, [r2]
  4018da:	f102 0108 	add.w	r1, r2, #8
  4018de:	9104      	str	r1, [sp, #16]
  4018e0:	f018 0f01 	tst.w	r8, #1
  4018e4:	f000 8290 	beq.w	401e08 <_vfiprintf_r+0x978>
  4018e8:	ea56 0207 	orrs.w	r2, r6, r7
  4018ec:	f000 828c 	beq.w	401e08 <_vfiprintf_r+0x978>
  4018f0:	2230      	movs	r2, #48	; 0x30
  4018f2:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  4018f6:	f048 0802 	orr.w	r8, r8, #2
  4018fa:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  4018fe:	2302      	movs	r3, #2
  401900:	e6c9      	b.n	401696 <_vfiprintf_r+0x206>
  401902:	9a04      	ldr	r2, [sp, #16]
  401904:	9503      	str	r5, [sp, #12]
  401906:	6813      	ldr	r3, [r2, #0]
  401908:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40190c:	4613      	mov	r3, r2
  40190e:	3304      	adds	r3, #4
  401910:	2601      	movs	r6, #1
  401912:	f04f 0100 	mov.w	r1, #0
  401916:	9304      	str	r3, [sp, #16]
  401918:	ab10      	add	r3, sp, #64	; 0x40
  40191a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40191e:	46b1      	mov	r9, r6
  401920:	9307      	str	r3, [sp, #28]
  401922:	f04f 0c00 	mov.w	ip, #0
  401926:	e6eb      	b.n	401700 <_vfiprintf_r+0x270>
  401928:	f018 0f20 	tst.w	r8, #32
  40192c:	9503      	str	r5, [sp, #12]
  40192e:	46b4      	mov	ip, r6
  401930:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401934:	f47f af65 	bne.w	401802 <_vfiprintf_r+0x372>
  401938:	f018 0f10 	tst.w	r8, #16
  40193c:	f040 82a2 	bne.w	401e84 <_vfiprintf_r+0x9f4>
  401940:	f018 0f40 	tst.w	r8, #64	; 0x40
  401944:	f000 829e 	beq.w	401e84 <_vfiprintf_r+0x9f4>
  401948:	9904      	ldr	r1, [sp, #16]
  40194a:	f9b1 6000 	ldrsh.w	r6, [r1]
  40194e:	3104      	adds	r1, #4
  401950:	17f7      	asrs	r7, r6, #31
  401952:	4632      	mov	r2, r6
  401954:	463b      	mov	r3, r7
  401956:	9104      	str	r1, [sp, #16]
  401958:	e75d      	b.n	401816 <_vfiprintf_r+0x386>
  40195a:	9904      	ldr	r1, [sp, #16]
  40195c:	9503      	str	r5, [sp, #12]
  40195e:	2330      	movs	r3, #48	; 0x30
  401960:	460a      	mov	r2, r1
  401962:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  401966:	2378      	movs	r3, #120	; 0x78
  401968:	3204      	adds	r2, #4
  40196a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40196e:	4b37      	ldr	r3, [pc, #220]	; (401a4c <_vfiprintf_r+0x5bc>)
  401970:	9309      	str	r3, [sp, #36]	; 0x24
  401972:	46b4      	mov	ip, r6
  401974:	f048 0802 	orr.w	r8, r8, #2
  401978:	680e      	ldr	r6, [r1, #0]
  40197a:	9204      	str	r2, [sp, #16]
  40197c:	2700      	movs	r7, #0
  40197e:	2302      	movs	r3, #2
  401980:	e689      	b.n	401696 <_vfiprintf_r+0x206>
  401982:	f048 0820 	orr.w	r8, r8, #32
  401986:	f89b 3000 	ldrb.w	r3, [fp]
  40198a:	4658      	mov	r0, fp
  40198c:	e5e9      	b.n	401562 <_vfiprintf_r+0xd2>
  40198e:	9a04      	ldr	r2, [sp, #16]
  401990:	9503      	str	r5, [sp, #12]
  401992:	6813      	ldr	r3, [r2, #0]
  401994:	9307      	str	r3, [sp, #28]
  401996:	f04f 0100 	mov.w	r1, #0
  40199a:	46b4      	mov	ip, r6
  40199c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4019a0:	1d16      	adds	r6, r2, #4
  4019a2:	2b00      	cmp	r3, #0
  4019a4:	f000 8350 	beq.w	402048 <_vfiprintf_r+0xbb8>
  4019a8:	f1bc 0f00 	cmp.w	ip, #0
  4019ac:	f2c0 832a 	blt.w	402004 <_vfiprintf_r+0xb74>
  4019b0:	9d07      	ldr	r5, [sp, #28]
  4019b2:	f8cd c010 	str.w	ip, [sp, #16]
  4019b6:	4662      	mov	r2, ip
  4019b8:	4628      	mov	r0, r5
  4019ba:	2100      	movs	r1, #0
  4019bc:	f001 fbd6 	bl	40316c <memchr>
  4019c0:	f8dd c010 	ldr.w	ip, [sp, #16]
  4019c4:	2800      	cmp	r0, #0
  4019c6:	f000 8350 	beq.w	40206a <_vfiprintf_r+0xbda>
  4019ca:	ebc5 0900 	rsb	r9, r5, r0
  4019ce:	9604      	str	r6, [sp, #16]
  4019d0:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  4019d4:	f04f 0c00 	mov.w	ip, #0
  4019d8:	e68c      	b.n	4016f4 <_vfiprintf_r+0x264>
  4019da:	4a1c      	ldr	r2, [pc, #112]	; (401a4c <_vfiprintf_r+0x5bc>)
  4019dc:	9503      	str	r5, [sp, #12]
  4019de:	f018 0f20 	tst.w	r8, #32
  4019e2:	46b4      	mov	ip, r6
  4019e4:	9209      	str	r2, [sp, #36]	; 0x24
  4019e6:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4019ea:	f47f af70 	bne.w	4018ce <_vfiprintf_r+0x43e>
  4019ee:	9904      	ldr	r1, [sp, #16]
  4019f0:	f018 0f10 	tst.w	r8, #16
  4019f4:	460a      	mov	r2, r1
  4019f6:	f040 8240 	bne.w	401e7a <_vfiprintf_r+0x9ea>
  4019fa:	f018 0f40 	tst.w	r8, #64	; 0x40
  4019fe:	f000 823c 	beq.w	401e7a <_vfiprintf_r+0x9ea>
  401a02:	3204      	adds	r2, #4
  401a04:	880e      	ldrh	r6, [r1, #0]
  401a06:	9204      	str	r2, [sp, #16]
  401a08:	2700      	movs	r7, #0
  401a0a:	e769      	b.n	4018e0 <_vfiprintf_r+0x450>
  401a0c:	f89b 3000 	ldrb.w	r3, [fp]
  401a10:	2b6c      	cmp	r3, #108	; 0x6c
  401a12:	f000 82ea 	beq.w	401fea <_vfiprintf_r+0xb5a>
  401a16:	f048 0810 	orr.w	r8, r8, #16
  401a1a:	4658      	mov	r0, fp
  401a1c:	e5a1      	b.n	401562 <_vfiprintf_r+0xd2>
  401a1e:	9a04      	ldr	r2, [sp, #16]
  401a20:	6815      	ldr	r5, [r2, #0]
  401a22:	4613      	mov	r3, r2
  401a24:	2d00      	cmp	r5, #0
  401a26:	f103 0304 	add.w	r3, r3, #4
  401a2a:	f2c0 82e6 	blt.w	401ffa <_vfiprintf_r+0xb6a>
  401a2e:	9304      	str	r3, [sp, #16]
  401a30:	f89b 3000 	ldrb.w	r3, [fp]
  401a34:	4658      	mov	r0, fp
  401a36:	e594      	b.n	401562 <_vfiprintf_r+0xd2>
  401a38:	f89b 3000 	ldrb.w	r3, [fp]
  401a3c:	4658      	mov	r0, fp
  401a3e:	212b      	movs	r1, #43	; 0x2b
  401a40:	e58f      	b.n	401562 <_vfiprintf_r+0xd2>
  401a42:	bf00      	nop
  401a44:	004042b4 	.word	0x004042b4
  401a48:	00404284 	.word	0x00404284
  401a4c:	00404298 	.word	0x00404298
  401a50:	f89b 3000 	ldrb.w	r3, [fp]
  401a54:	2b2a      	cmp	r3, #42	; 0x2a
  401a56:	f10b 0001 	add.w	r0, fp, #1
  401a5a:	f000 830f 	beq.w	40207c <_vfiprintf_r+0xbec>
  401a5e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401a62:	2a09      	cmp	r2, #9
  401a64:	4683      	mov	fp, r0
  401a66:	f04f 0600 	mov.w	r6, #0
  401a6a:	f63f ad7c 	bhi.w	401566 <_vfiprintf_r+0xd6>
  401a6e:	f81b 3b01 	ldrb.w	r3, [fp], #1
  401a72:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401a76:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  401a7a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401a7e:	2a09      	cmp	r2, #9
  401a80:	d9f5      	bls.n	401a6e <_vfiprintf_r+0x5de>
  401a82:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  401a86:	e56e      	b.n	401566 <_vfiprintf_r+0xd6>
  401a88:	f018 0f20 	tst.w	r8, #32
  401a8c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401a90:	f000 8283 	beq.w	401f9a <_vfiprintf_r+0xb0a>
  401a94:	9a04      	ldr	r2, [sp, #16]
  401a96:	9902      	ldr	r1, [sp, #8]
  401a98:	6813      	ldr	r3, [r2, #0]
  401a9a:	17cf      	asrs	r7, r1, #31
  401a9c:	4608      	mov	r0, r1
  401a9e:	3204      	adds	r2, #4
  401aa0:	4639      	mov	r1, r7
  401aa2:	9204      	str	r2, [sp, #16]
  401aa4:	e9c3 0100 	strd	r0, r1, [r3]
  401aa8:	e524      	b.n	4014f4 <_vfiprintf_r+0x64>
  401aaa:	4658      	mov	r0, fp
  401aac:	f89b 3000 	ldrb.w	r3, [fp]
  401ab0:	2900      	cmp	r1, #0
  401ab2:	f47f ad56 	bne.w	401562 <_vfiprintf_r+0xd2>
  401ab6:	2120      	movs	r1, #32
  401ab8:	e553      	b.n	401562 <_vfiprintf_r+0xd2>
  401aba:	f048 0801 	orr.w	r8, r8, #1
  401abe:	4658      	mov	r0, fp
  401ac0:	f89b 3000 	ldrb.w	r3, [fp]
  401ac4:	e54d      	b.n	401562 <_vfiprintf_r+0xd2>
  401ac6:	9503      	str	r5, [sp, #12]
  401ac8:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401acc:	2b00      	cmp	r3, #0
  401ace:	f000 809c 	beq.w	401c0a <_vfiprintf_r+0x77a>
  401ad2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401ad6:	f04f 0300 	mov.w	r3, #0
  401ada:	2601      	movs	r6, #1
  401adc:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401ae0:	ab10      	add	r3, sp, #64	; 0x40
  401ae2:	46b1      	mov	r9, r6
  401ae4:	9307      	str	r3, [sp, #28]
  401ae6:	e71c      	b.n	401922 <_vfiprintf_r+0x492>
  401ae8:	9801      	ldr	r0, [sp, #4]
  401aea:	9900      	ldr	r1, [sp, #0]
  401aec:	9308      	str	r3, [sp, #32]
  401aee:	aa0d      	add	r2, sp, #52	; 0x34
  401af0:	f7ff fc92 	bl	401418 <__sprint_r.part.0>
  401af4:	2800      	cmp	r0, #0
  401af6:	f040 808f 	bne.w	401c18 <_vfiprintf_r+0x788>
  401afa:	990e      	ldr	r1, [sp, #56]	; 0x38
  401afc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401afe:	9b08      	ldr	r3, [sp, #32]
  401b00:	f101 0e01 	add.w	lr, r1, #1
  401b04:	46d4      	mov	ip, sl
  401b06:	e61c      	b.n	401742 <_vfiprintf_r+0x2b2>
  401b08:	990e      	ldr	r1, [sp, #56]	; 0x38
  401b0a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401b0c:	1c48      	adds	r0, r1, #1
  401b0e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401b12:	b16b      	cbz	r3, 401b30 <_vfiprintf_r+0x6a0>
  401b14:	3201      	adds	r2, #1
  401b16:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  401b1a:	2101      	movs	r1, #1
  401b1c:	2807      	cmp	r0, #7
  401b1e:	920f      	str	r2, [sp, #60]	; 0x3c
  401b20:	900e      	str	r0, [sp, #56]	; 0x38
  401b22:	6023      	str	r3, [r4, #0]
  401b24:	6061      	str	r1, [r4, #4]
  401b26:	f300 8134 	bgt.w	401d92 <_vfiprintf_r+0x902>
  401b2a:	4601      	mov	r1, r0
  401b2c:	3408      	adds	r4, #8
  401b2e:	3001      	adds	r0, #1
  401b30:	9b05      	ldr	r3, [sp, #20]
  401b32:	b163      	cbz	r3, 401b4e <_vfiprintf_r+0x6be>
  401b34:	3202      	adds	r2, #2
  401b36:	a90c      	add	r1, sp, #48	; 0x30
  401b38:	2302      	movs	r3, #2
  401b3a:	2807      	cmp	r0, #7
  401b3c:	920f      	str	r2, [sp, #60]	; 0x3c
  401b3e:	900e      	str	r0, [sp, #56]	; 0x38
  401b40:	e884 000a 	stmia.w	r4, {r1, r3}
  401b44:	f300 8134 	bgt.w	401db0 <_vfiprintf_r+0x920>
  401b48:	4601      	mov	r1, r0
  401b4a:	3408      	adds	r4, #8
  401b4c:	3001      	adds	r0, #1
  401b4e:	9b06      	ldr	r3, [sp, #24]
  401b50:	2b80      	cmp	r3, #128	; 0x80
  401b52:	f000 80d4 	beq.w	401cfe <_vfiprintf_r+0x86e>
  401b56:	ebc9 070c 	rsb	r7, r9, ip
  401b5a:	2f00      	cmp	r7, #0
  401b5c:	dd2b      	ble.n	401bb6 <_vfiprintf_r+0x726>
  401b5e:	2f10      	cmp	r7, #16
  401b60:	4daa      	ldr	r5, [pc, #680]	; (401e0c <_vfiprintf_r+0x97c>)
  401b62:	dd1f      	ble.n	401ba4 <_vfiprintf_r+0x714>
  401b64:	46a6      	mov	lr, r4
  401b66:	2310      	movs	r3, #16
  401b68:	9c01      	ldr	r4, [sp, #4]
  401b6a:	e007      	b.n	401b7c <_vfiprintf_r+0x6ec>
  401b6c:	f101 0c02 	add.w	ip, r1, #2
  401b70:	f10e 0e08 	add.w	lr, lr, #8
  401b74:	4601      	mov	r1, r0
  401b76:	3f10      	subs	r7, #16
  401b78:	2f10      	cmp	r7, #16
  401b7a:	dd11      	ble.n	401ba0 <_vfiprintf_r+0x710>
  401b7c:	1c48      	adds	r0, r1, #1
  401b7e:	3210      	adds	r2, #16
  401b80:	2807      	cmp	r0, #7
  401b82:	920f      	str	r2, [sp, #60]	; 0x3c
  401b84:	f8ce 5000 	str.w	r5, [lr]
  401b88:	f8ce 3004 	str.w	r3, [lr, #4]
  401b8c:	900e      	str	r0, [sp, #56]	; 0x38
  401b8e:	dded      	ble.n	401b6c <_vfiprintf_r+0x6dc>
  401b90:	bb6a      	cbnz	r2, 401bee <_vfiprintf_r+0x75e>
  401b92:	3f10      	subs	r7, #16
  401b94:	2f10      	cmp	r7, #16
  401b96:	f04f 0c01 	mov.w	ip, #1
  401b9a:	4611      	mov	r1, r2
  401b9c:	46d6      	mov	lr, sl
  401b9e:	dced      	bgt.n	401b7c <_vfiprintf_r+0x6ec>
  401ba0:	4674      	mov	r4, lr
  401ba2:	4660      	mov	r0, ip
  401ba4:	443a      	add	r2, r7
  401ba6:	2807      	cmp	r0, #7
  401ba8:	920f      	str	r2, [sp, #60]	; 0x3c
  401baa:	e884 00a0 	stmia.w	r4, {r5, r7}
  401bae:	900e      	str	r0, [sp, #56]	; 0x38
  401bb0:	dc3b      	bgt.n	401c2a <_vfiprintf_r+0x79a>
  401bb2:	3408      	adds	r4, #8
  401bb4:	3001      	adds	r0, #1
  401bb6:	eb02 0309 	add.w	r3, r2, r9
  401bba:	9a07      	ldr	r2, [sp, #28]
  401bbc:	930f      	str	r3, [sp, #60]	; 0x3c
  401bbe:	2807      	cmp	r0, #7
  401bc0:	e884 0204 	stmia.w	r4, {r2, r9}
  401bc4:	900e      	str	r0, [sp, #56]	; 0x38
  401bc6:	dd3d      	ble.n	401c44 <_vfiprintf_r+0x7b4>
  401bc8:	2b00      	cmp	r3, #0
  401bca:	f040 813e 	bne.w	401e4a <_vfiprintf_r+0x9ba>
  401bce:	f018 0f04 	tst.w	r8, #4
  401bd2:	930e      	str	r3, [sp, #56]	; 0x38
  401bd4:	f040 812f 	bne.w	401e36 <_vfiprintf_r+0x9a6>
  401bd8:	9b02      	ldr	r3, [sp, #8]
  401bda:	9a03      	ldr	r2, [sp, #12]
  401bdc:	4296      	cmp	r6, r2
  401bde:	bfac      	ite	ge
  401be0:	199b      	addge	r3, r3, r6
  401be2:	189b      	addlt	r3, r3, r2
  401be4:	9302      	str	r3, [sp, #8]
  401be6:	2300      	movs	r3, #0
  401be8:	930e      	str	r3, [sp, #56]	; 0x38
  401bea:	4654      	mov	r4, sl
  401bec:	e482      	b.n	4014f4 <_vfiprintf_r+0x64>
  401bee:	4620      	mov	r0, r4
  401bf0:	9900      	ldr	r1, [sp, #0]
  401bf2:	9305      	str	r3, [sp, #20]
  401bf4:	aa0d      	add	r2, sp, #52	; 0x34
  401bf6:	f7ff fc0f 	bl	401418 <__sprint_r.part.0>
  401bfa:	b968      	cbnz	r0, 401c18 <_vfiprintf_r+0x788>
  401bfc:	990e      	ldr	r1, [sp, #56]	; 0x38
  401bfe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c00:	9b05      	ldr	r3, [sp, #20]
  401c02:	f101 0c01 	add.w	ip, r1, #1
  401c06:	46d6      	mov	lr, sl
  401c08:	e7b5      	b.n	401b76 <_vfiprintf_r+0x6e6>
  401c0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401c0c:	b123      	cbz	r3, 401c18 <_vfiprintf_r+0x788>
  401c0e:	9801      	ldr	r0, [sp, #4]
  401c10:	9900      	ldr	r1, [sp, #0]
  401c12:	aa0d      	add	r2, sp, #52	; 0x34
  401c14:	f7ff fc00 	bl	401418 <__sprint_r.part.0>
  401c18:	9b00      	ldr	r3, [sp, #0]
  401c1a:	899b      	ldrh	r3, [r3, #12]
  401c1c:	065b      	lsls	r3, r3, #25
  401c1e:	f53f ad22 	bmi.w	401666 <_vfiprintf_r+0x1d6>
  401c22:	9802      	ldr	r0, [sp, #8]
  401c24:	b02b      	add	sp, #172	; 0xac
  401c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c2a:	2a00      	cmp	r2, #0
  401c2c:	f040 8191 	bne.w	401f52 <_vfiprintf_r+0xac2>
  401c30:	2201      	movs	r2, #1
  401c32:	9907      	ldr	r1, [sp, #28]
  401c34:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  401c38:	464b      	mov	r3, r9
  401c3a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401c3e:	911a      	str	r1, [sp, #104]	; 0x68
  401c40:	920e      	str	r2, [sp, #56]	; 0x38
  401c42:	4654      	mov	r4, sl
  401c44:	f104 0208 	add.w	r2, r4, #8
  401c48:	f018 0f04 	tst.w	r8, #4
  401c4c:	d039      	beq.n	401cc2 <_vfiprintf_r+0x832>
  401c4e:	9903      	ldr	r1, [sp, #12]
  401c50:	1b8d      	subs	r5, r1, r6
  401c52:	2d00      	cmp	r5, #0
  401c54:	dd35      	ble.n	401cc2 <_vfiprintf_r+0x832>
  401c56:	2d10      	cmp	r5, #16
  401c58:	f340 8202 	ble.w	402060 <_vfiprintf_r+0xbd0>
  401c5c:	980e      	ldr	r0, [sp, #56]	; 0x38
  401c5e:	4f6c      	ldr	r7, [pc, #432]	; (401e10 <_vfiprintf_r+0x980>)
  401c60:	f8dd 8004 	ldr.w	r8, [sp, #4]
  401c64:	f8dd 9000 	ldr.w	r9, [sp]
  401c68:	2410      	movs	r4, #16
  401c6a:	e006      	b.n	401c7a <_vfiprintf_r+0x7ea>
  401c6c:	f100 0e02 	add.w	lr, r0, #2
  401c70:	3208      	adds	r2, #8
  401c72:	4608      	mov	r0, r1
  401c74:	3d10      	subs	r5, #16
  401c76:	2d10      	cmp	r5, #16
  401c78:	dd10      	ble.n	401c9c <_vfiprintf_r+0x80c>
  401c7a:	1c41      	adds	r1, r0, #1
  401c7c:	3310      	adds	r3, #16
  401c7e:	2907      	cmp	r1, #7
  401c80:	930f      	str	r3, [sp, #60]	; 0x3c
  401c82:	6017      	str	r7, [r2, #0]
  401c84:	6054      	str	r4, [r2, #4]
  401c86:	910e      	str	r1, [sp, #56]	; 0x38
  401c88:	ddf0      	ble.n	401c6c <_vfiprintf_r+0x7dc>
  401c8a:	2b00      	cmp	r3, #0
  401c8c:	d12a      	bne.n	401ce4 <_vfiprintf_r+0x854>
  401c8e:	3d10      	subs	r5, #16
  401c90:	2d10      	cmp	r5, #16
  401c92:	f04f 0e01 	mov.w	lr, #1
  401c96:	4618      	mov	r0, r3
  401c98:	4652      	mov	r2, sl
  401c9a:	dcee      	bgt.n	401c7a <_vfiprintf_r+0x7ea>
  401c9c:	442b      	add	r3, r5
  401c9e:	f1be 0f07 	cmp.w	lr, #7
  401ca2:	930f      	str	r3, [sp, #60]	; 0x3c
  401ca4:	6017      	str	r7, [r2, #0]
  401ca6:	6055      	str	r5, [r2, #4]
  401ca8:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401cac:	dd09      	ble.n	401cc2 <_vfiprintf_r+0x832>
  401cae:	2b00      	cmp	r3, #0
  401cb0:	d092      	beq.n	401bd8 <_vfiprintf_r+0x748>
  401cb2:	9801      	ldr	r0, [sp, #4]
  401cb4:	9900      	ldr	r1, [sp, #0]
  401cb6:	aa0d      	add	r2, sp, #52	; 0x34
  401cb8:	f7ff fbae 	bl	401418 <__sprint_r.part.0>
  401cbc:	2800      	cmp	r0, #0
  401cbe:	d1ab      	bne.n	401c18 <_vfiprintf_r+0x788>
  401cc0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401cc2:	9a02      	ldr	r2, [sp, #8]
  401cc4:	9903      	ldr	r1, [sp, #12]
  401cc6:	428e      	cmp	r6, r1
  401cc8:	bfac      	ite	ge
  401cca:	1992      	addge	r2, r2, r6
  401ccc:	1852      	addlt	r2, r2, r1
  401cce:	9202      	str	r2, [sp, #8]
  401cd0:	2b00      	cmp	r3, #0
  401cd2:	d088      	beq.n	401be6 <_vfiprintf_r+0x756>
  401cd4:	9801      	ldr	r0, [sp, #4]
  401cd6:	9900      	ldr	r1, [sp, #0]
  401cd8:	aa0d      	add	r2, sp, #52	; 0x34
  401cda:	f7ff fb9d 	bl	401418 <__sprint_r.part.0>
  401cde:	2800      	cmp	r0, #0
  401ce0:	d081      	beq.n	401be6 <_vfiprintf_r+0x756>
  401ce2:	e799      	b.n	401c18 <_vfiprintf_r+0x788>
  401ce4:	4640      	mov	r0, r8
  401ce6:	4649      	mov	r1, r9
  401ce8:	aa0d      	add	r2, sp, #52	; 0x34
  401cea:	f7ff fb95 	bl	401418 <__sprint_r.part.0>
  401cee:	2800      	cmp	r0, #0
  401cf0:	d192      	bne.n	401c18 <_vfiprintf_r+0x788>
  401cf2:	980e      	ldr	r0, [sp, #56]	; 0x38
  401cf4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401cf6:	f100 0e01 	add.w	lr, r0, #1
  401cfa:	4652      	mov	r2, sl
  401cfc:	e7ba      	b.n	401c74 <_vfiprintf_r+0x7e4>
  401cfe:	9b03      	ldr	r3, [sp, #12]
  401d00:	1b9f      	subs	r7, r3, r6
  401d02:	2f00      	cmp	r7, #0
  401d04:	f77f af27 	ble.w	401b56 <_vfiprintf_r+0x6c6>
  401d08:	2f10      	cmp	r7, #16
  401d0a:	4d40      	ldr	r5, [pc, #256]	; (401e0c <_vfiprintf_r+0x97c>)
  401d0c:	f340 81b4 	ble.w	402078 <_vfiprintf_r+0xbe8>
  401d10:	4620      	mov	r0, r4
  401d12:	2310      	movs	r3, #16
  401d14:	4664      	mov	r4, ip
  401d16:	4684      	mov	ip, r0
  401d18:	e007      	b.n	401d2a <_vfiprintf_r+0x89a>
  401d1a:	f101 0e02 	add.w	lr, r1, #2
  401d1e:	f10c 0c08 	add.w	ip, ip, #8
  401d22:	4601      	mov	r1, r0
  401d24:	3f10      	subs	r7, #16
  401d26:	2f10      	cmp	r7, #16
  401d28:	dd11      	ble.n	401d4e <_vfiprintf_r+0x8be>
  401d2a:	1c48      	adds	r0, r1, #1
  401d2c:	3210      	adds	r2, #16
  401d2e:	2807      	cmp	r0, #7
  401d30:	920f      	str	r2, [sp, #60]	; 0x3c
  401d32:	f8cc 5000 	str.w	r5, [ip]
  401d36:	f8cc 3004 	str.w	r3, [ip, #4]
  401d3a:	900e      	str	r0, [sp, #56]	; 0x38
  401d3c:	dded      	ble.n	401d1a <_vfiprintf_r+0x88a>
  401d3e:	b9c2      	cbnz	r2, 401d72 <_vfiprintf_r+0x8e2>
  401d40:	3f10      	subs	r7, #16
  401d42:	2f10      	cmp	r7, #16
  401d44:	f04f 0e01 	mov.w	lr, #1
  401d48:	4611      	mov	r1, r2
  401d4a:	46d4      	mov	ip, sl
  401d4c:	dced      	bgt.n	401d2a <_vfiprintf_r+0x89a>
  401d4e:	4663      	mov	r3, ip
  401d50:	46a4      	mov	ip, r4
  401d52:	461c      	mov	r4, r3
  401d54:	443a      	add	r2, r7
  401d56:	f1be 0f07 	cmp.w	lr, #7
  401d5a:	920f      	str	r2, [sp, #60]	; 0x3c
  401d5c:	e884 00a0 	stmia.w	r4, {r5, r7}
  401d60:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401d64:	f300 80ef 	bgt.w	401f46 <_vfiprintf_r+0xab6>
  401d68:	3408      	adds	r4, #8
  401d6a:	f10e 0001 	add.w	r0, lr, #1
  401d6e:	4671      	mov	r1, lr
  401d70:	e6f1      	b.n	401b56 <_vfiprintf_r+0x6c6>
  401d72:	9801      	ldr	r0, [sp, #4]
  401d74:	9900      	ldr	r1, [sp, #0]
  401d76:	9305      	str	r3, [sp, #20]
  401d78:	aa0d      	add	r2, sp, #52	; 0x34
  401d7a:	f7ff fb4d 	bl	401418 <__sprint_r.part.0>
  401d7e:	2800      	cmp	r0, #0
  401d80:	f47f af4a 	bne.w	401c18 <_vfiprintf_r+0x788>
  401d84:	990e      	ldr	r1, [sp, #56]	; 0x38
  401d86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d88:	9b05      	ldr	r3, [sp, #20]
  401d8a:	f101 0e01 	add.w	lr, r1, #1
  401d8e:	46d4      	mov	ip, sl
  401d90:	e7c8      	b.n	401d24 <_vfiprintf_r+0x894>
  401d92:	2a00      	cmp	r2, #0
  401d94:	f040 80c6 	bne.w	401f24 <_vfiprintf_r+0xa94>
  401d98:	9b05      	ldr	r3, [sp, #20]
  401d9a:	2b00      	cmp	r3, #0
  401d9c:	f000 8086 	beq.w	401eac <_vfiprintf_r+0xa1c>
  401da0:	aa0c      	add	r2, sp, #48	; 0x30
  401da2:	2302      	movs	r3, #2
  401da4:	921a      	str	r2, [sp, #104]	; 0x68
  401da6:	4608      	mov	r0, r1
  401da8:	931b      	str	r3, [sp, #108]	; 0x6c
  401daa:	461a      	mov	r2, r3
  401dac:	4654      	mov	r4, sl
  401dae:	e6cb      	b.n	401b48 <_vfiprintf_r+0x6b8>
  401db0:	2a00      	cmp	r2, #0
  401db2:	f040 80a6 	bne.w	401f02 <_vfiprintf_r+0xa72>
  401db6:	2001      	movs	r0, #1
  401db8:	4611      	mov	r1, r2
  401dba:	4654      	mov	r4, sl
  401dbc:	e6c7      	b.n	401b4e <_vfiprintf_r+0x6be>
  401dbe:	bb03      	cbnz	r3, 401e02 <_vfiprintf_r+0x972>
  401dc0:	f018 0f01 	tst.w	r8, #1
  401dc4:	d01d      	beq.n	401e02 <_vfiprintf_r+0x972>
  401dc6:	ab2a      	add	r3, sp, #168	; 0xa8
  401dc8:	2230      	movs	r2, #48	; 0x30
  401dca:	f803 2d41 	strb.w	r2, [r3, #-65]!
  401dce:	ebc3 090a 	rsb	r9, r3, sl
  401dd2:	9307      	str	r3, [sp, #28]
  401dd4:	e48e      	b.n	4016f4 <_vfiprintf_r+0x264>
  401dd6:	9809      	ldr	r0, [sp, #36]	; 0x24
  401dd8:	46d1      	mov	r9, sl
  401dda:	0933      	lsrs	r3, r6, #4
  401ddc:	f006 010f 	and.w	r1, r6, #15
  401de0:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401de4:	093a      	lsrs	r2, r7, #4
  401de6:	461e      	mov	r6, r3
  401de8:	4617      	mov	r7, r2
  401dea:	5c43      	ldrb	r3, [r0, r1]
  401dec:	f809 3d01 	strb.w	r3, [r9, #-1]!
  401df0:	ea56 0307 	orrs.w	r3, r6, r7
  401df4:	d1f1      	bne.n	401dda <_vfiprintf_r+0x94a>
  401df6:	464b      	mov	r3, r9
  401df8:	f8cd 901c 	str.w	r9, [sp, #28]
  401dfc:	ebc3 090a 	rsb	r9, r3, sl
  401e00:	e478      	b.n	4016f4 <_vfiprintf_r+0x264>
  401e02:	f8cd a01c 	str.w	sl, [sp, #28]
  401e06:	e475      	b.n	4016f4 <_vfiprintf_r+0x264>
  401e08:	2302      	movs	r3, #2
  401e0a:	e444      	b.n	401696 <_vfiprintf_r+0x206>
  401e0c:	00404274 	.word	0x00404274
  401e10:	004042b4 	.word	0x004042b4
  401e14:	2a00      	cmp	r2, #0
  401e16:	f040 80d7 	bne.w	401fc8 <_vfiprintf_r+0xb38>
  401e1a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401e1e:	2b00      	cmp	r3, #0
  401e20:	f000 80ae 	beq.w	401f80 <_vfiprintf_r+0xaf0>
  401e24:	2301      	movs	r3, #1
  401e26:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401e2a:	4618      	mov	r0, r3
  401e2c:	931b      	str	r3, [sp, #108]	; 0x6c
  401e2e:	461a      	mov	r2, r3
  401e30:	911a      	str	r1, [sp, #104]	; 0x68
  401e32:	4654      	mov	r4, sl
  401e34:	e679      	b.n	401b2a <_vfiprintf_r+0x69a>
  401e36:	9a03      	ldr	r2, [sp, #12]
  401e38:	1b95      	subs	r5, r2, r6
  401e3a:	2d00      	cmp	r5, #0
  401e3c:	4652      	mov	r2, sl
  401e3e:	f73f af0a 	bgt.w	401c56 <_vfiprintf_r+0x7c6>
  401e42:	e6c9      	b.n	401bd8 <_vfiprintf_r+0x748>
  401e44:	465d      	mov	r5, fp
  401e46:	f7ff bb7c 	b.w	401542 <_vfiprintf_r+0xb2>
  401e4a:	9801      	ldr	r0, [sp, #4]
  401e4c:	9900      	ldr	r1, [sp, #0]
  401e4e:	aa0d      	add	r2, sp, #52	; 0x34
  401e50:	f7ff fae2 	bl	401418 <__sprint_r.part.0>
  401e54:	2800      	cmp	r0, #0
  401e56:	f47f aedf 	bne.w	401c18 <_vfiprintf_r+0x788>
  401e5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401e5c:	4652      	mov	r2, sl
  401e5e:	e6f3      	b.n	401c48 <_vfiprintf_r+0x7b8>
  401e60:	9904      	ldr	r1, [sp, #16]
  401e62:	460a      	mov	r2, r1
  401e64:	3204      	adds	r2, #4
  401e66:	680e      	ldr	r6, [r1, #0]
  401e68:	9204      	str	r2, [sp, #16]
  401e6a:	2700      	movs	r7, #0
  401e6c:	e413      	b.n	401696 <_vfiprintf_r+0x206>
  401e6e:	3204      	adds	r2, #4
  401e70:	681e      	ldr	r6, [r3, #0]
  401e72:	9204      	str	r2, [sp, #16]
  401e74:	2301      	movs	r3, #1
  401e76:	2700      	movs	r7, #0
  401e78:	e40d      	b.n	401696 <_vfiprintf_r+0x206>
  401e7a:	6816      	ldr	r6, [r2, #0]
  401e7c:	3204      	adds	r2, #4
  401e7e:	9204      	str	r2, [sp, #16]
  401e80:	2700      	movs	r7, #0
  401e82:	e52d      	b.n	4018e0 <_vfiprintf_r+0x450>
  401e84:	9a04      	ldr	r2, [sp, #16]
  401e86:	6816      	ldr	r6, [r2, #0]
  401e88:	4613      	mov	r3, r2
  401e8a:	3304      	adds	r3, #4
  401e8c:	17f7      	asrs	r7, r6, #31
  401e8e:	9304      	str	r3, [sp, #16]
  401e90:	4632      	mov	r2, r6
  401e92:	463b      	mov	r3, r7
  401e94:	e4bf      	b.n	401816 <_vfiprintf_r+0x386>
  401e96:	9801      	ldr	r0, [sp, #4]
  401e98:	9900      	ldr	r1, [sp, #0]
  401e9a:	aa0d      	add	r2, sp, #52	; 0x34
  401e9c:	f7ff fabc 	bl	401418 <__sprint_r.part.0>
  401ea0:	2800      	cmp	r0, #0
  401ea2:	f47f aeb9 	bne.w	401c18 <_vfiprintf_r+0x788>
  401ea6:	4654      	mov	r4, sl
  401ea8:	f7ff bbbe 	b.w	401628 <_vfiprintf_r+0x198>
  401eac:	4608      	mov	r0, r1
  401eae:	4654      	mov	r4, sl
  401eb0:	4611      	mov	r1, r2
  401eb2:	e64c      	b.n	401b4e <_vfiprintf_r+0x6be>
  401eb4:	46d1      	mov	r9, sl
  401eb6:	f8cd c014 	str.w	ip, [sp, #20]
  401eba:	4630      	mov	r0, r6
  401ebc:	4639      	mov	r1, r7
  401ebe:	220a      	movs	r2, #10
  401ec0:	2300      	movs	r3, #0
  401ec2:	f001 fe7d 	bl	403bc0 <__aeabi_uldivmod>
  401ec6:	3230      	adds	r2, #48	; 0x30
  401ec8:	4630      	mov	r0, r6
  401eca:	4639      	mov	r1, r7
  401ecc:	f809 2d01 	strb.w	r2, [r9, #-1]!
  401ed0:	2300      	movs	r3, #0
  401ed2:	220a      	movs	r2, #10
  401ed4:	f001 fe74 	bl	403bc0 <__aeabi_uldivmod>
  401ed8:	4606      	mov	r6, r0
  401eda:	460f      	mov	r7, r1
  401edc:	ea56 0307 	orrs.w	r3, r6, r7
  401ee0:	d1eb      	bne.n	401eba <_vfiprintf_r+0xa2a>
  401ee2:	f8dd c014 	ldr.w	ip, [sp, #20]
  401ee6:	e786      	b.n	401df6 <_vfiprintf_r+0x966>
  401ee8:	2b30      	cmp	r3, #48	; 0x30
  401eea:	9b07      	ldr	r3, [sp, #28]
  401eec:	d086      	beq.n	401dfc <_vfiprintf_r+0x96c>
  401eee:	3b01      	subs	r3, #1
  401ef0:	461a      	mov	r2, r3
  401ef2:	9307      	str	r3, [sp, #28]
  401ef4:	2330      	movs	r3, #48	; 0x30
  401ef6:	ebc2 090a 	rsb	r9, r2, sl
  401efa:	f801 3c01 	strb.w	r3, [r1, #-1]
  401efe:	f7ff bbf9 	b.w	4016f4 <_vfiprintf_r+0x264>
  401f02:	9801      	ldr	r0, [sp, #4]
  401f04:	9900      	ldr	r1, [sp, #0]
  401f06:	f8cd c014 	str.w	ip, [sp, #20]
  401f0a:	aa0d      	add	r2, sp, #52	; 0x34
  401f0c:	f7ff fa84 	bl	401418 <__sprint_r.part.0>
  401f10:	2800      	cmp	r0, #0
  401f12:	f47f ae81 	bne.w	401c18 <_vfiprintf_r+0x788>
  401f16:	990e      	ldr	r1, [sp, #56]	; 0x38
  401f18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f1a:	f8dd c014 	ldr.w	ip, [sp, #20]
  401f1e:	1c48      	adds	r0, r1, #1
  401f20:	4654      	mov	r4, sl
  401f22:	e614      	b.n	401b4e <_vfiprintf_r+0x6be>
  401f24:	9801      	ldr	r0, [sp, #4]
  401f26:	9900      	ldr	r1, [sp, #0]
  401f28:	f8cd c020 	str.w	ip, [sp, #32]
  401f2c:	aa0d      	add	r2, sp, #52	; 0x34
  401f2e:	f7ff fa73 	bl	401418 <__sprint_r.part.0>
  401f32:	2800      	cmp	r0, #0
  401f34:	f47f ae70 	bne.w	401c18 <_vfiprintf_r+0x788>
  401f38:	990e      	ldr	r1, [sp, #56]	; 0x38
  401f3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f3c:	f8dd c020 	ldr.w	ip, [sp, #32]
  401f40:	1c48      	adds	r0, r1, #1
  401f42:	4654      	mov	r4, sl
  401f44:	e5f4      	b.n	401b30 <_vfiprintf_r+0x6a0>
  401f46:	2a00      	cmp	r2, #0
  401f48:	d167      	bne.n	40201a <_vfiprintf_r+0xb8a>
  401f4a:	2001      	movs	r0, #1
  401f4c:	4611      	mov	r1, r2
  401f4e:	4654      	mov	r4, sl
  401f50:	e601      	b.n	401b56 <_vfiprintf_r+0x6c6>
  401f52:	9801      	ldr	r0, [sp, #4]
  401f54:	9900      	ldr	r1, [sp, #0]
  401f56:	aa0d      	add	r2, sp, #52	; 0x34
  401f58:	f7ff fa5e 	bl	401418 <__sprint_r.part.0>
  401f5c:	2800      	cmp	r0, #0
  401f5e:	f47f ae5b 	bne.w	401c18 <_vfiprintf_r+0x788>
  401f62:	980e      	ldr	r0, [sp, #56]	; 0x38
  401f64:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f66:	3001      	adds	r0, #1
  401f68:	4654      	mov	r4, sl
  401f6a:	e624      	b.n	401bb6 <_vfiprintf_r+0x726>
  401f6c:	252d      	movs	r5, #45	; 0x2d
  401f6e:	4276      	negs	r6, r6
  401f70:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  401f74:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  401f78:	46e1      	mov	r9, ip
  401f7a:	2301      	movs	r3, #1
  401f7c:	f7ff bb91 	b.w	4016a2 <_vfiprintf_r+0x212>
  401f80:	9b05      	ldr	r3, [sp, #20]
  401f82:	4611      	mov	r1, r2
  401f84:	2001      	movs	r0, #1
  401f86:	4654      	mov	r4, sl
  401f88:	2b00      	cmp	r3, #0
  401f8a:	f43f ade4 	beq.w	401b56 <_vfiprintf_r+0x6c6>
  401f8e:	aa0c      	add	r2, sp, #48	; 0x30
  401f90:	2302      	movs	r3, #2
  401f92:	e88a 000c 	stmia.w	sl, {r2, r3}
  401f96:	461a      	mov	r2, r3
  401f98:	e5d6      	b.n	401b48 <_vfiprintf_r+0x6b8>
  401f9a:	f018 0f10 	tst.w	r8, #16
  401f9e:	d10b      	bne.n	401fb8 <_vfiprintf_r+0xb28>
  401fa0:	f018 0f40 	tst.w	r8, #64	; 0x40
  401fa4:	d008      	beq.n	401fb8 <_vfiprintf_r+0xb28>
  401fa6:	9a04      	ldr	r2, [sp, #16]
  401fa8:	6813      	ldr	r3, [r2, #0]
  401faa:	3204      	adds	r2, #4
  401fac:	9204      	str	r2, [sp, #16]
  401fae:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  401fb2:	801a      	strh	r2, [r3, #0]
  401fb4:	f7ff ba9e 	b.w	4014f4 <_vfiprintf_r+0x64>
  401fb8:	9a04      	ldr	r2, [sp, #16]
  401fba:	6813      	ldr	r3, [r2, #0]
  401fbc:	3204      	adds	r2, #4
  401fbe:	9204      	str	r2, [sp, #16]
  401fc0:	9a02      	ldr	r2, [sp, #8]
  401fc2:	601a      	str	r2, [r3, #0]
  401fc4:	f7ff ba96 	b.w	4014f4 <_vfiprintf_r+0x64>
  401fc8:	9801      	ldr	r0, [sp, #4]
  401fca:	9900      	ldr	r1, [sp, #0]
  401fcc:	f8cd c020 	str.w	ip, [sp, #32]
  401fd0:	aa0d      	add	r2, sp, #52	; 0x34
  401fd2:	f7ff fa21 	bl	401418 <__sprint_r.part.0>
  401fd6:	2800      	cmp	r0, #0
  401fd8:	f47f ae1e 	bne.w	401c18 <_vfiprintf_r+0x788>
  401fdc:	990e      	ldr	r1, [sp, #56]	; 0x38
  401fde:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401fe0:	f8dd c020 	ldr.w	ip, [sp, #32]
  401fe4:	1c48      	adds	r0, r1, #1
  401fe6:	4654      	mov	r4, sl
  401fe8:	e591      	b.n	401b0e <_vfiprintf_r+0x67e>
  401fea:	f048 0820 	orr.w	r8, r8, #32
  401fee:	f10b 0001 	add.w	r0, fp, #1
  401ff2:	f89b 3001 	ldrb.w	r3, [fp, #1]
  401ff6:	f7ff bab4 	b.w	401562 <_vfiprintf_r+0xd2>
  401ffa:	426d      	negs	r5, r5
  401ffc:	9304      	str	r3, [sp, #16]
  401ffe:	4658      	mov	r0, fp
  402000:	f7ff bbc6 	b.w	401790 <_vfiprintf_r+0x300>
  402004:	9807      	ldr	r0, [sp, #28]
  402006:	9604      	str	r6, [sp, #16]
  402008:	f7ff f9d8 	bl	4013bc <strlen>
  40200c:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  402010:	4681      	mov	r9, r0
  402012:	f04f 0c00 	mov.w	ip, #0
  402016:	f7ff bb6d 	b.w	4016f4 <_vfiprintf_r+0x264>
  40201a:	9801      	ldr	r0, [sp, #4]
  40201c:	9900      	ldr	r1, [sp, #0]
  40201e:	f8cd c014 	str.w	ip, [sp, #20]
  402022:	aa0d      	add	r2, sp, #52	; 0x34
  402024:	f7ff f9f8 	bl	401418 <__sprint_r.part.0>
  402028:	2800      	cmp	r0, #0
  40202a:	f47f adf5 	bne.w	401c18 <_vfiprintf_r+0x788>
  40202e:	990e      	ldr	r1, [sp, #56]	; 0x38
  402030:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402032:	f8dd c014 	ldr.w	ip, [sp, #20]
  402036:	1c48      	adds	r0, r1, #1
  402038:	4654      	mov	r4, sl
  40203a:	e58c      	b.n	401b56 <_vfiprintf_r+0x6c6>
  40203c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40203e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402040:	4f15      	ldr	r7, [pc, #84]	; (402098 <_vfiprintf_r+0xc08>)
  402042:	3101      	adds	r1, #1
  402044:	f7ff bb98 	b.w	401778 <_vfiprintf_r+0x2e8>
  402048:	f1bc 0f06 	cmp.w	ip, #6
  40204c:	bf28      	it	cs
  40204e:	f04f 0c06 	movcs.w	ip, #6
  402052:	4b12      	ldr	r3, [pc, #72]	; (40209c <_vfiprintf_r+0xc0c>)
  402054:	9604      	str	r6, [sp, #16]
  402056:	46e1      	mov	r9, ip
  402058:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  40205c:	9307      	str	r3, [sp, #28]
  40205e:	e460      	b.n	401922 <_vfiprintf_r+0x492>
  402060:	990e      	ldr	r1, [sp, #56]	; 0x38
  402062:	4f0d      	ldr	r7, [pc, #52]	; (402098 <_vfiprintf_r+0xc08>)
  402064:	f101 0e01 	add.w	lr, r1, #1
  402068:	e618      	b.n	401c9c <_vfiprintf_r+0x80c>
  40206a:	46e1      	mov	r9, ip
  40206c:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  402070:	9604      	str	r6, [sp, #16]
  402072:	4684      	mov	ip, r0
  402074:	f7ff bb3e 	b.w	4016f4 <_vfiprintf_r+0x264>
  402078:	4686      	mov	lr, r0
  40207a:	e66b      	b.n	401d54 <_vfiprintf_r+0x8c4>
  40207c:	9a04      	ldr	r2, [sp, #16]
  40207e:	f89b 3001 	ldrb.w	r3, [fp, #1]
  402082:	6816      	ldr	r6, [r2, #0]
  402084:	3204      	adds	r2, #4
  402086:	2e00      	cmp	r6, #0
  402088:	9204      	str	r2, [sp, #16]
  40208a:	f6bf aa6a 	bge.w	401562 <_vfiprintf_r+0xd2>
  40208e:	f04f 36ff 	mov.w	r6, #4294967295
  402092:	f7ff ba66 	b.w	401562 <_vfiprintf_r+0xd2>
  402096:	bf00      	nop
  402098:	004042b4 	.word	0x004042b4
  40209c:	004042ac 	.word	0x004042ac

004020a0 <__sbprintf>:
  4020a0:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  4020a4:	460c      	mov	r4, r1
  4020a6:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4020aa:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  4020ae:	69e7      	ldr	r7, [r4, #28]
  4020b0:	6e49      	ldr	r1, [r1, #100]	; 0x64
  4020b2:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  4020b6:	9119      	str	r1, [sp, #100]	; 0x64
  4020b8:	ad1a      	add	r5, sp, #104	; 0x68
  4020ba:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4020be:	f02e 0e02 	bic.w	lr, lr, #2
  4020c2:	f04f 0c00 	mov.w	ip, #0
  4020c6:	9707      	str	r7, [sp, #28]
  4020c8:	4669      	mov	r1, sp
  4020ca:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4020cc:	9500      	str	r5, [sp, #0]
  4020ce:	9504      	str	r5, [sp, #16]
  4020d0:	9602      	str	r6, [sp, #8]
  4020d2:	9605      	str	r6, [sp, #20]
  4020d4:	f8ad e00c 	strh.w	lr, [sp, #12]
  4020d8:	f8ad 900e 	strh.w	r9, [sp, #14]
  4020dc:	9709      	str	r7, [sp, #36]	; 0x24
  4020de:	f8cd c018 	str.w	ip, [sp, #24]
  4020e2:	4606      	mov	r6, r0
  4020e4:	f7ff f9d4 	bl	401490 <_vfiprintf_r>
  4020e8:	1e05      	subs	r5, r0, #0
  4020ea:	db07      	blt.n	4020fc <__sbprintf+0x5c>
  4020ec:	4630      	mov	r0, r6
  4020ee:	4669      	mov	r1, sp
  4020f0:	f000 f92e 	bl	402350 <_fflush_r>
  4020f4:	2800      	cmp	r0, #0
  4020f6:	bf18      	it	ne
  4020f8:	f04f 35ff 	movne.w	r5, #4294967295
  4020fc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402100:	065b      	lsls	r3, r3, #25
  402102:	d503      	bpl.n	40210c <__sbprintf+0x6c>
  402104:	89a3      	ldrh	r3, [r4, #12]
  402106:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40210a:	81a3      	strh	r3, [r4, #12]
  40210c:	4628      	mov	r0, r5
  40210e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  402112:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  402116:	bf00      	nop

00402118 <__swsetup_r>:
  402118:	b538      	push	{r3, r4, r5, lr}
  40211a:	4b2f      	ldr	r3, [pc, #188]	; (4021d8 <__swsetup_r+0xc0>)
  40211c:	681b      	ldr	r3, [r3, #0]
  40211e:	4605      	mov	r5, r0
  402120:	460c      	mov	r4, r1
  402122:	b113      	cbz	r3, 40212a <__swsetup_r+0x12>
  402124:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402126:	2a00      	cmp	r2, #0
  402128:	d036      	beq.n	402198 <__swsetup_r+0x80>
  40212a:	89a2      	ldrh	r2, [r4, #12]
  40212c:	b293      	uxth	r3, r2
  40212e:	0718      	lsls	r0, r3, #28
  402130:	d50c      	bpl.n	40214c <__swsetup_r+0x34>
  402132:	6920      	ldr	r0, [r4, #16]
  402134:	b1a8      	cbz	r0, 402162 <__swsetup_r+0x4a>
  402136:	f013 0201 	ands.w	r2, r3, #1
  40213a:	d01e      	beq.n	40217a <__swsetup_r+0x62>
  40213c:	6963      	ldr	r3, [r4, #20]
  40213e:	2200      	movs	r2, #0
  402140:	425b      	negs	r3, r3
  402142:	61a3      	str	r3, [r4, #24]
  402144:	60a2      	str	r2, [r4, #8]
  402146:	b1f0      	cbz	r0, 402186 <__swsetup_r+0x6e>
  402148:	2000      	movs	r0, #0
  40214a:	bd38      	pop	{r3, r4, r5, pc}
  40214c:	06d9      	lsls	r1, r3, #27
  40214e:	d53b      	bpl.n	4021c8 <__swsetup_r+0xb0>
  402150:	0758      	lsls	r0, r3, #29
  402152:	d425      	bmi.n	4021a0 <__swsetup_r+0x88>
  402154:	6920      	ldr	r0, [r4, #16]
  402156:	f042 0308 	orr.w	r3, r2, #8
  40215a:	81a3      	strh	r3, [r4, #12]
  40215c:	b29b      	uxth	r3, r3
  40215e:	2800      	cmp	r0, #0
  402160:	d1e9      	bne.n	402136 <__swsetup_r+0x1e>
  402162:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402166:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40216a:	d0e4      	beq.n	402136 <__swsetup_r+0x1e>
  40216c:	4628      	mov	r0, r5
  40216e:	4621      	mov	r1, r4
  402170:	f000 fcf2 	bl	402b58 <__smakebuf_r>
  402174:	89a3      	ldrh	r3, [r4, #12]
  402176:	6920      	ldr	r0, [r4, #16]
  402178:	e7dd      	b.n	402136 <__swsetup_r+0x1e>
  40217a:	0799      	lsls	r1, r3, #30
  40217c:	bf58      	it	pl
  40217e:	6962      	ldrpl	r2, [r4, #20]
  402180:	60a2      	str	r2, [r4, #8]
  402182:	2800      	cmp	r0, #0
  402184:	d1e0      	bne.n	402148 <__swsetup_r+0x30>
  402186:	89a3      	ldrh	r3, [r4, #12]
  402188:	061a      	lsls	r2, r3, #24
  40218a:	d5de      	bpl.n	40214a <__swsetup_r+0x32>
  40218c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402190:	81a3      	strh	r3, [r4, #12]
  402192:	f04f 30ff 	mov.w	r0, #4294967295
  402196:	bd38      	pop	{r3, r4, r5, pc}
  402198:	4618      	mov	r0, r3
  40219a:	f000 f96d 	bl	402478 <__sinit>
  40219e:	e7c4      	b.n	40212a <__swsetup_r+0x12>
  4021a0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4021a2:	b149      	cbz	r1, 4021b8 <__swsetup_r+0xa0>
  4021a4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4021a8:	4299      	cmp	r1, r3
  4021aa:	d003      	beq.n	4021b4 <__swsetup_r+0x9c>
  4021ac:	4628      	mov	r0, r5
  4021ae:	f000 fa3b 	bl	402628 <_free_r>
  4021b2:	89a2      	ldrh	r2, [r4, #12]
  4021b4:	2300      	movs	r3, #0
  4021b6:	6323      	str	r3, [r4, #48]	; 0x30
  4021b8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4021bc:	2300      	movs	r3, #0
  4021be:	6920      	ldr	r0, [r4, #16]
  4021c0:	6063      	str	r3, [r4, #4]
  4021c2:	b292      	uxth	r2, r2
  4021c4:	6020      	str	r0, [r4, #0]
  4021c6:	e7c6      	b.n	402156 <__swsetup_r+0x3e>
  4021c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4021cc:	2309      	movs	r3, #9
  4021ce:	602b      	str	r3, [r5, #0]
  4021d0:	f04f 30ff 	mov.w	r0, #4294967295
  4021d4:	81a2      	strh	r2, [r4, #12]
  4021d6:	bd38      	pop	{r3, r4, r5, pc}
  4021d8:	20000430 	.word	0x20000430

004021dc <register_fini>:
  4021dc:	4b02      	ldr	r3, [pc, #8]	; (4021e8 <register_fini+0xc>)
  4021de:	b113      	cbz	r3, 4021e6 <register_fini+0xa>
  4021e0:	4802      	ldr	r0, [pc, #8]	; (4021ec <register_fini+0x10>)
  4021e2:	f000 b805 	b.w	4021f0 <atexit>
  4021e6:	4770      	bx	lr
  4021e8:	00000000 	.word	0x00000000
  4021ec:	0040248d 	.word	0x0040248d

004021f0 <atexit>:
  4021f0:	4601      	mov	r1, r0
  4021f2:	2000      	movs	r0, #0
  4021f4:	4602      	mov	r2, r0
  4021f6:	4603      	mov	r3, r0
  4021f8:	f001 bbee 	b.w	4039d8 <__register_exitproc>

004021fc <__sflush_r>:
  4021fc:	898b      	ldrh	r3, [r1, #12]
  4021fe:	b29a      	uxth	r2, r3
  402200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402204:	460d      	mov	r5, r1
  402206:	0711      	lsls	r1, r2, #28
  402208:	4680      	mov	r8, r0
  40220a:	d43c      	bmi.n	402286 <__sflush_r+0x8a>
  40220c:	686a      	ldr	r2, [r5, #4]
  40220e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402212:	2a00      	cmp	r2, #0
  402214:	81ab      	strh	r3, [r5, #12]
  402216:	dd65      	ble.n	4022e4 <__sflush_r+0xe8>
  402218:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40221a:	2e00      	cmp	r6, #0
  40221c:	d04b      	beq.n	4022b6 <__sflush_r+0xba>
  40221e:	b29b      	uxth	r3, r3
  402220:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  402224:	2100      	movs	r1, #0
  402226:	b292      	uxth	r2, r2
  402228:	f8d8 4000 	ldr.w	r4, [r8]
  40222c:	f8c8 1000 	str.w	r1, [r8]
  402230:	2a00      	cmp	r2, #0
  402232:	d05b      	beq.n	4022ec <__sflush_r+0xf0>
  402234:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402236:	075f      	lsls	r7, r3, #29
  402238:	d505      	bpl.n	402246 <__sflush_r+0x4a>
  40223a:	6869      	ldr	r1, [r5, #4]
  40223c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40223e:	1a52      	subs	r2, r2, r1
  402240:	b10b      	cbz	r3, 402246 <__sflush_r+0x4a>
  402242:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402244:	1ad2      	subs	r2, r2, r3
  402246:	4640      	mov	r0, r8
  402248:	69e9      	ldr	r1, [r5, #28]
  40224a:	2300      	movs	r3, #0
  40224c:	47b0      	blx	r6
  40224e:	1c46      	adds	r6, r0, #1
  402250:	d056      	beq.n	402300 <__sflush_r+0x104>
  402252:	89ab      	ldrh	r3, [r5, #12]
  402254:	692a      	ldr	r2, [r5, #16]
  402256:	602a      	str	r2, [r5, #0]
  402258:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40225c:	b29b      	uxth	r3, r3
  40225e:	2200      	movs	r2, #0
  402260:	606a      	str	r2, [r5, #4]
  402262:	04da      	lsls	r2, r3, #19
  402264:	81ab      	strh	r3, [r5, #12]
  402266:	d43b      	bmi.n	4022e0 <__sflush_r+0xe4>
  402268:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40226a:	f8c8 4000 	str.w	r4, [r8]
  40226e:	b311      	cbz	r1, 4022b6 <__sflush_r+0xba>
  402270:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402274:	4299      	cmp	r1, r3
  402276:	d002      	beq.n	40227e <__sflush_r+0x82>
  402278:	4640      	mov	r0, r8
  40227a:	f000 f9d5 	bl	402628 <_free_r>
  40227e:	2000      	movs	r0, #0
  402280:	6328      	str	r0, [r5, #48]	; 0x30
  402282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402286:	692e      	ldr	r6, [r5, #16]
  402288:	b1ae      	cbz	r6, 4022b6 <__sflush_r+0xba>
  40228a:	682c      	ldr	r4, [r5, #0]
  40228c:	602e      	str	r6, [r5, #0]
  40228e:	0791      	lsls	r1, r2, #30
  402290:	bf0c      	ite	eq
  402292:	696b      	ldreq	r3, [r5, #20]
  402294:	2300      	movne	r3, #0
  402296:	1ba4      	subs	r4, r4, r6
  402298:	60ab      	str	r3, [r5, #8]
  40229a:	e00a      	b.n	4022b2 <__sflush_r+0xb6>
  40229c:	4632      	mov	r2, r6
  40229e:	4623      	mov	r3, r4
  4022a0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4022a2:	69e9      	ldr	r1, [r5, #28]
  4022a4:	4640      	mov	r0, r8
  4022a6:	47b8      	blx	r7
  4022a8:	2800      	cmp	r0, #0
  4022aa:	eba4 0400 	sub.w	r4, r4, r0
  4022ae:	4406      	add	r6, r0
  4022b0:	dd04      	ble.n	4022bc <__sflush_r+0xc0>
  4022b2:	2c00      	cmp	r4, #0
  4022b4:	dcf2      	bgt.n	40229c <__sflush_r+0xa0>
  4022b6:	2000      	movs	r0, #0
  4022b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4022bc:	89ab      	ldrh	r3, [r5, #12]
  4022be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4022c2:	81ab      	strh	r3, [r5, #12]
  4022c4:	f04f 30ff 	mov.w	r0, #4294967295
  4022c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4022cc:	89ab      	ldrh	r3, [r5, #12]
  4022ce:	692a      	ldr	r2, [r5, #16]
  4022d0:	6069      	str	r1, [r5, #4]
  4022d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4022d6:	b29b      	uxth	r3, r3
  4022d8:	81ab      	strh	r3, [r5, #12]
  4022da:	04db      	lsls	r3, r3, #19
  4022dc:	602a      	str	r2, [r5, #0]
  4022de:	d5c3      	bpl.n	402268 <__sflush_r+0x6c>
  4022e0:	6528      	str	r0, [r5, #80]	; 0x50
  4022e2:	e7c1      	b.n	402268 <__sflush_r+0x6c>
  4022e4:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4022e6:	2a00      	cmp	r2, #0
  4022e8:	dc96      	bgt.n	402218 <__sflush_r+0x1c>
  4022ea:	e7e4      	b.n	4022b6 <__sflush_r+0xba>
  4022ec:	2301      	movs	r3, #1
  4022ee:	4640      	mov	r0, r8
  4022f0:	69e9      	ldr	r1, [r5, #28]
  4022f2:	47b0      	blx	r6
  4022f4:	1c43      	adds	r3, r0, #1
  4022f6:	4602      	mov	r2, r0
  4022f8:	d019      	beq.n	40232e <__sflush_r+0x132>
  4022fa:	89ab      	ldrh	r3, [r5, #12]
  4022fc:	6aae      	ldr	r6, [r5, #40]	; 0x28
  4022fe:	e79a      	b.n	402236 <__sflush_r+0x3a>
  402300:	f8d8 1000 	ldr.w	r1, [r8]
  402304:	2900      	cmp	r1, #0
  402306:	d0e1      	beq.n	4022cc <__sflush_r+0xd0>
  402308:	291d      	cmp	r1, #29
  40230a:	d007      	beq.n	40231c <__sflush_r+0x120>
  40230c:	2916      	cmp	r1, #22
  40230e:	d005      	beq.n	40231c <__sflush_r+0x120>
  402310:	89ab      	ldrh	r3, [r5, #12]
  402312:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402316:	81ab      	strh	r3, [r5, #12]
  402318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40231c:	89ab      	ldrh	r3, [r5, #12]
  40231e:	692a      	ldr	r2, [r5, #16]
  402320:	602a      	str	r2, [r5, #0]
  402322:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402326:	2200      	movs	r2, #0
  402328:	81ab      	strh	r3, [r5, #12]
  40232a:	606a      	str	r2, [r5, #4]
  40232c:	e79c      	b.n	402268 <__sflush_r+0x6c>
  40232e:	f8d8 3000 	ldr.w	r3, [r8]
  402332:	2b00      	cmp	r3, #0
  402334:	d0e1      	beq.n	4022fa <__sflush_r+0xfe>
  402336:	2b1d      	cmp	r3, #29
  402338:	d007      	beq.n	40234a <__sflush_r+0x14e>
  40233a:	2b16      	cmp	r3, #22
  40233c:	d005      	beq.n	40234a <__sflush_r+0x14e>
  40233e:	89ab      	ldrh	r3, [r5, #12]
  402340:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402344:	81ab      	strh	r3, [r5, #12]
  402346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40234a:	f8c8 4000 	str.w	r4, [r8]
  40234e:	e7b2      	b.n	4022b6 <__sflush_r+0xba>

00402350 <_fflush_r>:
  402350:	b510      	push	{r4, lr}
  402352:	4604      	mov	r4, r0
  402354:	b082      	sub	sp, #8
  402356:	b108      	cbz	r0, 40235c <_fflush_r+0xc>
  402358:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40235a:	b153      	cbz	r3, 402372 <_fflush_r+0x22>
  40235c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  402360:	b908      	cbnz	r0, 402366 <_fflush_r+0x16>
  402362:	b002      	add	sp, #8
  402364:	bd10      	pop	{r4, pc}
  402366:	4620      	mov	r0, r4
  402368:	b002      	add	sp, #8
  40236a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40236e:	f7ff bf45 	b.w	4021fc <__sflush_r>
  402372:	9101      	str	r1, [sp, #4]
  402374:	f000 f880 	bl	402478 <__sinit>
  402378:	9901      	ldr	r1, [sp, #4]
  40237a:	e7ef      	b.n	40235c <_fflush_r+0xc>

0040237c <_cleanup_r>:
  40237c:	4901      	ldr	r1, [pc, #4]	; (402384 <_cleanup_r+0x8>)
  40237e:	f000 bbb7 	b.w	402af0 <_fwalk_reent>
  402382:	bf00      	nop
  402384:	00403aa1 	.word	0x00403aa1

00402388 <__sinit.part.1>:
  402388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40238c:	4b35      	ldr	r3, [pc, #212]	; (402464 <__sinit.part.1+0xdc>)
  40238e:	6845      	ldr	r5, [r0, #4]
  402390:	63c3      	str	r3, [r0, #60]	; 0x3c
  402392:	2400      	movs	r4, #0
  402394:	4607      	mov	r7, r0
  402396:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40239a:	2304      	movs	r3, #4
  40239c:	2103      	movs	r1, #3
  40239e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4023a2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4023a6:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4023aa:	b083      	sub	sp, #12
  4023ac:	602c      	str	r4, [r5, #0]
  4023ae:	606c      	str	r4, [r5, #4]
  4023b0:	60ac      	str	r4, [r5, #8]
  4023b2:	666c      	str	r4, [r5, #100]	; 0x64
  4023b4:	81ec      	strh	r4, [r5, #14]
  4023b6:	612c      	str	r4, [r5, #16]
  4023b8:	616c      	str	r4, [r5, #20]
  4023ba:	61ac      	str	r4, [r5, #24]
  4023bc:	81ab      	strh	r3, [r5, #12]
  4023be:	4621      	mov	r1, r4
  4023c0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4023c4:	2208      	movs	r2, #8
  4023c6:	f7fe fd81 	bl	400ecc <memset>
  4023ca:	68be      	ldr	r6, [r7, #8]
  4023cc:	f8df b098 	ldr.w	fp, [pc, #152]	; 402468 <__sinit.part.1+0xe0>
  4023d0:	f8df a098 	ldr.w	sl, [pc, #152]	; 40246c <__sinit.part.1+0xe4>
  4023d4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402470 <__sinit.part.1+0xe8>
  4023d8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402474 <__sinit.part.1+0xec>
  4023dc:	f8c5 b020 	str.w	fp, [r5, #32]
  4023e0:	2301      	movs	r3, #1
  4023e2:	2209      	movs	r2, #9
  4023e4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4023e8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4023ec:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4023f0:	61ed      	str	r5, [r5, #28]
  4023f2:	4621      	mov	r1, r4
  4023f4:	81f3      	strh	r3, [r6, #14]
  4023f6:	81b2      	strh	r2, [r6, #12]
  4023f8:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4023fc:	6034      	str	r4, [r6, #0]
  4023fe:	6074      	str	r4, [r6, #4]
  402400:	60b4      	str	r4, [r6, #8]
  402402:	6674      	str	r4, [r6, #100]	; 0x64
  402404:	6134      	str	r4, [r6, #16]
  402406:	6174      	str	r4, [r6, #20]
  402408:	61b4      	str	r4, [r6, #24]
  40240a:	2208      	movs	r2, #8
  40240c:	9301      	str	r3, [sp, #4]
  40240e:	f7fe fd5d 	bl	400ecc <memset>
  402412:	68fd      	ldr	r5, [r7, #12]
  402414:	61f6      	str	r6, [r6, #28]
  402416:	2012      	movs	r0, #18
  402418:	2202      	movs	r2, #2
  40241a:	f8c6 b020 	str.w	fp, [r6, #32]
  40241e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  402422:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402426:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40242a:	4621      	mov	r1, r4
  40242c:	81a8      	strh	r0, [r5, #12]
  40242e:	81ea      	strh	r2, [r5, #14]
  402430:	602c      	str	r4, [r5, #0]
  402432:	606c      	str	r4, [r5, #4]
  402434:	60ac      	str	r4, [r5, #8]
  402436:	666c      	str	r4, [r5, #100]	; 0x64
  402438:	612c      	str	r4, [r5, #16]
  40243a:	616c      	str	r4, [r5, #20]
  40243c:	61ac      	str	r4, [r5, #24]
  40243e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402442:	2208      	movs	r2, #8
  402444:	f7fe fd42 	bl	400ecc <memset>
  402448:	9b01      	ldr	r3, [sp, #4]
  40244a:	61ed      	str	r5, [r5, #28]
  40244c:	f8c5 b020 	str.w	fp, [r5, #32]
  402450:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402454:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402458:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40245c:	63bb      	str	r3, [r7, #56]	; 0x38
  40245e:	b003      	add	sp, #12
  402460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402464:	0040237d 	.word	0x0040237d
  402468:	00403815 	.word	0x00403815
  40246c:	00403839 	.word	0x00403839
  402470:	00403871 	.word	0x00403871
  402474:	00403891 	.word	0x00403891

00402478 <__sinit>:
  402478:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40247a:	b103      	cbz	r3, 40247e <__sinit+0x6>
  40247c:	4770      	bx	lr
  40247e:	f7ff bf83 	b.w	402388 <__sinit.part.1>
  402482:	bf00      	nop

00402484 <__sfp_lock_acquire>:
  402484:	4770      	bx	lr
  402486:	bf00      	nop

00402488 <__sfp_lock_release>:
  402488:	4770      	bx	lr
  40248a:	bf00      	nop

0040248c <__libc_fini_array>:
  40248c:	b538      	push	{r3, r4, r5, lr}
  40248e:	4b08      	ldr	r3, [pc, #32]	; (4024b0 <__libc_fini_array+0x24>)
  402490:	4d08      	ldr	r5, [pc, #32]	; (4024b4 <__libc_fini_array+0x28>)
  402492:	1aed      	subs	r5, r5, r3
  402494:	10ac      	asrs	r4, r5, #2
  402496:	bf18      	it	ne
  402498:	18ed      	addne	r5, r5, r3
  40249a:	d005      	beq.n	4024a8 <__libc_fini_array+0x1c>
  40249c:	3c01      	subs	r4, #1
  40249e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4024a2:	4798      	blx	r3
  4024a4:	2c00      	cmp	r4, #0
  4024a6:	d1f9      	bne.n	40249c <__libc_fini_array+0x10>
  4024a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4024ac:	f001 bf14 	b.w	4042d8 <_fini>
  4024b0:	004042e4 	.word	0x004042e4
  4024b4:	004042e8 	.word	0x004042e8

004024b8 <__fputwc>:
  4024b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4024bc:	b082      	sub	sp, #8
  4024be:	4607      	mov	r7, r0
  4024c0:	460e      	mov	r6, r1
  4024c2:	4614      	mov	r4, r2
  4024c4:	f000 fb42 	bl	402b4c <__locale_mb_cur_max>
  4024c8:	2801      	cmp	r0, #1
  4024ca:	d041      	beq.n	402550 <__fputwc+0x98>
  4024cc:	4638      	mov	r0, r7
  4024ce:	a901      	add	r1, sp, #4
  4024d0:	4632      	mov	r2, r6
  4024d2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4024d6:	f001 fa33 	bl	403940 <_wcrtomb_r>
  4024da:	f1b0 3fff 	cmp.w	r0, #4294967295
  4024de:	4680      	mov	r8, r0
  4024e0:	d02f      	beq.n	402542 <__fputwc+0x8a>
  4024e2:	2800      	cmp	r0, #0
  4024e4:	d03c      	beq.n	402560 <__fputwc+0xa8>
  4024e6:	f89d 1004 	ldrb.w	r1, [sp, #4]
  4024ea:	2500      	movs	r5, #0
  4024ec:	e009      	b.n	402502 <__fputwc+0x4a>
  4024ee:	6823      	ldr	r3, [r4, #0]
  4024f0:	7019      	strb	r1, [r3, #0]
  4024f2:	6823      	ldr	r3, [r4, #0]
  4024f4:	3301      	adds	r3, #1
  4024f6:	6023      	str	r3, [r4, #0]
  4024f8:	3501      	adds	r5, #1
  4024fa:	45a8      	cmp	r8, r5
  4024fc:	d930      	bls.n	402560 <__fputwc+0xa8>
  4024fe:	ab01      	add	r3, sp, #4
  402500:	5d59      	ldrb	r1, [r3, r5]
  402502:	68a3      	ldr	r3, [r4, #8]
  402504:	3b01      	subs	r3, #1
  402506:	2b00      	cmp	r3, #0
  402508:	60a3      	str	r3, [r4, #8]
  40250a:	daf0      	bge.n	4024ee <__fputwc+0x36>
  40250c:	69a2      	ldr	r2, [r4, #24]
  40250e:	4293      	cmp	r3, r2
  402510:	db07      	blt.n	402522 <__fputwc+0x6a>
  402512:	6823      	ldr	r3, [r4, #0]
  402514:	7019      	strb	r1, [r3, #0]
  402516:	6823      	ldr	r3, [r4, #0]
  402518:	7819      	ldrb	r1, [r3, #0]
  40251a:	290a      	cmp	r1, #10
  40251c:	f103 0301 	add.w	r3, r3, #1
  402520:	d1e9      	bne.n	4024f6 <__fputwc+0x3e>
  402522:	4638      	mov	r0, r7
  402524:	4622      	mov	r2, r4
  402526:	f001 f9b7 	bl	403898 <__swbuf_r>
  40252a:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  40252e:	fab0 f080 	clz	r0, r0
  402532:	0940      	lsrs	r0, r0, #5
  402534:	2800      	cmp	r0, #0
  402536:	d0df      	beq.n	4024f8 <__fputwc+0x40>
  402538:	f04f 30ff 	mov.w	r0, #4294967295
  40253c:	b002      	add	sp, #8
  40253e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402542:	89a3      	ldrh	r3, [r4, #12]
  402544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402548:	81a3      	strh	r3, [r4, #12]
  40254a:	b002      	add	sp, #8
  40254c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402550:	1e73      	subs	r3, r6, #1
  402552:	2bfe      	cmp	r3, #254	; 0xfe
  402554:	d8ba      	bhi.n	4024cc <__fputwc+0x14>
  402556:	b2f1      	uxtb	r1, r6
  402558:	4680      	mov	r8, r0
  40255a:	f88d 1004 	strb.w	r1, [sp, #4]
  40255e:	e7c4      	b.n	4024ea <__fputwc+0x32>
  402560:	4630      	mov	r0, r6
  402562:	b002      	add	sp, #8
  402564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402568 <_fputwc_r>:
  402568:	8993      	ldrh	r3, [r2, #12]
  40256a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40256e:	d10b      	bne.n	402588 <_fputwc_r+0x20>
  402570:	b410      	push	{r4}
  402572:	6e54      	ldr	r4, [r2, #100]	; 0x64
  402574:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402578:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40257c:	6654      	str	r4, [r2, #100]	; 0x64
  40257e:	8193      	strh	r3, [r2, #12]
  402580:	f85d 4b04 	ldr.w	r4, [sp], #4
  402584:	f7ff bf98 	b.w	4024b8 <__fputwc>
  402588:	f7ff bf96 	b.w	4024b8 <__fputwc>

0040258c <_malloc_trim_r>:
  40258c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40258e:	4f23      	ldr	r7, [pc, #140]	; (40261c <_malloc_trim_r+0x90>)
  402590:	460c      	mov	r4, r1
  402592:	4606      	mov	r6, r0
  402594:	f000 ff32 	bl	4033fc <__malloc_lock>
  402598:	68bb      	ldr	r3, [r7, #8]
  40259a:	685d      	ldr	r5, [r3, #4]
  40259c:	f025 0503 	bic.w	r5, r5, #3
  4025a0:	1b29      	subs	r1, r5, r4
  4025a2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4025a6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4025aa:	f021 010f 	bic.w	r1, r1, #15
  4025ae:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4025b2:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4025b6:	db07      	blt.n	4025c8 <_malloc_trim_r+0x3c>
  4025b8:	4630      	mov	r0, r6
  4025ba:	2100      	movs	r1, #0
  4025bc:	f001 f918 	bl	4037f0 <_sbrk_r>
  4025c0:	68bb      	ldr	r3, [r7, #8]
  4025c2:	442b      	add	r3, r5
  4025c4:	4298      	cmp	r0, r3
  4025c6:	d004      	beq.n	4025d2 <_malloc_trim_r+0x46>
  4025c8:	4630      	mov	r0, r6
  4025ca:	f000 ff19 	bl	403400 <__malloc_unlock>
  4025ce:	2000      	movs	r0, #0
  4025d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4025d2:	4630      	mov	r0, r6
  4025d4:	4261      	negs	r1, r4
  4025d6:	f001 f90b 	bl	4037f0 <_sbrk_r>
  4025da:	3001      	adds	r0, #1
  4025dc:	d00d      	beq.n	4025fa <_malloc_trim_r+0x6e>
  4025de:	4b10      	ldr	r3, [pc, #64]	; (402620 <_malloc_trim_r+0x94>)
  4025e0:	68ba      	ldr	r2, [r7, #8]
  4025e2:	6819      	ldr	r1, [r3, #0]
  4025e4:	1b2d      	subs	r5, r5, r4
  4025e6:	f045 0501 	orr.w	r5, r5, #1
  4025ea:	4630      	mov	r0, r6
  4025ec:	1b09      	subs	r1, r1, r4
  4025ee:	6055      	str	r5, [r2, #4]
  4025f0:	6019      	str	r1, [r3, #0]
  4025f2:	f000 ff05 	bl	403400 <__malloc_unlock>
  4025f6:	2001      	movs	r0, #1
  4025f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4025fa:	4630      	mov	r0, r6
  4025fc:	2100      	movs	r1, #0
  4025fe:	f001 f8f7 	bl	4037f0 <_sbrk_r>
  402602:	68ba      	ldr	r2, [r7, #8]
  402604:	1a83      	subs	r3, r0, r2
  402606:	2b0f      	cmp	r3, #15
  402608:	ddde      	ble.n	4025c8 <_malloc_trim_r+0x3c>
  40260a:	4c06      	ldr	r4, [pc, #24]	; (402624 <_malloc_trim_r+0x98>)
  40260c:	4904      	ldr	r1, [pc, #16]	; (402620 <_malloc_trim_r+0x94>)
  40260e:	6824      	ldr	r4, [r4, #0]
  402610:	f043 0301 	orr.w	r3, r3, #1
  402614:	1b00      	subs	r0, r0, r4
  402616:	6053      	str	r3, [r2, #4]
  402618:	6008      	str	r0, [r1, #0]
  40261a:	e7d5      	b.n	4025c8 <_malloc_trim_r+0x3c>
  40261c:	20000458 	.word	0x20000458
  402620:	20000910 	.word	0x20000910
  402624:	20000864 	.word	0x20000864

00402628 <_free_r>:
  402628:	2900      	cmp	r1, #0
  40262a:	d04e      	beq.n	4026ca <_free_r+0xa2>
  40262c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402630:	460c      	mov	r4, r1
  402632:	4680      	mov	r8, r0
  402634:	f000 fee2 	bl	4033fc <__malloc_lock>
  402638:	f854 7c04 	ldr.w	r7, [r4, #-4]
  40263c:	4962      	ldr	r1, [pc, #392]	; (4027c8 <_free_r+0x1a0>)
  40263e:	f027 0201 	bic.w	r2, r7, #1
  402642:	f1a4 0508 	sub.w	r5, r4, #8
  402646:	18ab      	adds	r3, r5, r2
  402648:	688e      	ldr	r6, [r1, #8]
  40264a:	6858      	ldr	r0, [r3, #4]
  40264c:	429e      	cmp	r6, r3
  40264e:	f020 0003 	bic.w	r0, r0, #3
  402652:	d05a      	beq.n	40270a <_free_r+0xe2>
  402654:	07fe      	lsls	r6, r7, #31
  402656:	6058      	str	r0, [r3, #4]
  402658:	d40b      	bmi.n	402672 <_free_r+0x4a>
  40265a:	f854 7c08 	ldr.w	r7, [r4, #-8]
  40265e:	1bed      	subs	r5, r5, r7
  402660:	f101 0e08 	add.w	lr, r1, #8
  402664:	68ac      	ldr	r4, [r5, #8]
  402666:	4574      	cmp	r4, lr
  402668:	443a      	add	r2, r7
  40266a:	d067      	beq.n	40273c <_free_r+0x114>
  40266c:	68ef      	ldr	r7, [r5, #12]
  40266e:	60e7      	str	r7, [r4, #12]
  402670:	60bc      	str	r4, [r7, #8]
  402672:	181c      	adds	r4, r3, r0
  402674:	6864      	ldr	r4, [r4, #4]
  402676:	07e4      	lsls	r4, r4, #31
  402678:	d40c      	bmi.n	402694 <_free_r+0x6c>
  40267a:	4f54      	ldr	r7, [pc, #336]	; (4027cc <_free_r+0x1a4>)
  40267c:	689c      	ldr	r4, [r3, #8]
  40267e:	42bc      	cmp	r4, r7
  402680:	4402      	add	r2, r0
  402682:	d07c      	beq.n	40277e <_free_r+0x156>
  402684:	68d8      	ldr	r0, [r3, #12]
  402686:	60e0      	str	r0, [r4, #12]
  402688:	f042 0301 	orr.w	r3, r2, #1
  40268c:	6084      	str	r4, [r0, #8]
  40268e:	606b      	str	r3, [r5, #4]
  402690:	50aa      	str	r2, [r5, r2]
  402692:	e003      	b.n	40269c <_free_r+0x74>
  402694:	f042 0301 	orr.w	r3, r2, #1
  402698:	606b      	str	r3, [r5, #4]
  40269a:	50aa      	str	r2, [r5, r2]
  40269c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4026a0:	d214      	bcs.n	4026cc <_free_r+0xa4>
  4026a2:	08d2      	lsrs	r2, r2, #3
  4026a4:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  4026a8:	6848      	ldr	r0, [r1, #4]
  4026aa:	689f      	ldr	r7, [r3, #8]
  4026ac:	60af      	str	r7, [r5, #8]
  4026ae:	1092      	asrs	r2, r2, #2
  4026b0:	2401      	movs	r4, #1
  4026b2:	fa04 f202 	lsl.w	r2, r4, r2
  4026b6:	4310      	orrs	r0, r2
  4026b8:	60eb      	str	r3, [r5, #12]
  4026ba:	6048      	str	r0, [r1, #4]
  4026bc:	609d      	str	r5, [r3, #8]
  4026be:	60fd      	str	r5, [r7, #12]
  4026c0:	4640      	mov	r0, r8
  4026c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4026c6:	f000 be9b 	b.w	403400 <__malloc_unlock>
  4026ca:	4770      	bx	lr
  4026cc:	0a53      	lsrs	r3, r2, #9
  4026ce:	2b04      	cmp	r3, #4
  4026d0:	d847      	bhi.n	402762 <_free_r+0x13a>
  4026d2:	0993      	lsrs	r3, r2, #6
  4026d4:	f103 0438 	add.w	r4, r3, #56	; 0x38
  4026d8:	0060      	lsls	r0, r4, #1
  4026da:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  4026de:	493a      	ldr	r1, [pc, #232]	; (4027c8 <_free_r+0x1a0>)
  4026e0:	6883      	ldr	r3, [r0, #8]
  4026e2:	4283      	cmp	r3, r0
  4026e4:	d043      	beq.n	40276e <_free_r+0x146>
  4026e6:	6859      	ldr	r1, [r3, #4]
  4026e8:	f021 0103 	bic.w	r1, r1, #3
  4026ec:	4291      	cmp	r1, r2
  4026ee:	d902      	bls.n	4026f6 <_free_r+0xce>
  4026f0:	689b      	ldr	r3, [r3, #8]
  4026f2:	4298      	cmp	r0, r3
  4026f4:	d1f7      	bne.n	4026e6 <_free_r+0xbe>
  4026f6:	68da      	ldr	r2, [r3, #12]
  4026f8:	60ea      	str	r2, [r5, #12]
  4026fa:	60ab      	str	r3, [r5, #8]
  4026fc:	4640      	mov	r0, r8
  4026fe:	6095      	str	r5, [r2, #8]
  402700:	60dd      	str	r5, [r3, #12]
  402702:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402706:	f000 be7b 	b.w	403400 <__malloc_unlock>
  40270a:	07ff      	lsls	r7, r7, #31
  40270c:	4402      	add	r2, r0
  40270e:	d407      	bmi.n	402720 <_free_r+0xf8>
  402710:	f854 3c08 	ldr.w	r3, [r4, #-8]
  402714:	1aed      	subs	r5, r5, r3
  402716:	441a      	add	r2, r3
  402718:	68a8      	ldr	r0, [r5, #8]
  40271a:	68eb      	ldr	r3, [r5, #12]
  40271c:	60c3      	str	r3, [r0, #12]
  40271e:	6098      	str	r0, [r3, #8]
  402720:	4b2b      	ldr	r3, [pc, #172]	; (4027d0 <_free_r+0x1a8>)
  402722:	681b      	ldr	r3, [r3, #0]
  402724:	f042 0001 	orr.w	r0, r2, #1
  402728:	429a      	cmp	r2, r3
  40272a:	6068      	str	r0, [r5, #4]
  40272c:	608d      	str	r5, [r1, #8]
  40272e:	d3c7      	bcc.n	4026c0 <_free_r+0x98>
  402730:	4b28      	ldr	r3, [pc, #160]	; (4027d4 <_free_r+0x1ac>)
  402732:	4640      	mov	r0, r8
  402734:	6819      	ldr	r1, [r3, #0]
  402736:	f7ff ff29 	bl	40258c <_malloc_trim_r>
  40273a:	e7c1      	b.n	4026c0 <_free_r+0x98>
  40273c:	1819      	adds	r1, r3, r0
  40273e:	6849      	ldr	r1, [r1, #4]
  402740:	07c9      	lsls	r1, r1, #31
  402742:	d409      	bmi.n	402758 <_free_r+0x130>
  402744:	68d9      	ldr	r1, [r3, #12]
  402746:	689b      	ldr	r3, [r3, #8]
  402748:	4402      	add	r2, r0
  40274a:	f042 0001 	orr.w	r0, r2, #1
  40274e:	60d9      	str	r1, [r3, #12]
  402750:	608b      	str	r3, [r1, #8]
  402752:	6068      	str	r0, [r5, #4]
  402754:	50aa      	str	r2, [r5, r2]
  402756:	e7b3      	b.n	4026c0 <_free_r+0x98>
  402758:	f042 0301 	orr.w	r3, r2, #1
  40275c:	606b      	str	r3, [r5, #4]
  40275e:	50aa      	str	r2, [r5, r2]
  402760:	e7ae      	b.n	4026c0 <_free_r+0x98>
  402762:	2b14      	cmp	r3, #20
  402764:	d814      	bhi.n	402790 <_free_r+0x168>
  402766:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  40276a:	0060      	lsls	r0, r4, #1
  40276c:	e7b5      	b.n	4026da <_free_r+0xb2>
  40276e:	684a      	ldr	r2, [r1, #4]
  402770:	10a4      	asrs	r4, r4, #2
  402772:	2001      	movs	r0, #1
  402774:	40a0      	lsls	r0, r4
  402776:	4302      	orrs	r2, r0
  402778:	604a      	str	r2, [r1, #4]
  40277a:	461a      	mov	r2, r3
  40277c:	e7bc      	b.n	4026f8 <_free_r+0xd0>
  40277e:	f042 0301 	orr.w	r3, r2, #1
  402782:	614d      	str	r5, [r1, #20]
  402784:	610d      	str	r5, [r1, #16]
  402786:	60ec      	str	r4, [r5, #12]
  402788:	60ac      	str	r4, [r5, #8]
  40278a:	606b      	str	r3, [r5, #4]
  40278c:	50aa      	str	r2, [r5, r2]
  40278e:	e797      	b.n	4026c0 <_free_r+0x98>
  402790:	2b54      	cmp	r3, #84	; 0x54
  402792:	d804      	bhi.n	40279e <_free_r+0x176>
  402794:	0b13      	lsrs	r3, r2, #12
  402796:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  40279a:	0060      	lsls	r0, r4, #1
  40279c:	e79d      	b.n	4026da <_free_r+0xb2>
  40279e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4027a2:	d804      	bhi.n	4027ae <_free_r+0x186>
  4027a4:	0bd3      	lsrs	r3, r2, #15
  4027a6:	f103 0477 	add.w	r4, r3, #119	; 0x77
  4027aa:	0060      	lsls	r0, r4, #1
  4027ac:	e795      	b.n	4026da <_free_r+0xb2>
  4027ae:	f240 5054 	movw	r0, #1364	; 0x554
  4027b2:	4283      	cmp	r3, r0
  4027b4:	d804      	bhi.n	4027c0 <_free_r+0x198>
  4027b6:	0c93      	lsrs	r3, r2, #18
  4027b8:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  4027bc:	0060      	lsls	r0, r4, #1
  4027be:	e78c      	b.n	4026da <_free_r+0xb2>
  4027c0:	20fc      	movs	r0, #252	; 0xfc
  4027c2:	247e      	movs	r4, #126	; 0x7e
  4027c4:	e789      	b.n	4026da <_free_r+0xb2>
  4027c6:	bf00      	nop
  4027c8:	20000458 	.word	0x20000458
  4027cc:	20000460 	.word	0x20000460
  4027d0:	20000860 	.word	0x20000860
  4027d4:	2000090c 	.word	0x2000090c

004027d8 <__sfvwrite_r>:
  4027d8:	6893      	ldr	r3, [r2, #8]
  4027da:	2b00      	cmp	r3, #0
  4027dc:	d07a      	beq.n	4028d4 <__sfvwrite_r+0xfc>
  4027de:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4027e2:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  4027e6:	f01e 0f08 	tst.w	lr, #8
  4027ea:	b083      	sub	sp, #12
  4027ec:	460c      	mov	r4, r1
  4027ee:	4681      	mov	r9, r0
  4027f0:	4616      	mov	r6, r2
  4027f2:	d026      	beq.n	402842 <__sfvwrite_r+0x6a>
  4027f4:	690b      	ldr	r3, [r1, #16]
  4027f6:	b323      	cbz	r3, 402842 <__sfvwrite_r+0x6a>
  4027f8:	f00e 0802 	and.w	r8, lr, #2
  4027fc:	fa1f f088 	uxth.w	r0, r8
  402800:	6835      	ldr	r5, [r6, #0]
  402802:	b370      	cbz	r0, 402862 <__sfvwrite_r+0x8a>
  402804:	f04f 0a00 	mov.w	sl, #0
  402808:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 402aec <__sfvwrite_r+0x314>
  40280c:	46d0      	mov	r8, sl
  40280e:	45d8      	cmp	r8, fp
  402810:	4643      	mov	r3, r8
  402812:	4652      	mov	r2, sl
  402814:	bf28      	it	cs
  402816:	465b      	movcs	r3, fp
  402818:	4648      	mov	r0, r9
  40281a:	f1b8 0f00 	cmp.w	r8, #0
  40281e:	d053      	beq.n	4028c8 <__sfvwrite_r+0xf0>
  402820:	69e1      	ldr	r1, [r4, #28]
  402822:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402824:	47b8      	blx	r7
  402826:	2800      	cmp	r0, #0
  402828:	dd73      	ble.n	402912 <__sfvwrite_r+0x13a>
  40282a:	68b3      	ldr	r3, [r6, #8]
  40282c:	1a1b      	subs	r3, r3, r0
  40282e:	4482      	add	sl, r0
  402830:	ebc0 0808 	rsb	r8, r0, r8
  402834:	60b3      	str	r3, [r6, #8]
  402836:	2b00      	cmp	r3, #0
  402838:	d1e9      	bne.n	40280e <__sfvwrite_r+0x36>
  40283a:	2000      	movs	r0, #0
  40283c:	b003      	add	sp, #12
  40283e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402842:	4648      	mov	r0, r9
  402844:	4621      	mov	r1, r4
  402846:	f7ff fc67 	bl	402118 <__swsetup_r>
  40284a:	2800      	cmp	r0, #0
  40284c:	f040 8145 	bne.w	402ada <__sfvwrite_r+0x302>
  402850:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  402854:	6835      	ldr	r5, [r6, #0]
  402856:	f00e 0802 	and.w	r8, lr, #2
  40285a:	fa1f f088 	uxth.w	r0, r8
  40285e:	2800      	cmp	r0, #0
  402860:	d1d0      	bne.n	402804 <__sfvwrite_r+0x2c>
  402862:	f01e 0b01 	ands.w	fp, lr, #1
  402866:	d15d      	bne.n	402924 <__sfvwrite_r+0x14c>
  402868:	46d8      	mov	r8, fp
  40286a:	f1b8 0f00 	cmp.w	r8, #0
  40286e:	d025      	beq.n	4028bc <__sfvwrite_r+0xe4>
  402870:	f41e 7f00 	tst.w	lr, #512	; 0x200
  402874:	68a7      	ldr	r7, [r4, #8]
  402876:	d02f      	beq.n	4028d8 <__sfvwrite_r+0x100>
  402878:	45b8      	cmp	r8, r7
  40287a:	46ba      	mov	sl, r7
  40287c:	f0c0 80a9 	bcc.w	4029d2 <__sfvwrite_r+0x1fa>
  402880:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  402884:	f040 80b6 	bne.w	4029f4 <__sfvwrite_r+0x21c>
  402888:	6820      	ldr	r0, [r4, #0]
  40288a:	4652      	mov	r2, sl
  40288c:	4659      	mov	r1, fp
  40288e:	f000 fd51 	bl	403334 <memmove>
  402892:	68a0      	ldr	r0, [r4, #8]
  402894:	6822      	ldr	r2, [r4, #0]
  402896:	1bc0      	subs	r0, r0, r7
  402898:	eb02 030a 	add.w	r3, r2, sl
  40289c:	60a0      	str	r0, [r4, #8]
  40289e:	6023      	str	r3, [r4, #0]
  4028a0:	4640      	mov	r0, r8
  4028a2:	68b3      	ldr	r3, [r6, #8]
  4028a4:	1a1b      	subs	r3, r3, r0
  4028a6:	4483      	add	fp, r0
  4028a8:	ebc0 0808 	rsb	r8, r0, r8
  4028ac:	60b3      	str	r3, [r6, #8]
  4028ae:	2b00      	cmp	r3, #0
  4028b0:	d0c3      	beq.n	40283a <__sfvwrite_r+0x62>
  4028b2:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4028b6:	f1b8 0f00 	cmp.w	r8, #0
  4028ba:	d1d9      	bne.n	402870 <__sfvwrite_r+0x98>
  4028bc:	f8d5 b000 	ldr.w	fp, [r5]
  4028c0:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4028c4:	3508      	adds	r5, #8
  4028c6:	e7d0      	b.n	40286a <__sfvwrite_r+0x92>
  4028c8:	f8d5 a000 	ldr.w	sl, [r5]
  4028cc:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4028d0:	3508      	adds	r5, #8
  4028d2:	e79c      	b.n	40280e <__sfvwrite_r+0x36>
  4028d4:	2000      	movs	r0, #0
  4028d6:	4770      	bx	lr
  4028d8:	6820      	ldr	r0, [r4, #0]
  4028da:	6923      	ldr	r3, [r4, #16]
  4028dc:	4298      	cmp	r0, r3
  4028de:	d803      	bhi.n	4028e8 <__sfvwrite_r+0x110>
  4028e0:	6962      	ldr	r2, [r4, #20]
  4028e2:	4590      	cmp	r8, r2
  4028e4:	f080 80b9 	bcs.w	402a5a <__sfvwrite_r+0x282>
  4028e8:	4547      	cmp	r7, r8
  4028ea:	bf28      	it	cs
  4028ec:	4647      	movcs	r7, r8
  4028ee:	463a      	mov	r2, r7
  4028f0:	4659      	mov	r1, fp
  4028f2:	f000 fd1f 	bl	403334 <memmove>
  4028f6:	68a3      	ldr	r3, [r4, #8]
  4028f8:	6822      	ldr	r2, [r4, #0]
  4028fa:	1bdb      	subs	r3, r3, r7
  4028fc:	443a      	add	r2, r7
  4028fe:	60a3      	str	r3, [r4, #8]
  402900:	6022      	str	r2, [r4, #0]
  402902:	2b00      	cmp	r3, #0
  402904:	d14a      	bne.n	40299c <__sfvwrite_r+0x1c4>
  402906:	4648      	mov	r0, r9
  402908:	4621      	mov	r1, r4
  40290a:	f7ff fd21 	bl	402350 <_fflush_r>
  40290e:	2800      	cmp	r0, #0
  402910:	d044      	beq.n	40299c <__sfvwrite_r+0x1c4>
  402912:	89a3      	ldrh	r3, [r4, #12]
  402914:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402918:	f04f 30ff 	mov.w	r0, #4294967295
  40291c:	81a3      	strh	r3, [r4, #12]
  40291e:	b003      	add	sp, #12
  402920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402924:	4680      	mov	r8, r0
  402926:	9000      	str	r0, [sp, #0]
  402928:	4683      	mov	fp, r0
  40292a:	4682      	mov	sl, r0
  40292c:	f1ba 0f00 	cmp.w	sl, #0
  402930:	d02c      	beq.n	40298c <__sfvwrite_r+0x1b4>
  402932:	9b00      	ldr	r3, [sp, #0]
  402934:	2b00      	cmp	r3, #0
  402936:	d050      	beq.n	4029da <__sfvwrite_r+0x202>
  402938:	6820      	ldr	r0, [r4, #0]
  40293a:	6921      	ldr	r1, [r4, #16]
  40293c:	f8d4 e008 	ldr.w	lr, [r4, #8]
  402940:	6962      	ldr	r2, [r4, #20]
  402942:	45d0      	cmp	r8, sl
  402944:	4643      	mov	r3, r8
  402946:	bf28      	it	cs
  402948:	4653      	movcs	r3, sl
  40294a:	4288      	cmp	r0, r1
  40294c:	461f      	mov	r7, r3
  40294e:	d904      	bls.n	40295a <__sfvwrite_r+0x182>
  402950:	eb0e 0c02 	add.w	ip, lr, r2
  402954:	4563      	cmp	r3, ip
  402956:	f300 8092 	bgt.w	402a7e <__sfvwrite_r+0x2a6>
  40295a:	4293      	cmp	r3, r2
  40295c:	db20      	blt.n	4029a0 <__sfvwrite_r+0x1c8>
  40295e:	4613      	mov	r3, r2
  402960:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402962:	69e1      	ldr	r1, [r4, #28]
  402964:	4648      	mov	r0, r9
  402966:	465a      	mov	r2, fp
  402968:	47b8      	blx	r7
  40296a:	1e07      	subs	r7, r0, #0
  40296c:	ddd1      	ble.n	402912 <__sfvwrite_r+0x13a>
  40296e:	ebb8 0807 	subs.w	r8, r8, r7
  402972:	d025      	beq.n	4029c0 <__sfvwrite_r+0x1e8>
  402974:	68b3      	ldr	r3, [r6, #8]
  402976:	1bdb      	subs	r3, r3, r7
  402978:	44bb      	add	fp, r7
  40297a:	ebc7 0a0a 	rsb	sl, r7, sl
  40297e:	60b3      	str	r3, [r6, #8]
  402980:	2b00      	cmp	r3, #0
  402982:	f43f af5a 	beq.w	40283a <__sfvwrite_r+0x62>
  402986:	f1ba 0f00 	cmp.w	sl, #0
  40298a:	d1d2      	bne.n	402932 <__sfvwrite_r+0x15a>
  40298c:	2300      	movs	r3, #0
  40298e:	f8d5 b000 	ldr.w	fp, [r5]
  402992:	f8d5 a004 	ldr.w	sl, [r5, #4]
  402996:	9300      	str	r3, [sp, #0]
  402998:	3508      	adds	r5, #8
  40299a:	e7c7      	b.n	40292c <__sfvwrite_r+0x154>
  40299c:	4638      	mov	r0, r7
  40299e:	e780      	b.n	4028a2 <__sfvwrite_r+0xca>
  4029a0:	461a      	mov	r2, r3
  4029a2:	4659      	mov	r1, fp
  4029a4:	9301      	str	r3, [sp, #4]
  4029a6:	f000 fcc5 	bl	403334 <memmove>
  4029aa:	68a2      	ldr	r2, [r4, #8]
  4029ac:	6821      	ldr	r1, [r4, #0]
  4029ae:	9b01      	ldr	r3, [sp, #4]
  4029b0:	ebb8 0807 	subs.w	r8, r8, r7
  4029b4:	eba2 0203 	sub.w	r2, r2, r3
  4029b8:	440b      	add	r3, r1
  4029ba:	60a2      	str	r2, [r4, #8]
  4029bc:	6023      	str	r3, [r4, #0]
  4029be:	d1d9      	bne.n	402974 <__sfvwrite_r+0x19c>
  4029c0:	4648      	mov	r0, r9
  4029c2:	4621      	mov	r1, r4
  4029c4:	f7ff fcc4 	bl	402350 <_fflush_r>
  4029c8:	2800      	cmp	r0, #0
  4029ca:	d1a2      	bne.n	402912 <__sfvwrite_r+0x13a>
  4029cc:	f8cd 8000 	str.w	r8, [sp]
  4029d0:	e7d0      	b.n	402974 <__sfvwrite_r+0x19c>
  4029d2:	6820      	ldr	r0, [r4, #0]
  4029d4:	4647      	mov	r7, r8
  4029d6:	46c2      	mov	sl, r8
  4029d8:	e757      	b.n	40288a <__sfvwrite_r+0xb2>
  4029da:	4658      	mov	r0, fp
  4029dc:	210a      	movs	r1, #10
  4029de:	4652      	mov	r2, sl
  4029e0:	f000 fbc4 	bl	40316c <memchr>
  4029e4:	2800      	cmp	r0, #0
  4029e6:	d073      	beq.n	402ad0 <__sfvwrite_r+0x2f8>
  4029e8:	3001      	adds	r0, #1
  4029ea:	2301      	movs	r3, #1
  4029ec:	ebcb 0800 	rsb	r8, fp, r0
  4029f0:	9300      	str	r3, [sp, #0]
  4029f2:	e7a1      	b.n	402938 <__sfvwrite_r+0x160>
  4029f4:	6967      	ldr	r7, [r4, #20]
  4029f6:	6921      	ldr	r1, [r4, #16]
  4029f8:	6823      	ldr	r3, [r4, #0]
  4029fa:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  4029fe:	1a5b      	subs	r3, r3, r1
  402a00:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  402a04:	1c58      	adds	r0, r3, #1
  402a06:	107f      	asrs	r7, r7, #1
  402a08:	4440      	add	r0, r8
  402a0a:	4287      	cmp	r7, r0
  402a0c:	463a      	mov	r2, r7
  402a0e:	bf3c      	itt	cc
  402a10:	4607      	movcc	r7, r0
  402a12:	463a      	movcc	r2, r7
  402a14:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  402a18:	9300      	str	r3, [sp, #0]
  402a1a:	d046      	beq.n	402aaa <__sfvwrite_r+0x2d2>
  402a1c:	4611      	mov	r1, r2
  402a1e:	4648      	mov	r0, r9
  402a20:	f000 f912 	bl	402c48 <_malloc_r>
  402a24:	9b00      	ldr	r3, [sp, #0]
  402a26:	4682      	mov	sl, r0
  402a28:	2800      	cmp	r0, #0
  402a2a:	d059      	beq.n	402ae0 <__sfvwrite_r+0x308>
  402a2c:	461a      	mov	r2, r3
  402a2e:	6921      	ldr	r1, [r4, #16]
  402a30:	9300      	str	r3, [sp, #0]
  402a32:	f000 fbe5 	bl	403200 <memcpy>
  402a36:	89a2      	ldrh	r2, [r4, #12]
  402a38:	9b00      	ldr	r3, [sp, #0]
  402a3a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  402a3e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  402a42:	81a2      	strh	r2, [r4, #12]
  402a44:	eb0a 0003 	add.w	r0, sl, r3
  402a48:	1afb      	subs	r3, r7, r3
  402a4a:	f8c4 a010 	str.w	sl, [r4, #16]
  402a4e:	6167      	str	r7, [r4, #20]
  402a50:	6020      	str	r0, [r4, #0]
  402a52:	60a3      	str	r3, [r4, #8]
  402a54:	4647      	mov	r7, r8
  402a56:	46c2      	mov	sl, r8
  402a58:	e717      	b.n	40288a <__sfvwrite_r+0xb2>
  402a5a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  402a5e:	4543      	cmp	r3, r8
  402a60:	bf28      	it	cs
  402a62:	4643      	movcs	r3, r8
  402a64:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402a66:	fb93 f3f2 	sdiv	r3, r3, r2
  402a6a:	4648      	mov	r0, r9
  402a6c:	fb03 f302 	mul.w	r3, r3, r2
  402a70:	69e1      	ldr	r1, [r4, #28]
  402a72:	465a      	mov	r2, fp
  402a74:	47b8      	blx	r7
  402a76:	2800      	cmp	r0, #0
  402a78:	f73f af13 	bgt.w	4028a2 <__sfvwrite_r+0xca>
  402a7c:	e749      	b.n	402912 <__sfvwrite_r+0x13a>
  402a7e:	4662      	mov	r2, ip
  402a80:	4659      	mov	r1, fp
  402a82:	f8cd c004 	str.w	ip, [sp, #4]
  402a86:	f000 fc55 	bl	403334 <memmove>
  402a8a:	6823      	ldr	r3, [r4, #0]
  402a8c:	f8dd c004 	ldr.w	ip, [sp, #4]
  402a90:	4463      	add	r3, ip
  402a92:	6023      	str	r3, [r4, #0]
  402a94:	4648      	mov	r0, r9
  402a96:	4621      	mov	r1, r4
  402a98:	f7ff fc5a 	bl	402350 <_fflush_r>
  402a9c:	f8dd c004 	ldr.w	ip, [sp, #4]
  402aa0:	2800      	cmp	r0, #0
  402aa2:	f47f af36 	bne.w	402912 <__sfvwrite_r+0x13a>
  402aa6:	4667      	mov	r7, ip
  402aa8:	e761      	b.n	40296e <__sfvwrite_r+0x196>
  402aaa:	4648      	mov	r0, r9
  402aac:	f000 fcaa 	bl	403404 <_realloc_r>
  402ab0:	9b00      	ldr	r3, [sp, #0]
  402ab2:	4682      	mov	sl, r0
  402ab4:	2800      	cmp	r0, #0
  402ab6:	d1c5      	bne.n	402a44 <__sfvwrite_r+0x26c>
  402ab8:	4648      	mov	r0, r9
  402aba:	6921      	ldr	r1, [r4, #16]
  402abc:	f7ff fdb4 	bl	402628 <_free_r>
  402ac0:	89a3      	ldrh	r3, [r4, #12]
  402ac2:	220c      	movs	r2, #12
  402ac4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402ac8:	b29b      	uxth	r3, r3
  402aca:	f8c9 2000 	str.w	r2, [r9]
  402ace:	e721      	b.n	402914 <__sfvwrite_r+0x13c>
  402ad0:	2301      	movs	r3, #1
  402ad2:	f10a 0801 	add.w	r8, sl, #1
  402ad6:	9300      	str	r3, [sp, #0]
  402ad8:	e72e      	b.n	402938 <__sfvwrite_r+0x160>
  402ada:	f04f 30ff 	mov.w	r0, #4294967295
  402ade:	e6ad      	b.n	40283c <__sfvwrite_r+0x64>
  402ae0:	230c      	movs	r3, #12
  402ae2:	f8c9 3000 	str.w	r3, [r9]
  402ae6:	89a3      	ldrh	r3, [r4, #12]
  402ae8:	e714      	b.n	402914 <__sfvwrite_r+0x13c>
  402aea:	bf00      	nop
  402aec:	7ffffc00 	.word	0x7ffffc00

00402af0 <_fwalk_reent>:
  402af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402af4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402af8:	d01f      	beq.n	402b3a <_fwalk_reent+0x4a>
  402afa:	4688      	mov	r8, r1
  402afc:	4606      	mov	r6, r0
  402afe:	f04f 0900 	mov.w	r9, #0
  402b02:	687d      	ldr	r5, [r7, #4]
  402b04:	68bc      	ldr	r4, [r7, #8]
  402b06:	3d01      	subs	r5, #1
  402b08:	d411      	bmi.n	402b2e <_fwalk_reent+0x3e>
  402b0a:	89a3      	ldrh	r3, [r4, #12]
  402b0c:	2b01      	cmp	r3, #1
  402b0e:	f105 35ff 	add.w	r5, r5, #4294967295
  402b12:	d908      	bls.n	402b26 <_fwalk_reent+0x36>
  402b14:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402b18:	3301      	adds	r3, #1
  402b1a:	4621      	mov	r1, r4
  402b1c:	4630      	mov	r0, r6
  402b1e:	d002      	beq.n	402b26 <_fwalk_reent+0x36>
  402b20:	47c0      	blx	r8
  402b22:	ea49 0900 	orr.w	r9, r9, r0
  402b26:	1c6b      	adds	r3, r5, #1
  402b28:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402b2c:	d1ed      	bne.n	402b0a <_fwalk_reent+0x1a>
  402b2e:	683f      	ldr	r7, [r7, #0]
  402b30:	2f00      	cmp	r7, #0
  402b32:	d1e6      	bne.n	402b02 <_fwalk_reent+0x12>
  402b34:	4648      	mov	r0, r9
  402b36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402b3a:	46b9      	mov	r9, r7
  402b3c:	4648      	mov	r0, r9
  402b3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402b42:	bf00      	nop

00402b44 <__locale_charset>:
  402b44:	4800      	ldr	r0, [pc, #0]	; (402b48 <__locale_charset+0x4>)
  402b46:	4770      	bx	lr
  402b48:	20000434 	.word	0x20000434

00402b4c <__locale_mb_cur_max>:
  402b4c:	4b01      	ldr	r3, [pc, #4]	; (402b54 <__locale_mb_cur_max+0x8>)
  402b4e:	6818      	ldr	r0, [r3, #0]
  402b50:	4770      	bx	lr
  402b52:	bf00      	nop
  402b54:	20000454 	.word	0x20000454

00402b58 <__smakebuf_r>:
  402b58:	898b      	ldrh	r3, [r1, #12]
  402b5a:	b29a      	uxth	r2, r3
  402b5c:	f012 0f02 	tst.w	r2, #2
  402b60:	d13c      	bne.n	402bdc <__smakebuf_r+0x84>
  402b62:	b5f0      	push	{r4, r5, r6, r7, lr}
  402b64:	460c      	mov	r4, r1
  402b66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402b6a:	2900      	cmp	r1, #0
  402b6c:	b091      	sub	sp, #68	; 0x44
  402b6e:	4605      	mov	r5, r0
  402b70:	db19      	blt.n	402ba6 <__smakebuf_r+0x4e>
  402b72:	aa01      	add	r2, sp, #4
  402b74:	f000 ffd6 	bl	403b24 <_fstat_r>
  402b78:	2800      	cmp	r0, #0
  402b7a:	db12      	blt.n	402ba2 <__smakebuf_r+0x4a>
  402b7c:	9b02      	ldr	r3, [sp, #8]
  402b7e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  402b82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  402b86:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  402b8a:	fab7 f787 	clz	r7, r7
  402b8e:	ea4f 1757 	mov.w	r7, r7, lsr #5
  402b92:	d02a      	beq.n	402bea <__smakebuf_r+0x92>
  402b94:	89a3      	ldrh	r3, [r4, #12]
  402b96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402b9a:	81a3      	strh	r3, [r4, #12]
  402b9c:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402ba0:	e00b      	b.n	402bba <__smakebuf_r+0x62>
  402ba2:	89a3      	ldrh	r3, [r4, #12]
  402ba4:	b29a      	uxth	r2, r3
  402ba6:	f012 0f80 	tst.w	r2, #128	; 0x80
  402baa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402bae:	81a3      	strh	r3, [r4, #12]
  402bb0:	bf0c      	ite	eq
  402bb2:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  402bb6:	2640      	movne	r6, #64	; 0x40
  402bb8:	2700      	movs	r7, #0
  402bba:	4628      	mov	r0, r5
  402bbc:	4631      	mov	r1, r6
  402bbe:	f000 f843 	bl	402c48 <_malloc_r>
  402bc2:	89a3      	ldrh	r3, [r4, #12]
  402bc4:	b340      	cbz	r0, 402c18 <__smakebuf_r+0xc0>
  402bc6:	4a1a      	ldr	r2, [pc, #104]	; (402c30 <__smakebuf_r+0xd8>)
  402bc8:	63ea      	str	r2, [r5, #60]	; 0x3c
  402bca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402bce:	81a3      	strh	r3, [r4, #12]
  402bd0:	6020      	str	r0, [r4, #0]
  402bd2:	6120      	str	r0, [r4, #16]
  402bd4:	6166      	str	r6, [r4, #20]
  402bd6:	b99f      	cbnz	r7, 402c00 <__smakebuf_r+0xa8>
  402bd8:	b011      	add	sp, #68	; 0x44
  402bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402bdc:	f101 0343 	add.w	r3, r1, #67	; 0x43
  402be0:	2201      	movs	r2, #1
  402be2:	600b      	str	r3, [r1, #0]
  402be4:	610b      	str	r3, [r1, #16]
  402be6:	614a      	str	r2, [r1, #20]
  402be8:	4770      	bx	lr
  402bea:	4b12      	ldr	r3, [pc, #72]	; (402c34 <__smakebuf_r+0xdc>)
  402bec:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  402bee:	429a      	cmp	r2, r3
  402bf0:	d1d0      	bne.n	402b94 <__smakebuf_r+0x3c>
  402bf2:	89a3      	ldrh	r3, [r4, #12]
  402bf4:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402bf8:	4333      	orrs	r3, r6
  402bfa:	81a3      	strh	r3, [r4, #12]
  402bfc:	64e6      	str	r6, [r4, #76]	; 0x4c
  402bfe:	e7dc      	b.n	402bba <__smakebuf_r+0x62>
  402c00:	4628      	mov	r0, r5
  402c02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402c06:	f000 ffa1 	bl	403b4c <_isatty_r>
  402c0a:	2800      	cmp	r0, #0
  402c0c:	d0e4      	beq.n	402bd8 <__smakebuf_r+0x80>
  402c0e:	89a3      	ldrh	r3, [r4, #12]
  402c10:	f043 0301 	orr.w	r3, r3, #1
  402c14:	81a3      	strh	r3, [r4, #12]
  402c16:	e7df      	b.n	402bd8 <__smakebuf_r+0x80>
  402c18:	059a      	lsls	r2, r3, #22
  402c1a:	d4dd      	bmi.n	402bd8 <__smakebuf_r+0x80>
  402c1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402c20:	f043 0302 	orr.w	r3, r3, #2
  402c24:	2101      	movs	r1, #1
  402c26:	81a3      	strh	r3, [r4, #12]
  402c28:	6022      	str	r2, [r4, #0]
  402c2a:	6122      	str	r2, [r4, #16]
  402c2c:	6161      	str	r1, [r4, #20]
  402c2e:	e7d3      	b.n	402bd8 <__smakebuf_r+0x80>
  402c30:	0040237d 	.word	0x0040237d
  402c34:	00403871 	.word	0x00403871

00402c38 <malloc>:
  402c38:	4b02      	ldr	r3, [pc, #8]	; (402c44 <malloc+0xc>)
  402c3a:	4601      	mov	r1, r0
  402c3c:	6818      	ldr	r0, [r3, #0]
  402c3e:	f000 b803 	b.w	402c48 <_malloc_r>
  402c42:	bf00      	nop
  402c44:	20000430 	.word	0x20000430

00402c48 <_malloc_r>:
  402c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c4c:	f101 050b 	add.w	r5, r1, #11
  402c50:	2d16      	cmp	r5, #22
  402c52:	b083      	sub	sp, #12
  402c54:	4606      	mov	r6, r0
  402c56:	d927      	bls.n	402ca8 <_malloc_r+0x60>
  402c58:	f035 0507 	bics.w	r5, r5, #7
  402c5c:	f100 80b6 	bmi.w	402dcc <_malloc_r+0x184>
  402c60:	42a9      	cmp	r1, r5
  402c62:	f200 80b3 	bhi.w	402dcc <_malloc_r+0x184>
  402c66:	f000 fbc9 	bl	4033fc <__malloc_lock>
  402c6a:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402c6e:	d222      	bcs.n	402cb6 <_malloc_r+0x6e>
  402c70:	4fc2      	ldr	r7, [pc, #776]	; (402f7c <_malloc_r+0x334>)
  402c72:	08e8      	lsrs	r0, r5, #3
  402c74:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  402c78:	68dc      	ldr	r4, [r3, #12]
  402c7a:	429c      	cmp	r4, r3
  402c7c:	f000 81c8 	beq.w	403010 <_malloc_r+0x3c8>
  402c80:	6863      	ldr	r3, [r4, #4]
  402c82:	68e1      	ldr	r1, [r4, #12]
  402c84:	68a5      	ldr	r5, [r4, #8]
  402c86:	f023 0303 	bic.w	r3, r3, #3
  402c8a:	4423      	add	r3, r4
  402c8c:	4630      	mov	r0, r6
  402c8e:	685a      	ldr	r2, [r3, #4]
  402c90:	60e9      	str	r1, [r5, #12]
  402c92:	f042 0201 	orr.w	r2, r2, #1
  402c96:	608d      	str	r5, [r1, #8]
  402c98:	605a      	str	r2, [r3, #4]
  402c9a:	f000 fbb1 	bl	403400 <__malloc_unlock>
  402c9e:	3408      	adds	r4, #8
  402ca0:	4620      	mov	r0, r4
  402ca2:	b003      	add	sp, #12
  402ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ca8:	2910      	cmp	r1, #16
  402caa:	f200 808f 	bhi.w	402dcc <_malloc_r+0x184>
  402cae:	f000 fba5 	bl	4033fc <__malloc_lock>
  402cb2:	2510      	movs	r5, #16
  402cb4:	e7dc      	b.n	402c70 <_malloc_r+0x28>
  402cb6:	0a68      	lsrs	r0, r5, #9
  402cb8:	f000 808f 	beq.w	402dda <_malloc_r+0x192>
  402cbc:	2804      	cmp	r0, #4
  402cbe:	f200 8154 	bhi.w	402f6a <_malloc_r+0x322>
  402cc2:	09a8      	lsrs	r0, r5, #6
  402cc4:	3038      	adds	r0, #56	; 0x38
  402cc6:	0041      	lsls	r1, r0, #1
  402cc8:	4fac      	ldr	r7, [pc, #688]	; (402f7c <_malloc_r+0x334>)
  402cca:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  402cce:	68cc      	ldr	r4, [r1, #12]
  402cd0:	42a1      	cmp	r1, r4
  402cd2:	d106      	bne.n	402ce2 <_malloc_r+0x9a>
  402cd4:	e00c      	b.n	402cf0 <_malloc_r+0xa8>
  402cd6:	2a00      	cmp	r2, #0
  402cd8:	f280 8082 	bge.w	402de0 <_malloc_r+0x198>
  402cdc:	68e4      	ldr	r4, [r4, #12]
  402cde:	42a1      	cmp	r1, r4
  402ce0:	d006      	beq.n	402cf0 <_malloc_r+0xa8>
  402ce2:	6863      	ldr	r3, [r4, #4]
  402ce4:	f023 0303 	bic.w	r3, r3, #3
  402ce8:	1b5a      	subs	r2, r3, r5
  402cea:	2a0f      	cmp	r2, #15
  402cec:	ddf3      	ble.n	402cd6 <_malloc_r+0x8e>
  402cee:	3801      	subs	r0, #1
  402cf0:	3001      	adds	r0, #1
  402cf2:	49a2      	ldr	r1, [pc, #648]	; (402f7c <_malloc_r+0x334>)
  402cf4:	693c      	ldr	r4, [r7, #16]
  402cf6:	f101 0e08 	add.w	lr, r1, #8
  402cfa:	4574      	cmp	r4, lr
  402cfc:	f000 817d 	beq.w	402ffa <_malloc_r+0x3b2>
  402d00:	6863      	ldr	r3, [r4, #4]
  402d02:	f023 0303 	bic.w	r3, r3, #3
  402d06:	1b5a      	subs	r2, r3, r5
  402d08:	2a0f      	cmp	r2, #15
  402d0a:	f300 8163 	bgt.w	402fd4 <_malloc_r+0x38c>
  402d0e:	2a00      	cmp	r2, #0
  402d10:	f8c1 e014 	str.w	lr, [r1, #20]
  402d14:	f8c1 e010 	str.w	lr, [r1, #16]
  402d18:	da73      	bge.n	402e02 <_malloc_r+0x1ba>
  402d1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402d1e:	f080 8139 	bcs.w	402f94 <_malloc_r+0x34c>
  402d22:	08db      	lsrs	r3, r3, #3
  402d24:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  402d28:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  402d2c:	684a      	ldr	r2, [r1, #4]
  402d2e:	f8d8 9008 	ldr.w	r9, [r8, #8]
  402d32:	f8c4 9008 	str.w	r9, [r4, #8]
  402d36:	2301      	movs	r3, #1
  402d38:	fa03 f30c 	lsl.w	r3, r3, ip
  402d3c:	4313      	orrs	r3, r2
  402d3e:	f8c4 800c 	str.w	r8, [r4, #12]
  402d42:	604b      	str	r3, [r1, #4]
  402d44:	f8c8 4008 	str.w	r4, [r8, #8]
  402d48:	f8c9 400c 	str.w	r4, [r9, #12]
  402d4c:	1082      	asrs	r2, r0, #2
  402d4e:	2401      	movs	r4, #1
  402d50:	4094      	lsls	r4, r2
  402d52:	429c      	cmp	r4, r3
  402d54:	d862      	bhi.n	402e1c <_malloc_r+0x1d4>
  402d56:	4223      	tst	r3, r4
  402d58:	d106      	bne.n	402d68 <_malloc_r+0x120>
  402d5a:	f020 0003 	bic.w	r0, r0, #3
  402d5e:	0064      	lsls	r4, r4, #1
  402d60:	4223      	tst	r3, r4
  402d62:	f100 0004 	add.w	r0, r0, #4
  402d66:	d0fa      	beq.n	402d5e <_malloc_r+0x116>
  402d68:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  402d6c:	46c4      	mov	ip, r8
  402d6e:	4681      	mov	r9, r0
  402d70:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402d74:	459c      	cmp	ip, r3
  402d76:	d107      	bne.n	402d88 <_malloc_r+0x140>
  402d78:	e141      	b.n	402ffe <_malloc_r+0x3b6>
  402d7a:	2900      	cmp	r1, #0
  402d7c:	f280 8151 	bge.w	403022 <_malloc_r+0x3da>
  402d80:	68db      	ldr	r3, [r3, #12]
  402d82:	459c      	cmp	ip, r3
  402d84:	f000 813b 	beq.w	402ffe <_malloc_r+0x3b6>
  402d88:	685a      	ldr	r2, [r3, #4]
  402d8a:	f022 0203 	bic.w	r2, r2, #3
  402d8e:	1b51      	subs	r1, r2, r5
  402d90:	290f      	cmp	r1, #15
  402d92:	ddf2      	ble.n	402d7a <_malloc_r+0x132>
  402d94:	461c      	mov	r4, r3
  402d96:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402d9a:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402d9e:	195a      	adds	r2, r3, r5
  402da0:	f045 0901 	orr.w	r9, r5, #1
  402da4:	f041 0501 	orr.w	r5, r1, #1
  402da8:	f8c3 9004 	str.w	r9, [r3, #4]
  402dac:	4630      	mov	r0, r6
  402dae:	f8c8 c00c 	str.w	ip, [r8, #12]
  402db2:	f8cc 8008 	str.w	r8, [ip, #8]
  402db6:	617a      	str	r2, [r7, #20]
  402db8:	613a      	str	r2, [r7, #16]
  402dba:	f8c2 e00c 	str.w	lr, [r2, #12]
  402dbe:	f8c2 e008 	str.w	lr, [r2, #8]
  402dc2:	6055      	str	r5, [r2, #4]
  402dc4:	5051      	str	r1, [r2, r1]
  402dc6:	f000 fb1b 	bl	403400 <__malloc_unlock>
  402dca:	e769      	b.n	402ca0 <_malloc_r+0x58>
  402dcc:	2400      	movs	r4, #0
  402dce:	230c      	movs	r3, #12
  402dd0:	4620      	mov	r0, r4
  402dd2:	6033      	str	r3, [r6, #0]
  402dd4:	b003      	add	sp, #12
  402dd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dda:	217e      	movs	r1, #126	; 0x7e
  402ddc:	203f      	movs	r0, #63	; 0x3f
  402dde:	e773      	b.n	402cc8 <_malloc_r+0x80>
  402de0:	4423      	add	r3, r4
  402de2:	68e1      	ldr	r1, [r4, #12]
  402de4:	685a      	ldr	r2, [r3, #4]
  402de6:	68a5      	ldr	r5, [r4, #8]
  402de8:	f042 0201 	orr.w	r2, r2, #1
  402dec:	60e9      	str	r1, [r5, #12]
  402dee:	4630      	mov	r0, r6
  402df0:	608d      	str	r5, [r1, #8]
  402df2:	605a      	str	r2, [r3, #4]
  402df4:	f000 fb04 	bl	403400 <__malloc_unlock>
  402df8:	3408      	adds	r4, #8
  402dfa:	4620      	mov	r0, r4
  402dfc:	b003      	add	sp, #12
  402dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e02:	4423      	add	r3, r4
  402e04:	4630      	mov	r0, r6
  402e06:	685a      	ldr	r2, [r3, #4]
  402e08:	f042 0201 	orr.w	r2, r2, #1
  402e0c:	605a      	str	r2, [r3, #4]
  402e0e:	f000 faf7 	bl	403400 <__malloc_unlock>
  402e12:	3408      	adds	r4, #8
  402e14:	4620      	mov	r0, r4
  402e16:	b003      	add	sp, #12
  402e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e1c:	68bc      	ldr	r4, [r7, #8]
  402e1e:	6863      	ldr	r3, [r4, #4]
  402e20:	f023 0803 	bic.w	r8, r3, #3
  402e24:	4545      	cmp	r5, r8
  402e26:	d804      	bhi.n	402e32 <_malloc_r+0x1ea>
  402e28:	ebc5 0308 	rsb	r3, r5, r8
  402e2c:	2b0f      	cmp	r3, #15
  402e2e:	f300 808c 	bgt.w	402f4a <_malloc_r+0x302>
  402e32:	4b53      	ldr	r3, [pc, #332]	; (402f80 <_malloc_r+0x338>)
  402e34:	f8df a158 	ldr.w	sl, [pc, #344]	; 402f90 <_malloc_r+0x348>
  402e38:	681a      	ldr	r2, [r3, #0]
  402e3a:	f8da 3000 	ldr.w	r3, [sl]
  402e3e:	3301      	adds	r3, #1
  402e40:	442a      	add	r2, r5
  402e42:	eb04 0b08 	add.w	fp, r4, r8
  402e46:	f000 8150 	beq.w	4030ea <_malloc_r+0x4a2>
  402e4a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402e4e:	320f      	adds	r2, #15
  402e50:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402e54:	f022 020f 	bic.w	r2, r2, #15
  402e58:	4611      	mov	r1, r2
  402e5a:	4630      	mov	r0, r6
  402e5c:	9201      	str	r2, [sp, #4]
  402e5e:	f000 fcc7 	bl	4037f0 <_sbrk_r>
  402e62:	f1b0 3fff 	cmp.w	r0, #4294967295
  402e66:	4681      	mov	r9, r0
  402e68:	9a01      	ldr	r2, [sp, #4]
  402e6a:	f000 8147 	beq.w	4030fc <_malloc_r+0x4b4>
  402e6e:	4583      	cmp	fp, r0
  402e70:	f200 80ee 	bhi.w	403050 <_malloc_r+0x408>
  402e74:	4b43      	ldr	r3, [pc, #268]	; (402f84 <_malloc_r+0x33c>)
  402e76:	6819      	ldr	r1, [r3, #0]
  402e78:	45cb      	cmp	fp, r9
  402e7a:	4411      	add	r1, r2
  402e7c:	6019      	str	r1, [r3, #0]
  402e7e:	f000 8142 	beq.w	403106 <_malloc_r+0x4be>
  402e82:	f8da 0000 	ldr.w	r0, [sl]
  402e86:	f8df e108 	ldr.w	lr, [pc, #264]	; 402f90 <_malloc_r+0x348>
  402e8a:	3001      	adds	r0, #1
  402e8c:	bf1b      	ittet	ne
  402e8e:	ebcb 0b09 	rsbne	fp, fp, r9
  402e92:	4459      	addne	r1, fp
  402e94:	f8ce 9000 	streq.w	r9, [lr]
  402e98:	6019      	strne	r1, [r3, #0]
  402e9a:	f019 0107 	ands.w	r1, r9, #7
  402e9e:	f000 8107 	beq.w	4030b0 <_malloc_r+0x468>
  402ea2:	f1c1 0008 	rsb	r0, r1, #8
  402ea6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402eaa:	4481      	add	r9, r0
  402eac:	3108      	adds	r1, #8
  402eae:	444a      	add	r2, r9
  402eb0:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402eb4:	ebc2 0a01 	rsb	sl, r2, r1
  402eb8:	4651      	mov	r1, sl
  402eba:	4630      	mov	r0, r6
  402ebc:	9301      	str	r3, [sp, #4]
  402ebe:	f000 fc97 	bl	4037f0 <_sbrk_r>
  402ec2:	1c43      	adds	r3, r0, #1
  402ec4:	9b01      	ldr	r3, [sp, #4]
  402ec6:	f000 812c 	beq.w	403122 <_malloc_r+0x4da>
  402eca:	ebc9 0200 	rsb	r2, r9, r0
  402ece:	4452      	add	r2, sl
  402ed0:	f042 0201 	orr.w	r2, r2, #1
  402ed4:	6819      	ldr	r1, [r3, #0]
  402ed6:	f8c7 9008 	str.w	r9, [r7, #8]
  402eda:	4451      	add	r1, sl
  402edc:	42bc      	cmp	r4, r7
  402ede:	f8c9 2004 	str.w	r2, [r9, #4]
  402ee2:	6019      	str	r1, [r3, #0]
  402ee4:	f8df a09c 	ldr.w	sl, [pc, #156]	; 402f84 <_malloc_r+0x33c>
  402ee8:	d016      	beq.n	402f18 <_malloc_r+0x2d0>
  402eea:	f1b8 0f0f 	cmp.w	r8, #15
  402eee:	f240 80ee 	bls.w	4030ce <_malloc_r+0x486>
  402ef2:	6862      	ldr	r2, [r4, #4]
  402ef4:	f1a8 030c 	sub.w	r3, r8, #12
  402ef8:	f023 0307 	bic.w	r3, r3, #7
  402efc:	18e0      	adds	r0, r4, r3
  402efe:	f002 0201 	and.w	r2, r2, #1
  402f02:	f04f 0e05 	mov.w	lr, #5
  402f06:	431a      	orrs	r2, r3
  402f08:	2b0f      	cmp	r3, #15
  402f0a:	6062      	str	r2, [r4, #4]
  402f0c:	f8c0 e004 	str.w	lr, [r0, #4]
  402f10:	f8c0 e008 	str.w	lr, [r0, #8]
  402f14:	f200 8109 	bhi.w	40312a <_malloc_r+0x4e2>
  402f18:	4b1b      	ldr	r3, [pc, #108]	; (402f88 <_malloc_r+0x340>)
  402f1a:	68bc      	ldr	r4, [r7, #8]
  402f1c:	681a      	ldr	r2, [r3, #0]
  402f1e:	4291      	cmp	r1, r2
  402f20:	bf88      	it	hi
  402f22:	6019      	strhi	r1, [r3, #0]
  402f24:	4b19      	ldr	r3, [pc, #100]	; (402f8c <_malloc_r+0x344>)
  402f26:	681a      	ldr	r2, [r3, #0]
  402f28:	4291      	cmp	r1, r2
  402f2a:	6862      	ldr	r2, [r4, #4]
  402f2c:	bf88      	it	hi
  402f2e:	6019      	strhi	r1, [r3, #0]
  402f30:	f022 0203 	bic.w	r2, r2, #3
  402f34:	4295      	cmp	r5, r2
  402f36:	eba2 0305 	sub.w	r3, r2, r5
  402f3a:	d801      	bhi.n	402f40 <_malloc_r+0x2f8>
  402f3c:	2b0f      	cmp	r3, #15
  402f3e:	dc04      	bgt.n	402f4a <_malloc_r+0x302>
  402f40:	4630      	mov	r0, r6
  402f42:	f000 fa5d 	bl	403400 <__malloc_unlock>
  402f46:	2400      	movs	r4, #0
  402f48:	e6aa      	b.n	402ca0 <_malloc_r+0x58>
  402f4a:	1962      	adds	r2, r4, r5
  402f4c:	f043 0301 	orr.w	r3, r3, #1
  402f50:	f045 0501 	orr.w	r5, r5, #1
  402f54:	6065      	str	r5, [r4, #4]
  402f56:	4630      	mov	r0, r6
  402f58:	60ba      	str	r2, [r7, #8]
  402f5a:	6053      	str	r3, [r2, #4]
  402f5c:	f000 fa50 	bl	403400 <__malloc_unlock>
  402f60:	3408      	adds	r4, #8
  402f62:	4620      	mov	r0, r4
  402f64:	b003      	add	sp, #12
  402f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f6a:	2814      	cmp	r0, #20
  402f6c:	d968      	bls.n	403040 <_malloc_r+0x3f8>
  402f6e:	2854      	cmp	r0, #84	; 0x54
  402f70:	f200 8097 	bhi.w	4030a2 <_malloc_r+0x45a>
  402f74:	0b28      	lsrs	r0, r5, #12
  402f76:	306e      	adds	r0, #110	; 0x6e
  402f78:	0041      	lsls	r1, r0, #1
  402f7a:	e6a5      	b.n	402cc8 <_malloc_r+0x80>
  402f7c:	20000458 	.word	0x20000458
  402f80:	2000090c 	.word	0x2000090c
  402f84:	20000910 	.word	0x20000910
  402f88:	20000908 	.word	0x20000908
  402f8c:	20000904 	.word	0x20000904
  402f90:	20000864 	.word	0x20000864
  402f94:	0a5a      	lsrs	r2, r3, #9
  402f96:	2a04      	cmp	r2, #4
  402f98:	d955      	bls.n	403046 <_malloc_r+0x3fe>
  402f9a:	2a14      	cmp	r2, #20
  402f9c:	f200 80a7 	bhi.w	4030ee <_malloc_r+0x4a6>
  402fa0:	325b      	adds	r2, #91	; 0x5b
  402fa2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402fa6:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  402faa:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 403168 <_malloc_r+0x520>
  402fae:	f8dc 1008 	ldr.w	r1, [ip, #8]
  402fb2:	4561      	cmp	r1, ip
  402fb4:	d07f      	beq.n	4030b6 <_malloc_r+0x46e>
  402fb6:	684a      	ldr	r2, [r1, #4]
  402fb8:	f022 0203 	bic.w	r2, r2, #3
  402fbc:	4293      	cmp	r3, r2
  402fbe:	d202      	bcs.n	402fc6 <_malloc_r+0x37e>
  402fc0:	6889      	ldr	r1, [r1, #8]
  402fc2:	458c      	cmp	ip, r1
  402fc4:	d1f7      	bne.n	402fb6 <_malloc_r+0x36e>
  402fc6:	68ca      	ldr	r2, [r1, #12]
  402fc8:	687b      	ldr	r3, [r7, #4]
  402fca:	60e2      	str	r2, [r4, #12]
  402fcc:	60a1      	str	r1, [r4, #8]
  402fce:	6094      	str	r4, [r2, #8]
  402fd0:	60cc      	str	r4, [r1, #12]
  402fd2:	e6bb      	b.n	402d4c <_malloc_r+0x104>
  402fd4:	1963      	adds	r3, r4, r5
  402fd6:	f042 0701 	orr.w	r7, r2, #1
  402fda:	f045 0501 	orr.w	r5, r5, #1
  402fde:	6065      	str	r5, [r4, #4]
  402fe0:	4630      	mov	r0, r6
  402fe2:	614b      	str	r3, [r1, #20]
  402fe4:	610b      	str	r3, [r1, #16]
  402fe6:	f8c3 e00c 	str.w	lr, [r3, #12]
  402fea:	f8c3 e008 	str.w	lr, [r3, #8]
  402fee:	605f      	str	r7, [r3, #4]
  402ff0:	509a      	str	r2, [r3, r2]
  402ff2:	3408      	adds	r4, #8
  402ff4:	f000 fa04 	bl	403400 <__malloc_unlock>
  402ff8:	e652      	b.n	402ca0 <_malloc_r+0x58>
  402ffa:	684b      	ldr	r3, [r1, #4]
  402ffc:	e6a6      	b.n	402d4c <_malloc_r+0x104>
  402ffe:	f109 0901 	add.w	r9, r9, #1
  403002:	f019 0f03 	tst.w	r9, #3
  403006:	f10c 0c08 	add.w	ip, ip, #8
  40300a:	f47f aeb1 	bne.w	402d70 <_malloc_r+0x128>
  40300e:	e02c      	b.n	40306a <_malloc_r+0x422>
  403010:	f104 0308 	add.w	r3, r4, #8
  403014:	6964      	ldr	r4, [r4, #20]
  403016:	42a3      	cmp	r3, r4
  403018:	bf08      	it	eq
  40301a:	3002      	addeq	r0, #2
  40301c:	f43f ae69 	beq.w	402cf2 <_malloc_r+0xaa>
  403020:	e62e      	b.n	402c80 <_malloc_r+0x38>
  403022:	441a      	add	r2, r3
  403024:	461c      	mov	r4, r3
  403026:	6851      	ldr	r1, [r2, #4]
  403028:	68db      	ldr	r3, [r3, #12]
  40302a:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40302e:	f041 0101 	orr.w	r1, r1, #1
  403032:	6051      	str	r1, [r2, #4]
  403034:	4630      	mov	r0, r6
  403036:	60eb      	str	r3, [r5, #12]
  403038:	609d      	str	r5, [r3, #8]
  40303a:	f000 f9e1 	bl	403400 <__malloc_unlock>
  40303e:	e62f      	b.n	402ca0 <_malloc_r+0x58>
  403040:	305b      	adds	r0, #91	; 0x5b
  403042:	0041      	lsls	r1, r0, #1
  403044:	e640      	b.n	402cc8 <_malloc_r+0x80>
  403046:	099a      	lsrs	r2, r3, #6
  403048:	3238      	adds	r2, #56	; 0x38
  40304a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40304e:	e7aa      	b.n	402fa6 <_malloc_r+0x35e>
  403050:	42bc      	cmp	r4, r7
  403052:	4b45      	ldr	r3, [pc, #276]	; (403168 <_malloc_r+0x520>)
  403054:	f43f af0e 	beq.w	402e74 <_malloc_r+0x22c>
  403058:	689c      	ldr	r4, [r3, #8]
  40305a:	6862      	ldr	r2, [r4, #4]
  40305c:	f022 0203 	bic.w	r2, r2, #3
  403060:	e768      	b.n	402f34 <_malloc_r+0x2ec>
  403062:	f8d8 8000 	ldr.w	r8, [r8]
  403066:	4598      	cmp	r8, r3
  403068:	d17c      	bne.n	403164 <_malloc_r+0x51c>
  40306a:	f010 0f03 	tst.w	r0, #3
  40306e:	f1a8 0308 	sub.w	r3, r8, #8
  403072:	f100 30ff 	add.w	r0, r0, #4294967295
  403076:	d1f4      	bne.n	403062 <_malloc_r+0x41a>
  403078:	687b      	ldr	r3, [r7, #4]
  40307a:	ea23 0304 	bic.w	r3, r3, r4
  40307e:	607b      	str	r3, [r7, #4]
  403080:	0064      	lsls	r4, r4, #1
  403082:	429c      	cmp	r4, r3
  403084:	f63f aeca 	bhi.w	402e1c <_malloc_r+0x1d4>
  403088:	2c00      	cmp	r4, #0
  40308a:	f43f aec7 	beq.w	402e1c <_malloc_r+0x1d4>
  40308e:	4223      	tst	r3, r4
  403090:	4648      	mov	r0, r9
  403092:	f47f ae69 	bne.w	402d68 <_malloc_r+0x120>
  403096:	0064      	lsls	r4, r4, #1
  403098:	4223      	tst	r3, r4
  40309a:	f100 0004 	add.w	r0, r0, #4
  40309e:	d0fa      	beq.n	403096 <_malloc_r+0x44e>
  4030a0:	e662      	b.n	402d68 <_malloc_r+0x120>
  4030a2:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  4030a6:	d818      	bhi.n	4030da <_malloc_r+0x492>
  4030a8:	0be8      	lsrs	r0, r5, #15
  4030aa:	3077      	adds	r0, #119	; 0x77
  4030ac:	0041      	lsls	r1, r0, #1
  4030ae:	e60b      	b.n	402cc8 <_malloc_r+0x80>
  4030b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4030b4:	e6fb      	b.n	402eae <_malloc_r+0x266>
  4030b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4030ba:	1092      	asrs	r2, r2, #2
  4030bc:	f04f 0c01 	mov.w	ip, #1
  4030c0:	fa0c f202 	lsl.w	r2, ip, r2
  4030c4:	4313      	orrs	r3, r2
  4030c6:	f8c8 3004 	str.w	r3, [r8, #4]
  4030ca:	460a      	mov	r2, r1
  4030cc:	e77d      	b.n	402fca <_malloc_r+0x382>
  4030ce:	2301      	movs	r3, #1
  4030d0:	f8c9 3004 	str.w	r3, [r9, #4]
  4030d4:	464c      	mov	r4, r9
  4030d6:	2200      	movs	r2, #0
  4030d8:	e72c      	b.n	402f34 <_malloc_r+0x2ec>
  4030da:	f240 5354 	movw	r3, #1364	; 0x554
  4030de:	4298      	cmp	r0, r3
  4030e0:	d81c      	bhi.n	40311c <_malloc_r+0x4d4>
  4030e2:	0ca8      	lsrs	r0, r5, #18
  4030e4:	307c      	adds	r0, #124	; 0x7c
  4030e6:	0041      	lsls	r1, r0, #1
  4030e8:	e5ee      	b.n	402cc8 <_malloc_r+0x80>
  4030ea:	3210      	adds	r2, #16
  4030ec:	e6b4      	b.n	402e58 <_malloc_r+0x210>
  4030ee:	2a54      	cmp	r2, #84	; 0x54
  4030f0:	d823      	bhi.n	40313a <_malloc_r+0x4f2>
  4030f2:	0b1a      	lsrs	r2, r3, #12
  4030f4:	326e      	adds	r2, #110	; 0x6e
  4030f6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4030fa:	e754      	b.n	402fa6 <_malloc_r+0x35e>
  4030fc:	68bc      	ldr	r4, [r7, #8]
  4030fe:	6862      	ldr	r2, [r4, #4]
  403100:	f022 0203 	bic.w	r2, r2, #3
  403104:	e716      	b.n	402f34 <_malloc_r+0x2ec>
  403106:	f3cb 000b 	ubfx	r0, fp, #0, #12
  40310a:	2800      	cmp	r0, #0
  40310c:	f47f aeb9 	bne.w	402e82 <_malloc_r+0x23a>
  403110:	4442      	add	r2, r8
  403112:	68bb      	ldr	r3, [r7, #8]
  403114:	f042 0201 	orr.w	r2, r2, #1
  403118:	605a      	str	r2, [r3, #4]
  40311a:	e6fd      	b.n	402f18 <_malloc_r+0x2d0>
  40311c:	21fc      	movs	r1, #252	; 0xfc
  40311e:	207e      	movs	r0, #126	; 0x7e
  403120:	e5d2      	b.n	402cc8 <_malloc_r+0x80>
  403122:	2201      	movs	r2, #1
  403124:	f04f 0a00 	mov.w	sl, #0
  403128:	e6d4      	b.n	402ed4 <_malloc_r+0x28c>
  40312a:	f104 0108 	add.w	r1, r4, #8
  40312e:	4630      	mov	r0, r6
  403130:	f7ff fa7a 	bl	402628 <_free_r>
  403134:	f8da 1000 	ldr.w	r1, [sl]
  403138:	e6ee      	b.n	402f18 <_malloc_r+0x2d0>
  40313a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40313e:	d804      	bhi.n	40314a <_malloc_r+0x502>
  403140:	0bda      	lsrs	r2, r3, #15
  403142:	3277      	adds	r2, #119	; 0x77
  403144:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403148:	e72d      	b.n	402fa6 <_malloc_r+0x35e>
  40314a:	f240 5154 	movw	r1, #1364	; 0x554
  40314e:	428a      	cmp	r2, r1
  403150:	d804      	bhi.n	40315c <_malloc_r+0x514>
  403152:	0c9a      	lsrs	r2, r3, #18
  403154:	327c      	adds	r2, #124	; 0x7c
  403156:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40315a:	e724      	b.n	402fa6 <_malloc_r+0x35e>
  40315c:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  403160:	227e      	movs	r2, #126	; 0x7e
  403162:	e720      	b.n	402fa6 <_malloc_r+0x35e>
  403164:	687b      	ldr	r3, [r7, #4]
  403166:	e78b      	b.n	403080 <_malloc_r+0x438>
  403168:	20000458 	.word	0x20000458

0040316c <memchr>:
  40316c:	0783      	lsls	r3, r0, #30
  40316e:	b470      	push	{r4, r5, r6}
  403170:	b2c9      	uxtb	r1, r1
  403172:	d040      	beq.n	4031f6 <memchr+0x8a>
  403174:	1e54      	subs	r4, r2, #1
  403176:	2a00      	cmp	r2, #0
  403178:	d03f      	beq.n	4031fa <memchr+0x8e>
  40317a:	7803      	ldrb	r3, [r0, #0]
  40317c:	428b      	cmp	r3, r1
  40317e:	bf18      	it	ne
  403180:	1c43      	addne	r3, r0, #1
  403182:	d106      	bne.n	403192 <memchr+0x26>
  403184:	e01d      	b.n	4031c2 <memchr+0x56>
  403186:	b1f4      	cbz	r4, 4031c6 <memchr+0x5a>
  403188:	7802      	ldrb	r2, [r0, #0]
  40318a:	428a      	cmp	r2, r1
  40318c:	f104 34ff 	add.w	r4, r4, #4294967295
  403190:	d017      	beq.n	4031c2 <memchr+0x56>
  403192:	f013 0f03 	tst.w	r3, #3
  403196:	4618      	mov	r0, r3
  403198:	f103 0301 	add.w	r3, r3, #1
  40319c:	d1f3      	bne.n	403186 <memchr+0x1a>
  40319e:	2c03      	cmp	r4, #3
  4031a0:	d814      	bhi.n	4031cc <memchr+0x60>
  4031a2:	b184      	cbz	r4, 4031c6 <memchr+0x5a>
  4031a4:	7803      	ldrb	r3, [r0, #0]
  4031a6:	428b      	cmp	r3, r1
  4031a8:	d00b      	beq.n	4031c2 <memchr+0x56>
  4031aa:	1905      	adds	r5, r0, r4
  4031ac:	1c43      	adds	r3, r0, #1
  4031ae:	e002      	b.n	4031b6 <memchr+0x4a>
  4031b0:	7802      	ldrb	r2, [r0, #0]
  4031b2:	428a      	cmp	r2, r1
  4031b4:	d005      	beq.n	4031c2 <memchr+0x56>
  4031b6:	42ab      	cmp	r3, r5
  4031b8:	4618      	mov	r0, r3
  4031ba:	f103 0301 	add.w	r3, r3, #1
  4031be:	d1f7      	bne.n	4031b0 <memchr+0x44>
  4031c0:	2000      	movs	r0, #0
  4031c2:	bc70      	pop	{r4, r5, r6}
  4031c4:	4770      	bx	lr
  4031c6:	4620      	mov	r0, r4
  4031c8:	bc70      	pop	{r4, r5, r6}
  4031ca:	4770      	bx	lr
  4031cc:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  4031d0:	4602      	mov	r2, r0
  4031d2:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  4031d6:	4610      	mov	r0, r2
  4031d8:	3204      	adds	r2, #4
  4031da:	6803      	ldr	r3, [r0, #0]
  4031dc:	4073      	eors	r3, r6
  4031de:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  4031e2:	ea25 0303 	bic.w	r3, r5, r3
  4031e6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4031ea:	d1da      	bne.n	4031a2 <memchr+0x36>
  4031ec:	3c04      	subs	r4, #4
  4031ee:	2c03      	cmp	r4, #3
  4031f0:	4610      	mov	r0, r2
  4031f2:	d8f0      	bhi.n	4031d6 <memchr+0x6a>
  4031f4:	e7d5      	b.n	4031a2 <memchr+0x36>
  4031f6:	4614      	mov	r4, r2
  4031f8:	e7d1      	b.n	40319e <memchr+0x32>
  4031fa:	4610      	mov	r0, r2
  4031fc:	e7e1      	b.n	4031c2 <memchr+0x56>
  4031fe:	bf00      	nop

00403200 <memcpy>:
  403200:	4684      	mov	ip, r0
  403202:	ea41 0300 	orr.w	r3, r1, r0
  403206:	f013 0303 	ands.w	r3, r3, #3
  40320a:	d16d      	bne.n	4032e8 <memcpy+0xe8>
  40320c:	3a40      	subs	r2, #64	; 0x40
  40320e:	d341      	bcc.n	403294 <memcpy+0x94>
  403210:	f851 3b04 	ldr.w	r3, [r1], #4
  403214:	f840 3b04 	str.w	r3, [r0], #4
  403218:	f851 3b04 	ldr.w	r3, [r1], #4
  40321c:	f840 3b04 	str.w	r3, [r0], #4
  403220:	f851 3b04 	ldr.w	r3, [r1], #4
  403224:	f840 3b04 	str.w	r3, [r0], #4
  403228:	f851 3b04 	ldr.w	r3, [r1], #4
  40322c:	f840 3b04 	str.w	r3, [r0], #4
  403230:	f851 3b04 	ldr.w	r3, [r1], #4
  403234:	f840 3b04 	str.w	r3, [r0], #4
  403238:	f851 3b04 	ldr.w	r3, [r1], #4
  40323c:	f840 3b04 	str.w	r3, [r0], #4
  403240:	f851 3b04 	ldr.w	r3, [r1], #4
  403244:	f840 3b04 	str.w	r3, [r0], #4
  403248:	f851 3b04 	ldr.w	r3, [r1], #4
  40324c:	f840 3b04 	str.w	r3, [r0], #4
  403250:	f851 3b04 	ldr.w	r3, [r1], #4
  403254:	f840 3b04 	str.w	r3, [r0], #4
  403258:	f851 3b04 	ldr.w	r3, [r1], #4
  40325c:	f840 3b04 	str.w	r3, [r0], #4
  403260:	f851 3b04 	ldr.w	r3, [r1], #4
  403264:	f840 3b04 	str.w	r3, [r0], #4
  403268:	f851 3b04 	ldr.w	r3, [r1], #4
  40326c:	f840 3b04 	str.w	r3, [r0], #4
  403270:	f851 3b04 	ldr.w	r3, [r1], #4
  403274:	f840 3b04 	str.w	r3, [r0], #4
  403278:	f851 3b04 	ldr.w	r3, [r1], #4
  40327c:	f840 3b04 	str.w	r3, [r0], #4
  403280:	f851 3b04 	ldr.w	r3, [r1], #4
  403284:	f840 3b04 	str.w	r3, [r0], #4
  403288:	f851 3b04 	ldr.w	r3, [r1], #4
  40328c:	f840 3b04 	str.w	r3, [r0], #4
  403290:	3a40      	subs	r2, #64	; 0x40
  403292:	d2bd      	bcs.n	403210 <memcpy+0x10>
  403294:	3230      	adds	r2, #48	; 0x30
  403296:	d311      	bcc.n	4032bc <memcpy+0xbc>
  403298:	f851 3b04 	ldr.w	r3, [r1], #4
  40329c:	f840 3b04 	str.w	r3, [r0], #4
  4032a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032a4:	f840 3b04 	str.w	r3, [r0], #4
  4032a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4032ac:	f840 3b04 	str.w	r3, [r0], #4
  4032b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032b4:	f840 3b04 	str.w	r3, [r0], #4
  4032b8:	3a10      	subs	r2, #16
  4032ba:	d2ed      	bcs.n	403298 <memcpy+0x98>
  4032bc:	320c      	adds	r2, #12
  4032be:	d305      	bcc.n	4032cc <memcpy+0xcc>
  4032c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032c4:	f840 3b04 	str.w	r3, [r0], #4
  4032c8:	3a04      	subs	r2, #4
  4032ca:	d2f9      	bcs.n	4032c0 <memcpy+0xc0>
  4032cc:	3204      	adds	r2, #4
  4032ce:	d008      	beq.n	4032e2 <memcpy+0xe2>
  4032d0:	07d2      	lsls	r2, r2, #31
  4032d2:	bf1c      	itt	ne
  4032d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4032d8:	f800 3b01 	strbne.w	r3, [r0], #1
  4032dc:	d301      	bcc.n	4032e2 <memcpy+0xe2>
  4032de:	880b      	ldrh	r3, [r1, #0]
  4032e0:	8003      	strh	r3, [r0, #0]
  4032e2:	4660      	mov	r0, ip
  4032e4:	4770      	bx	lr
  4032e6:	bf00      	nop
  4032e8:	2a08      	cmp	r2, #8
  4032ea:	d313      	bcc.n	403314 <memcpy+0x114>
  4032ec:	078b      	lsls	r3, r1, #30
  4032ee:	d08d      	beq.n	40320c <memcpy+0xc>
  4032f0:	f010 0303 	ands.w	r3, r0, #3
  4032f4:	d08a      	beq.n	40320c <memcpy+0xc>
  4032f6:	f1c3 0304 	rsb	r3, r3, #4
  4032fa:	1ad2      	subs	r2, r2, r3
  4032fc:	07db      	lsls	r3, r3, #31
  4032fe:	bf1c      	itt	ne
  403300:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403304:	f800 3b01 	strbne.w	r3, [r0], #1
  403308:	d380      	bcc.n	40320c <memcpy+0xc>
  40330a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40330e:	f820 3b02 	strh.w	r3, [r0], #2
  403312:	e77b      	b.n	40320c <memcpy+0xc>
  403314:	3a04      	subs	r2, #4
  403316:	d3d9      	bcc.n	4032cc <memcpy+0xcc>
  403318:	3a01      	subs	r2, #1
  40331a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40331e:	f800 3b01 	strb.w	r3, [r0], #1
  403322:	d2f9      	bcs.n	403318 <memcpy+0x118>
  403324:	780b      	ldrb	r3, [r1, #0]
  403326:	7003      	strb	r3, [r0, #0]
  403328:	784b      	ldrb	r3, [r1, #1]
  40332a:	7043      	strb	r3, [r0, #1]
  40332c:	788b      	ldrb	r3, [r1, #2]
  40332e:	7083      	strb	r3, [r0, #2]
  403330:	4660      	mov	r0, ip
  403332:	4770      	bx	lr

00403334 <memmove>:
  403334:	4288      	cmp	r0, r1
  403336:	b5f0      	push	{r4, r5, r6, r7, lr}
  403338:	d90d      	bls.n	403356 <memmove+0x22>
  40333a:	188b      	adds	r3, r1, r2
  40333c:	4298      	cmp	r0, r3
  40333e:	d20a      	bcs.n	403356 <memmove+0x22>
  403340:	1881      	adds	r1, r0, r2
  403342:	2a00      	cmp	r2, #0
  403344:	d054      	beq.n	4033f0 <memmove+0xbc>
  403346:	1a9a      	subs	r2, r3, r2
  403348:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40334c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  403350:	4293      	cmp	r3, r2
  403352:	d1f9      	bne.n	403348 <memmove+0x14>
  403354:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403356:	2a0f      	cmp	r2, #15
  403358:	d948      	bls.n	4033ec <memmove+0xb8>
  40335a:	ea40 0301 	orr.w	r3, r0, r1
  40335e:	079b      	lsls	r3, r3, #30
  403360:	d147      	bne.n	4033f2 <memmove+0xbe>
  403362:	f100 0410 	add.w	r4, r0, #16
  403366:	f101 0310 	add.w	r3, r1, #16
  40336a:	4615      	mov	r5, r2
  40336c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403370:	f844 6c10 	str.w	r6, [r4, #-16]
  403374:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403378:	f844 6c0c 	str.w	r6, [r4, #-12]
  40337c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403380:	f844 6c08 	str.w	r6, [r4, #-8]
  403384:	3d10      	subs	r5, #16
  403386:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40338a:	f844 6c04 	str.w	r6, [r4, #-4]
  40338e:	2d0f      	cmp	r5, #15
  403390:	f103 0310 	add.w	r3, r3, #16
  403394:	f104 0410 	add.w	r4, r4, #16
  403398:	d8e8      	bhi.n	40336c <memmove+0x38>
  40339a:	f1a2 0310 	sub.w	r3, r2, #16
  40339e:	f023 030f 	bic.w	r3, r3, #15
  4033a2:	f002 0e0f 	and.w	lr, r2, #15
  4033a6:	3310      	adds	r3, #16
  4033a8:	f1be 0f03 	cmp.w	lr, #3
  4033ac:	4419      	add	r1, r3
  4033ae:	4403      	add	r3, r0
  4033b0:	d921      	bls.n	4033f6 <memmove+0xc2>
  4033b2:	1f1e      	subs	r6, r3, #4
  4033b4:	460d      	mov	r5, r1
  4033b6:	4674      	mov	r4, lr
  4033b8:	3c04      	subs	r4, #4
  4033ba:	f855 7b04 	ldr.w	r7, [r5], #4
  4033be:	f846 7f04 	str.w	r7, [r6, #4]!
  4033c2:	2c03      	cmp	r4, #3
  4033c4:	d8f8      	bhi.n	4033b8 <memmove+0x84>
  4033c6:	f1ae 0404 	sub.w	r4, lr, #4
  4033ca:	f024 0403 	bic.w	r4, r4, #3
  4033ce:	3404      	adds	r4, #4
  4033d0:	4423      	add	r3, r4
  4033d2:	4421      	add	r1, r4
  4033d4:	f002 0203 	and.w	r2, r2, #3
  4033d8:	b152      	cbz	r2, 4033f0 <memmove+0xbc>
  4033da:	3b01      	subs	r3, #1
  4033dc:	440a      	add	r2, r1
  4033de:	f811 4b01 	ldrb.w	r4, [r1], #1
  4033e2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4033e6:	4291      	cmp	r1, r2
  4033e8:	d1f9      	bne.n	4033de <memmove+0xaa>
  4033ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4033ec:	4603      	mov	r3, r0
  4033ee:	e7f3      	b.n	4033d8 <memmove+0xa4>
  4033f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4033f2:	4603      	mov	r3, r0
  4033f4:	e7f1      	b.n	4033da <memmove+0xa6>
  4033f6:	4672      	mov	r2, lr
  4033f8:	e7ee      	b.n	4033d8 <memmove+0xa4>
  4033fa:	bf00      	nop

004033fc <__malloc_lock>:
  4033fc:	4770      	bx	lr
  4033fe:	bf00      	nop

00403400 <__malloc_unlock>:
  403400:	4770      	bx	lr
  403402:	bf00      	nop

00403404 <_realloc_r>:
  403404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403408:	4617      	mov	r7, r2
  40340a:	b083      	sub	sp, #12
  40340c:	460e      	mov	r6, r1
  40340e:	2900      	cmp	r1, #0
  403410:	f000 80e7 	beq.w	4035e2 <_realloc_r+0x1de>
  403414:	4681      	mov	r9, r0
  403416:	f107 050b 	add.w	r5, r7, #11
  40341a:	f7ff ffef 	bl	4033fc <__malloc_lock>
  40341e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403422:	2d16      	cmp	r5, #22
  403424:	f023 0403 	bic.w	r4, r3, #3
  403428:	f1a6 0808 	sub.w	r8, r6, #8
  40342c:	d84c      	bhi.n	4034c8 <_realloc_r+0xc4>
  40342e:	2210      	movs	r2, #16
  403430:	4615      	mov	r5, r2
  403432:	42af      	cmp	r7, r5
  403434:	d84d      	bhi.n	4034d2 <_realloc_r+0xce>
  403436:	4294      	cmp	r4, r2
  403438:	f280 8084 	bge.w	403544 <_realloc_r+0x140>
  40343c:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 4037ec <_realloc_r+0x3e8>
  403440:	f8db 0008 	ldr.w	r0, [fp, #8]
  403444:	eb08 0104 	add.w	r1, r8, r4
  403448:	4288      	cmp	r0, r1
  40344a:	f000 80d6 	beq.w	4035fa <_realloc_r+0x1f6>
  40344e:	6848      	ldr	r0, [r1, #4]
  403450:	f020 0e01 	bic.w	lr, r0, #1
  403454:	448e      	add	lr, r1
  403456:	f8de e004 	ldr.w	lr, [lr, #4]
  40345a:	f01e 0f01 	tst.w	lr, #1
  40345e:	d13f      	bne.n	4034e0 <_realloc_r+0xdc>
  403460:	f020 0003 	bic.w	r0, r0, #3
  403464:	4420      	add	r0, r4
  403466:	4290      	cmp	r0, r2
  403468:	f280 80c1 	bge.w	4035ee <_realloc_r+0x1ea>
  40346c:	07db      	lsls	r3, r3, #31
  40346e:	f100 808f 	bmi.w	403590 <_realloc_r+0x18c>
  403472:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403476:	ebc3 0a08 	rsb	sl, r3, r8
  40347a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40347e:	f023 0303 	bic.w	r3, r3, #3
  403482:	eb00 0e03 	add.w	lr, r0, r3
  403486:	4596      	cmp	lr, r2
  403488:	db34      	blt.n	4034f4 <_realloc_r+0xf0>
  40348a:	68cb      	ldr	r3, [r1, #12]
  40348c:	688a      	ldr	r2, [r1, #8]
  40348e:	4657      	mov	r7, sl
  403490:	60d3      	str	r3, [r2, #12]
  403492:	609a      	str	r2, [r3, #8]
  403494:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403498:	f8da 300c 	ldr.w	r3, [sl, #12]
  40349c:	60cb      	str	r3, [r1, #12]
  40349e:	1f22      	subs	r2, r4, #4
  4034a0:	2a24      	cmp	r2, #36	; 0x24
  4034a2:	6099      	str	r1, [r3, #8]
  4034a4:	f200 8136 	bhi.w	403714 <_realloc_r+0x310>
  4034a8:	2a13      	cmp	r2, #19
  4034aa:	f240 80fd 	bls.w	4036a8 <_realloc_r+0x2a4>
  4034ae:	6833      	ldr	r3, [r6, #0]
  4034b0:	f8ca 3008 	str.w	r3, [sl, #8]
  4034b4:	6873      	ldr	r3, [r6, #4]
  4034b6:	f8ca 300c 	str.w	r3, [sl, #12]
  4034ba:	2a1b      	cmp	r2, #27
  4034bc:	f200 8140 	bhi.w	403740 <_realloc_r+0x33c>
  4034c0:	3608      	adds	r6, #8
  4034c2:	f10a 0310 	add.w	r3, sl, #16
  4034c6:	e0f0      	b.n	4036aa <_realloc_r+0x2a6>
  4034c8:	f025 0507 	bic.w	r5, r5, #7
  4034cc:	2d00      	cmp	r5, #0
  4034ce:	462a      	mov	r2, r5
  4034d0:	daaf      	bge.n	403432 <_realloc_r+0x2e>
  4034d2:	230c      	movs	r3, #12
  4034d4:	2000      	movs	r0, #0
  4034d6:	f8c9 3000 	str.w	r3, [r9]
  4034da:	b003      	add	sp, #12
  4034dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034e0:	07d9      	lsls	r1, r3, #31
  4034e2:	d455      	bmi.n	403590 <_realloc_r+0x18c>
  4034e4:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4034e8:	ebc3 0a08 	rsb	sl, r3, r8
  4034ec:	f8da 3004 	ldr.w	r3, [sl, #4]
  4034f0:	f023 0303 	bic.w	r3, r3, #3
  4034f4:	4423      	add	r3, r4
  4034f6:	4293      	cmp	r3, r2
  4034f8:	db4a      	blt.n	403590 <_realloc_r+0x18c>
  4034fa:	4657      	mov	r7, sl
  4034fc:	f8da 100c 	ldr.w	r1, [sl, #12]
  403500:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403504:	1f22      	subs	r2, r4, #4
  403506:	2a24      	cmp	r2, #36	; 0x24
  403508:	60c1      	str	r1, [r0, #12]
  40350a:	6088      	str	r0, [r1, #8]
  40350c:	f200 810e 	bhi.w	40372c <_realloc_r+0x328>
  403510:	2a13      	cmp	r2, #19
  403512:	f240 8109 	bls.w	403728 <_realloc_r+0x324>
  403516:	6831      	ldr	r1, [r6, #0]
  403518:	f8ca 1008 	str.w	r1, [sl, #8]
  40351c:	6871      	ldr	r1, [r6, #4]
  40351e:	f8ca 100c 	str.w	r1, [sl, #12]
  403522:	2a1b      	cmp	r2, #27
  403524:	f200 8121 	bhi.w	40376a <_realloc_r+0x366>
  403528:	3608      	adds	r6, #8
  40352a:	f10a 0210 	add.w	r2, sl, #16
  40352e:	6831      	ldr	r1, [r6, #0]
  403530:	6011      	str	r1, [r2, #0]
  403532:	6871      	ldr	r1, [r6, #4]
  403534:	6051      	str	r1, [r2, #4]
  403536:	68b1      	ldr	r1, [r6, #8]
  403538:	6091      	str	r1, [r2, #8]
  40353a:	461c      	mov	r4, r3
  40353c:	f8da 3004 	ldr.w	r3, [sl, #4]
  403540:	463e      	mov	r6, r7
  403542:	46d0      	mov	r8, sl
  403544:	1b62      	subs	r2, r4, r5
  403546:	2a0f      	cmp	r2, #15
  403548:	f003 0301 	and.w	r3, r3, #1
  40354c:	d80e      	bhi.n	40356c <_realloc_r+0x168>
  40354e:	4323      	orrs	r3, r4
  403550:	4444      	add	r4, r8
  403552:	f8c8 3004 	str.w	r3, [r8, #4]
  403556:	6863      	ldr	r3, [r4, #4]
  403558:	f043 0301 	orr.w	r3, r3, #1
  40355c:	6063      	str	r3, [r4, #4]
  40355e:	4648      	mov	r0, r9
  403560:	f7ff ff4e 	bl	403400 <__malloc_unlock>
  403564:	4630      	mov	r0, r6
  403566:	b003      	add	sp, #12
  403568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40356c:	eb08 0105 	add.w	r1, r8, r5
  403570:	431d      	orrs	r5, r3
  403572:	f042 0301 	orr.w	r3, r2, #1
  403576:	440a      	add	r2, r1
  403578:	f8c8 5004 	str.w	r5, [r8, #4]
  40357c:	604b      	str	r3, [r1, #4]
  40357e:	6853      	ldr	r3, [r2, #4]
  403580:	f043 0301 	orr.w	r3, r3, #1
  403584:	3108      	adds	r1, #8
  403586:	6053      	str	r3, [r2, #4]
  403588:	4648      	mov	r0, r9
  40358a:	f7ff f84d 	bl	402628 <_free_r>
  40358e:	e7e6      	b.n	40355e <_realloc_r+0x15a>
  403590:	4639      	mov	r1, r7
  403592:	4648      	mov	r0, r9
  403594:	f7ff fb58 	bl	402c48 <_malloc_r>
  403598:	4607      	mov	r7, r0
  40359a:	b1d8      	cbz	r0, 4035d4 <_realloc_r+0x1d0>
  40359c:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4035a0:	f023 0201 	bic.w	r2, r3, #1
  4035a4:	4442      	add	r2, r8
  4035a6:	f1a0 0108 	sub.w	r1, r0, #8
  4035aa:	4291      	cmp	r1, r2
  4035ac:	f000 80ac 	beq.w	403708 <_realloc_r+0x304>
  4035b0:	1f22      	subs	r2, r4, #4
  4035b2:	2a24      	cmp	r2, #36	; 0x24
  4035b4:	f200 8099 	bhi.w	4036ea <_realloc_r+0x2e6>
  4035b8:	2a13      	cmp	r2, #19
  4035ba:	d86a      	bhi.n	403692 <_realloc_r+0x28e>
  4035bc:	4603      	mov	r3, r0
  4035be:	4632      	mov	r2, r6
  4035c0:	6811      	ldr	r1, [r2, #0]
  4035c2:	6019      	str	r1, [r3, #0]
  4035c4:	6851      	ldr	r1, [r2, #4]
  4035c6:	6059      	str	r1, [r3, #4]
  4035c8:	6892      	ldr	r2, [r2, #8]
  4035ca:	609a      	str	r2, [r3, #8]
  4035cc:	4631      	mov	r1, r6
  4035ce:	4648      	mov	r0, r9
  4035d0:	f7ff f82a 	bl	402628 <_free_r>
  4035d4:	4648      	mov	r0, r9
  4035d6:	f7ff ff13 	bl	403400 <__malloc_unlock>
  4035da:	4638      	mov	r0, r7
  4035dc:	b003      	add	sp, #12
  4035de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035e2:	4611      	mov	r1, r2
  4035e4:	b003      	add	sp, #12
  4035e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4035ea:	f7ff bb2d 	b.w	402c48 <_malloc_r>
  4035ee:	68ca      	ldr	r2, [r1, #12]
  4035f0:	6889      	ldr	r1, [r1, #8]
  4035f2:	4604      	mov	r4, r0
  4035f4:	60ca      	str	r2, [r1, #12]
  4035f6:	6091      	str	r1, [r2, #8]
  4035f8:	e7a4      	b.n	403544 <_realloc_r+0x140>
  4035fa:	6841      	ldr	r1, [r0, #4]
  4035fc:	f021 0103 	bic.w	r1, r1, #3
  403600:	4421      	add	r1, r4
  403602:	f105 0010 	add.w	r0, r5, #16
  403606:	4281      	cmp	r1, r0
  403608:	da5b      	bge.n	4036c2 <_realloc_r+0x2be>
  40360a:	07db      	lsls	r3, r3, #31
  40360c:	d4c0      	bmi.n	403590 <_realloc_r+0x18c>
  40360e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403612:	ebc3 0a08 	rsb	sl, r3, r8
  403616:	f8da 3004 	ldr.w	r3, [sl, #4]
  40361a:	f023 0303 	bic.w	r3, r3, #3
  40361e:	eb01 0c03 	add.w	ip, r1, r3
  403622:	4560      	cmp	r0, ip
  403624:	f73f af66 	bgt.w	4034f4 <_realloc_r+0xf0>
  403628:	4657      	mov	r7, sl
  40362a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40362e:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403632:	1f22      	subs	r2, r4, #4
  403634:	2a24      	cmp	r2, #36	; 0x24
  403636:	60cb      	str	r3, [r1, #12]
  403638:	6099      	str	r1, [r3, #8]
  40363a:	f200 80b8 	bhi.w	4037ae <_realloc_r+0x3aa>
  40363e:	2a13      	cmp	r2, #19
  403640:	f240 80a9 	bls.w	403796 <_realloc_r+0x392>
  403644:	6833      	ldr	r3, [r6, #0]
  403646:	f8ca 3008 	str.w	r3, [sl, #8]
  40364a:	6873      	ldr	r3, [r6, #4]
  40364c:	f8ca 300c 	str.w	r3, [sl, #12]
  403650:	2a1b      	cmp	r2, #27
  403652:	f200 80b5 	bhi.w	4037c0 <_realloc_r+0x3bc>
  403656:	3608      	adds	r6, #8
  403658:	f10a 0310 	add.w	r3, sl, #16
  40365c:	6832      	ldr	r2, [r6, #0]
  40365e:	601a      	str	r2, [r3, #0]
  403660:	6872      	ldr	r2, [r6, #4]
  403662:	605a      	str	r2, [r3, #4]
  403664:	68b2      	ldr	r2, [r6, #8]
  403666:	609a      	str	r2, [r3, #8]
  403668:	eb0a 0205 	add.w	r2, sl, r5
  40366c:	ebc5 030c 	rsb	r3, r5, ip
  403670:	f043 0301 	orr.w	r3, r3, #1
  403674:	f8cb 2008 	str.w	r2, [fp, #8]
  403678:	6053      	str	r3, [r2, #4]
  40367a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40367e:	f003 0301 	and.w	r3, r3, #1
  403682:	431d      	orrs	r5, r3
  403684:	4648      	mov	r0, r9
  403686:	f8ca 5004 	str.w	r5, [sl, #4]
  40368a:	f7ff feb9 	bl	403400 <__malloc_unlock>
  40368e:	4638      	mov	r0, r7
  403690:	e769      	b.n	403566 <_realloc_r+0x162>
  403692:	6833      	ldr	r3, [r6, #0]
  403694:	6003      	str	r3, [r0, #0]
  403696:	6873      	ldr	r3, [r6, #4]
  403698:	6043      	str	r3, [r0, #4]
  40369a:	2a1b      	cmp	r2, #27
  40369c:	d829      	bhi.n	4036f2 <_realloc_r+0x2ee>
  40369e:	f100 0308 	add.w	r3, r0, #8
  4036a2:	f106 0208 	add.w	r2, r6, #8
  4036a6:	e78b      	b.n	4035c0 <_realloc_r+0x1bc>
  4036a8:	463b      	mov	r3, r7
  4036aa:	6832      	ldr	r2, [r6, #0]
  4036ac:	601a      	str	r2, [r3, #0]
  4036ae:	6872      	ldr	r2, [r6, #4]
  4036b0:	605a      	str	r2, [r3, #4]
  4036b2:	68b2      	ldr	r2, [r6, #8]
  4036b4:	609a      	str	r2, [r3, #8]
  4036b6:	463e      	mov	r6, r7
  4036b8:	4674      	mov	r4, lr
  4036ba:	f8da 3004 	ldr.w	r3, [sl, #4]
  4036be:	46d0      	mov	r8, sl
  4036c0:	e740      	b.n	403544 <_realloc_r+0x140>
  4036c2:	eb08 0205 	add.w	r2, r8, r5
  4036c6:	1b4b      	subs	r3, r1, r5
  4036c8:	f043 0301 	orr.w	r3, r3, #1
  4036cc:	f8cb 2008 	str.w	r2, [fp, #8]
  4036d0:	6053      	str	r3, [r2, #4]
  4036d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4036d6:	f003 0301 	and.w	r3, r3, #1
  4036da:	431d      	orrs	r5, r3
  4036dc:	4648      	mov	r0, r9
  4036de:	f846 5c04 	str.w	r5, [r6, #-4]
  4036e2:	f7ff fe8d 	bl	403400 <__malloc_unlock>
  4036e6:	4630      	mov	r0, r6
  4036e8:	e73d      	b.n	403566 <_realloc_r+0x162>
  4036ea:	4631      	mov	r1, r6
  4036ec:	f7ff fe22 	bl	403334 <memmove>
  4036f0:	e76c      	b.n	4035cc <_realloc_r+0x1c8>
  4036f2:	68b3      	ldr	r3, [r6, #8]
  4036f4:	6083      	str	r3, [r0, #8]
  4036f6:	68f3      	ldr	r3, [r6, #12]
  4036f8:	60c3      	str	r3, [r0, #12]
  4036fa:	2a24      	cmp	r2, #36	; 0x24
  4036fc:	d02c      	beq.n	403758 <_realloc_r+0x354>
  4036fe:	f100 0310 	add.w	r3, r0, #16
  403702:	f106 0210 	add.w	r2, r6, #16
  403706:	e75b      	b.n	4035c0 <_realloc_r+0x1bc>
  403708:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40370c:	f022 0203 	bic.w	r2, r2, #3
  403710:	4414      	add	r4, r2
  403712:	e717      	b.n	403544 <_realloc_r+0x140>
  403714:	4631      	mov	r1, r6
  403716:	4638      	mov	r0, r7
  403718:	4674      	mov	r4, lr
  40371a:	463e      	mov	r6, r7
  40371c:	f7ff fe0a 	bl	403334 <memmove>
  403720:	46d0      	mov	r8, sl
  403722:	f8da 3004 	ldr.w	r3, [sl, #4]
  403726:	e70d      	b.n	403544 <_realloc_r+0x140>
  403728:	463a      	mov	r2, r7
  40372a:	e700      	b.n	40352e <_realloc_r+0x12a>
  40372c:	4631      	mov	r1, r6
  40372e:	4638      	mov	r0, r7
  403730:	461c      	mov	r4, r3
  403732:	463e      	mov	r6, r7
  403734:	f7ff fdfe 	bl	403334 <memmove>
  403738:	46d0      	mov	r8, sl
  40373a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40373e:	e701      	b.n	403544 <_realloc_r+0x140>
  403740:	68b3      	ldr	r3, [r6, #8]
  403742:	f8ca 3010 	str.w	r3, [sl, #16]
  403746:	68f3      	ldr	r3, [r6, #12]
  403748:	f8ca 3014 	str.w	r3, [sl, #20]
  40374c:	2a24      	cmp	r2, #36	; 0x24
  40374e:	d018      	beq.n	403782 <_realloc_r+0x37e>
  403750:	3610      	adds	r6, #16
  403752:	f10a 0318 	add.w	r3, sl, #24
  403756:	e7a8      	b.n	4036aa <_realloc_r+0x2a6>
  403758:	6933      	ldr	r3, [r6, #16]
  40375a:	6103      	str	r3, [r0, #16]
  40375c:	6973      	ldr	r3, [r6, #20]
  40375e:	6143      	str	r3, [r0, #20]
  403760:	f106 0218 	add.w	r2, r6, #24
  403764:	f100 0318 	add.w	r3, r0, #24
  403768:	e72a      	b.n	4035c0 <_realloc_r+0x1bc>
  40376a:	68b1      	ldr	r1, [r6, #8]
  40376c:	f8ca 1010 	str.w	r1, [sl, #16]
  403770:	68f1      	ldr	r1, [r6, #12]
  403772:	f8ca 1014 	str.w	r1, [sl, #20]
  403776:	2a24      	cmp	r2, #36	; 0x24
  403778:	d00f      	beq.n	40379a <_realloc_r+0x396>
  40377a:	3610      	adds	r6, #16
  40377c:	f10a 0218 	add.w	r2, sl, #24
  403780:	e6d5      	b.n	40352e <_realloc_r+0x12a>
  403782:	6933      	ldr	r3, [r6, #16]
  403784:	f8ca 3018 	str.w	r3, [sl, #24]
  403788:	6973      	ldr	r3, [r6, #20]
  40378a:	f8ca 301c 	str.w	r3, [sl, #28]
  40378e:	3618      	adds	r6, #24
  403790:	f10a 0320 	add.w	r3, sl, #32
  403794:	e789      	b.n	4036aa <_realloc_r+0x2a6>
  403796:	463b      	mov	r3, r7
  403798:	e760      	b.n	40365c <_realloc_r+0x258>
  40379a:	6932      	ldr	r2, [r6, #16]
  40379c:	f8ca 2018 	str.w	r2, [sl, #24]
  4037a0:	6972      	ldr	r2, [r6, #20]
  4037a2:	f8ca 201c 	str.w	r2, [sl, #28]
  4037a6:	3618      	adds	r6, #24
  4037a8:	f10a 0220 	add.w	r2, sl, #32
  4037ac:	e6bf      	b.n	40352e <_realloc_r+0x12a>
  4037ae:	4631      	mov	r1, r6
  4037b0:	4638      	mov	r0, r7
  4037b2:	f8cd c004 	str.w	ip, [sp, #4]
  4037b6:	f7ff fdbd 	bl	403334 <memmove>
  4037ba:	f8dd c004 	ldr.w	ip, [sp, #4]
  4037be:	e753      	b.n	403668 <_realloc_r+0x264>
  4037c0:	68b3      	ldr	r3, [r6, #8]
  4037c2:	f8ca 3010 	str.w	r3, [sl, #16]
  4037c6:	68f3      	ldr	r3, [r6, #12]
  4037c8:	f8ca 3014 	str.w	r3, [sl, #20]
  4037cc:	2a24      	cmp	r2, #36	; 0x24
  4037ce:	d003      	beq.n	4037d8 <_realloc_r+0x3d4>
  4037d0:	3610      	adds	r6, #16
  4037d2:	f10a 0318 	add.w	r3, sl, #24
  4037d6:	e741      	b.n	40365c <_realloc_r+0x258>
  4037d8:	6933      	ldr	r3, [r6, #16]
  4037da:	f8ca 3018 	str.w	r3, [sl, #24]
  4037de:	6973      	ldr	r3, [r6, #20]
  4037e0:	f8ca 301c 	str.w	r3, [sl, #28]
  4037e4:	3618      	adds	r6, #24
  4037e6:	f10a 0320 	add.w	r3, sl, #32
  4037ea:	e737      	b.n	40365c <_realloc_r+0x258>
  4037ec:	20000458 	.word	0x20000458

004037f0 <_sbrk_r>:
  4037f0:	b538      	push	{r3, r4, r5, lr}
  4037f2:	4c07      	ldr	r4, [pc, #28]	; (403810 <_sbrk_r+0x20>)
  4037f4:	2300      	movs	r3, #0
  4037f6:	4605      	mov	r5, r0
  4037f8:	4608      	mov	r0, r1
  4037fa:	6023      	str	r3, [r4, #0]
  4037fc:	f7fd f922 	bl	400a44 <_sbrk>
  403800:	1c43      	adds	r3, r0, #1
  403802:	d000      	beq.n	403806 <_sbrk_r+0x16>
  403804:	bd38      	pop	{r3, r4, r5, pc}
  403806:	6823      	ldr	r3, [r4, #0]
  403808:	2b00      	cmp	r3, #0
  40380a:	d0fb      	beq.n	403804 <_sbrk_r+0x14>
  40380c:	602b      	str	r3, [r5, #0]
  40380e:	bd38      	pop	{r3, r4, r5, pc}
  403810:	20000968 	.word	0x20000968

00403814 <__sread>:
  403814:	b510      	push	{r4, lr}
  403816:	460c      	mov	r4, r1
  403818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40381c:	f000 f9bc 	bl	403b98 <_read_r>
  403820:	2800      	cmp	r0, #0
  403822:	db03      	blt.n	40382c <__sread+0x18>
  403824:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403826:	4403      	add	r3, r0
  403828:	6523      	str	r3, [r4, #80]	; 0x50
  40382a:	bd10      	pop	{r4, pc}
  40382c:	89a3      	ldrh	r3, [r4, #12]
  40382e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403832:	81a3      	strh	r3, [r4, #12]
  403834:	bd10      	pop	{r4, pc}
  403836:	bf00      	nop

00403838 <__swrite>:
  403838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40383c:	4616      	mov	r6, r2
  40383e:	898a      	ldrh	r2, [r1, #12]
  403840:	461d      	mov	r5, r3
  403842:	05d3      	lsls	r3, r2, #23
  403844:	460c      	mov	r4, r1
  403846:	4607      	mov	r7, r0
  403848:	d506      	bpl.n	403858 <__swrite+0x20>
  40384a:	2200      	movs	r2, #0
  40384c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403850:	2302      	movs	r3, #2
  403852:	f000 f98d 	bl	403b70 <_lseek_r>
  403856:	89a2      	ldrh	r2, [r4, #12]
  403858:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40385c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403860:	81a2      	strh	r2, [r4, #12]
  403862:	4638      	mov	r0, r7
  403864:	4632      	mov	r2, r6
  403866:	462b      	mov	r3, r5
  403868:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40386c:	f000 b8a0 	b.w	4039b0 <_write_r>

00403870 <__sseek>:
  403870:	b510      	push	{r4, lr}
  403872:	460c      	mov	r4, r1
  403874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403878:	f000 f97a 	bl	403b70 <_lseek_r>
  40387c:	89a3      	ldrh	r3, [r4, #12]
  40387e:	1c42      	adds	r2, r0, #1
  403880:	bf0e      	itee	eq
  403882:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403886:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40388a:	6520      	strne	r0, [r4, #80]	; 0x50
  40388c:	81a3      	strh	r3, [r4, #12]
  40388e:	bd10      	pop	{r4, pc}

00403890 <__sclose>:
  403890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403894:	f000 b8f2 	b.w	403a7c <_close_r>

00403898 <__swbuf_r>:
  403898:	b570      	push	{r4, r5, r6, lr}
  40389a:	460d      	mov	r5, r1
  40389c:	4614      	mov	r4, r2
  40389e:	4606      	mov	r6, r0
  4038a0:	b110      	cbz	r0, 4038a8 <__swbuf_r+0x10>
  4038a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4038a4:	2b00      	cmp	r3, #0
  4038a6:	d048      	beq.n	40393a <__swbuf_r+0xa2>
  4038a8:	89a2      	ldrh	r2, [r4, #12]
  4038aa:	69a3      	ldr	r3, [r4, #24]
  4038ac:	60a3      	str	r3, [r4, #8]
  4038ae:	b291      	uxth	r1, r2
  4038b0:	0708      	lsls	r0, r1, #28
  4038b2:	d538      	bpl.n	403926 <__swbuf_r+0x8e>
  4038b4:	6923      	ldr	r3, [r4, #16]
  4038b6:	2b00      	cmp	r3, #0
  4038b8:	d035      	beq.n	403926 <__swbuf_r+0x8e>
  4038ba:	0489      	lsls	r1, r1, #18
  4038bc:	b2ed      	uxtb	r5, r5
  4038be:	d515      	bpl.n	4038ec <__swbuf_r+0x54>
  4038c0:	6822      	ldr	r2, [r4, #0]
  4038c2:	6961      	ldr	r1, [r4, #20]
  4038c4:	1ad3      	subs	r3, r2, r3
  4038c6:	428b      	cmp	r3, r1
  4038c8:	da1c      	bge.n	403904 <__swbuf_r+0x6c>
  4038ca:	3301      	adds	r3, #1
  4038cc:	68a1      	ldr	r1, [r4, #8]
  4038ce:	1c50      	adds	r0, r2, #1
  4038d0:	3901      	subs	r1, #1
  4038d2:	60a1      	str	r1, [r4, #8]
  4038d4:	6020      	str	r0, [r4, #0]
  4038d6:	7015      	strb	r5, [r2, #0]
  4038d8:	6962      	ldr	r2, [r4, #20]
  4038da:	429a      	cmp	r2, r3
  4038dc:	d01a      	beq.n	403914 <__swbuf_r+0x7c>
  4038de:	89a3      	ldrh	r3, [r4, #12]
  4038e0:	07db      	lsls	r3, r3, #31
  4038e2:	d501      	bpl.n	4038e8 <__swbuf_r+0x50>
  4038e4:	2d0a      	cmp	r5, #10
  4038e6:	d015      	beq.n	403914 <__swbuf_r+0x7c>
  4038e8:	4628      	mov	r0, r5
  4038ea:	bd70      	pop	{r4, r5, r6, pc}
  4038ec:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4038ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4038f2:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4038f6:	81a2      	strh	r2, [r4, #12]
  4038f8:	6822      	ldr	r2, [r4, #0]
  4038fa:	6661      	str	r1, [r4, #100]	; 0x64
  4038fc:	6961      	ldr	r1, [r4, #20]
  4038fe:	1ad3      	subs	r3, r2, r3
  403900:	428b      	cmp	r3, r1
  403902:	dbe2      	blt.n	4038ca <__swbuf_r+0x32>
  403904:	4630      	mov	r0, r6
  403906:	4621      	mov	r1, r4
  403908:	f7fe fd22 	bl	402350 <_fflush_r>
  40390c:	b940      	cbnz	r0, 403920 <__swbuf_r+0x88>
  40390e:	6822      	ldr	r2, [r4, #0]
  403910:	2301      	movs	r3, #1
  403912:	e7db      	b.n	4038cc <__swbuf_r+0x34>
  403914:	4630      	mov	r0, r6
  403916:	4621      	mov	r1, r4
  403918:	f7fe fd1a 	bl	402350 <_fflush_r>
  40391c:	2800      	cmp	r0, #0
  40391e:	d0e3      	beq.n	4038e8 <__swbuf_r+0x50>
  403920:	f04f 30ff 	mov.w	r0, #4294967295
  403924:	bd70      	pop	{r4, r5, r6, pc}
  403926:	4630      	mov	r0, r6
  403928:	4621      	mov	r1, r4
  40392a:	f7fe fbf5 	bl	402118 <__swsetup_r>
  40392e:	2800      	cmp	r0, #0
  403930:	d1f6      	bne.n	403920 <__swbuf_r+0x88>
  403932:	89a2      	ldrh	r2, [r4, #12]
  403934:	6923      	ldr	r3, [r4, #16]
  403936:	b291      	uxth	r1, r2
  403938:	e7bf      	b.n	4038ba <__swbuf_r+0x22>
  40393a:	f7fe fd9d 	bl	402478 <__sinit>
  40393e:	e7b3      	b.n	4038a8 <__swbuf_r+0x10>

00403940 <_wcrtomb_r>:
  403940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403944:	4605      	mov	r5, r0
  403946:	b086      	sub	sp, #24
  403948:	461e      	mov	r6, r3
  40394a:	460c      	mov	r4, r1
  40394c:	b1a1      	cbz	r1, 403978 <_wcrtomb_r+0x38>
  40394e:	4b10      	ldr	r3, [pc, #64]	; (403990 <_wcrtomb_r+0x50>)
  403950:	4617      	mov	r7, r2
  403952:	f8d3 8000 	ldr.w	r8, [r3]
  403956:	f7ff f8f5 	bl	402b44 <__locale_charset>
  40395a:	9600      	str	r6, [sp, #0]
  40395c:	4603      	mov	r3, r0
  40395e:	4621      	mov	r1, r4
  403960:	463a      	mov	r2, r7
  403962:	4628      	mov	r0, r5
  403964:	47c0      	blx	r8
  403966:	1c43      	adds	r3, r0, #1
  403968:	d103      	bne.n	403972 <_wcrtomb_r+0x32>
  40396a:	2200      	movs	r2, #0
  40396c:	238a      	movs	r3, #138	; 0x8a
  40396e:	6032      	str	r2, [r6, #0]
  403970:	602b      	str	r3, [r5, #0]
  403972:	b006      	add	sp, #24
  403974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403978:	4b05      	ldr	r3, [pc, #20]	; (403990 <_wcrtomb_r+0x50>)
  40397a:	681f      	ldr	r7, [r3, #0]
  40397c:	f7ff f8e2 	bl	402b44 <__locale_charset>
  403980:	9600      	str	r6, [sp, #0]
  403982:	4603      	mov	r3, r0
  403984:	4622      	mov	r2, r4
  403986:	4628      	mov	r0, r5
  403988:	a903      	add	r1, sp, #12
  40398a:	47b8      	blx	r7
  40398c:	e7eb      	b.n	403966 <_wcrtomb_r+0x26>
  40398e:	bf00      	nop
  403990:	20000868 	.word	0x20000868

00403994 <__ascii_wctomb>:
  403994:	b121      	cbz	r1, 4039a0 <__ascii_wctomb+0xc>
  403996:	2aff      	cmp	r2, #255	; 0xff
  403998:	d804      	bhi.n	4039a4 <__ascii_wctomb+0x10>
  40399a:	700a      	strb	r2, [r1, #0]
  40399c:	2001      	movs	r0, #1
  40399e:	4770      	bx	lr
  4039a0:	4608      	mov	r0, r1
  4039a2:	4770      	bx	lr
  4039a4:	238a      	movs	r3, #138	; 0x8a
  4039a6:	6003      	str	r3, [r0, #0]
  4039a8:	f04f 30ff 	mov.w	r0, #4294967295
  4039ac:	4770      	bx	lr
  4039ae:	bf00      	nop

004039b0 <_write_r>:
  4039b0:	b570      	push	{r4, r5, r6, lr}
  4039b2:	4c08      	ldr	r4, [pc, #32]	; (4039d4 <_write_r+0x24>)
  4039b4:	4606      	mov	r6, r0
  4039b6:	2500      	movs	r5, #0
  4039b8:	4608      	mov	r0, r1
  4039ba:	4611      	mov	r1, r2
  4039bc:	461a      	mov	r2, r3
  4039be:	6025      	str	r5, [r4, #0]
  4039c0:	f7fc fc02 	bl	4001c8 <_write>
  4039c4:	1c43      	adds	r3, r0, #1
  4039c6:	d000      	beq.n	4039ca <_write_r+0x1a>
  4039c8:	bd70      	pop	{r4, r5, r6, pc}
  4039ca:	6823      	ldr	r3, [r4, #0]
  4039cc:	2b00      	cmp	r3, #0
  4039ce:	d0fb      	beq.n	4039c8 <_write_r+0x18>
  4039d0:	6033      	str	r3, [r6, #0]
  4039d2:	bd70      	pop	{r4, r5, r6, pc}
  4039d4:	20000968 	.word	0x20000968

004039d8 <__register_exitproc>:
  4039d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4039dc:	4c25      	ldr	r4, [pc, #148]	; (403a74 <__register_exitproc+0x9c>)
  4039de:	6825      	ldr	r5, [r4, #0]
  4039e0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4039e4:	4606      	mov	r6, r0
  4039e6:	4688      	mov	r8, r1
  4039e8:	4692      	mov	sl, r2
  4039ea:	4699      	mov	r9, r3
  4039ec:	b3cc      	cbz	r4, 403a62 <__register_exitproc+0x8a>
  4039ee:	6860      	ldr	r0, [r4, #4]
  4039f0:	281f      	cmp	r0, #31
  4039f2:	dc18      	bgt.n	403a26 <__register_exitproc+0x4e>
  4039f4:	1c43      	adds	r3, r0, #1
  4039f6:	b17e      	cbz	r6, 403a18 <__register_exitproc+0x40>
  4039f8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4039fc:	2101      	movs	r1, #1
  4039fe:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403a02:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  403a06:	fa01 f200 	lsl.w	r2, r1, r0
  403a0a:	4317      	orrs	r7, r2
  403a0c:	2e02      	cmp	r6, #2
  403a0e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403a12:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403a16:	d01e      	beq.n	403a56 <__register_exitproc+0x7e>
  403a18:	3002      	adds	r0, #2
  403a1a:	6063      	str	r3, [r4, #4]
  403a1c:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403a20:	2000      	movs	r0, #0
  403a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403a26:	4b14      	ldr	r3, [pc, #80]	; (403a78 <__register_exitproc+0xa0>)
  403a28:	b303      	cbz	r3, 403a6c <__register_exitproc+0x94>
  403a2a:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403a2e:	f7ff f903 	bl	402c38 <malloc>
  403a32:	4604      	mov	r4, r0
  403a34:	b1d0      	cbz	r0, 403a6c <__register_exitproc+0x94>
  403a36:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403a3a:	2700      	movs	r7, #0
  403a3c:	e880 0088 	stmia.w	r0, {r3, r7}
  403a40:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403a44:	4638      	mov	r0, r7
  403a46:	2301      	movs	r3, #1
  403a48:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403a4c:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403a50:	2e00      	cmp	r6, #0
  403a52:	d0e1      	beq.n	403a18 <__register_exitproc+0x40>
  403a54:	e7d0      	b.n	4039f8 <__register_exitproc+0x20>
  403a56:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  403a5a:	430a      	orrs	r2, r1
  403a5c:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403a60:	e7da      	b.n	403a18 <__register_exitproc+0x40>
  403a62:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403a66:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403a6a:	e7c0      	b.n	4039ee <__register_exitproc+0x16>
  403a6c:	f04f 30ff 	mov.w	r0, #4294967295
  403a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403a74:	0040426c 	.word	0x0040426c
  403a78:	00402c39 	.word	0x00402c39

00403a7c <_close_r>:
  403a7c:	b538      	push	{r3, r4, r5, lr}
  403a7e:	4c07      	ldr	r4, [pc, #28]	; (403a9c <_close_r+0x20>)
  403a80:	2300      	movs	r3, #0
  403a82:	4605      	mov	r5, r0
  403a84:	4608      	mov	r0, r1
  403a86:	6023      	str	r3, [r4, #0]
  403a88:	f7fc fff6 	bl	400a78 <_close>
  403a8c:	1c43      	adds	r3, r0, #1
  403a8e:	d000      	beq.n	403a92 <_close_r+0x16>
  403a90:	bd38      	pop	{r3, r4, r5, pc}
  403a92:	6823      	ldr	r3, [r4, #0]
  403a94:	2b00      	cmp	r3, #0
  403a96:	d0fb      	beq.n	403a90 <_close_r+0x14>
  403a98:	602b      	str	r3, [r5, #0]
  403a9a:	bd38      	pop	{r3, r4, r5, pc}
  403a9c:	20000968 	.word	0x20000968

00403aa0 <_fclose_r>:
  403aa0:	2900      	cmp	r1, #0
  403aa2:	d03d      	beq.n	403b20 <_fclose_r+0x80>
  403aa4:	b570      	push	{r4, r5, r6, lr}
  403aa6:	4605      	mov	r5, r0
  403aa8:	460c      	mov	r4, r1
  403aaa:	b108      	cbz	r0, 403ab0 <_fclose_r+0x10>
  403aac:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403aae:	b37b      	cbz	r3, 403b10 <_fclose_r+0x70>
  403ab0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ab4:	b90b      	cbnz	r3, 403aba <_fclose_r+0x1a>
  403ab6:	2000      	movs	r0, #0
  403ab8:	bd70      	pop	{r4, r5, r6, pc}
  403aba:	4628      	mov	r0, r5
  403abc:	4621      	mov	r1, r4
  403abe:	f7fe fb9d 	bl	4021fc <__sflush_r>
  403ac2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403ac4:	4606      	mov	r6, r0
  403ac6:	b133      	cbz	r3, 403ad6 <_fclose_r+0x36>
  403ac8:	4628      	mov	r0, r5
  403aca:	69e1      	ldr	r1, [r4, #28]
  403acc:	4798      	blx	r3
  403ace:	2800      	cmp	r0, #0
  403ad0:	bfb8      	it	lt
  403ad2:	f04f 36ff 	movlt.w	r6, #4294967295
  403ad6:	89a3      	ldrh	r3, [r4, #12]
  403ad8:	061b      	lsls	r3, r3, #24
  403ada:	d41c      	bmi.n	403b16 <_fclose_r+0x76>
  403adc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403ade:	b141      	cbz	r1, 403af2 <_fclose_r+0x52>
  403ae0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403ae4:	4299      	cmp	r1, r3
  403ae6:	d002      	beq.n	403aee <_fclose_r+0x4e>
  403ae8:	4628      	mov	r0, r5
  403aea:	f7fe fd9d 	bl	402628 <_free_r>
  403aee:	2300      	movs	r3, #0
  403af0:	6323      	str	r3, [r4, #48]	; 0x30
  403af2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403af4:	b121      	cbz	r1, 403b00 <_fclose_r+0x60>
  403af6:	4628      	mov	r0, r5
  403af8:	f7fe fd96 	bl	402628 <_free_r>
  403afc:	2300      	movs	r3, #0
  403afe:	6463      	str	r3, [r4, #68]	; 0x44
  403b00:	f7fe fcc0 	bl	402484 <__sfp_lock_acquire>
  403b04:	2300      	movs	r3, #0
  403b06:	81a3      	strh	r3, [r4, #12]
  403b08:	f7fe fcbe 	bl	402488 <__sfp_lock_release>
  403b0c:	4630      	mov	r0, r6
  403b0e:	bd70      	pop	{r4, r5, r6, pc}
  403b10:	f7fe fcb2 	bl	402478 <__sinit>
  403b14:	e7cc      	b.n	403ab0 <_fclose_r+0x10>
  403b16:	4628      	mov	r0, r5
  403b18:	6921      	ldr	r1, [r4, #16]
  403b1a:	f7fe fd85 	bl	402628 <_free_r>
  403b1e:	e7dd      	b.n	403adc <_fclose_r+0x3c>
  403b20:	2000      	movs	r0, #0
  403b22:	4770      	bx	lr

00403b24 <_fstat_r>:
  403b24:	b538      	push	{r3, r4, r5, lr}
  403b26:	4c08      	ldr	r4, [pc, #32]	; (403b48 <_fstat_r+0x24>)
  403b28:	2300      	movs	r3, #0
  403b2a:	4605      	mov	r5, r0
  403b2c:	4608      	mov	r0, r1
  403b2e:	4611      	mov	r1, r2
  403b30:	6023      	str	r3, [r4, #0]
  403b32:	f7fc ffa5 	bl	400a80 <_fstat>
  403b36:	1c43      	adds	r3, r0, #1
  403b38:	d000      	beq.n	403b3c <_fstat_r+0x18>
  403b3a:	bd38      	pop	{r3, r4, r5, pc}
  403b3c:	6823      	ldr	r3, [r4, #0]
  403b3e:	2b00      	cmp	r3, #0
  403b40:	d0fb      	beq.n	403b3a <_fstat_r+0x16>
  403b42:	602b      	str	r3, [r5, #0]
  403b44:	bd38      	pop	{r3, r4, r5, pc}
  403b46:	bf00      	nop
  403b48:	20000968 	.word	0x20000968

00403b4c <_isatty_r>:
  403b4c:	b538      	push	{r3, r4, r5, lr}
  403b4e:	4c07      	ldr	r4, [pc, #28]	; (403b6c <_isatty_r+0x20>)
  403b50:	2300      	movs	r3, #0
  403b52:	4605      	mov	r5, r0
  403b54:	4608      	mov	r0, r1
  403b56:	6023      	str	r3, [r4, #0]
  403b58:	f7fc ff98 	bl	400a8c <_isatty>
  403b5c:	1c43      	adds	r3, r0, #1
  403b5e:	d000      	beq.n	403b62 <_isatty_r+0x16>
  403b60:	bd38      	pop	{r3, r4, r5, pc}
  403b62:	6823      	ldr	r3, [r4, #0]
  403b64:	2b00      	cmp	r3, #0
  403b66:	d0fb      	beq.n	403b60 <_isatty_r+0x14>
  403b68:	602b      	str	r3, [r5, #0]
  403b6a:	bd38      	pop	{r3, r4, r5, pc}
  403b6c:	20000968 	.word	0x20000968

00403b70 <_lseek_r>:
  403b70:	b570      	push	{r4, r5, r6, lr}
  403b72:	4c08      	ldr	r4, [pc, #32]	; (403b94 <_lseek_r+0x24>)
  403b74:	4606      	mov	r6, r0
  403b76:	2500      	movs	r5, #0
  403b78:	4608      	mov	r0, r1
  403b7a:	4611      	mov	r1, r2
  403b7c:	461a      	mov	r2, r3
  403b7e:	6025      	str	r5, [r4, #0]
  403b80:	f7fc ff86 	bl	400a90 <_lseek>
  403b84:	1c43      	adds	r3, r0, #1
  403b86:	d000      	beq.n	403b8a <_lseek_r+0x1a>
  403b88:	bd70      	pop	{r4, r5, r6, pc}
  403b8a:	6823      	ldr	r3, [r4, #0]
  403b8c:	2b00      	cmp	r3, #0
  403b8e:	d0fb      	beq.n	403b88 <_lseek_r+0x18>
  403b90:	6033      	str	r3, [r6, #0]
  403b92:	bd70      	pop	{r4, r5, r6, pc}
  403b94:	20000968 	.word	0x20000968

00403b98 <_read_r>:
  403b98:	b570      	push	{r4, r5, r6, lr}
  403b9a:	4c08      	ldr	r4, [pc, #32]	; (403bbc <_read_r+0x24>)
  403b9c:	4606      	mov	r6, r0
  403b9e:	2500      	movs	r5, #0
  403ba0:	4608      	mov	r0, r1
  403ba2:	4611      	mov	r1, r2
  403ba4:	461a      	mov	r2, r3
  403ba6:	6025      	str	r5, [r4, #0]
  403ba8:	f7fc faf0 	bl	40018c <_read>
  403bac:	1c43      	adds	r3, r0, #1
  403bae:	d000      	beq.n	403bb2 <_read_r+0x1a>
  403bb0:	bd70      	pop	{r4, r5, r6, pc}
  403bb2:	6823      	ldr	r3, [r4, #0]
  403bb4:	2b00      	cmp	r3, #0
  403bb6:	d0fb      	beq.n	403bb0 <_read_r+0x18>
  403bb8:	6033      	str	r3, [r6, #0]
  403bba:	bd70      	pop	{r4, r5, r6, pc}
  403bbc:	20000968 	.word	0x20000968

00403bc0 <__aeabi_uldivmod>:
  403bc0:	b953      	cbnz	r3, 403bd8 <__aeabi_uldivmod+0x18>
  403bc2:	b94a      	cbnz	r2, 403bd8 <__aeabi_uldivmod+0x18>
  403bc4:	2900      	cmp	r1, #0
  403bc6:	bf08      	it	eq
  403bc8:	2800      	cmpeq	r0, #0
  403bca:	bf1c      	itt	ne
  403bcc:	f04f 31ff 	movne.w	r1, #4294967295
  403bd0:	f04f 30ff 	movne.w	r0, #4294967295
  403bd4:	f000 b83c 	b.w	403c50 <__aeabi_idiv0>
  403bd8:	b082      	sub	sp, #8
  403bda:	46ec      	mov	ip, sp
  403bdc:	e92d 5000 	stmdb	sp!, {ip, lr}
  403be0:	f000 f81e 	bl	403c20 <__gnu_uldivmod_helper>
  403be4:	f8dd e004 	ldr.w	lr, [sp, #4]
  403be8:	b002      	add	sp, #8
  403bea:	bc0c      	pop	{r2, r3}
  403bec:	4770      	bx	lr
  403bee:	bf00      	nop

00403bf0 <__gnu_ldivmod_helper>:
  403bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403bf4:	9c06      	ldr	r4, [sp, #24]
  403bf6:	4615      	mov	r5, r2
  403bf8:	4606      	mov	r6, r0
  403bfa:	460f      	mov	r7, r1
  403bfc:	4698      	mov	r8, r3
  403bfe:	f000 f829 	bl	403c54 <__divdi3>
  403c02:	fb05 f301 	mul.w	r3, r5, r1
  403c06:	fb00 3808 	mla	r8, r0, r8, r3
  403c0a:	fba5 2300 	umull	r2, r3, r5, r0
  403c0e:	1ab2      	subs	r2, r6, r2
  403c10:	4443      	add	r3, r8
  403c12:	eb67 0303 	sbc.w	r3, r7, r3
  403c16:	e9c4 2300 	strd	r2, r3, [r4]
  403c1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403c1e:	bf00      	nop

00403c20 <__gnu_uldivmod_helper>:
  403c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c24:	9c06      	ldr	r4, [sp, #24]
  403c26:	4690      	mov	r8, r2
  403c28:	4606      	mov	r6, r0
  403c2a:	460f      	mov	r7, r1
  403c2c:	461d      	mov	r5, r3
  403c2e:	f000 f95f 	bl	403ef0 <__udivdi3>
  403c32:	fb00 f505 	mul.w	r5, r0, r5
  403c36:	fba0 2308 	umull	r2, r3, r0, r8
  403c3a:	fb08 5501 	mla	r5, r8, r1, r5
  403c3e:	1ab2      	subs	r2, r6, r2
  403c40:	442b      	add	r3, r5
  403c42:	eb67 0303 	sbc.w	r3, r7, r3
  403c46:	e9c4 2300 	strd	r2, r3, [r4]
  403c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403c4e:	bf00      	nop

00403c50 <__aeabi_idiv0>:
  403c50:	4770      	bx	lr
  403c52:	bf00      	nop

00403c54 <__divdi3>:
  403c54:	2900      	cmp	r1, #0
  403c56:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403c5a:	f2c0 80a6 	blt.w	403daa <__divdi3+0x156>
  403c5e:	2600      	movs	r6, #0
  403c60:	2b00      	cmp	r3, #0
  403c62:	f2c0 809c 	blt.w	403d9e <__divdi3+0x14a>
  403c66:	4688      	mov	r8, r1
  403c68:	4694      	mov	ip, r2
  403c6a:	469e      	mov	lr, r3
  403c6c:	4615      	mov	r5, r2
  403c6e:	4604      	mov	r4, r0
  403c70:	460f      	mov	r7, r1
  403c72:	2b00      	cmp	r3, #0
  403c74:	d13d      	bne.n	403cf2 <__divdi3+0x9e>
  403c76:	428a      	cmp	r2, r1
  403c78:	d959      	bls.n	403d2e <__divdi3+0xda>
  403c7a:	fab2 f382 	clz	r3, r2
  403c7e:	b13b      	cbz	r3, 403c90 <__divdi3+0x3c>
  403c80:	f1c3 0220 	rsb	r2, r3, #32
  403c84:	409f      	lsls	r7, r3
  403c86:	fa20 f202 	lsr.w	r2, r0, r2
  403c8a:	409d      	lsls	r5, r3
  403c8c:	4317      	orrs	r7, r2
  403c8e:	409c      	lsls	r4, r3
  403c90:	0c29      	lsrs	r1, r5, #16
  403c92:	0c22      	lsrs	r2, r4, #16
  403c94:	fbb7 fef1 	udiv	lr, r7, r1
  403c98:	b2a8      	uxth	r0, r5
  403c9a:	fb01 771e 	mls	r7, r1, lr, r7
  403c9e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  403ca2:	fb00 f30e 	mul.w	r3, r0, lr
  403ca6:	42bb      	cmp	r3, r7
  403ca8:	d90a      	bls.n	403cc0 <__divdi3+0x6c>
  403caa:	197f      	adds	r7, r7, r5
  403cac:	f10e 32ff 	add.w	r2, lr, #4294967295
  403cb0:	f080 8105 	bcs.w	403ebe <__divdi3+0x26a>
  403cb4:	42bb      	cmp	r3, r7
  403cb6:	f240 8102 	bls.w	403ebe <__divdi3+0x26a>
  403cba:	f1ae 0e02 	sub.w	lr, lr, #2
  403cbe:	442f      	add	r7, r5
  403cc0:	1aff      	subs	r7, r7, r3
  403cc2:	b2a4      	uxth	r4, r4
  403cc4:	fbb7 f3f1 	udiv	r3, r7, r1
  403cc8:	fb01 7713 	mls	r7, r1, r3, r7
  403ccc:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403cd0:	fb00 f003 	mul.w	r0, r0, r3
  403cd4:	42b8      	cmp	r0, r7
  403cd6:	d908      	bls.n	403cea <__divdi3+0x96>
  403cd8:	197f      	adds	r7, r7, r5
  403cda:	f103 32ff 	add.w	r2, r3, #4294967295
  403cde:	f080 80f0 	bcs.w	403ec2 <__divdi3+0x26e>
  403ce2:	42b8      	cmp	r0, r7
  403ce4:	f240 80ed 	bls.w	403ec2 <__divdi3+0x26e>
  403ce8:	3b02      	subs	r3, #2
  403cea:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  403cee:	2200      	movs	r2, #0
  403cf0:	e003      	b.n	403cfa <__divdi3+0xa6>
  403cf2:	428b      	cmp	r3, r1
  403cf4:	d90f      	bls.n	403d16 <__divdi3+0xc2>
  403cf6:	2200      	movs	r2, #0
  403cf8:	4613      	mov	r3, r2
  403cfa:	1c34      	adds	r4, r6, #0
  403cfc:	bf18      	it	ne
  403cfe:	2401      	movne	r4, #1
  403d00:	4260      	negs	r0, r4
  403d02:	f04f 0500 	mov.w	r5, #0
  403d06:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  403d0a:	4058      	eors	r0, r3
  403d0c:	4051      	eors	r1, r2
  403d0e:	1900      	adds	r0, r0, r4
  403d10:	4169      	adcs	r1, r5
  403d12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403d16:	fab3 f283 	clz	r2, r3
  403d1a:	2a00      	cmp	r2, #0
  403d1c:	f040 8086 	bne.w	403e2c <__divdi3+0x1d8>
  403d20:	428b      	cmp	r3, r1
  403d22:	d302      	bcc.n	403d2a <__divdi3+0xd6>
  403d24:	4584      	cmp	ip, r0
  403d26:	f200 80db 	bhi.w	403ee0 <__divdi3+0x28c>
  403d2a:	2301      	movs	r3, #1
  403d2c:	e7e5      	b.n	403cfa <__divdi3+0xa6>
  403d2e:	b912      	cbnz	r2, 403d36 <__divdi3+0xe2>
  403d30:	2301      	movs	r3, #1
  403d32:	fbb3 f5f2 	udiv	r5, r3, r2
  403d36:	fab5 f085 	clz	r0, r5
  403d3a:	2800      	cmp	r0, #0
  403d3c:	d13b      	bne.n	403db6 <__divdi3+0x162>
  403d3e:	1b78      	subs	r0, r7, r5
  403d40:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403d44:	fa1f fc85 	uxth.w	ip, r5
  403d48:	2201      	movs	r2, #1
  403d4a:	fbb0 f8fe 	udiv	r8, r0, lr
  403d4e:	0c21      	lsrs	r1, r4, #16
  403d50:	fb0e 0718 	mls	r7, lr, r8, r0
  403d54:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  403d58:	fb0c f308 	mul.w	r3, ip, r8
  403d5c:	42bb      	cmp	r3, r7
  403d5e:	d907      	bls.n	403d70 <__divdi3+0x11c>
  403d60:	197f      	adds	r7, r7, r5
  403d62:	f108 31ff 	add.w	r1, r8, #4294967295
  403d66:	d202      	bcs.n	403d6e <__divdi3+0x11a>
  403d68:	42bb      	cmp	r3, r7
  403d6a:	f200 80bd 	bhi.w	403ee8 <__divdi3+0x294>
  403d6e:	4688      	mov	r8, r1
  403d70:	1aff      	subs	r7, r7, r3
  403d72:	b2a4      	uxth	r4, r4
  403d74:	fbb7 f3fe 	udiv	r3, r7, lr
  403d78:	fb0e 7713 	mls	r7, lr, r3, r7
  403d7c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403d80:	fb0c fc03 	mul.w	ip, ip, r3
  403d84:	45bc      	cmp	ip, r7
  403d86:	d907      	bls.n	403d98 <__divdi3+0x144>
  403d88:	197f      	adds	r7, r7, r5
  403d8a:	f103 31ff 	add.w	r1, r3, #4294967295
  403d8e:	d202      	bcs.n	403d96 <__divdi3+0x142>
  403d90:	45bc      	cmp	ip, r7
  403d92:	f200 80a7 	bhi.w	403ee4 <__divdi3+0x290>
  403d96:	460b      	mov	r3, r1
  403d98:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  403d9c:	e7ad      	b.n	403cfa <__divdi3+0xa6>
  403d9e:	4252      	negs	r2, r2
  403da0:	ea6f 0606 	mvn.w	r6, r6
  403da4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403da8:	e75d      	b.n	403c66 <__divdi3+0x12>
  403daa:	4240      	negs	r0, r0
  403dac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403db0:	f04f 36ff 	mov.w	r6, #4294967295
  403db4:	e754      	b.n	403c60 <__divdi3+0xc>
  403db6:	f1c0 0220 	rsb	r2, r0, #32
  403dba:	fa24 f102 	lsr.w	r1, r4, r2
  403dbe:	fa07 f300 	lsl.w	r3, r7, r0
  403dc2:	4085      	lsls	r5, r0
  403dc4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403dc8:	40d7      	lsrs	r7, r2
  403dca:	4319      	orrs	r1, r3
  403dcc:	fbb7 f2fe 	udiv	r2, r7, lr
  403dd0:	0c0b      	lsrs	r3, r1, #16
  403dd2:	fb0e 7712 	mls	r7, lr, r2, r7
  403dd6:	fa1f fc85 	uxth.w	ip, r5
  403dda:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  403dde:	fb0c f702 	mul.w	r7, ip, r2
  403de2:	429f      	cmp	r7, r3
  403de4:	fa04 f400 	lsl.w	r4, r4, r0
  403de8:	d907      	bls.n	403dfa <__divdi3+0x1a6>
  403dea:	195b      	adds	r3, r3, r5
  403dec:	f102 30ff 	add.w	r0, r2, #4294967295
  403df0:	d274      	bcs.n	403edc <__divdi3+0x288>
  403df2:	429f      	cmp	r7, r3
  403df4:	d972      	bls.n	403edc <__divdi3+0x288>
  403df6:	3a02      	subs	r2, #2
  403df8:	442b      	add	r3, r5
  403dfa:	1bdf      	subs	r7, r3, r7
  403dfc:	b289      	uxth	r1, r1
  403dfe:	fbb7 f8fe 	udiv	r8, r7, lr
  403e02:	fb0e 7318 	mls	r3, lr, r8, r7
  403e06:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  403e0a:	fb0c f708 	mul.w	r7, ip, r8
  403e0e:	429f      	cmp	r7, r3
  403e10:	d908      	bls.n	403e24 <__divdi3+0x1d0>
  403e12:	195b      	adds	r3, r3, r5
  403e14:	f108 31ff 	add.w	r1, r8, #4294967295
  403e18:	d25c      	bcs.n	403ed4 <__divdi3+0x280>
  403e1a:	429f      	cmp	r7, r3
  403e1c:	d95a      	bls.n	403ed4 <__divdi3+0x280>
  403e1e:	f1a8 0802 	sub.w	r8, r8, #2
  403e22:	442b      	add	r3, r5
  403e24:	1bd8      	subs	r0, r3, r7
  403e26:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  403e2a:	e78e      	b.n	403d4a <__divdi3+0xf6>
  403e2c:	f1c2 0320 	rsb	r3, r2, #32
  403e30:	fa2c f103 	lsr.w	r1, ip, r3
  403e34:	fa0e fe02 	lsl.w	lr, lr, r2
  403e38:	fa20 f703 	lsr.w	r7, r0, r3
  403e3c:	ea41 0e0e 	orr.w	lr, r1, lr
  403e40:	fa08 f002 	lsl.w	r0, r8, r2
  403e44:	fa28 f103 	lsr.w	r1, r8, r3
  403e48:	ea4f 451e 	mov.w	r5, lr, lsr #16
  403e4c:	4338      	orrs	r0, r7
  403e4e:	fbb1 f8f5 	udiv	r8, r1, r5
  403e52:	0c03      	lsrs	r3, r0, #16
  403e54:	fb05 1118 	mls	r1, r5, r8, r1
  403e58:	fa1f f78e 	uxth.w	r7, lr
  403e5c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  403e60:	fb07 f308 	mul.w	r3, r7, r8
  403e64:	428b      	cmp	r3, r1
  403e66:	fa0c fc02 	lsl.w	ip, ip, r2
  403e6a:	d909      	bls.n	403e80 <__divdi3+0x22c>
  403e6c:	eb11 010e 	adds.w	r1, r1, lr
  403e70:	f108 39ff 	add.w	r9, r8, #4294967295
  403e74:	d230      	bcs.n	403ed8 <__divdi3+0x284>
  403e76:	428b      	cmp	r3, r1
  403e78:	d92e      	bls.n	403ed8 <__divdi3+0x284>
  403e7a:	f1a8 0802 	sub.w	r8, r8, #2
  403e7e:	4471      	add	r1, lr
  403e80:	1ac9      	subs	r1, r1, r3
  403e82:	b280      	uxth	r0, r0
  403e84:	fbb1 f3f5 	udiv	r3, r1, r5
  403e88:	fb05 1113 	mls	r1, r5, r3, r1
  403e8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403e90:	fb07 f703 	mul.w	r7, r7, r3
  403e94:	428f      	cmp	r7, r1
  403e96:	d908      	bls.n	403eaa <__divdi3+0x256>
  403e98:	eb11 010e 	adds.w	r1, r1, lr
  403e9c:	f103 30ff 	add.w	r0, r3, #4294967295
  403ea0:	d216      	bcs.n	403ed0 <__divdi3+0x27c>
  403ea2:	428f      	cmp	r7, r1
  403ea4:	d914      	bls.n	403ed0 <__divdi3+0x27c>
  403ea6:	3b02      	subs	r3, #2
  403ea8:	4471      	add	r1, lr
  403eaa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  403eae:	1bc9      	subs	r1, r1, r7
  403eb0:	fba3 890c 	umull	r8, r9, r3, ip
  403eb4:	4549      	cmp	r1, r9
  403eb6:	d309      	bcc.n	403ecc <__divdi3+0x278>
  403eb8:	d005      	beq.n	403ec6 <__divdi3+0x272>
  403eba:	2200      	movs	r2, #0
  403ebc:	e71d      	b.n	403cfa <__divdi3+0xa6>
  403ebe:	4696      	mov	lr, r2
  403ec0:	e6fe      	b.n	403cc0 <__divdi3+0x6c>
  403ec2:	4613      	mov	r3, r2
  403ec4:	e711      	b.n	403cea <__divdi3+0x96>
  403ec6:	4094      	lsls	r4, r2
  403ec8:	4544      	cmp	r4, r8
  403eca:	d2f6      	bcs.n	403eba <__divdi3+0x266>
  403ecc:	3b01      	subs	r3, #1
  403ece:	e7f4      	b.n	403eba <__divdi3+0x266>
  403ed0:	4603      	mov	r3, r0
  403ed2:	e7ea      	b.n	403eaa <__divdi3+0x256>
  403ed4:	4688      	mov	r8, r1
  403ed6:	e7a5      	b.n	403e24 <__divdi3+0x1d0>
  403ed8:	46c8      	mov	r8, r9
  403eda:	e7d1      	b.n	403e80 <__divdi3+0x22c>
  403edc:	4602      	mov	r2, r0
  403ede:	e78c      	b.n	403dfa <__divdi3+0x1a6>
  403ee0:	4613      	mov	r3, r2
  403ee2:	e70a      	b.n	403cfa <__divdi3+0xa6>
  403ee4:	3b02      	subs	r3, #2
  403ee6:	e757      	b.n	403d98 <__divdi3+0x144>
  403ee8:	f1a8 0802 	sub.w	r8, r8, #2
  403eec:	442f      	add	r7, r5
  403eee:	e73f      	b.n	403d70 <__divdi3+0x11c>

00403ef0 <__udivdi3>:
  403ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403ef4:	2b00      	cmp	r3, #0
  403ef6:	d144      	bne.n	403f82 <__udivdi3+0x92>
  403ef8:	428a      	cmp	r2, r1
  403efa:	4615      	mov	r5, r2
  403efc:	4604      	mov	r4, r0
  403efe:	d94f      	bls.n	403fa0 <__udivdi3+0xb0>
  403f00:	fab2 f782 	clz	r7, r2
  403f04:	460e      	mov	r6, r1
  403f06:	b14f      	cbz	r7, 403f1c <__udivdi3+0x2c>
  403f08:	f1c7 0320 	rsb	r3, r7, #32
  403f0c:	40b9      	lsls	r1, r7
  403f0e:	fa20 f603 	lsr.w	r6, r0, r3
  403f12:	fa02 f507 	lsl.w	r5, r2, r7
  403f16:	430e      	orrs	r6, r1
  403f18:	fa00 f407 	lsl.w	r4, r0, r7
  403f1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403f20:	0c23      	lsrs	r3, r4, #16
  403f22:	fbb6 f0fe 	udiv	r0, r6, lr
  403f26:	b2af      	uxth	r7, r5
  403f28:	fb0e 6110 	mls	r1, lr, r0, r6
  403f2c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  403f30:	fb07 f100 	mul.w	r1, r7, r0
  403f34:	4299      	cmp	r1, r3
  403f36:	d909      	bls.n	403f4c <__udivdi3+0x5c>
  403f38:	195b      	adds	r3, r3, r5
  403f3a:	f100 32ff 	add.w	r2, r0, #4294967295
  403f3e:	f080 80ec 	bcs.w	40411a <__udivdi3+0x22a>
  403f42:	4299      	cmp	r1, r3
  403f44:	f240 80e9 	bls.w	40411a <__udivdi3+0x22a>
  403f48:	3802      	subs	r0, #2
  403f4a:	442b      	add	r3, r5
  403f4c:	1a5a      	subs	r2, r3, r1
  403f4e:	b2a4      	uxth	r4, r4
  403f50:	fbb2 f3fe 	udiv	r3, r2, lr
  403f54:	fb0e 2213 	mls	r2, lr, r3, r2
  403f58:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  403f5c:	fb07 f703 	mul.w	r7, r7, r3
  403f60:	4297      	cmp	r7, r2
  403f62:	d908      	bls.n	403f76 <__udivdi3+0x86>
  403f64:	1952      	adds	r2, r2, r5
  403f66:	f103 31ff 	add.w	r1, r3, #4294967295
  403f6a:	f080 80d8 	bcs.w	40411e <__udivdi3+0x22e>
  403f6e:	4297      	cmp	r7, r2
  403f70:	f240 80d5 	bls.w	40411e <__udivdi3+0x22e>
  403f74:	3b02      	subs	r3, #2
  403f76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403f7a:	2600      	movs	r6, #0
  403f7c:	4631      	mov	r1, r6
  403f7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f82:	428b      	cmp	r3, r1
  403f84:	d847      	bhi.n	404016 <__udivdi3+0x126>
  403f86:	fab3 f683 	clz	r6, r3
  403f8a:	2e00      	cmp	r6, #0
  403f8c:	d148      	bne.n	404020 <__udivdi3+0x130>
  403f8e:	428b      	cmp	r3, r1
  403f90:	d302      	bcc.n	403f98 <__udivdi3+0xa8>
  403f92:	4282      	cmp	r2, r0
  403f94:	f200 80cd 	bhi.w	404132 <__udivdi3+0x242>
  403f98:	2001      	movs	r0, #1
  403f9a:	4631      	mov	r1, r6
  403f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403fa0:	b912      	cbnz	r2, 403fa8 <__udivdi3+0xb8>
  403fa2:	2501      	movs	r5, #1
  403fa4:	fbb5 f5f2 	udiv	r5, r5, r2
  403fa8:	fab5 f885 	clz	r8, r5
  403fac:	f1b8 0f00 	cmp.w	r8, #0
  403fb0:	d177      	bne.n	4040a2 <__udivdi3+0x1b2>
  403fb2:	1b4a      	subs	r2, r1, r5
  403fb4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403fb8:	b2af      	uxth	r7, r5
  403fba:	2601      	movs	r6, #1
  403fbc:	fbb2 f0fe 	udiv	r0, r2, lr
  403fc0:	0c23      	lsrs	r3, r4, #16
  403fc2:	fb0e 2110 	mls	r1, lr, r0, r2
  403fc6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  403fca:	fb07 f300 	mul.w	r3, r7, r0
  403fce:	428b      	cmp	r3, r1
  403fd0:	d907      	bls.n	403fe2 <__udivdi3+0xf2>
  403fd2:	1949      	adds	r1, r1, r5
  403fd4:	f100 32ff 	add.w	r2, r0, #4294967295
  403fd8:	d202      	bcs.n	403fe0 <__udivdi3+0xf0>
  403fda:	428b      	cmp	r3, r1
  403fdc:	f200 80ba 	bhi.w	404154 <__udivdi3+0x264>
  403fe0:	4610      	mov	r0, r2
  403fe2:	1ac9      	subs	r1, r1, r3
  403fe4:	b2a4      	uxth	r4, r4
  403fe6:	fbb1 f3fe 	udiv	r3, r1, lr
  403fea:	fb0e 1113 	mls	r1, lr, r3, r1
  403fee:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  403ff2:	fb07 f703 	mul.w	r7, r7, r3
  403ff6:	42a7      	cmp	r7, r4
  403ff8:	d908      	bls.n	40400c <__udivdi3+0x11c>
  403ffa:	1964      	adds	r4, r4, r5
  403ffc:	f103 32ff 	add.w	r2, r3, #4294967295
  404000:	f080 808f 	bcs.w	404122 <__udivdi3+0x232>
  404004:	42a7      	cmp	r7, r4
  404006:	f240 808c 	bls.w	404122 <__udivdi3+0x232>
  40400a:	3b02      	subs	r3, #2
  40400c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404010:	4631      	mov	r1, r6
  404012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404016:	2600      	movs	r6, #0
  404018:	4630      	mov	r0, r6
  40401a:	4631      	mov	r1, r6
  40401c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404020:	f1c6 0420 	rsb	r4, r6, #32
  404024:	fa22 f504 	lsr.w	r5, r2, r4
  404028:	40b3      	lsls	r3, r6
  40402a:	432b      	orrs	r3, r5
  40402c:	fa20 fc04 	lsr.w	ip, r0, r4
  404030:	fa01 f706 	lsl.w	r7, r1, r6
  404034:	fa21 f504 	lsr.w	r5, r1, r4
  404038:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40403c:	ea4c 0707 	orr.w	r7, ip, r7
  404040:	fbb5 f8fe 	udiv	r8, r5, lr
  404044:	0c39      	lsrs	r1, r7, #16
  404046:	fb0e 5518 	mls	r5, lr, r8, r5
  40404a:	fa1f fc83 	uxth.w	ip, r3
  40404e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  404052:	fb0c f108 	mul.w	r1, ip, r8
  404056:	42a9      	cmp	r1, r5
  404058:	fa02 f206 	lsl.w	r2, r2, r6
  40405c:	d904      	bls.n	404068 <__udivdi3+0x178>
  40405e:	18ed      	adds	r5, r5, r3
  404060:	f108 34ff 	add.w	r4, r8, #4294967295
  404064:	d367      	bcc.n	404136 <__udivdi3+0x246>
  404066:	46a0      	mov	r8, r4
  404068:	1a6d      	subs	r5, r5, r1
  40406a:	b2bf      	uxth	r7, r7
  40406c:	fbb5 f4fe 	udiv	r4, r5, lr
  404070:	fb0e 5514 	mls	r5, lr, r4, r5
  404074:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  404078:	fb0c fc04 	mul.w	ip, ip, r4
  40407c:	458c      	cmp	ip, r1
  40407e:	d904      	bls.n	40408a <__udivdi3+0x19a>
  404080:	18c9      	adds	r1, r1, r3
  404082:	f104 35ff 	add.w	r5, r4, #4294967295
  404086:	d35c      	bcc.n	404142 <__udivdi3+0x252>
  404088:	462c      	mov	r4, r5
  40408a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  40408e:	ebcc 0101 	rsb	r1, ip, r1
  404092:	fba4 2302 	umull	r2, r3, r4, r2
  404096:	4299      	cmp	r1, r3
  404098:	d348      	bcc.n	40412c <__udivdi3+0x23c>
  40409a:	d044      	beq.n	404126 <__udivdi3+0x236>
  40409c:	4620      	mov	r0, r4
  40409e:	2600      	movs	r6, #0
  4040a0:	e76c      	b.n	403f7c <__udivdi3+0x8c>
  4040a2:	f1c8 0420 	rsb	r4, r8, #32
  4040a6:	fa01 f308 	lsl.w	r3, r1, r8
  4040aa:	fa05 f508 	lsl.w	r5, r5, r8
  4040ae:	fa20 f704 	lsr.w	r7, r0, r4
  4040b2:	40e1      	lsrs	r1, r4
  4040b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4040b8:	431f      	orrs	r7, r3
  4040ba:	fbb1 f6fe 	udiv	r6, r1, lr
  4040be:	0c3a      	lsrs	r2, r7, #16
  4040c0:	fb0e 1116 	mls	r1, lr, r6, r1
  4040c4:	fa1f fc85 	uxth.w	ip, r5
  4040c8:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  4040cc:	fb0c f206 	mul.w	r2, ip, r6
  4040d0:	429a      	cmp	r2, r3
  4040d2:	fa00 f408 	lsl.w	r4, r0, r8
  4040d6:	d907      	bls.n	4040e8 <__udivdi3+0x1f8>
  4040d8:	195b      	adds	r3, r3, r5
  4040da:	f106 31ff 	add.w	r1, r6, #4294967295
  4040de:	d237      	bcs.n	404150 <__udivdi3+0x260>
  4040e0:	429a      	cmp	r2, r3
  4040e2:	d935      	bls.n	404150 <__udivdi3+0x260>
  4040e4:	3e02      	subs	r6, #2
  4040e6:	442b      	add	r3, r5
  4040e8:	1a9b      	subs	r3, r3, r2
  4040ea:	b2bf      	uxth	r7, r7
  4040ec:	fbb3 f0fe 	udiv	r0, r3, lr
  4040f0:	fb0e 3310 	mls	r3, lr, r0, r3
  4040f4:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  4040f8:	fb0c f100 	mul.w	r1, ip, r0
  4040fc:	4299      	cmp	r1, r3
  4040fe:	d907      	bls.n	404110 <__udivdi3+0x220>
  404100:	195b      	adds	r3, r3, r5
  404102:	f100 32ff 	add.w	r2, r0, #4294967295
  404106:	d221      	bcs.n	40414c <__udivdi3+0x25c>
  404108:	4299      	cmp	r1, r3
  40410a:	d91f      	bls.n	40414c <__udivdi3+0x25c>
  40410c:	3802      	subs	r0, #2
  40410e:	442b      	add	r3, r5
  404110:	1a5a      	subs	r2, r3, r1
  404112:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  404116:	4667      	mov	r7, ip
  404118:	e750      	b.n	403fbc <__udivdi3+0xcc>
  40411a:	4610      	mov	r0, r2
  40411c:	e716      	b.n	403f4c <__udivdi3+0x5c>
  40411e:	460b      	mov	r3, r1
  404120:	e729      	b.n	403f76 <__udivdi3+0x86>
  404122:	4613      	mov	r3, r2
  404124:	e772      	b.n	40400c <__udivdi3+0x11c>
  404126:	40b0      	lsls	r0, r6
  404128:	4290      	cmp	r0, r2
  40412a:	d2b7      	bcs.n	40409c <__udivdi3+0x1ac>
  40412c:	1e60      	subs	r0, r4, #1
  40412e:	2600      	movs	r6, #0
  404130:	e724      	b.n	403f7c <__udivdi3+0x8c>
  404132:	4630      	mov	r0, r6
  404134:	e722      	b.n	403f7c <__udivdi3+0x8c>
  404136:	42a9      	cmp	r1, r5
  404138:	d995      	bls.n	404066 <__udivdi3+0x176>
  40413a:	f1a8 0802 	sub.w	r8, r8, #2
  40413e:	441d      	add	r5, r3
  404140:	e792      	b.n	404068 <__udivdi3+0x178>
  404142:	458c      	cmp	ip, r1
  404144:	d9a0      	bls.n	404088 <__udivdi3+0x198>
  404146:	3c02      	subs	r4, #2
  404148:	4419      	add	r1, r3
  40414a:	e79e      	b.n	40408a <__udivdi3+0x19a>
  40414c:	4610      	mov	r0, r2
  40414e:	e7df      	b.n	404110 <__udivdi3+0x220>
  404150:	460e      	mov	r6, r1
  404152:	e7c9      	b.n	4040e8 <__udivdi3+0x1f8>
  404154:	3802      	subs	r0, #2
  404156:	4429      	add	r1, r5
  404158:	e743      	b.n	403fe2 <__udivdi3+0xf2>
  40415a:	bf00      	nop
  40415c:	4e4f4c42 	.word	0x4e4f4c42
  404160:	00000000 	.word	0x00000000
  404164:	69736e49 	.word	0x69736e49
  404168:	61206172 	.word	0x61206172
  40416c:	65726620 	.word	0x65726620
  404170:	6eea7571 	.word	0x6eea7571
  404174:	20616963 	.word	0x20616963
  404178:	76206164 	.word	0x76206164
  40417c:	61646169 	.word	0x61646169
  404180:	206d6567 	.word	0x206d6567
  404184:	47206f64 	.word	0x47206f64
  404188:	003a4955 	.word	0x003a4955
  40418c:	2064654c 	.word	0x2064654c
  404190:	0a204e4f 	.word	0x0a204e4f
  404194:	0000000d 	.word	0x0000000d
  404198:	2d2d2d20 	.word	0x2d2d2d20
  40419c:	2d2d2d2d 	.word	0x2d2d2d2d
  4041a0:	2d2d2d2d 	.word	0x2d2d2d2d
  4041a4:	2d2d2d2d 	.word	0x2d2d2d2d
  4041a8:	2d2d2d2d 	.word	0x2d2d2d2d
  4041ac:	2d2d2d2d 	.word	0x2d2d2d2d
  4041b0:	2d2d2d2d 	.word	0x2d2d2d2d
  4041b4:	0d0a202d 	.word	0x0d0a202d
  4041b8:	6d654220 	.word	0x6d654220
  4041bc:	6e697620 	.word	0x6e697620
  4041c0:	74206f64 	.word	0x74206f64
  4041c4:	61727265 	.word	0x61727265
  4041c8:	6f697571 	.word	0x6f697571
  4041cc:	09092120 	.word	0x09092120
  4041d0:	2d200d0a 	.word	0x2d200d0a
  4041d4:	2d2d2d2d 	.word	0x2d2d2d2d
  4041d8:	2d2d2d2d 	.word	0x2d2d2d2d
  4041dc:	2d2d2d2d 	.word	0x2d2d2d2d
  4041e0:	2d2d2d2d 	.word	0x2d2d2d2d
  4041e4:	2d2d2d2d 	.word	0x2d2d2d2d
  4041e8:	2d2d2d2d 	.word	0x2d2d2d2d
  4041ec:	202d2d2d 	.word	0x202d2d2d
  4041f0:	00000d0a 	.word	0x00000d0a
  4041f4:	3a203120 	.word	0x3a203120
  4041f8:	69786520 	.word	0x69786520
  4041fc:	6e206562 	.word	0x6e206562
  404200:	6d61766f 	.word	0x6d61766f
  404204:	65746e65 	.word	0x65746e65
  404208:	73736520 	.word	0x73736520
  40420c:	656d2065 	.word	0x656d2065
  404210:	0a20756e 	.word	0x0a20756e
  404214:	2032200d 	.word	0x2032200d
  404218:	7441203a 	.word	0x7441203a
  40421c:	20617669 	.word	0x20617669
  404220:	454c206f 	.word	0x454c206f
  404224:	0a202044 	.word	0x0a202044
  404228:	2033200d 	.word	0x2033200d
  40422c:	6544203a 	.word	0x6544203a
  404230:	67696c73 	.word	0x67696c73
  404234:	206f2061 	.word	0x206f2061
  404238:	2044454c 	.word	0x2044454c
  40423c:	00200d0a 	.word	0x00200d0a
  404240:	2064654c 	.word	0x2064654c
  404244:	2046464f 	.word	0x2046464f
  404248:	00000d0a 	.word	0x00000d0a
  40424c:	6163704f 	.word	0x6163704f
  404250:	616e206f 	.word	0x616e206f
  404254:	6564206f 	.word	0x6564206f
  404258:	696e6966 	.word	0x696e6966
  40425c:	203a6164 	.word	0x203a6164
  404260:	0a206425 	.word	0x0a206425
  404264:	0000000d 	.word	0x0000000d
  404268:	00000043 	.word	0x00000043

0040426c <_global_impure_ptr>:
  40426c:	20000008 0000000a                       ... ....

00404274 <zeroes.6869>:
  404274:	30303030 30303030 30303030 30303030     0000000000000000
  404284:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404294:	00000000 33323130 37363534 62613938     ....0123456789ab
  4042a4:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

004042b4 <blanks.6868>:
  4042b4:	20202020 20202020 20202020 20202020                     

004042c4 <_init>:
  4042c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4042c6:	bf00      	nop
  4042c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4042ca:	bc08      	pop	{r3}
  4042cc:	469e      	mov	lr, r3
  4042ce:	4770      	bx	lr

004042d0 <__init_array_start>:
  4042d0:	004021dd 	.word	0x004021dd

004042d4 <__frame_dummy_init_array_entry>:
  4042d4:	004000f1                                ..@.

004042d8 <_fini>:
  4042d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4042da:	bf00      	nop
  4042dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4042de:	bc08      	pop	{r3}
  4042e0:	469e      	mov	lr, r3
  4042e2:	4770      	bx	lr

004042e4 <__fini_array_start>:
  4042e4:	004000cd 	.word	0x004000cd
