OpenROAD 0a6d0fd469bc674417036342994520ee2e0a2727 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/mult_comb_32/runs/RUN_2023.12.07_18.41.56/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/facundo/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[WARNING STA-0337] port 'clk' not found.
[INFO]: Setting output delay to: 4.0
[INFO]: Setting input delay to: 4.0
[WARNING STA-0337] port 'clk' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult_comb_32
Die area:                 ( 0 0 ) ( 343765 354485 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     15351
Number of terminals:      130
Number of snets:          2
Number of nets:           6046

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 290.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 199295.
[INFO DRT-0033] mcon shape region query size = 177446.
[INFO DRT-0033] met1 shape region query size = 34199.
[INFO DRT-0033] via shape region query size = 1845.
[INFO DRT-0033] met2 shape region query size = 1173.
[INFO DRT-0033] via2 shape region query size = 1476.
[INFO DRT-0033] met3 shape region query size = 1169.
[INFO DRT-0033] via3 shape region query size = 1476.
[INFO DRT-0033] met4 shape region query size = 399.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1119 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 272 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0084]   Complete 3755 groups.
#scanned instances     = 15351
#unique  instances     = 290
#stdCellGenAp          = 8166
#stdCellValidPlanarAp  = 32
#stdCellValidViaAp     = 6274
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 22805
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:37, elapsed time = 00:01:18, memory = 190.16 (MB), peak = 190.62 (MB)

Number of guides:     51015

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 49 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 51 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 17267.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 13728.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7479.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1209.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 433.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 24.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 25179 vertical wires in 1 frboxes and 14961 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 2888 vertical wires in 1 frboxes and 6047 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 269.66 (MB), peak = 269.66 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 269.79 (MB), peak = 269.79 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:17, memory = 411.41 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:37, memory = 569.25 (MB).
    Completing 30% with 1328 violations.
    elapsed time = 00:00:41, memory = 485.72 (MB).
    Completing 40% with 1328 violations.
    elapsed time = 00:00:57, memory = 532.08 (MB).
    Completing 50% with 1328 violations.
    elapsed time = 00:01:16, memory = 635.21 (MB).
    Completing 60% with 2642 violations.
    elapsed time = 00:01:32, memory = 514.81 (MB).
    Completing 70% with 2642 violations.
    elapsed time = 00:01:55, memory = 614.31 (MB).
    Completing 80% with 3955 violations.
    elapsed time = 00:02:17, memory = 520.15 (MB).
    Completing 90% with 3955 violations.
    elapsed time = 00:02:37, memory = 588.08 (MB).
    Completing 100% with 5197 violations.
    elapsed time = 00:02:52, memory = 468.76 (MB).
[INFO DRT-0199]   Number of violations = 6216.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      6      0      0      0      0      0
Metal Spacing       40      0    913      0    126     12      5
Min Hole             0      0      5      0      0      0      0
Recheck              2      0    534      0    392     69     22
Short                0      0   3764      1    323      2      0
[INFO DRT-0267] cpu time = 00:05:40, elapsed time = 00:02:53, memory = 626.51 (MB), peak = 680.59 (MB)
Total wire length = 257406 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 104361 um.
Total wire length on LAYER met2 = 97716 um.
Total wire length on LAYER met3 = 34368 um.
Total wire length on LAYER met4 = 18503 um.
Total wire length on LAYER met5 = 2456 um.
Total number of vias = 50216.
Up-via summary (total 50216):.

------------------------
 FR_MASTERSLICE        0
            li1    22727
           met1    24879
           met2     1855
           met3      710
           met4       45
------------------------
                   50216


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6216 violations.
    elapsed time = 00:00:16, memory = 742.51 (MB).
    Completing 20% with 6216 violations.
    elapsed time = 00:00:32, memory = 805.46 (MB).
    Completing 30% with 5722 violations.
    elapsed time = 00:00:38, memory = 638.57 (MB).
    Completing 40% with 5722 violations.
    elapsed time = 00:01:08, memory = 767.95 (MB).
    Completing 50% with 5722 violations.
    elapsed time = 00:01:16, memory = 822.67 (MB).
    Completing 60% with 5422 violations.
    elapsed time = 00:01:43, memory = 749.50 (MB).
    Completing 70% with 5422 violations.
    elapsed time = 00:01:57, memory = 794.37 (MB).
    Completing 80% with 4875 violations.
    elapsed time = 00:02:15, memory = 712.78 (MB).
    Completing 90% with 4875 violations.
    elapsed time = 00:02:40, memory = 780.28 (MB).
    Completing 100% with 4217 violations.
    elapsed time = 00:02:42, memory = 609.30 (MB).
[INFO DRT-0199]   Number of violations = 5452.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          3      0      0      0      0
Metal Spacing        0    695     99      5      1
Recheck              0      0      0    804    431
Short                0   3199    205      9      1
[INFO DRT-0267] cpu time = 00:05:17, elapsed time = 00:02:43, memory = 628.18 (MB), peak = 822.67 (MB)
Total wire length = 255180 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103730 um.
Total wire length on LAYER met2 = 96399 um.
Total wire length on LAYER met3 = 34285 um.
Total wire length on LAYER met4 = 18331 um.
Total wire length on LAYER met5 = 2434 um.
Total number of vias = 49825.
Up-via summary (total 49825):.

------------------------
 FR_MASTERSLICE        0
            li1    22699
           met1    24553
           met2     1856
           met3      676
           met4       41
------------------------
                   49825


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5452 violations.
    elapsed time = 00:00:08, memory = 679.58 (MB).
    Completing 20% with 5452 violations.
    elapsed time = 00:00:30, memory = 742.33 (MB).
    Completing 30% with 5105 violations.
    elapsed time = 00:00:42, memory = 649.96 (MB).
    Completing 40% with 5105 violations.
    elapsed time = 00:01:07, memory = 729.09 (MB).
    Completing 50% with 5105 violations.
    elapsed time = 00:01:21, memory = 815.46 (MB).
    Completing 60% with 4784 violations.
    elapsed time = 00:01:40, memory = 729.69 (MB).
    Completing 70% with 4784 violations.
    elapsed time = 00:01:58, memory = 769.32 (MB).
    Completing 80% with 4756 violations.
    elapsed time = 00:02:08, memory = 666.64 (MB).
    Completing 90% with 4756 violations.
    elapsed time = 00:02:38, memory = 804.04 (MB).
    Completing 100% with 3988 violations.
    elapsed time = 00:02:43, memory = 610.96 (MB).
[INFO DRT-0199]   Number of violations = 4514.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          4      0      0      0      0      0
Metal Spacing        0    579      0     94      3      0
Recheck              0      0      0      0    526      0
Short                0   3089      1    208      8      2
[INFO DRT-0267] cpu time = 00:05:22, elapsed time = 00:02:44, memory = 629.58 (MB), peak = 822.67 (MB)
Total wire length = 254519 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103615 um.
Total wire length on LAYER met2 = 96005 um.
Total wire length on LAYER met3 = 34194 um.
Total wire length on LAYER met4 = 18319 um.
Total wire length on LAYER met5 = 2382 um.
Total number of vias = 49469.
Up-via summary (total 49469):.

------------------------
 FR_MASTERSLICE        0
            li1    22699
           met1    24183
           met2     1867
           met3      681
           met4       39
------------------------
                   49469


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4514 violations.
    elapsed time = 00:00:18, memory = 738.88 (MB).
    Completing 20% with 4514 violations.
    elapsed time = 00:00:37, memory = 831.01 (MB).
    Completing 30% with 3794 violations.
    elapsed time = 00:00:43, memory = 657.71 (MB).
    Completing 40% with 3794 violations.
    elapsed time = 00:01:01, memory = 708.59 (MB).
    Completing 50% with 3794 violations.
    elapsed time = 00:01:13, memory = 790.37 (MB).
    Completing 60% with 2986 violations.
    elapsed time = 00:01:37, memory = 671.69 (MB).
    Completing 70% with 2986 violations.
    elapsed time = 00:02:07, memory = 801.81 (MB).
    Completing 80% with 2317 violations.
    elapsed time = 00:02:36, memory = 672.98 (MB).
    Completing 90% with 2317 violations.
    elapsed time = 00:02:58, memory = 731.61 (MB).
    Completing 100% with 1089 violations.
    elapsed time = 00:03:28, memory = 613.59 (MB).
[INFO DRT-0199]   Number of violations = 1090.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    329     63      4
Min Hole             0      1      0      0
Recheck              0      1      0      0
Short                0    600     80     11
[INFO DRT-0267] cpu time = 00:06:45, elapsed time = 00:03:28, memory = 622.34 (MB), peak = 845.19 (MB)
Total wire length = 254420 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 96606 um.
Total wire length on LAYER met2 = 96420 um.
Total wire length on LAYER met3 = 40568 um.
Total wire length on LAYER met4 = 18470 um.
Total wire length on LAYER met5 = 2356 um.
Total number of vias = 51146.
Up-via summary (total 51146):.

------------------------
 FR_MASTERSLICE        0
            li1    22699
           met1    24934
           met2     2751
           met3      723
           met4       39
------------------------
                   51146


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1090 violations.
    elapsed time = 00:00:04, memory = 706.30 (MB).
    Completing 20% with 1090 violations.
    elapsed time = 00:00:08, memory = 798.81 (MB).
    Completing 30% with 852 violations.
    elapsed time = 00:00:09, memory = 667.00 (MB).
    Completing 40% with 852 violations.
    elapsed time = 00:00:18, memory = 740.25 (MB).
    Completing 50% with 852 violations.
    elapsed time = 00:00:23, memory = 737.11 (MB).
    Completing 60% with 640 violations.
    elapsed time = 00:00:30, memory = 793.05 (MB).
    Completing 70% with 640 violations.
    elapsed time = 00:00:34, memory = 849.93 (MB).
    Completing 80% with 478 violations.
    elapsed time = 00:00:37, memory = 711.64 (MB).
    Completing 90% with 478 violations.
    elapsed time = 00:00:49, memory = 800.77 (MB).
    Completing 100% with 84 violations.
    elapsed time = 00:00:50, memory = 612.56 (MB).
[INFO DRT-0199]   Number of violations = 84.
Viol/Layer        met1   met2
Metal Spacing       19      2
Short               63      0
[INFO DRT-0267] cpu time = 00:01:37, elapsed time = 00:00:50, memory = 615.31 (MB), peak = 849.93 (MB)
Total wire length = 254477 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 96191 um.
Total wire length on LAYER met2 = 96413 um.
Total wire length on LAYER met3 = 41003 um.
Total wire length on LAYER met4 = 18513 um.
Total wire length on LAYER met5 = 2356 um.
Total number of vias = 51229.
Up-via summary (total 51229):.

------------------------
 FR_MASTERSLICE        0
            li1    22699
           met1    24987
           met2     2782
           met3      722
           met4       39
------------------------
                   51229


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 84 violations.
    elapsed time = 00:00:00, memory = 663.81 (MB).
    Completing 20% with 84 violations.
    elapsed time = 00:00:02, memory = 696.31 (MB).
    Completing 30% with 53 violations.
    elapsed time = 00:00:02, memory = 613.34 (MB).
    Completing 40% with 53 violations.
    elapsed time = 00:00:04, memory = 703.71 (MB).
    Completing 50% with 53 violations.
    elapsed time = 00:00:07, memory = 703.71 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:08, memory = 664.08 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:08, memory = 664.08 (MB).
    Completing 80% with 41 violations.
    elapsed time = 00:00:08, memory = 613.49 (MB).
    Completing 90% with 41 violations.
    elapsed time = 00:00:14, memory = 686.49 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:16, memory = 613.65 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1
Metal Spacing        4
Short               25
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:17, memory = 613.65 (MB), peak = 849.93 (MB)
Total wire length = 254505 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 96164 um.
Total wire length on LAYER met2 = 96419 um.
Total wire length on LAYER met3 = 41020 um.
Total wire length on LAYER met4 = 18543 um.
Total wire length on LAYER met5 = 2356 um.
Total number of vias = 51256.
Up-via summary (total 51256):.

------------------------
 FR_MASTERSLICE        0
            li1    22699
           met1    25008
           met2     2783
           met3      727
           met4       39
------------------------
                   51256


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 613.65 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 665.90 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:01, memory = 613.41 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:01, memory = 613.41 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:05, memory = 613.41 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:05, memory = 613.41 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:05, memory = 613.41 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:05, memory = 613.41 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:05, memory = 613.41 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:06, memory = 613.41 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 613.41 (MB), peak = 849.93 (MB)
Total wire length = 254480 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 96160 um.
Total wire length on LAYER met2 = 96411 um.
Total wire length on LAYER met3 = 41008 um.
Total wire length on LAYER met4 = 18543 um.
Total wire length on LAYER met5 = 2356 um.
Total number of vias = 51250.
Up-via summary (total 51250):.

------------------------
 FR_MASTERSLICE        0
            li1    22699
           met1    25004
           met2     2781
           met3      727
           met4       39
------------------------
                   51250


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 613.41 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 613.41 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 613.41 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 613.41 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:03, memory = 668.71 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:03, memory = 613.43 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:03, memory = 613.43 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:03, memory = 613.43 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:03, memory = 613.43 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:03, memory = 613.43 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        1
Short                1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 613.43 (MB), peak = 849.93 (MB)
Total wire length = 254484 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 96157 um.
Total wire length on LAYER met2 = 96416 um.
Total wire length on LAYER met3 = 41010 um.
Total wire length on LAYER met4 = 18543 um.
Total wire length on LAYER met5 = 2356 um.
Total number of vias = 51255.
Up-via summary (total 51255):.

------------------------
 FR_MASTERSLICE        0
            li1    22699
           met1    25008
           met2     2782
           met3      727
           met4       39
------------------------
                   51255


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:02, memory = 613.43 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:02, memory = 613.43 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:02, memory = 613.43 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:02, memory = 613.43 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:02, memory = 613.43 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:02, memory = 613.43 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        1
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 613.43 (MB), peak = 849.93 (MB)
Total wire length = 254484 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 96157 um.
Total wire length on LAYER met2 = 96416 um.
Total wire length on LAYER met3 = 41010 um.
Total wire length on LAYER met4 = 18543 um.
Total wire length on LAYER met5 = 2356 um.
Total number of vias = 51255.
Up-via summary (total 51255):.

------------------------
 FR_MASTERSLICE        0
            li1    22699
           met1    25008
           met2     2782
           met3      727
           met4       39
------------------------
                   51255


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:01, memory = 613.43 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:01, memory = 613.43 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:01, memory = 613.43 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:01, memory = 613.43 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:01, memory = 613.43 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:01, memory = 613.43 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 613.43 (MB), peak = 849.93 (MB)
Total wire length = 254484 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 96157 um.
Total wire length on LAYER met2 = 96416 um.
Total wire length on LAYER met3 = 41010 um.
Total wire length on LAYER met4 = 18543 um.
Total wire length on LAYER met5 = 2356 um.
Total number of vias = 51255.
Up-via summary (total 51255):.

------------------------
 FR_MASTERSLICE        0
            li1    22699
           met1    25008
           met2     2782
           met3      727
           met4       39
------------------------
                   51255


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 613.43 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 613.43 (MB), peak = 849.93 (MB)
Total wire length = 254483 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 96157 um.
Total wire length on LAYER met2 = 96415 um.
Total wire length on LAYER met3 = 41010 um.
Total wire length on LAYER met4 = 18543 um.
Total wire length on LAYER met5 = 2356 um.
Total number of vias = 51255.
Up-via summary (total 51255):.

------------------------
 FR_MASTERSLICE        0
            li1    22699
           met1    25008
           met2     2782
           met3      727
           met4       39
------------------------
                   51255


[INFO DRT-0198] Complete detail routing.
Total wire length = 254483 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 96157 um.
Total wire length on LAYER met2 = 96415 um.
Total wire length on LAYER met3 = 41010 um.
Total wire length on LAYER met4 = 18543 um.
Total wire length on LAYER met5 = 2356 um.
Total number of vias = 51255.
Up-via summary (total 51255):.

------------------------
 FR_MASTERSLICE        0
            li1    22699
           met1    25008
           met2     2782
           met3      727
           met4       39
------------------------
                   51255


[INFO DRT-0267] cpu time = 00:25:28, elapsed time = 00:13:14, memory = 613.43 (MB), peak = 849.93 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/mult_comb_32/runs/RUN_2023.12.07_18.41.56/results/routing/mult_comb_32.odb'…
Writing netlist to '/openlane/designs/mult_comb_32/runs/RUN_2023.12.07_18.41.56/results/routing/mult_comb_32.nl.v'…
Writing powered netlist to '/openlane/designs/mult_comb_32/runs/RUN_2023.12.07_18.41.56/results/routing/mult_comb_32.pnl.v'…
Writing layout to '/openlane/designs/mult_comb_32/runs/RUN_2023.12.07_18.41.56/results/routing/mult_comb_32.def'…
