

================================================================
== Vivado HLS Report for 'sessionID_table_stea'
================================================================
* Date:           Wed Aug 12 00:41:23 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        network_bridge_tcp
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      1.77|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      28|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        1|      -|        0|       0|
|Multiplexer          |        -|      -|        -|     123|
|Register             |        0|      -|      566|     224|
+---------------------+---------+-------+---------+--------+
|Total                |        1|      0|      566|     375|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sessionID_table_V_U  |sessionID_table_sbkb  |        1|  0|   0|   256|   32|     1|         8192|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                |                      |        1|  0|   0|   256|   32|     1|         8192|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state3_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_346                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op15_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6  |    or    |      0|  0|   2|           1|           1|
    |ap_condition_298                  |    or    |      0|  0|   2|           1|           1|
    |ap_condition_337                  |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op19_read_state3     |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state4     |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op55_write_state7    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  28|          14|          15|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |g2t_read_dest_V_V_blk_n     |   9|          2|    1|          2|
    |g2t_read_sid_V_V_blk_n      |   9|          2|    1|          2|
    |g2t_write_dest_V_V_blk_n    |   9|          2|    1|          2|
    |g2t_write_sid_V_V_blk_n     |   9|          2|    1|          2|
    |sessionID_table_V_address0  |  27|          5|    8|         40|
    |sessionID_table_V_d0        |  15|          3|   32|         96|
    |t2g_read_dest_V_V_blk_n     |   9|          2|    1|          2|
    |t2g_read_sid_V_V_blk_n      |   9|          2|    1|          2|
    |t2g_write_dest_V_V_blk_n    |   9|          2|    1|          2|
    |t2g_write_sid_V_V_blk_n     |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 123|         26|   49|        154|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   1|   0|    1|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |tmp_4_reg_221                  |   1|   0|    1|          0|
    |tmp_5_reg_225                  |   1|   0|    1|          0|
    |tmp_6_reg_239                  |   1|   0|    1|          0|
    |tmp_7_reg_248                  |   1|   0|    1|          0|
    |tmp_8_reg_252                  |   1|   0|    1|          0|
    |tmp_V_10_reg_256               |   8|   0|    8|          0|
    |tmp_V_11_reg_261               |  16|   0|   16|          0|
    |tmp_V_5_reg_281                |  16|   0|   16|          0|
    |tmp_V_6_reg_229                |   8|   0|    8|          0|
    |tmp_V_7_reg_234                |  16|   0|   16|          0|
    |tmp_V_8_reg_243                |   8|   0|    8|          0|
    |tmp_V_8_reg_243_pp0_iter3_reg  |   8|   0|    8|          0|
    |tmp_V_9_reg_276                |  16|   0|   16|          0|
    |tmp_V_reg_216                  |   8|   0|    8|          0|
    |tmp_reg_212                    |   1|   0|    1|          0|
    |tmp_4_reg_221                  |  64|  32|    1|          0|
    |tmp_5_reg_225                  |  64|  32|    1|          0|
    |tmp_6_reg_239                  |  64|  32|    1|          0|
    |tmp_V_6_reg_229                |  64|  32|    8|          0|
    |tmp_V_7_reg_234                |  64|  32|   16|          0|
    |tmp_V_reg_216                  |  64|  32|    8|          0|
    |tmp_reg_212                    |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 566| 224|  154|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | sessionID_table_stea | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | sessionID_table_stea | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | sessionID_table_stea | return value |
|ap_done                     | out |    1| ap_ctrl_hs | sessionID_table_stea | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | sessionID_table_stea | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | sessionID_table_stea | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | sessionID_table_stea | return value |
|t2g_read_dest_V_V_dout      |  in |    8|   ap_fifo  |   t2g_read_dest_V_V  |    pointer   |
|t2g_read_dest_V_V_empty_n   |  in |    1|   ap_fifo  |   t2g_read_dest_V_V  |    pointer   |
|t2g_read_dest_V_V_read      | out |    1|   ap_fifo  |   t2g_read_dest_V_V  |    pointer   |
|t2g_write_dest_V_V_dout     |  in |    8|   ap_fifo  |  t2g_write_dest_V_V  |    pointer   |
|t2g_write_dest_V_V_empty_n  |  in |    1|   ap_fifo  |  t2g_write_dest_V_V  |    pointer   |
|t2g_write_dest_V_V_read     | out |    1|   ap_fifo  |  t2g_write_dest_V_V  |    pointer   |
|t2g_write_sid_V_V_dout      |  in |   16|   ap_fifo  |   t2g_write_sid_V_V  |    pointer   |
|t2g_write_sid_V_V_empty_n   |  in |    1|   ap_fifo  |   t2g_write_sid_V_V  |    pointer   |
|t2g_write_sid_V_V_read      | out |    1|   ap_fifo  |   t2g_write_sid_V_V  |    pointer   |
|g2t_read_dest_V_V_dout      |  in |    8|   ap_fifo  |   g2t_read_dest_V_V  |    pointer   |
|g2t_read_dest_V_V_empty_n   |  in |    1|   ap_fifo  |   g2t_read_dest_V_V  |    pointer   |
|g2t_read_dest_V_V_read      | out |    1|   ap_fifo  |   g2t_read_dest_V_V  |    pointer   |
|g2t_write_dest_V_V_dout     |  in |    8|   ap_fifo  |  g2t_write_dest_V_V  |    pointer   |
|g2t_write_dest_V_V_empty_n  |  in |    1|   ap_fifo  |  g2t_write_dest_V_V  |    pointer   |
|g2t_write_dest_V_V_read     | out |    1|   ap_fifo  |  g2t_write_dest_V_V  |    pointer   |
|g2t_write_sid_V_V_dout      |  in |   16|   ap_fifo  |   g2t_write_sid_V_V  |    pointer   |
|g2t_write_sid_V_V_empty_n   |  in |    1|   ap_fifo  |   g2t_write_sid_V_V  |    pointer   |
|g2t_write_sid_V_V_read      | out |    1|   ap_fifo  |   g2t_write_sid_V_V  |    pointer   |
|g2t_read_sid_V_V_din        | out |   16|   ap_fifo  |   g2t_read_sid_V_V   |    pointer   |
|g2t_read_sid_V_V_full_n     |  in |    1|   ap_fifo  |   g2t_read_sid_V_V   |    pointer   |
|g2t_read_sid_V_V_write      | out |    1|   ap_fifo  |   g2t_read_sid_V_V   |    pointer   |
|t2g_read_sid_V_V_din        | out |   16|   ap_fifo  |   t2g_read_sid_V_V   |    pointer   |
|t2g_read_sid_V_V_full_n     |  in |    1|   ap_fifo  |   t2g_read_sid_V_V   |    pointer   |
|t2g_read_sid_V_V_write      | out |    1|   ap_fifo  |   t2g_read_sid_V_V   |    pointer   |
+----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

 <State 1> : 1.75ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i8P(i8* @t2g_read_dest_V_V, i32 1) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:35]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %1" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:35]
ST_1 : Operation 10 [1/1] (1.75ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @t2g_read_dest_V_V) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:36]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

 <State 2> : 1.75ns
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i8P(i8* @t2g_write_dest_V_V, i32 1) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:37]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %2, label %._crit_edge1.i" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:37]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @t2g_write_sid_V_V, i32 1) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:37]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %3, label %._crit_edge1.i" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:37]
ST_2 : Operation 15 [1/1] (1.75ns)   --->   "%tmp_V_6 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @t2g_write_dest_V_V) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:38]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (1.75ns)   --->   "%tmp_V_7 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @t2g_write_sid_V_V) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:38]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

 <State 3> : 1.75ns
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i8P(i8* @g2t_read_dest_V_V, i32 1) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:39]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %4, label %5" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:39]
ST_3 : Operation 19 [1/1] (1.75ns)   --->   "%tmp_V_8 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @g2t_read_dest_V_V) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:40]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

 <State 4> : 1.75ns
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i8P(i8* @g2t_write_dest_V_V, i32 1) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:41]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %6, label %._crit_edge3.i" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:41]
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @g2t_write_sid_V_V, i32 1) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:41]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %7, label %._crit_edge3.i" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:41]
ST_4 : Operation 24 [1/1] (1.75ns)   --->   "%tmp_V_10 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @g2t_write_dest_V_V) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:42]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 25 [1/1] (1.75ns)   --->   "%tmp_V_11 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @g2t_write_sid_V_V) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:42]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

 <State 5> : 1.77ns
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_11_i = zext i8 %tmp_V_10 to i64" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:42]
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%p_3_i = zext i16 %tmp_V_11 to i32" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:42]
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%sessionID_table_V_ad_3 = getelementptr [256 x i32]* @sessionID_table_V, i64 0, i64 %tmp_11_i" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:42]
ST_5 : Operation 29 [1/1] (1.77ns)   --->   "store i32 %p_3_i, i32* %sessionID_table_V_ad_3, align 4" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:42]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_9_i = zext i8 %tmp_V_8 to i64" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:40]
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%sessionID_table_V_ad_2 = getelementptr [256 x i32]* @sessionID_table_V, i64 0, i64 %tmp_9_i" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:40]
ST_5 : Operation 32 [2/2] (1.77ns)   --->   "%sessionID_table_V_lo_1 = load i32* %sessionID_table_V_ad_2, align 4" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i8 %tmp_V_6 to i64" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:38]
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%p_1_i = zext i16 %tmp_V_7 to i32" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:38]
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%sessionID_table_V_ad_1 = getelementptr [256 x i32]* @sessionID_table_V, i64 0, i64 %tmp_8_i" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:38]
ST_5 : Operation 36 [1/1] (1.77ns)   --->   "store i32 %p_1_i, i32* %sessionID_table_V_ad_1, align 4" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_i = zext i8 %tmp_V to i64" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:36]
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%sessionID_table_V_ad = getelementptr [256 x i32]* @sessionID_table_V, i64 0, i64 %tmp_i" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:36]
ST_5 : Operation 39 [2/2] (1.77ns)   --->   "%sessionID_table_V_lo = load i32* %sessionID_table_V_ad, align 4" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

 <State 6> : 1.77ns
ST_6 : Operation 40 [1/2] (1.77ns)   --->   "%sessionID_table_V_lo_1 = load i32* %sessionID_table_V_ad_2, align 4" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_V_9 = trunc i32 %sessionID_table_V_lo_1 to i16" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:40]
ST_6 : Operation 42 [1/2] (1.77ns)   --->   "%sessionID_table_V_lo = load i32* %sessionID_table_V_ad, align 4" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i32 %sessionID_table_V_lo to i16" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:36]

 <State 7> : 1.75ns
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @g2t_read_dest_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @g2t_read_sid_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @g2t_write_dest_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @g2t_write_sid_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @t2g_read_dest_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @t2g_read_sid_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @t2g_write_dest_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @t2g_write_sid_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:28]
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:42]
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "br label %8"
ST_7 : Operation 55 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @g2t_read_sid_V_V, i16 %tmp_V_9) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:40]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "br label %8" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:40]
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br label %9"
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "br label %9" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:38]
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "br label %sessionID_table_steaming.exit"
ST_7 : Operation 60 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @t2g_read_sid_V_V, i16 %tmp_V_5) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:36]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "br label %sessionID_table_steaming.exit" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:36]
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t2g_read_dest_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ sessionID_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ t2g_read_sid_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ t2g_write_dest_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ t2g_write_sid_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ g2t_read_dest_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ g2t_read_sid_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ g2t_write_dest_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ g2t_write_sid_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                    (nbreadreq    ) [ 01111111]
StgValue_9             (br           ) [ 00000000]
tmp_V                  (read         ) [ 01111100]
tmp_4                  (nbreadreq    ) [ 01111111]
StgValue_12            (br           ) [ 00000000]
tmp_5                  (nbreadreq    ) [ 01111111]
StgValue_14            (br           ) [ 00000000]
tmp_V_6                (read         ) [ 01011100]
tmp_V_7                (read         ) [ 01011100]
tmp_6                  (nbreadreq    ) [ 01011111]
StgValue_18            (br           ) [ 00000000]
tmp_V_8                (read         ) [ 01001100]
tmp_7                  (nbreadreq    ) [ 01001111]
StgValue_21            (br           ) [ 00000000]
tmp_8                  (nbreadreq    ) [ 01001111]
StgValue_23            (br           ) [ 00000000]
tmp_V_10               (read         ) [ 01000100]
tmp_V_11               (read         ) [ 01000100]
tmp_11_i               (zext         ) [ 00000000]
p_3_i                  (zext         ) [ 00000000]
sessionID_table_V_ad_3 (getelementptr) [ 00000000]
StgValue_29            (store        ) [ 00000000]
tmp_9_i                (zext         ) [ 00000000]
sessionID_table_V_ad_2 (getelementptr) [ 01000010]
tmp_8_i                (zext         ) [ 00000000]
p_1_i                  (zext         ) [ 00000000]
sessionID_table_V_ad_1 (getelementptr) [ 00000000]
StgValue_36            (store        ) [ 00000000]
tmp_i                  (zext         ) [ 00000000]
sessionID_table_V_ad   (getelementptr) [ 01000010]
sessionID_table_V_lo_1 (load         ) [ 00000000]
tmp_V_9                (trunc        ) [ 01000001]
sessionID_table_V_lo   (load         ) [ 00000000]
tmp_V_5                (trunc        ) [ 01000001]
StgValue_44            (specinterface) [ 00000000]
StgValue_45            (specinterface) [ 00000000]
StgValue_46            (specinterface) [ 00000000]
StgValue_47            (specinterface) [ 00000000]
StgValue_48            (specinterface) [ 00000000]
StgValue_49            (specinterface) [ 00000000]
StgValue_50            (specinterface) [ 00000000]
StgValue_51            (specinterface) [ 00000000]
StgValue_52            (specpipeline ) [ 00000000]
StgValue_53            (br           ) [ 00000000]
StgValue_54            (br           ) [ 00000000]
StgValue_55            (write        ) [ 00000000]
StgValue_56            (br           ) [ 00000000]
StgValue_57            (br           ) [ 00000000]
StgValue_58            (br           ) [ 00000000]
StgValue_59            (br           ) [ 00000000]
StgValue_60            (write        ) [ 00000000]
StgValue_61            (br           ) [ 00000000]
StgValue_62            (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t2g_read_dest_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2g_read_dest_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sessionID_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sessionID_table_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t2g_read_sid_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2g_read_sid_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t2g_write_dest_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2g_write_dest_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="t2g_write_sid_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2g_write_sid_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="g2t_read_dest_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g2t_read_dest_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="g2t_read_sid_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g2t_read_sid_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="g2t_write_dest_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g2t_write_dest_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="g2t_write_sid_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g2t_write_sid_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_nbreadreq_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_V_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_4_nbreadreq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_5_nbreadreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_V_6_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_6/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_V_7_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_7/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_6_nbreadreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_V_8_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_8/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_7_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_8_nbreadreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_V_10_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_10/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_V_11_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_11/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="StgValue_55_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="1"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_55/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="StgValue_60_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="16" slack="1"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_60/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sessionID_table_V_ad_3_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sessionID_table_V_ad_3/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_29/5 sessionID_table_V_lo_1/5 StgValue_36/5 sessionID_table_V_lo/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sessionID_table_V_ad_2_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sessionID_table_V_ad_2/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sessionID_table_V_ad_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sessionID_table_V_ad_1/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sessionID_table_V_ad_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sessionID_table_V_ad/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_11_i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_i/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_3_i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_3_i/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_9_i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="2"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_8_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="3"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_1_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="3"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_1_i/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_i_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="4"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_V_9_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_9/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_V_5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_5/6 "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_V_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="4"/>
<pin id="218" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_4_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_5_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_V_6_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="3"/>
<pin id="231" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_6 "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_V_7_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="3"/>
<pin id="236" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_6_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_V_8_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="2"/>
<pin id="245" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_7_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_8_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_V_10_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_10 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_V_11_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="1"/>
<pin id="263" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_11 "/>
</bind>
</comp>

<comp id="266" class="1005" name="sessionID_table_V_ad_2_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sessionID_table_V_ad_2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="sessionID_table_V_ad_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="1"/>
<pin id="273" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sessionID_table_V_ad "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp_V_9_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="1"/>
<pin id="278" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp_V_5_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="187"><net_src comp="184" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="195"><net_src comp="192" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="207"><net_src comp="151" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="151" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="46" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="54" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="224"><net_src comp="60" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="68" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="76" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="237"><net_src comp="82" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="242"><net_src comp="88" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="96" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="251"><net_src comp="102" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="110" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="118" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="264"><net_src comp="124" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="269"><net_src comp="156" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="274"><net_src comp="172" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="279"><net_src comp="204" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="284"><net_src comp="208" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="137" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t2g_read_dest_V_V | {}
	Port: sessionID_table_V | {5 }
	Port: t2g_read_sid_V_V | {7 }
	Port: t2g_write_dest_V_V | {}
	Port: t2g_write_sid_V_V | {}
	Port: g2t_read_dest_V_V | {}
	Port: g2t_read_sid_V_V | {7 }
	Port: g2t_write_dest_V_V | {}
	Port: g2t_write_sid_V_V | {}
 - Input state : 
	Port: sessionID_table_stea : t2g_read_dest_V_V | {1 }
	Port: sessionID_table_stea : sessionID_table_V | {5 6 }
	Port: sessionID_table_stea : t2g_read_sid_V_V | {}
	Port: sessionID_table_stea : t2g_write_dest_V_V | {2 }
	Port: sessionID_table_stea : t2g_write_sid_V_V | {2 }
	Port: sessionID_table_stea : g2t_read_dest_V_V | {3 }
	Port: sessionID_table_stea : g2t_read_sid_V_V | {}
	Port: sessionID_table_stea : g2t_write_dest_V_V | {4 }
	Port: sessionID_table_stea : g2t_write_sid_V_V | {4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		sessionID_table_V_ad_3 : 1
		StgValue_29 : 2
		sessionID_table_V_ad_2 : 1
		sessionID_table_V_lo_1 : 2
		sessionID_table_V_ad_1 : 1
		StgValue_36 : 2
		sessionID_table_V_ad : 1
		sessionID_table_V_lo : 2
	State 6
		tmp_V_9 : 1
		tmp_V_5 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|          |    tmp_nbreadreq_fu_46   |
|          |   tmp_4_nbreadreq_fu_60  |
| nbreadreq|   tmp_5_nbreadreq_fu_68  |
|          |   tmp_6_nbreadreq_fu_88  |
|          |  tmp_7_nbreadreq_fu_102  |
|          |  tmp_8_nbreadreq_fu_110  |
|----------|--------------------------|
|          |     tmp_V_read_fu_54     |
|          |    tmp_V_6_read_fu_76    |
|   read   |    tmp_V_7_read_fu_82    |
|          |    tmp_V_8_read_fu_96    |
|          |   tmp_V_10_read_fu_118   |
|          |   tmp_V_11_read_fu_124   |
|----------|--------------------------|
|   write  | StgValue_55_write_fu_130 |
|          | StgValue_60_write_fu_137 |
|----------|--------------------------|
|          |      tmp_11_i_fu_180     |
|          |       p_3_i_fu_184       |
|   zext   |      tmp_9_i_fu_188      |
|          |      tmp_8_i_fu_192      |
|          |       p_1_i_fu_196       |
|          |       tmp_i_fu_200       |
|----------|--------------------------|
|   trunc  |      tmp_V_9_fu_204      |
|          |      tmp_V_5_fu_208      |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|sessionID_table_V_ad_2_reg_266|    8   |
| sessionID_table_V_ad_reg_271 |    8   |
|         tmp_4_reg_221        |    1   |
|         tmp_5_reg_225        |    1   |
|         tmp_6_reg_239        |    1   |
|         tmp_7_reg_248        |    1   |
|         tmp_8_reg_252        |    1   |
|       tmp_V_10_reg_256       |    8   |
|       tmp_V_11_reg_261       |   16   |
|        tmp_V_5_reg_281       |   16   |
|        tmp_V_6_reg_229       |    8   |
|        tmp_V_7_reg_234       |   16   |
|        tmp_V_8_reg_243       |    8   |
|        tmp_V_9_reg_276       |   16   |
|         tmp_V_reg_216        |    8   |
|          tmp_reg_212         |    1   |
+------------------------------+--------+
|             Total            |   118  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_151 |  p0  |   6  |   8  |   48   ||    33   |
| grp_access_fu_151 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  2.004  ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   42   |
|  Register |    -   |   118  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   118  |   42   |
+-----------+--------+--------+--------+
