#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug  5 14:41:38 2019
# Process ID: 37492
# Current directory: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17160 E:\vivado\vivado_lab\ZYNQ\ov5640_lcd7_edge\ov5640_single.xpr
# Log file: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/vivado.log
# Journal file: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {e:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/repo E:/vivado/hls_lab/edge_detector} [current_project]
update_ip_catalog
open_bd_design {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:edge_detector:1.0 edge_detector_0
endgroup
set_property location {5 1481 1065} [get_bd_cells edge_detector_0]
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins edge_detector_0/src]
connect_bd_intf_net [get_bd_intf_pins edge_detector_0/dst] [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM]
connect_bd_net [get_bd_pins edge_detector_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins edge_detector_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins edge_detector_0/s_axi_AXILiteS] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M06_AXI]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
regenerate_bd_layout -routing
validate_bd_design
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS] [get_bd_intf_nets edge_detector_0_dst] [get_bd_intf_nets processing_system7_0_axi_periph_M06_AXI] [get_bd_cells edge_detector_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:edge_detector:1.0 edge_detector_0
endgroup
set_property location {5 1637 1104} [get_bd_cells edge_detector_0]
connect_bd_intf_net [get_bd_intf_pins edge_detector_0/src] [get_bd_intf_pins axis_subset_converter_0/M_AXIS]
connect_bd_intf_net [get_bd_intf_pins edge_detector_0/dst] [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins edge_detector_0/s_axi_AXILiteS] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M06_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins edge_detector_0/ap_clk]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
delete_bd_objs [get_bd_nets rst_processing_system7_0_140M_peripheral_aresetn]
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
delete_bd_objs [get_bd_nets rst_processing_system7_0_140M_peripheral_aresetn]
