

================================================================
== Vivado HLS Report for 'convolve'
================================================================
* Date:           Wed Dec 19 07:40:59 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        convolutionInt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.95|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  101522|  101522|  101523|  101523|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                  |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1          |  101521|  101521|      2115|          -|          -|    48|    no    |
        | + imgRow         |    2112|    2112|        44|          -|          -|    48|    no    |
        |  ++ kernelCol    |      42|      42|        14|          -|          -|     3|    no    |
        |   +++ kernelRow  |      12|      12|         4|          -|          -|     3|    no    |
        +------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      2|      -|      -|
|Expression       |        -|      -|    154|    106|
|FIFO             |        -|      -|      -|      -|
|Instance         |       10|      0|    321|    315|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    109|
|Register         |        -|      -|    123|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       10|      2|    598|    530|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        8|      2|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |convolve_conv_s_axi_U    |convolve_conv_s_axi   |       10|      0|  276|  250|
    |convolve_mul_6ns_bkb_U0  |convolve_mul_6ns_bkb  |        0|      0|   45|   65|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |       10|      0|  321|  315|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+---------------------+
    |         Instance        |        Module        |      Expression     |
    +-------------------------+----------------------+---------------------+
    |convolve_ama_addmcud_U1  |convolve_ama_addmcud  | (i0 + i1) * i2 + i3 |
    |convolve_mac_muladEe_U2  |convolve_mac_muladEe  |     i0 + i1 * i2    |
    +-------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+----+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+----+----+------------+------------+
    |c_1_fu_251_p2         |     +    |      0|  23|  11|           6|           1|
    |col_offset_fu_241_p2  |     +    |      0|  23|  11|           6|           6|
    |kc_1_fu_225_p2        |     +    |      0|  11|   8|           2|           1|
    |kr_1_fu_295_p2        |     +    |      0|  11|   8|           2|           1|
    |r_fu_209_p2           |     +    |      0|  23|  11|           6|           1|
    |tmp1_fu_301_p2        |     +    |      0|  11|   8|           2|           2|
    |tmp_10_fu_279_p2      |     +    |      0|   0|   8|           5|           5|
    |tmp_6_fu_193_p2       |     +    |      0|  41|  17|          12|          12|
    |tmp_fu_231_p2         |     +    |      0|  11|   8|           2|           2|
    |tmp_s_fu_273_p2       |     -    |      0|   0|   8|           5|           5|
    |exitcond9_fu_183_p2   |   icmp   |      0|   0|   3|           6|           5|
    |exitcond_fu_203_p2    |   icmp   |      0|   0|   3|           6|           5|
    |tmp_2_fu_219_p2       |   icmp   |      0|   0|   1|           2|           2|
    |tmp_5_fu_289_p2       |   icmp   |      0|   0|   1|           2|           2|
    +----------------------+----------+-------+----+----+------------+------------+
    |Total                 |          |      0| 154| 106|          64|          50|
    +----------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  55|         10|    1|         10|
    |c_reg_114      |   9|          2|    6|         12|
    |kc_reg_139     |   9|          2|    2|          4|
    |kr_reg_162     |   9|          2|    2|          4|
    |r1_reg_102     |   9|          2|    6|         12|
    |sum_1_reg_150  |   9|          2|   16|         32|
    |sum_reg_126    |   9|          2|   16|         32|
    +---------------+----+-----------+-----+-----------+
    |Total          | 109|         22|   49|        106|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   9|   0|    9|          0|
    |c_reg_114                     |   6|   0|    6|          0|
    |col_offset_cast_cast_reg_373  |   6|   0|   12|          6|
    |in_load_reg_406               |  16|   0|   16|          0|
    |kc_1_reg_368                  |   2|   0|    2|          0|
    |kc_cast3_cast_reg_360         |   2|   0|    5|          3|
    |kc_reg_139                    |   2|   0|    2|          0|
    |kr_1_reg_391                  |   2|   0|    2|          0|
    |kr_reg_162                    |   2|   0|    2|          0|
    |krnl_addr_reg_383             |   4|   0|    4|          0|
    |krnl_load_reg_411             |   8|   0|    8|          0|
    |out_addr_reg_347              |  12|   0|   12|          0|
    |r1_reg_102                    |   6|   0|    6|          0|
    |sum_1_reg_150                 |  16|   0|   16|          0|
    |sum_reg_126                   |  16|   0|   16|          0|
    |tmp1_reg_396                  |   2|   0|    2|          0|
    |tmp_4_reg_339                 |  12|   0|   12|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 123|   0|  132|          9|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_conv_AWVALID  |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_AWREADY  | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_AWADDR   |  in |   15|    s_axi   |     conv     |     array    |
|s_axi_conv_WVALID   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_WREADY   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_WDATA    |  in |   32|    s_axi   |     conv     |     array    |
|s_axi_conv_WSTRB    |  in |    4|    s_axi   |     conv     |     array    |
|s_axi_conv_ARVALID  |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_ARREADY  | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_ARADDR   |  in |   15|    s_axi   |     conv     |     array    |
|s_axi_conv_RVALID   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_RREADY   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_RDATA    | out |   32|    s_axi   |     conv     |     array    |
|s_axi_conv_RRESP    | out |    2|    s_axi   |     conv     |     array    |
|s_axi_conv_BVALID   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_BREADY   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_BRESP    | out |    2|    s_axi   |     conv     |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |   convolve   | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |   convolve   | return value |
|interrupt           | out |    1| ap_ctrl_hs |   convolve   | return value |
+--------------------+-----+-----+------------+--------------+--------------+

