TimeQuest Timing Analyzer report for top
Sat Dec  1 15:46:21 2018
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 12. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Slow 1200mV 85C Model Metastability Report
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 25. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 0C Model Metastability Report
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Fast 1200mV 0C Model Metastability Report
 40. Multicorner Timing Analysis Summary
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Board Trace Model Assignments
 44. Input Transition Times
 45. Signal Integrity Metrics (Slow 1200mv 0c Model)
 46. Signal Integrity Metrics (Slow 1200mv 85c Model)
 47. Signal Integrity Metrics (Fast 1200mv 0c Model)
 48. Setup Transfers
 49. Hold Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; top                                               ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-12 processors        ; < 0.1%      ;
;     13-24 processors       ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 307.69 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -2.250 ; -72.000         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 2.719 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -97.255                       ;
+----------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
; -2.250 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.090      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
; 2.719 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.977      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[7]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[8]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[9]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.132  ; 0.367        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.134  ; 0.369        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]                          ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]                          ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]                          ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31]                         ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]                          ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]                          ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]                          ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]                          ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[7]                          ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[8]                          ;
; 0.149  ; 0.384        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[9]                          ;
; 0.150  ; 0.385        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.374  ; 0.609        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.375  ; 0.610        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]                          ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]                          ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]                          ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31]                         ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]                          ;
; 0.377  ; 0.612        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 14.700 ; 14.750 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 14.392 ; 14.434 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 14.584 ; 14.609 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 14.700 ; 14.750 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 10.716 ; 10.755 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 10.716 ; 10.755 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 10.900 ; 10.922 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 11.010 ; 11.057 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 340.37 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.938 ; -62.016        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 2.464 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -95.715                      ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
; -1.938 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.796      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
; 2.464 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.695      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[7]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[8]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[9]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.151  ; 0.384        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.152  ; 0.385        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]                          ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]                          ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]                          ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31]                         ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]                          ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]                          ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]                          ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]                          ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[7]                          ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[8]                          ;
; 0.162  ; 0.395        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[9]                          ;
; 0.163  ; 0.396        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]                          ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]                          ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]                          ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31]                         ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]                          ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]                          ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]                          ;
; 0.371  ; 0.604        ; 0.233          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 13.342 ; 13.271 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 13.057 ; 12.994 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 13.245 ; 13.141 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 13.342 ; 13.271 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 9.711 ; 9.649 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 9.711 ; 9.649 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 9.890 ; 9.788 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 9.982 ; 9.912 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.334 ; -10.688        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 1.039 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -42.309                      ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
; -0.334 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.248      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
; 1.039 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.169      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -0.126 ; 0.104        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[2]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[30]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[31]                         ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[3]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[4]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[5]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[6]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[7]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[8]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[9]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                           ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                             ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                           ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[0]                          ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[10]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[11]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[12]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[13]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[14]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[15]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[16]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[17]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[18]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[19]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[1]                          ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[20]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[21]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[22]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[23]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[24]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[25]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[26]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[27]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[28]                         ;
; 0.658  ; 0.888        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; inputRAM:m1|altsyncram:altsyncram_component|altsyncram_b5s1:auto_generated|q_b[29]                         ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 7.623 ; 7.858 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 7.505 ; 7.704 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 7.565 ; 7.775 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 7.623 ; 7.858 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 5.636 ; 5.828 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 5.636 ; 5.828 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 5.692 ; 5.895 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 5.747 ; 5.974 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.250  ; 1.039 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -2.250  ; 1.039 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -72.0   ; 0.0   ; 0.0      ; 0.0     ; -97.255             ;
;  CLOCK_50        ; -72.000 ; 0.000 ; N/A      ; N/A     ; -97.255             ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 14.700 ; 14.750 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 14.392 ; 14.434 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 14.584 ; 14.609 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 14.700 ; 14.750 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 5.636 ; 5.828 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 5.636 ; 5.828 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 5.692 ; 5.895 ; Rise       ; CLOCK_50        ;
;  LEDG[8]  ; CLOCK_50   ; 5.747 ; 5.974 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 96    ; 96   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sat Dec  1 15:46:18 2018
Info: Command: quartus_sta HoughTransform -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.250       -72.000 CLOCK_50 
Info (332146): Worst-case hold slack is 2.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.719         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -97.255 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.938
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.938       -62.016 CLOCK_50 
Info (332146): Worst-case hold slack is 2.464
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.464         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -95.715 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.334
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.334       -10.688 CLOCK_50 
Info (332146): Worst-case hold slack is 1.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.039         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -42.309 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 744 megabytes
    Info: Processing ended: Sat Dec  1 15:46:21 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


