{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "de2i_150_qsys.qsys de2i_150_qsys.BAK.qsys " "Backing up file \"de2i_150_qsys.qsys\" to \"de2i_150_qsys.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1536240985565 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "de2i_150_qsys/synthesis/de2i_150_qsys.v de2i_150_qsys.BAK.v " "Backing up file \"de2i_150_qsys/synthesis/de2i_150_qsys.v\" to \"de2i_150_qsys.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1536240985565 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys de2i_150_qsys.qsys " "Started upgrading IP component Qsys with file \"de2i_150_qsys.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1536240985565 ""}
{ "Info" "" "" "2018.09.06.20:36:44 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.09.06.20:36:44 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1536241004942 ""}
{ "Info" "" "" "2018.09.06.20:36:44 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.09.06.20:36:44 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1536241004974 ""}
{ "Info" "de2i_150_qsys_generation.rpt" "" "2018.09.06.20:37:06 Info: Saving generation log to C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Saving generation log to C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys" 0 0 "Shell" 0 -1 1536241026050 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1536241026050 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: qsys-generate C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys\\simulation --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2018.09.06.20:37:06 Info: qsys-generate C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys\\simulation --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1536241026065 ""}
{ "Info" "de2i_150_qsys.qsys" "" "2018.09.06.20:37:06 Info: Loading PCIE_Display" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Loading PCIE_Display" 0 0 "Shell" 0 -1 1536241026097 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Reading input file" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Reading input file" 0 0 "Shell" 0 -1 1536241026489 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1536241026489 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1536241026489 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1536241026489 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Parameterizing module alt_vip_vfr_0" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Parameterizing module alt_vip_vfr_0" 0 0 "Shell" 0 -1 1536241026489 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Adding altpll_qsys \[altpll 17.1\]" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Adding altpll_qsys \[altpll 17.1\]" 0 0 "Shell" 0 -1 1536241026505 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Parameterizing module altpll_qsys" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Parameterizing module altpll_qsys" 0 0 "Shell" 0 -1 1536241026505 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Adding clk_50 \[clock_source 17.1\]" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Adding clk_50 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1536241026505 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Parameterizing module clk_50" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1536241026505 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Adding dma_read_master \[dma_read_master 17.1\]" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Adding dma_read_master \[dma_read_master 17.1\]" 0 0 "Shell" 0 -1 1536241026505 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Parameterizing module dma_read_master" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Parameterizing module dma_read_master" 0 0 "Shell" 0 -1 1536241026505 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Adding dma_write_master \[dma_write_master 17.1\]" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Adding dma_write_master \[dma_write_master 17.1\]" 0 0 "Shell" 0 -1 1536241026505 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Parameterizing module dma_write_master" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Parameterizing module dma_write_master" 0 0 "Shell" 0 -1 1536241026521 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Adding modular_sgdma_dispatcher \[modular_sgdma_dispatcher 17.1\]" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Adding modular_sgdma_dispatcher \[modular_sgdma_dispatcher 17.1\]" 0 0 "Shell" 0 -1 1536241026521 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Parameterizing module modular_sgdma_dispatcher" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Parameterizing module modular_sgdma_dispatcher" 0 0 "Shell" 0 -1 1536241026521 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Adding pcie_ip \[altera_pcie_hard_ip 17.1\]" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Adding pcie_ip \[altera_pcie_hard_ip 17.1\]" 0 0 "Shell" 0 -1 1536241026521 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Parameterizing module pcie_ip" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Parameterizing module pcie_ip" 0 0 "Shell" 0 -1 1536241026521 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1536241026536 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Parameterizing module sdram" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1536241026536 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Building connections" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Building connections" 0 0 "Shell" 0 -1 1536241026536 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Parameterizing connections" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1536241026552 ""}
{ "Info" "" "" "2018.09.06.20:37:06 Info: Validating" {  } {  } 0 0 "2018.09.06.20:37:06 Info: Validating" 0 0 "Shell" 0 -1 1536241026567 ""}
{ "Info" "" "" "2018.09.06.20:37:08 Info: Done reading input file" {  } {  } 0 0 "2018.09.06.20:37:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1536241028192 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1536241030813 ""}
{ "Info" "" "" "2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 10 -bit Avalon-MM address" {  } {  } 0 0 "2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 10 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1536241030813 ""}
{ "Info" "" "" "2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 26 -bit Avalon-MM address" {  } {  } 0 0 "2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 26 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1536241030813 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1)" {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1)" 0 0 "Shell" 0 -1 1536241030813 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1), \"avalon_clk\" (altera_clock_bridge 17.1)" {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1), \"avalon_clk\" (altera_clock_bridge 17.1)" 0 0 "Shell" 0 -1 1536241030813 ""}
{ "Info" "" "" "2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 25" {  } {  } 0 0 "2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 25" 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Info" "" "" "2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" {  } {  } 0 0 "2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Info" "" "" "2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Info" "" "" "2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1" {  } {  } 0 0 "2018.09.06.20:37:10 Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1" 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241030829 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.\n2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" 0 0 "Shell" 0 -1 1536241030860 ""}
{ "Info" "" "" "2018.09.06.20:37:10 Info: de2i_150_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2018.09.06.20:37:10 Info: de2i_150_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1536241030876 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241030876 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241030876 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241030876 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1536241030876 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1536241030876 ""}
{ "Warning" "" "" "2018.09.06.20:37:10 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2018.09.06.20:37:10 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1536241030876 ""}
{ "Info" "" "" "2018.09.06.20:37:11 Info: de2i_150_qsys: Generating de2i_150_qsys \"de2i_150_qsys\" for SIM_VERILOG" {  } {  } 0 0 "2018.09.06.20:37:11 Info: de2i_150_qsys: Generating de2i_150_qsys \"de2i_150_qsys\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1536241031471 ""}
{ "Info" "" "" "2018.09.06.20:37:14 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 0 "2018.09.06.20:37:14 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" 0 0 "Shell" 0 -1 1536241034869 ""}
{ "Info" "" "" "2018.09.06.20:37:14 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1" {  } {  } 0 0 "2018.09.06.20:37:14 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1" 0 0 "Shell" 0 -1 1536241034884 ""}
{ "Info" "" "" "2018.09.06.20:37:14 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 0 "2018.09.06.20:37:14 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" 0 0 "Shell" 0 -1 1536241034900 ""}
{ "Info" "" "" "2018.09.06.20:37:14 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0" {  } {  } 0 0 "2018.09.06.20:37:14 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0" 0 0 "Shell" 0 -1 1536241034900 ""}
{ "Info" "" "" "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has address signal 32 bit wide, but the slave is 5 bit wide." {  } {  } 0 0 "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has address signal 32 bit wide, but the slave is 5 bit wide." 0 0 "Shell" 0 -1 1536241036091 ""}
{ "Info" "" "" "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1536241036091 ""}
{ "Info" "" "" "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1536241036091 ""}
{ "Info" "" "" "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has readdata signal 64 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has readdata signal 64 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1536241036107 ""}
{ "Info" "" "" "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has writedata signal 64 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has writedata signal 64 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1536241036107 ""}
{ "Info" "" "" "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has burstcount signal 7 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has burstcount signal 7 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1536241036107 ""}
{ "Info" "" "" "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has byteenable signal 8 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has byteenable signal 8 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1536241036107 ""}
{ "Info" "" "" "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because they have different clock source." {  } {  } 0 0 "2018.09.06.20:37:16 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because they have different clock source." 0 0 "Shell" 0 -1 1536241036107 ""}
{ "Info" "" "" "2018.09.06.20:37:16 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 0 "2018.09.06.20:37:16 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" 0 0 "Shell" 0 -1 1536241036311 ""}
{ "Info" "" "" "2018.09.06.20:37:16 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 0 "2018.09.06.20:37:16 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" 0 0 "Shell" 0 -1 1536241036311 ""}
{ "Info" "" "" "2018.09.06.20:37:25 Info: alt_vip_itc_0: \"de2i_150_qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2018.09.06.20:37:25 Info: alt_vip_itc_0: \"de2i_150_qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1536241045683 ""}
{ "Info" "" "" "2018.09.06.20:37:29 Info: alt_vip_vfr_0: Generating Verilog simulation model" {  } {  } 0 0 "2018.09.06.20:37:29 Info: alt_vip_vfr_0: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1536241049497 ""}
{ "Warning" "" "" "2018.09.06.20:37:52 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_prc_read_master.v Line: 47" "" "2018.09.06.20:37:52 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_prc.v Line: 142" "" "2018.09.06.20:37:52 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_prc.v Line: 143" "" "2018.09.06.20:37:52 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178" "" "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 181" "" "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 261" "" "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 262" "" "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 179" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 180" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 182" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 183" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 184" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 185" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 186" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 187" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 189" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 193" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 194" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 195" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 197" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 212" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 214" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 215" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 217" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 239" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072064 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 260" "" "2018.09.06.20:37:52 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 424" "" "2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 425" "" "2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 437" "" "2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641" "" "2018.09.06.20:37:52 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_general_fifo.vhd Line: 230" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd Line: 129" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_general_fifo.vhd Line: 264" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_gray_clock_crosser.vhd Line: 70" "" "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd Line: 129" "" "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 86" "" "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 86" "" "2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 98" "" "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 102" "" "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 102" "" "2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 131" "" "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 45" "" "2018.09.06.20:37:52 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2018.09.06.20:37:52 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 45" "" "2018.09.06.20:37:52 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2018.09.06.20:37:52 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 62" "" "2018.09.06.20:37:52 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 82" "" "2018.09.06.20:37:52 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2018.09.06.20:37:52 Warning: Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2018.09.06.20:37:52 Warning: Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2018.09.06.20:37:52 Warning: Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2018.09.06.20:37:52 Warning: Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2018.09.06.20:37:52 Warning: Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2018.09.06.20:37:52 Warning: Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" {  } {  } 0 0 "2018.09.06.20:37:52 Warning: Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1536241072080 ""}
{ "Info" "" "" "2018.09.06.20:37:52 Info: alt_vip_vfr_0: Generated simulation model de2i_150_qsys_alt_vip_vfr_0.vo" {  } {  } 0 0 "2018.09.06.20:37:52 Info: alt_vip_vfr_0: Generated simulation model de2i_150_qsys_alt_vip_vfr_0.vo" 0 0 "Shell" 0 -1 1536241072111 ""}
{ "Info" "" "" "2018.09.06.20:37:52 Info: alt_vip_vfr_0: \"de2i_150_qsys\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" {  } {  } 0 0 "2018.09.06.20:37:52 Info: alt_vip_vfr_0: \"de2i_150_qsys\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" 0 0 "Shell" 0 -1 1536241072142 ""}
{ "Info" "" "" "2018.09.06.20:37:53 Info: altpll_qsys: Generating Verilog simulation model" {  } {  } 0 0 "2018.09.06.20:37:53 Info: altpll_qsys: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1536241073830 ""}
{ "Warning" "" "" "2018.09.06.20:38:12 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2018.09.06.20:38:12 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1536241092712 ""}
{ "Info" "" "" "2018.09.06.20:38:12 Info: altpll_qsys: Generated simulation model de2i_150_qsys_altpll_qsys.vo" {  } {  } 0 0 "2018.09.06.20:38:12 Info: altpll_qsys: Generated simulation model de2i_150_qsys_altpll_qsys.vo" 0 0 "Shell" 0 -1 1536241092712 ""}
{ "Info" "" "" "2018.09.06.20:38:12 Info: altpll_qsys: \"de2i_150_qsys\" instantiated altpll \"altpll_qsys\"" {  } {  } 0 0 "2018.09.06.20:38:12 Info: altpll_qsys: \"de2i_150_qsys\" instantiated altpll \"altpll_qsys\"" 0 0 "Shell" 0 -1 1536241092712 ""}
{ "Info" "" "" "2018.09.06.20:38:12 Info: dma_read_master: \"de2i_150_qsys\" instantiated dma_read_master \"dma_read_master\"" {  } {  } 0 0 "2018.09.06.20:38:12 Info: dma_read_master: \"de2i_150_qsys\" instantiated dma_read_master \"dma_read_master\"" 0 0 "Shell" 0 -1 1536241092712 ""}
{ "Info" "" "" "2018.09.06.20:38:12 Info: dma_write_master: \"de2i_150_qsys\" instantiated dma_write_master \"dma_write_master\"" {  } {  } 0 0 "2018.09.06.20:38:12 Info: dma_write_master: \"de2i_150_qsys\" instantiated dma_write_master \"dma_write_master\"" 0 0 "Shell" 0 -1 1536241092728 ""}
{ "Info" "" "" "2018.09.06.20:38:12 Info: modular_sgdma_dispatcher: \"de2i_150_qsys\" instantiated modular_sgdma_dispatcher \"modular_sgdma_dispatcher\"" {  } {  } 0 0 "2018.09.06.20:38:12 Info: modular_sgdma_dispatcher: \"de2i_150_qsys\" instantiated modular_sgdma_dispatcher \"modular_sgdma_dispatcher\"" 0 0 "Shell" 0 -1 1536241092728 ""}
{ "Info" "" "" "2018.09.06.20:38:13 Info: pcie_ip: \"de2i_150_qsys\" instantiated altera_pcie_hard_ip \"pcie_ip\"" {  } {  } 0 0 "2018.09.06.20:38:13 Info: pcie_ip: \"de2i_150_qsys\" instantiated altera_pcie_hard_ip \"pcie_ip\"" 0 0 "Shell" 0 -1 1536241093475 ""}
{ "Info" "" "" "2018.09.06.20:38:13 Info: sdram: Starting RTL generation for module 'de2i_150_qsys_sdram'" {  } {  } 0 0 "2018.09.06.20:38:13 Info: sdram: Starting RTL generation for module 'de2i_150_qsys_sdram'" 0 0 "Shell" 0 -1 1536241093569 ""}
{ "Info" "  ]" "" "2018.09.06.20:38:13 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2i_150_qsys_sdram --dir=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0017_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0017_sdram_gen//de2i_150_qsys_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0017_sdram_gen" {  } {  } 0 0 "2018.09.06.20:38:13 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2i_150_qsys_sdram --dir=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0017_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0017_sdram_gen//de2i_150_qsys_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0017_sdram_gen" 0 0 "Shell" 0 -1 1536241093584 ""}
{ "Info" "" "" "2018.09.06.20:38:14 Info: sdram: Done RTL generation for module 'de2i_150_qsys_sdram'" {  } {  } 0 0 "2018.09.06.20:38:14 Info: sdram: Done RTL generation for module 'de2i_150_qsys_sdram'" 0 0 "Shell" 0 -1 1536241094209 ""}
{ "Info" "" "" "2018.09.06.20:38:14 Info: sdram: \"de2i_150_qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2018.09.06.20:38:14 Info: sdram: \"de2i_150_qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1536241094225 ""}
{ "Info" "" "" "2018.09.06.20:38:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.06.20:38:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536241096162 ""}
{ "Info" "" "" "2018.09.06.20:38:16 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.06.20:38:16 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536241096475 ""}
{ "Info" "" "" "2018.09.06.20:38:17 Info: mm_interconnect_0: \"de2i_150_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.09.06.20:38:17 Info: mm_interconnect_0: \"de2i_150_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1536241097499 ""}
{ "Info" "" "" "2018.09.06.20:38:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.06.20:38:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536241098548 ""}
{ "Info" "" "" "2018.09.06.20:38:19 Info: mm_interconnect_1: \"de2i_150_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2018.09.06.20:38:19 Info: mm_interconnect_1: \"de2i_150_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1536241099156 ""}
{ "Info" "" "" "2018.09.06.20:38:20 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.06.20:38:20 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536241100815 ""}
{ "Info" "" "" "2018.09.06.20:38:21 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.06.20:38:21 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536241101080 ""}
{ "Info" "" "" "2018.09.06.20:38:21 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.06.20:38:21 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536241101440 ""}
{ "Info" "" "" "2018.09.06.20:38:23 Info: mm_interconnect_2: \"de2i_150_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2018.09.06.20:38:23 Info: mm_interconnect_2: \"de2i_150_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1536241103010 ""}
{ "Info" "" "" "2018.09.06.20:38:23 Info: irq_mapper: \"de2i_150_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.09.06.20:38:23 Info: irq_mapper: \"de2i_150_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1536241103025 ""}
{ "Info" "" "" "2018.09.06.20:38:23 Info: rst_controller: \"de2i_150_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.09.06.20:38:23 Info: rst_controller: \"de2i_150_qsys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1536241103041 ""}
{ "Info" "" "" "2018.09.06.20:38:23 Info: pcie_internal_hip: \"pcie_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 0 "2018.09.06.20:38:23 Info: pcie_internal_hip: \"pcie_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" 0 0 "Shell" 0 -1 1536241103088 ""}
{ "Info" "" "" "2018.09.06.20:38:23 Info: altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2018.09.06.20:38:23 Info: altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1536241103103 ""}
{ "Info" "" "" "2018.09.06.20:38:23 Info: altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 0 "2018.09.06.20:38:23 Info: altgx_internal: Subprotocol: Gen 1-x1" 0 0 "Shell" 0 -1 1536241103103 ""}
{ "Info" "" "" "2018.09.06.20:38:23 Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal_inst.v" {  } {  } 0 0 "2018.09.06.20:38:23 Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal_inst.v" 0 0 "Shell" 0 -1 1536241103119 ""}
{ "Info" "" "" "2018.09.06.20:38:26 Info: altgx_internal: Generating Verilog simulation model" {  } {  } 0 0 "2018.09.06.20:38:26 Info: altgx_internal: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1536241106463 ""}
{ "Warning" "" "" "2018.09.06.20:38:47 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2018.09.06.20:38:47 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1536241127198 ""}
{ "Warning" "de2i_150_qsys_pcie_ip_altgx_internal_inst.v Line: 105" "" "2018.09.06.20:38:47 Warning: Output port \"rx_patterndetect\[0\]\" at de2i_150_qsys_pcie_ip_altgx_internal_inst.v(105) has no driver File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0023_sopcqmap" {  } {  } 0 0 "2018.09.06.20:38:47 Warning: Output port \"rx_patterndetect\[0\]\" at de2i_150_qsys_pcie_ip_altgx_internal_inst.v(105) has no driver File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0023_sopcqmap" 0 0 "Shell" 0 -1 1536241127198 ""}
{ "Warning" "de2i_150_qsys_pcie_ip_altgx_internal_inst.v Line: 106" "" "2018.09.06.20:38:47 Warning: Output port \"rx_syncstatus\[0\]\" at de2i_150_qsys_pcie_ip_altgx_internal_inst.v(106) has no driver File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0023_sopcqmap" {  } {  } 0 0 "2018.09.06.20:38:47 Warning: Output port \"rx_syncstatus\[0\]\" at de2i_150_qsys_pcie_ip_altgx_internal_inst.v(106) has no driver File: C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0023_sopcqmap" 0 0 "Shell" 0 -1 1536241127198 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: altgx_internal: Generated simulation model de2i_150_qsys_pcie_ip_altgx_internal.vo" {  } {  } 0 0 "2018.09.06.20:38:47 Info: altgx_internal: Generated simulation model de2i_150_qsys_pcie_ip_altgx_internal.vo" 0 0 "Shell" 0 -1 1536241127198 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: altgx_internal: \"pcie_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: altgx_internal: \"pcie_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" 0 0 "Shell" 0 -1 1536241127214 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: reset_controller_internal: \"pcie_ip\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: reset_controller_internal: \"pcie_ip\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" 0 0 "Shell" 0 -1 1536241127214 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: pipe_interface_internal: \"pcie_ip\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: pipe_interface_internal: \"pcie_ip\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" 0 0 "Shell" 0 -1 1536241127214 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: dma_read_master_Data_Read_Master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"dma_read_master_Data_Read_Master_translator\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: dma_read_master_Data_Read_Master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"dma_read_master_Data_Read_Master_translator\"" 0 0 "Shell" 0 -1 1536241127214 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_s1_translator\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_s1_translator\"" 0 0 "Shell" 0 -1 1536241127214 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: dma_read_master_Data_Read_Master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"dma_read_master_Data_Read_Master_agent\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: dma_read_master_Data_Read_Master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"dma_read_master_Data_Read_Master_agent\"" 0 0 "Shell" 0 -1 1536241127229 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" 0 0 "Shell" 0 -1 1536241127229 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1536241127229 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1536241127245 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1536241127261 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1536241127261 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1536241127276 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: dma_read_master_Data_Read_Master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"dma_read_master_Data_Read_Master_limiter\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: dma_read_master_Data_Read_Master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"dma_read_master_Data_Read_Master_limiter\"" 0 0 "Shell" 0 -1 1536241127276 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" {  } {  } 0 0 "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1536241127276 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1536241127292 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" {  } {  } 0 0 "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1536241127292 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1536241127308 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1536241127323 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1536241127339 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1536241127370 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1536241127386 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" {  } {  } 0 0 "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1536241127386 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1536241127417 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1536241127433 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" {  } {  } 0 0 "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1536241127433 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1536241127479 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" {  } {  } 0 0 "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1536241127479 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: pcie_ip_txs_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_ip_txs_cmd_width_adapter\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: pcie_ip_txs_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_ip_txs_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1536241127495 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" {  } {  } 0 0 "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1536241127495 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" {  } {  } 0 0 "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1536241127495 ""}
{ "Info" "" "" "2018.09.06.20:38:47 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2018.09.06.20:38:47 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1536241127495 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" {  } {  } 0 0 "2018.09.06.20:38:47 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1536241127495 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1536241128101 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1536241128564 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1536241128564 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1536241128580 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1536241128580 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1536241128627 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:38:48 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" {  } {  } 0 0 "2018.09.06.20:38:48 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1536241128627 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1536241128627 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1536241128673 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:38:48 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" {  } {  } 0 0 "2018.09.06.20:38:48 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1536241128673 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1536241128689 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1536241128705 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1536241128720 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1536241128720 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1536241128736 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:38:48 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" {  } {  } 0 0 "2018.09.06.20:38:48 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1536241128736 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1536241128752 ""}
{ "Info" "" "" "2018.09.06.20:38:48 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.09.06.20:38:48 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1536241128767 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:38:48 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" {  } {  } 0 0 "2018.09.06.20:38:48 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1536241128783 ""}
{ "Info" "" "" "2018.09.06.20:38:49 Info: avalon_st_adapter_001: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2018.09.06.20:38:49 Info: avalon_st_adapter_001: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1536241129321 ""}
{ "Info" "" "" "2018.09.06.20:38:49 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.09.06.20:38:49 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1536241129337 ""}
{ "Info" "" "" "2018.09.06.20:38:49 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.09.06.20:38:49 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1536241129337 ""}
{ "Info" "" "" "2018.09.06.20:38:49 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.09.06.20:38:49 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1536241129353 ""}
{ "Info" "" "" "2018.09.06.20:38:49 Info: de2i_150_qsys: Done \"de2i_150_qsys\" with 58 modules, 142 files" {  } {  } 0 0 "2018.09.06.20:38:49 Info: de2i_150_qsys: Done \"de2i_150_qsys\" with 58 modules, 142 files" 0 0 "Shell" 0 -1 1536241129353 ""}
{ "Info" "" "" "2018.09.06.20:38:49 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.09.06.20:38:49 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1536241129415 ""}
{ "Info" "" "" "2018.09.06.20:38:49 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.09.06.20:38:49 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1536241129415 ""}
{ "Info" "" "" "2018.09.06.20:38:49 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.09.06.20:38:49 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1536241129431 ""}
{ "Info" " --use-relative-paths=true" "" "2018.09.06.20:38:49 Info: sim-script-gen --spd=C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys\\de2i_150_qsys.spd --output-directory=C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" {  } {  } 0 0 "2018.09.06.20:38:49 Info: sim-script-gen --spd=C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys\\de2i_150_qsys.spd --output-directory=C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" 0 0 "Shell" 0 -1 1536241129431 ""}
{ "Info" " --use-relative-paths=true" "" "2018.09.06.20:38:49 Info: Doing: ip-make-simscript --spd=C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys\\de2i_150_qsys.spd --output-directory=C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" {  } {  } 0 0 "2018.09.06.20:38:49 Info: Doing: ip-make-simscript --spd=C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys\\de2i_150_qsys.spd --output-directory=C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" 0 0 "Shell" 0 -1 1536241129431 ""}
{ "Info" " directory:" "" "2018.09.06.20:38:50 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" 0 0 "Shell" 0 -1 1536241130353 ""}
{ "Info" "msim_setup.tcl" "" "2018.09.06.20:38:50 Info:     mentor" {  } {  } 0 0 "2018.09.06.20:38:50 Info:     mentor" 0 0 "Shell" 0 -1 1536241130353 ""}
{ "Info" " directory:" "" "2018.09.06.20:38:50 Info: Generating the following file(s) for VCS simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Generating the following file(s) for VCS simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" 0 0 "Shell" 0 -1 1536241130368 ""}
{ "Info" "vcs_setup.sh" "" "2018.09.06.20:38:50 Info:     synopsys/vcs" {  } {  } 0 0 "2018.09.06.20:38:50 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1536241130368 ""}
{ "Info" " directory:" "" "2018.09.06.20:38:50 Info: Generating the following file(s) for VCSMX simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Generating the following file(s) for VCSMX simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" 0 0 "Shell" 0 -1 1536241130384 ""}
{ "Info" "synopsys_sim.setup" "" "2018.09.06.20:38:50 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.09.06.20:38:50 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1536241130384 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.09.06.20:38:50 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.09.06.20:38:50 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1536241130384 ""}
{ "Info" " directory:" "" "2018.09.06.20:38:50 Info: Generating the following file(s) for NCSIM simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Generating the following file(s) for NCSIM simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" 0 0 "Shell" 0 -1 1536241130415 ""}
{ "Info" "cds.lib" "" "2018.09.06.20:38:50 Info:     cadence" {  } {  } 0 0 "2018.09.06.20:38:50 Info:     cadence" 0 0 "Shell" 0 -1 1536241130415 ""}
{ "Info" "hdl.var" "" "2018.09.06.20:38:50 Info:     cadence" {  } {  } 0 0 "2018.09.06.20:38:50 Info:     cadence" 0 0 "Shell" 0 -1 1536241130431 ""}
{ "Info" "ncsim_setup.sh" "" "2018.09.06.20:38:50 Info:     cadence" {  } {  } 0 0 "2018.09.06.20:38:50 Info:     cadence" 0 0 "Shell" 0 -1 1536241130431 ""}
{ "Info" " directory" "" "2018.09.06.20:38:50 Info:     42 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.09.06.20:38:50 Info:     42 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1536241130431 ""}
{ "Info" " directory:" "" "2018.09.06.20:38:50 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" 0 0 "Shell" 0 -1 1536241130446 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.09.06.20:38:50 Info:     aldec" {  } {  } 0 0 "2018.09.06.20:38:50 Info:     aldec" 0 0 "Shell" 0 -1 1536241130446 ""}
{ "Info" "." "" "2018.09.06.20:38:50 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" {  } {  } 0 0 "2018.09.06.20:38:50 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/simulation" 0 0 "Shell" 0 -1 1536241130446 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.09.06.20:38:50 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1536241130446 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.09.06.20:38:50 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1536241130446 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1536241130446 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: qsys-generate C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys.qsys --block-symbol-file --output-directory=C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2018.09.06.20:38:50 Info: qsys-generate C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys.qsys --block-symbol-file --output-directory=C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1536241130446 ""}
{ "Info" "de2i_150_qsys.qsys" "" "2018.09.06.20:38:50 Info: Loading PCIE_Display" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Loading PCIE_Display" 0 0 "Shell" 0 -1 1536241130446 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Reading input file" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Reading input file" 0 0 "Shell" 0 -1 1536241130759 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1536241130759 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1536241130759 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1536241130759 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Parameterizing module alt_vip_vfr_0" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Parameterizing module alt_vip_vfr_0" 0 0 "Shell" 0 -1 1536241130759 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Adding altpll_qsys \[altpll 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Adding altpll_qsys \[altpll 17.1\]" 0 0 "Shell" 0 -1 1536241130759 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Parameterizing module altpll_qsys" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Parameterizing module altpll_qsys" 0 0 "Shell" 0 -1 1536241130759 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Adding clk_50 \[clock_source 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Adding clk_50 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1536241130759 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Parameterizing module clk_50" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Adding dma_read_master \[dma_read_master 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Adding dma_read_master \[dma_read_master 17.1\]" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Parameterizing module dma_read_master" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Parameterizing module dma_read_master" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Adding dma_write_master \[dma_write_master 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Adding dma_write_master \[dma_write_master 17.1\]" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Parameterizing module dma_write_master" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Parameterizing module dma_write_master" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Adding modular_sgdma_dispatcher \[modular_sgdma_dispatcher 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Adding modular_sgdma_dispatcher \[modular_sgdma_dispatcher 17.1\]" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Parameterizing module modular_sgdma_dispatcher" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Parameterizing module modular_sgdma_dispatcher" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Adding pcie_ip \[altera_pcie_hard_ip 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Adding pcie_ip \[altera_pcie_hard_ip 17.1\]" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Parameterizing module pcie_ip" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Parameterizing module pcie_ip" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Parameterizing module sdram" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Building connections" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Building connections" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Parameterizing connections" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1536241130775 ""}
{ "Info" "" "" "2018.09.06.20:38:50 Info: Validating" {  } {  } 0 0 "2018.09.06.20:38:50 Info: Validating" 0 0 "Shell" 0 -1 1536241130790 ""}
{ "Info" "" "" "2018.09.06.20:38:51 Info: Done reading input file" {  } {  } 0 0 "2018.09.06.20:38:51 Info: Done reading input file" 0 0 "Shell" 0 -1 1536241131712 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Info" "" "" "2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 10 -bit Avalon-MM address" {  } {  } 0 0 "2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 10 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Info" "" "" "2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 26 -bit Avalon-MM address" {  } {  } 0 0 "2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 26 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1)" {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1)" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 17.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1)" {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 17.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1)" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Info" "" "" "2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 25" {  } {  } 0 0 "2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 25" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Info" "" "" "2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" {  } {  } 0 0 "2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Info" "" "" "2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Info" "" "" "2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1" {  } {  } 0 0 "2018.09.06.20:38:53 Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133606 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Info" "" "" "2018.09.06.20:38:53 Info: de2i_150_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2018.09.06.20:38:53 Info: de2i_150_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Warning" "" "" "2018.09.06.20:38:53 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2018.09.06.20:38:53 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1536241133622 ""}
{ "Info" "" "" "2018.09.06.20:38:53 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.09.06.20:38:53 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1536241133997 ""}
{ "Info" "" "" "2018.09.06.20:38:53 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.09.06.20:38:53 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1536241133997 ""}
{ "Info" "" "" "2018.09.06.20:38:53 Info:" {  } {  } 0 0 "2018.09.06.20:38:53 Info:" 0 0 "Shell" 0 -1 1536241133997 ""}
{ "Info" "" "" "2018.09.06.20:38:53 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.09.06.20:38:53 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1536241133997 ""}
{ "Info" "" "" "2018.09.06.20:38:53 Info: qsys-generate C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys.qsys --synthesis=VERILOG --output-directory=C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys\\synthesis --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2018.09.06.20:38:53 Info: qsys-generate C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys.qsys --synthesis=VERILOG --output-directory=C:\\Users\\TungLT\\Desktop\\PCIE_Display\\de2i_150_qsys\\synthesis --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1536241133997 ""}
{ "Info" "de2i_150_qsys.qsys" "" "2018.09.06.20:38:53 Info: Loading PCIE_Display" {  } {  } 0 0 "2018.09.06.20:38:53 Info: Loading PCIE_Display" 0 0 "Shell" 0 -1 1536241133997 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Reading input file" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Reading input file" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Parameterizing module alt_vip_vfr_0" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Parameterizing module alt_vip_vfr_0" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Adding altpll_qsys \[altpll 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Adding altpll_qsys \[altpll 17.1\]" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Parameterizing module altpll_qsys" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Parameterizing module altpll_qsys" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Adding clk_50 \[clock_source 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Adding clk_50 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Parameterizing module clk_50" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Adding dma_read_master \[dma_read_master 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Adding dma_read_master \[dma_read_master 17.1\]" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Parameterizing module dma_read_master" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Parameterizing module dma_read_master" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Adding dma_write_master \[dma_write_master 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Adding dma_write_master \[dma_write_master 17.1\]" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Parameterizing module dma_write_master" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Parameterizing module dma_write_master" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Adding modular_sgdma_dispatcher \[modular_sgdma_dispatcher 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Adding modular_sgdma_dispatcher \[modular_sgdma_dispatcher 17.1\]" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Parameterizing module modular_sgdma_dispatcher" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Parameterizing module modular_sgdma_dispatcher" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Adding pcie_ip \[altera_pcie_hard_ip 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Adding pcie_ip \[altera_pcie_hard_ip 17.1\]" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Parameterizing module pcie_ip" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Parameterizing module pcie_ip" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Parameterizing module sdram" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Building connections" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Building connections" 0 0 "Shell" 0 -1 1536241134310 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Parameterizing connections" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1536241134325 ""}
{ "Info" "" "" "2018.09.06.20:38:54 Info: Validating" {  } {  } 0 0 "2018.09.06.20:38:54 Info: Validating" 0 0 "Shell" 0 -1 1536241134325 ""}
{ "Info" "" "" "2018.09.06.20:38:55 Info: Done reading input file" {  } {  } 0 0 "2018.09.06.20:38:55 Info: Done reading input file" 0 0 "Shell" 0 -1 1536241135201 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/17.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Info" "" "" "2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 10 -bit Avalon-MM address\n2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 26 -bit Avalon-MM address" {  } {  } 0 0 "2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 10 -bit Avalon-MM address\n2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 26 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1)" {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1)" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1), \"avalon_clk\" (altera_clock_bridge 17.1)" {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.1), \"avalon_clk\" (altera_clock_bridge 17.1)" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Info" "" "" "2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 25" {  } {  } 0 0 "2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 25" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Info" "" "" "2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" {  } {  } 0 0 "2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Info" "" "" "2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Info" "" "" "2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1" {  } {  } 0 0 "2018.09.06.20:38:56 Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Info" "" "" "2018.09.06.20:38:56 Info: de2i_150_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2018.09.06.20:38:56 Info: de2i_150_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit." {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Warning" "" "" "2018.09.06.20:38:56 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2018.09.06.20:38:56 Warning: de2i_150_qsys.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1536241136957 ""}
{ "Info" "" "" "2018.09.06.20:38:57 Info: de2i_150_qsys: Generating de2i_150_qsys \"de2i_150_qsys\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.09.06.20:38:57 Info: de2i_150_qsys: Generating de2i_150_qsys \"de2i_150_qsys\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1536241137300 ""}
{ "Info" "" "" "2018.09.06.20:38:59 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 0 "2018.09.06.20:38:59 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" 0 0 "Shell" 0 -1 1536241139135 ""}
{ "Info" "" "" "2018.09.06.20:38:59 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1" {  } {  } 0 0 "2018.09.06.20:38:59 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1" 0 0 "Shell" 0 -1 1536241139135 ""}
{ "Info" "" "" "2018.09.06.20:38:59 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 0 "2018.09.06.20:38:59 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" 0 0 "Shell" 0 -1 1536241139135 ""}
{ "Info" "" "" "2018.09.06.20:38:59 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0" {  } {  } 0 0 "2018.09.06.20:38:59 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0" 0 0 "Shell" 0 -1 1536241139150 ""}
{ "Info" "" "" "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has address signal 32 bit wide, but the slave is 5 bit wide." {  } {  } 0 0 "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has address signal 32 bit wide, but the slave is 5 bit wide." 0 0 "Shell" 0 -1 1536241140085 ""}
{ "Info" "" "" "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1536241140085 ""}
{ "Info" "" "" "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1536241140085 ""}
{ "Info" "" "" "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has readdata signal 64 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has readdata signal 64 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1536241140085 ""}
{ "Info" "" "" "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has writedata signal 64 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has writedata signal 64 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1536241140085 ""}
{ "Info" "" "" "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has burstcount signal 7 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has burstcount signal 7 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1536241140085 ""}
{ "Info" "" "" "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has byteenable signal 8 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because the master has byteenable signal 8 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1536241140085 ""}
{ "Info" "" "" "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because they have different clock source." {  } {  } 0 0 "2018.09.06.20:39:00 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave alt_vip_vfr_0.avalon_slave because they have different clock source." 0 0 "Shell" 0 -1 1536241140085 ""}
{ "Info" "" "" "2018.09.06.20:39:00 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 0 "2018.09.06.20:39:00 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" 0 0 "Shell" 0 -1 1536241140242 ""}
{ "Info" "" "" "2018.09.06.20:39:00 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 0 "2018.09.06.20:39:00 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" 0 0 "Shell" 0 -1 1536241140242 ""}
{ "Info" "" "" "2018.09.06.20:39:04 Info: alt_vip_itc_0: \"de2i_150_qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2018.09.06.20:39:04 Info: alt_vip_itc_0: \"de2i_150_qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1536241144615 ""}
{ "Info" "" "" "2018.09.06.20:39:04 Info: alt_vip_vfr_0: \"de2i_150_qsys\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" {  } {  } 0 0 "2018.09.06.20:39:04 Info: alt_vip_vfr_0: \"de2i_150_qsys\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" 0 0 "Shell" 0 -1 1536241144637 ""}
{ "Info" "" "" "2018.09.06.20:39:05 Info: altpll_qsys: \"de2i_150_qsys\" instantiated altpll \"altpll_qsys\"" {  } {  } 0 0 "2018.09.06.20:39:05 Info: altpll_qsys: \"de2i_150_qsys\" instantiated altpll \"altpll_qsys\"" 0 0 "Shell" 0 -1 1536241145934 ""}
{ "Info" "" "" "2018.09.06.20:39:05 Info: dma_read_master: \"de2i_150_qsys\" instantiated dma_read_master \"dma_read_master\"" {  } {  } 0 0 "2018.09.06.20:39:05 Info: dma_read_master: \"de2i_150_qsys\" instantiated dma_read_master \"dma_read_master\"" 0 0 "Shell" 0 -1 1536241145934 ""}
{ "Info" "" "" "2018.09.06.20:39:05 Info: dma_write_master: \"de2i_150_qsys\" instantiated dma_write_master \"dma_write_master\"" {  } {  } 0 0 "2018.09.06.20:39:05 Info: dma_write_master: \"de2i_150_qsys\" instantiated dma_write_master \"dma_write_master\"" 0 0 "Shell" 0 -1 1536241145934 ""}
{ "Info" "" "" "2018.09.06.20:39:05 Info: modular_sgdma_dispatcher: \"de2i_150_qsys\" instantiated modular_sgdma_dispatcher \"modular_sgdma_dispatcher\"" {  } {  } 0 0 "2018.09.06.20:39:05 Info: modular_sgdma_dispatcher: \"de2i_150_qsys\" instantiated modular_sgdma_dispatcher \"modular_sgdma_dispatcher\"" 0 0 "Shell" 0 -1 1536241145950 ""}
{ "Info" "" "" "2018.09.06.20:39:06 Info: pcie_ip: \"de2i_150_qsys\" instantiated altera_pcie_hard_ip \"pcie_ip\"" {  } {  } 0 0 "2018.09.06.20:39:06 Info: pcie_ip: \"de2i_150_qsys\" instantiated altera_pcie_hard_ip \"pcie_ip\"" 0 0 "Shell" 0 -1 1536241146510 ""}
{ "Info" "" "" "2018.09.06.20:39:06 Info: sdram: Starting RTL generation for module 'de2i_150_qsys_sdram'" {  } {  } 0 0 "2018.09.06.20:39:06 Info: sdram: Starting RTL generation for module 'de2i_150_qsys_sdram'" 0 0 "Shell" 0 -1 1536241146588 ""}
{ "Info" "de2i_150_qsys_sdram_component_configuration.pl  --do_build_sim=0  ]" "" "2018.09.06.20:39:06 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2i_150_qsys_sdram --dir=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0070_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0070_sdram_gen/" {  } {  } 0 0 "2018.09.06.20:39:06 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2i_150_qsys_sdram --dir=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0070_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/TungLT/AppData/Local/Temp/alt7780_1801009163800240090.dir/0070_sdram_gen/" 0 0 "Shell" 0 -1 1536241146588 ""}
{ "Info" "" "" "2018.09.06.20:39:07 Info: sdram: Done RTL generation for module 'de2i_150_qsys_sdram'" {  } {  } 0 0 "2018.09.06.20:39:07 Info: sdram: Done RTL generation for module 'de2i_150_qsys_sdram'" 0 0 "Shell" 0 -1 1536241147041 ""}
{ "Info" "" "" "2018.09.06.20:39:07 Info: sdram: \"de2i_150_qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2018.09.06.20:39:07 Info: sdram: \"de2i_150_qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1536241147041 ""}
{ "Info" "" "" "2018.09.06.20:39:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.06.20:39:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536241148919 ""}
{ "Info" "" "" "2018.09.06.20:39:09 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.06.20:39:09 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536241149201 ""}
{ "Info" "" "" "2018.09.06.20:39:10 Info: mm_interconnect_0: \"de2i_150_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.09.06.20:39:10 Info: mm_interconnect_0: \"de2i_150_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1536241150136 ""}
{ "Info" "" "" "2018.09.06.20:39:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.06.20:39:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536241151174 ""}
{ "Info" "" "" "2018.09.06.20:39:11 Info: mm_interconnect_1: \"de2i_150_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2018.09.06.20:39:11 Info: mm_interconnect_1: \"de2i_150_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1536241151765 ""}
{ "Info" "" "" "2018.09.06.20:39:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.06.20:39:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536241153360 ""}
{ "Info" "" "" "2018.09.06.20:39:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.06.20:39:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536241153626 ""}
{ "Info" "" "" "2018.09.06.20:39:14 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.09.06.20:39:14 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1536241154094 ""}
{ "Info" "" "" "2018.09.06.20:39:15 Info: mm_interconnect_2: \"de2i_150_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2018.09.06.20:39:15 Info: mm_interconnect_2: \"de2i_150_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1536241155752 ""}
{ "Info" "" "" "2018.09.06.20:39:15 Info: irq_mapper: \"de2i_150_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.09.06.20:39:15 Info: irq_mapper: \"de2i_150_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1536241155768 ""}
{ "Info" "" "" "2018.09.06.20:39:15 Info: rst_controller: \"de2i_150_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.09.06.20:39:15 Info: rst_controller: \"de2i_150_qsys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1536241155768 ""}
{ "Info" "" "" "2018.09.06.20:39:15 Info: pcie_internal_hip: \"pcie_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 0 "2018.09.06.20:39:15 Info: pcie_internal_hip: \"pcie_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" 0 0 "Shell" 0 -1 1536241155799 ""}
{ "Info" "" "" "2018.09.06.20:39:15 Info: altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2018.09.06.20:39:15 Info: altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1536241155799 ""}
{ "Info" "" "" "2018.09.06.20:39:15 Info: altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 0 "2018.09.06.20:39:15 Info: altgx_internal: Subprotocol: Gen 1-x1" 0 0 "Shell" 0 -1 1536241155799 ""}
{ "Info" "" "" "2018.09.06.20:39:15 Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v" {  } {  } 0 0 "2018.09.06.20:39:15 Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v" 0 0 "Shell" 0 -1 1536241155799 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: altgx_internal: \"pcie_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: altgx_internal: \"pcie_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" 0 0 "Shell" 0 -1 1536241159346 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: reset_controller_internal: \"pcie_ip\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: reset_controller_internal: \"pcie_ip\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" 0 0 "Shell" 0 -1 1536241159346 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: pipe_interface_internal: \"pcie_ip\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: pipe_interface_internal: \"pcie_ip\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" 0 0 "Shell" 0 -1 1536241159362 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: dma_read_master_Data_Read_Master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"dma_read_master_Data_Read_Master_translator\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: dma_read_master_Data_Read_Master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"dma_read_master_Data_Read_Master_translator\"" 0 0 "Shell" 0 -1 1536241159362 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_s1_translator\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_s1_translator\"" 0 0 "Shell" 0 -1 1536241159362 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: dma_read_master_Data_Read_Master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"dma_read_master_Data_Read_Master_agent\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: dma_read_master_Data_Read_Master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"dma_read_master_Data_Read_Master_agent\"" 0 0 "Shell" 0 -1 1536241159362 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" 0 0 "Shell" 0 -1 1536241159362 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1536241159362 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1536241159377 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1536241159393 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1536241159424 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1536241159440 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: dma_read_master_Data_Read_Master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"dma_read_master_Data_Read_Master_limiter\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: dma_read_master_Data_Read_Master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"dma_read_master_Data_Read_Master_limiter\"" 0 0 "Shell" 0 -1 1536241159455 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" {  } {  } 0 0 "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1536241159455 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1536241159471 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" {  } {  } 0 0 "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1536241159471 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1536241159471 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1536241159487 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1536241159487 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1536241159565 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1536241159643 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" {  } {  } 0 0 "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1536241159643 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1536241159643 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1536241159690 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" {  } {  } 0 0 "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1536241159690 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1536241159706 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" {  } {  } 0 0 "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1536241159706 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: pcie_ip_txs_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_ip_txs_cmd_width_adapter\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: pcie_ip_txs_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"pcie_ip_txs_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1536241159706 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" {  } {  } 0 0 "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1536241159706 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" {  } {  } 0 0 "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1536241159706 ""}
{ "Info" "" "" "2018.09.06.20:39:19 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2018.09.06.20:39:19 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1536241159706 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" {  } {  } 0 0 "2018.09.06.20:39:19 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1536241159706 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1536241160236 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1536241160710 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1536241160725 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1536241160741 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1536241160741 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1536241160757 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:39:20 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" {  } {  } 0 0 "2018.09.06.20:39:20 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1536241160757 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1536241160772 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1536241160788 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:39:20 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" {  } {  } 0 0 "2018.09.06.20:39:20 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1536241160788 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1536241160804 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1536241160804 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1536241160819 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1536241160819 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1536241160850 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:39:20 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" {  } {  } 0 0 "2018.09.06.20:39:20 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1536241160850 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1536241160850 ""}
{ "Info" "" "" "2018.09.06.20:39:20 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.09.06.20:39:20 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1536241160897 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.09.06.20:39:20 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" {  } {  } 0 0 "2018.09.06.20:39:20 Info: Reusing file C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1536241160897 ""}
{ "Info" "" "" "2018.09.06.20:39:21 Info: avalon_st_adapter_001: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2018.09.06.20:39:21 Info: avalon_st_adapter_001: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1536241161551 ""}
{ "Info" "" "" "2018.09.06.20:39:21 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.09.06.20:39:21 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1536241161567 ""}
{ "Info" "" "" "2018.09.06.20:39:21 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.09.06.20:39:21 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1536241161567 ""}
{ "Info" "" "" "2018.09.06.20:39:21 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.09.06.20:39:21 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1536241161567 ""}
{ "Info" "" "" "2018.09.06.20:39:21 Info: de2i_150_qsys: Done \"de2i_150_qsys\" with 58 modules, 145 files" {  } {  } 0 0 "2018.09.06.20:39:21 Info: de2i_150_qsys: Done \"de2i_150_qsys\" with 58 modules, 145 files" 0 0 "Shell" 0 -1 1536241161567 ""}
{ "Info" "" "" "2018.09.06.20:39:22 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.09.06.20:39:22 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1536241162163 ""}
{ "Info" "" "" "2018.09.06.20:39:22 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.09.06.20:39:22 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1536241162163 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys de2i_150_qsys.qsys " "Completed upgrading IP component Qsys with file \"de2i_150_qsys.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1536241163310 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1536241164654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 153 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536241164654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 06 20:39:24 2018 " "Processing ended: Thu Sep 06 20:39:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536241164654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:17 " "Elapsed time: 00:03:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536241164654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:41 " "Total CPU time (on all processors): 00:04:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536241164654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1536241164654 ""}
