// Seed: 3607257326
module module_0;
  if (~id_1) wire id_2;
  else wire id_3;
  integer id_4;
  assign module_2.type_0 = 0;
  assign module_1.id_1   = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1
);
  assign id_3 = id_3;
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    input  wor   id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  uwire id_5,
    output wire  id_6
);
  wire id_8;
  assign id_6 = -1;
  module_0 modCall_1 ();
  assign id_6 = !id_2;
endmodule : SymbolIdentifier
