{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 17:39:10 2017 " "Info: Processing started: Thu May 04 17:39:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULAULA -c ULAULA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULAULA -c ULAULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/displayunidade.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/displayunidade.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayUnidade " "Info: Found entity 1: DisplayUnidade" {  } { { "Diagrams/DisplayUnidade.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/DisplayUnidade.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/comparador2bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/comparador2bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador2Bits " "Info: Found entity 1: Comparador2Bits" {  } { { "Diagrams/Comparador2Bits.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/Comparador2Bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/complementodedois.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/complementodedois.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComplementoDeDois " "Info: Found entity 1: ComplementoDeDois" {  } { { "Diagrams/ComplementoDeDois.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ComplementoDeDois.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/a and b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/a and b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A AND B " "Info: Found entity 1: A AND B" {  } { { "Diagrams/A AND B.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/A AND B.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/teste.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Info: Found entity 1: teste" {  } { { "Diagrams/teste.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/teste.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/ab.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AB " "Info: Found entity 1: AB" {  } { { "Diagrams/AB.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/AB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/axorb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/axorb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AXORB " "Info: Found entity 1: AXORB" {  } { { "Diagrams/AXORB.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/AXORB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/5bitsaxorb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/5bitsaxorb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5bitsAXORB " "Info: Found entity 1: 5bitsAXORB" {  } { { "Diagrams/5bitsAXORB.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/5bitsAXORB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/5bitsxor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testes/5bitsxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5bitsXOR " "Info: Found entity 1: 5bitsXOR" {  } { { "Testes/5bitsXOR.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Testes/5bitsXOR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/aequalsb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/aequalsb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aequalsb " "Info: Found entity 1: aequalsb" {  } { { "Diagrams/aequalsb.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/aequalsb.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/5bitsaequalsb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testes/5bitsaequalsb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5bitsAequalsB " "Info: Found entity 1: 5bitsAequalsB" {  } { { "Testes/5bitsAequalsB.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Testes/5bitsAequalsB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/displaydezena.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/displaydezena.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDezena " "Info: Found entity 1: DisplayDezena" {  } { { "Diagrams/DisplayDezena.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/DisplayDezena.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/2bitscomparador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testes/2bitscomparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2bitsComparador " "Info: Found entity 1: 2bitsComparador" {  } { { "Testes/2bitsComparador.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Testes/2bitsComparador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/compdedois.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testes/compdedois.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompDeDois " "Info: Found entity 1: CompDeDois" {  } { { "Testes/CompDeDois.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Testes/CompDeDois.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Diagrams/AMaiorQueB.bdf " "Warning: Can't analyze file -- file Diagrams/AMaiorQueB.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/comparamagnitude.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/comparamagnitude.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparaMagnitude " "Info: Found entity 1: ComparaMagnitude" {  } { { "Diagrams/ComparaMagnitude.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ComparaMagnitude.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Testes/ComparaMagnitude.bdf " "Warning: Can't analyze file -- file Testes/ComparaMagnitude.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/comparador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testes/comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Info: Found entity 1: Comparador" {  } { { "Testes/Comparador.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Testes/Comparador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/barramento_default.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/barramento_default.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 barramento_default " "Info: Found entity 1: barramento_default" {  } { { "Diagrams/barramento_default.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/barramento_default.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/maiorque.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/maiorque.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaiorQue " "Info: Found entity 1: MaiorQue" {  } { { "Diagrams/MaiorQue.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/MaiorQue.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/amaiorqb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testes/amaiorqb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AmaiorqB " "Info: Found entity 1: AmaiorqB" {  } { { "Testes/AmaiorqB.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Testes/AmaiorqB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/menorque.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/menorque.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MenorQue " "Info: Found entity 1: MenorQue" {  } { { "Diagrams/MenorQue.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/MenorQue.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/somadorcompleto.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/somadorcompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Info: Found entity 1: SomadorCompleto" {  } { { "Diagrams/SomadorCompleto.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/SomadorCompleto.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/somacompleto.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testes/somacompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomaCompleto " "Info: Found entity 1: SomaCompleto" {  } { { "Testes/SomaCompleto.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Testes/SomaCompleto.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/display14segments.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testes/display14segments.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display14Segments " "Info: Found entity 1: Display14Segments" {  } { { "Testes/Display14Segments.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Testes/Display14Segments.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/4bitsfulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/4bitsfulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitsFullAdder " "Info: Found entity 1: 4BitsFullAdder" {  } { { "Diagrams/4BitsFullAdder.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/4BitsFullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/adder4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testes/adder4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Bits " "Info: Found entity 1: Adder4Bits" {  } { { "Testes/Adder4Bits.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Testes/Adder4Bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/amaisb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/amaisb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AmaisB " "Info: Found entity 1: AmaisB" {  } { { "Diagrams/AmaisB.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/AmaisB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/seletorcomplemento.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/seletorcomplemento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SeletorComplemento " "Info: Found entity 1: SeletorComplemento" {  } { { "Diagrams/SeletorComplemento.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/SeletorComplemento.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/mux2para1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/mux2para1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2para1 " "Info: Found entity 1: Mux2para1" {  } { { "Diagrams/Mux2para1.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/Mux2para1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/aplusb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testes/aplusb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AplusB " "Info: Found entity 1: AplusB" {  } { { "Testes/AplusB.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Testes/AplusB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/tratasinalsubtracao.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/tratasinalsubtracao.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrataSinalSubtracao " "Info: Found entity 1: TrataSinalSubtracao" {  } { { "Diagrams/TrataSinalSubtracao.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/TrataSinalSubtracao.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/amenosb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/amenosb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AmenosB " "Info: Found entity 1: AmenosB" {  } { { "Diagrams/AmenosB.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/AmenosB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/ula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "Diagrams/ULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/decodersoma.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/decodersoma.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderSoma " "Info: Found entity 1: DecoderSoma" {  } { { "Diagrams/DecoderSoma.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/DecoderSoma.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/decodersubtracao.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/decodersubtracao.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderSubtracao " "Info: Found entity 1: DecoderSubtracao" {  } { { "Diagrams/DecoderSubtracao.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/DecoderSubtracao.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/decodercomplemento.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/decodercomplemento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderComplemento " "Info: Found entity 1: DecoderComplemento" {  } { { "Diagrams/DecoderComplemento.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/DecoderComplemento.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/decodermaiorque.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/decodermaiorque.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderMaiorQue " "Info: Found entity 1: DecoderMaiorQue" {  } { { "Diagrams/DecoderMaiorQue.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/DecoderMaiorQue.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/decoderxor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/decoderxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderXor " "Info: Found entity 1: DecoderXor" {  } { { "Diagrams/DecoderXor.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/DecoderXor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/finalulaula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/finalulaula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalULAULA " "Info: Found entity 1: FinalULAULA" {  } { { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/decoderaandb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/decoderaandb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderAandB " "Info: Found entity 1: DecoderAandB" {  } { { "Diagrams/DecoderAandB.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/DecoderAandB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrams/display14.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file diagrams/display14.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display14 " "Info: Found entity 1: Display14" {  } { { "Diagrams/Display14.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/Display14.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalULAULA " "Info: Elaborating entity \"FinalULAULA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:inst\"" {  } { { "Diagrams/FinalULAULA.bdf" "inst" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { -32 392 568 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaiorQue ULA:inst\|MaiorQue:inst4 " "Info: Elaborating entity \"MaiorQue\" for hierarchy \"ULA:inst\|MaiorQue:inst4\"" {  } { { "Diagrams/ULA.bdf" "inst4" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { { 912 504 624 1136 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparaMagnitude ULA:inst\|MaiorQue:inst4\|ComparaMagnitude:inst8 " "Info: Elaborating entity \"ComparaMagnitude\" for hierarchy \"ULA:inst\|MaiorQue:inst4\|ComparaMagnitude:inst8\"" {  } { { "Diagrams/MaiorQue.bdf" "inst8" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/MaiorQue.bdf" { { 64 88 224 256 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador2Bits ULA:inst\|MaiorQue:inst4\|ComparaMagnitude:inst8\|Comparador2Bits:inst3 " "Info: Elaborating entity \"Comparador2Bits\" for hierarchy \"ULA:inst\|MaiorQue:inst4\|ComparaMagnitude:inst8\|Comparador2Bits:inst3\"" {  } { { "Diagrams/ComparaMagnitude.bdf" "inst3" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ComparaMagnitude.bdf" { { -208 608 704 -80 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2para1 ULA:inst\|MaiorQue:inst4\|Mux2para1:inst14 " "Info: Elaborating entity \"Mux2para1\" for hierarchy \"ULA:inst\|MaiorQue:inst4\|Mux2para1:inst14\"" {  } { { "Diagrams/MaiorQue.bdf" "inst14" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/MaiorQue.bdf" { { 552 208 304 648 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MenorQue ULA:inst\|MenorQue:inst5 " "Info: Elaborating entity \"MenorQue\" for hierarchy \"ULA:inst\|MenorQue:inst5\"" {  } { { "Diagrams/ULA.bdf" "inst5" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { { 1144 504 624 1368 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aequalsb ULA:inst\|aequalsb:inst3 " "Info: Elaborating entity \"aequalsb\" for hierarchy \"ULA:inst\|aequalsb:inst3\"" {  } { { "Diagrams/ULA.bdf" "inst3" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { { 672 504 624 896 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderComplemento ULA:inst\|DecoderComplemento:inst27 " "Info: Elaborating entity \"DecoderComplemento\" for hierarchy \"ULA:inst\|DecoderComplemento:inst27\"" {  } { { "Diagrams/ULA.bdf" "inst27" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { { 480 832 928 672 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComplementoDeDois ULA:inst\|ComplementoDeDois:inst2 " "Info: Elaborating entity \"ComplementoDeDois\" for hierarchy \"ULA:inst\|ComplementoDeDois:inst2\"" {  } { { "Diagrams/ULA.bdf" "inst2" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { { 528 504 632 656 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderXor ULA:inst\|DecoderXor:inst37 " "Info: Elaborating entity \"DecoderXor\" for hierarchy \"ULA:inst\|DecoderXor:inst37\"" {  } { { "Diagrams/ULA.bdf" "inst37" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { { 1584 856 952 1776 "inst37" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst " "Warning: Block or symbol \"NOT\" of instance \"inst\" overlaps another block or symbol" {  } { { "Diagrams/DecoderXor.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/DecoderXor.bdf" { { 240 352 384 288 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5bitsAXORB ULA:inst\|5bitsAXORB:inst8 " "Info: Elaborating entity \"5bitsAXORB\" for hierarchy \"ULA:inst\|5bitsAXORB:inst8\"" {  } { { "Diagrams/ULA.bdf" "inst8" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { { 1632 504 600 1856 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXORB ULA:inst\|5bitsAXORB:inst8\|AXORB:inst4 " "Info: Elaborating entity \"AXORB\" for hierarchy \"ULA:inst\|5bitsAXORB:inst8\|AXORB:inst4\"" {  } { { "Diagrams/5bitsAXORB.bdf" "inst4" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/5bitsAXORB.bdf" { { -32 216 312 64 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderAandB ULA:inst\|DecoderAandB:inst6 " "Info: Elaborating entity \"DecoderAandB\" for hierarchy \"ULA:inst\|DecoderAandB:inst6\"" {  } { { "Diagrams/ULA.bdf" "inst6" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { { 1336 864 960 1528 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst " "Warning: Block or symbol \"NOT\" of instance \"inst\" overlaps another block or symbol" {  } { { "Diagrams/DecoderAandB.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/DecoderAandB.bdf" { { 240 352 384 288 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AB ULA:inst\|AB:inst7 " "Info: Elaborating entity \"AB\" for hierarchy \"ULA:inst\|AB:inst7\"" {  } { { "Diagrams/ULA.bdf" "inst7" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { { 1384 504 600 1608 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderSubtracao ULA:inst\|DecoderSubtracao:inst26 " "Info: Elaborating entity \"DecoderSubtracao\" for hierarchy \"ULA:inst\|DecoderSubtracao:inst26\"" {  } { { "Diagrams/ULA.bdf" "inst26" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { { 240 832 928 432 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AmenosB ULA:inst\|AmenosB:inst1 " "Info: Elaborating entity \"AmenosB\" for hierarchy \"ULA:inst\|AmenosB:inst1\"" {  } { { "Diagrams/ULA.bdf" "inst1" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { { 288 504 648 512 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AmaisB ULA:inst\|AmenosB:inst1\|AmaisB:inst " "Info: Elaborating entity \"AmaisB\" for hierarchy \"ULA:inst\|AmenosB:inst1\|AmaisB:inst\"" {  } { { "Diagrams/AmenosB.bdf" "inst" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/AmenosB.bdf" { { 56 432 592 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitsFullAdder ULA:inst\|AmenosB:inst1\|AmaisB:inst\|4BitsFullAdder:inst " "Info: Elaborating entity \"4BitsFullAdder\" for hierarchy \"ULA:inst\|AmenosB:inst1\|AmaisB:inst\|4BitsFullAdder:inst\"" {  } { { "Diagrams/AmaisB.bdf" "inst" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/AmaisB.bdf" { { 128 920 1040 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto ULA:inst\|AmenosB:inst1\|AmaisB:inst\|4BitsFullAdder:inst\|SomadorCompleto:inst4 " "Info: Elaborating entity \"SomadorCompleto\" for hierarchy \"ULA:inst\|AmenosB:inst1\|AmaisB:inst\|4BitsFullAdder:inst\|SomadorCompleto:inst4\"" {  } { { "Diagrams/4BitsFullAdder.bdf" "inst4" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/4BitsFullAdder.bdf" { { 80 672 824 176 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeletorComplemento ULA:inst\|AmenosB:inst1\|AmaisB:inst\|SeletorComplemento:inst4 " "Info: Elaborating entity \"SeletorComplemento\" for hierarchy \"ULA:inst\|AmenosB:inst1\|AmaisB:inst\|SeletorComplemento:inst4\"" {  } { { "Diagrams/AmaisB.bdf" "inst4" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/AmaisB.bdf" { { 240 552 648 432 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderSoma ULA:inst\|DecoderSoma:inst25 " "Info: Elaborating entity \"DecoderSoma\" for hierarchy \"ULA:inst\|DecoderSoma:inst25\"" {  } { { "Diagrams/ULA.bdf" "inst25" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/ULA.bdf" { { 0 832 928 192 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display14 Display14:inst3 " "Info: Elaborating entity \"Display14\" for hierarchy \"Display14:inst3\"" {  } { { "Diagrams/FinalULAULA.bdf" "inst3" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { -16 856 952 272 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDezena Display14:inst3\|DisplayDezena:inst " "Info: Elaborating entity \"DisplayDezena\" for hierarchy \"Display14:inst3\|DisplayDezena:inst\"" {  } { { "Diagrams/Display14.bdf" "inst" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/Display14.bdf" { { 48 384 480 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "E " "Warning: Pin \"E\" not connected" {  } { { "Diagrams/DisplayDezena.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/DisplayDezena.bdf" { { -56 240 256 112 "E" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Warning: Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "Diagrams/DisplayDezena.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/DisplayDezena.bdf" { { 120 248 280 168 "inst7" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayUnidade Display14:inst3\|DisplayUnidade:inst1 " "Info: Elaborating entity \"DisplayUnidade\" for hierarchy \"Display14:inst3\|DisplayUnidade:inst1\"" {  } { { "Diagrams/Display14.bdf" "inst1" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/Display14.bdf" { { 208 384 480 368 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "bDez GND " "Warning (13410): Pin \"bDez\" is stuck at GND" {  } { { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 24 952 1128 40 "bDez" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "INbDez GND " "Warning (13410): Pin \"INbDez\" is stuck at GND" {  } { { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { -344 440 616 -328 "INbDez" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "INcDez GND " "Warning (13410): Pin \"INcDez\" is stuck at GND" {  } { { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { -328 440 616 -312 "INcDez" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "INgDez VCC " "Warning (13410): Pin \"INgDez\" is stuck at VCC" {  } { { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { -264 440 616 -248 "INgDez" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IN2bDez GND " "Warning (13410): Pin \"IN2bDez\" is stuck at GND" {  } { { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 312 432 608 328 "IN2bDez" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IN2cDez GND " "Warning (13410): Pin \"IN2cDez\" is stuck at GND" {  } { { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 328 432 608 344 "IN2cDez" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IN2gDez VCC " "Warning (13410): Pin \"IN2gDez\" is stuck at VCC" {  } { { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 392 432 608 408 "IN2gDez" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "5bitsXOR " "Warning: Ignored assignments for entity \"5bitsXOR\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 5bitsXOR -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity 5bitsXOR -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 5bitsXOR -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 5bitsXOR -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Comparador " "Warning: Ignored assignments for entity \"Comparador\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Comparador -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Comparador -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Comparador -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Comparador -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ULAULA " "Warning: Ignored assignments for entity \"ULAULA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity ULAULA -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ULAULA -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ULAULA -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ULAULA -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Info: Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Info: Implemented 51 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Info: Implemented 144 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 17:39:14 2017 " "Info: Processing ended: Thu May 04 17:39:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 17:39:16 2017 " "Info: Processing started: Thu May 04 17:39:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ULAULA -c ULAULA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ULAULA -c ULAULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ULAULA EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"ULAULA\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 415 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 417 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 419 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 421 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ULAULA.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'ULAULA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X81_Y0 X91_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 " "Warning: 13 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sel0 3.3-V LVTTL AB28 " "Info: Pin Sel0 uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sel0 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sel0" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 24 24 192 40 "Sel0" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SignalA 3.3-V LVTTL Y23 " "Info: Pin SignalA uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SignalA } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalA" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 40 24 192 56 "SignalA" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SignalA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a0 3.3-V LVTTL Y24 " "Info: Pin a0 uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a0 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "a0" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 56 24 192 72 "a0" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b0 3.3-V LVTTL AB24 " "Info: Pin b0 uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b0 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "b0" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 104 24 192 120 "b0" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SignalB 3.3-V LVTTL AB23 " "Info: Pin SignalB uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SignalB } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalB" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 88 24 192 104 "SignalB" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SignalB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b1 3.3-V LVTTL AC24 " "Info: Pin b1 uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b1 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "b1" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 72 24 192 88 "b1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b2 3.3-V LVTTL AB25 " "Info: Pin b2 uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b2 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "b2" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 120 24 192 136 "b2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a2 3.3-V LVTTL AA23 " "Info: Pin a2 uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a2 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "a2" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 168 24 192 184 "a2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a1 3.3-V LVTTL AA22 " "Info: Pin a1 uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a1 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "a1" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 152 24 192 168 "a1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sel1 3.3-V LVTTL AC28 " "Info: Pin Sel1 uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sel1 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sel1" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 8 24 192 24 "Sel1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b3 3.3-V LVTTL AC25 " "Info: Pin b3 uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b3 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "b3" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 136 24 192 152 "b3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a3 3.3-V LVTTL AA24 " "Info: Pin a3 uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a3 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "a3" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { 184 24 192 200 "a3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sel2 3.3-V LVTTL AC27 " "Info: Pin Sel2 uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sel2 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sel2" } } } } { "Diagrams/FinalULAULA.bdf" "" { Schematic "C:/Users/hscs/Downloads/ULAULAFINAL/Diagrams/FinalULAULA.bdf" { { -8 24 192 8 "Sel2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hscs/Downloads/ULAULAFINAL/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hscs/Downloads/ULAULAFINAL/ULAULA.fit.smsg " "Info: Generated suppressed messages file C:/Users/hscs/Downloads/ULAULAFINAL/ULAULA.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Info: Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 17:39:31 2017 " "Info: Processing ended: Thu May 04 17:39:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 17:39:33 2017 " "Info: Processing started: Thu May 04 17:39:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ULAULA -c ULAULA " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ULAULA -c ULAULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 17:39:33 2017 " "Info: Processing started: Thu May 04 17:39:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ULAULA -c ULAULA " "Info: Command: quartus_sta ULAULA -c ULAULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "5bitsXOR " "Warning: Ignored assignments for entity \"5bitsXOR\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 5bitsXOR -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity 5bitsXOR -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 5bitsXOR -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 5bitsXOR -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Comparador " "Warning: Ignored assignments for entity \"Comparador\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Comparador -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Comparador -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Comparador -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Comparador -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ULAULA " "Warning: Ignored assignments for entity \"ULAULA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity ULAULA -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ULAULA -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ULAULA -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ULAULA -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ULAULA.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'ULAULA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "Info: No clocks to report" {  } {  } 0 0 "No clocks to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info: No Minimum Pulse Width paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info: No Minimum Pulse Width paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info: No Minimum Pulse Width paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Info: Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 17:39:36 2017 " "Info: Processing ended: Thu May 04 17:39:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Info: Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 17:39:38 2017 " "Info: Processing ended: Thu May 04 17:39:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Info: Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
