<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1625' type='const llvm::TargetRegisterClass * llvm::MachineInstr::getRegClassConstraintEffectForVRegImpl(unsigned int OpIdx, unsigned int Reg, const llvm::TargetRegisterClass * CurRC, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1622'>/// Implements the logic of getRegClassConstraintEffectForVReg for the
  /// this MI and the given operand index \p OpIdx.
  /// If the related operand does not constrained Reg, this returns CurRC.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='883' u='c' c='_ZNK4llvm12MachineInstr34getRegClassConstraintEffectForVRegEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='888' u='c' c='_ZNK4llvm12MachineInstr34getRegClassConstraintEffectForVRegEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoEb'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='892' ll='902' type='const llvm::TargetRegisterClass * llvm::MachineInstr::getRegClassConstraintEffectForVRegImpl(unsigned int OpIdx, unsigned int Reg, const llvm::TargetRegisterClass * CurRC, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI) const'/>
