{:input (genetic.crossover/dumb-crossover 2041262880 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_14 , \\wire1_:missing_15 , \\wire:missing_edge , wire3_53, \\wire27_:missing_38 , wire28_35_36_38, \\wire29_:missing , wire30_53);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_14 ;\n  wire \\wire0_:missing_14 ;\n  wire wire10_17;\n  wire wire11_22;\n  wire wire11_53;\n  wire \\wire12_18_:missing ;\n  wire wire12_26;\n  wire wire13_19;\n  wire \\wire16_17_:missing_19 ;\n  wire \\wire16_17_:missing_22 ;\n  wire \\wire16_:missing ;\n  input \\wire1_:missing_15 ;\n  wire \\wire1_:missing_15 ;\n  wire wire23_53;\n  wire wire24_53;\n  wire wire25;\n  wire wire26;\n  input \\wire27_:missing_38 ;\n  wire \\wire27_:missing_38 ;\n  input wire28_35_36_38;\n  wire wire28_35_36_38;\n  input \\wire29_:missing ;\n  wire \\wire29_:missing ;\n  output wire30_53;\n  wire wire30_53;\n  wire \\wire32_45_49_:missing ;\n  wire wire33_37;\n  wire wire33_53;\n  wire wire34_36;\n  wire wire34_37;\n  wire \\wire37_:missing ;\n  wire \\wire39_40_:missing_22 ;\n  wire \\wire39_40_:missing_43 ;\n  wire wire39_47;\n  output wire3_53;\n  wire wire3_53;\n  wire wire43_13;\n  wire wire43_18;\n  wire wire43_35;\n  wire wire43_41;\n  wire wire43_42;\n  wire wire43_44;\n  wire wire43_46_50_52_53;\n  wire \\wire43_:missing_36 ;\n  wire wire44;\n  wire wire45;\n  wire wire46;\n  wire wire48_54;\n  wire wire49;\n  wire \\wire4_20_:missing_25 ;\n  wire wire50;\n  wire wire51_53;\n  wire wire6_53;\n  wire \\wire6_:missing ;\n  wire wire7_14;\n  wire \\wire7_:missing ;\n  wire wire8_15;\n  wire \\wire8_:missing ;\n  wire wire9_21;\n  wire wire9_24;\n  wire \\wire:missing_18_21 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_42_54 ;\n  wire \\wire:missing_51 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> wire6_53;\n  assign wire8_15 = 4'h8 >> { \\wire:missing_edge , \\wire1_:missing_15  };\n  assign \\wire16_:missing  = 4'h2 >> { \\wire16_17_:missing_22 , \\wire16_17_:missing_19  };\n  assign wire10_17 = 4'h8 >> { \\wire16_17_:missing_22 , \\wire16_17_:missing_19  };\n  assign \\wire12_18_:missing  = 4'h8 >> { \\wire:missing_18_21 , wire43_18 };\n  assign \\wire7_:missing  = 2'h1 >> wire7_14;\n  assign wire25 = 2'hx >> \\wire4_20_:missing_25 ;\n  assign wire33_37 = 2'h1 >> wire33_53;\n  assign wire34_37 = 2'h1 >> wire34_36;\n  assign \\wire:missing_edge  = 4'h6 >> { wire28_35_36_38, wire43_35 };\n  assign wire34_36 = 4'h8 >> { wire28_35_36_38, \\wire43_:missing_36  };\n  assign \\wire37_:missing  = 4'h8 >> { wire34_37, wire33_37 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire28_35_36_38, \\wire27_:missing_38  };\n  assign wire39_47 = 4'h4 >> { \\wire39_40_:missing_22 , \\wire39_40_:missing_43  };\n  assign \\wire:missing_40  = 4'h8 >> { \\wire39_40_:missing_22 , \\wire39_40_:missing_43  };\n  assign \\wire8_:missing  = 2'h1 >> wire8_15;\n  assign \\wire:missing_41  = 4'h6 >> { wire43_41, \\wire:missing_edge  };\n  assign \\wire:missing_42_54  = 4'h8 >> { \\wire:missing_edge , wire43_42 };\n  assign wire9_21 = 2'h1 >> wire9_24;\n  assign \\wire:missing_edge  = 2'hx >> wire43_46_50_52_53;\n  assign wire3_53 = 2'hx >> wire43_46_50_52_53;\n  assign \\wire:missing_edge  = 2'h1 >> wire10_17;\n  assign wire11_22 = 2'h1 >> wire11_53;\n  assign wire12_26 = 2'h1 >> \\wire12_18_:missing ;\n  assign wire13_19 = 4'h6 >> { \\wire:missing_edge , wire43_13 };\n  assign wire7_14 = 4'h8 >> { \\wire:missing_edge , \\wire0_:missing_14  };\n  assign \\wire4_20_:missing_25  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire32_45_49_:missing  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire48_54 = \\wire:missing_42_54 ;\n  assign \\wire:missing_51  = wire51_53;\n  assign wire50 = wire43_46_50_52_53;\n  assign wire49 = \\wire32_45_49_:missing ;\n  assign \\wire:missing_edge  = wire48_54;\n  assign \\wire:missing_edge  = wire39_47;\n  assign wire46 = wire43_46_50_52_53;\n  assign wire45 = \\wire32_45_49_:missing ;\n  assign wire44 = wire43_44;\n  assign wire43_13 = \\wire:missing_edge ;\n  assign wire26 = wire12_26;\n  assign wire9_24 = wire24_53;\n  assign \\wire:missing_edge  = wire23_53;\n  assign \\wire16_17_:missing_22  = wire11_22;\n  assign \\wire:missing_18_21  = wire9_21;\n  assign \\wire:missing_edge  = \\wire4_20_:missing_25 ;\n  assign \\wire16_17_:missing_19  = wire13_19;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:3.1-119.10\" *)\nmodule postsynth(\\wire0_:missing_14 , \\wire1_:missing_15 , \\wire:missing_edge , wire3_53, \\wire27_:missing_38 , wire28_35_36_38, \\wire29_:missing , wire30_53);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:5.9-5.27\" *)\n  input \\wire0_:missing_14 ;\n  wire \\wire0_:missing_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:12.8-12.17\" *)\n  wire wire13_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:13.8-13.30\" *)\n  wire \\wire16_17_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:16.9-16.27\" *)\n  input \\wire1_:missing_15 ;\n  wire \\wire1_:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:18.8-18.17\" *)\n  wire wire23_53;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:20.8-20.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:22.9-22.28\" *)\n  input \\wire27_:missing_38 ;\n  wire \\wire27_:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:24.9-24.24\" *)\n  input wire28_35_36_38;\n  wire wire28_35_36_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:26.9-26.25\" *)\n  input \\wire29_:missing ;\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:28.10-28.19\" *)\n  output wire30_53;\n  wire wire30_53;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:30.8-30.30\" *)\n  wire \\wire32_45_49_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:38.8-38.17\" *)\n  wire wire39_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:39.10-39.18\" *)\n  output wire3_53;\n  wire wire3_53;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:41.8-41.17\" *)\n  wire wire43_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:47.8-47.26\" *)\n  wire wire43_46_50_52_53;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:50.8-50.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:51.8-51.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:52.8-52.17\" *)\n  wire wire48_54;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:53.8-53.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:54.8-54.29\" *)\n  wire \\wire4_20_:missing_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:55.8-55.14\" *)\n  wire wire50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:68.8-68.27\" *)\n  wire \\wire:missing_42_54 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9F473343.v:70.10-70.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_19 = 1'h0;\n  assign \\wire16_17_:missing_19  = 1'h0;\n  assign wire23_53 = 1'h1;\n  assign wire25 = 1'hx;\n  assign wire30_53 = 1'hx;\n  assign \\wire32_45_49_:missing  = 1'h0;\n  assign wire39_47 = 1'h1;\n  assign wire3_53 = 1'hx;\n  assign wire43_13 = 1'h1;\n  assign wire43_46_50_52_53 = 1'hx;\n  assign wire45 = 1'h0;\n  assign wire46 = 1'hx;\n  assign wire48_54 = 1'h1;\n  assign wire49 = 1'h0;\n  assign \\wire4_20_:missing_25  = 1'h1;\n  assign wire50 = 1'hx;\n  assign \\wire:missing_42_54  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4/src/top.v'.\nSBY  2:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] Copy '/tmp/fuzzmount2DDF5D8C/9F473343.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4/src/9F473343.v'.\nSBY  2:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] Copy '/tmp/fuzzmount2DDF5D8C/9F473343.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4/src/9F473343.post.v'.\nSBY  2:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] engine_0: abc pdr\nSBY  2:48:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:48:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9F473343.v:93$51_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9F473343.v:93$51.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:48:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9F473343.v:91$49_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9F473343.v:91$49.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:48:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9F473343.v:89$47_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9F473343.v:89$47.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:48:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9F473343.v:85$43_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9F473343.v:85$43.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:48:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9F473343.v:84$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9F473343.v:84$42.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:48:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9F473343.v:81$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9F473343.v:81$39.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:48:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] base: Warning: Wire presynth.\\wire30_53 is used but has no driver.\nSBY  2:48:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] base: Warning: Wire presynth.\\wire43_46_50_52_53 is used but has no driver.\nSBY  2:48:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:48:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:48:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] base: finished (returncode=0)\nSBY  2:48:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] aig: Warning: Wire presynth.\\wire30_53 is used but has no driver.\nSBY  2:48:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] aig: Warning: Wire presynth.\\wire43_46_50_52_53 is used but has no driver.\nSBY  2:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:48:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:48:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] aig: finished (returncode=0)\nSBY  2:48:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:48:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:48:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] engine_0: Warning: The network has no constraints.\nSBY  2:48:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:48:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] engine_0: finished (returncode=0)\nSBY  2:48:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] engine_0: Status returned by engine: FAIL\nSBY  2:48:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:48:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:48:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:48:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4'.\nSBY  2:48:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprr142w4] DONE (FAIL, rc=2)\n", :err ""}}}