0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kartik/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Kartik/four_bit_adder/four_bit_adder.srcs/sources_1/new/full_adder.v,1642024564,verilog,,C:/Users/Kartik/four_bit_adder/four_bit_adder.srcs/sources_1/new/test_fourbitadder.v,,full_adder;half_adder,,,,,,,,
C:/Users/Kartik/four_bit_adder/four_bit_adder.srcs/sources_1/new/test_fourbitadder.v,1642024444,verilog,,,,test_full_adder,,,,,,,,
