Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: Proccessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Proccessor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Proccessor"
Output Format                      : NGC
Target Device                      : xc7vx330t-3-ffg1157

---- Source Options
Top Module Name                    : Proccessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\mehrdad\Documents\xilinx\Processor\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\mehrdad\Documents\xilinx\Processor\P_BUS.vhd" into library work
Parsing entity <P_BUS>.
Parsing architecture <Behavioral> of entity <p_bus>.
Parsing VHDL file "C:\Users\mehrdad\Documents\xilinx\Processor\Memory.vhd" into library work
Parsing entity <Memory>.
Parsing architecture <Behavioral> of entity <memory>.
Parsing VHDL file "C:\Users\mehrdad\Documents\xilinx\Processor\ipcore_dir\cordic_v4_0.vhd" into library work
Parsing entity <cordic_v4_0>.
Parsing architecture <cordic_v4_0_a> of entity <cordic_v4_0>.
Parsing VHDL file "C:\Users\mehrdad\Documents\xilinx\Processor\ControlUnit.vhd" into library work
Parsing entity <ControlUnit>.
Parsing architecture <Behavioral> of entity <controlunit>.
Parsing VHDL file "C:\Users\mehrdad\Documents\xilinx\Processor\Proccessor.vhd" into library work
Parsing entity <Proccessor>.
Parsing architecture <Behavioral> of entity <proccessor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Proccessor> (architecture <Behavioral>) from library <work>.

Elaborating entity <ControlUnit> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\mehrdad\Documents\xilinx\Processor\ALU.vhd" Line 55: en_adder should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\mehrdad\Documents\xilinx\Processor\ALU.vhd" Line 70. Case statement is complete. others clause is never selected

Elaborating entity <Memory> (architecture <Behavioral>) from library <work>.

Elaborating entity <P_BUS> (architecture <Behavioral>) from library <work>.

Elaborating entity <cordic_v4_0> (architecture <cordic_v4_0_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Proccessor>.
    Related source file is "c:/users/mehrdad/documents/xilinx/processor/proccessor.vhd".
INFO:Xst:3210 - "c:/users/mehrdad/documents/xilinx/processor/proccessor.vhd" line 137: Output port <y_out> of the instance <DSP> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/mehrdad/documents/xilinx/processor/proccessor.vhd" line 142: Output port <y_out> of the instance <T_DSP> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <display>.
    Found 8-bit comparator equal for signal <s_data_in_dsp[7]_TDSP_out[7]_equal_1_o> created at line 147
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Proccessor> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "c:/users/mehrdad/documents/xilinx/processor/controlunit.vhd".
WARNING:Xst:2999 - Signal 'program', unconnected in block 'ControlUnit', is tied to its initial value.
    Found 8-bit register for signal <second>.
    Found 32-bit register for signal <PC>.
    Found 3-bit register for signal <currentF>.
    Found 3-bit register for signal <currentS>.
    Found 3-bit register for signal <currentT>.
    Found 32-bit register for signal <state_machine.startup>.
    Found 24-bit register for signal <IR>.
    Found 3-bit register for signal <execF>.
    Found 3-bit register for signal <execS>.
    Found 3-bit register for signal <execT>.
    Found 8-bit register for signal <first>.
    Found finite state machine <FSM_0> for signal <state_machine.startup>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 3                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | start (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000000000001               |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <execF>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 45                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | exe1                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <execS>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 45                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | exe1                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <execT>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 45                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | exe1                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <PC[31]_GND_7_o_add_35_OUT> created at line 447.
    Found 32-bit adder for signal <currentF[2]_GND_7_o_add_60_OUT> created at line 511.
    Found 32-bit adder for signal <currentS[2]_GND_7_o_add_85_OUT> created at line 577.
    Found 8x8-bit dual-port RAM <Mram_regblock> for signal <regblock>.
    Found 256x24-bit dual-port Read Only RAM <Mram_program> for signal <program>.
    Found 3-bit 5-to-1 multiplexer for signal <currentF[2]_X_7_o_wide_mux_50_OUT> created at line 434.
    Found 3-bit 5-to-1 multiplexer for signal <currentS[2]_X_7_o_wide_mux_75_OUT> created at line 497.
    Found 3-bit 5-to-1 multiplexer for signal <currentT[2]_X_7_o_wide_mux_100_OUT> created at line 563.
    Found 32-bit comparator greater for signal <GND_7_o_wb[31]_LessThan_44_o> created at line 484
    Summary:
	inferred   4 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  43 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "c:/users/mehrdad/documents/xilinx/processor/alu.vhd".
    Found 1-bit register for signal <jmp>.
    Found 8-bit register for signal <res_out>.
    Found 8-bit adder for signal <a_in[7]_b_in[7]_add_0_OUT> created at line 59.
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_2_OUT<7:0>> created at line 60.
    Found 8-bit 4-to-1 multiplexer for signal <en[1]_GND_9_o_wide_mux_2_OUT> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Memory>.
    Related source file is "c:/users/mehrdad/documents/xilinx/processor/memory.vhd".
    Found 256x8-bit single-port RAM <Mram_fixed_data> for signal <fixed_data>.
    Found 1-bit register for signal <data_rdy>.
    Found 8-bit register for signal <mem_data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <Memory> synthesized.

Synthesizing Unit <P_BUS>.
    Related source file is "c:/users/mehrdad/documents/xilinx/processor/p_bus.vhd".
    Found 8-bit register for signal <data_out_dsp>.
    Found 8-bit register for signal <data_out_disp>.
    Found 8-bit register for signal <data_out_cou>.
    Found 8-bit register for signal <data_out_mem>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <P_BUS> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 256x24-bit dual-port Read Only RAM                    : 1
 256x24-bit single-port Read Only RAM                  : 1
 256x8-bit single-port RAM                             : 1
 8x8-bit dual-port RAM                                 : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 8-bit addsub                                          : 1
# Registers                                            : 16
 1-bit register                                        : 2
 24-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 1
 8-bit register                                        : 9
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 9
 3-bit 5-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 19
# FSMs                                                 : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ControlUnit>.
INFO:Xst:3231 - The small RAM <Mram_regblock> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wb<2:0>>       |          |
    |     diA            | connected to signal <_n0278>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <IR<2:0>>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_regblock1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wb<2:0>>       |          |
    |     diA            | connected to signal <_n0278>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <IR<10:8>>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_program> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 24-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC[31]_GND_7_o_mux_36_OUT<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 24-bit                   |          |
    |     addrB          | connected to signal <currentF[2]_GND_7_o_mux_61_OUT<7:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_program1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 24-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <currentS[2]_GND_7_o_mux_86_OUT<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ControlUnit> synthesized (advanced).

Synthesizing (advanced) Unit <Memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_fixed_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wrt_en>        | high     |
    |     addrA          | connected to signal <add>           |          |
    |     diA            | connected to signal <mem_data_in>   |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Memory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 256x24-bit dual-port distributed Read Only RAM        : 1
 256x24-bit single-port distributed Read Only RAM      : 1
 256x8-bit single-port distributed RAM                 : 1
 8x8-bit dual-port distributed RAM                     : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 8-bit addsub                                          : 1
# Registers                                            : 139
 Flip-Flops                                            : 139
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 9
 3-bit 5-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 19
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cou0/FSM_0> on signal <state_machine.startup[1:2]> with one-hot encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 01
 00000000000000000000000000000001 | 10
----------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cou0/FSM_1> on signal <execF[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 exe1  | 000
 exe2  | 001
 exe3  | 010
 exe4  | 011
 exe5  | 100
 exe6  | 101
 exe7  | 110
 exe8  | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cou0/FSM_2> on signal <execS[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 exe1  | 000
 exe2  | 001
 exe3  | 010
 exe4  | 011
 exe5  | 100
 exe6  | 101
 exe7  | 110
 exe8  | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cou0/FSM_3> on signal <execT[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 exe1  | 000
 exe2  | 001
 exe3  | 010
 exe4  | 011
 exe5  | 100
 exe6  | 101
 exe7  | 110
 exe8  | 111
-------------------
WARNING:Xst:2677 - Node <PC_8> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_9> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_10> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_11> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_12> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_13> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_14> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_15> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_16> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_17> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_18> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_19> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_20> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_21> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_22> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_23> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_24> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_25> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_26> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_27> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_28> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_29> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_30> of sequential type is unconnected in block <ControlUnit>.
WARNING:Xst:2677 - Node <PC_31> of sequential type is unconnected in block <ControlUnit>.

Optimizing unit <Proccessor> ...

Optimizing unit <ControlUnit> ...
WARNING:Xst:1293 - FF/Latch <currentF_2> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentF_2> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...

Optimizing unit <Memory> ...

Optimizing unit <P_BUS> ...
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program5> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program7> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program9> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program11> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program13> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program15> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program17> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program19> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program21> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program23> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program25> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program26> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program27> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program28> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program31> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program29> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program30> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program32> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program33> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program35> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program37> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program39> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program41> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program43> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program45> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program47> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program3>, <Mram_program49> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program10>, <Mram_program12> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program10>, <Mram_program14> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program10>, <Mram_program16> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_program24>, <Mram_program44> are equivalent, second RAM is removed
((currentF[2]_GND_7_o_mux_61_OUT<7> * N7) + (!currentF[2]_GND_7_o_mux_61_OUT<7> * N7))((currentF[2]_GND_7_o_mux_61_OUT<7> * N7) + (!currentF[2]_GND_7_o_mux_61_OUT<7> * N7))((currentF[2]_GND_7_o_mux_61_OUT<7> * N7) + (!currentF[2]_GND_7_o_mux_61_OUT<7> * N7))((currentF[2]_GND_7_o_mux_61_OUT<7> * N7) + (!currentF[2]_GND_7_o_mux_61_OUT<7> * N7))((PC[31]_GND_7_o_mux_36_OUT<7> * N6) + (!PC[31]_GND_7_o_mux_36_OUT<7> * N6))((PC[31]_GND_7_o_mux_36_OUT<7> * N6) + (!PC[31]_GND_7_o_mux_36_OUT<7> * N6))((PC[31]_GND_7_o_mux_36_OUT<7> * N6) + (!PC[31]_GND_7_o_mux_36_OUT<7> * N6))((PC[31]_GND_7_o_mux_36_OUT<7> * N6) + (!PC[31]_GND_7_o_mux_36_OUT<7> * N6))WARNING:Xst:1710 - FF/Latch <P_Bus0/data_out_disp_0> (without init value) has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Bus0/data_out_disp_1> (without init value) has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Bus0/data_out_disp_2> (without init value) has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Bus0/data_out_disp_3> (without init value) has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Bus0/data_out_disp_4> (without init value) has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Bus0/data_out_disp_5> (without init value) has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Bus0/data_out_disp_6> (without init value) has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Bus0/data_out_disp_7> (without init value) has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cou0/currentS_0> has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cou0/currentS_1> has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cou0/currentT_0> has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cou0/currentT_1> has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cou0/execS_FSM_FFd3> has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cou0/execS_FSM_FFd2> has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cou0/execS_FSM_FFd1> has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cou0/execT_FSM_FFd1> has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cou0/execT_FSM_FFd3> has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cou0/execT_FSM_FFd2> has a constant value of 0 in block <Proccessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cou0/currentT_2> of sequential type is unconnected in block <Proccessor>.
WARNING:Xst:2677 - Node <cou0/currentS_2> of sequential type is unconnected in block <Proccessor>.
INFO:Xst:2261 - The FF/Latch <GND_3_o_dff_5_0> in Unit <Proccessor> is equivalent to the following 3 FFs/Latches, which will be removed : <GND_3_o_dff_5_2> <GND_3_o_dff_5_4> <GND_3_o_dff_5_6> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <GND_3_o_dff_5_1> in Unit <Proccessor> is equivalent to the following 3 FFs/Latches, which will be removed : <GND_3_o_dff_5_3> <GND_3_o_dff_5_5> <GND_3_o_dff_5_7> 
Found area constraint ratio of 100 (+ 5) on block Proccessor, actual ratio is 0.
FlipFlop GND_3_o_dff_5_1 has been replicated 3 time(s) to handle iob=true attribute.
FlipFlop GND_3_o_dff_5_0 has been replicated 3 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Proccessor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 211
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 13
#      LUT3                        : 50
#      LUT4                        : 30
#      LUT5                        : 40
#      LUT6                        : 31
#      MUXCY                       : 20
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 104
#      FD                          : 11
#      FDE                         : 82
#      FDR                         : 1
#      FDS                         : 10
# RAMS                             : 31
#      RAM128X1D                   : 17
#      RAM256X1S                   : 8
#      RAM32M                      : 2
#      RAM32X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
# Others                           : 2
#      cordic_v4_0                 : 2

Device utilization summary:
---------------------------

Selected Device : 7vx330tffg1157-3 


Slice Logic Utilization: 
 Number of Slice Registers:              96  out of  385600     0%  
 Number of Slice LUTs:                  282  out of  192800     0%  
    Number used as Logic:               166  out of  192800     0%  
    Number used as Memory:              116  out of  66000     0%  
       Number used as RAM:              116

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    294
   Number with an unused Flip Flop:     198  out of    294    67%  
   Number with an unused LUT:            12  out of    294     4%  
   Number of fully used LUT-FF pairs:    84  out of    294    28%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    600     1%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
clk                                | BUFGP                    | 110   |
TDSP_rd                            | NONE(GND_3_o_dff_5_0)    | 8     |
N0                                 | NONE(cou0_Mram_program48)| 17    |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.271ns (Maximum Frequency: 440.296MHz)
   Minimum input arrival time before clock: 1.798ns
   Maximum output required time after clock: 0.822ns
   Maximum combinational path delay: 0.396ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.271ns (frequency: 440.296MHz)
  Total number of paths / destination ports: 2531 / 278
-------------------------------------------------------------------------
Delay:               2.271ns (Levels of Logic = 3)
  Source:            cou0/IR_13 (FF)
  Destination:       cou0/Mram_regblock11 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cou0/IR_13 to cou0/Mram_regblock11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.232   0.576  cou0/IR_13 (cou0/IR_13)
     LUT6:I0->O            1   0.045   0.290  cou0/_n0275_01_SW0 (N2)
     LUT6:I5->O            9   0.045   0.327  cou0/_n0275_01 (cou0/_n0275_01)
     LUT2:I1->O            6   0.045   0.302  cou0/_n0275_02 (cou0/_n0275_0)
     RAM32M:WE                 0.408          cou0/Mram_regblock2
    ----------------------------------------
    Total                      2.271ns (0.775ns logic, 1.496ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 104 / 93
-------------------------------------------------------------------------
Offset:              1.483ns (Levels of Logic = 2)
  Source:            DSP:rdy (PAD)
  Destination:       cou0/Mram_regblock11 (RAM)
  Destination Clock: clk rising

  Data Path: DSP:rdy to cou0/Mram_regblock11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cordic_v4_0:rdy        2   0.000   0.470  DSP (cntrl_cou<1>)
     LUT4:I0->O            8   0.045   0.379  cou0/_n0278<1>11 (cou0/_n0278<1>1)
     LUT4:I2->O            2   0.045   0.283  cou0/_n0278<4>1 (cou0/_n0278<4>)
     RAM32M:DIC0               0.260          cou0/Mram_regblock2
    ----------------------------------------
    Total                      1.483ns (0.350ns logic, 1.133ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TDSP_rd'
  Total number of paths / destination ports: 196 / 12
-------------------------------------------------------------------------
Offset:              1.798ns (Levels of Logic = 2)
  Source:            DSP:x_out<1> (PAD)
  Destination:       GND_3_o_dff_5_0 (FF)
  Destination Clock: TDSP_rd rising

  Data Path: DSP:x_out<1> to GND_3_o_dff_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cordic_v4_0:x_out<1>    2   0.000   0.571  DSP (s_data_in_dsp<1>)
     LUT6:I0->O            1   0.045   0.566  s_data_in_dsp[7]_TDSP_out[7]_equal_1_o81 (s_data_in_dsp[7]_TDSP_out[7]_equal_1_o8)
     LUT6:I0->O            9   0.045   0.316  s_data_in_dsp[7]_TDSP_out[7]_equal_1_o83 (s_data_in_dsp[7]_TDSP_out[7]_equal_1_o)
     FDS:S                     0.255          GND_3_o_dff_5_0
    ----------------------------------------
    Total                      1.798ns (0.345ns logic, 1.453ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TDSP_rd'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.511ns (Levels of Logic = 1)
  Source:            GND_3_o_dff_5_1_1 (FF)
  Destination:       display<7> (PAD)
  Source Clock:      TDSP_rd rising

  Data Path: GND_3_o_dff_5_1_1 to display<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.232   0.279  GND_3_o_dff_5_1_1 (GND_3_o_dff_5_1_1)
     OBUF:I->O                 0.000          display_7_OBUF (display<7>)
    ----------------------------------------
    Total                      0.511ns (0.232ns logic, 0.279ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 18
-------------------------------------------------------------------------
Offset:              0.822ns (Levels of Logic = 1)
  Source:            cou0/IR_20 (FF)
  Destination:       DSP:nd (PAD)
  Source Clock:      clk rising

  Data Path: cou0/IR_20 to DSP:nd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.232   0.545  cou0/IR_20 (cou0/IR_20)
     LUT4:I0->O            0   0.045   0.000  cou0/Mmux_control_bus_out31 (cntrling<2>)
    cordic_v4_0:nd             0.000          DSP
    ----------------------------------------
    Total                      0.822ns (0.277ns logic, 0.545ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.396ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       DSP:clk (PAD)

  Data Path: clk to DSP:clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          100   0.000   0.396  clk_BUFGP (clk_BUFGP)
    cordic_v4_0:clk            0.000          DSP
    ----------------------------------------
    Total                      0.396ns (0.000ns logic, 0.396ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock N0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.854|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |    2.423|         |         |         |
clk            |    2.271|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.17 secs
 
--> 

Total memory usage is 309748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :   42 (   0 filtered)

