Permission to use, copy, modify, and/or distribute this software for any
purpose with or without fee is hereby granted, provided that the above
copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
@@ -1,6 +1,7 @@
 /*
  *  Atheros AR71XX/AR724X/AR913X SoC register definitions
  *
+ *  Copyright (c) 2013 The Linux Foundation. All rights reserved.
  *  Copyright (C) 2010-2011 Jaiganesh Narayanan <jnarayanan@atheros.com>
  *  Copyright (C) 2008-2010 Gabor Juhos <juhosg@openwrt.org>
  *  Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
@@ -26,7 +27,7 @@
 #define AR71XX_GE1_BASE		0x1a000000
 #define AR71XX_GE1_SIZE		0x10000
 #define AR71XX_EHCI_BASE	0x1b000000
-#define AR71XX_EHCI_SIZE	0x1000
+#define AR71XX_EHCI_SIZE	0x200
 #define AR71XX_OHCI_BASE	0x1c000000
 #define AR71XX_OHCI_SIZE	0x1000
 #define AR71XX_SPI_BASE		0x1f000000
@@ -81,10 +82,10 @@
 #define AR724X_PCI_CTRL_SIZE	0x100
 
 #define AR724X_EHCI_BASE	0x1b000000
-#define AR724X_EHCI_SIZE	0x1000
+#define AR724X_EHCI_SIZE	0x200
 
 #define AR913X_EHCI_BASE	0x1b000000
-#define AR913X_EHCI_SIZE	0x1000
+#define AR913X_EHCI_SIZE	0x200
 #define AR913X_WMAC_BASE	(AR71XX_APB_BASE + 0x000C0000)
 #define AR913X_WMAC_SIZE	0x30000
 
@@ -95,14 +96,20 @@
 #define AR933X_WMAC_BASE	(AR71XX_APB_BASE + 0x00100000)
 #define AR933X_WMAC_SIZE	0x20000
 #define AR933X_EHCI_BASE	0x1b000000
-#define AR933X_EHCI_SIZE	0x1000
+#define AR933X_EHCI_SIZE	0x200
 
 #define AR934X_GMAC_BASE	(AR71XX_APB_BASE + 0x00070000)
 #define AR934X_GMAC_SIZE	0x14
 #define AR934X_WMAC_BASE	(AR71XX_APB_BASE + 0x00100000)
 #define AR934X_WMAC_SIZE	0x20000
+#define AR934X_AUD_DPLL_BASE	(AR71XX_APB_BASE + 0x00116200)
+#define AR934X_AUD_DPLL_SIZE	0x10
 #define AR934X_EHCI_BASE	0x1b000000
 #define AR934X_EHCI_SIZE	0x200
+#define AR934X_DMA_BASE		(AR71XX_APB_BASE + 0x000A0000)
+#define AR934X_DMA_SIZE		0x6C
+#define AR934X_STEREO_BASE	(AR71XX_APB_BASE + 0x000B0000)
+#define AR934X_STEREO_SIZE	0x18
 #define AR934X_SRIF_BASE	(AR71XX_APB_BASE + 0x00116000)
 #define AR934X_SRIF_SIZE	0x1000
 #define AR934X_NFC_BASE		0x1b000200
@@ -240,6 +247,8 @@
 #define AR934X_PLL_CPU_DDR_CLK_CTRL_REG		0x08
 #define AR934X_PLL_SWITCH_CLOCK_CONTROL_REG	0x24
 #define AR934X_PLL_ETH_XMII_CONTROL_REG		0x2c
+#define AR934X_PLL_AUDIO_CONFIG_REG		0x30
+#define AR934X_PLL_AUDIO_MOD_REG		0x34
 
 #define AR934X_PLL_CPU_CONFIG_NFRAC_SHIFT	0
 #define AR934X_PLL_CPU_CONFIG_NFRAC_MASK	0x3f
@@ -309,6 +318,20 @@
 #define QCA955X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL		BIT(21)
 #define QCA955X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL		BIT(24)
 
+#define AR934X_PLL_AUDIO_CONFIG_EXT_DIV_SHIFT		12
+#define AR934X_PLL_AUDIO_CONFIG_EXT_DIV_MASK		0x7
+#define AR934X_PLL_AUDIO_CONFIG_POSTPLLPWD_SHIFT	7
+#define AR934X_PLL_AUDIO_CONFIG_POSTPLLPWD_MASK		0x7
+#define AR934X_PLL_AUDIO_CONFIG_PLLPWD			BIT(5)
+#define AR934X_PLL_AUDIO_CONFIG_BYPASS			BIT(4)
+#define AR934X_PLL_AUDIO_CONFIG_REFDIV_SHIFT		0
+#define AR934X_PLL_AUDIO_CONFIG_REFDIV_MASK		0xf
+
+#define AR934X_PLL_AUDIO_MOD_TGT_DIV_FRAC_SHIFT	11
+#define AR934X_PLL_AUDIO_MOD_TGT_DIV_FRAC_MASK	0x3ffff
+#define AR934X_PLL_AUDIO_MOD_TGT_DIV_INT_SHIFT	1
+#define AR934X_PLL_AUDIO_MOD_TGT_DIV_INT_MASK	0x3f
+
 /*
  * USB_CONFIG block
  */
@@ -590,8 +613,34 @@
 #define AR934X_GPIO_REG_OUT_FUNC3	0x38
 #define AR934X_GPIO_REG_OUT_FUNC4	0x3c
 #define AR934X_GPIO_REG_OUT_FUNC5	0x40
+#define AR934X_GPIO_REG_IN_ENABLE0	0x44
+#define AR934X_GPIO_REG_IN_ENABLE1	0x48
+#define AR934X_GPIO_REG_IN_ENABLE2	0x4C
+#define AR934X_GPIO_REG_IN_ENABLE3	0x50
+#define AR934X_GPIO_REG_IN_ENABLE4	0x54
+#define AR934X_GPIO_REG_IN_ENABLE9	0x68
 #define AR934X_GPIO_REG_FUNC		0x6c
 
+#define AR934X_GPIO_OUT_MUX_SPI_CS1		7
+#define AR934X_GPIO_OUT_MUX_SPI_CS2		8
+#define AR934X_GPIO_OUT_MUX_SPI_CS0		9
+#define AR934X_GPIO_OUT_MUX_SPI_CLK		10
+#define AR934X_GPIO_OUT_MUX_SPI_MOSI		11
+#define AR934X_GPIO_OUT_MUX_I2S_CLK		12
+#define AR934X_GPIO_OUT_MUX_I2S_WS		13
+#define AR934X_GPIO_OUT_MUX_I2S_SD		14
+#define AR934X_GPIO_OUT_MUX_I2S_MCK		15
+#define AR934X_GPIO_OUT_MUX_SPDIF_OUT		25
+#define AR934X_GPIO_IN_MUX_SPI_MISO		0
+#define AR934X_GPIO_IN_MUX_UART0_SIN		1
+#define AR934X_GPIO_IN_MUX_I2S_WS		4
+#define AR934X_GPIO_IN_MUX_I2S_MIC_SD		5
+#define AR934X_GPIO_IN_MUX_I2S_CLK		6
+#define AR934X_GPIO_IN_MUX_I2S_MCK		7
+#define AR934X_GPIO_IN_MUX_I2S_ETH_RX_ERR	8
+#define AR934X_GPIO_IN_MUX_I2S_ETH_RX_COL	9
+#define AR934X_GPIO_IN_MUX_I2S_ETH_RX_CRS	10
+
 #define AR71XX_GPIO_COUNT		16
 #define AR724X_GPIO_COUNT		18
 #define AR913X_GPIO_COUNT		22
@@ -755,4 +804,227 @@
 #define QCA955X_ETH_CFG_RGMII_GMAC0	BIT(0)
 #define QCA955X_ETH_CFG_SGMII_GMAC0	BIT(6)
 
+/*
+ * DPLL block
+ */
+
+#define AR934X_DPLL_REG_1		0x00
+#define AR934X_DPLL_REG_2		0x04
+
+#define AR934X_DPLL_2_RANGE		BIT(31)
+#define AR934X_DPLL_2_KI_SHIFT		26
+#define AR934X_DPLL_2_KI_MASK		0xf
+#define AR934X_DPLL_2_KD_SHIFT		19
+#define AR934X_DPLL_2_KD_MASK		0x7f
+
+#define AR934X_DPLL_REG_3		0x08
+
+#define AR934X_DPLL_3_DO_MEAS		BIT(30)
+#define AR934X_DPLL_3_PHASESH_SHIFT	23
+#define AR934X_DPLL_3_PHASESH_MASK	0x7f
+#define AR934X_DPLL_3_SQSUM_DVC_SHIFT	3
+#define AR934X_DPLL_3_SQSUM_DVC_MASK	0xfffff
+
+#define AR934X_DPLL_REG_4		0x0c
+
+#define AR934X_DPLL_4_MEAS_DONE		BIT(3)
+
+
+/*
+ * DMA block (MBOX/PCM)
+ */
+#define AR934X_DMA_REG_MBOX_FIFO			0x00
+#define AR934X_DMA_REG_MBOX_FIFO_STATUS			0x08
+#define AR934X_DMA_REG_SLIC_MBOX_FIFO_STATUS		0x0c
+#define AR934X_DMA_REG_MBOX_DMA_POLICY			0x10
+
+#define AR934X_DMA_MBOX_DMA_POLICY_TX_FIFO_THRESH_SHIFT	4
+#define AR934X_DMA_MBOX_DMA_POLICY_TX_FIFO_THRESH_MASK	0xf
+#define AR934X_DMA_MBOX_DMA_POLICY_TX_QUANTUM		BIT(3)
+#define AR934X_DMA_MBOX_DMA_POLICY_RX_QUANTUM		BIT(1)
+
+#define AR934X_DMA_REG_SLIC_MBOX_DMA_POLICY		0x14
+#define AR934X_DMA_REG_MBOX0_DMA_RX_DESCRIPTOR_BASE	0x18
+#define AR934X_DMA_REG_MBOX0_DMA_RX_CONTROL		0x1c
+#define AR934X_DMA_REG_MBOX0_DMA_TX_DESCRIPTOR_BASE	0x20
+#define AR934X_DMA_REG_MBOX0_DMA_TX_CONTROL		0x24
+#define AR934X_DMA_REG_MBOX1_DMA_RX_DESCRIPTOR_BASE	0x28
+#define AR934X_DMA_REG_MBOX1_DMA_RX_CONTROL		0x2c
+#define AR934X_DMA_REG_MBOX1_DMA_TX_DESCRIPTOR_BASE	0x30
+#define AR934X_DMA_REG_MBOX1_DMA_TX_CONTROL		0x34
+
+#define AR934X_DMA_MBOX_DMA_CONTROL_RESUME		BIT(2)
+#define AR934X_DMA_MBOX_DMA_CONTROL_START		BIT(1)
+#define AR934X_DMA_MBOX_DMA_CONTROL_STOP		BIT(0)
+
+#define AR934X_DMA_REG_MBOX_FRAME			0x38
+#define AR934X_DMA_REG_SLIC_MBOX_FRAME			0x3c
+#define AR934X_DMA_REG_FIFO_TIMEOUT			0x40
+#define AR934X_DMA_REG_MBOX_INT_STATUS			0x44
+#define AR934X_DMA_REG_SLIC_MBOX_INT_STATUS		0x48
+
+#define AR934X_DMA_MBOX_INT_STATUS_RX_DMA_COMPLETE	BIT(10)
+#define AR934X_DMA_MBOX_INT_STATUS_TX_DMA_COMPLETE	BIT(6)
+
+#define AR934X_DMA_REG_MBOX_INT_ENABLE			0x4c
+#define AR934X_DMA_REG_SLIC_MBOX_INT_ENABLE		0x50
+
+#define AR934X_DMA_MBOX1_INT_RX_COMPLETE		BIT(11)
+#define AR934X_DMA_MBOX0_INT_RX_COMPLETE		BIT(10)
+#define AR934X_DMA_MBOX1_INT_TX_EOM_COMPLETE		BIT(9)
+#define AR934X_DMA_MBOX0_INT_TX_EOM_COMPLETE		BIT(8)
+#define AR934X_DMA_MBOX1_INT_TX_COMPLETE		BIT(7)
+#define AR934X_DMA_MBOX0_INT_TX_COMPLETE		BIT(6)
+
+#define AR934X_DMA_REG_MBOX_FIFO_RESET			0x58
+#define AR934X_DMA_REG_SLIC_MBOX_FIFO_RESET		0x5c
+
+#define AR934X_DMA_MBOX_FIFO_RESET_ALL			0xff
+#define AR934X_DMA_MBOX1_FIFO_RESET_RX			BIT(3)
+#define AR934X_DMA_MBOX0_FIFO_RESET_RX			BIT(2)
+#define AR934X_DMA_MBOX1_FIFO_RESET_TX			BIT(1)
+#define AR934X_DMA_MBOX0_FIFO_RESET_TX			BIT(0)
+
+/*
+ * STEREO block
+ */
+#define	AR934X_STEREO_REG_CONFIG			0x00
+
+#define	AR934X_STEREO_CONFIG_SPDIF_ENABLE		BIT(23)
+#define AR934X_STEREO_CONFIG_I2S_ENABLE			BIT(21)
+#define AR934X_STEREO_CONFIG_MIC_RESET			BIT(20)
+#define AR934X_STEREO_CONFIG_RESET			BIT(19)
+#define AR934X_STEREO_CONFIG_I2S_DELAY			BIT(18)
+#define AR934X_STEREO_CONFIG_PCM_SWAP			BIT(17)
+#define AR934X_STEREO_CONFIG_MIC_WORD_SIZE		BIT(16)
+#define AR934X_STEREO_CONFIG_STEREO_MONO_SHIFT		14
+#define AR934X_STEREO_CONFIG_STEREO_MONO_MASK		0x03
+#define AR934X_STEREO_CONFIG_STEREO_MONO_STEREO		0
+#define AR934X_STEREO_CONFIG_STEREO_MONO_CH0		1
+#define AR934X_STEREO_CONFIG_STEREO_MONO_CH1		2
+
+#define AR934X_STEREO_CONFIG_DATA_WORD_SIZE_SHIFT	12
+#define AR934X_STEREO_CONFIG_DATA_WORD_SIZE_MASK	0x03
+#define AR934X_STEREO_CONFIG_DATA_WORD_8		0
+#define AR934X_STEREO_CONFIG_DATA_WORD_16		1
+#define AR934X_STEREO_CONFIG_DATA_WORD_24		2
+#define AR934X_STEREO_CONFIG_DATA_WORD_32		3
+
+#define AR934X_STEREO_CONFIG_I2S_WORD_SIZE		BIT(11)
+#define AR934X_STEREO_CONFIG_MCK_SEL			BIT(10)
+#define AR934X_STEREO_CONFIG_SAMPLE_CNT_CLEAR_TYPE	BIT(9)
+#define AR934X_STEREO_CONFIG_MASTER			BIT(8)
+#define AR934X_STEREO_CONFIG_POSEDGE_SHIFT		0
+#define AR934X_STEREO_CONFIG_POSEDGE_MASK		0xff
+
+#define	AR934X_STEREO_REG_VOLUME			0x04
+
+#define AR934X_STEREO_VOLUME_CH0			8
+#define AR934X_STEREO_VOLUME_CH1			0
+#define AR934X_STEREO_VOLUME_MASK			0x1f
+
+#define	AR934X_STEREO_REG_MASTER_CLOCK			0x08
+#define	AR934X_STEREO_REG_TX_SAMPLE_CNT_LSB		0x0c
+#define	AR934X_STEREO_REG_TX_SAMPLE_CNT_MSB		0x10
+#define	AR934X_STEREO_REG_RX_SAMPLE_CNT_LSB		0x14
+#define	AR934X_STEREO_REG_RX_SAMPLE_CNT_MSB 		0x18
+
+/*
+ * NAND controller
+ */
+#define AR934X_NAND_REG_COMMAND          0x00
+#define AR934X_NAND_REG_CTRL             0x04
+#define AR934X_NAND_REG_STATUS           0x08
+#define AR934X_NAND_REG_INT_MASK         0x0c
+#define AR934X_NAND_REG_INT_STATUS       0x10
+#define AR934X_NAND_REG_ECC_CTRL         0x14
+#define AR934X_NAND_REG_ECC_OFFSET       0x18
+#define AR934X_NAND_REG_ADDR0_0          0x1c
+#define AR934X_NAND_REG_ADDR1_0          0x20
+#define AR934X_NAND_REG_ADDR0_1          0x24
+#define AR934X_NAND_REG_ADDR1_1          0x28
+#define AR934X_NAND_REG_SPARE_SIZE       0x30
+#define AR934X_NAND_REG_PROTECT          0x38
+#define AR934X_NAND_REG_LOOKUP_EN        0x40
+#define AR934X_NAND_REG_LOOKUP0          0x44
+#define AR934X_NAND_REG_LOOKUP1          0x48
+#define AR934X_NAND_REG_LOOKUP2          0x4c
+#define AR934X_NAND_REG_LOOKUP3          0x50
+#define AR934X_NAND_REG_LOOKUP4          0x54
+#define AR934X_NAND_REG_LOOKUP5          0x58
+#define AR934X_NAND_REG_LOOKUP6          0x5c
+#define AR934X_NAND_REG_LOOKUP7          0x60
+#define AR934X_NAND_REG_DMA_ADDR         0x64
+#define AR934X_NAND_REG_DMA_COUNT        0x68
+#define AR934X_NAND_REG_DMA_CTRL         0x6c
+#define AR934X_NAND_REG_MEM_CTRL         0x80
+#define AR934X_NAND_REG_PG_SIZE          0x84
+#define AR934X_NAND_REG_RD_STATUS        0x88
+#define AR934X_NAND_REG_TIME_SEQ         0x8c
+#define AR934X_NAND_REG_TIMINGS_ASYN     0x90
+#define AR934X_NAND_REG_TIMINGS_SYN      0x94
+#define AR934X_NAND_REG_FIFO_DATA        0x98
+#define AR934X_NAND_REG_TIME_MODE        0x9c
+#define AR934X_NAND_REG_DMA_ADDR_OFFSET  0xa0
+#define AR934X_NAND_REG_DMA_ADDR_OFFSET  0xa0
+#define AR934X_NAND_REG_FIFO_INIT        0xb0
+#define AR934X_NAND_REG_GENERIC_SEQ_CTRL 0xb4
+
+#define AR934X_NAND_DMA_DESCR_SIZE		8
+
+#define AR934X_NAND_TIMING_ASYN_SETTING		0x11
+#define AR934X_NAND_TIME_SEQ_SETTING		0x7fff
+#define AR934X_NAND_CTRL_CUSTOM_SIZE_EN		BIT(11)
+
+#define AR934X_NAND_CTRL_PAGE_SIZE_256		(0 <<  8)
+#define AR934X_NAND_CTRL_PAGE_SIZE_512		BIT(8)
+#define AR934X_NAND_CTRL_PAGE_SIZE_1024		(2 <<  8)
+#define AR934X_NAND_CTRL_PAGE_SIZE_2048		(3 <<  8)
+#define AR934X_NAND_CTRL_PAGE_SIZE_4096		(4 <<  8)
+#define AR934X_NAND_CTRL_PAGE_SIZE_8192		(5 <<  8)
+#define AR934X_NAND_CTRL_PAGE_SIZE_16384	(6 <<  8)
+#define AR934X_NAND_CTRL_PAGE_SIZE_0		(7 <<  8)
+
+#define AR934X_NAND_CTRL_BLOCK_SIZE_32		(0 <<  6)
+#define AR934X_NAND_CTRL_BLOCK_SIZE_64		BIT(6)
+#define AR934X_NAND_CTRL_BLOCK_SIZE_128		(2 <<  6)
+#define AR934X_NAND_CTRL_BLOCK_SIZE_256		(3 <<  6)
+
+#define AR934X_NAND_CTRL_ECC_EN			BIT(5)
+#define AR934X_NAND_CTRL_INT_EN			BIT(4)
+#define AR934X_NAND_CTRL_SPARE_EN		BIT(3)
+
+#define AR934X_NAND_CTRL_ADDR_CYCLE0(c)		((c) << 0)
+
+#define AR934X_NAND_DMA_CTRL_DMA_START		BIT(7)
+#define AR934X_NAND_DMA_CTRL_DMA_DIR_WRITE	(0 << 6)
+#define AR934X_NAND_DMA_CTRL_DMA_DIR_READ	BIT(6)
+#define AR934X_NAND_DMA_CTRL_DMA_MODE_SG	BIT(5)
+#define AR934X_NAND_DMA_CTRL_DMA_BURST_0	(0 << 2)
+#define AR934X_NAND_DMA_CTRL_DMA_BURST_1	BIT(2)
+#define AR934X_NAND_DMA_CTRL_DMA_BURST_2	(2 << 2)
+#define AR934X_NAND_DMA_CTRL_DMA_BURST_3	(3 << 2)
+#define AR934X_NAND_DMA_CTRL_DMA_BURST_4	(4 << 2)
+#define AR934X_NAND_DMA_CTRL_DMA_BURST_5	(5 << 2)
+#define AR934X_NAND_DMA_CTRL_ERR_FLAG		BIT(1)
+#define AR934X_NAND_DMA_CTRL_DMA_READY		BIT(0)
+
+#define AR934X_NAND_ECC_CTRL_ERR_THRESH(x)	(((x) << 8) & (0x1fu << 8))
+#define AR934X_NAND_ECC_CTRL_ECC_CAP(x)		(((x) << 5) & (0x07u << 5))
+#define AR934X_NAND_ECC_CTRL_ECC_2_BITS		AR934X_NAND_ECC_CTRL_ECC_CAP(0)
+#define AR934X_NAND_ECC_CTRL_ECC_4_BITS		AR934X_NAND_ECC_CTRL_ECC_CAP(1)
+#define AR934X_NAND_ECC_CTRL_ECC_6_BITS		AR934X_NAND_ECC_CTRL_ECC_CAP(2)
+#define AR934X_NAND_ECC_CTRL_ECC_8_BITS		AR934X_NAND_ECC_CTRL_ECC_CAP(3)
+#define AR934X_NAND_ECC_CTRL_ECC_10_BITS	AR934X_NAND_ECC_CTRL_ECC_CAP(4)
+#define AR934X_NAND_ECC_CTRL_ECC_12_BITS	AR934X_NAND_ECC_CTRL_ECC_CAP(5)
+#define AR934X_NAND_ECC_CTRL_ECC_14_BITS	AR934X_NAND_ECC_CTRL_ECC_CAP(6)
+#define AR934X_NAND_ECC_CTRL_ECC_16_BITS	AR934X_NAND_ECC_CTRL_ECC_CAP(7)
+#define AR934X_NAND_ECC_CORR_BITS(x)		(AR934X_NAND_ECC_CTRL_ERR_THRESH(x) | AR934X_NAND_ECC_CTRL_ECC_CAP(((x) / 2) - 1))
+#define AR934X_NAND_ECC_CTRL_ERR_OVER		BIT(2)
+#define AR934X_NAND_ECC_CTRL_ERR_UNCORR		BIT(1)
+#define AR934X_NAND_ECC_CTRL_ERR_CORR		BIT(0)
+#define AR934X_NAND_ECC_ERROR			(AR934X_NAND_ECC_CTRL_ERR_UNCORR | AR934X_NAND_ECC_CTRL_ERR_OVER)
+
+#define AR934X_NAND_CMD_END_INT		BIT(1)
+
 #endif /* __ASM_MACH_AR71XX_REGS_H */
