============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  03:03:09 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (12 ps) Setup Check with Pin out/q_reg[9]/CK->D
          Group: clock
     Startpoint: (R) in2/q_reg[4]/CK
          Clock: (R) clock
       Endpoint: (R) out/q_reg[9]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     333            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     221                  
      Launch Clock:-       0                  
         Data Path:-     209                  
             Slack:=      12                  

#----------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  in2/q_reg[4]/CK         -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  in2/q_reg[4]/Q          -       CK->Q  R     DFFRHQX4LVT       6 13.5    22    48      48    (-,-) 
  add_102_37_g469__6161/Y -       B->Y   F     NAND2X2LVT        3  4.8    25    18      66    (-,-) 
  add_102_37_g437__9315/Y -       A0N->Y F     AOI2BB1X4LVT      3  5.2    14    30      96    (-,-) 
  add_102_37_g417__4319/Y -       A1->Y  R     OAI21X2LVT        1  3.9    26    18     115    (-,-) 
  add_102_37_g401__5115/Y -       B0->Y  F     AOI21X4LVT        2  6.0    24    10     125    (-,-) 
  add_102_37_g400/Y       -       A->Y   R     CLKINVX6LVT       7 14.0    16    12     137    (-,-) 
  add_102_37_g389__5526/Y -       A1->Y  F     AOI21X2LVT        1  2.2    18    15     152    (-,-) 
  add_102_37_g385__5107/Y -       B->Y   R     XNOR2X1LVT        1  2.7    16    28     180    (-,-) 
  g1094__5107/Y           -       A1->Y  F     AOI22X2LVT        1  2.6    31    18     198    (-,-) 
  g1039__6260/Y           -       B->Y   R     NAND3X2LVT        1  2.1    19    11     209    (-,-) 
  out/q_reg[9]/D          <<<     -      R     DFFRHQX1LVT       1    -     -     0     209    (-,-) 
#----------------------------------------------------------------------------------------------------

