<stg><name>areWedgeSuperPointsEqual</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:0 %wsp25_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp25

]]></Node>
<StgValue><ssdm name="wsp25_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1 %wsp2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wsp2

]]></Node>
<StgValue><ssdm name="wsp2_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:2 %wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11

]]></Node>
<StgValue><ssdm name="wsp11_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:3 %wsp1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wsp1

]]></Node>
<StgValue><ssdm name="wsp1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:4 %wsp25_cast27 = zext i3 %wsp25_read

]]></Node>
<StgValue><ssdm name="wsp25_cast27"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="5">
<![CDATA[
_ifconv:5 %zext_ln34 = zext i5 %wsp2_read

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
_ifconv:6 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %wsp2_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:7 %zext_ln34_1 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:8 %add_ln34 = add i8 %zext_ln34_1, i8 %zext_ln34

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:9 %add_ln34_1 = add i8 %add_ln34, i8 %wsp25_cast27

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
_ifconv:10 %p_shl3_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %add_ln34_1, i7 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
_ifconv:11 %tmp_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln34_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="12">
<![CDATA[
_ifconv:12 %zext_ln34_2 = zext i12 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:13 %add_ln34_2 = add i15 %p_shl3_cast, i15 %zext_ln34_2

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:14 %add_ln34_3 = add i15 %add_ln34_2, i15 99

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:15 %zext_ln34_3 = zext i15 %add_ln34_3

]]></Node>
<StgValue><ssdm name="zext_ln34_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16 %wsp1_2_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln34_3

]]></Node>
<StgValue><ssdm name="wsp1_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:20 %wsp11_cast29 = zext i3 %wsp11_read

]]></Node>
<StgValue><ssdm name="wsp11_cast29"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="5">
<![CDATA[
_ifconv:21 %zext_ln34_5 = zext i5 %wsp1_read

]]></Node>
<StgValue><ssdm name="zext_ln34_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
_ifconv:22 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %wsp1_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:23 %zext_ln34_6 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln34_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:24 %add_ln34_5 = add i8 %zext_ln34_6, i8 %zext_ln34_5

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:25 %add_ln34_6 = add i8 %add_ln34_5, i8 %wsp11_cast29

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
_ifconv:26 %p_shl_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %add_ln34_6, i7 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
_ifconv:27 %tmp_93 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln34_6, i4 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="12">
<![CDATA[
_ifconv:28 %zext_ln34_7 = zext i12 %tmp_93

]]></Node>
<StgValue><ssdm name="zext_ln34_7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:29 %add_ln34_7 = add i15 %p_shl_cast, i15 %zext_ln34_7

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:30 %add_ln34_8 = add i15 %add_ln34_7, i15 99

]]></Node>
<StgValue><ssdm name="add_ln34_8"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:31 %zext_ln34_8 = zext i15 %add_ln34_8

]]></Node>
<StgValue><ssdm name="zext_ln34_8"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32 %wsp1_2_addr_2 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln34_8

]]></Node>
<StgValue><ssdm name="wsp1_2_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:37 %wsp1_2_load = load i15 %wsp1_2_addr_2

]]></Node>
<StgValue><ssdm name="wsp1_2_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:38 %wsp1_2_load_1 = load i15 %wsp1_2_addr

]]></Node>
<StgValue><ssdm name="wsp1_2_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:17 %add_ln34_4 = add i15 %add_ln34_2, i15 102

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:18 %zext_ln34_4 = zext i15 %add_ln34_4

]]></Node>
<StgValue><ssdm name="zext_ln34_4"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:19 %wsp1_2_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln34_4

]]></Node>
<StgValue><ssdm name="wsp1_2_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:33 %add_ln34_9 = add i15 %add_ln34_7, i15 102

]]></Node>
<StgValue><ssdm name="add_ln34_9"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:34 %zext_ln34_9 = zext i15 %add_ln34_9

]]></Node>
<StgValue><ssdm name="zext_ln34_9"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:35 %wsp1_2_addr_3 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln34_9

]]></Node>
<StgValue><ssdm name="wsp1_2_addr_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:37 %wsp1_2_load = load i15 %wsp1_2_addr_2

]]></Node>
<StgValue><ssdm name="wsp1_2_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:38 %wsp1_2_load_1 = load i15 %wsp1_2_addr

]]></Node>
<StgValue><ssdm name="wsp1_2_load_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:39 %sub_ln34 = sub i64 %wsp1_2_load, i64 %wsp1_2_load_1

]]></Node>
<StgValue><ssdm name="sub_ln34"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:61 %wsp1_2_load_2 = load i15 %wsp1_2_addr_3

]]></Node>
<StgValue><ssdm name="wsp1_2_load_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:62 %wsp1_2_load_3 = load i15 %wsp1_2_addr_1

]]></Node>
<StgValue><ssdm name="wsp1_2_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:40 %dc = sitodp i64 %sub_ln34

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:61 %wsp1_2_load_2 = load i15 %wsp1_2_addr_3

]]></Node>
<StgValue><ssdm name="wsp1_2_load_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:62 %wsp1_2_load_3 = load i15 %wsp1_2_addr_1

]]></Node>
<StgValue><ssdm name="wsp1_2_load_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:63 %sub_ln34_1 = sub i64 %wsp1_2_load_2, i64 %wsp1_2_load_3

]]></Node>
<StgValue><ssdm name="sub_ln34_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:40 %dc = sitodp i64 %sub_ln34

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:41 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:42 %tmp_102 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:43 %tmp_103 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
_ifconv:44 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_103, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="169" op_0_bw="54">
<![CDATA[
_ifconv:45 %zext_ln15 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:46 %zext_ln510 = zext i11 %tmp_102

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:47 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:48 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:49 %sub_ln1311 = sub i11 1023, i11 %tmp_102

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:50 %sext_ln1311 = sext i11 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:51 %ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:52 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="169" op_0_bw="32">
<![CDATA[
_ifconv:53 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
_ifconv:54 %r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
_ifconv:55 %r_V_16 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
_ifconv:56 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:57 %zext_ln662 = zext i1 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:58 %tmp_65 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_16, i32 53, i32 116

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:59 %val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:60 %icmp_ln34 = icmp_slt  i64 %val, i64 100

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:64 %dc_13 = sitodp i64 %sub_ln34_1

]]></Node>
<StgValue><ssdm name="dc_13"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wsp1_2, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:64 %dc_13 = sitodp i64 %sub_ln34_1

]]></Node>
<StgValue><ssdm name="dc_13"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:65 %data_V_14 = bitcast i64 %dc_13

]]></Node>
<StgValue><ssdm name="data_V_14"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:66 %tmp_104 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_14, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:67 %tmp_105 = trunc i64 %data_V_14

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
_ifconv:68 %mantissa_6 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_105, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_6"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="169" op_0_bw="54">
<![CDATA[
_ifconv:69 %zext_ln15_6 = zext i54 %mantissa_6

]]></Node>
<StgValue><ssdm name="zext_ln15_6"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:70 %zext_ln510_2 = zext i11 %tmp_104

]]></Node>
<StgValue><ssdm name="zext_ln510_2"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:71 %add_ln510_2 = add i12 %zext_ln510_2, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:72 %isNeg_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_2, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_6"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:73 %sub_ln1311_6 = sub i11 1023, i11 %tmp_104

]]></Node>
<StgValue><ssdm name="sub_ln1311_6"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:74 %sext_ln1311_6 = sext i11 %sub_ln1311_6

]]></Node>
<StgValue><ssdm name="sext_ln1311_6"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:75 %ush_6 = select i1 %isNeg_6, i12 %sext_ln1311_6, i12 %add_ln510_2

]]></Node>
<StgValue><ssdm name="ush_6"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:76 %sh_prom_i_i_i_i_i64_cast_cast_cast = sext i12 %ush_6

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i64_cast_cast_cast"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="169" op_0_bw="32">
<![CDATA[
_ifconv:77 %sh_prom_i_i_i_i_i64_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i64_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i64_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
_ifconv:78 %r_V_17 = lshr i169 %zext_ln15_6, i169 %sh_prom_i_i_i_i_i64_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
_ifconv:79 %r_V_18 = shl i169 %zext_ln15_6, i169 %sh_prom_i_i_i_i_i64_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
_ifconv:80 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_17, i32 53

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:81 %zext_ln662_6 = zext i1 %tmp_101

]]></Node>
<StgValue><ssdm name="zext_ln662_6"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:82 %tmp_67 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_18, i32 53, i32 116

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:83 %val_6 = select i1 %isNeg_6, i64 %zext_ln662_6, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="val_6"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:84 %icmp_ln34_1 = icmp_slt  i64 %val_6, i64 100

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85 %and_ln34 = and i1 %icmp_ln34, i1 %icmp_ln34_1

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1">
<![CDATA[
_ifconv:86 %ret_ln34 = ret i1 %and_ln34

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
