22:37:57 **** Auto Build of configuration Debug for project test_sd ****
make -j4 pre-build main-build 
a9-linaro-pre-build-step
' '
'Building file: ../src/markstat/Sim/s0BatSimulator.cpp'
'Building file: ../src/markstat/Sim/s0BrgSim.cpp'
'Building file: ../src/markstat/Sim/s0FuseSim.cpp'
'Invoking: ARM v7 g++ compiler'
'Building file: ../src/markstat/Sim/s0DbSimulator.cpp'
'Invoking: ARM v7 g++ compiler'
'Invoking: ARM v7 g++ compiler'
arm-none-eabi-g++ -Wall -O0 -g3 -I../../test_sd_bsp/ps7_cortexa9_0/include -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Core" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\DLL_Code" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat\Frame" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat\Sim" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat\Tools" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\Core" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\System" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\System\sys" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\System\x86" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Work" -I"C:\Program Files (x86)\Windows Kits\10\Include\10.0.10240.0\ucrt\" -c -fmessage-length=0 -MT"src/markstat/Sim/s0BatSimulator.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -MMD -MP -MF"src/markstat/Sim/s0BatSimulator.d" -MT"src/markstat/Sim/s0BatSimulator.o" -o "src/markstat/Sim/s0BatSimulator.o" "../src/markstat/Sim/s0BatSimulator.cpp"
'Invoking: ARM v7 g++ compiler'
arm-none-eabi-g++ -Wall -O0 -g3 -I../../test_sd_bsp/ps7_cortexa9_0/include -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Core" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\DLL_Code" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat\Frame" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat\Sim" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat\Tools" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\Core" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\System" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\System\sys" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\System\x86" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Work" -I"C:\Program Files (x86)\Windows Kits\10\Include\10.0.10240.0\ucrt\" -c -fmessage-length=0 -MT"src/markstat/Sim/s0BrgSim.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -MMD -MP -MF"src/markstat/Sim/s0BrgSim.d" -MT"src/markstat/Sim/s0BrgSim.o" -o "src/markstat/Sim/s0BrgSim.o" "../src/markstat/Sim/s0BrgSim.cpp"
arm-none-eabi-g++ -Wall -O0 -g3 -I../../test_sd_bsp/ps7_cortexa9_0/include -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Core" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\DLL_Code" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat\Frame" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat\Sim" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat\Tools" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\Core" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\System" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\System\sys" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\System\x86" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Work" -I"C:\Program Files (x86)\Windows Kits\10\Include\10.0.10240.0\ucrt\" -c -fmessage-length=0 -MT"src/markstat/Sim/s0FuseSim.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -MMD -MP -MF"src/markstat/Sim/s0FuseSim.d" -MT"src/markstat/Sim/s0FuseSim.o" -o "src/markstat/Sim/s0FuseSim.o" "../src/markstat/Sim/s0FuseSim.cpp"
arm-none-eabi-g++: fatal error: no input files
compilation terminated.
arm-none-eabi-g++ -Wall -O0 -g3 -I../../test_sd_bsp/ps7_cortexa9_0/include -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Core" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\DLL_Code" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat\Frame" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat\Sim" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\markstat\Tools" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\Core" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\System" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\System\sys" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Stubs\System\x86" -I"C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\test_sd\src\Work" -I"C:\Program Files (x86)\Windows Kits\10\Include\10.0.10240.0\ucrt\" -c -fmessage-length=0 -MT"src/markstat/Sim/s0DbSimulator.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -MMD -MP -MF"src/markstat/Sim/s0DbSimulator.d" -MT"src/markstat/Sim/s0DbSimulator.o" -o "src/markstat/Sim/s0DbSimulator.o" "../src/markstat/Sim/s0DbSimulator.cpp"
arm-none-eabi-g++: fatal error: no input files
compilation terminated.
make: *** [src/markstat/Sim/s0BatSimulator.o] Error 1
make: *** Waiting for unfinished jobs....
make: *** [src/markstat/Sim/s0BrgSim.o] Error 1
arm-none-eabi-g++: fatal error: no input files
compilation terminated.
make: *** [src/markstat/Sim/s0FuseSim.o] Error 1
arm-none-eabi-g++: fatal error: no input files
compilation terminated.
make: *** [src/markstat/Sim/s0DbSimulator.o] Error 1

22:37:58 Build Finished (took 1s.100ms)

