// Seed: 2774180576
module module_0;
  final begin
    id_1 <= id_1;
  end
  assign id_2[1] = id_2;
endmodule
program module_1;
  module_0();
  assign id_1 = id_15;
endprogram : id_17
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin
    id_15 <= #1 id_10;
  end
  assign id_17 = id_1;
  module_0(); id_21 :
  assert property (@(negedge id_14) 1)
  else assert (id_10);
endmodule
