

================================================================
== Vitis HLS Report for 'dfm'
================================================================
* Date:           Wed Sep  3 20:05:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+------------+-----------+-----------+-----+------------+---------+
        |                                          |                               |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
        |                 Instance                 |             Module            |   min   |     max    |    min    |    max    | min |     max    |   Type  |
        +------------------------------------------+-------------------------------+---------+------------+-----------+-----------+-----+------------+---------+
        |grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203  |dfm_Pipeline_VITIS_LOOP_114_2  |        3|  1073741826|  12.000 ns|  4.295 sec|    3|  1073741826|       no|
        +------------------------------------------+-------------------------------+---------+------------+-----------+-----------+-----+------------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_111_1   |        ?|        ?|         ?|          -|          -|     4|        no|
        | + VITIS_LOOP_121_3  |        ?|        ?|         1|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 14 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_0 = alloca i32 1"   --->   Operation 16 'alloca' 'tile_to_dbuf_begin_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Dlen_0 = alloca i32 1"   --->   Operation 17 'alloca' 'Dlen_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin9_0 = alloca i32 1"   --->   Operation 18 'alloca' 'tile_to_dbuf_begin9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin810_0 = alloca i32 1"   --->   Operation 19 'alloca' 'tile_to_dbuf_begin810_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin7_0 = alloca i32 1"   --->   Operation 20 'alloca' 'tile_to_dbuf_begin7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K"   --->   Operation 21 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 22 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read7"   --->   Operation 23 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read6"   --->   Operation 24 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read5"   --->   Operation 25 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read4"   --->   Operation 26 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 27 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 28 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 29 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 30 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%K_cast = zext i30 %K_read"   --->   Operation 31 'zext' 'K_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_37, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_0, void @empty_26, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln111 = store i32 0, i32 %Dlen_0" [src/spmm_device_fpga.cpp:111]   --->   Operation 34 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln111 = store i3 0, i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 35 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body" [src/spmm_device_fpga.cpp:111]   --->   Operation 36 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_7 = load i3 %i" [src/spmm_device_fpga.cpp:112]   --->   Operation 37 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%Dlen_0_load = load i32 %Dlen_0" [src/spmm_device_fpga.cpp:118]   --->   Operation 38 'load' 'Dlen_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.49ns)   --->   "%icmp_ln111 = icmp_eq  i3 %i_7, i3 4" [src/spmm_device_fpga.cpp:111]   --->   Operation 39 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.57ns)   --->   "%add_ln111 = add i3 %i_7, i3 1" [src/spmm_device_fpga.cpp:111]   --->   Operation 41 'add' 'add_ln111' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.body.split, void %for.end40" [src/spmm_device_fpga.cpp:111]   --->   Operation 42 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i32 %Dlen_0_load" [src/spmm_device_fpga.cpp:111]   --->   Operation 43 'trunc' 'trunc_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i3 %i_7" [src/spmm_device_fpga.cpp:112]   --->   Operation 44 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15" [src/spmm_device_fpga.cpp:112]   --->   Operation 45 'specpipeline' 'specpipeline_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/spmm_device_fpga.cpp:111]   --->   Operation 46 'specloopname' 'specloopname_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.45ns)   --->   "%tmp = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %p_read_4, i1 %p_read_3, i1 %p_read_2, i1 %p_read_1, i2 %trunc_ln112" [src/spmm_device_fpga.cpp:113]   --->   Operation 47 'mux' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %tmp, void %VITIS_LOOP_114_2, void %VITIS_LOOP_121_3" [src/spmm_device_fpga.cpp:113]   --->   Operation 48 'br' 'br_ln113' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.45ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i2 %trunc_ln112" [src/spmm_device_fpga.cpp:112]   --->   Operation 49 'mux' 'tmp_3' <Predicate = (!icmp_ln111 & !tmp)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [2/2] (2.29ns)   --->   "%mul = mul i32 %tmp_3, i32 %K_cast" [src/spmm_device_fpga.cpp:112]   --->   Operation 50 'mul' 'mul' <Predicate = (!icmp_ln111 & !tmp)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.49ns)   --->   "%icmp_ln121 = icmp_eq  i3 %i_7, i3 0" [src/spmm_device_fpga.cpp:121]   --->   Operation 51 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln111 & tmp)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %for.body20.lr.ph, void %for.cond.cleanup19" [src/spmm_device_fpga.cpp:121]   --->   Operation 52 'br' 'br_ln121' <Predicate = (!icmp_ln111 & tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.45ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i2 %trunc_ln112" [src/spmm_device_fpga.cpp:112]   --->   Operation 53 'mux' 'tmp_4' <Predicate = (!icmp_ln111 & tmp & !icmp_ln121)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln121 = br void %for.body20" [src/spmm_device_fpga.cpp:121]   --->   Operation 54 'br' 'br_ln121' <Predicate = (!icmp_ln111 & tmp & !icmp_ln121)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_0_load = load i32 %tile_to_dbuf_begin_0"   --->   Operation 55 'load' 'tile_to_dbuf_begin_0_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin9_0_load = load i32 %tile_to_dbuf_begin9_0"   --->   Operation 56 'load' 'tile_to_dbuf_begin9_0_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin810_0_load = load i32 %tile_to_dbuf_begin810_0"   --->   Operation 57 'load' 'tile_to_dbuf_begin810_0_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin7_0_load = load i32 %tile_to_dbuf_begin7_0"   --->   Operation 58 'load' 'tile_to_dbuf_begin7_0_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %tile_to_dbuf_begin_0_load"   --->   Operation 59 'insertvalue' 'mrv' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %tile_to_dbuf_begin7_0_load"   --->   Operation 60 'insertvalue' 'mrv_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %tile_to_dbuf_begin810_0_load"   --->   Operation 61 'insertvalue' 'mrv_2' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %tile_to_dbuf_begin9_0_load"   --->   Operation 62 'insertvalue' 'mrv_3' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i128 %mrv_3"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 64 [1/2] (2.29ns)   --->   "%mul = mul i32 %tmp_3, i32 %K_cast" [src/spmm_device_fpga.cpp:112]   --->   Operation 64 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.14>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul, i2 0" [src/spmm_device_fpga.cpp:114]   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i34 %shl_ln" [src/spmm_device_fpga.cpp:114]   --->   Operation 66 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.14ns)   --->   "%add_ln114 = add i64 %zext_ln114, i64 %B_read" [src/spmm_device_fpga.cpp:114]   --->   Operation 67 'add' 'add_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63" [src/spmm_device_fpga.cpp:114]   --->   Operation 68 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln7" [src/spmm_device_fpga.cpp:114]   --->   Operation 69 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln114" [src/spmm_device_fpga.cpp:114]   --->   Operation 70 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [7/7] (2.92ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i32 %K_cast" [src/spmm_device_fpga.cpp:114]   --->   Operation 71 'readreq' 'empty_56' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 72 [6/7] (2.92ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i32 %K_cast" [src/spmm_device_fpga.cpp:114]   --->   Operation 72 'readreq' 'empty_56' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 73 [5/7] (2.92ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i32 %K_cast" [src/spmm_device_fpga.cpp:114]   --->   Operation 73 'readreq' 'empty_56' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 74 [4/7] (2.92ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i32 %K_cast" [src/spmm_device_fpga.cpp:114]   --->   Operation 74 'readreq' 'empty_56' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 75 [3/7] (2.92ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i32 %K_cast" [src/spmm_device_fpga.cpp:114]   --->   Operation 75 'readreq' 'empty_56' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 76 [2/7] (2.92ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i32 %K_cast" [src/spmm_device_fpga.cpp:114]   --->   Operation 76 'readreq' 'empty_56' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 77 [1/7] (2.92ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i32 %K_cast" [src/spmm_device_fpga.cpp:114]   --->   Operation 77 'readreq' 'empty_56' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.22>
ST_12 : Operation 78 [2/2] (1.22ns)   --->   "%call_ln114 = call void @dfm_Pipeline_VITIS_LOOP_114_2, i32 %gmem3, i62 %trunc_ln7, i30 %K_read, i16 %trunc_ln111, i32 %Dbuf" [src/spmm_device_fpga.cpp:114]   --->   Operation 78 'call' 'call_ln114' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.26>
ST_13 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln114 = call void @dfm_Pipeline_VITIS_LOOP_114_2, i32 %gmem3, i62 %trunc_ln7, i30 %K_read, i16 %trunc_ln111, i32 %Dbuf" [src/spmm_device_fpga.cpp:114]   --->   Operation 79 'call' 'call_ln114' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 80 [1/1] (0.34ns)   --->   "%switch_ln118 = switch i2 %trunc_ln112, void %branch7, i2 0, void %VITIS_LOOP_114_2.for.end.loopexit38_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [src/spmm_device_fpga.cpp:118]   --->   Operation 80 'switch' 'switch_ln118' <Predicate = (!tmp)> <Delay = 0.34>
ST_13 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln118 = store i32 %Dlen_0_load, i32 %tile_to_dbuf_begin810_0" [src/spmm_device_fpga.cpp:118]   --->   Operation 81 'store' 'store_ln118' <Predicate = (!tmp & trunc_ln112 == 2)> <Delay = 0.38>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.end.loopexit38" [src/spmm_device_fpga.cpp:118]   --->   Operation 82 'br' 'br_ln118' <Predicate = (!tmp & trunc_ln112 == 2)> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln118 = store i32 %Dlen_0_load, i32 %tile_to_dbuf_begin7_0" [src/spmm_device_fpga.cpp:118]   --->   Operation 83 'store' 'store_ln118' <Predicate = (!tmp & trunc_ln112 == 1)> <Delay = 0.38>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.end.loopexit38" [src/spmm_device_fpga.cpp:118]   --->   Operation 84 'br' 'br_ln118' <Predicate = (!tmp & trunc_ln112 == 1)> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln118 = store i32 %Dlen_0_load, i32 %tile_to_dbuf_begin_0" [src/spmm_device_fpga.cpp:118]   --->   Operation 85 'store' 'store_ln118' <Predicate = (!tmp & trunc_ln112 == 0)> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.end.loopexit38" [src/spmm_device_fpga.cpp:118]   --->   Operation 86 'br' 'br_ln118' <Predicate = (!tmp & trunc_ln112 == 0)> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln118 = store i32 %Dlen_0_load, i32 %tile_to_dbuf_begin9_0" [src/spmm_device_fpga.cpp:118]   --->   Operation 87 'store' 'store_ln118' <Predicate = (!tmp & trunc_ln112 == 3)> <Delay = 0.38>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.end.loopexit38" [src/spmm_device_fpga.cpp:118]   --->   Operation 88 'br' 'br_ln118' <Predicate = (!tmp & trunc_ln112 == 3)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.88ns)   --->   "%add_ln119 = add i32 %Dlen_0_load, i32 %K_cast" [src/spmm_device_fpga.cpp:119]   --->   Operation 89 'add' 'add_ln119' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln120 = store i32 %add_ln119, i32 %Dlen_0" [src/spmm_device_fpga.cpp:120]   --->   Operation 90 'store' 'store_ln120' <Predicate = (!tmp)> <Delay = 0.38>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.inc37" [src/spmm_device_fpga.cpp:120]   --->   Operation 91 'br' 'br_ln120' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln111 = store i3 %add_ln111, i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 92 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body" [src/spmm_device_fpga.cpp:111]   --->   Operation 93 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 1.82>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %for.body20.lr.ph, i2 %add_ln121, void %for.inc33" [src/spmm_device_fpga.cpp:122]   --->   Operation 94 'phi' 'j' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.34ns)   --->   "%icmp_ln121_1 = icmp_ult  i2 %j, i2 %trunc_ln112" [src/spmm_device_fpga.cpp:121]   --->   Operation 95 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (0.43ns)   --->   "%add_ln121 = add i2 %j, i2 1" [src/spmm_device_fpga.cpp:121]   --->   Operation 96 'add' 'add_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121_1, void %for.cond.cleanup19.loopexit, void %for.body20.split" [src/spmm_device_fpga.cpp:121]   --->   Operation 97 'br' 'br_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/spmm_device_fpga.cpp:121]   --->   Operation 98 'specloopname' 'specloopname_ln121' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.45ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i2 %j" [src/spmm_device_fpga.cpp:122]   --->   Operation 99 'mux' 'tmp_5' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.85ns)   --->   "%icmp_ln122 = icmp_eq  i32 %tmp_5, i32 %tmp_4" [src/spmm_device_fpga.cpp:122]   --->   Operation 100 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.inc33, void %if.then28" [src/spmm_device_fpga.cpp:122]   --->   Operation 101 'br' 'br_ln122' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.body20" [src/spmm_device_fpga.cpp:121]   --->   Operation 102 'br' 'br_ln121' <Predicate = (!icmp_ln121 & icmp_ln121_1 & !icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_0_load_1 = load i32 %tile_to_dbuf_begin_0" [src/spmm_device_fpga.cpp:122]   --->   Operation 103 'load' 'tile_to_dbuf_begin_0_load_1' <Predicate = (!icmp_ln121 & icmp_ln121_1 & icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin9_0_load_1 = load i32 %tile_to_dbuf_begin9_0" [src/spmm_device_fpga.cpp:122]   --->   Operation 104 'load' 'tile_to_dbuf_begin9_0_load_1' <Predicate = (!icmp_ln121 & icmp_ln121_1 & icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin810_0_load_1 = load i32 %tile_to_dbuf_begin810_0" [src/spmm_device_fpga.cpp:122]   --->   Operation 105 'load' 'tile_to_dbuf_begin810_0_load_1' <Predicate = (!icmp_ln121 & icmp_ln121_1 & icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin7_0_load_1 = load i32 %tile_to_dbuf_begin7_0" [src/spmm_device_fpga.cpp:122]   --->   Operation 106 'load' 'tile_to_dbuf_begin7_0_load_1' <Predicate = (!icmp_ln121 & icmp_ln121_1 & icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.45ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %tile_to_dbuf_begin_0_load_1, i32 %tile_to_dbuf_begin7_0_load_1, i32 %tile_to_dbuf_begin810_0_load_1, i32 %tile_to_dbuf_begin9_0_load_1, i2 %j" [src/spmm_device_fpga.cpp:122]   --->   Operation 107 'mux' 'tmp_6' <Predicate = (!icmp_ln121 & icmp_ln121_1 & icmp_ln122)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (0.34ns)   --->   "%switch_ln122 = switch i2 %trunc_ln112, void %branch3, i2 1, void %if.then28.for.inc37_crit_edge, i2 2, void %branch2" [src/spmm_device_fpga.cpp:122]   --->   Operation 108 'switch' 'switch_ln122' <Predicate = (!icmp_ln121 & icmp_ln121_1 & icmp_ln122)> <Delay = 0.34>
ST_14 : Operation 109 [1/1] (0.38ns)   --->   "%store_ln122 = store i32 %tmp_6, i32 %tile_to_dbuf_begin810_0" [src/spmm_device_fpga.cpp:122]   --->   Operation 109 'store' 'store_ln122' <Predicate = (trunc_ln112 == 2 & !icmp_ln121 & icmp_ln121_1 & icmp_ln122)> <Delay = 0.38>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.inc37" [src/spmm_device_fpga.cpp:122]   --->   Operation 110 'br' 'br_ln122' <Predicate = (trunc_ln112 == 2 & !icmp_ln121 & icmp_ln121_1 & icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.38ns)   --->   "%store_ln122 = store i32 %tmp_6, i32 %tile_to_dbuf_begin7_0" [src/spmm_device_fpga.cpp:122]   --->   Operation 111 'store' 'store_ln122' <Predicate = (trunc_ln112 == 1 & !icmp_ln121 & icmp_ln121_1 & icmp_ln122)> <Delay = 0.38>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.inc37" [src/spmm_device_fpga.cpp:122]   --->   Operation 112 'br' 'br_ln122' <Predicate = (trunc_ln112 == 1 & !icmp_ln121 & icmp_ln121_1 & icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.38ns)   --->   "%store_ln122 = store i32 %tmp_6, i32 %tile_to_dbuf_begin9_0" [src/spmm_device_fpga.cpp:122]   --->   Operation 113 'store' 'store_ln122' <Predicate = (trunc_ln112 != 1 & trunc_ln112 != 2 & !icmp_ln121 & icmp_ln121_1 & icmp_ln122)> <Delay = 0.38>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.inc37" [src/spmm_device_fpga.cpp:122]   --->   Operation 114 'br' 'br_ln122' <Predicate = (trunc_ln112 != 1 & trunc_ln112 != 2 & !icmp_ln121 & icmp_ln121_1 & icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.cleanup19"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln121 & !icmp_ln121_1)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.inc37" [src/spmm_device_fpga.cpp:121]   --->   Operation 116 'br' 'br_ln121' <Predicate = (!icmp_ln121_1) | (icmp_ln121)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Dbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                              (alloca           ) [ 011111111111111]
tile_to_dbuf_begin_0           (alloca           ) [ 001111111111111]
Dlen_0                         (alloca           ) [ 011111111111111]
tile_to_dbuf_begin9_0          (alloca           ) [ 001111111111111]
tile_to_dbuf_begin810_0        (alloca           ) [ 001111111111111]
tile_to_dbuf_begin7_0          (alloca           ) [ 001111111111111]
K_read                         (read             ) [ 001111111111111]
B_read                         (read             ) [ 001111111111111]
p_read_1                       (read             ) [ 001111111111111]
p_read_2                       (read             ) [ 001111111111111]
p_read_3                       (read             ) [ 001111111111111]
p_read_4                       (read             ) [ 001111111111111]
p_read_5                       (read             ) [ 001111111111111]
p_read_6                       (read             ) [ 001111111111111]
p_read_7                       (read             ) [ 001111111111111]
p_read_8                       (read             ) [ 001111111111111]
K_cast                         (zext             ) [ 001111111111111]
specmemcore_ln0                (specmemcore      ) [ 000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000]
store_ln111                    (store            ) [ 000000000000000]
store_ln111                    (store            ) [ 000000000000000]
br_ln111                       (br               ) [ 000000000000000]
i_7                            (load             ) [ 000000000000000]
Dlen_0_load                    (load             ) [ 000111111111111]
icmp_ln111                     (icmp             ) [ 001111111111111]
empty                          (speclooptripcount) [ 000000000000000]
add_ln111                      (add              ) [ 000111111111111]
br_ln111                       (br               ) [ 000000000000000]
trunc_ln111                    (trunc            ) [ 000111111111111]
trunc_ln112                    (trunc            ) [ 000111111111111]
specpipeline_ln112             (specpipeline     ) [ 000000000000000]
specloopname_ln111             (specloopname     ) [ 000000000000000]
tmp                            (mux              ) [ 001111111111111]
br_ln113                       (br               ) [ 000000000000000]
tmp_3                          (mux              ) [ 000100000000000]
icmp_ln121                     (icmp             ) [ 001111111111111]
br_ln121                       (br               ) [ 000000000000000]
tmp_4                          (mux              ) [ 000000000000001]
br_ln121                       (br               ) [ 001111111111111]
tile_to_dbuf_begin_0_load      (load             ) [ 000000000000000]
tile_to_dbuf_begin9_0_load     (load             ) [ 000000000000000]
tile_to_dbuf_begin810_0_load   (load             ) [ 000000000000000]
tile_to_dbuf_begin7_0_load     (load             ) [ 000000000000000]
mrv                            (insertvalue      ) [ 000000000000000]
mrv_1                          (insertvalue      ) [ 000000000000000]
mrv_2                          (insertvalue      ) [ 000000000000000]
mrv_3                          (insertvalue      ) [ 000000000000000]
ret_ln0                        (ret              ) [ 000000000000000]
mul                            (mul              ) [ 000010000000000]
shl_ln                         (bitconcatenate   ) [ 000000000000000]
zext_ln114                     (zext             ) [ 000000000000000]
add_ln114                      (add              ) [ 000000000000000]
trunc_ln7                      (partselect       ) [ 001001111111111]
sext_ln114                     (sext             ) [ 000000000000000]
gmem3_addr                     (getelementptr    ) [ 000000111111000]
empty_56                       (readreq          ) [ 000000000000000]
call_ln114                     (call             ) [ 000000000000000]
switch_ln118                   (switch           ) [ 000000000000000]
store_ln118                    (store            ) [ 000000000000000]
br_ln118                       (br               ) [ 000000000000000]
store_ln118                    (store            ) [ 000000000000000]
br_ln118                       (br               ) [ 000000000000000]
store_ln118                    (store            ) [ 000000000000000]
br_ln118                       (br               ) [ 000000000000000]
store_ln118                    (store            ) [ 000000000000000]
br_ln118                       (br               ) [ 000000000000000]
add_ln119                      (add              ) [ 000000000000000]
store_ln120                    (store            ) [ 000000000000000]
br_ln120                       (br               ) [ 000000000000000]
store_ln111                    (store            ) [ 000000000000000]
br_ln111                       (br               ) [ 000000000000000]
j                              (phi              ) [ 000000000000001]
icmp_ln121_1                   (icmp             ) [ 001111111111111]
add_ln121                      (add              ) [ 001111111111111]
br_ln121                       (br               ) [ 000000000000000]
specloopname_ln121             (specloopname     ) [ 000000000000000]
tmp_5                          (mux              ) [ 000000000000000]
icmp_ln122                     (icmp             ) [ 001111111111111]
br_ln122                       (br               ) [ 000000000000000]
br_ln121                       (br               ) [ 001111111111111]
tile_to_dbuf_begin_0_load_1    (load             ) [ 000000000000000]
tile_to_dbuf_begin9_0_load_1   (load             ) [ 000000000000000]
tile_to_dbuf_begin810_0_load_1 (load             ) [ 000000000000000]
tile_to_dbuf_begin7_0_load_1   (load             ) [ 000000000000000]
tmp_6                          (mux              ) [ 000000000000000]
switch_ln122                   (switch           ) [ 000000000000000]
store_ln122                    (store            ) [ 000000000000000]
br_ln122                       (br               ) [ 000000000000000]
store_ln122                    (store            ) [ 000000000000000]
br_ln122                       (br               ) [ 000000000000000]
store_ln122                    (store            ) [ 000000000000000]
br_ln122                       (br               ) [ 000000000000000]
br_ln0                         (br               ) [ 000000000000000]
br_ln121                       (br               ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Dbuf">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dbuf"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gmem3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="K">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dfm_Pipeline_VITIS_LOOP_114_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tile_to_dbuf_begin_0_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_to_dbuf_begin_0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="Dlen_0_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dlen_0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tile_to_dbuf_begin9_0_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_to_dbuf_begin9_0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tile_to_dbuf_begin810_0_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_to_dbuf_begin810_0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tile_to_dbuf_begin7_0_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_to_dbuf_begin7_0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="K_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="30" slack="0"/>
<pin id="128" dir="0" index="1" bw="30" slack="0"/>
<pin id="129" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="B_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read_1_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_2_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read_3_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read_4_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read_5_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read_6_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_read_7_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_read_8_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_readreq_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="30" slack="4"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_56/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="j_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="1"/>
<pin id="194" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="j_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="62" slack="8"/>
<pin id="207" dir="0" index="3" bw="30" slack="11"/>
<pin id="208" dir="0" index="4" bw="16" slack="10"/>
<pin id="209" dir="0" index="5" bw="32" slack="0"/>
<pin id="210" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/12 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_to_dbuf_begin_0_load/2 tile_to_dbuf_begin_0_load_1/14 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_to_dbuf_begin9_0_load/2 tile_to_dbuf_begin9_0_load_1/14 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_to_dbuf_begin810_0_load/2 tile_to_dbuf_begin810_0_load_1/14 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_to_dbuf_begin7_0_load/2 tile_to_dbuf_begin7_0_load_1/14 "/>
</bind>
</comp>

<comp id="226" class="1004" name="K_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="30" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="K_cast/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln111_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln111_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_7_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="1"/>
<pin id="242" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="Dlen_0_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Dlen_0_load/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln111_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln111_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln111_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln112_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="1"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="1" slack="1"/>
<pin id="271" dir="0" index="4" bw="1" slack="1"/>
<pin id="272" dir="0" index="5" bw="2" slack="0"/>
<pin id="273" dir="1" index="6" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="0" index="2" bw="32" slack="1"/>
<pin id="280" dir="0" index="3" bw="32" slack="1"/>
<pin id="281" dir="0" index="4" bw="32" slack="1"/>
<pin id="282" dir="0" index="5" bw="2" slack="0"/>
<pin id="283" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="30" slack="1"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln121_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="1"/>
<pin id="301" dir="0" index="3" bw="32" slack="1"/>
<pin id="302" dir="0" index="4" bw="32" slack="1"/>
<pin id="303" dir="0" index="5" bw="2" slack="0"/>
<pin id="304" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="mrv_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="128" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="mrv_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="128" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mrv_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="128" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="mrv_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="128" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="shl_ln_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="34" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln114_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="34" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln114_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="34" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="3"/>
<pin id="346" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln7_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="62" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="0"/>
<pin id="351" dir="0" index="2" bw="3" slack="0"/>
<pin id="352" dir="0" index="3" bw="7" slack="0"/>
<pin id="353" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln114_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="62" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="gmem3_addr_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="62" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln118_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="32" slack="12"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/13 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln118_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="1" bw="32" slack="12"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/13 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln118_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="1" bw="32" slack="12"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/13 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln118_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="1" bw="32" slack="12"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/13 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln119_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="1" bw="30" slack="12"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/13 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln120_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="12"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/13 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln111_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="11"/>
<pin id="395" dir="0" index="1" bw="3" slack="12"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/13 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln121_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="0" index="1" bw="2" slack="1"/>
<pin id="400" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_1/14 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln121_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/14 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="2"/>
<pin id="411" dir="0" index="2" bw="32" slack="2"/>
<pin id="412" dir="0" index="3" bw="32" slack="2"/>
<pin id="413" dir="0" index="4" bw="32" slack="2"/>
<pin id="414" dir="0" index="5" bw="2" slack="0"/>
<pin id="415" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln122_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/14 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_6_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="0" index="2" bw="32" slack="0"/>
<pin id="427" dir="0" index="3" bw="32" slack="0"/>
<pin id="428" dir="0" index="4" bw="32" slack="0"/>
<pin id="429" dir="0" index="5" bw="2" slack="0"/>
<pin id="430" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln122_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="2"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/14 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln122_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="2"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/14 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln122_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="2"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/14 "/>
</bind>
</comp>

<comp id="452" class="1005" name="i_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="459" class="1005" name="tile_to_dbuf_begin_0_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_to_dbuf_begin_0 "/>
</bind>
</comp>

<comp id="465" class="1005" name="Dlen_0_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="Dlen_0 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tile_to_dbuf_begin9_0_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_to_dbuf_begin9_0 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tile_to_dbuf_begin810_0_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_to_dbuf_begin810_0 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tile_to_dbuf_begin7_0_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_to_dbuf_begin7_0 "/>
</bind>
</comp>

<comp id="493" class="1005" name="K_read_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="30" slack="11"/>
<pin id="495" dir="1" index="1" bw="30" slack="11"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="498" class="1005" name="B_read_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="3"/>
<pin id="500" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="503" class="1005" name="p_read_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="p_read_2_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="p_read_3_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="518" class="1005" name="p_read_4_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="523" class="1005" name="p_read_5_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="530" class="1005" name="p_read_6_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="537" class="1005" name="p_read_7_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="544" class="1005" name="p_read_8_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="550" class="1005" name="K_cast_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="K_cast "/>
</bind>
</comp>

<comp id="563" class="1005" name="add_ln111_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="11"/>
<pin id="565" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="568" class="1005" name="trunc_ln111_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="10"/>
<pin id="570" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln111 "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln112_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="1"/>
<pin id="575" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln112 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="11"/>
<pin id="580" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_3_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="587" class="1005" name="icmp_ln121_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="591" class="1005" name="tmp_4_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="596" class="1005" name="mul_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="601" class="1005" name="trunc_ln7_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="62" slack="1"/>
<pin id="603" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="607" class="1005" name="gmem3_addr_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="add_ln121_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln121 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="92" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="84" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="94" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="203" pin=5"/></net>

<net id="229"><net_src comp="126" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="240" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="243" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="240" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="74" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="262" pin="1"/><net_sink comp="266" pin=5"/></net>

<net id="284"><net_src comp="76" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="262" pin="1"/><net_sink comp="276" pin=5"/></net>

<net id="290"><net_src comp="276" pin="6"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="240" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="305"><net_src comp="76" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="78" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="262" pin="1"/><net_sink comp="297" pin=5"/></net>

<net id="312"><net_src comp="80" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="214" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="223" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="220" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="217" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="82" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="84" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="86" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="343" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="88" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="90" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="365"><net_src comp="18" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="361" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="392"><net_src comp="384" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="401"><net_src comp="196" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="196" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="96" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="416"><net_src comp="76" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="196" pin="4"/><net_sink comp="408" pin=5"/></net>

<net id="422"><net_src comp="408" pin="6"/><net_sink comp="418" pin=0"/></net>

<net id="431"><net_src comp="76" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="214" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="223" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="220" pin="1"/><net_sink comp="423" pin=3"/></net>

<net id="435"><net_src comp="217" pin="1"/><net_sink comp="423" pin=4"/></net>

<net id="436"><net_src comp="196" pin="4"/><net_sink comp="423" pin=5"/></net>

<net id="441"><net_src comp="423" pin="6"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="423" pin="6"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="423" pin="6"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="102" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="462"><net_src comp="106" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="468"><net_src comp="110" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="475"><net_src comp="114" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="482"><net_src comp="118" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="489"><net_src comp="122" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="496"><net_src comp="126" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="203" pin=3"/></net>

<net id="501"><net_src comp="132" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="506"><net_src comp="138" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="511"><net_src comp="144" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="516"><net_src comp="150" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="521"><net_src comp="156" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="526"><net_src comp="162" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="297" pin=4"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="408" pin=4"/></net>

<net id="533"><net_src comp="168" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="276" pin=3"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="297" pin=3"/></net>

<net id="536"><net_src comp="530" pin="1"/><net_sink comp="408" pin=3"/></net>

<net id="540"><net_src comp="174" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="543"><net_src comp="537" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="547"><net_src comp="180" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="553"><net_src comp="226" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="566"><net_src comp="252" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="571"><net_src comp="258" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="576"><net_src comp="262" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="581"><net_src comp="266" pin="6"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="276" pin="6"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="590"><net_src comp="291" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="297" pin="6"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="599"><net_src comp="286" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="604"><net_src comp="348" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="610"><net_src comp="361" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="618"><net_src comp="402" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="196" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Dbuf | {12 13 }
 - Input state : 
	Port: dfm : p_read | {1 }
	Port: dfm : p_read1 | {1 }
	Port: dfm : p_read2 | {1 }
	Port: dfm : p_read3 | {1 }
	Port: dfm : p_read4 | {1 }
	Port: dfm : p_read5 | {1 }
	Port: dfm : p_read6 | {1 }
	Port: dfm : p_read7 | {1 }
	Port: dfm : gmem3 | {5 6 7 8 9 10 11 12 13 }
	Port: dfm : B | {1 }
	Port: dfm : K | {1 }
  - Chain level:
	State 1
		store_ln111 : 1
		store_ln111 : 1
	State 2
		icmp_ln111 : 1
		add_ln111 : 1
		br_ln111 : 2
		trunc_ln111 : 1
		trunc_ln112 : 1
		tmp : 2
		br_ln113 : 3
		tmp_3 : 2
		mul : 3
		icmp_ln121 : 1
		br_ln121 : 2
		tmp_4 : 2
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		ret_ln0 : 5
	State 3
	State 4
		zext_ln114 : 1
		add_ln114 : 2
		trunc_ln7 : 3
	State 5
		gmem3_addr : 1
		empty_56 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		store_ln120 : 1
	State 14
		icmp_ln121_1 : 1
		add_ln121 : 1
		br_ln121 : 2
		tmp_5 : 1
		icmp_ln122 : 2
		br_ln122 : 3
		tmp_6 : 1
		store_ln122 : 2
		store_ln122 : 2
		store_ln122 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   call   | grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_203 |    0    |   143   |    79   |
|----------|------------------------------------------|---------|---------|---------|
|    mul   |                grp_fu_286                |    3    |   165   |    49   |
|----------|------------------------------------------|---------|---------|---------|
|          |             add_ln111_fu_252             |    0    |    0    |    10   |
|    add   |             add_ln114_fu_343             |    0    |    0    |    71   |
|          |             add_ln119_fu_384             |    0    |    0    |    39   |
|          |             add_ln121_fu_402             |    0    |    0    |    9    |
|----------|------------------------------------------|---------|---------|---------|
|          |                tmp_fu_266                |    0    |    0    |    20   |
|          |               tmp_3_fu_276               |    0    |    0    |    20   |
|    mux   |               tmp_4_fu_297               |    0    |    0    |    20   |
|          |               tmp_5_fu_408               |    0    |    0    |    20   |
|          |               tmp_6_fu_423               |    0    |    0    |    20   |
|----------|------------------------------------------|---------|---------|---------|
|          |             icmp_ln111_fu_246            |    0    |    0    |    8    |
|   icmp   |             icmp_ln121_fu_291            |    0    |    0    |    8    |
|          |            icmp_ln121_1_fu_397           |    0    |    0    |    8    |
|          |             icmp_ln122_fu_418            |    0    |    0    |    20   |
|----------|------------------------------------------|---------|---------|---------|
|          |            K_read_read_fu_126            |    0    |    0    |    0    |
|          |            B_read_read_fu_132            |    0    |    0    |    0    |
|          |           p_read_1_read_fu_138           |    0    |    0    |    0    |
|          |           p_read_2_read_fu_144           |    0    |    0    |    0    |
|   read   |           p_read_3_read_fu_150           |    0    |    0    |    0    |
|          |           p_read_4_read_fu_156           |    0    |    0    |    0    |
|          |           p_read_5_read_fu_162           |    0    |    0    |    0    |
|          |           p_read_6_read_fu_168           |    0    |    0    |    0    |
|          |           p_read_7_read_fu_174           |    0    |    0    |    0    |
|          |           p_read_8_read_fu_180           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|  readreq |            grp_readreq_fu_186            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   zext   |               K_cast_fu_226              |    0    |    0    |    0    |
|          |             zext_ln114_fu_339            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln111_fu_258            |    0    |    0    |    0    |
|          |            trunc_ln112_fu_262            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |                mrv_fu_308                |    0    |    0    |    0    |
|insertvalue|               mrv_1_fu_314               |    0    |    0    |    0    |
|          |               mrv_2_fu_320               |    0    |    0    |    0    |
|          |               mrv_3_fu_326               |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|bitconcatenate|               shl_ln_fu_332              |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|partselect|             trunc_ln7_fu_348             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   sext   |             sext_ln114_fu_358            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    3    |   308   |   401   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|         B_read_reg_498        |   64   |
|         Dlen_0_reg_465        |   32   |
|         K_cast_reg_550        |   32   |
|         K_read_reg_493        |   30   |
|       add_ln111_reg_563       |    3   |
|       add_ln121_reg_615       |    2   |
|       gmem3_addr_reg_607      |   32   |
|           i_reg_452           |    3   |
|       icmp_ln121_reg_587      |    1   |
|           j_reg_192           |    2   |
|          mul_reg_596          |   32   |
|        p_read_1_reg_503       |    1   |
|        p_read_2_reg_508       |    1   |
|        p_read_3_reg_513       |    1   |
|        p_read_4_reg_518       |    1   |
|        p_read_5_reg_523       |   32   |
|        p_read_6_reg_530       |   32   |
|        p_read_7_reg_537       |   32   |
|        p_read_8_reg_544       |   32   |
| tile_to_dbuf_begin7_0_reg_486 |   32   |
|tile_to_dbuf_begin810_0_reg_479|   32   |
| tile_to_dbuf_begin9_0_reg_472 |   32   |
|  tile_to_dbuf_begin_0_reg_459 |   32   |
|         tmp_3_reg_582         |   32   |
|         tmp_4_reg_591         |   32   |
|          tmp_reg_578          |    1   |
|      trunc_ln111_reg_568      |   16   |
|      trunc_ln112_reg_573      |    2   |
|       trunc_ln7_reg_601       |   62   |
+-------------------------------+--------+
|             Total             |   638  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_186 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_286     |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   128  ||  0.774  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   308  |   401  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   638  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   946  |   419  |
+-----------+--------+--------+--------+--------+
