

================================================================
== Vitis HLS Report for 'Mat2Axi'
================================================================
* Date:           Mon Feb 26 05:31:43 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        thresholded_sobel_edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+----------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline |
    |   min   |   max   |    min    |    max   | min |   max  |   Type   |
    +---------+---------+-----------+----------+-----+--------+----------+
    |        8|   921607|  80.000 ns|  9.216 ms|    7|  921606|  dataflow|
    +---------+---------+-----------+----------+-----+--------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+--------+----------+
        |                                              |                            |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline |
        |                   Instance                   |           Module           |   min   |   max   |    min    |    max    | min |   max  |   Type   |
        +----------------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+--------+----------+
        |grp_Mat2AxiStream_fu_116                      |Mat2AxiStream               |        7|   921606|  70.000 ns|   9.216 ms|    7|  921606|  dataflow|
        |grp_AxiStream2Axi_fu_125                      |AxiStream2Axi               |        1|   115208|  10.000 ns|   1.152 ms|    1|  115208|      none|
        |grp_addrbound_1_fu_134                        |addrbound_1                 |        2|        2|  20.000 ns|  20.000 ns|    2|       2|      none|
        |call_ln1449_Mat2Axi_entry22_fu_141            |Mat2Axi_entry22             |        0|        0|       0 ns|       0 ns|    0|       0|      none|
        |axibound_V_Mat2Axi_Block_split35_proc_fu_156  |Mat2Axi_Block_split35_proc  |        0|        0|       0 ns|       0 ns|    0|       0|      none|
        +----------------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+--------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 6 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 7 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dout"   --->   Operation 8 'read' 'dout_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_channel = alloca i64 1"   --->   Operation 9 'alloca' 'p_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cols_c13 = alloca i64 1"   --->   Operation 10 'alloca' 'cols_c13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cols_c = alloca i64 1"   --->   Operation 11 'alloca' 'cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rows_c12 = alloca i64 1"   --->   Operation 12 'alloca' 'rows_c12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rows_c = alloca i64 1"   --->   Operation 13 'alloca' 'rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dout_c = alloca i64 1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1449]   --->   Operation 14 'alloca' 'dout_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ldata = alloca i64 1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1443]   --->   Operation 15 'alloca' 'ldata' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%call_ln1449 = call void @Mat2Axi.entry22, i64 %dout_read, i32 %rows_read, i32 %cols_read, i64 %dout_c, i21 %rows_c, i32 %rows_c12, i21 %cols_c, i32 %cols_c13" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1449]   --->   Operation 16 'call' 'call_ln1449' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln301 = call void @addrbound.1, i18 %p_channel, i21 %rows_c, i21 %cols_c"   --->   Operation 17 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln1447 = call void @Mat2AxiStream, i8 %mat_out_483, i64 %ldata, i32 %rows_c12, i32 %cols_c13" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1447]   --->   Operation 18 'call' 'call_ln1447' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 19 [1/2] (2.31ns)   --->   "%call_ln301 = call void @addrbound.1, i18 %p_channel, i21 %rows_c, i21 %cols_c"   --->   Operation 19 'call' 'call_ln301' <Predicate = true> <Delay = 2.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln1447 = call void @Mat2AxiStream, i8 %mat_out_483, i64 %ldata, i32 %rows_c12, i32 %cols_c13" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1447]   --->   Operation 20 'call' 'call_ln1447' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%axibound_V = call i18 @Mat2Axi_Block_.split35_proc, i18 %p_channel"   --->   Operation 21 'call' 'axibound_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_4 : Operation 22 [2/2] (2.43ns)   --->   "%call_ln1449 = call void @AxiStream2Axi, i64 %ldata, i64 %gmem2, i64 %dout_c, i18 %axibound_V" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1449]   --->   Operation 22 'call' 'call_ln1449' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_19"   --->   Operation 23 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_12, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_17, void @empty_16, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mat_out_483, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @ldata_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %ldata, i64 %ldata"   --->   Operation 26 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%empty_101 = specchannel i32 @_ssdm_op_SpecChannel, void @dout_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %dout_c, i64 %dout_c" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1449]   --->   Operation 28 'specchannel' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln1449 = specinterface void @_ssdm_op_SpecInterface, i64 %dout_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1449]   --->   Operation 29 'specinterface' 'specinterface_ln1449' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_102 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i21 %rows_c, i21 %rows_c"   --->   Operation 30 'specchannel' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i21 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%empty_103 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c12_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %rows_c12, i32 %rows_c12"   --->   Operation 32 'specchannel' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%empty_104 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i21 %cols_c, i21 %cols_c"   --->   Operation 34 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i21 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty_105 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c13_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %cols_c13, i32 %cols_c13"   --->   Operation 36 'specchannel' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln1449 = call void @AxiStream2Axi, i64 %ldata, i64 %gmem2, i64 %dout_c, i18 %axibound_V" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1449]   --->   Operation 38 'call' 'call_ln1449' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln1459 = ret" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1459]   --->   Operation 39 'ret' 'ret_ln1459' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat_out_483]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                (read                ) [ 000000]
rows_read                (read                ) [ 000000]
dout_read                (read                ) [ 000000]
p_channel                (alloca              ) [ 001110]
cols_c13                 (alloca              ) [ 011111]
cols_c                   (alloca              ) [ 011111]
rows_c12                 (alloca              ) [ 011111]
rows_c                   (alloca              ) [ 011111]
dout_c                   (alloca              ) [ 011111]
ldata                    (alloca              ) [ 001111]
call_ln1449              (call                ) [ 000000]
call_ln301               (call                ) [ 000000]
call_ln1447              (call                ) [ 000000]
axibound_V               (call                ) [ 000001]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty                    (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_101                (specchannel         ) [ 000000]
specinterface_ln1449     (specinterface       ) [ 000000]
empty_102                (specchannel         ) [ 000000]
specinterface_ln301      (specinterface       ) [ 000000]
empty_103                (specchannel         ) [ 000000]
specinterface_ln301      (specinterface       ) [ 000000]
empty_104                (specchannel         ) [ 000000]
specinterface_ln301      (specinterface       ) [ 000000]
empty_105                (specchannel         ) [ 000000]
specinterface_ln301      (specinterface       ) [ 000000]
call_ln1449              (call                ) [ 000000]
ret_ln1459               (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat_out_483">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out_483"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Axi.entry22"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addrbound.1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AxiStream"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Axi_Block_.split35_proc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiStream2Axi"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_c_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c12_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c13_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="p_channel_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_channel/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="cols_c13_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c13/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="cols_c_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="rows_c12_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c12/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="rows_c_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dout_c_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dout_c/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ldata_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ldata/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cols_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="rows_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="dout_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_Mat2AxiStream_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="64" slack="1"/>
<pin id="120" dir="0" index="3" bw="32" slack="1"/>
<pin id="121" dir="0" index="4" bw="32" slack="1"/>
<pin id="122" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1447/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_AxiStream2Axi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="3"/>
<pin id="128" dir="0" index="2" bw="64" slack="0"/>
<pin id="129" dir="0" index="3" bw="64" slack="3"/>
<pin id="130" dir="0" index="4" bw="18" slack="0"/>
<pin id="131" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1449/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_addrbound_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="18" slack="1"/>
<pin id="137" dir="0" index="2" bw="21" slack="1"/>
<pin id="138" dir="0" index="3" bw="21" slack="1"/>
<pin id="139" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln301/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="call_ln1449_Mat2Axi_entry22_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="0" index="3" bw="32" slack="0"/>
<pin id="146" dir="0" index="4" bw="64" slack="0"/>
<pin id="147" dir="0" index="5" bw="21" slack="0"/>
<pin id="148" dir="0" index="6" bw="32" slack="0"/>
<pin id="149" dir="0" index="7" bw="21" slack="0"/>
<pin id="150" dir="0" index="8" bw="32" slack="0"/>
<pin id="151" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1449/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="axibound_V_Mat2Axi_Block_split35_proc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="18" slack="0"/>
<pin id="158" dir="0" index="1" bw="18" slack="3"/>
<pin id="159" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="axibound_V/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="p_channel_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="18" slack="1"/>
<pin id="164" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_channel "/>
</bind>
</comp>

<comp id="168" class="1005" name="cols_c13_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cols_c13 "/>
</bind>
</comp>

<comp id="174" class="1005" name="cols_c_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="21" slack="0"/>
<pin id="176" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="cols_c "/>
</bind>
</comp>

<comp id="180" class="1005" name="rows_c12_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rows_c12 "/>
</bind>
</comp>

<comp id="186" class="1005" name="rows_c_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="21" slack="0"/>
<pin id="188" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="rows_c "/>
</bind>
</comp>

<comp id="192" class="1005" name="dout_c_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="dout_c "/>
</bind>
</comp>

<comp id="198" class="1005" name="ldata_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ldata "/>
</bind>
</comp>

<comp id="204" class="1005" name="axibound_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="1"/>
<pin id="206" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="axibound_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="110" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="154"><net_src comp="104" pin="2"/><net_sink comp="141" pin=2"/></net>

<net id="155"><net_src comp="98" pin="2"/><net_sink comp="141" pin=3"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="156" pin="2"/><net_sink comp="125" pin=4"/></net>

<net id="165"><net_src comp="70" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="171"><net_src comp="74" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="141" pin=8"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="116" pin=4"/></net>

<net id="177"><net_src comp="78" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="141" pin=7"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="134" pin=3"/></net>

<net id="183"><net_src comp="82" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="141" pin=6"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="189"><net_src comp="86" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="141" pin=5"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="195"><net_src comp="90" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="141" pin=4"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="125" pin=3"/></net>

<net id="201"><net_src comp="94" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="207"><net_src comp="156" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="125" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {4 5 }
 - Input state : 
	Port: Mat2Axi : mat_out_483 | {2 3 }
	Port: Mat2Axi : dout | {1 }
	Port: Mat2Axi : rows | {1 }
	Port: Mat2Axi : cols | {1 }
  - Chain level:
	State 1
		call_ln1449 : 1
	State 2
	State 3
	State 4
		call_ln1449 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |           grp_Mat2AxiStream_fu_116           |    0    |  6.352  |   931   |   621   |
|          |           grp_AxiStream2Axi_fu_125           |    0    |  3.176  |   245   |    60   |
|   call   |            grp_addrbound_1_fu_134            |    1    |    0    |    63   |    47   |
|          |      call_ln1449_Mat2Axi_entry22_fu_141      |    0    |    0    |    0    |    0    |
|          | axibound_V_Mat2Axi_Block_split35_proc_fu_156 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |             cols_read_read_fu_98             |    0    |    0    |    0    |    0    |
|   read   |             rows_read_read_fu_104            |    0    |    0    |    0    |    0    |
|          |             dout_read_read_fu_110            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    1    |  9.528  |   1239  |   728   |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|axibound_V_reg_204|   18   |
| cols_c13_reg_168 |   32   |
|  cols_c_reg_174  |   21   |
|  dout_c_reg_192  |   64   |
|   ldata_reg_198  |   64   |
| p_channel_reg_162|   18   |
| rows_c12_reg_180 |   32   |
|  rows_c_reg_186  |   21   |
+------------------+--------+
|       Total      |   270  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_AxiStream2Axi_fu_125 |  p4  |   2  |  18  |   36   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   36   ||  1.588  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    9   |  1239  |   728  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   270  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   11   |  1509  |   737  |
+-----------+--------+--------+--------+--------+
