$date
	Tue Oct 31 20:37:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_memory $end
$var wire 4 ! ADDR [3:0] $end
$var wire 12 " DATA [11:0] $end
$var reg 1 # CLK $end
$var reg 1 $ RST $end
$scope module p1 $end
$var wire 1 % CLK $end
$var wire 1 & RST $end
$var reg 4 ' DATA [3:0] $end
$upscope $end
$scope module mem $end
$var wire 4 ( ADDR [3:0] $end
$var reg 12 ) DATA [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
1&
0%
1$
0#
bx "
bx !
$end
#50
b100011 )
b100011 "
b0 '
b0 !
b0 (
1#
1%
#100
0#
0%
#150
1#
1%
#200
0#
0%
0$
0&
#250
b1001111101 )
b1001111101 "
b1 '
b1 !
b1 (
1#
1%
#300
0#
0%
#350
b100110100010 )
b100110100010 "
b10 '
b10 !
b10 (
1#
1%
#400
0#
0%
#450
b100111011101 )
b100111011101 "
b11 '
b11 !
b11 (
1#
1%
#500
0#
0%
#550
b101001010101 )
b101001010101 "
b100 '
b100 !
b100 (
1#
1%
#600
0#
0%
#650
b0 )
b0 "
b101 '
b101 !
b101 (
1#
1%
#700
0#
0%
#750
b111111111111 )
b111111111111 "
b110 '
b110 !
b110 (
1#
1%
#800
0#
0%
#850
bx )
bx "
b111 '
b111 !
b111 (
1#
1%
#900
0#
0%
#950
b1000 '
b1000 !
b1000 (
1#
1%
#1000
0#
0%
#1050
b1001 '
b1001 !
b1001 (
1#
1%
#1100
0#
0%
#1150
b1010 '
b1010 !
b1010 (
1#
1%
#1200
0#
0%
#1250
b1011 '
b1011 !
b1011 (
1#
1%
#1300
0#
0%
#1350
b1100 '
b1100 !
b1100 (
1#
1%
#1400
0#
0%
#1450
b1101 '
b1101 !
b1101 (
1#
1%
#1500
0#
0%
#1550
b1110 '
b1110 !
b1110 (
1#
1%
#1600
0#
0%
#1650
b1111 '
b1111 !
b1111 (
1#
1%
#1700
0#
0%
#1750
b100011 )
b100011 "
b0 '
b0 !
b0 (
1#
1%
#1800
0#
0%
#1850
b1001111101 )
b1001111101 "
b1 '
b1 !
b1 (
1#
1%
#1900
0#
0%
#1950
b100110100010 )
b100110100010 "
b10 '
b10 !
b10 (
1#
1%
#2000
0#
0%
