
##############################################################################
# Library Makefile generated by Behavioral Design Workbench Makefile Generator V1.0
# Cadence Design Systems
#  Library: <bdw_work/modules/vv_add/VIVADO_DSP>
#  Library catalogue: <bdw_work/modules/vv_add/VIVADO_DSP/stratus_hls.bdl>
##############################################################################

MAKE			   = make --no-print-directory $(firstword $(MAKEFILE_LIST))
PERL			   = perl
CYNTHVLG		   = ${STRATUS_HOME}/bin/stratus_vlg

ifeq ($(BDW_DEBUG),1)
BDW_DEBUG_OPT              = -g
else
BDW_DEBUG_OPT              = 
endif

VLG_FLAGS          = -DBDW_RTL=1 
BDW_USECYNTH	   = 1
BDW_CCFLAGS        = $(BDW_DEBUG_OPT) -c -I. -I../../../../bdw_work/modules/vv_add/VIVADO_DSP/c_parts -I../../../..

include ${STRATUS_HOME}/share/stratus/source/bdw.mak

BDW_vv_add_VIVADO_DSP_SRCLIB = .
BDW_vv_add_VIVADO_DSP_C_PARTS_A = objs/libvv_add_VIVADO_DSP.a

#
# RTL Verilog models that must be built with stratus_vlg.
#

BDW_vv_add_VIVADO_DSP_BUILD_RTL_V =
	
#
# Objects for RTL C++ simulation.
#

BDW_vv_add_VIVADO_DSP_RTL_O =
#
# Build RTL Verilog models with stratus_vlg
#

#
# The 'prep' target is used to prepare the archive library for C++ RTL simulation
# and any RTL Verilog models that are not a part of the source library.
#
prep: prep_vlog prep_c

#
# The 'prep_c' target is used to prepare the archive library for RTL
# C++ simulation.
#
prep_c: obj_dir $(BDW_vv_add_VIVADO_DSP_C_PARTS_A)

#
# The 'prep_vlog' target is used to prepare the archive library for RTL
# Verilog simulation.
#

prep_vlog: $(BDW_vv_add_VIVADO_DSP_BUILD_RTL_V)
	
	


	@if [ ! -h v_rtl ] ; then mkdir -p v_rtl ; fi


#
# Build archive library for RTL C++ simulation.
#
$(BDW_vv_add_VIVADO_DSP_C_PARTS_A) : $(BDW_vv_add_VIVADO_DSP_RTL_O)
	@rm -f $@
	ar r $@ $^ 


#
# Build models for RTL C++ simulation.
#


obj_dir:
	@if [ ! -d objs ] ; then mkdir objs ; fi
	
always:


