[04/24 16:50:44      0s] 
[04/24 16:50:44      0s] Cadence Innovus(TM) Implementation System.
[04/24 16:50:44      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/24 16:50:44      0s] 
[04/24 16:50:44      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[04/24 16:50:44      0s] Options:	-overwrite -init scripts/innoOptRoute.tcl -log logs/innoOptRoute.log -cmd logs/innoOptRoute.cmdlog 
[04/24 16:50:44      0s] Date:		Wed Apr 24 16:50:44 2024
[04/24 16:50:44      0s] Host:		centauri.esat.kuleuven.be (x86_64 w/Linux 3.10.0-1160.114.2.el7.x86_64) (12cores*48cpus*Intel(R) Xeon(R) Gold 6126 CPU @ 2.60GHz 19712KB)
[04/24 16:50:44      0s] OS:		CentOS Linux 7 (Core)
[04/24 16:50:44      0s] 
[04/24 16:50:44      0s] License:
[04/24 16:50:45      0s] 		[16:50:45.179113] Configured Lic search path (21.01-s002): /esat/micas-data/software/Cadence/innovus_21.17/share/license/license.dat

[04/24 16:50:45      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/24 16:50:45      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/24 16:51:05     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[04/24 16:51:08     17s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[04/24 16:51:08     17s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[04/24 16:51:08     17s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[04/24 16:51:08     17s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[04/24 16:51:08     17s] @(#)CDS: CPE v21.17-s068
[04/24 16:51:08     17s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[04/24 16:51:08     17s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[04/24 16:51:08     17s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/24 16:51:08     17s] @(#)CDS: RCDB 11.15.0
[04/24 16:51:08     17s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[04/24 16:51:08     17s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[04/24 16:51:08     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV.

[04/24 16:51:08     17s] Change the soft stacksize limit to 0.2%RAM (1157 mbytes). Set global soft_stack_size_limit to change the value.
[04/24 16:51:10     20s] 
[04/24 16:51:10     20s] **INFO:  MMMC transition support version v31-84 
[04/24 16:51:10     20s] 
[04/24 16:51:10     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/24 16:51:10     20s] <CMD> suppressMessage ENCEXT-2799
[04/24 16:51:10     20s] Sourcing file "scripts/innoOptRoute.tcl" ...
[04/24 16:51:10     20s] <CMD> suppressMessage ENCLF 200
[04/24 16:51:10     20s] <CMD> suppressMessage ENCESI 3010
[04/24 16:51:10     20s] <CMD> suppressMessage IMPESI 2013 2014 3086 3140
[04/24 16:51:10     20s] <CMD> suppressMessage IMPCCOPT 2187 2311
[04/24 16:51:10     20s] <CMD> setDesignMode -process 45
[04/24 16:51:10     20s] ##  Process: 45            (User Set)               
[04/24 16:51:10     20s] ##     Node: (not set)                           
[04/24 16:51:10     20s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/24 16:51:10     20s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/24 16:51:10     20s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/24 16:51:10     20s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/24 16:51:10     20s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/24 16:51:10     20s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/24 16:51:10     20s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
[04/24 16:51:10     20s] <CMD> is_common_ui_mode
[04/24 16:51:10     20s] <CMD> restoreDesign /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat sparc_exu_alu
[04/24 16:51:11     20s] #% Begin load design ... (date=04/24 16:51:11, mem=804.1M)
[04/24 16:51:11     20s] Set Default Input Pin Transition as 0.1 ps.
[04/24 16:51:11     20s] Loading design 'sparc_exu_alu' saved by 'Innovus' '21.17-s075_1' on 'Wed Apr 24 15:15:06 2024'.
[04/24 16:51:11     20s] % Begin Load MMMC data ... (date=04/24 16:51:11, mem=807.2M)
[04/24 16:51:11     20s] % End Load MMMC data ... (date=04/24 16:51:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=807.9M, current mem=807.9M)
[04/24 16:51:11     20s] **WARN: (IMPSYT-4001):	init_cpf_file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/cpf/sparc_exu_alu.cpf' specified along with init_mmmc_file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/viewDefinition.tcl'. The init_cpf_file will not be loaded by init_design.
[04/24 16:51:11     20s] 
[04/24 16:51:11     20s] Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/lef/gsclib045_tech.lef ...
[04/24 16:51:11     20s] 
[04/24 16:51:11     20s] Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/lef/gsclib045_macro.lef ...
[04/24 16:51:11     20s] Set DBUPerIGU to M2 pitch 400.
[04/24 16:51:12     21s] 
[04/24 16:51:12     21s] Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/lef/gsclib045_hvt_macro.lef ...
[04/24 16:51:12     21s] 
[04/24 16:51:12     21s] Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/lef/gsclib045_lvt_macro.lef ...
[04/24 16:51:12     21s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/24 16:51:12     21s] Loading view definition file from /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/viewDefinition.tcl
[04/24 16:51:12     21s] Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 16:51:13     22s] Read 489 cells in library 'slow_vdd1v0' 
[04/24 16:51:13     22s] Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib' ...
[04/24 16:51:13     22s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 16:51:13     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 16:51:13     22s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/24 16:51:13     22s] Read 480 cells in library 'slow_vdd1v0' 
[04/24 16:51:13     22s] Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
[04/24 16:51:14     23s] Read 489 cells in library 'fast_vdd1v0' 
[04/24 16:51:14     23s] Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib' ...
[04/24 16:51:14     23s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib)
[04/24 16:51:14     23s] Read 480 cells in library 'fast_vdd1v0' 
[04/24 16:51:14     23s] Ending "PreSetAnalysisView" (total cpu=0:00:02.0, real=0:00:02.0, peak res=898.6M, current mem=837.7M)
[04/24 16:51:14     23s] *** End library_loading (cpu=0.03min, real=0.03min, mem=26.9M, fe_cpu=0.39min, fe_real=0.50min, fe_mem=1156.6M) ***
[04/24 16:51:14     23s] % Begin Load netlist data ... (date=04/24 16:51:14, mem=837.1M)
[04/24 16:51:14     23s] *** Begin netlist parsing (mem=1156.6M) ***
[04/24 16:51:14     23s] Created 969 new cells from 2 timing libraries.
[04/24 16:51:14     23s] Reading netlist ...
[04/24 16:51:14     23s] Backslashed names will retain backslash and a trailing blank character.
[04/24 16:51:14     23s] Reading verilogBinary netlist '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.v.bin'
[04/24 16:51:14     23s] 
[04/24 16:51:14     23s] *** Memory Usage v#1 (Current mem = 1162.641M, initial mem = 478.035M) ***
[04/24 16:51:14     23s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1162.6M) ***
[04/24 16:51:14     23s] % End Load netlist data ... (date=04/24 16:51:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=854.1M, current mem=854.1M)
[04/24 16:51:14     23s] Set top cell to sparc_exu_alu.
[04/24 16:51:14     23s] Hooked 1938 DB cells to tlib cells.
[04/24 16:51:14     23s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=881.6M, current mem=881.6M)
[04/24 16:51:14     23s] Starting recursive module instantiation check.
[04/24 16:51:14     23s] No recursion found.
[04/24 16:51:14     23s] Building hierarchical netlist for Cell sparc_exu_alu ...
[04/24 16:51:14     24s] *** Netlist is unique.
[04/24 16:51:14     24s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[04/24 16:51:14     24s] ** info: there are 2537 modules.
[04/24 16:51:14     24s] ** info: there are 2208 stdCell insts.
[04/24 16:51:14     24s] 
[04/24 16:51:14     24s] *** Memory Usage v#1 (Current mem = 1226.066M, initial mem = 478.035M) ***
[04/24 16:51:14     24s] *info: set bottom ioPad orient R0
[04/24 16:51:14     24s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/24 16:51:14     24s] Type 'man IMPFP-3961' for more detail.
[04/24 16:51:14     24s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/24 16:51:14     24s] Type 'man IMPFP-3961' for more detail.
[04/24 16:51:14     24s] Start create_tracks
[04/24 16:51:15     24s] Loading preference file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/gui.pref.tcl ...
[04/24 16:51:15     24s] ##  Process: 45            (User Set)               
[04/24 16:51:15     24s] ##     Node: (not set)                           
[04/24 16:51:15     24s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/24 16:51:15     24s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/24 16:51:15     24s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/24 16:51:15     24s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/24 16:51:15     24s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/24 16:51:15     24s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/24 16:51:15     24s] **WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
[04/24 16:51:15     24s] Type 'man IMPOPT-3602' for more detail.
[04/24 16:51:15     24s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/24 16:51:15     24s] Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
[04/24 16:51:15     24s] Slack adjustment of -0 applied on <default> path group
[04/24 16:51:15     24s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[04/24 16:51:15     24s] Type 'man IMPOPT-3602' for more detail.
[04/24 16:51:15     24s] Effort level <high> specified for reg2reg path_group
[04/24 16:51:15     24s] Slack adjustment of -0 applied on reg2reg path_group
[04/24 16:51:15     24s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[04/24 16:51:15     24s] Type 'man IMPOPT-3602' for more detail.
[04/24 16:51:15     24s] Effort level <high> specified for reg2cgate path_group
[04/24 16:51:15     24s] Slack adjustment of -0 applied on reg2cgate path_group
[04/24 16:51:15     24s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/24 16:51:15     24s] AAE_INFO: switching -siAware from false to true ...
[04/24 16:51:15     24s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/24 16:51:15     24s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[04/24 16:51:15     24s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 16:51:15     24s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/24 16:51:15     24s] Change floorplan default-technical-site to 'CoreSite'.
[04/24 16:51:15     24s] Extraction setup Delayed 
[04/24 16:51:15     24s] *Info: initialize multi-corner CTS.
[04/24 16:51:15     24s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1162.7M, current mem=898.5M)
[04/24 16:51:15     24s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/24 16:51:15     24s] 
[04/24 16:51:15     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:15     24s] Summary for sequential cells identification: 
[04/24 16:51:15     24s]   Identified SBFF number: 208
[04/24 16:51:15     24s]   Identified MBFF number: 0
[04/24 16:51:15     24s]   Identified SB Latch number: 0
[04/24 16:51:15     24s]   Identified MB Latch number: 0
[04/24 16:51:15     24s]   Not identified SBFF number: 32
[04/24 16:51:15     24s]   Not identified MBFF number: 0
[04/24 16:51:15     24s]   Not identified SB Latch number: 0
[04/24 16:51:15     24s]   Not identified MB Latch number: 0
[04/24 16:51:15     24s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:15     24s] Total number of combinational cells: 636
[04/24 16:51:15     24s] Total number of sequential cells: 304
[04/24 16:51:15     24s] Total number of tristate cells: 20
[04/24 16:51:15     24s] Total number of level shifter cells: 0
[04/24 16:51:15     24s] Total number of power gating cells: 0
[04/24 16:51:15     24s] Total number of isolation cells: 0
[04/24 16:51:15     24s] Total number of power switch cells: 0
[04/24 16:51:15     24s] Total number of pulse generator cells: 0
[04/24 16:51:15     24s] Total number of always on buffers: 0
[04/24 16:51:15     24s] Total number of retention cells: 0
[04/24 16:51:15     24s] Total number of physical cells: 9
[04/24 16:51:15     24s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[04/24 16:51:15     24s] Total number of usable buffers: 32
[04/24 16:51:15     24s] List of unusable buffers:
[04/24 16:51:15     24s] Total number of unusable buffers: 0
[04/24 16:51:15     24s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[04/24 16:51:15     24s] Total number of usable inverters: 38
[04/24 16:51:15     24s] List of unusable inverters:
[04/24 16:51:15     24s] Total number of unusable inverters: 0
[04/24 16:51:15     24s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[04/24 16:51:15     24s] Total number of identified usable delay cells: 16
[04/24 16:51:15     24s] List of identified unusable delay cells:
[04/24 16:51:15     24s] Total number of identified unusable delay cells: 0
[04/24 16:51:15     24s] 
[04/24 16:51:15     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[04/24 16:51:15     24s] 
[04/24 16:51:15     24s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:15     24s] 
[04/24 16:51:15     24s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:15     24s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1171.1M, current mem=1171.1M)
[04/24 16:51:15     24s] 
[04/24 16:51:15     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:15     24s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:15     24s] Summary for sequential cells identification: 
[04/24 16:51:15     24s]   Identified SBFF number: 208
[04/24 16:51:15     24s]   Identified MBFF number: 0
[04/24 16:51:15     24s]   Identified SB Latch number: 0
[04/24 16:51:15     24s]   Identified MB Latch number: 0
[04/24 16:51:15     24s]   Not identified SBFF number: 32
[04/24 16:51:15     24s]   Not identified MBFF number: 0
[04/24 16:51:15     24s]   Not identified SB Latch number: 0
[04/24 16:51:15     24s]   Not identified MB Latch number: 0
[04/24 16:51:15     24s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:15     24s] 
[04/24 16:51:15     24s] Trim Metal Layers:
[04/24 16:51:15     24s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:51:15     24s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[04/24 16:51:15     24s]    : PowerDomain = none : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:51:15     24s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:51:15     24s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 1
[04/24 16:51:15     24s]    : PowerDomain = none : Weighted F : unweighted  = 4.60 (1.000) with rcCorner = -1
[04/24 16:51:15     24s] 
[04/24 16:51:15     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[04/24 16:51:15     24s] 
[04/24 16:51:15     24s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:15     24s] 
[04/24 16:51:15     24s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:15     24s] % Begin Load MMMC data post ... (date=04/24 16:51:15, mem=1171.6M)
[04/24 16:51:15     24s] % End Load MMMC data post ... (date=04/24 16:51:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1171.6M, current mem=1170.6M)
[04/24 16:51:15     24s] Reading floorplan file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.fp.gz (mem = 1484.3M).
[04/24 16:51:15     24s] % Begin Load floorplan data ... (date=04/24 16:51:15, mem=1169.7M)
[04/24 16:51:16     24s] *info: reset 3059 existing net BottomPreferredLayer and AvoidDetour
[04/24 16:51:16     24s] Deleting old partition specification.
[04/24 16:51:16     24s] Set FPlanBox to (0 0 580000 528200)
[04/24 16:51:16     24s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/24 16:51:16     24s] Type 'man IMPFP-3961' for more detail.
[04/24 16:51:16     24s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/24 16:51:16     24s] Type 'man IMPFP-3961' for more detail.
[04/24 16:51:16     24s] Start create_tracks
[04/24 16:51:16     24s] There are 1839 members in group TOP.
[04/24 16:51:16     24s]  ... processed partition successfully.
[04/24 16:51:16     24s] Reading binary special route file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.fp.spr.gz (Created by Innovus v21.17-s075_1 on Wed Apr 24 15:15:04 2024, version: 1)
[04/24 16:51:16     24s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1170.6M, current mem=1170.6M)
[04/24 16:51:16     24s] There are 6 nets with weight being set
[04/24 16:51:16     24s] There are 6 nets with bottomPreferredRoutingLayer being set
[04/24 16:51:16     24s] There are 6 nets with avoidDetour being set
[04/24 16:51:16     24s] Extracting standard cell pins and blockage ...... 
[04/24 16:51:16     24s] Pin and blockage extraction finished
[04/24 16:51:16     24s] % End Load floorplan data ... (date=04/24 16:51:16, total cpu=0:00:00.1, real=0:00:01.0, peak res=1172.9M, current mem=1172.9M)
[04/24 16:51:16     25s] Reading congestion map file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.route.congmap.gz ...
[04/24 16:51:16     25s] % Begin Load SymbolTable ... (date=04/24 16:51:16, mem=1173.1M)
[04/24 16:51:16     25s] Suppress "**WARN ..." messages.
[04/24 16:51:16     25s] routingBox: (0 0) (580000 528200)
[04/24 16:51:16     25s] coreBox:    (60000 60040) (520000 468160)
[04/24 16:51:16     25s] Un-suppress "**WARN ..." messages.
[04/24 16:51:16     25s] % End Load SymbolTable ... (date=04/24 16:51:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1174.2M, current mem=1174.2M)
[04/24 16:51:16     25s] Loading place ...
[04/24 16:51:16     25s] % Begin Load placement data ... (date=04/24 16:51:16, mem=1174.2M)
[04/24 16:51:16     25s] Reading placement file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.place.gz.
[04/24 16:51:16     25s] ** Reading stdCellPlacement_binary (Created by Innovus v21.17-s075_1 on Wed Apr 24 15:15:04 2024, version# 2) ...
[04/24 16:51:16     25s] Read Views for adaptive view pruning ...
[04/24 16:51:16     25s] Read 0 views from Binary DB for adaptive view pruning
[04/24 16:51:16     25s] *** Checked 4 GNC rules.
[04/24 16:51:16     25s] *** applyConnectGlobalNets disabled.
[04/24 16:51:16     25s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1491.3M) ***
[04/24 16:51:16     25s] Total net length = 8.750e+04 (6.336e+04 2.414e+04) (ext = 6.076e+04)
[04/24 16:51:16     25s] % End Load placement data ... (date=04/24 16:51:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1176.4M, current mem=1176.0M)
[04/24 16:51:16     25s] Reading PG file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on       Wed Apr 24 15:15:04 2024)
[04/24 16:51:16     25s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1488.3M) ***
[04/24 16:51:16     25s] Restoring CPF database ...
[04/24 16:51:17     25s] 
[04/24 16:51:17     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:17     25s] Summary for sequential cells identification: 
[04/24 16:51:17     25s]   Identified SBFF number: 208
[04/24 16:51:17     25s]   Identified MBFF number: 0
[04/24 16:51:17     25s]   Identified SB Latch number: 0
[04/24 16:51:17     25s]   Identified MB Latch number: 0
[04/24 16:51:17     25s]   Not identified SBFF number: 32
[04/24 16:51:17     25s]   Not identified MBFF number: 0
[04/24 16:51:17     25s]   Not identified SB Latch number: 0
[04/24 16:51:17     25s]   Not identified MB Latch number: 0
[04/24 16:51:17     25s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:17     25s] Total number of combinational cells: 636
[04/24 16:51:17     25s] Total number of sequential cells: 304
[04/24 16:51:17     25s] Total number of tristate cells: 20
[04/24 16:51:17     25s] Total number of level shifter cells: 0
[04/24 16:51:17     25s] Total number of power gating cells: 0
[04/24 16:51:17     25s] Total number of isolation cells: 0
[04/24 16:51:17     25s] Total number of power switch cells: 0
[04/24 16:51:17     25s] Total number of pulse generator cells: 0
[04/24 16:51:17     25s] Total number of always on buffers: 0
[04/24 16:51:17     25s] Total number of retention cells: 0
[04/24 16:51:17     25s] Total number of physical cells: 9
[04/24 16:51:17     25s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[04/24 16:51:17     25s] Total number of usable buffers: 32
[04/24 16:51:17     25s] List of unusable buffers:
[04/24 16:51:17     25s] Total number of unusable buffers: 0
[04/24 16:51:17     25s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[04/24 16:51:17     25s] Total number of usable inverters: 38
[04/24 16:51:17     25s] List of unusable inverters:
[04/24 16:51:17     25s] Total number of unusable inverters: 0
[04/24 16:51:17     25s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[04/24 16:51:17     25s] Total number of identified usable delay cells: 16
[04/24 16:51:17     25s] List of identified unusable delay cells:
[04/24 16:51:17     25s] Total number of identified unusable delay cells: 0
[04/24 16:51:17     25s] 
[04/24 16:51:17     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[04/24 16:51:17     25s] 
[04/24 16:51:17     25s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:17     25s] 
[04/24 16:51:17     25s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:17     25s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1255.8M, current mem=1186.7M)
[04/24 16:51:17     25s] 
[04/24 16:51:17     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:17     25s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:17     25s] Summary for sequential cells identification: 
[04/24 16:51:17     25s]   Identified SBFF number: 208
[04/24 16:51:17     25s]   Identified MBFF number: 0
[04/24 16:51:17     25s]   Identified SB Latch number: 0
[04/24 16:51:17     25s]   Identified MB Latch number: 0
[04/24 16:51:17     25s]   Not identified SBFF number: 32
[04/24 16:51:17     25s]   Not identified MBFF number: 0
[04/24 16:51:17     25s]   Not identified SB Latch number: 0
[04/24 16:51:17     25s]   Not identified MB Latch number: 0
[04/24 16:51:17     25s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:17     25s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:51:17     25s]    : PowerDomain = TOP : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[04/24 16:51:17     25s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:51:17     25s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:51:17     25s]    : PowerDomain = TOP : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 1
[04/24 16:51:17     25s]    : PowerDomain = TOP : Weighted F : unweighted  = 4.60 (1.000) with rcCorner = -1
[04/24 16:51:17     25s] 
[04/24 16:51:17     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[04/24 16:51:17     25s] 
[04/24 16:51:17     25s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:17     25s] 
[04/24 16:51:17     25s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:17     25s] Verifying CPF level_shifter rules ...
[04/24 16:51:17     25s] Verifying CPF isolation rules ...
[04/24 16:51:17     25s] No isolation cell in libraries.
[04/24 16:51:17     25s] No level shifter cell in libraries.
[04/24 16:51:17     25s] restoreCpf: cpu=0:00:00.28 real=0:00:01.00
[04/24 16:51:17     25s] % Begin Load routing data ... (date=04/24 16:51:17, mem=1189.7M)
[04/24 16:51:17     25s] Reading routing file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.route.gz.
[04/24 16:51:17     25s] Reading Innovus routing data (Created by Innovus v21.17-s075_1 on Wed Apr 24 15:15:04 2024 Format: 20.1) ...
[04/24 16:51:17     25s] *** Total 2687 nets are successfully restored.
[04/24 16:51:17     25s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1531.8M) ***
[04/24 16:51:17     25s] % End Load routing data ... (date=04/24 16:51:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.5M, current mem=1192.5M)
[04/24 16:51:17     25s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[04/24 16:51:17     25s] Reading property file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.prop
[04/24 16:51:17     25s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1534.8M) ***
[04/24 16:51:17     25s] Reading dirtyarea snapshot file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.db.da.gz (Create by Innovus v21.17-s075_1 on Wed Apr 24 15:15:05 2024, version: 4).
[04/24 16:51:18     25s] Set Default Input Pin Transition as 0.1 ps.
[04/24 16:51:18     26s] Loading preRoute extraction data from directory '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/extraction/' ...
[04/24 16:51:18     26s] Restore PreRoute RC Grid meta data successful.
[04/24 16:51:18     26s] Extraction setup Started 
[04/24 16:51:18     26s] 
[04/24 16:51:18     26s] Trim Metal Layers:
[04/24 16:51:18     26s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/24 16:51:18     26s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[04/24 16:51:18     26s] __QRC_SADV_USE_LE__ is set 0
[04/24 16:51:19     27s] Metal Layer Id 1 is Metal1 
[04/24 16:51:19     27s] Metal Layer Id 2 is Metal2 
[04/24 16:51:19     27s] Metal Layer Id 3 is Metal3 
[04/24 16:51:19     27s] Metal Layer Id 4 is Metal4 
[04/24 16:51:19     27s] Metal Layer Id 5 is Metal5 
[04/24 16:51:19     27s] Metal Layer Id 6 is Metal6 
[04/24 16:51:19     27s] Metal Layer Id 7 is Metal7 
[04/24 16:51:19     27s] Metal Layer Id 8 is Metal8 
[04/24 16:51:19     27s] Metal Layer Id 9 is Metal9 
[04/24 16:51:19     27s] Metal Layer Id 10 is Metal10 
[04/24 16:51:19     27s] Metal Layer Id 11 is Metal11 
[04/24 16:51:19     27s] Via Layer Id 33 is Cont 
[04/24 16:51:19     27s] Via Layer Id 34 is Via1 
[04/24 16:51:19     27s] Via Layer Id 35 is Via2 
[04/24 16:51:19     27s] Via Layer Id 36 is Via3 
[04/24 16:51:19     27s] Via Layer Id 37 is Via4 
[04/24 16:51:19     27s] Via Layer Id 38 is Via5 
[04/24 16:51:19     27s] Via Layer Id 39 is Via6 
[04/24 16:51:19     27s] Via Layer Id 40 is Via7 
[04/24 16:51:19     27s] Via Layer Id 41 is Via8 
[04/24 16:51:19     27s] Via Layer Id 42 is Via9 
[04/24 16:51:19     27s] Via Layer Id 43 is Via10 
[04/24 16:51:19     27s] Via Layer Id 44 is Bondpad 
[04/24 16:51:19     27s] 
[04/24 16:51:19     27s] Trim Metal Layers:
[04/24 16:51:19     27s] Generating auto layer map file.
[04/24 16:51:19     27s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal1_conn 
[04/24 16:51:19     27s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via1 
[04/24 16:51:19     27s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal2_conn 
[04/24 16:51:19     27s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via2 
[04/24 16:51:19     27s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal3_conn 
[04/24 16:51:19     27s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via3 
[04/24 16:51:19     27s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal4_conn 
[04/24 16:51:19     27s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via4 
[04/24 16:51:19     27s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal5_conn 
[04/24 16:51:19     27s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via5 
[04/24 16:51:19     27s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal6_conn 
[04/24 16:51:19     27s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via6 
[04/24 16:51:19     27s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal7_conn 
[04/24 16:51:19     27s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via7 
[04/24 16:51:19     27s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal8_conn 
[04/24 16:51:19     27s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via8 
[04/24 16:51:19     27s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal9_conn 
[04/24 16:51:19     27s]  lef via Layer Id 9 mapped to tech Id 23 of Layer via9 
[04/24 16:51:19     27s]  lef metal Layer Id 10 mapped to tech Id 24 of Layer metal10_conn 
[04/24 16:51:19     27s]  lef via Layer Id 10 mapped to tech Id 25 of Layer via10_nocap 
[04/24 16:51:19     27s]  lef metal Layer Id 11 mapped to tech Id 27 of Layer metal11_conn 
[04/24 16:51:19     27s] Metal Layer Id 1 mapped to 6 
[04/24 16:51:19     27s] Via Layer Id 1 mapped to 7 
[04/24 16:51:19     27s] Metal Layer Id 2 mapped to 8 
[04/24 16:51:19     27s] Via Layer Id 2 mapped to 9 
[04/24 16:51:19     27s] Metal Layer Id 3 mapped to 10 
[04/24 16:51:19     27s] Via Layer Id 3 mapped to 11 
[04/24 16:51:19     27s] Metal Layer Id 4 mapped to 12 
[04/24 16:51:19     27s] Via Layer Id 4 mapped to 13 
[04/24 16:51:19     27s] Metal Layer Id 5 mapped to 14 
[04/24 16:51:19     27s] Via Layer Id 5 mapped to 15 
[04/24 16:51:19     27s] Metal Layer Id 6 mapped to 16 
[04/24 16:51:19     27s] Via Layer Id 6 mapped to 17 
[04/24 16:51:19     27s] Metal Layer Id 7 mapped to 18 
[04/24 16:51:19     27s] Via Layer Id 7 mapped to 19 
[04/24 16:51:19     27s] Metal Layer Id 8 mapped to 20 
[04/24 16:51:19     27s] Via Layer Id 8 mapped to 21 
[04/24 16:51:19     27s] Metal Layer Id 9 mapped to 22 
[04/24 16:51:19     27s] Via Layer Id 9 mapped to 23 
[04/24 16:51:19     27s] Metal Layer Id 10 mapped to 24 
[04/24 16:51:19     27s] Via Layer Id 10 mapped to 25 
[04/24 16:51:19     27s] Metal Layer Id 11 mapped to 27 
[04/24 16:51:19     27s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[04/24 16:51:19     27s] eee: Reading patterns meta data.
[04/24 16:51:19     27s] Restore PreRoute Pattern Extraction data successful in header.
[04/24 16:51:19     27s] Loading preRoute extracted patterns from file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.techData.gz' ...
[04/24 16:51:19     27s] readViaRC viaRead:119, nrVia:119
[04/24 16:51:19     27s] isWireRCValid Validate checksum:5334048, FromFile:5334048accessWirePatterns Pattern count:36072, FromFile:36072 Checksum:5334048, FromFile:5334048
[04/24 16:51:19     27s] eee: PatternAvail:1, PreRoutePatternReadFailed:0
[04/24 16:51:19     27s] Restore PreRoute Pattern Extraction data successful.
[04/24 16:51:19     27s] Completed (cpu: 0:00:00.9 real: 0:00:01.0)
[04/24 16:51:19     27s] Set Shrink Factor to 1.00000
[04/24 16:51:19     27s] Summary of Active RC-Corners : 
[04/24 16:51:19     27s]  
[04/24 16:51:19     27s]  Analysis View: AV_0100_wc_rc125_setup
[04/24 16:51:19     27s]     RC-Corner Name        : rc125
[04/24 16:51:19     27s]     RC-Corner Index       : 0
[04/24 16:51:19     27s]     RC-Corner Temperature : 125 Celsius
[04/24 16:51:19     27s]     RC-Corner Cap Table   : ''
[04/24 16:51:19     27s]     RC-Corner PreRoute Res Factor         : 1
[04/24 16:51:19     27s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 16:51:19     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 16:51:19     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 16:51:19     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 16:51:19     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 16:51:19     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 16:51:19     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/24 16:51:19     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/24 16:51:19     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/24 16:51:19     27s]     RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile'
[04/24 16:51:19     27s]  
[04/24 16:51:19     27s]  Analysis View: AV_0100_bc_rc0_hold
[04/24 16:51:19     27s]     RC-Corner Name        : rc0
[04/24 16:51:19     27s]     RC-Corner Index       : 1
[04/24 16:51:19     27s]     RC-Corner Temperature : 0 Celsius
[04/24 16:51:19     27s]     RC-Corner Cap Table   : ''
[04/24 16:51:19     27s]     RC-Corner PreRoute Res Factor         : 1
[04/24 16:51:19     27s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 16:51:19     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 16:51:19     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 16:51:19     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 16:51:19     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 16:51:19     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 16:51:19     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/24 16:51:19     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/24 16:51:19     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/24 16:51:19     27s]     RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile'
[04/24 16:51:19     27s] Technology file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile' associated with first view 'AV_0100_wc_rc125_setup' will be used as the primary corner for the multi-corner extraction.
[04/24 16:51:19     27s] 
[04/24 16:51:19     27s] Trim Metal Layers:
[04/24 16:51:19     27s] LayerId::1 widthSet size::1
[04/24 16:51:19     27s] LayerId::2 widthSet size::1
[04/24 16:51:19     27s] LayerId::3 widthSet size::1
[04/24 16:51:19     27s] LayerId::4 widthSet size::1
[04/24 16:51:19     27s] LayerId::5 widthSet size::1
[04/24 16:51:19     27s] LayerId::6 widthSet size::1
[04/24 16:51:19     27s] LayerId::7 widthSet size::1
[04/24 16:51:19     27s] LayerId::8 widthSet size::1
[04/24 16:51:19     27s] LayerId::9 widthSet size::1
[04/24 16:51:19     27s] LayerId::10 widthSet size::1
[04/24 16:51:19     27s] LayerId::11 widthSet size::1
[04/24 16:51:19     27s] Checksum of RCGrid density data read::(132 132) passed::1
[04/24 16:51:19     27s] Restore PreRoute RC Grid data successful.
[04/24 16:51:19     27s] eee: pegSigSF::1.070000
[04/24 16:51:19     27s] Initializing multi-corner resistance tables ...
[04/24 16:51:19     27s] ReadRoutingBlockageFactor status::1
[04/24 16:51:19     27s] Restore PreRoute Blockage data successful.
[04/24 16:51:19     27s] eee: Reading Grid unit RC.
[04/24 16:51:20     27s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc125
[04/24 16:51:20     27s] RCCorner in design data Name::rc125 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile 125.000000 1.000000 1.000000 
[04/24 16:51:20     27s] RCCorner in saved data Name::rc125 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile 125.000000 1.000000 1.000000 
[04/24 16:51:20     27s] Unit RC read checksum: 13464, count: 13464, status: 1
[04/24 16:51:20     27s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc0
[04/24 16:51:20     27s] RCCorner in design data Name::rc0 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile 0.000000 1.000000 1.000000 
[04/24 16:51:20     27s] RCCorner in saved data Name::rc125 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile 125.000000 1.000000 1.000000 
[04/24 16:51:20     27s] RCCorner in design data Name::rc0 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile 0.000000 1.000000 1.000000 
[04/24 16:51:20     27s] RCCorner in saved data Name::rc0 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile 0.000000 1.000000 1.000000 
[04/24 16:51:20     27s] Unit RC read checksum: 13464, count: 13464, status: 1
[04/24 16:51:20     27s] Number of RC corner to be extracted::0
[04/24 16:51:20     27s] eee: l::1 avDens::0.095287 usedTrk::1895.259059 availTrk::19890.000000 sigTrk::1895.259059
[04/24 16:51:20     27s] eee: l::2 avDens::0.120231 usedTrk::1110.209186 availTrk::9234.000000 sigTrk::1110.209186
[04/24 16:51:20     27s] eee: l::3 avDens::0.272704 usedTrk::3877.849435 availTrk::14220.000000 sigTrk::3877.849435
[04/24 16:51:20     27s] eee: l::4 avDens::0.063288 usedTrk::562.760754 availTrk::8892.000000 sigTrk::562.760754
[04/24 16:51:20     27s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 16:51:20     27s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 16:51:20     27s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:51:20     27s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:51:20     27s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:51:20     27s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:51:20     27s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:51:20     27s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.205178 uaWl=1.000000 uaWlH=0.152828 aWlH=0.000000 lMod=0 pMax=0.844900 pMod=81 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 16:51:20     27s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[04/24 16:51:20     27s] Restore PreRoute all RC Grid data successful.Start generating vias ..
[04/24 16:51:20     27s] #create default rule from bind_ndr_rule rule=0x7f3d606e8950 0x7f3d32abc568
[04/24 16:51:20     27s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[04/24 16:51:20     27s] #Skip building auto via since it is not turned on.
[04/24 16:51:20     27s] Extracting standard cell pins and blockage ...... 
[04/24 16:51:20     27s] Pin and blockage extraction finished
[04/24 16:51:20     27s] Via generation completed.
[04/24 16:51:20     27s] % Begin Load power constraints ... (date=04/24 16:51:20, mem=1235.1M)
[04/24 16:51:20     27s] % End Load power constraints ... (date=04/24 16:51:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.6M, current mem=1241.6M)
[04/24 16:51:20     27s] % Begin load AAE data ... (date=04/24 16:51:20, mem=1260.9M)
[04/24 16:51:21     28s] AAE DB initialization (MEM=1606.76 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/24 16:51:21     28s] % End load AAE data ... (date=04/24 16:51:21, total cpu=0:00:00.7, real=0:00:01.0, peak res=1266.3M, current mem=1266.3M)
[04/24 16:51:21     28s] Restoring CCOpt config...
[04/24 16:51:21     28s] 
[04/24 16:51:21     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:21     28s] Summary for sequential cells identification: 
[04/24 16:51:21     28s]   Identified SBFF number: 208
[04/24 16:51:21     28s]   Identified MBFF number: 0
[04/24 16:51:21     28s]   Identified SB Latch number: 0
[04/24 16:51:21     28s]   Identified MB Latch number: 0
[04/24 16:51:21     28s]   Not identified SBFF number: 32
[04/24 16:51:21     28s]   Not identified MBFF number: 0
[04/24 16:51:21     28s]   Not identified SB Latch number: 0
[04/24 16:51:21     28s]   Not identified MB Latch number: 0
[04/24 16:51:21     28s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:21     28s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:51:21     28s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:51:21     28s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:51:21     28s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:51:21     28s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:51:21     28s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:51:21     28s] 
[04/24 16:51:21     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[04/24 16:51:21     28s]   Extracting original clock gating for RCLK...
[04/24 16:51:21     28s]     clock_tree RCLK contains 192 sinks and 1 clock gates.
[04/24 16:51:21     28s]   Extracting original clock gating for RCLK done.
[04/24 16:51:21     28s]   The skew group RCLK/0100_mode was created. It contains 192 sinks and 1 sources.
[04/24 16:51:21     28s]   The skew group RCLK/0100_mode was created. It contains 192 sinks and 1 sources.
[04/24 16:51:21     28s] Restoring CCOpt config done.
[04/24 16:51:21     28s] 
[04/24 16:51:21     28s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:21     28s] 
[04/24 16:51:21     28s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:21     28s] 
[04/24 16:51:21     28s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:21     28s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:21     28s] Summary for sequential cells identification: 
[04/24 16:51:21     28s]   Identified SBFF number: 208
[04/24 16:51:21     28s]   Identified MBFF number: 0
[04/24 16:51:21     28s]   Identified SB Latch number: 0
[04/24 16:51:21     28s]   Identified MB Latch number: 0
[04/24 16:51:21     28s]   Not identified SBFF number: 32
[04/24 16:51:21     28s]   Not identified MBFF number: 0
[04/24 16:51:21     28s]   Not identified SB Latch number: 0
[04/24 16:51:21     28s]   Not identified MB Latch number: 0
[04/24 16:51:21     28s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:21     28s] Total number of combinational cells: 636
[04/24 16:51:21     28s] Total number of sequential cells: 304
[04/24 16:51:21     28s] Total number of tristate cells: 20
[04/24 16:51:21     28s] Total number of level shifter cells: 0
[04/24 16:51:21     28s] Total number of power gating cells: 0
[04/24 16:51:21     28s] Total number of isolation cells: 0
[04/24 16:51:21     28s] Total number of power switch cells: 0
[04/24 16:51:21     28s] Total number of pulse generator cells: 0
[04/24 16:51:21     28s] Total number of always on buffers: 0
[04/24 16:51:21     28s] Total number of retention cells: 0
[04/24 16:51:21     28s] Total number of physical cells: 9
[04/24 16:51:21     28s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[04/24 16:51:21     28s] Total number of usable buffers: 32
[04/24 16:51:21     28s] List of unusable buffers:
[04/24 16:51:21     28s] Total number of unusable buffers: 0
[04/24 16:51:21     28s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[04/24 16:51:21     28s] Total number of usable inverters: 38
[04/24 16:51:21     28s] List of unusable inverters:
[04/24 16:51:21     28s] Total number of unusable inverters: 0
[04/24 16:51:21     28s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[04/24 16:51:21     28s] Total number of identified usable delay cells: 16
[04/24 16:51:21     28s] List of identified unusable delay cells:
[04/24 16:51:21     28s] Total number of identified unusable delay cells: 0
[04/24 16:51:21     28s] 
[04/24 16:51:21     28s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[04/24 16:51:21     28s] 
[04/24 16:51:21     28s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:21     28s] 
[04/24 16:51:21     28s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:21     28s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[04/24 16:51:21     28s] timing_enable_separate_device_slew_effect_sensitivities
[04/24 16:51:21     28s] #% End load design ... (date=04/24 16:51:21, total cpu=0:00:08.2, real=0:00:10.0, peak res=1291.4M, current mem=1269.9M)
[04/24 16:51:21     28s] 
[04/24 16:51:21     28s] *** Summary of all messages that are not suppressed in this session:
[04/24 16:51:21     28s] Severity  ID               Count  Summary                                  
[04/24 16:51:21     28s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/24 16:51:21     28s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[04/24 16:51:21     28s] WARNING   IMPSYT-4001          1  init_cpf_file '%s' specified along with ...
[04/24 16:51:21     28s] WARNING   IMPOPT-3602          3  The specified path group name %s is not ...
[04/24 16:51:21     28s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[04/24 16:51:21     28s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[04/24 16:51:21     28s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[04/24 16:51:21     28s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[04/24 16:51:21     28s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[04/24 16:51:21     28s] *** Message Summary: 57 warning(s), 0 error(s)
[04/24 16:51:21     28s] 
[04/24 16:51:21     28s] <CMD> set_analysis_view -setup { AV_0100_wc_rc125_setup} -hold {AV_0100_bc_rc0_hold}
[04/24 16:51:21     28s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/24 16:51:21     28s] Type 'man IMPCTE-104' for more detail.
[04/24 16:51:22     28s] Extraction setup Started 
[04/24 16:51:22     28s] 
[04/24 16:51:22     28s] Trim Metal Layers:
[04/24 16:51:22     28s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/24 16:51:22     28s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[04/24 16:51:22     28s] __QRC_SADV_USE_LE__ is set 0
[04/24 16:51:22     28s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction0
[04/24 16:51:22     28s] eee: PatternAvail:0, PreRoutePatternReadFailed:0
[04/24 16:51:22     28s] Restore PreRoute Pattern Extraction data successful.
[04/24 16:51:22     28s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[04/24 16:51:22     28s] Set Shrink Factor to 1.00000
[04/24 16:51:22     28s] Summary of Active RC-Corners : 
[04/24 16:51:22     28s]  
[04/24 16:51:22     28s]  Analysis View: AV_0100_wc_rc125_setup
[04/24 16:51:22     28s]     RC-Corner Name        : rc125
[04/24 16:51:22     28s]     RC-Corner Index       : 0
[04/24 16:51:22     28s]     RC-Corner Temperature : 125 Celsius
[04/24 16:51:22     28s]     RC-Corner Cap Table   : ''
[04/24 16:51:22     28s]     RC-Corner PreRoute Res Factor         : 1
[04/24 16:51:22     28s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 16:51:22     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 16:51:22     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 16:51:22     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 16:51:22     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 16:51:22     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 16:51:22     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[04/24 16:51:22     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[04/24 16:51:22     28s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
[04/24 16:51:22     28s]     RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile'
[04/24 16:51:22     28s]  
[04/24 16:51:22     28s]  Analysis View: AV_0100_bc_rc0_hold
[04/24 16:51:22     28s]     RC-Corner Name        : rc0
[04/24 16:51:22     28s]     RC-Corner Index       : 1
[04/24 16:51:22     28s]     RC-Corner Temperature : 0 Celsius
[04/24 16:51:22     28s]     RC-Corner Cap Table   : ''
[04/24 16:51:22     28s]     RC-Corner PreRoute Res Factor         : 1
[04/24 16:51:22     28s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 16:51:22     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 16:51:22     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 16:51:22     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 16:51:22     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 16:51:22     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 16:51:22     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[04/24 16:51:22     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[04/24 16:51:22     28s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
[04/24 16:51:22     28s]     RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile'
[04/24 16:51:22     28s] Technology file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/rc0/qrcTechFile' associated with first view 'AV_0100_wc_rc125_setup' will be used as the primary corner for the multi-corner extraction.
[04/24 16:51:22     28s] 
[04/24 16:51:22     28s] Trim Metal Layers:
[04/24 16:51:22     28s] LayerId::1 widthSet size::1
[04/24 16:51:22     28s] LayerId::2 widthSet size::1
[04/24 16:51:22     28s] LayerId::3 widthSet size::1
[04/24 16:51:22     28s] LayerId::4 widthSet size::1
[04/24 16:51:22     28s] LayerId::5 widthSet size::1
[04/24 16:51:22     28s] LayerId::6 widthSet size::1
[04/24 16:51:22     28s] LayerId::7 widthSet size::1
[04/24 16:51:22     28s] LayerId::8 widthSet size::1
[04/24 16:51:22     28s] LayerId::9 widthSet size::1
[04/24 16:51:22     28s] LayerId::10 widthSet size::1
[04/24 16:51:22     28s] LayerId::11 widthSet size::1
[04/24 16:51:22     28s] eee: pegSigSF::1.070000
[04/24 16:51:22     28s] Initializing multi-corner resistance tables ...
[04/24 16:51:22     28s] eee: l::1 avDens::0.114002 usedTrk::2267.499707 availTrk::19890.000000 sigTrk::2267.499707
[04/24 16:51:22     28s] eee: l::2 avDens::0.094052 usedTrk::989.094681 availTrk::10516.500000 sigTrk::989.094681
[04/24 16:51:22     28s] eee: l::3 avDens::0.248371 usedTrk::3509.487551 availTrk::14130.000000 sigTrk::3509.487551
[04/24 16:51:22     28s] eee: l::4 avDens::0.091102 usedTrk::911.337547 availTrk::10003.500000 sigTrk::911.337547
[04/24 16:51:22     28s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 16:51:22     28s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 16:51:22     28s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:51:22     28s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:51:22     28s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:51:22     28s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:51:22     28s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:51:22     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.234489 uaWl=1.000000 uaWlH=0.152828 aWlH=0.000000 lMod=0 pMax=0.844900 pMod=81 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 16:51:22     28s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1298.5M, current mem=1001.8M)
[04/24 16:51:22     29s] Reading timing constraints file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/.mmmckISbuj/modes/0100_mode/0100_mode.sdc' ...
[04/24 16:51:22     29s] Current (total cpu=0:00:29.2, real=0:00:38.0, peak res=1298.5M, current mem=1278.7M)
[04/24 16:51:22     29s] INFO (CTE): Constraints read successfully.
[04/24 16:51:22     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1291.2M, current mem=1291.2M)
[04/24 16:51:22     29s] Current (total cpu=0:00:29.4, real=0:00:38.0, peak res=1298.5M, current mem=1291.2M)
[04/24 16:51:22     29s] Reading latency file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/.mmmckISbuj/views/AV_0100_wc_rc125_setup/latency.sdc' ...
[04/24 16:51:22     29s] Reading latency file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/.mmmckISbuj/views/AV_0100_bc_rc0_hold/latency.sdc' ...
[04/24 16:51:22     29s] Current (total cpu=0:00:29.4, real=0:00:38.0, peak res=1298.5M, current mem=1291.2M)
[04/24 16:51:22     29s] INFO (CTE): Constraints read successfully.
[04/24 16:51:22     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1293.0M, current mem=1293.0M)
[04/24 16:51:22     29s] Current (total cpu=0:00:29.5, real=0:00:38.0, peak res=1298.5M, current mem=1293.0M)
[04/24 16:51:22     29s] Current (total cpu=0:00:29.5, real=0:00:38.0, peak res=1298.5M, current mem=1293.0M)
[04/24 16:51:22     29s] INFO (CTE): Constraints read successfully.
[04/24 16:51:22     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1294.8M, current mem=1294.8M)
[04/24 16:51:23     29s] Current (total cpu=0:00:29.6, real=0:00:39.0, peak res=1298.5M, current mem=1294.8M)
[04/24 16:51:23     29s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/24 16:51:23     29s] 
[04/24 16:51:23     29s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:23     29s] Summary for sequential cells identification: 
[04/24 16:51:23     29s]   Identified SBFF number: 208
[04/24 16:51:23     29s]   Identified MBFF number: 0
[04/24 16:51:23     29s]   Identified SB Latch number: 0
[04/24 16:51:23     29s]   Identified MB Latch number: 0
[04/24 16:51:23     29s]   Not identified SBFF number: 32
[04/24 16:51:23     29s]   Not identified MBFF number: 0
[04/24 16:51:23     29s]   Not identified SB Latch number: 0
[04/24 16:51:23     29s]   Not identified MB Latch number: 0
[04/24 16:51:23     29s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:23     29s] Total number of combinational cells: 636
[04/24 16:51:23     29s] Total number of sequential cells: 304
[04/24 16:51:23     29s] Total number of tristate cells: 20
[04/24 16:51:23     29s] Total number of level shifter cells: 0
[04/24 16:51:23     29s] Total number of power gating cells: 0
[04/24 16:51:23     29s] Total number of isolation cells: 0
[04/24 16:51:23     29s] Total number of power switch cells: 0
[04/24 16:51:23     29s] Total number of pulse generator cells: 0
[04/24 16:51:23     29s] Total number of always on buffers: 0
[04/24 16:51:23     29s] Total number of retention cells: 0
[04/24 16:51:23     29s] Total number of physical cells: 9
[04/24 16:51:23     29s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[04/24 16:51:23     29s] Total number of usable buffers: 32
[04/24 16:51:23     29s] List of unusable buffers:
[04/24 16:51:23     29s] Total number of unusable buffers: 0
[04/24 16:51:23     29s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[04/24 16:51:23     29s] Total number of usable inverters: 38
[04/24 16:51:23     29s] List of unusable inverters:
[04/24 16:51:23     29s] Total number of unusable inverters: 0
[04/24 16:51:23     29s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[04/24 16:51:23     29s] Total number of identified usable delay cells: 16
[04/24 16:51:23     29s] List of identified unusable delay cells:
[04/24 16:51:23     29s] Total number of identified unusable delay cells: 0
[04/24 16:51:23     29s] 
[04/24 16:51:23     29s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/24 16:51:23     29s] 
[04/24 16:51:23     29s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:23     29s] 
[04/24 16:51:23     29s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:23     29s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.0M, current mem=1295.0M)
[04/24 16:51:23     29s] 
[04/24 16:51:23     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:23     29s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:23     29s] Summary for sequential cells identification: 
[04/24 16:51:23     29s]   Identified SBFF number: 208
[04/24 16:51:23     29s]   Identified MBFF number: 0
[04/24 16:51:23     29s]   Identified SB Latch number: 0
[04/24 16:51:23     29s]   Identified MB Latch number: 0
[04/24 16:51:23     29s]   Not identified SBFF number: 32
[04/24 16:51:23     29s]   Not identified MBFF number: 0
[04/24 16:51:23     29s]   Not identified SB Latch number: 0
[04/24 16:51:23     29s]   Not identified MB Latch number: 0
[04/24 16:51:23     29s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:23     29s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:51:23     29s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:51:23     29s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:51:23     29s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:51:23     29s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:51:23     29s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:51:23     29s] TLC MultiMap info (StdDelay):
[04/24 16:51:23     29s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:51:23     29s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:51:23     29s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:51:23     29s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:51:23     29s]  Setting StdDelay to: 25.6ps
[04/24 16:51:23     29s] 
[04/24 16:51:23     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:51:23     29s] 
[04/24 16:51:23     29s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:23     29s] 
[04/24 16:51:23     29s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:23     29s] <CMD> set_timing_derate -early 0.925 -late 1.0 -delay_corner AV_0100_wc_rc125_setup_dc
[04/24 16:51:23     29s] <CMD> set_timing_derate -early 1.0 -late 1.12 -delay_corner AV_0100_bc_rc0_hold_dc
[04/24 16:51:23     29s] <CMD> all_constraint_modes -active 
[04/24 16:51:23     29s] <CMD> set_interactive_constraint_modes [ all_constraint_modes -active ]
[04/24 16:51:23     29s] <CMD> set_propagated_clock [ all_clocks ]
[04/24 16:51:23     29s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
[04/24 16:51:23     29s] <CMD> createBasicPathGroups
[04/24 16:51:23     29s] Created reg2reg path group
[04/24 16:51:23     29s] Effort level <high> specified for reg2reg path_group
[04/24 16:51:23     29s] Created reg2cgate path group
[04/24 16:51:23     29s] Effort level <high> specified for reg2cgate path_group
[04/24 16:51:23     29s] <CMD> setDelayCalMode -reset
[04/24 16:51:23     29s] AAE_INFO: switching -siAware from true to false ...
[04/24 16:51:23     29s] -enable_high_fanout false
[04/24 16:51:23     29s] -SIAware false
[04/24 16:51:23     30s] AAE DB initialization (MEM=1650.49 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/24 16:51:23     30s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[04/24 16:51:23     30s] <CMD> setDelayCalMode -engine Aae -SIAware true
[04/24 16:51:23     30s] AAE_INFO: switching -siAware from false to true ...
[04/24 16:51:23     30s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/24 16:51:23     30s] <CMD> setDelayCalMode -equivalent_waveform_model_type ecsm -equivalent_waveform_model_propagation true
[04/24 16:51:23     30s] **WARN: (IMPMODE-3):	Option "-equivalent_waveform_model_type" for command set_delay_cal_mode is obsolete and has been replaced by "-ewm_type {simulation|moments}". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script accordingly.
[04/24 16:51:23     30s] **WARN: (IMPMODE-2):	Option "-equivalent_waveform_model_propagation" for command set_delay_cal_mode is obsolete and has been replaced by "-equivalent_waveform_model {none|no_propagation|propagation}". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script accordingly.
[04/24 16:51:23     30s] <CMD> setSIMode -reset
[04/24 16:51:23     30s] -separate_delta_delay_on_data false
[04/24 16:51:23     30s] <CMD> setSIMode -analysisType aae
[04/24 16:51:23     30s] <CMD> setSIMode -detailedReports false
[04/24 16:51:23     30s] <CMD> setSIMode -separate_delta_delay_on_data true
[04/24 16:51:23     30s] <CMD> setSIMode -delta_delay_annotation_mode lumpedOnNet
[04/24 16:51:23     30s] <CMD> setSIMode -num_si_iteration 3
[04/24 16:51:23     30s] <CMD> setSIMode -enable_glitch_report true
[04/24 16:51:23     30s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true
[04/24 16:51:23     30s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[04/24 16:51:23     30s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/24 16:51:23     30s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/24 16:51:23     30s] <CMD> setFillerMode -doDRC false -corePrefix FILL -core {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1}
[04/24 16:51:23     30s] <CMD> deleteFiller
[04/24 16:51:23     30s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1650.5M, EPOCH TIME: 1713970283.551225
[04/24 16:51:23     30s] Deleted 1534 physical insts (cell FILL64 / prefix FILL).
[04/24 16:51:23     30s] Deleted 216 physical insts (cell FILL32 / prefix FILL).
[04/24 16:51:23     30s] Deleted 400 physical insts (cell FILL16 / prefix FILL).
[04/24 16:51:23     30s] Deleted 678 physical insts (cell FILL8 / prefix FILL).
[04/24 16:51:23     30s] Deleted 906 physical insts (cell FILL4 / prefix FILL).
[04/24 16:51:23     30s] Deleted 1023 physical insts (cell FILL2 / prefix FILL).
[04/24 16:51:23     30s] Deleted 971 physical insts (cell FILL1 / prefix FILL).
[04/24 16:51:23     30s] Total physical insts deleted = 5728.
[04/24 16:51:23     30s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.030, REAL:0.029, MEM:1650.5M, EPOCH TIME: 1713970283.580053
[04/24 16:51:23     30s] <CMD> set_dont_use [get_lib_cells *LVT] false
[04/24 16:51:23     30s] <CMD> set_dont_use   [get_lib_cells */DLY*] false
[04/24 16:51:23     30s] <CMD> set_dont_touch [get_lib_cells */DLY*] false
[04/24 16:51:23     30s] <CMD> optDesign -postRoute -setup -hold -outDir timingReports/optRoute -prefix optRouteSetupHold -expandedViews
[04/24 16:51:23     30s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1279.6M, totSessionCpu=0:00:30 **
[04/24 16:51:23     30s] *** optDesign #1 [begin] : totSession cpu/real = 0:00:30.1/0:00:36.1 (0.8), mem = 1607.5M
[04/24 16:51:23     30s] Info: 1 threads available for lower-level modules during optimization.
[04/24 16:51:23     30s] GigaOpt running with 1 threads.
[04/24 16:51:23     30s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:30.1/0:00:36.1 (0.8), mem = 1607.5M
[04/24 16:51:23     30s] **INFO: User settings:
[04/24 16:51:23     30s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[04/24 16:51:23     30s] setNanoRouteMode -extractDesignSignature                        151586683
[04/24 16:51:23     30s] setNanoRouteMode -extractRcModelFile                            /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin
[04/24 16:51:23     30s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/24 16:51:23     30s] setNanoRouteMode -grouteExpTdStdDelay                           25.5
[04/24 16:51:23     30s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/24 16:51:23     30s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[04/24 16:51:23     30s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[04/24 16:51:23     30s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/24 16:51:23     30s] setNanoRouteMode -routeReInsertFillerCellList                   {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1}
[04/24 16:51:23     30s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[04/24 16:51:23     30s] setNanoRouteMode -routeSiEffort                                 high
[04/24 16:51:23     30s] setNanoRouteMode -routeTopRoutingLayer                          4
[04/24 16:51:23     30s] setNanoRouteMode -routeWithNewSiDriven                          true
[04/24 16:51:23     30s] setNanoRouteMode -routeWithSiDriven                             true
[04/24 16:51:23     30s] setNanoRouteMode -routeWithTimingDriven                         true
[04/24 16:51:23     30s] setNanoRouteMode -timingEngine                                  .timing_file_218477.tif.gz
[04/24 16:51:23     30s] setDesignMode -process                                          45
[04/24 16:51:23     30s] setDesignMode -topRoutingLayer                                  Metal4
[04/24 16:51:23     30s] setExtractRCMode -coupled                                       true
[04/24 16:51:23     30s] setExtractRCMode -coupling_c_th                                 0.1
[04/24 16:51:23     30s] setExtractRCMode -engine                                        postRoute
[04/24 16:51:23     30s] setExtractRCMode -relative_c_th                                 1
[04/24 16:51:23     30s] setExtractRCMode -total_c_th                                    0
[04/24 16:51:23     30s] setUsefulSkewMode -ecoRoute                                     false
[04/24 16:51:23     30s] setDelayCalMode -engine                                         aae
[04/24 16:51:23     30s] setDelayCalMode -equivalent_waveform_model_propagation          true
[04/24 16:51:23     30s] setDelayCalMode -equivalent_waveform_model_type                 ecsm
[04/24 16:51:23     30s] setDelayCalMode -SIAware                                        true
[04/24 16:51:23     30s] setOptMode -activeSetupViews                                    { AV_0100_wc_rc125_setup }
[04/24 16:51:23     30s] setOptMode -autoSetupViews                                      { AV_0100_wc_rc125_setup}
[04/24 16:51:23     30s] setOptMode -autoTDGRSetupViews                                  { AV_0100_wc_rc125_setup}
[04/24 16:51:23     30s] setOptMode -drcMargin                                           0
[04/24 16:51:23     30s] setOptMode -fixDrc                                              true
[04/24 16:51:23     30s] setOptMode -optimizeFF                                          true
[04/24 16:51:23     30s] setOptMode -preserveAllSequential                               false
[04/24 16:51:23     30s] setOptMode -setupTargetSlack                                    0
[04/24 16:51:23     30s] setSIMode -analysisType                                         aae
[04/24 16:51:23     30s] setSIMode -delta_delay_annotation_mode                          lumpedOnNet
[04/24 16:51:23     30s] setSIMode -detailedReports                                      false
[04/24 16:51:23     30s] setSIMode -enable_glitch_report                                 true
[04/24 16:51:23     30s] setSIMode -num_si_iteration                                     3
[04/24 16:51:23     30s] setSIMode -separate_delta_delay_on_data                         true
[04/24 16:51:23     30s] setAnalysisMode -analysisType                                   onChipVariation
[04/24 16:51:23     30s] setAnalysisMode -checkType                                      setup
[04/24 16:51:23     30s] setAnalysisMode -clkSrcPath                                     true
[04/24 16:51:23     30s] setAnalysisMode -clockPropagation                               sdcControl
[04/24 16:51:23     30s] setAnalysisMode -cppr                                           both
[04/24 16:51:23     30s] setAnalysisMode -skew                                           true
[04/24 16:51:23     30s] setAnalysisMode -usefulSkew                                     true
[04/24 16:51:23     30s] 
[04/24 16:51:23     30s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/24 16:51:23     30s] Enable merging buffers from different footprints for postRoute code for MSV designs
[04/24 16:51:23     30s] 
[04/24 16:51:23     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:51:23     30s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:23     30s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:23     30s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:23     30s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:23     30s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:23     30s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:23     30s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:23     30s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:23     30s] Summary for sequential cells identification: 
[04/24 16:51:23     30s]   Identified SBFF number: 208
[04/24 16:51:23     30s]   Identified MBFF number: 0
[04/24 16:51:23     30s]   Identified SB Latch number: 0
[04/24 16:51:23     30s]   Identified MB Latch number: 0
[04/24 16:51:23     30s]   Not identified SBFF number: 32
[04/24 16:51:23     30s]   Not identified MBFF number: 0
[04/24 16:51:23     30s]   Not identified SB Latch number: 0
[04/24 16:51:23     30s]   Not identified MB Latch number: 0
[04/24 16:51:23     30s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:23     30s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:51:23     30s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:51:23     30s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:51:23     30s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:51:23     30s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:51:23     30s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:51:23     30s] TLC MultiMap info (StdDelay):
[04/24 16:51:23     30s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:51:23     30s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:51:23     30s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:51:23     30s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:51:23     30s]  Setting StdDelay to: 25.6ps
[04/24 16:51:23     30s] 
[04/24 16:51:23     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:51:23     30s] Need call spDPlaceInit before registerPrioInstLoc.
[04/24 16:51:23     30s] [GPS-MSV] CPF Flow. Number of Power Domains: 2
[04/24 16:51:23     30s] [GPS-MSV]   Power Domain 'virtual_PDaon' (tag=1) Logical Virtual
[04/24 16:51:23     30s] [GPS-MSV]   Power Domain 'TOP' (tag=2) Default
[04/24 16:51:23     30s] [GPS-MSV] Related mode (msv/opt) setting
[04/24 16:51:23     30s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[04/24 16:51:23     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1612.5M, EPOCH TIME: 1713970283.738286
[04/24 16:51:23     30s] # Init pin-track-align, new floorplan.
[04/24 16:51:23     30s] Processing tracks to init pin-track alignment.
[04/24 16:51:23     30s] z: 2, totalTracks: 1
[04/24 16:51:23     30s] z: 4, totalTracks: 1
[04/24 16:51:23     30s] z: 6, totalTracks: 1
[04/24 16:51:23     30s] z: 8, totalTracks: 1
[04/24 16:51:24     30s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:51:24     30s] All LLGs are deleted
[04/24 16:51:24     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:24     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:24     30s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1617.5M, EPOCH TIME: 1713970284.069667
[04/24 16:51:24     30s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1617.5M, EPOCH TIME: 1713970284.070277
[04/24 16:51:24     30s] # Building TOP llgBox search-tree.
[04/24 16:51:24     30s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:51:24     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1617.5M, EPOCH TIME: 1713970284.071601
[04/24 16:51:24     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:24     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:24     30s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1617.5M, EPOCH TIME: 1713970284.075072
[04/24 16:51:24     30s] Max number of tech site patterns supported in site array is 256.
[04/24 16:51:24     30s] Core basic site is CoreSite
[04/24 16:51:24     30s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1618.5M, EPOCH TIME: 1713970284.142290
[04/24 16:51:24     30s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f3d4cb2fd20.
[04/24 16:51:24     30s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 16:51:24     30s] After signature check, allow fast init is false, keep pre-filter is false.
[04/24 16:51:24     30s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/24 16:51:24     30s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.007, MEM:1747.5M, EPOCH TIME: 1713970284.149636
[04/24 16:51:24     30s] Use non-trimmed site array because memory saving is not enough.
[04/24 16:51:24     30s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[04/24 16:51:24     30s] SiteArray: use 761,856 bytes
[04/24 16:51:24     30s] SiteArray: current memory after site array memory allocation 1748.2M
[04/24 16:51:24     30s] SiteArray: FP blocked sites are writable
[04/24 16:51:24     30s] PD TOP has 0 placeable physical insts.
[04/24 16:51:24     30s] Estimated cell power/ground rail width = 0.160 um
[04/24 16:51:24     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 16:51:24     30s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1748.2M, EPOCH TIME: 1713970284.153344
[04/24 16:51:24     30s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.017, MEM:1748.2M, EPOCH TIME: 1713970284.170390
[04/24 16:51:24     30s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[04/24 16:51:24     30s] Atter site array init, number of instance map data is 0.
[04/24 16:51:24     30s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.100, MEM:1748.2M, EPOCH TIME: 1713970284.175076
[04/24 16:51:24     30s] 
[04/24 16:51:24     30s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:24     30s] OPERPROF:     Starting CMU at level 3, MEM:1748.2M, EPOCH TIME: 1713970284.176878
[04/24 16:51:24     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1748.2M, EPOCH TIME: 1713970284.178589
[04/24 16:51:24     30s] 
[04/24 16:51:24     30s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 16:51:24     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.108, MEM:1748.2M, EPOCH TIME: 1713970284.179699
[04/24 16:51:24     30s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1748.2M, EPOCH TIME: 1713970284.179780
[04/24 16:51:24     30s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1756.2M, EPOCH TIME: 1713970284.180495
[04/24 16:51:24     30s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1756.2MB).
[04/24 16:51:24     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.440, REAL:0.445, MEM:1756.2M, EPOCH TIME: 1713970284.183232
[04/24 16:51:24     30s] Cell 'XOR3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'XOR3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'XOR2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'XOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'XOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'XOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'XNOR3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'XNOR3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'XNOR2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'XNOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'XNOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'XNOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNTSCAX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNTSCAX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNTSCAX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNTSCAX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNTSCAX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNTSCAX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNTSCAX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNTSCAX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNCAX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNCAX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNCAX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNCAX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNCAX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNCAX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNCAX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TLATNCAX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TIELOHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TIEHIHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TBUFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TBUFX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TBUFX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TBUFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TBUFX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TBUFX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TBUFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TBUFX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TBUFX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'TBUFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SMDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SMDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SMDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SMDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SEDFFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SEDFFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SEDFFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SEDFFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SEDFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SEDFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SEDFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SEDFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SEDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SEDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SEDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SEDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFSHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFQXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFNSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFNSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFNSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFNSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR4X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR4X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR3X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR3X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI33XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI33X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI33X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI33X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI32XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI32X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI32X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI32X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI31XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI31X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI31X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI31X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI2BB2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI2BB2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI2BB2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI2BB2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI2BB1XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI2BB1X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI2BB1X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI2BB1X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI22XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI22X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI22X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI22X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI222XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI222X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI222X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI222X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI221XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI221X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI221X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI221X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI21XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI21X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI21X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI21X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI211XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI211X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI211X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OAI211X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OA22XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OA22X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OA22X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OA22X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OA21XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OA21X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OA21X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'OA21X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4BBXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4BBX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4BBX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR4BBX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR3X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR3X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR3BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR3BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR3BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR3BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR2BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR2BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR2BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NOR2BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4BBXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4BBX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4BBX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND4BBX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND3X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND3X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND3BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND3BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND3BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND3BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND2BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND2BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND2BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'NAND2BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MXI2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MX2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'MDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'INVXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'INVX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'INVX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'INVX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'INVX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'INVX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'INVX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'INVX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'INVX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'INVX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'HOLDX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'EDFFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'EDFFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'EDFFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'EDFFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'EDFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'EDFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'EDFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'EDFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'EDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'EDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'EDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'EDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DLY4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DLY4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DLY3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DLY3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DLY2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DLY2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DLY1X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DLY1X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFSHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFQXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFNSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFNSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFNSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFNSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKXOR2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKXOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKXOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKXOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKMX2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKMX2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKMX2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKMX2X3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKMX2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKMX2X12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKINVX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKINVX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKINVX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKINVX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKINVX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKINVX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKINVX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKINVX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKINVX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKBUFX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKBUFX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKBUFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKBUFX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKBUFX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKBUFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKBUFX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKBUFX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKAND2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKAND2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKAND2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKAND2X3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKAND2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'CLKAND2X12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'BUFX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'BUFX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'BUFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'BUFX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'BUFX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'BUFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'BUFX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'BUFX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'BMXIX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'BMXIX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI33XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI33X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI33X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI33X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI32XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI32X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI32X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI32X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI31XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI31X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI31X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI31X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI2BB2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI2BB2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI2BB2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI2BB2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI2BB1XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI2BB1X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI2BB1X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI2BB1X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI22XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI22X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI22X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI22X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI222XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI222X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI222X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI222X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI221XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI221X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI221X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI221X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI21XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI21X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI21X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI21X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI211XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI211X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI211X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AOI211X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AO22XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AO22X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AO22X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AO22X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AO21XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AO21X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AO21X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AO21X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ANTENNAHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND4X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND4X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND3X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND3X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'AND2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ADDHXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ADDHX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ADDHX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ADDHX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ADDFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ADDFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ADDFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ADDFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ADDFHXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ADDFHX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ADDFHX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ADDFHX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ACHCONX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'HSWCX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'HSWBX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFSX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFSRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFSQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFNX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFNSX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFNSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFNSRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFNSQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFNRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFNRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SRDFFNQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SPDFF4RX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SPDFF4RX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SPDFF2RX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SPDFF2RX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFF4RX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFF4RX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFF2RX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'SDFF2RX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RTLATX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RTLATSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RTLATRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFSX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFSRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFSQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFNX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFNSX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFNSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFNSRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFNSQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFNRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFNRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'RDFFNQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'PINVX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'PBUFX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSLHX1_TO' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSLHX1_FROM' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSLH_ISONL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSLH_ISONL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSLH_ISONH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSLH_ISONH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSLH_ISOL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSLH_ISOL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSLH_ISOH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSLH_ISOH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSHLX1_TO' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSHLX1_FROM' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSHL_ISONL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSHL_ISONL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSHL_ISONH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSHL_ISONH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSHL_ISOL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSHL_ISOL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSHL_ISOH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'LSHL_ISOH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ISONLX1_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ISONLX1_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ISOLX1_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ISOLX1_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ISOHX1_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ISOHX1_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ISOHLDX1_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'ISOHLDX1_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'HSWX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'HSWNX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'HSWDX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'HSWDNX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'FSWX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'FSWNX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFF4X2' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFF4X1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFF4RX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFF4RX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFF2X2' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFF2X1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFF2RX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] Cell 'DFF2RX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:51:24     30s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[04/24 16:51:24     30s] 	Cell ACHCONX2HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell ADDFHX1HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell ADDFHX2HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell ADDFHX4HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell ADDFHXLHVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell ADDFX1HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell ADDFX2HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell ADDFX4HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell ADDFXLHVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell ADDHX1HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell ADDHX2HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell ADDHX4HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell ADDHXLHVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell AND2X1HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell AND2X2HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell AND2X4HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell AND2X6HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell AND2X8HVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell AND2XLHVT, site CoreSite.
[04/24 16:51:24     30s] 	Cell AND3X1HVT, site CoreSite.
[04/24 16:51:24     30s] 	...
[04/24 16:51:24     30s] 	Reporting only the 20 first cells found...
[04/24 16:51:24     30s] .
[04/24 16:51:24     30s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1756.3M, EPOCH TIME: 1713970284.187711
[04/24 16:51:24     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:51:24     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:24     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:24     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:24     30s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1756.2M, EPOCH TIME: 1713970284.198219
[04/24 16:51:24     30s] 
[04/24 16:51:24     30s] Creating Lib Analyzer ...
[04/24 16:51:24     30s] Total number of usable buffers from Lib Analyzer: 32 ( CLKBUFX2LVT BUFX2LVT CLKBUFX2 BUFX2 CLKBUFX3LVT BUFX3LVT CLKBUFX3 BUFX3 CLKBUFX4LVT BUFX4LVT CLKBUFX4 BUFX4 CLKBUFX6LVT BUFX6LVT CLKBUFX6 BUFX6 CLKBUFX8LVT BUFX8LVT CLKBUFX8 BUFX8 CLKBUFX12LVT BUFX12LVT CLKBUFX12 BUFX12 CLKBUFX16LVT BUFX16LVT CLKBUFX16 BUFX16 CLKBUFX20LVT BUFX20LVT CLKBUFX20 BUFX20)
[04/24 16:51:24     30s] Total number of usable inverters from Lib Analyzer: 38 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 CLKINVX1 INVX3LVT CLKINVX2LVT INVX3 CLKINVX2 INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX4 CLKINVX4 CLKINVX3 INVX6LVT CLKINVX6LVT INVX6 CLKINVX6 INVX8LVT CLKINVX8LVT INVX8 CLKINVX8 INVX12LVT CLKINVX12LVT INVX12 CLKINVX12 INVX16LVT CLKINVX16LVT INVX16 CLKINVX16 INVX20LVT CLKINVX20LVT INVX20 CLKINVX20)
[04/24 16:51:24     30s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 16:51:24     30s] 
[04/24 16:51:24     30s] {RT rc125 0 4 4 0}
[04/24 16:51:24     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.5 mem=1764.3M
[04/24 16:51:24     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.5 mem=1764.3M
[04/24 16:51:24     31s] Creating Lib Analyzer, finished. 
[04/24 16:51:25     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1764.3M, EPOCH TIME: 1713970285.073269
[04/24 16:51:25     31s] Processing tracks to init pin-track alignment.
[04/24 16:51:25     31s] z: 2, totalTracks: 1
[04/24 16:51:25     31s] z: 4, totalTracks: 1
[04/24 16:51:25     31s] z: 6, totalTracks: 1
[04/24 16:51:25     31s] z: 8, totalTracks: 1
[04/24 16:51:25     31s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:51:25     31s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:51:25     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1768.3M, EPOCH TIME: 1713970285.084424
[04/24 16:51:25     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] PD TOP has 0 placeable physical insts.
[04/24 16:51:25     31s] 
[04/24 16:51:25     31s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:25     31s] 
[04/24 16:51:25     31s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:51:25     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.067, MEM:1768.3M, EPOCH TIME: 1713970285.151025
[04/24 16:51:25     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1768.3M, EPOCH TIME: 1713970285.151133
[04/24 16:51:25     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1768.3M, EPOCH TIME: 1713970285.151532
[04/24 16:51:25     31s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1768.3MB).
[04/24 16:51:25     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:1768.3M, EPOCH TIME: 1713970285.153672
[04/24 16:51:25     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1768.3M, EPOCH TIME: 1713970285.153761
[04/24 16:51:25     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:51:25     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1768.3M, EPOCH TIME: 1713970285.162602
[04/24 16:51:25     31s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1312.5M, totSessionCpu=0:00:32 **
[04/24 16:51:25     31s] Existing Dirty Nets : 0
[04/24 16:51:25     31s] New Signature Flow (optDesignCheckOptions) ....
[04/24 16:51:25     31s] #Taking db snapshot
[04/24 16:51:25     31s] #Taking db snapshot ... done
[04/24 16:51:25     31s] OPERPROF: Starting checkPlace at level 1, MEM:1768.3M, EPOCH TIME: 1713970285.204311
[04/24 16:51:25     31s] Processing tracks to init pin-track alignment.
[04/24 16:51:25     31s] z: 2, totalTracks: 1
[04/24 16:51:25     31s] z: 4, totalTracks: 1
[04/24 16:51:25     31s] z: 6, totalTracks: 1
[04/24 16:51:25     31s] z: 8, totalTracks: 1
[04/24 16:51:25     31s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:51:25     31s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:51:25     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1768.3M, EPOCH TIME: 1713970285.211952
[04/24 16:51:25     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] PD TOP has 0 placeable physical insts.
[04/24 16:51:25     31s] 
[04/24 16:51:25     31s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:25     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.062, MEM:1768.3M, EPOCH TIME: 1713970285.273676
[04/24 16:51:25     31s] 
[04/24 16:51:25     31s] Begin checking placement ... (start mem=1768.3M, init mem=1768.3M)
[04/24 16:51:25     31s] Begin checking exclusive groups violation ...
[04/24 16:51:25     31s] There are 0 groups to check, max #box is 0, total #box is 0
[04/24 16:51:25     31s] Finished checking exclusive groups violations. Found 0 Vio.
[04/24 16:51:25     31s] 
[04/24 16:51:25     31s] Running CheckPlace using 1 thread in normal mode...
[04/24 16:51:25     31s] 
[04/24 16:51:25     31s] ...checkPlace normal is done!
[04/24 16:51:25     31s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1769.3M, EPOCH TIME: 1713970285.313052
[04/24 16:51:25     31s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1769.3M, EPOCH TIME: 1713970285.314538
[04/24 16:51:25     31s] *info: Placed = 2208           (Fixed = 5)
[04/24 16:51:25     31s] *info: Unplaced = 0           
[04/24 16:51:25     31s] Placement Density:9.72%(4548/46803)
[04/24 16:51:25     31s] Placement Density (including fixed std cells):9.72%(4548/46803)
[04/24 16:51:25     31s] PowerDomain Density <TOP>:9.72%(4548/46803)
[04/24 16:51:25     31s] All LLGs are deleted
[04/24 16:51:25     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2208).
[04/24 16:51:25     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1769.3M, EPOCH TIME: 1713970285.316978
[04/24 16:51:25     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1769.3M, EPOCH TIME: 1713970285.317293
[04/24 16:51:25     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1769.3M)
[04/24 16:51:25     31s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.115, MEM:1769.3M, EPOCH TIME: 1713970285.319764
[04/24 16:51:25     31s]  Initial DC engine is -> aae
[04/24 16:51:25     31s]  
[04/24 16:51:25     31s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/24 16:51:25     31s]  
[04/24 16:51:25     31s]  
[04/24 16:51:25     31s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/24 16:51:25     31s]  
[04/24 16:51:25     31s] Reset EOS DB
[04/24 16:51:25     31s] Ignoring AAE DB Resetting ...
[04/24 16:51:25     31s]  Set Options for AAE Based Opt flow 
[04/24 16:51:25     31s] *** optDesign -postRoute ***
[04/24 16:51:25     31s] DRC Margin: user margin 0.0; extra margin 0
[04/24 16:51:25     31s] Setup Target Slack: user slack 0
[04/24 16:51:25     31s] Hold Target Slack: user slack 0
[04/24 16:51:25     31s] All LLGs are deleted
[04/24 16:51:25     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1769.3M, EPOCH TIME: 1713970285.416749
[04/24 16:51:25     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1769.3M, EPOCH TIME: 1713970285.417140
[04/24 16:51:25     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1769.3M, EPOCH TIME: 1713970285.417882
[04/24 16:51:25     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     31s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1769.3M, EPOCH TIME: 1713970285.421264
[04/24 16:51:25     31s] Max number of tech site patterns supported in site array is 256.
[04/24 16:51:25     31s] Core basic site is CoreSite
[04/24 16:51:25     32s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1769.3M, EPOCH TIME: 1713970285.480695
[04/24 16:51:25     32s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 16:51:25     32s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 16:51:25     32s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1769.3M, EPOCH TIME: 1713970285.482896
[04/24 16:51:25     32s] Fast DP-INIT is on for default
[04/24 16:51:25     32s] Atter site array init, number of instance map data is 0.
[04/24 16:51:25     32s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:1769.3M, EPOCH TIME: 1713970285.486113
[04/24 16:51:25     32s] 
[04/24 16:51:25     32s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:25     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:1769.3M, EPOCH TIME: 1713970285.487797
[04/24 16:51:25     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:51:25     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:25     32s] 
[04/24 16:51:25     32s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:25     32s] Deleting Lib Analyzer.
[04/24 16:51:25     32s] 
[04/24 16:51:25     32s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:25     32s] Multi-VT timing optimization disabled based on library information.
[04/24 16:51:25     32s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/24 16:51:25     32s] 
[04/24 16:51:25     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:51:25     32s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:25     32s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:25     32s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:25     32s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:25     32s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:25     32s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:25     32s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:25     32s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:25     32s] Summary for sequential cells identification: 
[04/24 16:51:25     32s]   Identified SBFF number: 208
[04/24 16:51:25     32s]   Identified MBFF number: 0
[04/24 16:51:25     32s]   Identified SB Latch number: 0
[04/24 16:51:25     32s]   Identified MB Latch number: 0
[04/24 16:51:25     32s]   Not identified SBFF number: 32
[04/24 16:51:25     32s]   Not identified MBFF number: 0
[04/24 16:51:25     32s]   Not identified SB Latch number: 0
[04/24 16:51:25     32s]   Not identified MB Latch number: 0
[04/24 16:51:25     32s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:25     32s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:51:25     32s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:51:25     32s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:51:25     32s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:51:25     32s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:51:25     32s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:51:25     32s] TLC MultiMap info (StdDelay):
[04/24 16:51:25     32s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:51:25     32s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:51:25     32s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:51:25     32s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:51:25     32s]  Setting StdDelay to: 25.6ps
[04/24 16:51:25     32s] 
[04/24 16:51:25     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:51:25     32s] 
[04/24 16:51:25     32s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:25     32s] 
[04/24 16:51:25     32s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:25     32s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:00:32.3/0:00:38.2 (0.8), mem = 1769.3M
[04/24 16:51:25     32s] 
[04/24 16:51:25     32s] =============================================================================================
[04/24 16:51:25     32s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.17-s075_1
[04/24 16:51:25     32s] =============================================================================================
[04/24 16:51:25     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:51:25     32s] ---------------------------------------------------------------------------------------------
[04/24 16:51:25     32s] [ CellServerInit         ]      2   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    0.8
[04/24 16:51:25     32s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  35.2 % )     0:00:00.8 /  0:00:00.8    1.0
[04/24 16:51:25     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:25     32s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:25     32s] [ CheckPlace             ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:51:25     32s] [ MISC                   ]          0:00:01.2  (  56.4 % )     0:00:01.2 /  0:00:01.2    1.0
[04/24 16:51:25     32s] ---------------------------------------------------------------------------------------------
[04/24 16:51:25     32s]  InitOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[04/24 16:51:25     32s] ---------------------------------------------------------------------------------------------
[04/24 16:51:25     32s] 
[04/24 16:51:25     32s] ** INFO : this run is activating 'postRoute' automaton
[04/24 16:51:25     32s] **INFO: flowCheckPoint #1 InitialSummary
[04/24 16:51:25     32s] #USet: Electrify Fences = 1
[04/24 16:51:25     32s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/24 16:51:25     32s] #create default rule from bind_ndr_rule rule=0x7f3d606e8950 0x7f3d4797e568
[04/24 16:51:26     33s] ### Net info: total nets: 3059
[04/24 16:51:26     33s] ### Net info: dirty nets: 0
[04/24 16:51:26     33s] ### Net info: marked as disconnected nets: 0
[04/24 16:51:26     33s] #num needed restored net=0
[04/24 16:51:26     33s] #need_extraction net=0 (total=3059)
[04/24 16:51:26     33s] ### Net info: fully routed nets: 2546
[04/24 16:51:26     33s] ### Net info: trivial (< 2 pins) nets: 513
[04/24 16:51:26     33s] ### Net info: unrouted nets: 0
[04/24 16:51:26     33s] ### Net info: re-extraction nets: 0
[04/24 16:51:26     33s] ### Net info: ignored nets: 0
[04/24 16:51:26     33s] ### Net info: skip routing nets: 0
[04/24 16:51:26     33s] #WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/24 16:51:26     33s] ### import design signature (2): route=484520142 fixed_route=484520142 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1873024318 net_attr=2043719838 dirty_area=0 del_dirty_area=0 cell=1299123168 placement=1030841099 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[04/24 16:51:26     33s] #Extract in post route mode
[04/24 16:51:26     33s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/24 16:51:26     33s] ### init rcell_view design signature (3): route=484520142 flt_obj=0 net_attr=2043719838 dirty_area=0 del_dirty_area=0
[04/24 16:51:26     33s] #Fast data preparation for tQuantus.
[04/24 16:51:26     33s] #Start routing data preparation on Wed Apr 24 16:51:26 2024
[04/24 16:51:26     33s] #
[04/24 16:51:27     33s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/24 16:51:27     33s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:51:27     33s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:51:27     33s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:51:27     33s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:51:27     33s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:51:27     33s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:51:27     33s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:51:27     33s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:51:27     33s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/24 16:51:27     33s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/24 16:51:27     33s] #Regenerating Ggrids automatically.
[04/24 16:51:27     33s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 16:51:27     33s] #Using automatically generated G-grids.
[04/24 16:51:27     33s] #Done routing data preparation.
[04/24 16:51:27     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.11 (MB), peak = 1394.41 (MB)
[04/24 16:51:27     33s] #Start routing data preparation on Wed Apr 24 16:51:27 2024
[04/24 16:51:27     33s] #
[04/24 16:51:27     33s] #Minimum voltage of a net in the design = 0.000.
[04/24 16:51:27     33s] #Maximum voltage of a net in the design = 1.100.
[04/24 16:51:27     33s] #Voltage range [0.000 - 1.100] has 3056 nets.
[04/24 16:51:27     33s] #Voltage range [0.900 - 1.100] has 1 net.
[04/24 16:51:27     33s] #Voltage range [1.000 - 1.000] has 1 net.
[04/24 16:51:27     33s] #Voltage range [0.000 - 0.000] has 1 net.
[04/24 16:51:27     33s] #Build and mark too close pins for the same net.
[04/24 16:51:27     33s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 16:51:27     33s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 16:51:27     33s] #pin_access_rlayer=2(Metal2)
[04/24 16:51:27     33s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 16:51:27     33s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 16:51:27     33s] #Regenerating Ggrids automatically.
[04/24 16:51:27     33s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 16:51:27     33s] #Using automatically generated G-grids.
[04/24 16:51:27     34s] #Done routing data preparation.
[04/24 16:51:27     34s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1431.44 (MB), peak = 1431.94 (MB)
[04/24 16:51:28     34s] #
[04/24 16:51:28     34s] #Start tQuantus RC extraction...
[04/24 16:51:28     34s] #Start building rc corner(s)...
[04/24 16:51:28     34s] #Number of RC Corner = 2
[04/24 16:51:28     34s] #Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
[04/24 16:51:28     34s] #Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
[04/24 16:51:28     34s] #(i=11, n=11 2000)
[04/24 16:51:28     34s] #metal1_conn -> Metal1 (1)
[04/24 16:51:28     34s] #metal2_conn -> Metal2 (2)
[04/24 16:51:28     34s] #metal3_conn -> Metal3 (3)
[04/24 16:51:28     34s] #metal4_conn -> Metal4 (4)
[04/24 16:51:28     34s] #metal5_conn -> Metal5 (5)
[04/24 16:51:28     34s] #metal6_conn -> Metal6 (6)
[04/24 16:51:28     34s] #metal7_conn -> Metal7 (7)
[04/24 16:51:28     34s] #metal8_conn -> Metal8 (8)
[04/24 16:51:28     34s] #metal9_conn -> Metal9 (9)
[04/24 16:51:28     34s] #metal10_conn -> Metal10 (10)
[04/24 16:51:28     34s] #metal11_conn -> Metal11 (11)
[04/24 16:51:28     34s] #SADV-On
[04/24 16:51:28     34s] # Corner(s) : 
[04/24 16:51:28     34s] #rc0 [ 0.00] 
[04/24 16:51:28     34s] #rc125 [125.00]
[04/24 16:51:29     35s] # Corner id: 0
[04/24 16:51:29     35s] # Layout Scale: 1.000000
[04/24 16:51:29     35s] # Has Metal Fill model: yes
[04/24 16:51:29     35s] # Temperature was set
[04/24 16:51:29     35s] # Temperature : 0.000000
[04/24 16:51:29     35s] # Ref. Temp   : 25.000000
[04/24 16:51:29     35s] # Corner id: 1
[04/24 16:51:29     35s] # Layout Scale: 1.000000
[04/24 16:51:29     35s] # Has Metal Fill model: yes
[04/24 16:51:29     35s] # Temperature was set
[04/24 16:51:29     35s] # Temperature : 125.000000
[04/24 16:51:29     35s] # Ref. Temp   : 25.000000
[04/24 16:51:29     35s] #SADV-Off
[04/24 16:51:29     35s] #total pattern=286 [22, 792]
[04/24 16:51:29     35s] #Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
[04/24 16:51:29     35s] #found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
[04/24 16:51:29     35s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
[04/24 16:51:29     35s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
[04/24 16:51:29     35s] #number model r/c [2,1] [22,792] read
[04/24 16:51:29     35s] #0 rcmodel(s) requires rebuild
[04/24 16:51:29     35s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1456.98 (MB), peak = 1464.18 (MB)
[04/24 16:51:29     35s] #Start building rc corner(s)...
[04/24 16:51:29     35s] #Number of RC Corner = 2
[04/24 16:51:29     35s] #Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
[04/24 16:51:29     35s] #Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
[04/24 16:51:30     35s] #(i=11, n=11 2000)
[04/24 16:51:30     35s] #metal1_conn -> Metal1 (1)
[04/24 16:51:30     35s] #metal2_conn -> Metal2 (2)
[04/24 16:51:30     35s] #metal3_conn -> Metal3 (3)
[04/24 16:51:30     35s] #metal4_conn -> Metal4 (4)
[04/24 16:51:30     35s] #metal5_conn -> Metal5 (5)
[04/24 16:51:30     35s] #metal6_conn -> Metal6 (6)
[04/24 16:51:30     35s] #metal7_conn -> Metal7 (7)
[04/24 16:51:30     35s] #metal8_conn -> Metal8 (8)
[04/24 16:51:30     35s] #metal9_conn -> Metal9 (9)
[04/24 16:51:30     35s] #metal10_conn -> Metal10 (10)
[04/24 16:51:30     35s] #metal11_conn -> Metal11 (11)
[04/24 16:51:30     35s] #SADV-On
[04/24 16:51:30     35s] # Corner(s) : 
[04/24 16:51:30     35s] #rc0 [ 0.00] 
[04/24 16:51:30     35s] #rc125 [125.00]
[04/24 16:51:31     36s] # Corner id: 0
[04/24 16:51:31     36s] # Layout Scale: 1.000000
[04/24 16:51:31     36s] # Has Metal Fill model: yes
[04/24 16:51:31     36s] # Temperature was set
[04/24 16:51:31     36s] # Temperature : 0.000000
[04/24 16:51:31     36s] # Ref. Temp   : 25.000000
[04/24 16:51:31     36s] # Corner id: 1
[04/24 16:51:31     36s] # Layout Scale: 1.000000
[04/24 16:51:31     36s] # Has Metal Fill model: yes
[04/24 16:51:31     36s] # Temperature was set
[04/24 16:51:31     36s] # Temperature : 125.000000
[04/24 16:51:31     36s] # Ref. Temp   : 25.000000
[04/24 16:51:31     36s] #SADV-Off
[04/24 16:51:31     36s] #total pattern=286 [22, 792]
[04/24 16:51:31     36s] #Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
[04/24 16:51:31     36s] #found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
[04/24 16:51:31     36s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
[04/24 16:51:31     36s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
[04/24 16:51:31     36s] #number model r/c [2,1] [22,792] read
[04/24 16:51:31     37s] #0 rcmodel(s) requires rebuild
[04/24 16:51:31     37s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1459.83 (MB), peak = 1469.54 (MB)
[04/24 16:51:31     37s] #Finish check_net_pin_list step Enter extract
[04/24 16:51:31     37s] #Start init net ripin tree building
[04/24 16:51:31     37s] #Finish init net ripin tree building
[04/24 16:51:31     37s] #Cpu time = 00:00:00
[04/24 16:51:31     37s] #Elapsed time = 00:00:00
[04/24 16:51:31     37s] #Increased memory = 0.00 (MB)
[04/24 16:51:31     37s] #Total memory = 1459.84 (MB)
[04/24 16:51:31     37s] #Peak memory = 1469.54 (MB)
[04/24 16:51:31     37s] #begin processing metal fill model file
[04/24 16:51:31     37s] #end processing metal fill model file
[04/24 16:51:31     37s] #Length limit = 200 pitches
[04/24 16:51:31     37s] #opt mode = 2
[04/24 16:51:31     37s] #Finish check_net_pin_list step Fix net pin list
[04/24 16:51:31     37s] #Start generate extraction boxes.
[04/24 16:51:31     37s] #
[04/24 16:51:31     37s] #Extract using 30 x 30 Hboxes
[04/24 16:51:31     37s] #5x5 initial hboxes
[04/24 16:51:31     37s] #Use area based hbox pruning.
[04/24 16:51:31     37s] #0/0 hboxes pruned.
[04/24 16:51:31     37s] #Complete generating extraction boxes.
[04/24 16:51:31     37s] #Extract 10 hboxes with single thread on machine with  Xeon 2.82GHz 19712KB Cache 48CPU...
[04/24 16:51:31     37s] #Process 0 special clock nets for rc extraction
[04/24 16:51:31     37s] #Total 2546 nets were built. 805 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/24 16:51:34     39s] #Run Statistics for Extraction:
[04/24 16:51:34     39s] #   Cpu time = 00:00:02, elapsed time = 00:00:02 .
[04/24 16:51:34     39s] #   Increased memory =    34.06 (MB), total memory =  1494.04 (MB), peak memory =  1494.04 (MB)
[04/24 16:51:34     39s] #Register nets and terms for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d
[04/24 16:51:34     39s] #Finish registering nets and terms for rcdb.
[04/24 16:51:34     39s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.89 (MB), peak = 1494.32 (MB)
[04/24 16:51:34     39s] #RC Statistics: 15013 Res, 9819 Ground Cap, 5027 XCap (Edge to Edge)
[04/24 16:51:34     39s] #RC V/H edge ratio: 0.74, Avg V/H Edge Length: 11685.05 (9245), Avg L-Edge Length: 9838.22 (3886)
[04/24 16:51:34     39s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d.
[04/24 16:51:34     39s] #Start writing RC data.
[04/24 16:51:34     39s] #Finish writing RC data
[04/24 16:51:34     39s] #Finish writing rcdb with 17666 nodes, 15120 edges, and 10280 xcaps
[04/24 16:51:34     39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.98 (MB), peak = 1494.32 (MB)
[04/24 16:51:34     39s] Restoring parasitic data from file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d' ...
[04/24 16:51:34     39s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d' for reading (mem: 1934.770M)
[04/24 16:51:34     39s] Reading RCDB with compressed RC data.
[04/24 16:51:34     39s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d' for content verification (mem: 1934.770M)
[04/24 16:51:34     39s] Reading RCDB with compressed RC data.
[04/24 16:51:34     39s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d': 0 access done (mem: 1934.770M)
[04/24 16:51:34     39s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d': 0 access done (mem: 1934.770M)
[04/24 16:51:34     39s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1934.770M)
[04/24 16:51:34     39s] Following multi-corner parasitics specified:
[04/24 16:51:34     39s] 	/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d (rcdb)
[04/24 16:51:34     39s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d' for reading (mem: 1934.770M)
[04/24 16:51:34     39s] Reading RCDB with compressed RC data.
[04/24 16:51:34     39s] 		Cell sparc_exu_alu has rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d specified
[04/24 16:51:34     39s] Cell sparc_exu_alu, hinst 
[04/24 16:51:34     39s] processing rcdb (/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d) for hinst (top) of cell (sparc_exu_alu);
[04/24 16:51:34     39s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_W16l2Q.rcdb.d': 0 access done (mem: 1934.770M)
[04/24 16:51:34     39s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1934.770M)
[04/24 16:51:34     39s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_QWhngj.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 1934.770M)
[04/24 16:51:34     39s] Reading RCDB with compressed RC data.
[04/24 16:51:34     40s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_QWhngj.rcdb.d/sparc_exu_alu.rcdb.d': 0 access done (mem: 1934.770M)
[04/24 16:51:34     40s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1934.770M)
[04/24 16:51:34     40s] Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 1934.770M)
[04/24 16:51:34     40s] #
[04/24 16:51:34     40s] #Restore RCDB.
[04/24 16:51:34     40s] #
[04/24 16:51:34     40s] #Complete tQuantus RC extraction.
[04/24 16:51:34     40s] #Cpu time = 00:00:06
[04/24 16:51:34     40s] #Elapsed time = 00:00:07
[04/24 16:51:34     40s] #Increased memory = 42.05 (MB)
[04/24 16:51:34     40s] #Total memory = 1473.48 (MB)
[04/24 16:51:34     40s] #Peak memory = 1494.32 (MB)
[04/24 16:51:34     40s] #
[04/24 16:51:34     40s] #805 inserted nodes are removed
[04/24 16:51:34     40s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[04/24 16:51:34     40s] ### export design design signature (4): route=1371881537 fixed_route=1371881537 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1873024318 net_attr=1984635967 dirty_area=0 del_dirty_area=0 cell=1299123168 placement=1030841099 pin_access=1 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 16:51:35     40s] #Start Inst Signature in MT(0)
[04/24 16:51:35     40s] #Start Net Signature in MT(53917703)
[04/24 16:51:35     40s] #Calculate SNet Signature in MT (86475599)
[04/24 16:51:35     40s] #Run time and memory report for RC extraction:
[04/24 16:51:35     40s] #RC extraction running on  Xeon 3.19GHz 19712KB Cache 48CPU.
[04/24 16:51:35     40s] #Run Statistics for snet signature:
[04/24 16:51:35     40s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:51:35     40s] #   Increased memory =     0.01 (MB), total memory =  1457.20 (MB), peak memory =  1494.32 (MB)
[04/24 16:51:35     40s] #Run Statistics for Net Final Signature:
[04/24 16:51:35     40s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:51:35     40s] #   Increased memory =     0.00 (MB), total memory =  1457.19 (MB), peak memory =  1494.32 (MB)
[04/24 16:51:35     40s] #Run Statistics for Net launch:
[04/24 16:51:35     40s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:51:35     40s] #   Increased memory =     0.01 (MB), total memory =  1457.19 (MB), peak memory =  1494.32 (MB)
[04/24 16:51:35     40s] #Run Statistics for Net init_dbsNet_slist:
[04/24 16:51:35     40s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:51:35     40s] #   Increased memory =     0.00 (MB), total memory =  1457.18 (MB), peak memory =  1494.32 (MB)
[04/24 16:51:35     40s] #Run Statistics for net signature:
[04/24 16:51:35     40s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:51:35     40s] #   Increased memory =     0.02 (MB), total memory =  1457.19 (MB), peak memory =  1494.32 (MB)
[04/24 16:51:35     40s] #Run Statistics for inst signature:
[04/24 16:51:35     40s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:51:35     40s] #   Increased memory =    -0.05 (MB), total memory =  1457.18 (MB), peak memory =  1494.32 (MB)
[04/24 16:51:35     40s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_QWhngj.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 1918.062M)
[04/24 16:51:35     40s] Reading RCDB with compressed RC data.
[04/24 16:51:35     40s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1920.1M)
[04/24 16:51:35     40s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1920.1M, EPOCH TIME: 1713970295.092308
[04/24 16:51:35     40s] Deleted 0 physical inst  (cell FILL64 / prefix FILL).
[04/24 16:51:35     40s] Deleted 0 physical inst  (cell FILL32 / prefix FILL).
[04/24 16:51:35     40s] Deleted 0 physical inst  (cell FILL16 / prefix FILL).
[04/24 16:51:35     40s] Deleted 0 physical inst  (cell FILL8 / prefix FILL).
[04/24 16:51:35     40s] Deleted 0 physical inst  (cell FILL4 / prefix FILL).
[04/24 16:51:35     40s] Deleted 0 physical inst  (cell FILL2 / prefix FILL).
[04/24 16:51:35     40s] Deleted 0 physical inst  (cell FILL1 / prefix FILL).
[04/24 16:51:35     40s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1920.1M, EPOCH TIME: 1713970295.092838
[04/24 16:51:35     40s] AAE DB initialization (MEM=1959.22 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/24 16:51:35     40s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:40.3/0:00:47.6 (0.8), mem = 1959.2M
[04/24 16:51:35     40s] AAE_INFO: switching -siAware from true to false ...
[04/24 16:51:35     40s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[04/24 16:51:35     40s] OPTC: user 20.0
[04/24 16:51:35     40s] Starting delay calculation for Hold views
[04/24 16:51:35     40s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/24 16:51:35     40s] #################################################################################
[04/24 16:51:35     40s] # Design Stage: PostRoute
[04/24 16:51:35     40s] # Design Name: sparc_exu_alu
[04/24 16:51:35     40s] # Design Mode: 45nm
[04/24 16:51:35     40s] # Analysis Mode: MMMC OCV 
[04/24 16:51:35     40s] # Parasitics Mode: SPEF/RCDB 
[04/24 16:51:35     40s] # Signoff Settings: SI Off (EWM-WFP)
[04/24 16:51:35     40s] #################################################################################
[04/24 16:51:35     40s] Calculate late delays in OCV mode...
[04/24 16:51:35     40s] Calculate early delays in OCV mode...
[04/24 16:51:35     40s] Topological Sorting (REAL = 0:00:00.0, MEM = 2035.0M, InitMEM = 2035.0M)
[04/24 16:51:35     40s] Start delay calculation (fullDC) (1 T). (MEM=2034.97)
[04/24 16:51:35     40s] *** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
[04/24 16:51:35     40s] AAE_INFO: Cdb files are: 
[04/24 16:51:35     40s]  	/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/slow.cdb
[04/24 16:51:35     40s] 	/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/mmmc/fast.cdb
[04/24 16:51:35     40s]  
[04/24 16:51:35     40s] Start AAE Lib Loading. (MEM=2034.97)
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:35     40s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 16:51:35     40s] Type 'man IMPESI-3311' for more detail.
[04/24 16:51:36     41s] End AAE Lib Loading. (MEM=2130.67 CPU=0:00:00.9 Real=0:00:01.0)
[04/24 16:51:36     41s] End AAE Lib Interpolated Model. (MEM=2130.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:36     41s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2149.8M)
[04/24 16:51:37     42s] Total number of fetched objects 2547
[04/24 16:51:37     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:37     42s] End delay calculation. (MEM=2198.03 CPU=0:00:00.6 REAL=0:00:01.0)
[04/24 16:51:37     42s] End delay calculation (fullDC). (MEM=2161.41 CPU=0:00:01.7 REAL=0:00:02.0)
[04/24 16:51:37     42s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 2161.4M) ***
[04/24 16:51:37     42s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:42.5 mem=2185.4M)
[04/24 16:51:37     42s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:42.5 mem=2185.4M ***
[04/24 16:51:37     42s] AAE_INFO: switching -siAware from false to true ...
[04/24 16:51:37     42s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/24 16:51:37     42s] Starting delay calculation for Setup views
[04/24 16:51:37     42s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/24 16:51:37     42s] AAE_INFO: resetNetProps viewIdx 0 
[04/24 16:51:37     42s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 16:51:37     42s] #################################################################################
[04/24 16:51:37     42s] # Design Stage: PostRoute
[04/24 16:51:37     42s] # Design Name: sparc_exu_alu
[04/24 16:51:37     42s] # Design Mode: 45nm
[04/24 16:51:37     42s] # Analysis Mode: MMMC OCV 
[04/24 16:51:37     42s] # Parasitics Mode: SPEF/RCDB 
[04/24 16:51:37     42s] # Signoff Settings: SI On (EWM-WFP)
[04/24 16:51:37     42s] #################################################################################
[04/24 16:51:37     42s] AAE_INFO: 1 threads acquired from CTE.
[04/24 16:51:37     42s] Setting infinite Tws ...
[04/24 16:51:37     42s] First Iteration Infinite Tw... 
[04/24 16:51:37     42s] Calculate early delays in OCV mode...
[04/24 16:51:37     42s] Calculate late delays in OCV mode...
[04/24 16:51:37     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 2169.3M, InitMEM = 2169.3M)
[04/24 16:51:37     42s] Start delay calculation (fullDC) (1 T). (MEM=2169.3)
[04/24 16:51:37     42s] *** Calculating scaling factor for gpdk045_wc_lib libraries using the default operating condition of each library.
[04/24 16:51:37     43s] End AAE Lib Interpolated Model. (MEM=2169.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:37     43s]  Report initialization with DMWrite ... (0, Worst)
[04/24 16:51:37     43s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2169.3M)
[04/24 16:51:38     44s] Total number of fetched objects 2547
[04/24 16:51:38     44s] AAE_INFO-618: Total number of nets in the design is 3059,  83.4 percent of the nets selected for SI analysis
[04/24 16:51:39     44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[04/24 16:51:39     44s] End delay calculation. (MEM=2172.38 CPU=0:00:01.1 REAL=0:00:02.0)
[04/24 16:51:39     44s] End delay calculation (fullDC). (MEM=2172.38 CPU=0:00:01.2 REAL=0:00:02.0)
[04/24 16:51:39     44s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 2172.4M) ***
[04/24 16:51:39     44s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2196.4M)
[04/24 16:51:39     44s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 16:51:39     44s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2196.4M)
[04/24 16:51:39     44s] 
[04/24 16:51:39     44s] Executing IPO callback for view pruning ..
[04/24 16:51:39     44s] Starting SI iteration 2
[04/24 16:51:39     44s] Calculate early delays in OCV mode...
[04/24 16:51:39     44s] Calculate late delays in OCV mode...
[04/24 16:51:39     44s] Start delay calculation (fullDC) (1 T). (MEM=2172.38)
[04/24 16:51:39     44s] End AAE Lib Interpolated Model. (MEM=2172.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:39     44s]  Report initialization with DMUpdate ... (1, Worst)
[04/24 16:51:39     44s] Total number of fetched objects 2547
[04/24 16:51:39     44s] AAE_INFO-618: Total number of nets in the design is 3059,  2.6 percent of the nets selected for SI analysis
[04/24 16:51:39     44s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/24 16:51:39     44s] End delay calculation. (MEM=2172.38 CPU=0:00:00.2 REAL=0:00:00.0)
[04/24 16:51:39     44s] End delay calculation (fullDC). (MEM=2172.38 CPU=0:00:00.2 REAL=0:00:00.0)
[04/24 16:51:39     44s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2196.4M)
[04/24 16:51:39     44s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2196.4M)
[04/24 16:51:39     44s] Starting SI iteration 3
[04/24 16:51:39     45s] Calculate early delays in OCV mode...
[04/24 16:51:39     45s] Calculate late delays in OCV mode...
[04/24 16:51:39     45s] Start delay calculation (fullDC) (1 T). (MEM=2138.49)
[04/24 16:51:39     45s] End AAE Lib Interpolated Model. (MEM=2138.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:39     45s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:51:39     45s] Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Skipped = 6. 
[04/24 16:51:39     45s] Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Analyzed = 2547. 
[04/24 16:51:39     45s] Total number of fetched objects 2547
[04/24 16:51:39     45s] AAE_INFO-618: Total number of nets in the design is 3059,  1.2 percent of the nets selected for SI analysis
[04/24 16:51:39     45s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:39     45s] End delay calculation. (MEM=2184.19 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:51:39     45s] End delay calculation (fullDC). (MEM=2184.19 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:51:39     45s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2184.2M) ***
[04/24 16:51:40     45s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:00:45.4 mem=2208.2M)
[04/24 16:51:40     45s] End AAE Lib Interpolated Model. (MEM=2208.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:40     45s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:51:40     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2208.2M, EPOCH TIME: 1713970300.238438
[04/24 16:51:40     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] 
[04/24 16:51:40     45s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:40     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.071, MEM:2208.2M, EPOCH TIME: 1713970300.309723
[04/24 16:51:40     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:51:40     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.300  | -0.300  |   N/A   |  0.025  |
|           TNS (ns):| -0.758  | -0.758  |   N/A   |  0.000  |
|    Violating Paths:|    4    |    4    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2243.3M, EPOCH TIME: 1713970300.385085
[04/24 16:51:40     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] 
[04/24 16:51:40     45s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:40     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:2243.3M, EPOCH TIME: 1713970300.452195
[04/24 16:51:40     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:51:40     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] Density: 9.716%
Total number of glitch violations: 0
------------------------------------------------------------------

[04/24 16:51:40     45s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:00:45.6/0:00:52.9 (0.9), mem = 2243.3M
[04/24 16:51:40     45s] 
[04/24 16:51:40     45s] =============================================================================================
[04/24 16:51:40     45s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              21.17-s075_1
[04/24 16:51:40     45s] =============================================================================================
[04/24 16:51:40     45s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:51:40     45s] ---------------------------------------------------------------------------------------------
[04/24 16:51:40     45s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:40     45s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 16:51:40     45s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 16:51:40     45s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 16:51:40     45s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:40     45s] [ TimingUpdate           ]      3   0:00:01.2  (  22.0 % )     0:00:04.5 /  0:00:04.5    1.0
[04/24 16:51:40     45s] [ FullDelayCalc          ]      4   0:00:03.3  (  62.3 % )     0:00:03.3 /  0:00:03.4    1.0
[04/24 16:51:40     45s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[04/24 16:51:40     45s] [ MISC                   ]          0:00:00.5  (  10.3 % )     0:00:00.5 /  0:00:00.5    1.0
[04/24 16:51:40     45s] ---------------------------------------------------------------------------------------------
[04/24 16:51:40     45s]  BuildHoldData #1 TOTAL             0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.3    1.0
[04/24 16:51:40     45s] ---------------------------------------------------------------------------------------------
[04/24 16:51:40     45s] 
[04/24 16:51:40     45s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1623.2M, totSessionCpu=0:00:46 **
[04/24 16:51:40     45s] OPTC: m1 20.0 20.0
[04/24 16:51:40     45s] Setting latch borrow mode to budget during optimization.
[04/24 16:51:40     45s] 
[04/24 16:51:40     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:51:40     45s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:40     45s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:40     45s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:40     45s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:40     45s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:40     45s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:40     45s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:40     45s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:40     45s] Summary for sequential cells identification: 
[04/24 16:51:40     45s]   Identified SBFF number: 208
[04/24 16:51:40     45s]   Identified MBFF number: 0
[04/24 16:51:40     45s]   Identified SB Latch number: 0
[04/24 16:51:40     45s]   Identified MB Latch number: 0
[04/24 16:51:40     45s]   Not identified SBFF number: 32
[04/24 16:51:40     45s]   Not identified MBFF number: 0
[04/24 16:51:40     45s]   Not identified SB Latch number: 0
[04/24 16:51:40     45s]   Not identified MB Latch number: 0
[04/24 16:51:40     45s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:40     45s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:51:40     45s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:51:40     45s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:51:40     45s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:51:40     45s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:51:40     45s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:51:40     45s] TLC MultiMap info (StdDelay):
[04/24 16:51:40     45s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:51:40     45s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:51:40     45s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:51:40     45s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:51:40     45s]  Setting StdDelay to: 25.6ps
[04/24 16:51:40     45s] 
[04/24 16:51:40     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:51:40     45s] Info: Done creating the CCOpt slew target map.
[04/24 16:51:40     45s] **INFO: flowCheckPoint #2 OptimizationPass1
[04/24 16:51:40     45s] Glitch fixing enabled
[04/24 16:51:40     45s] *** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:45.9/0:00:53.1 (0.9), mem = 2194.3M
[04/24 16:51:40     45s] Running CCOpt-PRO on entire clock network
[04/24 16:51:40     45s] Net route status summary:
[04/24 16:51:40     45s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 16:51:40     45s]   Non-clock:  3053 (unrouted=513, trialRouted=0, noStatus=0, routed=2540, fixed=0, [crossesIlmBoundary=0, tooFewTerms=513, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 16:51:40     45s] Clock tree cells fixed by user: 0 out of 5 (0%)
[04/24 16:51:40     45s] PRO...
[04/24 16:51:40     45s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[04/24 16:51:40     45s] Initializing clock structures...
[04/24 16:51:40     45s]   Creating own balancer
[04/24 16:51:40     45s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[04/24 16:51:40     45s]   Removing CTS place status from clock tree and sinks.
[04/24 16:51:40     45s]   Removed CTS place status from 5 clock cells (out of 7 ) and 0 clock sinks (out of 0 ).
[04/24 16:51:40     45s]   Initializing legalizer
[04/24 16:51:40     45s]   Using cell based legalization.
[04/24 16:51:40     45s]   Initializing placement interface...
[04/24 16:51:40     45s]     Use check_library -place or consult logv if problems occur.
[04/24 16:51:40     45s]     Leaving CCOpt scope - Initializing placement interface...
[04/24 16:51:40     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:2194.3M, EPOCH TIME: 1713970300.684221
[04/24 16:51:40     45s] Processing tracks to init pin-track alignment.
[04/24 16:51:40     45s] z: 2, totalTracks: 1
[04/24 16:51:40     45s] z: 4, totalTracks: 1
[04/24 16:51:40     45s] z: 6, totalTracks: 1
[04/24 16:51:40     45s] z: 8, totalTracks: 1
[04/24 16:51:40     45s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:51:40     45s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:51:40     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2194.3M, EPOCH TIME: 1713970300.691924
[04/24 16:51:40     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] PD TOP has 0 placeable physical insts.
[04/24 16:51:40     45s] 
[04/24 16:51:40     45s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:40     45s] 
[04/24 16:51:40     45s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:51:40     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:2194.3M, EPOCH TIME: 1713970300.757155
[04/24 16:51:40     45s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2194.3M, EPOCH TIME: 1713970300.757269
[04/24 16:51:40     45s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2194.3M, EPOCH TIME: 1713970300.757780
[04/24 16:51:40     45s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2194.3MB).
[04/24 16:51:40     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.076, MEM:2194.3M, EPOCH TIME: 1713970300.759851
[04/24 16:51:40     45s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 16:51:40     45s]   Initializing placement interface done.
[04/24 16:51:40     45s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/24 16:51:40     45s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2194.3M, EPOCH TIME: 1713970300.760092
[04/24 16:51:40     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:2194.3M, EPOCH TIME: 1713970300.768811
[04/24 16:51:40     45s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 16:51:40     45s]   Leaving CCOpt scope - Initializing placement interface...
[04/24 16:51:40     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:2194.3M, EPOCH TIME: 1713970300.783069
[04/24 16:51:40     45s] Processing tracks to init pin-track alignment.
[04/24 16:51:40     45s] z: 2, totalTracks: 1
[04/24 16:51:40     45s] z: 4, totalTracks: 1
[04/24 16:51:40     45s] z: 6, totalTracks: 1
[04/24 16:51:40     45s] z: 8, totalTracks: 1
[04/24 16:51:40     45s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:51:40     45s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:51:40     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2194.3M, EPOCH TIME: 1713970300.790228
[04/24 16:51:40     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:40     46s] PD TOP has 0 placeable physical insts.
[04/24 16:51:40     46s] 
[04/24 16:51:40     46s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:40     46s] 
[04/24 16:51:40     46s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:51:40     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.065, MEM:2194.3M, EPOCH TIME: 1713970300.855201
[04/24 16:51:40     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2194.3M, EPOCH TIME: 1713970300.855347
[04/24 16:51:40     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2194.3M, EPOCH TIME: 1713970300.855678
[04/24 16:51:40     46s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2194.3MB).
[04/24 16:51:40     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.075, MEM:2194.3M, EPOCH TIME: 1713970300.857730
[04/24 16:51:40     46s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/24 16:51:40     46s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:51:40     46s] (I)      Load db... (mem=2194.3M)
[04/24 16:51:40     46s] (I)      Read data from FE... (mem=2194.3M)
[04/24 16:51:40     46s] (I)      Number of ignored instance 0
[04/24 16:51:40     46s] (I)      Number of inbound cells 0
[04/24 16:51:40     46s] (I)      Number of opened ILM blockages 0
[04/24 16:51:40     46s] (I)      Number of instances temporarily fixed by detailed placement 192
[04/24 16:51:40     46s] (I)      numMoveCells=2016, numMacros=0  numPads=532  numMultiRowHeightInsts=0
[04/24 16:51:40     46s] (I)      cell height: 3420, count: 2208
[04/24 16:51:40     46s] (I)      Read rows... (mem=2195.3M)
[04/24 16:51:40     46s] (I)      Reading non-standard rows with height 6840
[04/24 16:51:40     46s] (I)      rowRegion is not equal to core box, resetting core box
[04/24 16:51:40     46s] (I)      rowRegion : (60000, 60040) - (520000, 467020)
[04/24 16:51:40     46s] (I)      coreBox   : (60000, 60040) - (520000, 468160)
[04/24 16:51:40     46s] (I)      Done Read rows (cpu=0.000s, mem=2195.3M)
[04/24 16:51:40     46s] (I)      Read module constraints... (mem=2195.3M)
[04/24 16:51:40     46s] (I)      Done Read module constraints (cpu=0.000s, mem=2195.3M)
[04/24 16:51:40     46s] (I)      Done Read data from FE (cpu=0.000s, mem=2195.3M)
[04/24 16:51:40     46s] (I)      Done Load db (cpu=0.000s, mem=2195.3M)
[04/24 16:51:40     46s] (I)      Constructing placeable region... (mem=2195.3M)
[04/24 16:51:40     46s] (I)      Constructing bin map
[04/24 16:51:40     46s] (I)      Initialize bin information with width=34200 height=34200
[04/24 16:51:40     46s] (I)      Done constructing bin map
[04/24 16:51:40     46s] (I)      Compute region effective width... (mem=2196.3M)
[04/24 16:51:40     46s] (I)      Done Compute region effective width (cpu=0.000s, mem=2196.3M)
[04/24 16:51:40     46s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2196.3M)
[04/24 16:51:40     46s]   Legalizer reserving space for clock trees
[04/24 16:51:40     46s]   Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]   Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]   Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]   Reconstructing clock tree datastructures, skew aware...
[04/24 16:51:40     46s]     Validating CTS configuration...
[04/24 16:51:40     46s]     CCOpt power management detected and enabled.
[04/24 16:51:40     46s]     Checking module port directions...
[04/24 16:51:40     46s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 16:51:40     46s]     Non-default CCOpt properties:
[04/24 16:51:40     46s]       Public non-default CCOpt properties:
[04/24 16:51:40     46s]         adjacent_rows_legal: true (default: false)
[04/24 16:51:40     46s]         buffer_cells is set for at least one object
[04/24 16:51:40     46s]         cannot_merge_reason is set for at least one object
[04/24 16:51:40     46s]         cell_density is set for at least one object
[04/24 16:51:40     46s]         cell_halo_rows: 0 (default: 1)
[04/24 16:51:40     46s]         cell_halo_sites: 0 (default: 4)
[04/24 16:51:40     46s]         inverter_cells is set for at least one object
[04/24 16:51:40     46s]         primary_delay_corner: AV_0100_wc_rc125_setup_dc (default: )
[04/24 16:51:40     46s]         route_type is set for at least one object
[04/24 16:51:40     46s]         source_output_max_trans is set for at least one object
[04/24 16:51:40     46s]         target_insertion_delay is set for at least one object
[04/24 16:51:40     46s]         target_max_trans is set for at least one object
[04/24 16:51:40     46s]         target_max_trans_sdc is set for at least one object
[04/24 16:51:40     46s]         target_skew is set for at least one object
[04/24 16:51:40     46s]         target_skew_wire is set for at least one object
[04/24 16:51:40     46s]         update_io_latency: 0 (default: true)
[04/24 16:51:40     46s]       Private non-default CCOpt properties:
[04/24 16:51:40     46s]         allow_non_fterm_identical_swaps: 0 (default: true)
[04/24 16:51:40     46s]         clock_nets_detailed_routed: 1 (default: false)
[04/24 16:51:40     46s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[04/24 16:51:40     46s]         force_design_routing_status: 1 (default: auto)
[04/24 16:51:40     46s]         pro_enable_post_commit_delay_update: 1 (default: false)
[04/24 16:51:40     46s]     Route type trimming info:
[04/24 16:51:40     46s]       No route type modifications were made.
[04/24 16:51:40     46s] End AAE Lib Interpolated Model. (MEM=2196.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:40     46s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:51:40     46s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2196.3M)
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s] (I)      Initializing Steiner engine. 
[04/24 16:51:40     46s] (I)      ==================== Layers =====================
[04/24 16:51:40     46s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 16:51:40     46s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/24 16:51:40     46s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 16:51:40     46s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/24 16:51:40     46s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/24 16:51:40     46s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/24 16:51:40     46s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/24 16:51:40     46s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/24 16:51:40     46s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/24 16:51:40     46s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/24 16:51:40     46s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/24 16:51:40     46s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/24 16:51:40     46s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/24 16:51:40     46s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/24 16:51:40     46s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/24 16:51:40     46s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/24 16:51:40     46s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/24 16:51:40     46s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/24 16:51:40     46s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/24 16:51:40     46s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/24 16:51:40     46s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/24 16:51:40     46s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/24 16:51:40     46s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/24 16:51:40     46s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/24 16:51:40     46s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/24 16:51:40     46s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 16:51:40     46s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/24 16:51:40     46s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/24 16:51:40     46s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/24 16:51:40     46s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/24 16:51:40     46s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/24 16:51:40     46s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/24 16:51:40     46s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/24 16:51:40     46s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/24 16:51:40     46s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/24 16:51:40     46s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/24 16:51:40     46s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/24 16:51:40     46s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/24 16:51:40     46s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/24 16:51:40     46s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/24 16:51:40     46s] (I)      +-----+----+---------+---------+--------+-------+
[04/24 16:51:40     46s]     Library trimming buffers in power domain TOP and half-corner AV_0100_wc_rc125_setup_dc:setup.late removed 0 of 3 cells
[04/24 16:51:40     46s]     Original list had 3 cells:
[04/24 16:51:40     46s]     CLKBUFX12 CLKBUFX8 CLKBUFX4 
[04/24 16:51:40     46s]     Library trimming was not able to trim any cells:
[04/24 16:51:40     46s]     CLKBUFX12 CLKBUFX8 CLKBUFX4 
[04/24 16:51:40     46s]     Library trimming inverters in power domain TOP and half-corner AV_0100_wc_rc125_setup_dc:setup.late removed 0 of 3 cells
[04/24 16:51:40     46s]     Original list had 3 cells:
[04/24 16:51:40     46s]     CLKINVX12 CLKINVX8 CLKINVX4 
[04/24 16:51:40     46s]     Library trimming was not able to trim any cells:
[04/24 16:51:40     46s]     CLKINVX12 CLKINVX8 CLKINVX4 
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:40     46s]     Accumulated time to calculate placeable region: 0
[04/24 16:51:42     47s] **WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree RCLK, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.250.
[04/24 16:51:42     47s] Type 'man IMPCCOPT-1041' for more detail.
[04/24 16:51:42     47s]     Clock tree balancer configuration for clock_tree RCLK:
[04/24 16:51:42     47s]     Non-default CCOpt properties:
[04/24 16:51:42     47s]       Public non-default CCOpt properties:
[04/24 16:51:42     47s]         cell_density: 1 (default: 0.75)
[04/24 16:51:42     47s]         route_type (leaf): leaf_rule (default: default)
[04/24 16:51:42     47s]         route_type (top): top_rule (default: default)
[04/24 16:51:42     47s]         route_type (trunk): trunk_rule (default: default)
[04/24 16:51:42     47s]       No private non-default CCOpt properties
[04/24 16:51:42     47s]     For power domain TOP:
[04/24 16:51:42     47s]       Buffers:     CLKBUFX12 CLKBUFX8 CLKBUFX4 
[04/24 16:51:42     47s]       Inverters:   CLKINVX12 CLKINVX8 CLKINVX4 
[04/24 16:51:42     47s]       Clock gates: TLATNCAX20LVT TLATNCAX16LVT TLATNCAX20 TLATNCAX12LVT TLATNCAX16 TLATNCAX8LVT TLATNCAX12 TLATNCAX6LVT TLATNCAX8 TLATNCAX6 TLATNCAX4LVT TLATNCAX3LVT TLATNCAX4 TLATNCAX3 TLATNCAX2LVT TLATNCAX2 
[04/24 16:51:42     47s]       Unblocked area available for placement of any clock cells in power_domain TOP: 46802.700um^2
[04/24 16:51:42     47s]     Top Routing info:
[04/24 16:51:42     47s]       Route-type name: top_rule; Top/bottom preferred layer name: Metal4/Metal2; 
[04/24 16:51:42     47s]       Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[04/24 16:51:42     47s]     Trunk Routing info:
[04/24 16:51:42     47s]       Route-type name: trunk_rule; Top/bottom preferred layer name: Metal4/Metal2; 
[04/24 16:51:42     47s]       Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[04/24 16:51:42     47s]     Leaf Routing info:
[04/24 16:51:42     47s]       Route-type name: leaf_rule; Top/bottom preferred layer name: Metal4/Metal2; 
[04/24 16:51:42     47s]       Non-default rule name: default_2x_space; Unshielded; Mask Constraint: 0; Source: route_type.
[04/24 16:51:42     47s]     For timing_corner AV_0100_wc_rc125_setup_dc:setup, late and power domain TOP:
[04/24 16:51:42     47s]       Slew time target (leaf):    0.100ns
[04/24 16:51:42     47s]       Slew time target (trunk):   0.100ns
[04/24 16:51:42     47s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[04/24 16:51:42     47s]       Buffer unit delay: 0.094ns
[04/24 16:51:42     47s]       Buffer max distance: 321.263um
[04/24 16:51:42     47s]     Fastest wire driving cells and distances:
[04/24 16:51:42     47s]       Buffer    : {lib_cell:CLKBUFX12, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=321.263um, saturatedSlew=0.097ns, speed=2252.896um per ns, cellArea=15.968um^2 per 1000um}
[04/24 16:51:42     47s]       Inverter  : {lib_cell:CLKINVX12, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=274.526um, saturatedSlew=0.094ns, speed=3494.921um per ns, cellArea=14.949um^2 per 1000um}
[04/24 16:51:42     47s]       Clock gate (with test): {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=799.167um, saturatedSlew=0.097ns, speed=3050.256um per ns, cellArea=18.830um^2 per 1000um}
[04/24 16:51:42     47s]       Clock gate   (no test): {lib_cell:TLATNCAX20LVT, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=800.800um, saturatedSlew=0.097ns, speed=3055.323um per ns, cellArea=17.083um^2 per 1000um}
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Logic Sizing Table:
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     ----------------------------------------------------------
[04/24 16:51:42     47s]     Cell    Instance count    Source    Eligible library cells
[04/24 16:51:42     47s]     ----------------------------------------------------------
[04/24 16:51:42     47s]       (empty table)
[04/24 16:51:42     47s]     ----------------------------------------------------------
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Clock tree balancer configuration for skew_group RCLK/0100_mode:
[04/24 16:51:42     47s]       Sources:                     pin rclk
[04/24 16:51:42     47s]       Total number of sinks:       192
[04/24 16:51:42     47s]       Delay constrained sinks:     192
[04/24 16:51:42     47s]       Constrains:                  default
[04/24 16:51:42     47s]       Non-leaf sinks:              0
[04/24 16:51:42     47s]       Ignore pins:                 0
[04/24 16:51:42     47s]      Timing corner AV_0100_wc_rc125_setup_dc:setup.late:
[04/24 16:51:42     47s]       Skew target:                 0.150ns
[04/24 16:51:42     47s]     Primary reporting skew groups are:
[04/24 16:51:42     47s]     skew_group RCLK/0100_mode with 192 clock sinks
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Clock DAG stats initial state:
[04/24 16:51:42     47s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 16:51:42     47s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 16:51:42     47s]       misc counts      : r=1, pp=0
[04/24 16:51:42     47s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 16:51:42     47s]       hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 16:51:42     47s]     Clock DAG library cell distribution initial state {count}:
[04/24 16:51:42     47s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 16:51:42     47s]        ICGs: TLATNCAX12LVT: 1 
[04/24 16:51:42     47s]     Clock DAG hash initial state: 8124726715512456035 11044315744911796738
[04/24 16:51:42     47s]     CTS services accumulated run-time stats initial state:
[04/24 16:51:42     47s]       delay calculator: calls=5900, total_wall_time=0.216s, mean_wall_time=0.037ms
[04/24 16:51:42     47s]       legalizer: calls=5, total_wall_time=0.000s, mean_wall_time=0.042ms
[04/24 16:51:42     47s]       steiner router: calls=5901, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Distribution of half-perimeter wire length by ICG depth:
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     ---------------------------------------------------------------------------
[04/24 16:51:42     47s]     Min ICG    Max ICG    Count    HPWL
[04/24 16:51:42     47s]     Depth      Depth               (um)
[04/24 16:51:42     47s]     ---------------------------------------------------------------------------
[04/24 16:51:42     47s]        0          0         4      [min=95, max=164, avg=114, sd=33, total=455]
[04/24 16:51:42     47s]        0          1         2      [min=32, max=128, avg=80, sd=68, total=161]
[04/24 16:51:42     47s]     ---------------------------------------------------------------------------
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Route-type name: leaf_rule; Top/bottom preferred layer name: Metal4/Metal2; 
[04/24 16:51:42     47s]     Non-default rule name: default_2x_space; Unshielded; Mask Constraint: 0; Source: route_type.
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Layer information for route type leaf_rule:
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     ----------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[04/24 16:51:42     47s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[04/24 16:51:42     47s]                                                                               to Layer
[04/24 16:51:42     47s]     ----------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Metal1     N            H          0.798         0.139         0.111          5
[04/24 16:51:42     47s]     Metal2     Y            V          0.631         0.129         0.081          7
[04/24 16:51:42     47s]     Metal3     Y            H          0.631         0.124         0.079          7
[04/24 16:51:42     47s]     Metal4     Y            V          0.631         0.129         0.082          7
[04/24 16:51:42     47s]     Metal5     N            H          0.631         0.126         0.080          7
[04/24 16:51:42     47s]     Metal6     N            V          0.631         0.103         0.065         13
[04/24 16:51:42     47s]     Metal7     N            H          0.701         0.246         0.172          1
[04/24 16:51:42     47s]     Metal8     N            V          0.243         0.242         0.059          1
[04/24 16:51:42     47s]     Metal9     N            H          0.256         1.236         0.317          1
[04/24 16:51:42     47s]     Metal10    N            V          0.104         0.535         0.056          5
[04/24 16:51:42     47s]     Metal11    N            H          0.132         0.583         0.077          5
[04/24 16:51:42     47s]     ----------------------------------------------------------------------------------
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Route-type name: top_rule; Top/bottom preferred layer name: Metal4/Metal2; 
[04/24 16:51:42     47s]     Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Layer information for route type top_rule:
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     ----------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[04/24 16:51:42     47s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[04/24 16:51:42     47s]                                                                               to Layer
[04/24 16:51:42     47s]     ----------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Metal1     N            H          0.798         0.102         0.081          7
[04/24 16:51:42     47s]     Metal2     Y            V          0.631         0.105         0.066          9
[04/24 16:51:42     47s]     Metal3     Y            H          0.631         0.105         0.066          9
[04/24 16:51:42     47s]     Metal4     Y            V          0.631         0.098         0.062          9
[04/24 16:51:42     47s]     Metal5     N            H          0.631         0.101         0.064          9
[04/24 16:51:42     47s]     Metal6     N            V          0.631         0.094         0.059         15
[04/24 16:51:42     47s]     Metal7     N            H          0.701         0.214         0.150          3
[04/24 16:51:42     47s]     Metal8     N            V          0.243         0.204         0.050          3
[04/24 16:51:42     47s]     Metal9     N            H          0.256         1.046         0.268          3
[04/24 16:51:42     47s]     Metal10    N            V          0.104         0.472         0.049          7
[04/24 16:51:42     47s]     Metal11    N            H          0.132         0.535         0.071          7
[04/24 16:51:42     47s]     ----------------------------------------------------------------------------------
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Route-type name: trunk_rule; Top/bottom preferred layer name: Metal4/Metal2; 
[04/24 16:51:42     47s]     Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Layer information for route type trunk_rule:
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     ----------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[04/24 16:51:42     47s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[04/24 16:51:42     47s]                                                                               to Layer
[04/24 16:51:42     47s]     ----------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Metal1     N            H          0.798         0.102         0.081          7
[04/24 16:51:42     47s]     Metal2     Y            V          0.631         0.105         0.066          9
[04/24 16:51:42     47s]     Metal3     Y            H          0.631         0.105         0.066          9
[04/24 16:51:42     47s]     Metal4     Y            V          0.631         0.098         0.062          9
[04/24 16:51:42     47s]     Metal5     N            H          0.631         0.101         0.064          9
[04/24 16:51:42     47s]     Metal6     N            V          0.631         0.094         0.059         15
[04/24 16:51:42     47s]     Metal7     N            H          0.701         0.214         0.150          3
[04/24 16:51:42     47s]     Metal8     N            V          0.243         0.204         0.050          3
[04/24 16:51:42     47s]     Metal9     N            H          0.256         1.046         0.268          3
[04/24 16:51:42     47s]     Metal10    N            V          0.104         0.472         0.049          7
[04/24 16:51:42     47s]     Metal11    N            H          0.132         0.535         0.071          7
[04/24 16:51:42     47s]     ----------------------------------------------------------------------------------
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Via selection for estimated routes (rule default_2x_space):
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     ------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Layer              Via Cell            Res.     Cap.     RC       Top of Stack
[04/24 16:51:42     47s]     Range                                  (Ohm)    (fF)     (fs)     Only
[04/24 16:51:42     47s]     ------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Metal1-Metal2      M2_M1_VH            0.500    0.017    0.009    false
[04/24 16:51:42     47s]     Metal2-Metal3      M3_M2_VH            0.500    0.010    0.005    false
[04/24 16:51:42     47s]     Metal3-Metal4      M4_M3_HH            0.500    0.013    0.006    false
[04/24 16:51:42     47s]     Metal4-Metal5      M5_M4_HV            0.500    0.015    0.007    false
[04/24 16:51:42     47s]     Metal5-Metal6      M6_M5_VV            0.500    0.013    0.006    false
[04/24 16:51:42     47s]     Metal6-Metal7      M7_M6_HV            0.500    0.015    0.008    false
[04/24 16:51:42     47s]     Metal7-Metal8      M8_M7_VH            0.500    0.015    0.007    false
[04/24 16:51:42     47s]     Metal8-Metal9      M9_M8_HV            0.280    0.039    0.011    false
[04/24 16:51:42     47s]     Metal9-Metal10     M10_M9_HH           0.280    0.122    0.034    false
[04/24 16:51:42     47s]     Metal10-Metal11    M11_M10_M_SH_NEW    0.400    0.083    0.033    false
[04/24 16:51:42     47s]     ------------------------------------------------------------------------------
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     No ideal or dont_touch nets found in the clock tree
[04/24 16:51:42     47s]     No dont_touch hnets found in the clock tree
[04/24 16:51:42     47s]     No dont_touch hpins found in the clock network.
[04/24 16:51:42     47s]     Checking for illegal sizes of clock logic instances...
[04/24 16:51:42     47s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Filtering reasons for cell type: buffer
[04/24 16:51:42     47s]     =======================================
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     --------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Clock trees    Power domain     Reason                 Library cells
[04/24 16:51:42     47s]     --------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     all            virtual_PDaon    Cannot be legalized    { CLKBUFX12 CLKBUFX4 CLKBUFX8 }
[04/24 16:51:42     47s]     --------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Filtering reasons for cell type: inverter
[04/24 16:51:42     47s]     =========================================
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     --------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Clock trees    Power domain     Reason                 Library cells
[04/24 16:51:42     47s]     --------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     all            virtual_PDaon    Cannot be legalized    { CLKINVX12 CLKINVX4 CLKINVX8 }
[04/24 16:51:42     47s]     --------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Filtering reasons for cell type: clock gate cell
[04/24 16:51:42     47s]     ================================================
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     -------------------------------------------------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Clock trees    Power domain     Reason                 Library cells
[04/24 16:51:42     47s]     -------------------------------------------------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     all            virtual_PDaon    Cannot be legalized    { TLATNTSCAX12 TLATNTSCAX12LVT TLATNTSCAX16 TLATNTSCAX16LVT TLATNTSCAX2
[04/24 16:51:42     47s]                                                              TLATNTSCAX20 TLATNTSCAX20LVT TLATNTSCAX2LVT TLATNTSCAX3 TLATNTSCAX3LVT
[04/24 16:51:42     47s]                                                              TLATNTSCAX4 TLATNTSCAX4LVT TLATNTSCAX6 TLATNTSCAX6LVT TLATNTSCAX8
[04/24 16:51:42     47s]                                                              TLATNTSCAX8LVT }
[04/24 16:51:42     47s]     -------------------------------------------------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
[04/24 16:51:42     47s]     CCOpt configuration status: all checks passed.
[04/24 16:51:42     47s]   Reconstructing clock tree datastructures, skew aware done.
[04/24 16:51:42     47s] Initializing clock structures done.
[04/24 16:51:42     47s] PRO...
[04/24 16:51:42     47s]   PRO active optimizations:
[04/24 16:51:42     47s]    - DRV fixing with sizing
[04/24 16:51:42     47s]   
[04/24 16:51:42     47s]   Detected clock skew data from CTS
[04/24 16:51:42     47s]   Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
[04/24 16:51:42     47s]   Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 16:51:42     47s]   Clock DAG stats PRO initial state:
[04/24 16:51:42     47s]     cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 16:51:42     47s]     sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 16:51:42     47s]     misc counts      : r=1, pp=0
[04/24 16:51:42     47s]     cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 16:51:42     47s]     cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 16:51:42     47s]     sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 16:51:42     47s]     wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.098pF, total=0.113pF
[04/24 16:51:42     47s]     wire lengths     : top=0.000um, trunk=165.300um, leaf=1016.050um, total=1181.350um
[04/24 16:51:42     47s]     hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 16:51:42     47s]   Clock DAG net violations PRO initial state:
[04/24 16:51:42     47s]     Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 16:51:42     47s]   Clock DAG primary half-corner transition distribution PRO initial state:
[04/24 16:51:42     47s]     Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.045ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 16:51:42     47s]     Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.004ns min=0.083ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 16:51:42     47s]   Clock DAG library cell distribution PRO initial state {count}:
[04/24 16:51:42     47s]      Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 16:51:42     47s]      ICGs: TLATNCAX12LVT: 1 
[04/24 16:51:42     47s]   Clock DAG hash PRO initial state: 8124726715512456035 11044315744911796738
[04/24 16:51:42     47s]   CTS services accumulated run-time stats PRO initial state:
[04/24 16:51:42     47s]     delay calculator: calls=5906, total_wall_time=0.217s, mean_wall_time=0.037ms
[04/24 16:51:42     47s]     legalizer: calls=5, total_wall_time=0.000s, mean_wall_time=0.042ms
[04/24 16:51:42     47s]     steiner router: calls=5901, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/24 16:51:42     47s]   Primary reporting skew groups PRO initial state:
[04/24 16:51:42     47s]     skew_group default.RCLK/0100_mode: unconstrained
[04/24 16:51:42     47s]         min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 16:51:42     47s]         max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 16:51:42     47s]   Skew group summary PRO initial state:
[04/24 16:51:42     47s]     skew_group RCLK/0100_mode: insertion delay [min=0.273, max=0.371, avg=0.306, sd=0.045], skew [0.098 vs 0.150], 100% {0.273, 0.371} (wid=0.003 ws=0.002) (gid=0.368 gs=0.096)
[04/24 16:51:42     47s]   Recomputing CTS skew targets...
[04/24 16:51:42     47s]   Resolving skew group constraints...
[04/24 16:51:42     47s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[04/24 16:51:42     47s]   Resolving skew group constraints done.
[04/24 16:51:42     47s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 16:51:42     47s]   PRO Fixing DRVs...
[04/24 16:51:42     47s]     Clock DAG hash before 'PRO Fixing DRVs': 8124726715512456035 11044315744911796738
[04/24 16:51:42     47s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[04/24 16:51:42     47s]       delay calculator: calls=5930, total_wall_time=0.218s, mean_wall_time=0.037ms
[04/24 16:51:42     47s]       legalizer: calls=5, total_wall_time=0.000s, mean_wall_time=0.042ms
[04/24 16:51:42     47s]       steiner router: calls=5925, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/24 16:51:42     47s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/24 16:51:42     47s]     CCOpt-PRO: considered: 6, tested: 6, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Statistics: Fix DRVs (cell sizing):
[04/24 16:51:42     47s]     ===================================
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Cell changes by Net Type:
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     -------------------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/24 16:51:42     47s]     -------------------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     top                0            0           0            0                    0                0
[04/24 16:51:42     47s]     trunk              0            0           0            0                    0                0
[04/24 16:51:42     47s]     leaf               0            0           0            0                    0                0
[04/24 16:51:42     47s]     -------------------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     Total              0            0           0            0                    0                0
[04/24 16:51:42     47s]     -------------------------------------------------------------------------------------------------
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/24 16:51:42     47s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/24 16:51:42     47s]     
[04/24 16:51:42     47s]     Clock DAG stats after 'PRO Fixing DRVs':
[04/24 16:51:42     47s]       cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 16:51:42     47s]       sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 16:51:42     47s]       misc counts      : r=1, pp=0
[04/24 16:51:42     47s]       cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 16:51:42     47s]       cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 16:51:42     47s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 16:51:42     47s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.098pF, total=0.113pF
[04/24 16:51:42     47s]       wire lengths     : top=0.000um, trunk=165.300um, leaf=1016.050um, total=1181.350um
[04/24 16:51:42     47s]       hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 16:51:42     47s]     Clock DAG net violations after 'PRO Fixing DRVs':
[04/24 16:51:42     47s]       Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 16:51:42     47s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[04/24 16:51:42     47s]       Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.045ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 16:51:42     47s]       Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.004ns min=0.083ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 16:51:42     47s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[04/24 16:51:42     47s]        Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 16:51:42     47s]        ICGs: TLATNCAX12LVT: 1 
[04/24 16:51:42     47s]     Clock DAG hash after 'PRO Fixing DRVs': 8124726715512456035 11044315744911796738
[04/24 16:51:42     47s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[04/24 16:51:42     47s]       delay calculator: calls=5930, total_wall_time=0.218s, mean_wall_time=0.037ms
[04/24 16:51:42     47s]       legalizer: calls=5, total_wall_time=0.000s, mean_wall_time=0.042ms
[04/24 16:51:42     47s]       steiner router: calls=5925, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/24 16:51:42     47s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[04/24 16:51:42     47s]       skew_group default.RCLK/0100_mode: unconstrained
[04/24 16:51:42     47s]           min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 16:51:42     47s]           max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 16:51:42     47s]     Skew group summary after 'PRO Fixing DRVs':
[04/24 16:51:42     47s]       skew_group RCLK/0100_mode: insertion delay [min=0.273, max=0.371], skew [0.098 vs 0.150]
[04/24 16:51:42     47s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/24 16:51:42     47s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 16:51:42     47s]   
[04/24 16:51:42     47s]   Slew Diagnostics: After DRV fixing
[04/24 16:51:42     47s]   ==================================
[04/24 16:51:42     47s]   
[04/24 16:51:42     47s]   Global Causes:
[04/24 16:51:42     47s]   
[04/24 16:51:42     47s]   -------------------------------------
[04/24 16:51:42     47s]   Cause
[04/24 16:51:42     47s]   -------------------------------------
[04/24 16:51:42     47s]   DRV fixing with buffering is disabled
[04/24 16:51:42     47s]   -------------------------------------
[04/24 16:51:42     47s]   
[04/24 16:51:42     47s]   Top 5 overslews:
[04/24 16:51:42     47s]   
[04/24 16:51:42     47s]   -----------------------------------------------
[04/24 16:51:42     47s]   Overslew    Causes                  Driving Pin
[04/24 16:51:42     47s]   -----------------------------------------------
[04/24 16:51:42     47s]   0.100ns     Sizing not permitted    rclk
[04/24 16:51:42     47s]   -----------------------------------------------
[04/24 16:51:42     47s]   
[04/24 16:51:42     47s]   Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/24 16:51:42     47s]   
[04/24 16:51:42     47s]   ----------------------------------
[04/24 16:51:42     47s]   Cause                   Occurences
[04/24 16:51:42     47s]   ----------------------------------
[04/24 16:51:42     47s]   Sizing not permitted        1
[04/24 16:51:42     47s]   ----------------------------------
[04/24 16:51:42     47s]   
[04/24 16:51:42     47s]   Violation diagnostics counts from the 1 nodes that have violations:
[04/24 16:51:42     47s]   
[04/24 16:51:42     47s]   ----------------------------------
[04/24 16:51:42     47s]   Cause                   Occurences
[04/24 16:51:42     47s]   ----------------------------------
[04/24 16:51:42     47s]   Sizing not permitted        1
[04/24 16:51:42     47s]   ----------------------------------
[04/24 16:51:42     47s]   
[04/24 16:51:42     47s]   Reconnecting optimized routes...
[04/24 16:51:42     47s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 16:51:42     47s]   Set dirty flag on 0 instances, 0 nets
[04/24 16:51:42     47s]   Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
[04/24 16:51:42     47s] End AAE Lib Interpolated Model. (MEM=2241.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:42     47s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:51:42     47s]   Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 16:51:42     47s]   Clock DAG stats PRO final:
[04/24 16:51:42     47s]     cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
[04/24 16:51:42     47s]     sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
[04/24 16:51:42     47s]     misc counts      : r=1, pp=0
[04/24 16:51:42     47s]     cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
[04/24 16:51:42     47s]     cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
[04/24 16:51:42     47s]     sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/24 16:51:42     47s]     wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.098pF, total=0.113pF
[04/24 16:51:42     47s]     wire lengths     : top=0.000um, trunk=165.300um, leaf=1016.050um, total=1181.350um
[04/24 16:51:42     47s]     hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
[04/24 16:51:42     47s]   Clock DAG net violations PRO final:
[04/24 16:51:42     47s]     Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
[04/24 16:51:42     47s]   Clock DAG primary half-corner transition distribution PRO final:
[04/24 16:51:42     47s]     Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.045ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[04/24 16:51:42     47s]     Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.004ns min=0.083ns max=0.092ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[04/24 16:51:42     47s]   Clock DAG library cell distribution PRO final {count}:
[04/24 16:51:42     47s]      Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
[04/24 16:51:42     47s]      ICGs: TLATNCAX12LVT: 1 
[04/24 16:51:42     47s]   Clock DAG hash PRO final: 8124726715512456035 11044315744911796738
[04/24 16:51:42     47s]   CTS services accumulated run-time stats PRO final:
[04/24 16:51:42     47s]     delay calculator: calls=5936, total_wall_time=0.219s, mean_wall_time=0.037ms
[04/24 16:51:42     47s]     legalizer: calls=5, total_wall_time=0.000s, mean_wall_time=0.042ms
[04/24 16:51:42     47s]     steiner router: calls=5925, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/24 16:51:42     47s]   Primary reporting skew groups PRO final:
[04/24 16:51:42     47s]     skew_group default.RCLK/0100_mode: unconstrained
[04/24 16:51:42     47s]         min path sink: addsub_sub_dff_lo/q_reg[24]/CK
[04/24 16:51:42     47s]         max path sink: addsub_adder_pipe_reg[14]/CK
[04/24 16:51:42     47s]   Skew group summary PRO final:
[04/24 16:51:42     47s]     skew_group RCLK/0100_mode: insertion delay [min=0.273, max=0.371, avg=0.306, sd=0.045], skew [0.098 vs 0.150], 100% {0.273, 0.371} (wid=0.003 ws=0.002) (gid=0.368 gs=0.096)
[04/24 16:51:42     47s] PRO done.
[04/24 16:51:42     47s] Restoring CTS place status for unmodified clock tree cells and sinks.
[04/24 16:51:42     47s] numClockCells = 7, numClockCellsFixed = 0, numClockCellsRestored = 5, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/24 16:51:42     47s] Net route status summary:
[04/24 16:51:42     47s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 16:51:42     47s]   Non-clock:  3053 (unrouted=513, trialRouted=0, noStatus=0, routed=2540, fixed=0, [crossesIlmBoundary=0, tooFewTerms=513, (crossesIlmBoundary AND tooFewTerms=0)])
[04/24 16:51:42     47s] Updating delays...
[04/24 16:51:42     47s] Updating delays done.
[04/24 16:51:42     47s] PRO done. (took cpu=0:00:01.4 real=0:00:01.5)
[04/24 16:51:42     47s] Leaving CCOpt scope - Cleaning up placement interface...
[04/24 16:51:42     47s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2312.8M, EPOCH TIME: 1713970302.127849
[04/24 16:51:42     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:192).
[04/24 16:51:42     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:42     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:42     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:42     47s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.014, MEM:2213.8M, EPOCH TIME: 1713970302.141779
[04/24 16:51:42     47s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/24 16:51:42     47s] *** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:00:47.3/0:00:54.6 (0.9), mem = 2213.8M
[04/24 16:51:42     47s] 
[04/24 16:51:42     47s] =============================================================================================
[04/24 16:51:42     47s]  Step TAT Report : ClockDrv #1 / optDesign #1                                   21.17-s075_1
[04/24 16:51:42     47s] =============================================================================================
[04/24 16:51:42     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:51:42     47s] ---------------------------------------------------------------------------------------------
[04/24 16:51:42     47s] [ OptimizationStep       ]      1   0:00:01.4  (  97.6 % )     0:00:01.5 /  0:00:01.5    1.0
[04/24 16:51:42     47s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 16:51:42     47s] [ IncrDelayCalc          ]      3   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.6
[04/24 16:51:42     47s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:42     47s] ---------------------------------------------------------------------------------------------
[04/24 16:51:42     47s]  ClockDrv #1 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[04/24 16:51:42     47s] ---------------------------------------------------------------------------------------------
[04/24 16:51:42     47s] 
[04/24 16:51:42     47s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/24 16:51:42     47s] **INFO: Start fixing DRV (Mem = 2213.77M) ...
[04/24 16:51:42     47s] Begin: GigaOpt DRV Optimization
[04/24 16:51:42     47s] Glitch fixing enabled
[04/24 16:51:42     47s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[04/24 16:51:42     47s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:47.5/0:00:54.8 (0.9), mem = 2213.8M
[04/24 16:51:42     47s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[04/24 16:51:42     47s] *info: Marking 0 level shifter instances dont touch
[04/24 16:51:42     47s] *info: Marking 0 isolation instances dont touch
[04/24 16:51:42     47s] Info: 6 clock nets excluded from IPO operation.
[04/24 16:51:42     47s] End AAE Lib Interpolated Model. (MEM=2213.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:42     47s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:51:42     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.245496.1
[04/24 16:51:42     47s] Info: Enabling GigaOpt waveform propagation mode
[04/24 16:51:42     47s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/24 16:51:42     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.5 mem=2213.8M
[04/24 16:51:42     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2213.8M, EPOCH TIME: 1713970302.309462
[04/24 16:51:42     47s] Processing tracks to init pin-track alignment.
[04/24 16:51:42     47s] z: 2, totalTracks: 1
[04/24 16:51:42     47s] z: 4, totalTracks: 1
[04/24 16:51:42     47s] z: 6, totalTracks: 1
[04/24 16:51:42     47s] z: 8, totalTracks: 1
[04/24 16:51:42     47s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:51:42     47s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:51:42     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2213.8M, EPOCH TIME: 1713970302.318688
[04/24 16:51:42     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:42     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:42     47s] PD TOP has 0 placeable physical insts.
[04/24 16:51:42     47s] 
[04/24 16:51:42     47s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:42     47s] 
[04/24 16:51:42     47s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:51:42     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:2213.8M, EPOCH TIME: 1713970302.386098
[04/24 16:51:42     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2213.8M, EPOCH TIME: 1713970302.386215
[04/24 16:51:42     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2213.8M, EPOCH TIME: 1713970302.386546
[04/24 16:51:42     47s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2213.8MB).
[04/24 16:51:42     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.079, MEM:2213.8M, EPOCH TIME: 1713970302.388510
[04/24 16:51:42     47s] TotalInstCnt at PhyDesignMc Initialization: 2208
[04/24 16:51:42     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:47.6 mem=2213.8M
[04/24 16:51:42     47s] ### Creating TopoMgr, started
[04/24 16:51:42     47s] ### Creating TopoMgr, finished
[04/24 16:51:42     47s] #optDebug: Start CG creation (mem=2213.8M)
[04/24 16:51:42     47s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[04/24 16:51:42     47s] (cpu=0:00:00.1, mem=2290.3M)
[04/24 16:51:42     47s]  ...processing cgPrt (cpu=0:00:00.1, mem=2290.3M)
[04/24 16:51:42     47s]  ...processing cgEgp (cpu=0:00:00.1, mem=2290.3M)
[04/24 16:51:42     47s]  ...processing cgPbk (cpu=0:00:00.1, mem=2290.3M)
[04/24 16:51:42     47s]  ...processing cgNrb(cpu=0:00:00.1, mem=2290.3M)
[04/24 16:51:42     47s]  ...processing cgObs (cpu=0:00:00.1, mem=2290.3M)
[04/24 16:51:42     47s]  ...processing cgCon (cpu=0:00:00.1, mem=2290.3M)
[04/24 16:51:42     47s]  ...processing cgPdm (cpu=0:00:00.1, mem=2290.3M)
[04/24 16:51:42     47s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2290.3M)
[04/24 16:51:42     47s] ### Creating RouteCongInterface, started
[04/24 16:51:42     47s] {MMLU 0 6 2676}
[04/24 16:51:42     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.7 mem=2290.3M
[04/24 16:51:42     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.7 mem=2290.3M
[04/24 16:51:42     47s] ### Creating RouteCongInterface, finished
[04/24 16:51:42     47s] 
[04/24 16:51:42     47s] Creating Lib Analyzer ...
[04/24 16:51:42     47s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[04/24 16:51:42     47s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[04/24 16:51:42     47s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 16:51:42     47s] 
[04/24 16:51:42     47s] {RT rc125 0 4 4 0}
[04/24 16:51:43     48s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.2 mem=2290.3M
[04/24 16:51:43     48s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.2 mem=2290.3M
[04/24 16:51:43     48s] Creating Lib Analyzer, finished. 
[04/24 16:51:43     48s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[04/24 16:51:43     48s] [GPS-DRV] Optimizer parameters ============================= 
[04/24 16:51:43     48s] [GPS-DRV] maxDensity (design): 0.95
[04/24 16:51:43     48s] [GPS-DRV] maxLocalDensity: 0.96
[04/24 16:51:43     48s] [GPS-DRV] MaxBufDistForPlaceBlk: 1 Microns
[04/24 16:51:43     48s] [GPS-DRV] MaintainWNS: 1
[04/24 16:51:43     48s] [GPS-DRV] All active and enabled setup views
[04/24 16:51:43     48s] [GPS-DRV]     AV_0100_wc_rc125_setup
[04/24 16:51:43     48s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[04/24 16:51:43     48s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[04/24 16:51:43     48s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/24 16:51:43     48s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/24 16:51:43     48s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2328.5M, EPOCH TIME: 1713970303.287270
[04/24 16:51:43     48s] Found 0 hard placement blockage before merging.
[04/24 16:51:43     48s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2328.5M, EPOCH TIME: 1713970303.287464
[04/24 16:51:43     48s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 16:51:43     48s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/24 16:51:43     48s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 16:51:43     48s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/24 16:51:43     48s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 16:51:43     48s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/24 16:51:43     48s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|    -0.76|       0|       0|       0|  9.72%|          |         |
[04/24 16:51:43     48s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/24 16:51:43     48s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|    -0.76|       0|       0|       0|  9.72%| 0:00:00.0|  2344.5M|
[04/24 16:51:43     48s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/24 16:51:43     48s] 
[04/24 16:51:43     48s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2344.5M) ***
[04/24 16:51:43     48s] 
[04/24 16:51:43     48s] Begin: glitch net info
[04/24 16:51:43     48s] glitch slack range: number of glitch nets
[04/24 16:51:43     48s] glitch slack < -0.32 : 0
[04/24 16:51:43     48s] -0.32 < glitch slack < -0.28 : 0
[04/24 16:51:43     48s] -0.28 < glitch slack < -0.24 : 0
[04/24 16:51:43     48s] -0.24 < glitch slack < -0.2 : 0
[04/24 16:51:43     48s] -0.2 < glitch slack < -0.16 : 0
[04/24 16:51:43     48s] -0.16 < glitch slack < -0.12 : 0
[04/24 16:51:43     48s] -0.12 < glitch slack < -0.08 : 0
[04/24 16:51:43     48s] -0.08 < glitch slack < -0.04 : 0
[04/24 16:51:43     48s] -0.04 < glitch slack : 0
[04/24 16:51:43     48s] End: glitch net info
[04/24 16:51:43     48s] Deleting 0 temporary hard placement blockage(s).
[04/24 16:51:43     48s] Total-nets :: 2546, Stn-nets :: 0, ratio :: 0 %, Total-len 98002.5, Stn-len 0
[04/24 16:51:43     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2325.4M, EPOCH TIME: 1713970303.394328
[04/24 16:51:43     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2208).
[04/24 16:51:43     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:43     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:43     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:43     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:2281.4M, EPOCH TIME: 1713970303.407623
[04/24 16:51:43     48s] TotalInstCnt at PhyDesignMc Destruction: 2208
[04/24 16:51:43     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.245496.1
[04/24 16:51:43     48s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:48.6/0:00:55.9 (0.9), mem = 2281.4M
[04/24 16:51:43     48s] 
[04/24 16:51:43     48s] =============================================================================================
[04/24 16:51:43     48s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.17-s075_1
[04/24 16:51:43     48s] =============================================================================================
[04/24 16:51:43     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:51:43     48s] ---------------------------------------------------------------------------------------------
[04/24 16:51:43     48s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 16:51:43     48s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  48.1 % )     0:00:00.5 /  0:00:00.5    1.0
[04/24 16:51:43     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:43     48s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:51:43     48s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:43     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[04/24 16:51:43     48s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    1.1
[04/24 16:51:43     48s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.3
[04/24 16:51:43     48s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.2
[04/24 16:51:43     48s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 16:51:43     48s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:43     48s] [ MISC                   ]          0:00:00.3  (  26.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 16:51:43     48s] ---------------------------------------------------------------------------------------------
[04/24 16:51:43     48s]  DrvOpt #1 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/24 16:51:43     48s] ---------------------------------------------------------------------------------------------
[04/24 16:51:43     48s] 
[04/24 16:51:43     48s] drv optimizer changes nothing and skips refinePlace
[04/24 16:51:43     48s] End: GigaOpt DRV Optimization
[04/24 16:51:43     48s] **optDesign ... cpu = 0:00:18, real = 0:00:20, mem = 1697.9M, totSessionCpu=0:00:49 **
[04/24 16:51:43     48s] *info:
[04/24 16:51:43     48s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2281.41M).
[04/24 16:51:43     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2281.4M, EPOCH TIME: 1713970303.421471
[04/24 16:51:43     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:43     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:43     48s] 
[04/24 16:51:43     48s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:43     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.064, MEM:2281.4M, EPOCH TIME: 1713970303.485844
[04/24 16:51:43     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:51:43     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:43     48s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=2281.4M)
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.300  | -0.300  |   N/A   |  0.025  |
|           TNS (ns):| -0.758  | -0.758  |   N/A   |  0.000  |
|    Violating Paths:|    4    |    4    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2331.6M, EPOCH TIME: 1713970303.566849
[04/24 16:51:43     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:43     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:43     48s] 
[04/24 16:51:43     48s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:43     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.071, MEM:2331.6M, EPOCH TIME: 1713970303.637777
[04/24 16:51:43     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:51:43     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:43     48s] Density: 9.716%
Total number of glitch violations: 0
------------------------------------------------------------------

[04/24 16:51:43     48s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1699.0M, totSessionCpu=0:00:49 **
[04/24 16:51:43     48s]   DRV Snapshot: (REF)
[04/24 16:51:43     48s]          Tran DRV: 0 (0)
[04/24 16:51:43     48s]           Cap DRV: 0 (0)
[04/24 16:51:43     48s]        Fanout DRV: 0 (0)
[04/24 16:51:43     48s]            Glitch: 0 (0)
[04/24 16:51:43     48s] *** Timing NOT met, worst failing slack is -0.300
[04/24 16:51:43     48s] *** Check timing (0:00:00.0)
[04/24 16:51:43     48s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/24 16:51:43     48s] Deleting Lib Analyzer.
[04/24 16:51:43     48s] Begin: GigaOpt Optimization in WNS mode
[04/24 16:51:43     48s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[04/24 16:51:43     48s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[04/24 16:51:43     48s] *info: Marking 0 level shifter instances dont touch
[04/24 16:51:43     48s] *info: Marking 0 isolation instances dont touch
[04/24 16:51:43     48s] Info: 6 clock nets excluded from IPO operation.
[04/24 16:51:43     48s] End AAE Lib Interpolated Model. (MEM=2321.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:43     48s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:51:43     48s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:48.9/0:00:56.2 (0.9), mem = 2321.7M
[04/24 16:51:43     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.245496.2
[04/24 16:51:43     48s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/24 16:51:43     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.9 mem=2321.7M
[04/24 16:51:43     48s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 16:51:43     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2321.7M, EPOCH TIME: 1713970303.703215
[04/24 16:51:43     48s] Processing tracks to init pin-track alignment.
[04/24 16:51:43     48s] z: 2, totalTracks: 1
[04/24 16:51:43     48s] z: 4, totalTracks: 1
[04/24 16:51:43     48s] z: 6, totalTracks: 1
[04/24 16:51:43     48s] z: 8, totalTracks: 1
[04/24 16:51:43     48s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:51:43     48s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:51:43     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2321.7M, EPOCH TIME: 1713970303.710918
[04/24 16:51:43     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:43     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:43     48s] PD TOP has 0 placeable physical insts.
[04/24 16:51:43     48s] 
[04/24 16:51:43     48s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:43     48s] 
[04/24 16:51:43     48s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:51:43     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:2321.7M, EPOCH TIME: 1713970303.775644
[04/24 16:51:43     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2321.7M, EPOCH TIME: 1713970303.775762
[04/24 16:51:43     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2321.7M, EPOCH TIME: 1713970303.776093
[04/24 16:51:43     48s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2321.7MB).
[04/24 16:51:43     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.075, MEM:2321.7M, EPOCH TIME: 1713970303.778240
[04/24 16:51:43     48s] TotalInstCnt at PhyDesignMc Initialization: 2208
[04/24 16:51:43     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.0 mem=2321.8M
[04/24 16:51:43     48s] ### Creating RouteCongInterface, started
[04/24 16:51:43     48s] ### Creating RouteCongInterface, finished
[04/24 16:51:43     48s] 
[04/24 16:51:43     48s] Creating Lib Analyzer ...
[04/24 16:51:43     49s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[04/24 16:51:43     49s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[04/24 16:51:43     49s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 16:51:43     49s] 
[04/24 16:51:43     49s] {RT rc125 0 4 4 0}
[04/24 16:51:44     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.5 mem=2321.8M
[04/24 16:51:44     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.5 mem=2321.8M
[04/24 16:51:44     49s] Creating Lib Analyzer, finished. 
[04/24 16:51:44     49s] *info: 6 clock nets excluded
[04/24 16:51:44     49s] *info: Marking 0 level shifter instances dont touch
[04/24 16:51:44     49s] *info: Marking 0 isolation instances dont touch
[04/24 16:51:44     49s] *info: 504 no-driver nets excluded.
[04/24 16:51:44     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.245496.1
[04/24 16:51:44     49s] PathGroup :  reg2cgate  TargetSlack : 0 
[04/24 16:51:44     49s] PathGroup :  reg2reg  TargetSlack : 0 
[04/24 16:51:44     49s] ** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -0.758 Density 9.72
[04/24 16:51:44     49s] Optimizer WNS Pass 0
[04/24 16:51:44     49s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.025| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.300|-0.758|
|HEPG      |-0.300|-0.758|
|All Paths |-0.300|-0.758|
+----------+------+------+

[04/24 16:51:44     49s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2359.9M, EPOCH TIME: 1713970304.786326
[04/24 16:51:44     49s] Found 0 hard placement blockage before merging.
[04/24 16:51:44     49s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2359.9M, EPOCH TIME: 1713970304.786455
[04/24 16:51:45     50s] Active Path Group: reg2reg  
[04/24 16:51:45     50s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:51:45     50s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
[04/24 16:51:45     50s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:51:45     50s] |  -0.300|   -0.300|  -0.758|   -0.758|    9.72%|   0:00:00.0| 2359.9M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[04/24 16:51:47     53s] |  -0.145|   -0.145|  -0.333|   -0.333|    9.79%|   0:00:02.0| 2425.3M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[04/24 16:51:47     53s] |  -0.144|   -0.144|  -0.329|   -0.329|    9.80%|   0:00:00.0| 2425.3M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[04/24 16:51:48     53s] Starting generalSmallTnsOpt
[04/24 16:51:48     53s] Ending generalSmallTnsOpt End
[04/24 16:51:48     53s] |  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:01.0| 2425.3M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[04/24 16:51:48     53s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:51:48     53s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:51:48     53s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
[04/24 16:51:48     53s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:51:48     53s] |  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:01.0| 2425.3M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[04/24 16:51:48     53s] |  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:01.0| 2425.3M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[04/24 16:51:48     53s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:51:48     53s] 
[04/24 16:51:48     53s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=2425.3M) ***
[04/24 16:51:48     53s] 
[04/24 16:51:48     53s] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:03.0 mem=2425.3M) ***
[04/24 16:51:48     53s] Deleting 0 temporary hard placement blockage(s).
[04/24 16:51:48     53s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.143| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.143|-0.330|
|HEPG      |-0.143|-0.330|
|All Paths |-0.143|-0.330|
+----------+------+------+

[04/24 16:51:48     53s] ** GigaOpt Optimizer WNS Slack -0.143 TNS Slack -0.330 Density 9.80
[04/24 16:51:48     53s] Update Timing Windows (Threshold 0.026) ...
[04/24 16:51:48     53s] Re Calculate Delays on 2 Nets
[04/24 16:51:48     53s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.143| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.143|-0.330|
|HEPG      |-0.143|-0.330|
|All Paths |-0.143|-0.330|
+----------+------+------+

[04/24 16:51:48     53s] 
[04/24 16:51:48     53s] *** Finish Post Route Setup Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=2425.3M) ***
[04/24 16:51:48     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.245496.1
[04/24 16:51:48     53s] Total-nets :: 2549, Stn-nets :: 8, ratio :: 0.313849 %, Total-len 98002.5, Stn-len 56.64
[04/24 16:51:48     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2406.2M, EPOCH TIME: 1713970308.231435
[04/24 16:51:48     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2211).
[04/24 16:51:48     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:48     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:48     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:48     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:2321.2M, EPOCH TIME: 1713970308.246357
[04/24 16:51:48     53s] TotalInstCnt at PhyDesignMc Destruction: 2211
[04/24 16:51:48     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.245496.2
[04/24 16:51:48     53s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:00:53.4/0:01:00.7 (0.9), mem = 2321.2M
[04/24 16:51:48     53s] 
[04/24 16:51:48     53s] =============================================================================================
[04/24 16:51:48     53s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     21.17-s075_1
[04/24 16:51:48     53s] =============================================================================================
[04/24 16:51:48     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:51:48     53s] ---------------------------------------------------------------------------------------------
[04/24 16:51:48     53s] [ SkewClock              ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 16:51:48     53s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 16:51:48     53s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  12.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/24 16:51:48     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:48     53s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:51:48     53s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:48     53s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[04/24 16:51:48     53s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:48     53s] [ TransformInit          ]      1   0:00:00.3  (   6.3 % )     0:00:00.8 /  0:00:00.8    1.0
[04/24 16:51:48     53s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 16:51:48     53s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:03.1 /  0:00:03.1    1.0
[04/24 16:51:48     53s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:48     53s] [ OptSingleIteration     ]     19   0:00:00.0  (   0.6 % )     0:00:02.9 /  0:00:02.9    1.0
[04/24 16:51:48     53s] [ OptGetWeight           ]     19   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/24 16:51:48     53s] [ OptEval                ]     19   0:00:01.8  (  40.3 % )     0:00:01.8 /  0:00:01.8    1.0
[04/24 16:51:48     53s] [ OptCommit              ]     19   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[04/24 16:51:48     53s] [ PostCommitDelayUpdate  ]     20   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.7    1.1
[04/24 16:51:48     53s] [ IncrDelayCalc          ]     67   0:00:00.6  (  13.2 % )     0:00:00.6 /  0:00:00.6    1.1
[04/24 16:51:48     53s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/24 16:51:48     53s] [ SetupOptGetWorkingSet  ]     54   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.3
[04/24 16:51:48     53s] [ SetupOptGetActiveNode  ]     54   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:48     53s] [ SetupOptSlackGraph     ]     19   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[04/24 16:51:48     53s] [ IncrTimingUpdate       ]     19   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 16:51:48     53s] [ MISC                   ]          0:00:00.5  (  10.4 % )     0:00:00.5 /  0:00:00.4    1.0
[04/24 16:51:48     53s] ---------------------------------------------------------------------------------------------
[04/24 16:51:48     53s]  WnsOpt #1 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[04/24 16:51:48     53s] ---------------------------------------------------------------------------------------------
[04/24 16:51:48     53s] 
[04/24 16:51:48     53s] Running refinePlace -preserveRouting true
[04/24 16:51:48     53s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2321.2M, EPOCH TIME: 1713970308.262276
[04/24 16:51:48     53s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2321.2M, EPOCH TIME: 1713970308.262382
[04/24 16:51:48     53s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2321.2M, EPOCH TIME: 1713970308.262491
[04/24 16:51:48     53s] Processing tracks to init pin-track alignment.
[04/24 16:51:48     53s] z: 2, totalTracks: 1
[04/24 16:51:48     53s] z: 4, totalTracks: 1
[04/24 16:51:48     53s] z: 6, totalTracks: 1
[04/24 16:51:48     53s] z: 8, totalTracks: 1
[04/24 16:51:48     53s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:51:48     53s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:51:48     53s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2321.2M, EPOCH TIME: 1713970308.269909
[04/24 16:51:48     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:48     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:48     53s] PD TOP has 0 placeable physical insts.
[04/24 16:51:48     53s] 
[04/24 16:51:48     53s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:48     53s] 
[04/24 16:51:48     53s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:51:48     53s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.067, MEM:2321.2M, EPOCH TIME: 1713970308.337022
[04/24 16:51:48     53s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2321.2M, EPOCH TIME: 1713970308.337135
[04/24 16:51:48     53s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2321.2M, EPOCH TIME: 1713970308.337482
[04/24 16:51:48     53s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2321.2MB).
[04/24 16:51:48     53s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.077, MEM:2321.2M, EPOCH TIME: 1713970308.339835
[04/24 16:51:48     53s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.078, MEM:2321.2M, EPOCH TIME: 1713970308.340001
[04/24 16:51:48     53s] TDRefine: refinePlace mode is spiral
[04/24 16:51:48     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.245496.1
[04/24 16:51:48     53s] OPERPROF:   Starting RefinePlace at level 2, MEM:2321.2M, EPOCH TIME: 1713970308.340276
[04/24 16:51:48     53s] *** Starting refinePlace (0:00:53.5 mem=2321.2M) ***
[04/24 16:51:48     53s] Total net bbox length = 8.753e+04 (6.338e+04 2.416e+04) (ext = 5.265e+04)
[04/24 16:51:48     53s] 
[04/24 16:51:48     53s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:48     53s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:51:48     53s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:51:48     53s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2321.2M, EPOCH TIME: 1713970308.344498
[04/24 16:51:48     53s] Starting refinePlace ...
[04/24 16:51:48     53s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:51:48     53s] One DDP V2 for no tweak run.
[04/24 16:51:48     53s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:51:48     53s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2321.2M, EPOCH TIME: 1713970308.350871
[04/24 16:51:48     53s] DDP initSite1 nrRow 119 nrJob 119
[04/24 16:51:48     53s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2321.2M, EPOCH TIME: 1713970308.350961
[04/24 16:51:48     53s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.001, MEM:2321.2M, EPOCH TIME: 1713970308.351471
[04/24 16:51:48     53s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2321.2M, EPOCH TIME: 1713970308.351531
[04/24 16:51:48     53s] DDP markSite nrRow 119 nrJob 119
[04/24 16:51:48     53s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2321.2M, EPOCH TIME: 1713970308.352964
[04/24 16:51:48     53s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.010, REAL:0.002, MEM:2321.2M, EPOCH TIME: 1713970308.353022
[04/24 16:51:48     53s]   Spread Effort: high, post-route mode, useDDP on.
[04/24 16:51:48     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2321.2MB) @(0:00:53.5 - 0:00:53.5).
[04/24 16:51:48     53s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 16:51:48     53s] wireLenOptFixPriorityInst 192 inst fixed
[04/24 16:51:48     53s] 
[04/24 16:51:48     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[04/24 16:51:48     53s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f3d4cb2fd20.
[04/24 16:51:48     53s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 16:51:48     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/24 16:51:48     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/24 16:51:48     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/24 16:51:48     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2289.2MB) @(0:00:53.5 - 0:00:53.6).
[04/24 16:51:48     53s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 16:51:48     53s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2289.2MB
[04/24 16:51:48     53s] Statistics of distance of Instance movement in refine placement:
[04/24 16:51:48     53s]   maximum (X+Y) =         0.00 um
[04/24 16:51:48     53s]   mean    (X+Y) =         0.00 um
[04/24 16:51:48     53s] Summary Report:
[04/24 16:51:48     53s] Instances move: 0 (out of 2206 movable)
[04/24 16:51:48     53s] Instances flipped: 0
[04/24 16:51:48     53s] Mean displacement: 0.00 um
[04/24 16:51:48     53s] Max displacement: 0.00 um 
[04/24 16:51:48     53s] Total instances moved : 0
[04/24 16:51:48     53s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.120, REAL:0.113, MEM:2289.2M, EPOCH TIME: 1713970308.457568
[04/24 16:51:48     53s] Total net bbox length = 8.753e+04 (6.338e+04 2.416e+04) (ext = 5.265e+04)
[04/24 16:51:48     53s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2289.2MB
[04/24 16:51:48     53s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2289.2MB) @(0:00:53.5 - 0:00:53.6).
[04/24 16:51:48     53s] *** Finished refinePlace (0:00:53.6 mem=2289.2M) ***
[04/24 16:51:48     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.245496.1
[04/24 16:51:48     53s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.130, REAL:0.118, MEM:2289.2M, EPOCH TIME: 1713970308.458719
[04/24 16:51:48     53s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2289.2M, EPOCH TIME: 1713970308.458789
[04/24 16:51:48     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2211).
[04/24 16:51:48     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:48     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:48     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:48     53s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.009, MEM:2289.2M, EPOCH TIME: 1713970308.468050
[04/24 16:51:48     53s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.210, REAL:0.206, MEM:2289.2M, EPOCH TIME: 1713970308.468145
[04/24 16:51:48     53s] End: GigaOpt Optimization in WNS mode
[04/24 16:51:48     53s] Skipping post route harden opt
[04/24 16:51:48     53s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/24 16:51:48     53s] Deleting Lib Analyzer.
[04/24 16:51:48     53s] Begin: GigaOpt Optimization in TNS mode
[04/24 16:51:48     53s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 1 -nativePathGroupFlow -usefulSkew
[04/24 16:51:48     53s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[04/24 16:51:48     53s] *info: Marking 0 level shifter instances dont touch
[04/24 16:51:48     53s] *info: Marking 0 isolation instances dont touch
[04/24 16:51:48     53s] Info: 6 clock nets excluded from IPO operation.
[04/24 16:51:48     53s] End AAE Lib Interpolated Model. (MEM=2289.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:48     53s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:51:48     53s] *** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:53.7/0:01:01.0 (0.9), mem = 2289.2M
[04/24 16:51:48     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.245496.3
[04/24 16:51:48     53s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/24 16:51:48     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.7 mem=2289.2M
[04/24 16:51:48     53s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 16:51:48     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:2289.2M, EPOCH TIME: 1713970308.489880
[04/24 16:51:48     53s] Processing tracks to init pin-track alignment.
[04/24 16:51:48     53s] z: 2, totalTracks: 1
[04/24 16:51:48     53s] z: 4, totalTracks: 1
[04/24 16:51:48     53s] z: 6, totalTracks: 1
[04/24 16:51:48     53s] z: 8, totalTracks: 1
[04/24 16:51:48     53s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:51:48     53s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:51:48     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2289.2M, EPOCH TIME: 1713970308.497069
[04/24 16:51:48     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:48     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:48     53s] PD TOP has 0 placeable physical insts.
[04/24 16:51:48     53s] 
[04/24 16:51:48     53s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:48     53s] 
[04/24 16:51:48     53s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:51:48     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.065, MEM:2289.2M, EPOCH TIME: 1713970308.562479
[04/24 16:51:48     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2289.2M, EPOCH TIME: 1713970308.562589
[04/24 16:51:48     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2305.2M, EPOCH TIME: 1713970308.563187
[04/24 16:51:48     53s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2305.2MB).
[04/24 16:51:48     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.076, MEM:2305.2M, EPOCH TIME: 1713970308.565597
[04/24 16:51:48     53s] TotalInstCnt at PhyDesignMc Initialization: 2211
[04/24 16:51:48     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.8 mem=2305.2M
[04/24 16:51:48     53s] ### Creating RouteCongInterface, started
[04/24 16:51:48     53s] ### Creating RouteCongInterface, finished
[04/24 16:51:48     53s] 
[04/24 16:51:48     53s] Creating Lib Analyzer ...
[04/24 16:51:48     53s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[04/24 16:51:48     53s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[04/24 16:51:48     53s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 16:51:48     53s] 
[04/24 16:51:48     53s] {RT rc125 0 4 4 0}
[04/24 16:51:49     54s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:54.3 mem=2307.2M
[04/24 16:51:49     54s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:54.3 mem=2307.2M
[04/24 16:51:49     54s] Creating Lib Analyzer, finished. 
[04/24 16:51:49     54s] *info: 6 clock nets excluded
[04/24 16:51:49     54s] *info: Marking 0 level shifter instances dont touch
[04/24 16:51:49     54s] *info: Marking 0 isolation instances dont touch
[04/24 16:51:49     54s] *info: 504 no-driver nets excluded.
[04/24 16:51:49     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.245496.2
[04/24 16:51:49     54s] PathGroup :  reg2cgate  TargetSlack : 0 
[04/24 16:51:49     54s] PathGroup :  reg2reg  TargetSlack : 0 
[04/24 16:51:49     54s] ** GigaOpt Optimizer WNS Slack -0.143 TNS Slack -0.330 Density 9.80
[04/24 16:51:49     54s] Optimizer TNS Opt
[04/24 16:51:49     54s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.143| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.143|-0.330|
|HEPG      |-0.143|-0.330|
|All Paths |-0.143|-0.330|
+----------+------+------+

[04/24 16:51:49     54s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2380.5M, EPOCH TIME: 1713970309.413859
[04/24 16:51:49     54s] Found 0 hard placement blockage before merging.
[04/24 16:51:49     54s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2380.5M, EPOCH TIME: 1713970309.413980
[04/24 16:51:49     54s] Active Path Group: reg2reg  
[04/24 16:51:49     54s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:51:49     54s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
[04/24 16:51:49     54s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:51:49     54s] |  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:00.0| 2380.5M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[04/24 16:51:49     55s] |  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:00.0| 2387.5M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[61]/D     |
[04/24 16:51:49     55s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:51:50     55s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:51:50     55s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
[04/24 16:51:50     55s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:51:50     55s] |  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:01.0| 2387.5M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[61]/D     |
[04/24 16:51:50     55s] |  -0.143|   -0.143|  -0.330|   -0.330|    9.80%|   0:00:01.0| 2387.5M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[04/24 16:51:50     55s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2387.5M) ***
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2387.5M) ***
[04/24 16:51:50     55s] Deleting 0 temporary hard placement blockage(s).
[04/24 16:51:50     55s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.143| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.143|-0.330|
|HEPG      |-0.143|-0.330|
|All Paths |-0.143|-0.330|
+----------+------+------+

[04/24 16:51:50     55s] Update Timing Windows (Threshold 0.026) ...
[04/24 16:51:50     55s] Re Calculate Delays on 0 Nets
[04/24 16:51:50     55s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.143| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.143|-0.330|
|HEPG      |-0.143|-0.330|
|All Paths |-0.143|-0.330|
+----------+------+------+

[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] *** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2387.5M) ***
[04/24 16:51:50     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.245496.2
[04/24 16:51:50     55s] Total-nets :: 2549, Stn-nets :: 8, ratio :: 0.313849 %, Total-len 98002.5, Stn-len 56.64
[04/24 16:51:50     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2368.4M, EPOCH TIME: 1713970310.110946
[04/24 16:51:50     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2211).
[04/24 16:51:50     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:50     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:50     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:50     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:2324.4M, EPOCH TIME: 1713970310.122459
[04/24 16:51:50     55s] TotalInstCnt at PhyDesignMc Destruction: 2211
[04/24 16:51:50     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.245496.3
[04/24 16:51:50     55s] *** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:55.3/0:01:02.6 (0.9), mem = 2324.4M
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] =============================================================================================
[04/24 16:51:50     55s]  Step TAT Report : TnsOpt #1 / optDesign #1                                     21.17-s075_1
[04/24 16:51:50     55s] =============================================================================================
[04/24 16:51:50     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:51:50     55s] ---------------------------------------------------------------------------------------------
[04/24 16:51:50     55s] [ SkewClock              ]      1   0:00:00.2  (  11.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 16:51:50     55s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:50     55s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  32.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/24 16:51:50     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:50     55s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:51:50     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:50     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[04/24 16:51:50     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:50     55s] [ TransformInit          ]      1   0:00:00.3  (  17.3 % )     0:00:00.8 /  0:00:00.8    1.0
[04/24 16:51:50     55s] [ OptimizationStep       ]      1   0:00:00.0  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 16:51:50     55s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:51:50     55s] [ OptGetWeight           ]      6   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:50     55s] [ OptEval                ]      6   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/24 16:51:50     55s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:50     55s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:50     55s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:50     55s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:50     55s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:50     55s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:50     55s] [ IncrTimingUpdate       ]     13   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:50     55s] [ MISC                   ]          0:00:00.4  (  22.4 % )     0:00:00.4 /  0:00:00.4    1.0
[04/24 16:51:50     55s] ---------------------------------------------------------------------------------------------
[04/24 16:51:50     55s]  TnsOpt #1 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[04/24 16:51:50     55s] ---------------------------------------------------------------------------------------------
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] **INFO: Skipping refine place as no non-legal commits were detected
[04/24 16:51:50     55s] End: GigaOpt Optimization in TNS mode
[04/24 16:51:50     55s]   Timing Snapshot: (REF)
[04/24 16:51:50     55s]      Weighted WNS: -0.143
[04/24 16:51:50     55s]       All  PG WNS: -0.144
[04/24 16:51:50     55s]       High PG WNS: -0.144
[04/24 16:51:50     55s]       All  PG TNS: -0.330
[04/24 16:51:50     55s]       High PG TNS: -0.330
[04/24 16:51:50     55s]       Low  PG TNS: 0.000
[04/24 16:51:50     55s]    Category Slack: { [L, -0.144] [H, -0.144] }
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] **INFO: flowCheckPoint #3 OptimizationHold
[04/24 16:51:50     55s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:50     55s] Deleting Lib Analyzer.
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:50     55s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:50     55s] Summary for sequential cells identification: 
[04/24 16:51:50     55s]   Identified SBFF number: 208
[04/24 16:51:50     55s]   Identified MBFF number: 0
[04/24 16:51:50     55s]   Identified SB Latch number: 0
[04/24 16:51:50     55s]   Identified MB Latch number: 0
[04/24 16:51:50     55s]   Not identified SBFF number: 32
[04/24 16:51:50     55s]   Not identified MBFF number: 0
[04/24 16:51:50     55s]   Not identified SB Latch number: 0
[04/24 16:51:50     55s]   Not identified MB Latch number: 0
[04/24 16:51:50     55s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:50     55s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:51:50     55s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:51:50     55s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:51:50     55s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:51:50     55s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:51:50     55s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:51:50     55s] TLC MultiMap info (StdDelay):
[04/24 16:51:50     55s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:51:50     55s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:51:50     55s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:51:50     55s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:51:50     55s]  Setting StdDelay to: 25.6ps
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:50     55s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2324.4M, EPOCH TIME: 1713970310.186752
[04/24 16:51:50     55s] Deleted 0 physical inst  (cell FILL64 / prefix FILL).
[04/24 16:51:50     55s] Deleted 0 physical inst  (cell FILL32 / prefix FILL).
[04/24 16:51:50     55s] Deleted 0 physical inst  (cell FILL16 / prefix FILL).
[04/24 16:51:50     55s] Deleted 0 physical inst  (cell FILL8 / prefix FILL).
[04/24 16:51:50     55s] Deleted 0 physical inst  (cell FILL4 / prefix FILL).
[04/24 16:51:50     55s] Deleted 0 physical inst  (cell FILL2 / prefix FILL).
[04/24 16:51:50     55s] Deleted 0 physical inst  (cell FILL1 / prefix FILL).
[04/24 16:51:50     55s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2324.4M, EPOCH TIME: 1713970310.187173
[04/24 16:51:50     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2324.4M, EPOCH TIME: 1713970310.193869
[04/24 16:51:50     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:50     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:50     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:2324.4M, EPOCH TIME: 1713970310.260997
[04/24 16:51:50     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:51:50     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:50     55s] GigaOpt Hold Optimizer is used
[04/24 16:51:50     55s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[04/24 16:51:50     55s] End AAE Lib Interpolated Model. (MEM=2324.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:50     55s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] Creating Lib Analyzer ...
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:50     55s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:50     55s] Summary for sequential cells identification: 
[04/24 16:51:50     55s]   Identified SBFF number: 208
[04/24 16:51:50     55s]   Identified MBFF number: 0
[04/24 16:51:50     55s]   Identified SB Latch number: 0
[04/24 16:51:50     55s]   Identified MB Latch number: 0
[04/24 16:51:50     55s]   Not identified SBFF number: 32
[04/24 16:51:50     55s]   Not identified MBFF number: 0
[04/24 16:51:50     55s]   Not identified SB Latch number: 0
[04/24 16:51:50     55s]   Not identified MB Latch number: 0
[04/24 16:51:50     55s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:50     55s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:51:50     55s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:51:50     55s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:51:50     55s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:51:50     55s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:51:50     55s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:51:50     55s] TLC MultiMap info (StdDelay):
[04/24 16:51:50     55s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:51:50     55s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:51:50     55s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:51:50     55s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:51:50     55s]  Setting StdDelay to: 25.6ps
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:51:50     55s] Total number of usable buffers from Lib Analyzer: 32 ( CLKBUFX2LVT BUFX2LVT CLKBUFX2 BUFX2 CLKBUFX3LVT BUFX3LVT CLKBUFX3 BUFX3 CLKBUFX4LVT BUFX4LVT CLKBUFX4 BUFX4 CLKBUFX6LVT BUFX6LVT CLKBUFX6 BUFX6 CLKBUFX8LVT BUFX8LVT CLKBUFX8 BUFX8 CLKBUFX12LVT BUFX12LVT CLKBUFX12 BUFX12 CLKBUFX16LVT BUFX16LVT CLKBUFX16 BUFX16 CLKBUFX20LVT BUFX20LVT CLKBUFX20 BUFX20)
[04/24 16:51:50     55s] Total number of usable inverters from Lib Analyzer: 38 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 CLKINVX1 INVX3LVT CLKINVX2LVT INVX3 CLKINVX2 INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX4 CLKINVX4 CLKINVX3 INVX6LVT CLKINVX6LVT INVX6 CLKINVX6 INVX8LVT CLKINVX8LVT INVX8 CLKINVX8 INVX12LVT CLKINVX12LVT INVX12 CLKINVX12 INVX16LVT CLKINVX16LVT INVX16 CLKINVX16 INVX20LVT CLKINVX20LVT INVX20 CLKINVX20)
[04/24 16:51:50     55s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 16:51:50     55s] 
[04/24 16:51:50     55s] {RT rc125 0 4 4 0}
[04/24 16:51:51     56s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:56.2 mem=2328.4M
[04/24 16:51:51     56s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:56.2 mem=2328.4M
[04/24 16:51:51     56s] Creating Lib Analyzer, finished. 
[04/24 16:51:51     56s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:56.2 mem=2328.4M ***
[04/24 16:51:51     56s] *** BuildHoldData #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:56.2/0:01:03.5 (0.9), mem = 2328.4M
[04/24 16:51:51     56s] Saving timing graph ...
[04/24 16:51:51     56s] TG backup dir: /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/03_PnR/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/opt_timing_graph_E8mAMV
[04/24 16:51:51     56s] Disk Usage:
[04/24 16:51:51     56s] Filesystem                                              1K-blocks       Used  Available Use% Mounted on
[04/24 16:51:51     56s] kwak.esat.kuleuven.be:/san/micas/homedirs/users/wjiang 9587281920 8024526848 1487577088  85% /users/micas/wjiang
[04/24 16:51:51     56s] Done save timing graph
[04/24 16:51:51     56s] Disk Usage:
[04/24 16:51:51     56s] Filesystem                                              1K-blocks       Used  Available Use% Mounted on
[04/24 16:51:51     56s] kwak.esat.kuleuven.be:/san/micas/homedirs/users/wjiang 9587281920 8024544256 1487559680  85% /users/micas/wjiang
[04/24 16:51:51     56s] Latch borrow mode reset to max_borrow
[04/24 16:51:51     56s] OPTC: user 20.0
[04/24 16:51:51     56s] 
[04/24 16:51:51     56s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:51     56s] Deleting Lib Analyzer.
[04/24 16:51:51     56s] 
[04/24 16:51:51     56s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:51     56s] Starting delay calculation for Hold views
[04/24 16:51:51     56s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/24 16:51:51     56s] AAE_INFO: resetNetProps viewIdx 1 
[04/24 16:51:51     56s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 16:51:51     56s] #################################################################################
[04/24 16:51:51     56s] # Design Stage: PostRoute
[04/24 16:51:51     56s] # Design Name: sparc_exu_alu
[04/24 16:51:51     56s] # Design Mode: 45nm
[04/24 16:51:51     56s] # Analysis Mode: MMMC OCV 
[04/24 16:51:51     56s] # Parasitics Mode: SPEF/RCDB 
[04/24 16:51:51     56s] # Signoff Settings: SI On (EWM-WFP)
[04/24 16:51:51     56s] #################################################################################
[04/24 16:51:51     56s] AAE_INFO: 1 threads acquired from CTE.
[04/24 16:51:51     56s] Setting infinite Tws ...
[04/24 16:51:51     56s] First Iteration Infinite Tw... 
[04/24 16:51:51     56s] Calculate late delays in OCV mode...
[04/24 16:51:51     56s] Calculate early delays in OCV mode...
[04/24 16:51:51     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 2318.8M, InitMEM = 2318.8M)
[04/24 16:51:51     56s] Start delay calculation (fullDC) (1 T). (MEM=2318.83)
[04/24 16:51:51     56s] *** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
[04/24 16:51:51     56s] End AAE Lib Interpolated Model. (MEM=2318.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:51     56s]  Report initialization with DMWrite ... (0, Best)
[04/24 16:51:52     57s] Total number of fetched objects 2550
[04/24 16:51:52     57s] AAE_INFO-618: Total number of nets in the design is 3062,  83.7 percent of the nets selected for SI analysis
[04/24 16:51:52     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:52     57s] End delay calculation. (MEM=2305.9 CPU=0:00:01.0 REAL=0:00:01.0)
[04/24 16:51:52     57s] End delay calculation (fullDC). (MEM=2305.9 CPU=0:00:01.1 REAL=0:00:01.0)
[04/24 16:51:52     57s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2305.9M) ***
[04/24 16:51:53     58s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2329.9M)
[04/24 16:51:53     58s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 16:51:53     58s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2329.9M)
[04/24 16:51:53     58s] 
[04/24 16:51:53     58s] Executing IPO callback for view pruning ..
[04/24 16:51:53     58s] 
[04/24 16:51:53     58s] Active hold views:
[04/24 16:51:53     58s]  AV_0100_bc_rc0_hold
[04/24 16:51:53     58s]   Dominating endpoints: 0
[04/24 16:51:53     58s]   Dominating TNS: -0.000
[04/24 16:51:53     58s] 
[04/24 16:51:53     58s] Starting SI iteration 2
[04/24 16:51:53     58s] Calculate late delays in OCV mode...
[04/24 16:51:53     58s] Calculate early delays in OCV mode...
[04/24 16:51:53     58s] Start delay calculation (fullDC) (1 T). (MEM=2337.91)
[04/24 16:51:53     58s] End AAE Lib Interpolated Model. (MEM=2337.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:53     58s]  Report initialization with DMUpdate ... (1, Worst)
[04/24 16:51:53     58s] Total number of fetched objects 2550
[04/24 16:51:53     58s] AAE_INFO-618: Total number of nets in the design is 3062,  12.6 percent of the nets selected for SI analysis
[04/24 16:51:53     58s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:53     58s] End delay calculation. (MEM=2305.9 CPU=0:00:00.4 REAL=0:00:00.0)
[04/24 16:51:53     58s] End delay calculation (fullDC). (MEM=2305.9 CPU=0:00:00.4 REAL=0:00:00.0)
[04/24 16:51:53     58s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2329.9M)
[04/24 16:51:53     58s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2329.9M)
[04/24 16:51:53     58s] Starting SI iteration 3
[04/24 16:51:53     58s] Calculate late delays in OCV mode...
[04/24 16:51:53     58s] Calculate early delays in OCV mode...
[04/24 16:51:53     58s] Start delay calculation (fullDC) (1 T). (MEM=2249.02)
[04/24 16:51:53     58s] End AAE Lib Interpolated Model. (MEM=2249.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:53     58s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:51:54     59s] Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Skipped = 26. 
[04/24 16:51:54     59s] Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Analyzed = 2550. 
[04/24 16:51:54     59s] Total number of fetched objects 2550
[04/24 16:51:54     59s] AAE_INFO-618: Total number of nets in the design is 3062,  8.4 percent of the nets selected for SI analysis
[04/24 16:51:54     59s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:51:54     59s] End delay calculation. (MEM=2293.71 CPU=0:00:00.4 REAL=0:00:01.0)
[04/24 16:51:54     59s] End delay calculation (fullDC). (MEM=2293.71 CPU=0:00:00.4 REAL=0:00:01.0)
[04/24 16:51:54     59s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2293.7M) ***
[04/24 16:51:54     59s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:00:59.6 mem=2317.7M)
[04/24 16:51:54     59s] Done building cte hold timing graph (fixHold) cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:00:59.6 mem=2317.7M ***
[04/24 16:51:54     59s] OPTC: user 20.0
[04/24 16:51:54     59s] Done building hold timer [4731 node(s), 5786 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:00:59.8 mem=2333.7M ***
[04/24 16:51:54     59s] Restoring timing graph ...
[04/24 16:51:55     60s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/24 16:51:55     60s] Done restore timing graph
[04/24 16:51:55     60s] Done building cte setup timing graph (fixHold) cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:01:01 mem=2338.8M ***
[04/24 16:51:55     60s] *info: category slack lower bound [L -143.5] default
[04/24 16:51:55     60s] *info: category slack lower bound [H 0.0] reg2cgate 
[04/24 16:51:55     60s] *info: category slack lower bound [H -143.5] reg2reg 
[04/24 16:51:55     60s] --------------------------------------------------- 
[04/24 16:51:55     60s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/24 16:51:55     60s] --------------------------------------------------- 
[04/24 16:51:55     60s]          WNS    reg2regWNS
[04/24 16:51:55     60s]    -0.144 ns     -0.144 ns
[04/24 16:51:55     60s] --------------------------------------------------- 
[04/24 16:51:55     60s] OPTC: m1 20.0 20.0
[04/24 16:51:55     60s] Setting latch borrow mode to budget during optimization.
[04/24 16:51:55     60s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/24 16:51:55     60s] 
[04/24 16:51:55     60s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:55     60s] Summary for sequential cells identification: 
[04/24 16:51:55     60s]   Identified SBFF number: 208
[04/24 16:51:55     60s]   Identified MBFF number: 0
[04/24 16:51:55     60s]   Identified SB Latch number: 0
[04/24 16:51:55     60s]   Identified MB Latch number: 0
[04/24 16:51:55     60s]   Not identified SBFF number: 32
[04/24 16:51:55     60s]   Not identified MBFF number: 0
[04/24 16:51:55     60s]   Not identified SB Latch number: 0
[04/24 16:51:55     60s]   Not identified MB Latch number: 0
[04/24 16:51:55     60s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:55     60s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:51:55     60s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:51:55     60s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:51:55     60s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:51:55     60s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:51:55     60s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:51:55     60s] TLC MultiMap info (StdDelay):
[04/24 16:51:55     60s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:51:55     60s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:51:55     60s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:51:55     60s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:51:55     60s]  Setting StdDelay to: 25.6ps
[04/24 16:51:55     60s] 
[04/24 16:51:55     60s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:51:55     60s] 
[04/24 16:51:55     60s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:51:55     60s] 
[04/24 16:51:55     60s] TimeStamp Deleting Cell Server End ...
[04/24 16:51:55     60s] 
[04/24 16:51:55     60s] Creating Lib Analyzer ...
[04/24 16:51:55     60s] 
[04/24 16:51:55     60s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:51:55     60s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:51:55     60s] Summary for sequential cells identification: 
[04/24 16:51:55     60s]   Identified SBFF number: 208
[04/24 16:51:55     60s]   Identified MBFF number: 0
[04/24 16:51:55     60s]   Identified SB Latch number: 0
[04/24 16:51:55     60s]   Identified MB Latch number: 0
[04/24 16:51:55     60s]   Not identified SBFF number: 32
[04/24 16:51:55     60s]   Not identified MBFF number: 0
[04/24 16:51:55     60s]   Not identified SB Latch number: 0
[04/24 16:51:55     60s]   Not identified MB Latch number: 0
[04/24 16:51:55     60s]   Number of sequential cells which are not FFs: 64
[04/24 16:51:55     60s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:51:55     60s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:51:55     60s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:51:55     60s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:51:55     60s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:51:55     60s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:51:55     60s] TLC MultiMap info (StdDelay):
[04/24 16:51:55     60s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:51:55     60s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:51:55     60s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:51:55     60s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:51:55     60s]  Setting StdDelay to: 25.6ps
[04/24 16:51:55     60s] 
[04/24 16:51:55     60s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:51:55     60s] Total number of usable buffers from Lib Analyzer: 32 ( CLKBUFX2LVT BUFX2LVT CLKBUFX2 BUFX2 CLKBUFX3LVT BUFX3LVT CLKBUFX3 BUFX3 CLKBUFX4LVT BUFX4LVT CLKBUFX4 BUFX4 CLKBUFX6LVT BUFX6LVT CLKBUFX6 BUFX6 CLKBUFX8LVT BUFX8LVT CLKBUFX8 BUFX8 CLKBUFX12LVT BUFX12LVT CLKBUFX12 BUFX12 CLKBUFX16LVT BUFX16LVT CLKBUFX16 BUFX16 CLKBUFX20LVT BUFX20LVT CLKBUFX20 BUFX20)
[04/24 16:51:55     60s] Total number of usable inverters from Lib Analyzer: 38 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 CLKINVX1 INVX3LVT CLKINVX2LVT INVX3 CLKINVX2 INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX4 CLKINVX4 CLKINVX3 INVX6LVT CLKINVX6LVT INVX6 CLKINVX6 INVX8LVT CLKINVX8LVT INVX8 CLKINVX8 INVX12LVT CLKINVX12LVT INVX12 CLKINVX12 INVX16LVT CLKINVX16LVT INVX16 CLKINVX16 INVX20LVT CLKINVX20LVT INVX20 CLKINVX20)
[04/24 16:51:55     60s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 16:51:55     60s] 
[04/24 16:51:55     60s] {RT rc125 0 4 4 0}
[04/24 16:51:56     61s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:01 mem=2346.8M
[04/24 16:51:56     61s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:01 mem=2346.8M
[04/24 16:51:56     61s] Creating Lib Analyzer, finished. 
[04/24 16:51:56     61s] 
[04/24 16:51:56     61s] *Info: minBufDelay = 44.2 ps, libStdDelay = 25.6 ps, minBufSize = 6840000 (5.0)
[04/24 16:51:56     61s] *Info: worst delay setup view: AV_0100_wc_rc125_setup
[04/24 16:51:56     61s] Footprint list for hold buffering (delay unit: ps)
[04/24 16:51:56     61s] =================================================================
[04/24 16:51:56     61s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[04/24 16:51:56     61s] ------------------------------------------------------------------
[04/24 16:51:56     61s] *Info:       13.9       3.18     41.38    5.0  41.48 CLKBUFX2LVT (A,Y)
[04/24 16:51:56     61s] *Info:       13.9       3.18     41.38    5.0  41.48 BUFX2LVT (A,Y)
[04/24 16:51:56     61s] *Info:       17.7       3.77     62.17    5.0  62.29 CLKBUFX2 (A,Y)
[04/24 16:51:56     61s] *Info:       17.7       3.77     62.17    5.0  62.29 BUFX2 (A,Y)
[04/24 16:51:56     61s] *Info:       14.6       3.08     27.91    6.0  27.87 CLKBUFX3LVT (A,Y)
[04/24 16:51:56     61s] *Info:       14.6       3.08     27.91    6.0  27.87 BUFX3LVT (A,Y)
[04/24 16:51:56     61s] *Info:       18.7       3.73     41.38    6.0  41.48 CLKBUFX3 (A,Y)
[04/24 16:51:56     61s] *Info:       18.7       3.73     41.38    6.0  41.48 BUFX3 (A,Y)
[04/24 16:51:56     61s] *Info:       16.5       3.12     21.17    7.0  21.08 CLKBUFX4LVT (A,Y)
[04/24 16:51:56     61s] *Info:       16.5       3.12     21.17    7.0  21.08 BUFX4LVT (A,Y)
[04/24 16:51:56     61s] *Info:       21.2       3.73     31.18    7.0  31.18 CLKBUFX4 (A,Y)
[04/24 16:51:56     61s] *Info:       21.2       3.73     31.18    7.0  31.18 BUFX4 (A,Y)
[04/24 16:51:56     61s] *Info:       15.2       2.98     14.24    9.0  14.21 CLKBUFX6LVT (A,Y)
[04/24 16:51:56     61s] *Info:       15.2       2.98     14.24    9.0  14.21 BUFX6LVT (A,Y)
[04/24 16:51:56     61s] *Info:       19.4       3.62     21.17    9.0  21.02 CLKBUFX6 (A,Y)
[04/24 16:51:56     61s] *Info:       19.4       3.62     21.17    9.0  21.02 BUFX6 (A,Y)
[04/24 16:51:56     61s] *Info:       28.9       3.26     82.77    9.0  82.72 DLY1X1LVT (A,Y)
[04/24 16:51:56     61s] *Info:       36.8       4.01    124.34    9.0 124.22 DLY1X1 (A,Y)
[04/24 16:51:56     61s] *Info:       17.2       2.99     10.78   11.0  10.81 CLKBUFX8LVT (A,Y)
[04/24 16:51:56     61s] *Info:       17.2       2.99     10.78   11.0  10.81 BUFX8LVT (A,Y)
[04/24 16:51:56     61s] *Info:       22.1       3.58     15.98   11.0  16.01 CLKBUFX8 (A,Y)
[04/24 16:51:56     61s] *Info:       22.1       3.58     15.98   11.0  16.01 BUFX8 (A,Y)
[04/24 16:51:56     61s] *Info:       38.4       3.19     20.98   11.0  21.08 DLY1X4LVT (A,Y)
[04/24 16:51:56     61s] *Info:       48.8       3.91     31.18   11.0  31.18 DLY1X4 (A,Y)
[04/24 16:51:56     61s] *Info:       18.4       2.82      7.51   15.0   7.37 CLKBUFX12LVT (A,Y)
[04/24 16:51:56     61s] *Info:       18.4       2.82      7.51   15.0   7.37 BUFX12LVT (A,Y)
[04/24 16:51:56     61s] *Info:       23.1       3.42     10.97   15.0  10.92 CLKBUFX12 (A,Y)
[04/24 16:51:56     61s] *Info:       23.1       3.42     10.97   15.0  10.92 BUFX12 (A,Y)
[04/24 16:51:56     61s] *Info:       54.5       3.47     82.57   17.0  82.72 DLY2X1LVT (A,Y)
[04/24 16:51:56     61s] *Info:       70.3       4.24    124.15   17.0 124.22 DLY2X1 (A,Y)
[04/24 16:51:56     61s] *Info:       19.1       2.78      5.77   20.0   5.68 CLKBUFX16LVT (A,Y)
[04/24 16:51:56     61s] *Info:       19.1       2.78      5.77   20.0   5.68 BUFX16LVT (A,Y)
[04/24 16:51:56     61s] *Info:       23.3       3.40      8.66   20.0   8.38 CLKBUFX16 (A,Y)
[04/24 16:51:56     61s] *Info:       23.3       3.40      8.66   20.0   8.38 BUFX16 (A,Y)
[04/24 16:51:56     61s] *Info:       64.1       3.39     20.98   20.0  21.08 DLY2X4LVT (A,Y)
[04/24 16:51:56     61s] *Info:       82.5       4.14     31.18   20.0  31.18 DLY2X4 (A,Y)
[04/24 16:51:56     61s] *Info:       19.5       2.76      4.62   24.0   4.61 BUFX20LVT (A,Y)
[04/24 16:51:56     61s] *Info:       19.5       2.76      4.81   24.0   4.61 CLKBUFX20LVT (A,Y)
[04/24 16:51:56     61s] *Info:       24.0       3.35      6.74   24.0   6.79 BUFX20 (A,Y)
[04/24 16:51:56     61s] *Info:       24.0       3.35      6.93   24.0   6.79 CLKBUFX20 (A,Y)
[04/24 16:51:56     61s] *Info:       80.1       3.54     82.77   24.0  82.72 DLY3X1LVT (A,Y)
[04/24 16:51:56     61s] *Info:      103.8       4.33    124.34   24.0 124.22 DLY3X1 (A,Y)
[04/24 16:51:56     61s] *Info:       89.7       3.48     20.98   26.0  21.08 DLY3X4LVT (A,Y)
[04/24 16:51:56     61s] *Info:      116.0       4.24     31.18   26.0  31.18 DLY3X4 (A,Y)
[04/24 16:51:56     61s] *Info:      105.8       3.57     82.57   29.0  82.72 DLY4X1LVT (A,Y)
[04/24 16:51:56     61s] *Info:      137.3       4.37    124.15   29.0 124.22 DLY4X1 (A,Y)
[04/24 16:51:56     61s] *Info:      115.4       3.52     21.17   31.0  21.08 DLY4X4LVT (A,Y)
[04/24 16:51:56     61s] *Info:      149.5       4.30     31.18   31.0  31.18 DLY4X4 (A,Y)
[04/24 16:51:56     61s] =================================================================
[04/24 16:51:56     61s] Hold Timer stdDelay = 11.6ps
[04/24 16:51:56     61s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:51:56     61s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:51:56     61s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:51:56     61s] Hold Timer stdDelay = 11.6ps (AV_0100_bc_rc0_hold)
[04/24 16:51:56     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2346.8M, EPOCH TIME: 1713970316.430149
[04/24 16:51:56     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:56     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:56     61s] 
[04/24 16:51:56     61s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:56     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:2346.8M, EPOCH TIME: 1713970316.497635
[04/24 16:51:56     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:51:56     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:56     61s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup
Hold views included:
 AV_0100_bc_rc0_hold

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.144  | -0.144  |   N/A   |  0.143  |
|           TNS (ns):| -0.330  | -0.330  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.054  |  0.026  |   N/A   | -0.054  |
|           TNS (ns):| -1.711  |  0.000  |   N/A   | -1.711  |
|    Violating Paths:|   63    |    0    |   N/A   |   63    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2385.0M, EPOCH TIME: 1713970316.573252
[04/24 16:51:56     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:56     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:56     61s] 
[04/24 16:51:56     61s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:56     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.064, MEM:2385.0M, EPOCH TIME: 1713970316.637099
[04/24 16:51:56     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:51:56     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:56     61s] Density: 9.797%
Total number of glitch violations: 0
------------------------------------------------------------------

[04/24 16:51:56     61s] **optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1779.4M, totSessionCpu=0:01:02 **
[04/24 16:51:56     61s] *** BuildHoldData #2 [finish] (optDesign #1) : cpu/real = 0:00:05.5/0:00:05.6 (1.0), totSession cpu/real = 0:01:01.7/0:01:09.1 (0.9), mem = 2329.0M
[04/24 16:51:56     61s] 
[04/24 16:51:56     61s] =============================================================================================
[04/24 16:51:56     61s]  Step TAT Report : BuildHoldData #2 / optDesign #1                              21.17-s075_1
[04/24 16:51:56     61s] =============================================================================================
[04/24 16:51:56     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:51:56     61s] ---------------------------------------------------------------------------------------------
[04/24 16:51:56     61s] [ ViewPruning            ]     10   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[04/24 16:51:56     61s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 16:51:56     61s] [ DrvReport              ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/24 16:51:56     61s] [ SlackTraversorInit     ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.9
[04/24 16:51:56     61s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.3
[04/24 16:51:56     61s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  12.9 % )     0:00:00.7 /  0:00:00.7    1.0
[04/24 16:51:56     61s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:56     61s] [ HoldTimerInit          ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:51:56     61s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:56     61s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 16:51:56     61s] [ TimingUpdate           ]      6   0:00:01.1  (  18.9 % )     0:00:03.0 /  0:00:03.0    1.0
[04/24 16:51:56     61s] [ FullDelayCalc          ]      4   0:00:01.9  (  33.4 % )     0:00:01.9 /  0:00:01.9    1.0
[04/24 16:51:56     61s] [ TimingReport           ]      2   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 16:51:56     61s] [ SaveTimingGraph        ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    0.9
[04/24 16:51:56     61s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 16:51:56     61s] [ MISC                   ]          0:00:00.8  (  14.4 % )     0:00:00.8 /  0:00:00.7    0.9
[04/24 16:51:56     61s] ---------------------------------------------------------------------------------------------
[04/24 16:51:56     61s]  BuildHoldData #2 TOTAL             0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:05.5    1.0
[04/24 16:51:56     61s] ---------------------------------------------------------------------------------------------
[04/24 16:51:56     61s] 
[04/24 16:51:56     61s] *** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:01.7/0:01:09.1 (0.9), mem = 2329.0M
[04/24 16:51:56     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.245496.4
[04/24 16:51:56     61s] HoldSingleBuffer minRootGain=0.000
[04/24 16:51:56     61s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[04/24 16:51:56     61s] HoldSingleBuffer minRootGain=0.000
[04/24 16:51:56     61s] HoldSingleBuffer minRootGain=0.000
[04/24 16:51:56     61s] HoldSingleBuffer minRootGain=0.000
[04/24 16:51:56     61s] *info: Run optDesign holdfix with 1 thread.
[04/24 16:51:56     61s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[04/24 16:51:56     61s] *info: Marking 0 level shifter instances dont touch
[04/24 16:51:56     61s] *info: Marking 0 isolation instances dont touch
[04/24 16:51:56     61s] Info: 6 clock nets excluded from IPO operation.
[04/24 16:51:56     61s] --------------------------------------------------- 
[04/24 16:51:56     61s]    Hold Timing Summary  - Initial 
[04/24 16:51:56     61s] --------------------------------------------------- 
[04/24 16:51:56     61s]  Target slack:       0.0000 ns
[04/24 16:51:56     61s]  View: AV_0100_bc_rc0_hold 
[04/24 16:51:56     61s]    WNS:      -0.0536
[04/24 16:51:56     61s]    TNS:      -1.7108
[04/24 16:51:56     61s]    VP :           63
[04/24 16:51:56     61s]    Worst hold path end point: addsub_adder_pipe_reg[15]/D 
[04/24 16:51:56     61s] --------------------------------------------------- 
[04/24 16:51:56     61s] Info: Do not create the CCOpt slew target map as it already exists.
[04/24 16:51:56     61s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/24 16:51:56     61s] ### Creating PhyDesignMc. totSessionCpu=0:01:02 mem=2386.2M
[04/24 16:51:56     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:2386.2M, EPOCH TIME: 1713970316.742824
[04/24 16:51:56     61s] Processing tracks to init pin-track alignment.
[04/24 16:51:56     61s] z: 2, totalTracks: 1
[04/24 16:51:56     61s] z: 4, totalTracks: 1
[04/24 16:51:56     61s] z: 6, totalTracks: 1
[04/24 16:51:56     61s] z: 8, totalTracks: 1
[04/24 16:51:56     61s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:51:56     61s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:51:56     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2386.2M, EPOCH TIME: 1713970316.750706
[04/24 16:51:56     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:56     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:56     61s] PD TOP has 0 placeable physical insts.
[04/24 16:51:56     61s] 
[04/24 16:51:56     61s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:51:56     61s] 
[04/24 16:51:56     61s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:51:56     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:2386.2M, EPOCH TIME: 1713970316.821645
[04/24 16:51:56     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2386.2M, EPOCH TIME: 1713970316.821760
[04/24 16:51:56     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2402.2M, EPOCH TIME: 1713970316.823098
[04/24 16:51:56     61s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2402.2MB).
[04/24 16:51:56     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.083, MEM:2402.2M, EPOCH TIME: 1713970316.825465
[04/24 16:51:56     61s] TotalInstCnt at PhyDesignMc Initialization: 2211
[04/24 16:51:56     61s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:02 mem=2402.2M
[04/24 16:51:56     61s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2402.2M, EPOCH TIME: 1713970316.839848
[04/24 16:51:56     61s] Found 0 hard placement blockage before merging.
[04/24 16:51:56     61s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2402.2M, EPOCH TIME: 1713970316.839967
[04/24 16:51:56     61s] 
[04/24 16:51:56     61s] *** Starting Core Fixing (fixHold) cpu=0:00:05.7 real=0:00:05.0 totSessionCpu=0:01:02 mem=2402.2M density=9.797% ***
[04/24 16:51:56     61s] Optimizer Target Slack 0.000 StdDelay is 0.01160  
[04/24 16:51:56     61s] ### Creating RouteCongInterface, started
[04/24 16:51:56     61s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.144  | -0.144  |   N/A   |  0.143  |
|           TNS (ns):| -0.330  | -0.330  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

Density: 9.797%
------------------------------------------------------------------
[04/24 16:51:56     62s] *info: Hold Batch Commit is enabled
[04/24 16:51:56     62s] *info: Levelized Batch Commit is enabled
[04/24 16:51:56     62s] 
[04/24 16:51:56     62s] Phase I ......
[04/24 16:51:56     62s] Executing transform: ECO Safe Resize
[04/24 16:51:56     62s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/24 16:51:56     62s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/24 16:51:56     62s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/24 16:51:56     62s] Worst hold path end point:
[04/24 16:51:56     62s]   addsub_adder_pipe_reg[15]/D
[04/24 16:51:56     62s]     net: addsub_adder_pipe[15] (nrTerm=2)
[04/24 16:51:56     62s] |   0|  -0.054|    -1.71|      63|          0|       0(     0)|    9.80%|   0:00:00.0|  2412.3M|
[04/24 16:51:57     62s] Worst hold path end point:
[04/24 16:51:57     62s]   addsub_adder_pipe_reg[15]/D
[04/24 16:51:57     62s]     net: addsub_adder_pipe[15] (nrTerm=2)
[04/24 16:51:57     62s] |   1|  -0.054|    -1.71|      62|          0|       1(     1)|    9.80%|   0:00:01.0|  2431.3M|
[04/24 16:51:57     62s] Worst hold path end point:
[04/24 16:51:57     62s]   addsub_adder_pipe_reg[15]/D
[04/24 16:51:57     62s]     net: addsub_adder_pipe[15] (nrTerm=2)
[04/24 16:51:57     62s] |   2|  -0.054|    -1.71|      62|          0|       0(     0)|    9.80%|   0:00:00.0|  2431.3M|
[04/24 16:51:57     62s] 
[04/24 16:51:57     62s] Capturing REF for hold ...
[04/24 16:51:57     62s]    Hold Timing Snapshot: (REF)
[04/24 16:51:57     62s]              All PG WNS: -0.054
[04/24 16:51:57     62s]              All PG TNS: -1.710
[04/24 16:51:57     62s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/24 16:51:57     62s] Executing transform: AddBuffer + LegalResize
[04/24 16:51:57     62s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/24 16:51:57     62s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/24 16:51:57     62s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/24 16:51:57     62s] Worst hold path end point:
[04/24 16:51:57     62s]   addsub_adder_pipe_reg[15]/D
[04/24 16:51:57     62s]     net: addsub_adder_pipe[15] (nrTerm=2)
[04/24 16:51:57     62s] |   0|  -0.054|    -1.71|      62|          0|       0(     0)|    9.80%|   0:00:00.0|  2431.3M|
[04/24 16:51:59     64s] Worst hold path end point:
[04/24 16:51:59     64s]   addsub_adder_pipe_reg[2]/D
[04/24 16:51:59     64s]     net: FE_PHN13_addsub_adder_pipe_2 (nrTerm=2)
[04/24 16:51:59     64s] |   1|  -0.016|    -0.15|      23|         64|       0(     0)|   10.11%|   0:00:02.0|  2463.9M|
[04/24 16:51:59     64s] |   2|   0.000|     0.00|       0|         19|       0(     0)|   10.18%|   0:00:00.0|  2464.9M|
[04/24 16:51:59     64s] 
[04/24 16:51:59     64s] Capturing REF for hold ...
[04/24 16:51:59     64s]    Hold Timing Snapshot: (REF)
[04/24 16:51:59     64s]              All PG WNS: 0.000
[04/24 16:51:59     64s]              All PG TNS: 0.000
[04/24 16:51:59     64s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/24 16:51:59     64s] 
[04/24 16:51:59     64s] *info:    Total 83 cells added for Phase I
[04/24 16:51:59     64s] *info:        in which 0 is ripple commits (0.000%)
[04/24 16:51:59     64s] *info:    Total 1 instances resized for Phase I
[04/24 16:51:59     64s] *info:        in which 1 FF resizing 
[04/24 16:51:59     64s] *info:        in which 0 ripple resizing (0.000%)
[04/24 16:51:59     64s] --------------------------------------------------- 
[04/24 16:51:59     64s]    Hold Timing Summary  - Phase I 
[04/24 16:51:59     64s] --------------------------------------------------- 
[04/24 16:51:59     64s]  Target slack:       0.0000 ns
[04/24 16:51:59     64s]  View: AV_0100_bc_rc0_hold 
[04/24 16:51:59     64s]    WNS:       0.0000
[04/24 16:51:59     64s]    TNS:       0.0000
[04/24 16:51:59     64s]    VP :            0
[04/24 16:51:59     64s]    Worst hold path end point: addsub_adder_pipe_reg[63]/D 
[04/24 16:51:59     64s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.141  | -0.141  |   N/A   |  0.146  |
|           TNS (ns):| -0.322  | -0.322  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

Density: 10.178%
------------------------------------------------------------------
[04/24 16:51:59     65s] 
[04/24 16:51:59     65s] *** Finished Core Fixing (fixHold) cpu=0:00:08.8 real=0:00:08.0 totSessionCpu=0:01:05 mem=2464.9M density=10.178% ***
[04/24 16:51:59     65s] 
[04/24 16:51:59     65s] *info:
[04/24 16:51:59     65s] *info: Added a total of 83 cells to fix/reduce hold violation
[04/24 16:51:59     65s] *info:          in which 56 termBuffering
[04/24 16:51:59     65s] *info:          in which 0 dummyBuffering
[04/24 16:51:59     65s] *info:
[04/24 16:51:59     65s] *info: Summary: 
[04/24 16:51:59     65s] *info:           29 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[04/24 16:51:59     65s] *info:           40 cells of type 'CLKBUFX2LVT' (5.0, 	41.478) used
[04/24 16:51:59     65s] *info:            1 cell  of type 'CLKBUFX3LVT' (6.0, 	27.873) used
[04/24 16:51:59     65s] *info:            5 cells of type 'CLKBUFX4' (7.0, 	31.178) used
[04/24 16:51:59     65s] *info:            8 cells of type 'DLY2X1' (17.0, 	124.219) used
[04/24 16:51:59     65s] *info:
[04/24 16:51:59     65s] *info: Total 1 instances resized
[04/24 16:51:59     65s] *info:       in which 1 FF resizing
[04/24 16:51:59     65s] *info:
[04/24 16:51:59     65s] 
[04/24 16:51:59     65s] *** Finish Post Route Hold Fixing (cpu=0:00:08.8 real=0:00:08.0 totSessionCpu=0:01:05 mem=2464.9M density=10.178%) ***
[04/24 16:51:59     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.245496.4
[04/24 16:51:59     65s] **INFO: total 84 insts, 0 nets marked don't touch
[04/24 16:51:59     65s] **INFO: total 84 insts, 0 nets marked don't touch DB property
[04/24 16:51:59     65s] **INFO: total 84 insts, 0 nets unmarked don't touch
[04/24 16:51:59     65s] 
[04/24 16:51:59     65s] Deleting 0 temporary hard placement blockage(s).
[04/24 16:51:59     65s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2445.9M, EPOCH TIME: 1713970319.955237
[04/24 16:51:59     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2294).
[04/24 16:51:59     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:59     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:59     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:59     65s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:2328.8M, EPOCH TIME: 1713970319.975184
[04/24 16:51:59     65s] TotalInstCnt at PhyDesignMc Destruction: 2294
[04/24 16:51:59     65s] *** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:01:05.0/0:01:12.4 (0.9), mem = 2328.8M
[04/24 16:51:59     65s] 
[04/24 16:51:59     65s] =============================================================================================
[04/24 16:51:59     65s]  Step TAT Report : HoldOpt #1 / optDesign #1                                    21.17-s075_1
[04/24 16:51:59     65s] =============================================================================================
[04/24 16:51:59     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:51:59     65s] ---------------------------------------------------------------------------------------------
[04/24 16:51:59     65s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:51:59     65s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:59     65s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:59     65s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:51:59     65s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:59     65s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.5
[04/24 16:51:59     65s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:59     65s] [ OptimizationStep       ]      2   0:00:00.0  (   0.1 % )     0:00:03.0 /  0:00:02.9    1.0
[04/24 16:51:59     65s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.3 % )     0:00:02.9 /  0:00:02.9    1.0
[04/24 16:51:59     65s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:59     65s] [ OptEval                ]      4   0:00:01.4  (  43.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/24 16:51:59     65s] [ OptCommit              ]      4   0:00:00.0  (   1.2 % )     0:00:01.4 /  0:00:01.4    1.0
[04/24 16:51:59     65s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[04/24 16:51:59     65s] [ IncrDelayCalc          ]     30   0:00:00.6  (  16.7 % )     0:00:00.6 /  0:00:00.6    1.0
[04/24 16:51:59     65s] [ HoldReEval             ]      4   0:00:00.6  (  18.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/24 16:51:59     65s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:59     65s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:59     65s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:59     65s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:59     65s] [ HoldCollectNode        ]      7   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/24 16:51:59     65s] [ HoldSortNodeList       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:59     65s] [ HoldBottleneckCount    ]      5   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 16:51:59     65s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[04/24 16:51:59     65s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:59     65s] [ HoldDBCommit           ]      8   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:51:59     65s] [ HoldTimerCalcSummary   ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:51:59     65s] [ TimingUpdate           ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 16:51:59     65s] [ TimingReport           ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 16:51:59     65s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.2
[04/24 16:51:59     65s] [ MISC                   ]          0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:51:59     65s] ---------------------------------------------------------------------------------------------
[04/24 16:51:59     65s]  HoldOpt #1 TOTAL                   0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.3    1.0
[04/24 16:51:59     65s] ---------------------------------------------------------------------------------------------
[04/24 16:51:59     65s] 
[04/24 16:51:59     65s] **INFO: Skipping refine place as no non-legal commits were detected
[04/24 16:51:59     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2328.8M, EPOCH TIME: 1713970319.985583
[04/24 16:51:59     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:51:59     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:00     65s] 
[04/24 16:52:00     65s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:00     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:2328.8M, EPOCH TIME: 1713970320.055539
[04/24 16:52:00     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:00     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:00     65s] 
[04/24 16:52:00     65s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:52:00     65s] Deleting Lib Analyzer.
[04/24 16:52:00     65s] 
[04/24 16:52:00     65s] TimeStamp Deleting Cell Server End ...
[04/24 16:52:00     65s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/24 16:52:00     65s] 
[04/24 16:52:00     65s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:52:00     65s] Summary for sequential cells identification: 
[04/24 16:52:00     65s]   Identified SBFF number: 208
[04/24 16:52:00     65s]   Identified MBFF number: 0
[04/24 16:52:00     65s]   Identified SB Latch number: 0
[04/24 16:52:00     65s]   Identified MB Latch number: 0
[04/24 16:52:00     65s]   Not identified SBFF number: 32
[04/24 16:52:00     65s]   Not identified MBFF number: 0
[04/24 16:52:00     65s]   Not identified SB Latch number: 0
[04/24 16:52:00     65s]   Not identified MB Latch number: 0
[04/24 16:52:00     65s]   Number of sequential cells which are not FFs: 64
[04/24 16:52:00     65s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:52:00     65s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:52:00     65s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:52:00     65s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:52:00     65s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:52:00     65s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:52:00     65s] TLC MultiMap info (StdDelay):
[04/24 16:52:00     65s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:52:00     65s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:52:00     65s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:52:00     65s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:52:00     65s]  Setting StdDelay to: 25.6ps
[04/24 16:52:00     65s] 
[04/24 16:52:00     65s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:52:00     65s] 
[04/24 16:52:00     65s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:52:00     65s] 
[04/24 16:52:00     65s] TimeStamp Deleting Cell Server End ...
[04/24 16:52:00     65s] **INFO: flowCheckPoint #4 OptimizationPreEco
[04/24 16:52:00     65s] Running postRoute recovery in preEcoRoute mode
[04/24 16:52:00     65s] **optDesign ... cpu = 0:00:35, real = 0:00:37, mem = 1733.8M, totSessionCpu=0:01:05 **
[04/24 16:52:00     65s]   DRV Snapshot: (TGT)
[04/24 16:52:00     65s]          Tran DRV: 0 (0)
[04/24 16:52:00     65s]           Cap DRV: 0 (0)
[04/24 16:52:00     65s]        Fanout DRV: 0 (0)
[04/24 16:52:00     65s]            Glitch: 0 (0)
[04/24 16:52:00     65s] 
[04/24 16:52:00     65s] Creating Lib Analyzer ...
[04/24 16:52:00     65s] 
[04/24 16:52:00     65s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:52:00     65s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:52:00     65s] Summary for sequential cells identification: 
[04/24 16:52:00     65s]   Identified SBFF number: 208
[04/24 16:52:00     65s]   Identified MBFF number: 0
[04/24 16:52:00     65s]   Identified SB Latch number: 0
[04/24 16:52:00     65s]   Identified MB Latch number: 0
[04/24 16:52:00     65s]   Not identified SBFF number: 32
[04/24 16:52:00     65s]   Not identified MBFF number: 0
[04/24 16:52:00     65s]   Not identified SB Latch number: 0
[04/24 16:52:00     65s]   Not identified MB Latch number: 0
[04/24 16:52:00     65s]   Number of sequential cells which are not FFs: 64
[04/24 16:52:00     65s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:52:00     65s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:52:00     65s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:52:00     65s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:52:00     65s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:52:00     65s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:52:00     65s] TLC MultiMap info (StdDelay):
[04/24 16:52:00     65s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:52:00     65s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:52:00     65s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:52:00     65s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:52:00     65s]  Setting StdDelay to: 25.6ps
[04/24 16:52:00     65s] 
[04/24 16:52:00     65s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:52:00     65s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT)
[04/24 16:52:00     65s] Total number of usable inverters from Lib Analyzer: 16 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 INVX3LVT CLKINVX2LVT INVX4LVT CLKINVX4LVT INVX6LVT CLKINVX6LVT CLKINVX8LVT INVX12LVT CLKINVX20LVT)
[04/24 16:52:00     65s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 16:52:00     65s] 
[04/24 16:52:00     65s] {RT rc125 0 4 4 0}
[04/24 16:52:00     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=2359.0M
[04/24 16:52:00     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=2359.0M
[04/24 16:52:00     66s] Creating Lib Analyzer, finished. 
[04/24 16:52:00     66s] Checking DRV degradation...
[04/24 16:52:00     66s] 
[04/24 16:52:00     66s] Recovery Manager:
[04/24 16:52:00     66s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/24 16:52:00     66s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/24 16:52:00     66s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/24 16:52:00     66s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/24 16:52:00     66s] 
[04/24 16:52:00     66s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/24 16:52:00     66s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2329.00M, totSessionCpu=0:01:06).
[04/24 16:52:00     66s] **optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 1742.6M, totSessionCpu=0:01:06 **
[04/24 16:52:00     66s] 
[04/24 16:52:01     66s]   DRV Snapshot: (REF)
[04/24 16:52:01     66s]          Tran DRV: 0 (0)
[04/24 16:52:01     66s]           Cap DRV: 0 (0)
[04/24 16:52:01     66s]        Fanout DRV: 0 (0)
[04/24 16:52:01     66s]            Glitch: 0 (0)
[04/24 16:52:01     66s] Skipping pre eco harden opt
[04/24 16:52:01     66s] Running refinePlace -preserveRouting true
[04/24 16:52:01     66s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2367.2M, EPOCH TIME: 1713970321.044206
[04/24 16:52:01     66s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2367.2M, EPOCH TIME: 1713970321.044383
[04/24 16:52:01     66s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2367.2M, EPOCH TIME: 1713970321.044592
[04/24 16:52:01     66s] Processing tracks to init pin-track alignment.
[04/24 16:52:01     66s] z: 2, totalTracks: 1
[04/24 16:52:01     66s] z: 4, totalTracks: 1
[04/24 16:52:01     66s] z: 6, totalTracks: 1
[04/24 16:52:01     66s] z: 8, totalTracks: 1
[04/24 16:52:01     66s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:52:01     66s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:52:01     66s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2367.2M, EPOCH TIME: 1713970321.055524
[04/24 16:52:01     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:01     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:01     66s] PD TOP has 0 placeable physical insts.
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:52:01     66s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.100, REAL:0.097, MEM:2367.2M, EPOCH TIME: 1713970321.152490
[04/24 16:52:01     66s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2367.2M, EPOCH TIME: 1713970321.152617
[04/24 16:52:01     66s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2367.2M, EPOCH TIME: 1713970321.152974
[04/24 16:52:01     66s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2367.2MB).
[04/24 16:52:01     66s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.110, REAL:0.111, MEM:2367.2M, EPOCH TIME: 1713970321.155824
[04/24 16:52:01     66s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.110, REAL:0.112, MEM:2367.2M, EPOCH TIME: 1713970321.155896
[04/24 16:52:01     66s] TDRefine: refinePlace mode is spiral
[04/24 16:52:01     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.245496.2
[04/24 16:52:01     66s] OPERPROF:   Starting RefinePlace at level 2, MEM:2367.2M, EPOCH TIME: 1713970321.156206
[04/24 16:52:01     66s] *** Starting refinePlace (0:01:06 mem=2367.2M) ***
[04/24 16:52:01     66s] Total net bbox length = 8.783e+04 (6.349e+04 2.434e+04) (ext = 5.097e+04)
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:01     66s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:52:01     66s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:52:01     66s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2367.2M, EPOCH TIME: 1713970321.161475
[04/24 16:52:01     66s] Starting refinePlace ...
[04/24 16:52:01     66s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:52:01     66s] One DDP V2 for no tweak run.
[04/24 16:52:01     66s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:52:01     66s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2367.2M, EPOCH TIME: 1713970321.168867
[04/24 16:52:01     66s] DDP initSite1 nrRow 119 nrJob 119
[04/24 16:52:01     66s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2367.2M, EPOCH TIME: 1713970321.168978
[04/24 16:52:01     66s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2367.2M, EPOCH TIME: 1713970321.169244
[04/24 16:52:01     66s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2367.2M, EPOCH TIME: 1713970321.169324
[04/24 16:52:01     66s] DDP markSite nrRow 119 nrJob 119
[04/24 16:52:01     66s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2367.2M, EPOCH TIME: 1713970321.170197
[04/24 16:52:01     66s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2367.2M, EPOCH TIME: 1713970321.170268
[04/24 16:52:01     66s]   Spread Effort: high, post-route mode, useDDP on.
[04/24 16:52:01     66s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2367.2MB) @(0:01:06 - 0:01:06).
[04/24 16:52:01     66s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 16:52:01     66s] wireLenOptFixPriorityInst 192 inst fixed
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[04/24 16:52:01     66s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f3d4cb2fd20.
[04/24 16:52:01     66s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 16:52:01     66s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/24 16:52:01     66s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/24 16:52:01     66s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/24 16:52:01     66s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2335.2MB) @(0:01:06 - 0:01:06).
[04/24 16:52:01     66s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 16:52:01     66s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2335.2MB
[04/24 16:52:01     66s] Statistics of distance of Instance movement in refine placement:
[04/24 16:52:01     66s]   maximum (X+Y) =         0.00 um
[04/24 16:52:01     66s]   mean    (X+Y) =         0.00 um
[04/24 16:52:01     66s] Summary Report:
[04/24 16:52:01     66s] Instances move: 0 (out of 2289 movable)
[04/24 16:52:01     66s] Instances flipped: 0
[04/24 16:52:01     66s] Mean displacement: 0.00 um
[04/24 16:52:01     66s] Max displacement: 0.00 um 
[04/24 16:52:01     66s] Total instances moved : 0
[04/24 16:52:01     66s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.110, REAL:0.113, MEM:2335.2M, EPOCH TIME: 1713970321.274600
[04/24 16:52:01     66s] Total net bbox length = 8.783e+04 (6.349e+04 2.434e+04) (ext = 5.097e+04)
[04/24 16:52:01     66s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2335.2MB
[04/24 16:52:01     66s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2335.2MB) @(0:01:06 - 0:01:06).
[04/24 16:52:01     66s] *** Finished refinePlace (0:01:06 mem=2335.2M) ***
[04/24 16:52:01     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.245496.2
[04/24 16:52:01     66s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.130, REAL:0.122, MEM:2335.2M, EPOCH TIME: 1713970321.278165
[04/24 16:52:01     66s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2335.2M, EPOCH TIME: 1713970321.278382
[04/24 16:52:01     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2294).
[04/24 16:52:01     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:01     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:01     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:01     66s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.022, MEM:2297.2M, EPOCH TIME: 1713970321.300828
[04/24 16:52:01     66s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.260, REAL:0.257, MEM:2297.2M, EPOCH TIME: 1713970321.301074
[04/24 16:52:01     66s] {MMLU 0 6 2762}
[04/24 16:52:01     66s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=2297.2M
[04/24 16:52:01     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=2297.2M
[04/24 16:52:01     66s] Default Rule : ""
[04/24 16:52:01     66s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "default_2x_space"
[04/24 16:52:01     66s] Worst Slack : -0.141 ns
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s] Start Layer Assignment ...
[04/24 16:52:01     66s] WNS(-0.141ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s] Select 0 cadidates out of 3145.
[04/24 16:52:01     66s] No critical nets selected. Skipped !
[04/24 16:52:01     66s] GigaOpt: setting up router preferences
[04/24 16:52:01     66s] GigaOpt: 3 nets assigned router directives
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s] Start Assign Priority Nets ...
[04/24 16:52:01     66s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/24 16:52:01     66s] Existing Priority Nets 0 (0.0%)
[04/24 16:52:01     66s] Total Assign Priority Nets 5 (0.2%)
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s] Set Prefer Layer Routing Effort ...
[04/24 16:52:01     66s] Total Net(3142) IPOed(159) PreferLayer(0) -> MediumEffort(0)
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s] {MMLU 0 6 2762}
[04/24 16:52:01     66s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=2316.2M
[04/24 16:52:01     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=2316.2M
[04/24 16:52:01     66s] #optDebug: Start CG creation (mem=2316.2M)
[04/24 16:52:01     66s]  ...initializing CG  maxDriveDist 1097.591500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 109.759000 
[04/24 16:52:01     66s] (cpu=0:00:00.1, mem=2347.5M)
[04/24 16:52:01     66s]  ...processing cgPrt (cpu=0:00:00.1, mem=2347.5M)
[04/24 16:52:01     66s]  ...processing cgEgp (cpu=0:00:00.1, mem=2347.5M)
[04/24 16:52:01     66s]  ...processing cgPbk (cpu=0:00:00.1, mem=2347.5M)
[04/24 16:52:01     66s]  ...processing cgNrb(cpu=0:00:00.1, mem=2347.5M)
[04/24 16:52:01     66s]  ...processing cgObs (cpu=0:00:00.1, mem=2347.5M)
[04/24 16:52:01     66s]  ...processing cgCon (cpu=0:00:00.1, mem=2347.5M)
[04/24 16:52:01     66s]  ...processing cgPdm (cpu=0:00:00.1, mem=2347.5M)
[04/24 16:52:01     66s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2347.5M)
[04/24 16:52:01     66s] Default Rule : ""
[04/24 16:52:01     66s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "default_2x_space"
[04/24 16:52:01     66s] Worst Slack : -0.141 ns
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s] Start Layer Assignment ...
[04/24 16:52:01     66s] WNS(-0.141ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s] Select 0 cadidates out of 3145.
[04/24 16:52:01     66s] No critical nets selected. Skipped !
[04/24 16:52:01     66s] GigaOpt: setting up router preferences
[04/24 16:52:01     66s] GigaOpt: 0 nets assigned router directives
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s] Start Assign Priority Nets ...
[04/24 16:52:01     66s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/24 16:52:01     66s] Existing Priority Nets 0 (0.0%)
[04/24 16:52:01     66s] Total Assign Priority Nets 6 (0.2%)
[04/24 16:52:01     66s] {MMLU 0 6 2762}
[04/24 16:52:01     66s] ### Creating LA Mngr. totSessionCpu=0:01:07 mem=2347.5M
[04/24 16:52:01     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:07 mem=2347.5M
[04/24 16:52:01     66s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2347.5M, EPOCH TIME: 1713970321.515506
[04/24 16:52:01     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:01     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:01     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.065, MEM:2347.5M, EPOCH TIME: 1713970321.580529
[04/24 16:52:01     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:01     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:01     66s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.141  | -0.141  |   N/A   |  0.146  |
|           TNS (ns):| -0.322  | -0.322  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2363.5M, EPOCH TIME: 1713970321.658697
[04/24 16:52:01     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:01     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:01     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.083, MEM:2363.5M, EPOCH TIME: 1713970321.741320
[04/24 16:52:01     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:01     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:01     66s] Density: 10.178%
Total number of glitch violations: 0
------------------------------------------------------------------

[04/24 16:52:01     66s] **optDesign ... cpu = 0:00:37, real = 0:00:38, mem = 1703.7M, totSessionCpu=0:01:07 **
[04/24 16:52:01     66s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[04/24 16:52:01     66s] -routeWithEco false                       # bool, default=false
[04/24 16:52:01     66s] -routeSelectedNetOnly false               # bool, default=false
[04/24 16:52:01     66s] -routeWithTimingDriven true               # bool, default=false, user setting
[04/24 16:52:01     66s] -routeWithSiDriven true                   # bool, default=false, user setting
[04/24 16:52:01     66s] Existing Dirty Nets : 167
[04/24 16:52:01     66s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/24 16:52:01     66s] Reset Dirty Nets : 167
[04/24 16:52:01     66s] *** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:06.8/0:01:14.2 (0.9), mem = 2268.9M
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s] globalDetailRoute
[04/24 16:52:01     66s] 
[04/24 16:52:01     66s] #Start globalDetailRoute on Wed Apr 24 16:52:01 2024
[04/24 16:52:01     66s] #
[04/24 16:52:01     66s] ### Time Record (globalDetailRoute) is installed.
[04/24 16:52:01     66s] ### Time Record (Pre Callback) is installed.
[04/24 16:52:01     66s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_QWhngj.rcdb.d/sparc_exu_alu.rcdb.d': 15626 access done (mem: 2268.945M)
[04/24 16:52:01     66s] ### Time Record (Pre Callback) is uninstalled.
[04/24 16:52:01     66s] ### Time Record (DB Import) is installed.
[04/24 16:52:01     66s] ### Time Record (Timing Data Generation) is installed.
[04/24 16:52:01     66s] ### Time Record (Timing Data Generation) is uninstalled.
[04/24 16:52:01     66s] ### Net info: total nets: 3145
[04/24 16:52:01     66s] ### Net info: dirty nets: 0
[04/24 16:52:01     66s] ### Net info: marked as disconnected nets: 0
[04/24 16:52:01     66s] #num needed restored net=0
[04/24 16:52:01     66s] #need_extraction net=0 (total=3145)
[04/24 16:52:01     66s] ### Net info: fully routed nets: 2576
[04/24 16:52:01     66s] ### Net info: trivial (< 2 pins) nets: 513
[04/24 16:52:01     66s] ### Net info: unrouted nets: 56
[04/24 16:52:01     66s] ### Net info: re-extraction nets: 0
[04/24 16:52:01     66s] ### Net info: ignored nets: 0
[04/24 16:52:01     66s] ### Net info: skip routing nets: 0
[04/24 16:52:01     66s] #WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/24 16:52:01     67s] ### import design signature (5): route=75192703 fixed_route=1470045445 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1873024318 net_attr=862692879 dirty_area=0 del_dirty_area=0 cell=1651667875 placement=1320208233 pin_access=1 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 16:52:01     67s] ### Time Record (DB Import) is uninstalled.
[04/24 16:52:01     67s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[04/24 16:52:01     67s] #RTESIG:78da9593516bdb3010c7f7dc4f71a87dc860b574b26cd98f29eda010b252d2edd128b6ec
[04/24 16:52:01     67s] #       a83832583265fbf493d332e848a3c60f3ed0fdfcbfbbbfce97573fef1e81704c505e3b26
[04/24 16:52:01     67s] #       b30a61fdc85396b2e29aa799a01cab907aba211797573f1e36b28056f54ec3623b0cfd37
[04/24 16:52:01     67s] #       687e5bb5373534ba5553efc169ef8dedbebed22963e7e05230f0e3f48f9e9c1eff438a42
[04/24 16:52:01     67s] #       020ac664990b090b63bdeef478142d053fa7781994099d751c0d9472f4e5d928dbd15fda
[04/24 16:52:01     67s] #       3c1bfdb06be846ab7a17bea0cbd553d5f6c30bbdd5ce74f65679756f69b375741c26af13
[04/24 16:52:01     67s] #       6deba4519ef6663b8bb99a8e75b51f1add275b63092c9c1f83ced1b69121beeffb188469
[04/24 16:52:01     67s] #       feceaad3b32166781e7e967a2633e05992b1f981457046f9e36de78cc767cbb1f80424cb
[04/24 16:52:01     67s] #       38240b04b25c6feed6eb65c4f579b188f3ca366a6c02abedb4ff882c80d8c1ead35489b1
[04/24 16:52:01     67s] #       5dc632f81661380b6644994200f97ebf5a9d9e91b35246b510dfb472017348f921607e08
[04/24 16:52:01     67s] #       c5e1fd9a794b446a865d8ade13c73405b233dd2e26262588d37f3d0ff7131fb2149f60ca
[04/24 16:52:01     67s] #       28c3d36056e2cd3e9c55ade97515ca0b29c3519b747f3e9ce6cb5f73fcb21b
[04/24 16:52:01     67s] #
[04/24 16:52:01     67s] #Skip comparing routing design signature in db-snapshot flow
[04/24 16:52:01     67s] ### Time Record (Data Preparation) is installed.
[04/24 16:52:02     67s] #RTESIG:78da9594516bdb3010c7f7dc4f71a87dc860b574b26cd98f29eda010b252d2edd128b6ec
[04/24 16:52:02     67s] #       a83832583265fbf493d332e848a3c60f3ed0fdfcbffb9f0e5f5efdbc7b04c2314179ed98
[04/24 16:52:02     67s] #       cc2a84f5234f59ca8a6b9e668272ac42eae9865c5c5efd78d8c8025ad53b0d8bed30f4df
[04/24 16:52:02     67s] #       a0f96dd5ded4d0e8564dbd07a7bd37b6fbfa4aa78c9d834bc1c08fd33f7a727afc0f290a
[04/24 16:52:02     67s] #       09281893652e242c8cf5bad3e351b414fc9ce265502674d6713450cad19767a36c477f69
[04/24 16:52:02     67s] #       f36cf4c3aea11badea5df8822e574f55db0f2ff4563bd3d95be5d5bda5cdd6d17198bc4e
[04/24 16:52:02     67s] #       b4ad934679da9bed2ce66a3ad6d57e68749f6c8d25b0707e0c3a47db4686f8beef6310a6
[04/24 16:52:02     67s] #       f9bb519df68698e179f859ea99cc806749c6e607166132ca1f6f3b673cee2dc7e213902c
[04/24 16:52:02     67s] #       e3902c10c872bdb95baf9791a9cf8b459c57b6516313586da7fd476401c40e569fa64a8c
[04/24 16:52:02     67s] #       ed3296290772301169ae0c038e887116a616650a01e4fbfd6a75ba1e67a58c6a21be69e5
[04/24 16:52:02     67s] #       02e610bccc01f343280eefd7cc5b2252332c5df44239a629909de976313129419cfe3df0
[04/24 16:52:02     67s] #       70917193a5f8045346199e866125deecc359d59a5e57a1bc90321cb549f7e743375ffe02
[04/24 16:52:02     67s] #       8da2bece
[04/24 16:52:02     67s] #
[04/24 16:52:02     67s] ### Time Record (Data Preparation) is uninstalled.
[04/24 16:52:02     67s] ### Time Record (Global Routing) is installed.
[04/24 16:52:02     67s] ### Time Record (Global Routing) is uninstalled.
[04/24 16:52:02     67s] #Total number of trivial nets (e.g. < 2 pins) = 513 (skipped).
[04/24 16:52:02     67s] #Total number of routable nets = 2632.
[04/24 16:52:02     67s] #Total number of nets in the design = 3145.
[04/24 16:52:02     67s] #231 routable nets do not have any wires.
[04/24 16:52:02     67s] #2401 routable nets have routed wires.
[04/24 16:52:02     67s] #231 nets will be global routed.
[04/24 16:52:02     67s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/24 16:52:02     67s] #10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/24 16:52:02     67s] ### Time Record (Data Preparation) is installed.
[04/24 16:52:02     67s] #Start routing data preparation on Wed Apr 24 16:52:02 2024
[04/24 16:52:02     67s] #
[04/24 16:52:02     67s] #Minimum voltage of a net in the design = 0.000.
[04/24 16:52:02     67s] #Maximum voltage of a net in the design = 1.100.
[04/24 16:52:02     67s] #Voltage range [0.000 - 1.100] has 3142 nets.
[04/24 16:52:02     67s] #Voltage range [0.900 - 1.100] has 1 net.
[04/24 16:52:02     67s] #Voltage range [1.000 - 1.000] has 1 net.
[04/24 16:52:02     67s] #Voltage range [0.000 - 0.000] has 1 net.
[04/24 16:52:02     67s] #Build and mark too close pins for the same net.
[04/24 16:52:02     67s] ### Time Record (Cell Pin Access) is installed.
[04/24 16:52:02     67s] #Restoring pin access data from file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.apa ...
[04/24 16:52:02     67s] #Done restoring pin access data
[04/24 16:52:02     67s] #Initial pin access analysis.
[04/24 16:52:02     67s] #Detail pin access analysis.
[04/24 16:52:02     67s] ### Time Record (Cell Pin Access) is uninstalled.
[04/24 16:52:02     67s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/24 16:52:02     67s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:02     67s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:02     67s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:02     67s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:02     67s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:02     67s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:02     67s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:02     67s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:02     67s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/24 16:52:02     67s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/24 16:52:02     67s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 16:52:02     67s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 16:52:02     67s] #pin_access_rlayer=2(Metal2)
[04/24 16:52:02     67s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 16:52:02     67s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 16:52:02     67s] #Processed 140/0 dirty instances, 224/50 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(129 insts marked dirty, reset pre-exisiting dirty flag on 130 insts, 0 nets marked need extraction)
[04/24 16:52:02     67s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1708.55 (MB), peak = 1814.75 (MB)
[04/24 16:52:02     67s] #Regenerating Ggrids automatically.
[04/24 16:52:02     67s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 16:52:02     67s] #Using automatically generated G-grids.
[04/24 16:52:03     68s] #Done routing data preparation.
[04/24 16:52:03     68s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1735.27 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] #Found 0 nets for post-route si or timing fixing.
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Finished routing data preparation on Wed Apr 24 16:52:03 2024
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Cpu time = 00:00:02
[04/24 16:52:03     68s] #Elapsed time = 00:00:02
[04/24 16:52:03     68s] #Increased memory = 33.09 (MB)
[04/24 16:52:03     68s] #Total memory = 1735.32 (MB)
[04/24 16:52:03     68s] #Peak memory = 1814.75 (MB)
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] ### Time Record (Data Preparation) is uninstalled.
[04/24 16:52:03     68s] ### Time Record (Global Routing) is installed.
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Start global routing on Wed Apr 24 16:52:03 2024
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Start global routing initialization on Wed Apr 24 16:52:03 2024
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Number of eco nets is 175
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Start global routing data preparation on Wed Apr 24 16:52:03 2024
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] ### build_merged_routing_blockage_rect_list starts on Wed Apr 24 16:52:03 2024 with memory = 1735.44 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] #Start routing resource analysis on Wed Apr 24 16:52:03 2024
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] ### init_is_bin_blocked starts on Wed Apr 24 16:52:03 2024 with memory = 1735.47 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Apr 24 16:52:03 2024 with memory = 1736.10 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### adjust_flow_cap starts on Wed Apr 24 16:52:03 2024 with memory = 1736.24 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### adjust_flow_per_partial_route_obs starts on Wed Apr 24 16:52:03 2024 with memory = 1736.24 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### set_via_blocked starts on Wed Apr 24 16:52:03 2024 with memory = 1736.24 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### copy_flow starts on Wed Apr 24 16:52:03 2024 with memory = 1736.24 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] #Routing resource analysis is done on Wed Apr 24 16:52:03 2024
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] ### report_flow_cap starts on Wed Apr 24 16:52:03 2024 with memory = 1736.25 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] #  Resource Analysis:
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/24 16:52:03     68s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/24 16:52:03     68s] #  --------------------------------------------------------------
[04/24 16:52:03     68s] #  Metal1         H        1010         380        8536     6.37%
[04/24 16:52:03     68s] #  Metal2         V         977         473        8536     4.39%
[04/24 16:52:03     68s] #  Metal3         H        1034         356        8536     0.00%
[04/24 16:52:03     68s] #  Metal4         V        1018         432        8536     6.08%
[04/24 16:52:03     68s] #  --------------------------------------------------------------
[04/24 16:52:03     68s] #  Total                   4040      28.82%       34144     4.21%
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #  9 nets (0.29%) with 1 preferred extra spacing.
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### analyze_m2_tracks starts on Wed Apr 24 16:52:03 2024 with memory = 1736.25 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### report_initial_resource starts on Wed Apr 24 16:52:03 2024 with memory = 1736.26 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### mark_pg_pins_accessibility starts on Wed Apr 24 16:52:03 2024 with memory = 1736.26 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### set_net_region starts on Wed Apr 24 16:52:03 2024 with memory = 1736.26 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Global routing data preparation is done on Wed Apr 24 16:52:03 2024
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.27 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] ### prepare_level starts on Wed Apr 24 16:52:03 2024 with memory = 1736.27 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### init level 1 starts on Wed Apr 24 16:52:03 2024 with memory = 1736.29 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### Level 1 hgrid = 97 X 88
[04/24 16:52:03     68s] ### prepare_level_flow starts on Wed Apr 24 16:52:03 2024 with memory = 1736.32 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Global routing initialization is done on Wed Apr 24 16:52:03 2024
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.33 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #start global routing iteration 1...
[04/24 16:52:03     68s] ### init_flow_edge starts on Wed Apr 24 16:52:03 2024 with memory = 1736.38 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### routing at level 1 (topmost level) iter 0
[04/24 16:52:03     68s] ### measure_qor starts on Wed Apr 24 16:52:03 2024 with memory = 1740.53 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### measure_congestion starts on Wed Apr 24 16:52:03 2024 with memory = 1740.53 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.54 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #start global routing iteration 2...
[04/24 16:52:03     68s] ### routing at level 1 (topmost level) iter 1
[04/24 16:52:03     68s] ### measure_qor starts on Wed Apr 24 16:52:03 2024 with memory = 1740.60 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### measure_congestion starts on Wed Apr 24 16:52:03 2024 with memory = 1740.60 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.60 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] ### route_end starts on Wed Apr 24 16:52:03 2024 with memory = 1740.61 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Total number of trivial nets (e.g. < 2 pins) = 513 (skipped).
[04/24 16:52:03     68s] #Total number of routable nets = 2632.
[04/24 16:52:03     68s] #Total number of nets in the design = 3145.
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #2632 routable nets have routed wires.
[04/24 16:52:03     68s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/24 16:52:03     68s] #10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Routed nets constraints summary:
[04/24 16:52:03     68s] #---------------------------------------------------------------------------------
[04/24 16:52:03     68s] #             Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[04/24 16:52:03     68s] #---------------------------------------------------------------------------------
[04/24 16:52:03     68s] #           Default                  1            0              0             228  
[04/24 16:52:03     68s] #  default_2x_space                  0            2              2               0  
[04/24 16:52:03     68s] #---------------------------------------------------------------------------------
[04/24 16:52:03     68s] #             Total                  1            2              2             228  
[04/24 16:52:03     68s] #---------------------------------------------------------------------------------
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Routing constraints summary of the whole design:
[04/24 16:52:03     68s] #---------------------------------------------------------------------------------------------
[04/24 16:52:03     68s] #             Rules   Pref Extra Space   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[04/24 16:52:03     68s] #---------------------------------------------------------------------------------------------
[04/24 16:52:03     68s] #           Default                  7           0            0              0            2619  
[04/24 16:52:03     68s] #  default_2x_space                  0           2            4              4               0  
[04/24 16:52:03     68s] #---------------------------------------------------------------------------------------------
[04/24 16:52:03     68s] #             Total                  7           2            4              4            2619  
[04/24 16:52:03     68s] #---------------------------------------------------------------------------------------------
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] ### adjust_flow_per_partial_route_obs starts on Wed Apr 24 16:52:03 2024 with memory = 1740.64 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### cal_base_flow starts on Wed Apr 24 16:52:03 2024 with memory = 1740.64 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### init_flow_edge starts on Wed Apr 24 16:52:03 2024 with memory = 1740.64 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### cal_flow starts on Wed Apr 24 16:52:03 2024 with memory = 1740.74 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### report_overcon starts on Wed Apr 24 16:52:03 2024 with memory = 1740.76 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #                 OverCon          
[04/24 16:52:03     68s] #                  #Gcell    %Gcell
[04/24 16:52:03     68s] #     Layer           (1)   OverCon  Flow/Cap
[04/24 16:52:03     68s] #  ----------------------------------------------
[04/24 16:52:03     68s] #  Metal1        0(0.00%)   (0.00%)     0.27  
[04/24 16:52:03     68s] #  Metal2       12(0.14%)   (0.14%)     0.33  
[04/24 16:52:03     68s] #  Metal3        0(0.00%)   (0.00%)     0.26  
[04/24 16:52:03     68s] #  Metal4        0(0.00%)   (0.00%)     0.28  
[04/24 16:52:03     68s] #  ----------------------------------------------
[04/24 16:52:03     68s] #     Total     12(0.04%)   (0.04%)
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/24 16:52:03     68s] #  Overflow after GR: 0.00% H + 0.04% V
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### cal_base_flow starts on Wed Apr 24 16:52:03 2024 with memory = 1740.78 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### init_flow_edge starts on Wed Apr 24 16:52:03 2024 with memory = 1740.78 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### cal_flow starts on Wed Apr 24 16:52:03 2024 with memory = 1740.78 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### generate_cong_map_content starts on Wed Apr 24 16:52:03 2024 with memory = 1740.78 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### update starts on Wed Apr 24 16:52:03 2024 with memory = 1740.80 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] #Complete Global Routing.
[04/24 16:52:03     68s] #Total number of nets with non-default rule or having extra spacing = 13
[04/24 16:52:03     68s] #Total wire length = 98231 um.
[04/24 16:52:03     68s] #Total half perimeter of net bounding box = 89836 um.
[04/24 16:52:03     68s] #Total wire length on LAYER Metal1 = 6348 um.
[04/24 16:52:03     68s] #Total wire length on LAYER Metal2 = 16943 um.
[04/24 16:52:03     68s] #Total wire length on LAYER Metal3 = 59832 um.
[04/24 16:52:03     68s] #Total wire length on LAYER Metal4 = 15107 um.
[04/24 16:52:03     68s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 16:52:03     68s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 16:52:03     68s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 16:52:03     68s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 16:52:03     68s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 16:52:03     68s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 16:52:03     68s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 16:52:03     68s] #Total number of vias = 14206
[04/24 16:52:03     68s] #Total number of multi-cut vias = 13237 ( 93.2%)
[04/24 16:52:03     68s] #Total number of single cut vias = 969 (  6.8%)
[04/24 16:52:03     68s] #Up-Via Summary (total 14206):
[04/24 16:52:03     68s] #                   single-cut          multi-cut      Total
[04/24 16:52:03     68s] #-----------------------------------------------------------
[04/24 16:52:03     68s] # Metal1           765 (  9.8%)      7027 ( 90.2%)       7792
[04/24 16:52:03     68s] # Metal2           197 (  3.8%)      4934 ( 96.2%)       5131
[04/24 16:52:03     68s] # Metal3             7 (  0.5%)      1276 ( 99.5%)       1283
[04/24 16:52:03     68s] #-----------------------------------------------------------
[04/24 16:52:03     68s] #                  969 (  6.8%)     13237 ( 93.2%)      14206 
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Total number of involved priority nets 2
[04/24 16:52:03     68s] #Maximum src to sink distance for priority net 112.4
[04/24 16:52:03     68s] #Average of max src_to_sink distance for priority net 99.8
[04/24 16:52:03     68s] #Average of ave src_to_sink distance for priority net 54.0
[04/24 16:52:03     68s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### report_overcon starts on Wed Apr 24 16:52:03 2024 with memory = 1740.82 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### report_overcon starts on Wed Apr 24 16:52:03 2024 with memory = 1740.82 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] #Max overcon = 1 tracks.
[04/24 16:52:03     68s] #Total overcon = 0.04%.
[04/24 16:52:03     68s] #Worst layer Gcell overcon rate = 0.00%.
[04/24 16:52:03     68s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### global_route design signature (8): route=2068271613 net_attr=1503063014
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Global routing statistics:
[04/24 16:52:03     68s] #Cpu time = 00:00:00
[04/24 16:52:03     68s] #Elapsed time = 00:00:00
[04/24 16:52:03     68s] #Increased memory = 5.50 (MB)
[04/24 16:52:03     68s] #Total memory = 1740.84 (MB)
[04/24 16:52:03     68s] #Peak memory = 1814.75 (MB)
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #Finished global routing on Wed Apr 24 16:52:03 2024
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] #
[04/24 16:52:03     68s] ### Time Record (Global Routing) is uninstalled.
[04/24 16:52:03     68s] ### Time Record (Data Preparation) is installed.
[04/24 16:52:03     68s] ### Time Record (Data Preparation) is uninstalled.
[04/24 16:52:03     68s] ### track-assign external-init starts on Wed Apr 24 16:52:03 2024 with memory = 1740.31 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### Time Record (Track Assignment) is installed.
[04/24 16:52:03     68s] ### Time Record (Track Assignment) is uninstalled.
[04/24 16:52:03     68s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.31 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### track-assign engine-init starts on Wed Apr 24 16:52:03 2024 with memory = 1740.31 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] ### Time Record (Track Assignment) is installed.
[04/24 16:52:03     68s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     68s] ### track-assign core-engine starts on Wed Apr 24 16:52:03 2024 with memory = 1740.37 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     68s] #Start Track Assignment.
[04/24 16:52:03     68s] #Done with 46 horizontal wires in 3 hboxes and 36 vertical wires in 3 hboxes.
[04/24 16:52:03     68s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[04/24 16:52:03     69s] #Complete Track Assignment.
[04/24 16:52:03     69s] #Total number of nets with non-default rule or having extra spacing = 13
[04/24 16:52:03     69s] #Total wire length = 98233 um.
[04/24 16:52:03     69s] #Total half perimeter of net bounding box = 89836 um.
[04/24 16:52:03     69s] #Total wire length on LAYER Metal1 = 6348 um.
[04/24 16:52:03     69s] #Total wire length on LAYER Metal2 = 16948 um.
[04/24 16:52:03     69s] #Total wire length on LAYER Metal3 = 59830 um.
[04/24 16:52:03     69s] #Total wire length on LAYER Metal4 = 15106 um.
[04/24 16:52:03     69s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 16:52:03     69s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 16:52:03     69s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 16:52:03     69s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 16:52:03     69s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 16:52:03     69s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 16:52:03     69s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 16:52:03     69s] #Total number of vias = 14206
[04/24 16:52:03     69s] #Total number of multi-cut vias = 13237 ( 93.2%)
[04/24 16:52:03     69s] #Total number of single cut vias = 969 (  6.8%)
[04/24 16:52:03     69s] #Up-Via Summary (total 14206):
[04/24 16:52:03     69s] #                   single-cut          multi-cut      Total
[04/24 16:52:03     69s] #-----------------------------------------------------------
[04/24 16:52:03     69s] # Metal1           765 (  9.8%)      7027 ( 90.2%)       7792
[04/24 16:52:03     69s] # Metal2           197 (  3.8%)      4934 ( 96.2%)       5131
[04/24 16:52:03     69s] # Metal3             7 (  0.5%)      1276 ( 99.5%)       1283
[04/24 16:52:03     69s] #-----------------------------------------------------------
[04/24 16:52:03     69s] #                  969 (  6.8%)     13237 ( 93.2%)      14206 
[04/24 16:52:03     69s] #
[04/24 16:52:03     69s] ### track_assign design signature (11): route=370764688
[04/24 16:52:03     69s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:03     69s] ### Time Record (Track Assignment) is uninstalled.
[04/24 16:52:03     69s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.18 (MB), peak = 1814.75 (MB)
[04/24 16:52:03     69s] #
[04/24 16:52:03     69s] #number of short segments in preferred routing layers
[04/24 16:52:03     69s] #	
[04/24 16:52:03     69s] #	
[04/24 16:52:03     69s] #
[04/24 16:52:04     69s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/24 16:52:04     69s] #Cpu time = 00:00:02
[04/24 16:52:04     69s] #Elapsed time = 00:00:02
[04/24 16:52:04     69s] #Increased memory = 41.96 (MB)
[04/24 16:52:04     69s] #Total memory = 1744.19 (MB)
[04/24 16:52:04     69s] #Peak memory = 1814.75 (MB)
[04/24 16:52:04     69s] ### Time Record (Detail Routing) is installed.
[04/24 16:52:04     69s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 16:52:04     69s] #
[04/24 16:52:04     69s] #Start Detail Routing..
[04/24 16:52:04     69s] #start initial detail routing ...
[04/24 16:52:04     69s] ### Design has 0 dirty nets, 599 dirty-areas)
[04/24 16:52:07     72s] # ECO: 1.67% of the total area was rechecked for DRC, and 15.00% required routing.
[04/24 16:52:07     72s] #   number of violations = 15
[04/24 16:52:07     72s] #
[04/24 16:52:07     72s] #    By Layer and Type :
[04/24 16:52:07     72s] #	         MetSpc    Short   Totals
[04/24 16:52:07     72s] #	Metal1        1        1        2
[04/24 16:52:07     72s] #	Metal2        0       13       13
[04/24 16:52:07     72s] #	Totals        1       14       15
[04/24 16:52:07     72s] #129 out of 2294 instances (5.6%) need to be verified(marked ipoed), dirty area = 0.5%.
[04/24 16:52:07     72s] #0.0% of the total area is being checked for drcs
[04/24 16:52:07     72s] #0.0% of the total area was checked
[04/24 16:52:07     72s] ### Routing stats: routing = 16.88% drc-check-only = 1.53% shield = 16.88% dirty-area = 5.21%
[04/24 16:52:07     72s] #   number of violations = 15
[04/24 16:52:07     72s] #
[04/24 16:52:07     72s] #    By Layer and Type :
[04/24 16:52:07     72s] #	         MetSpc    Short   Totals
[04/24 16:52:07     72s] #	Metal1        1        1        2
[04/24 16:52:07     72s] #	Metal2        0       13       13
[04/24 16:52:07     72s] #	Totals        1       14       15
[04/24 16:52:07     72s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1757.37 (MB), peak = 1814.75 (MB)
[04/24 16:52:07     72s] #start 1st optimization iteration ...
[04/24 16:52:08     73s] ### Routing stats: routing = 16.88% drc-check-only = 1.53% shield = 16.88% dirty-area = 5.21%
[04/24 16:52:08     73s] #   number of violations = 2
[04/24 16:52:08     73s] #
[04/24 16:52:08     73s] #    By Layer and Type :
[04/24 16:52:08     73s] #	         MetSpc   Totals
[04/24 16:52:08     73s] #	Metal1        1        1
[04/24 16:52:08     73s] #	Metal2        1        1
[04/24 16:52:08     73s] #	Totals        2        2
[04/24 16:52:08     73s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.51 (MB), peak = 1814.75 (MB)
[04/24 16:52:08     73s] #start 2nd optimization iteration ...
[04/24 16:52:08     73s] ### Routing stats: routing = 16.88% drc-check-only = 1.53% shield = 16.88% dirty-area = 5.21%
[04/24 16:52:08     73s] #   number of violations = 2
[04/24 16:52:08     73s] #
[04/24 16:52:08     73s] #    By Layer and Type :
[04/24 16:52:08     73s] #	         MetSpc   Totals
[04/24 16:52:08     73s] #	Metal1        1        1
[04/24 16:52:08     73s] #	Metal2        1        1
[04/24 16:52:08     73s] #	Totals        2        2
[04/24 16:52:08     73s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.17 (MB), peak = 1814.75 (MB)
[04/24 16:52:08     73s] #start 3rd optimization iteration ...
[04/24 16:52:08     73s] ### Routing stats: routing = 16.88% drc-check-only = 1.53% shield = 16.88% dirty-area = 5.21%
[04/24 16:52:08     73s] #   number of violations = 0
[04/24 16:52:08     73s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.01 (MB), peak = 1814.75 (MB)
[04/24 16:52:08     73s] #Complete Detail Routing.
[04/24 16:52:08     73s] #Total number of nets with non-default rule or having extra spacing = 13
[04/24 16:52:08     73s] #Total wire length = 98309 um.
[04/24 16:52:08     73s] #Total half perimeter of net bounding box = 89836 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal1 = 6298 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal2 = 16971 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal3 = 59913 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal4 = 15127 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 16:52:08     73s] #Total number of vias = 14445
[04/24 16:52:08     73s] #Total number of multi-cut vias = 12993 ( 89.9%)
[04/24 16:52:08     73s] #Total number of single cut vias = 1452 ( 10.1%)
[04/24 16:52:08     73s] #Up-Via Summary (total 14445):
[04/24 16:52:08     73s] #                   single-cut          multi-cut      Total
[04/24 16:52:08     73s] #-----------------------------------------------------------
[04/24 16:52:08     73s] # Metal1           998 ( 12.7%)      6865 ( 87.3%)       7863
[04/24 16:52:08     73s] # Metal2           419 (  7.9%)      4856 ( 92.1%)       5275
[04/24 16:52:08     73s] # Metal3            35 (  2.7%)      1272 ( 97.3%)       1307
[04/24 16:52:08     73s] #-----------------------------------------------------------
[04/24 16:52:08     73s] #                 1452 ( 10.1%)     12993 ( 89.9%)      14445 
[04/24 16:52:08     73s] #
[04/24 16:52:08     73s] #Total number of DRC violations = 0
[04/24 16:52:08     73s] ### Time Record (Detail Routing) is uninstalled.
[04/24 16:52:08     73s] #Cpu time = 00:00:04
[04/24 16:52:08     73s] #Elapsed time = 00:00:04
[04/24 16:52:08     73s] #Increased memory = 10.97 (MB)
[04/24 16:52:08     73s] #Total memory = 1755.16 (MB)
[04/24 16:52:08     73s] #Peak memory = 1814.75 (MB)
[04/24 16:52:08     73s] ### Time Record (Antenna Fixing) is installed.
[04/24 16:52:08     73s] #
[04/24 16:52:08     73s] #start routing for process antenna violation fix ...
[04/24 16:52:08     73s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 16:52:08     73s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.20 (MB), peak = 1814.75 (MB)
[04/24 16:52:08     73s] #
[04/24 16:52:08     73s] #Total number of nets with non-default rule or having extra spacing = 13
[04/24 16:52:08     73s] #Total wire length = 98309 um.
[04/24 16:52:08     73s] #Total half perimeter of net bounding box = 89836 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal1 = 6298 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal2 = 16971 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal3 = 59913 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal4 = 15127 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 16:52:08     73s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 16:52:08     73s] #Total number of vias = 14445
[04/24 16:52:08     73s] #Total number of multi-cut vias = 12993 ( 89.9%)
[04/24 16:52:08     73s] #Total number of single cut vias = 1452 ( 10.1%)
[04/24 16:52:08     73s] #Up-Via Summary (total 14445):
[04/24 16:52:08     73s] #                   single-cut          multi-cut      Total
[04/24 16:52:08     73s] #-----------------------------------------------------------
[04/24 16:52:08     73s] # Metal1           998 ( 12.7%)      6865 ( 87.3%)       7863
[04/24 16:52:08     73s] # Metal2           419 (  7.9%)      4856 ( 92.1%)       5275
[04/24 16:52:08     73s] # Metal3            35 (  2.7%)      1272 ( 97.3%)       1307
[04/24 16:52:08     73s] #-----------------------------------------------------------
[04/24 16:52:08     73s] #                 1452 ( 10.1%)     12993 ( 89.9%)      14445 
[04/24 16:52:08     73s] #
[04/24 16:52:08     73s] #Total number of DRC violations = 0
[04/24 16:52:08     73s] #Total number of process antenna violations = 0
[04/24 16:52:08     73s] #Total number of net violated process antenna rule = 0
[04/24 16:52:08     73s] #
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] #Total number of nets with non-default rule or having extra spacing = 13
[04/24 16:52:09     74s] #Total wire length = 98309 um.
[04/24 16:52:09     74s] #Total half perimeter of net bounding box = 89836 um.
[04/24 16:52:09     74s] #Total wire length on LAYER Metal1 = 6298 um.
[04/24 16:52:09     74s] #Total wire length on LAYER Metal2 = 16971 um.
[04/24 16:52:09     74s] #Total wire length on LAYER Metal3 = 59913 um.
[04/24 16:52:09     74s] #Total wire length on LAYER Metal4 = 15127 um.
[04/24 16:52:09     74s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 16:52:09     74s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 16:52:09     74s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 16:52:09     74s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 16:52:09     74s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 16:52:09     74s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 16:52:09     74s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 16:52:09     74s] #Total number of vias = 14445
[04/24 16:52:09     74s] #Total number of multi-cut vias = 12993 ( 89.9%)
[04/24 16:52:09     74s] #Total number of single cut vias = 1452 ( 10.1%)
[04/24 16:52:09     74s] #Up-Via Summary (total 14445):
[04/24 16:52:09     74s] #                   single-cut          multi-cut      Total
[04/24 16:52:09     74s] #-----------------------------------------------------------
[04/24 16:52:09     74s] # Metal1           998 ( 12.7%)      6865 ( 87.3%)       7863
[04/24 16:52:09     74s] # Metal2           419 (  7.9%)      4856 ( 92.1%)       5275
[04/24 16:52:09     74s] # Metal3            35 (  2.7%)      1272 ( 97.3%)       1307
[04/24 16:52:09     74s] #-----------------------------------------------------------
[04/24 16:52:09     74s] #                 1452 ( 10.1%)     12993 ( 89.9%)      14445 
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] #Total number of DRC violations = 0
[04/24 16:52:09     74s] #Total number of process antenna violations = 0
[04/24 16:52:09     74s] #Total number of net violated process antenna rule = 0
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] ### Time Record (Antenna Fixing) is uninstalled.
[04/24 16:52:09     74s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 16:52:09     74s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 16:52:09     74s] #pin_access_rlayer=2(Metal2)
[04/24 16:52:09     74s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 16:52:09     74s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 16:52:09     74s] ### Time Record (Shielding) is installed.
[04/24 16:52:09     74s] #Analyzing shielding information. 
[04/24 16:52:09     74s] #ECO shield region = 43.75% (per shield region), 20.10% (per design) 
[04/24 16:52:09     74s] #Total shield nets = 2, shielding-eco nets = 2, non-dirty nets = 0 no-shield-wire nets = 0 skip-routing nets = 0.
[04/24 16:52:09     74s] #  Total shield net = 2 (one-side = 0, hf = 0 ), 2 nets need to be shielded.
[04/24 16:52:09     74s] #  Bottom shield layer is layer 1.
[04/24 16:52:09     74s] #  Bottom routing layer for shield is layer 1.
[04/24 16:52:09     74s] #  Start shielding step 1
[04/24 16:52:09     74s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.29 (MB), peak = 1814.75 (MB)
[04/24 16:52:09     74s] #  Start shielding step 2 
[04/24 16:52:09     74s] #    Inner loop #1
[04/24 16:52:09     74s] #    Inner loop #2
[04/24 16:52:09     74s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.44 (MB), peak = 1814.75 (MB)
[04/24 16:52:09     74s] #  Start shielding step 3
[04/24 16:52:09     74s] #    Start loop 1
[04/24 16:52:09     74s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.48 (MB), peak = 1814.75 (MB)
[04/24 16:52:09     74s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.48 (MB), peak = 1814.75 (MB)
[04/24 16:52:09     74s] #  Start shielding step 4
[04/24 16:52:09     74s] #    Inner loop #1
[04/24 16:52:09     74s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.67 (MB), peak = 1814.75 (MB)
[04/24 16:52:09     74s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.68 (MB), peak = 1814.75 (MB)
[04/24 16:52:09     74s] #-------------------------------------------------------------------------------
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] #	Shielding Summary
[04/24 16:52:09     74s] #-------------------------------------------------------------------------------
[04/24 16:52:09     74s] #Primary shielding net(s): VSS 
[04/24 16:52:09     74s] #Opportunistic shielding net(s): VDD VDD1 
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] #Number of nets with shield attribute: 2
[04/24 16:52:09     74s] #Number of nets reported: 2
[04/24 16:52:09     74s] #Number of nets without shielding: 0
[04/24 16:52:09     74s] #Average ratio                   : 0.976
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] #Name   Average Length     Shield    Ratio
[04/24 16:52:09     74s] #Metal2:           4.3        5.3     0.623
[04/24 16:52:09     74s] #Metal3:          47.2       94.3     0.999
[04/24 16:52:09     74s] #Metal4:          31.2       61.7     0.990
[04/24 16:52:09     74s] #-------------------------------------------------------------------------------
[04/24 16:52:09     74s] #Bottom shield layer (Metal1) and above: 
[04/24 16:52:09     74s] #Average (BotShieldLayer) ratio  : 0.976
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] #Name    Actual Length     Shield    Ratio
[04/24 16:52:09     74s] #Metal2:           8.6       10.7     0.623
[04/24 16:52:09     74s] #Metal3:          94.4      188.6     0.999
[04/24 16:52:09     74s] #Metal4:          62.3      123.4     0.990
[04/24 16:52:09     74s] #-------------------------------------------------------------------------------
[04/24 16:52:09     74s] #Preferred routing layer range: Metal2 - Metal4
[04/24 16:52:09     74s] #Average (PrefLayerOnly) ratio   : 0.976
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] #Name    Actual Length     Shield    Ratio
[04/24 16:52:09     74s] #Metal2:           8.6       10.7     0.623
[04/24 16:52:09     74s] #Metal3:          94.4      188.6     0.999
[04/24 16:52:09     74s] #Metal4:          62.3      123.4     0.990
[04/24 16:52:09     74s] #-------------------------------------------------------------------------------
[04/24 16:52:09     74s] #Done Shielding:    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1755.69 (MB), peak = 1814.75 (MB)
[04/24 16:52:09     74s] ### Time Record (Shielding) is uninstalled.
[04/24 16:52:09     74s] ### Time Record (Data Preparation) is installed.
[04/24 16:52:09     74s] #Start routing data preparation on Wed Apr 24 16:52:09 2024
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] #Minimum voltage of a net in the design = 0.000.
[04/24 16:52:09     74s] #Maximum voltage of a net in the design = 1.100.
[04/24 16:52:09     74s] #Voltage range [0.000 - 1.100] has 3142 nets.
[04/24 16:52:09     74s] #Voltage range [0.900 - 1.100] has 1 net.
[04/24 16:52:09     74s] #Voltage range [1.000 - 1.000] has 1 net.
[04/24 16:52:09     74s] #Voltage range [0.000 - 0.000] has 1 net.
[04/24 16:52:09     74s] ### Time Record (Cell Pin Access) is installed.
[04/24 16:52:09     74s] #Initial pin access analysis.
[04/24 16:52:09     74s] #Detail pin access analysis.
[04/24 16:52:09     74s] ### Time Record (Cell Pin Access) is uninstalled.
[04/24 16:52:09     74s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 16:52:09     74s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 16:52:09     74s] #pin_access_rlayer=2(Metal2)
[04/24 16:52:09     74s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 16:52:09     74s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 16:52:09     74s] #Regenerating Ggrids automatically.
[04/24 16:52:09     74s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 16:52:09     74s] #Using automatically generated G-grids.
[04/24 16:52:09     74s] #Done routing data preparation.
[04/24 16:52:09     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.71 (MB), peak = 1814.75 (MB)
[04/24 16:52:09     74s] ### Time Record (Data Preparation) is uninstalled.
[04/24 16:52:09     74s] #Set shielded net as skip routing for Post Route optimization.
[04/24 16:52:09     74s] ### Time Record (Post Route Wire Spreading) is installed.
[04/24 16:52:09     74s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] #Start Post Route wire spreading..
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] #Start data preparation for wire spreading...
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] #Data preparation is done on Wed Apr 24 16:52:09 2024
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] ### track-assign engine-init starts on Wed Apr 24 16:52:09 2024 with memory = 1755.71 (MB), peak = 1814.75 (MB)
[04/24 16:52:09     74s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[04/24 16:52:09     74s] #
[04/24 16:52:09     74s] #Start Post Route Wire Spread.
[04/24 16:52:10     75s] #Done with 293 horizontal wires in 6 hboxes and 128 vertical wires in 7 hboxes.
[04/24 16:52:10     75s] #Complete Post Route Wire Spread.
[04/24 16:52:10     75s] #
[04/24 16:52:10     75s] #Total number of nets with non-default rule or having extra spacing = 11
[04/24 16:52:10     75s] #Total wire length = 98270 um.
[04/24 16:52:10     75s] #Total half perimeter of net bounding box = 89672 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal1 = 6350 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal2 = 16976 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal3 = 59865 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal4 = 15079 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 16:52:10     75s] #Total number of vias = 14428
[04/24 16:52:10     75s] #Total number of multi-cut vias = 12993 ( 90.1%)
[04/24 16:52:10     75s] #Total number of single cut vias = 1435 (  9.9%)
[04/24 16:52:10     75s] #Up-Via Summary (total 14428):
[04/24 16:52:10     75s] #                   single-cut          multi-cut      Total
[04/24 16:52:10     75s] #-----------------------------------------------------------
[04/24 16:52:10     75s] # Metal1           992 ( 12.6%)      6865 ( 87.4%)       7857
[04/24 16:52:10     75s] # Metal2           413 (  7.8%)      4856 ( 92.2%)       5269
[04/24 16:52:10     75s] # Metal3            30 (  2.3%)      1272 ( 97.7%)       1302
[04/24 16:52:10     75s] #-----------------------------------------------------------
[04/24 16:52:10     75s] #                 1435 (  9.9%)     12993 ( 90.1%)      14428 
[04/24 16:52:10     75s] #
[04/24 16:52:10     75s] #   number of violations = 0
[04/24 16:52:10     75s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1757.29 (MB), peak = 1814.75 (MB)
[04/24 16:52:10     75s] #CELL_VIEW sparc_exu_alu,init has no DRC violation.
[04/24 16:52:10     75s] #Total number of DRC violations = 0
[04/24 16:52:10     75s] #Total number of process antenna violations = 0
[04/24 16:52:10     75s] #Total number of net violated process antenna rule = 0
[04/24 16:52:10     75s] #Post Route wire spread is done.
[04/24 16:52:10     75s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/24 16:52:10     75s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 16:52:10     75s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 16:52:10     75s] #pin_access_rlayer=2(Metal2)
[04/24 16:52:10     75s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 16:52:10     75s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 16:52:10     75s] #-------------------------------------------------------------------------------
[04/24 16:52:10     75s] #
[04/24 16:52:10     75s] #	Shielding Summary
[04/24 16:52:10     75s] #-------------------------------------------------------------------------------
[04/24 16:52:10     75s] #Primary shielding net(s): VSS 
[04/24 16:52:10     75s] #Opportunistic shielding net(s): VDD VDD1 
[04/24 16:52:10     75s] #
[04/24 16:52:10     75s] #Number of nets with shield attribute: 2
[04/24 16:52:10     75s] #Number of nets reported: 2
[04/24 16:52:10     75s] #Number of nets without shielding: 0
[04/24 16:52:10     75s] #Average ratio                   : 0.976
[04/24 16:52:10     75s] #
[04/24 16:52:10     75s] #Name   Average Length     Shield    Ratio
[04/24 16:52:10     75s] #Metal2:           4.3        5.3     0.623
[04/24 16:52:10     75s] #Metal3:          47.2       94.3     0.999
[04/24 16:52:10     75s] #Metal4:          31.2       61.7     0.990
[04/24 16:52:10     75s] #-------------------------------------------------------------------------------
[04/24 16:52:10     75s] #Bottom shield layer (Metal1) and above: 
[04/24 16:52:10     75s] #Average (BotShieldLayer) ratio  : 0.976
[04/24 16:52:10     75s] #
[04/24 16:52:10     75s] #Name    Actual Length     Shield    Ratio
[04/24 16:52:10     75s] #Metal2:           8.6       10.7     0.623
[04/24 16:52:10     75s] #Metal3:          94.4      188.6     0.999
[04/24 16:52:10     75s] #Metal4:          62.3      123.4     0.990
[04/24 16:52:10     75s] #-------------------------------------------------------------------------------
[04/24 16:52:10     75s] #Preferred routing layer range: Metal2 - Metal4
[04/24 16:52:10     75s] #Average (PrefLayerOnly) ratio   : 0.976
[04/24 16:52:10     75s] #
[04/24 16:52:10     75s] #Name    Actual Length     Shield    Ratio
[04/24 16:52:10     75s] #Metal2:           8.6       10.7     0.623
[04/24 16:52:10     75s] #Metal3:          94.4      188.6     0.999
[04/24 16:52:10     75s] #Metal4:          62.3      123.4     0.990
[04/24 16:52:10     75s] #-------------------------------------------------------------------------------
[04/24 16:52:10     75s] #Total number of nets with non-default rule or having extra spacing = 13
[04/24 16:52:10     75s] #Total wire length = 98435 um.
[04/24 16:52:10     75s] #Total half perimeter of net bounding box = 89836 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal1 = 6350 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal2 = 16984 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal3 = 59959 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal4 = 15141 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 16:52:10     75s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 16:52:10     75s] #Total number of vias = 14445
[04/24 16:52:10     75s] #Total number of multi-cut vias = 12993 ( 89.9%)
[04/24 16:52:10     75s] #Total number of single cut vias = 1452 ( 10.1%)
[04/24 16:52:10     75s] #Up-Via Summary (total 14445):
[04/24 16:52:10     75s] #                   single-cut          multi-cut      Total
[04/24 16:52:10     75s] #-----------------------------------------------------------
[04/24 16:52:10     75s] # Metal1           998 ( 12.7%)      6865 ( 87.3%)       7863
[04/24 16:52:10     75s] # Metal2           419 (  7.9%)      4856 ( 92.1%)       5275
[04/24 16:52:10     75s] # Metal3            35 (  2.7%)      1272 ( 97.3%)       1307
[04/24 16:52:10     75s] #-----------------------------------------------------------
[04/24 16:52:10     75s] #                 1452 ( 10.1%)     12993 ( 89.9%)      14445 
[04/24 16:52:10     75s] #
[04/24 16:52:10     75s] #detailRoute Statistics:
[04/24 16:52:10     75s] #Cpu time = 00:00:07
[04/24 16:52:10     75s] #Elapsed time = 00:00:07
[04/24 16:52:10     75s] #Increased memory = 13.11 (MB)
[04/24 16:52:10     75s] #Total memory = 1757.29 (MB)
[04/24 16:52:10     75s] #Peak memory = 1814.75 (MB)
[04/24 16:52:10     75s] #Skip updating routing design signature in db-snapshot flow
[04/24 16:52:10     75s] ### global_detail_route design signature (45): route=252108314 flt_obj=0 vio=1905142130 shield_wire=688038645
[04/24 16:52:10     75s] ### Time Record (DB Export) is installed.
[04/24 16:52:10     75s] ### export design design signature (46): route=252108314 fixed_route=1470045445 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=688038645 net_attr=1745908242 dirty_area=0 del_dirty_area=0 cell=1651667875 placement=1320208233 pin_access=977276359 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 16:52:10     75s] ### Time Record (DB Export) is uninstalled.
[04/24 16:52:10     75s] ### Time Record (Post Callback) is installed.
[04/24 16:52:10     75s] ### Time Record (Post Callback) is uninstalled.
[04/24 16:52:10     75s] #
[04/24 16:52:10     75s] #globalDetailRoute statistics:
[04/24 16:52:10     75s] #Cpu time = 00:00:09
[04/24 16:52:10     75s] #Elapsed time = 00:00:09
[04/24 16:52:10     75s] #Increased memory = -18.98 (MB)
[04/24 16:52:10     75s] #Total memory = 1684.85 (MB)
[04/24 16:52:10     75s] #Peak memory = 1814.75 (MB)
[04/24 16:52:10     75s] #Number of warnings = 1
[04/24 16:52:10     75s] #Total number of warnings = 3
[04/24 16:52:10     75s] #Number of fails = 0
[04/24 16:52:10     75s] #Total number of fails = 0
[04/24 16:52:10     75s] #Complete globalDetailRoute on Wed Apr 24 16:52:10 2024
[04/24 16:52:10     75s] #
[04/24 16:52:10     75s] ### Time Record (globalDetailRoute) is uninstalled.
[04/24 16:52:10     75s] ### 
[04/24 16:52:10     75s] ###   Scalability Statistics
[04/24 16:52:10     75s] ### 
[04/24 16:52:10     75s] ### --------------------------------+----------------+----------------+----------------+
[04/24 16:52:10     75s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/24 16:52:10     75s] ### --------------------------------+----------------+----------------+----------------+
[04/24 16:52:10     75s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:10     75s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:10     75s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:10     75s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:10     75s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:10     75s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[04/24 16:52:10     75s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[04/24 16:52:10     75s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:10     75s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:10     75s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[04/24 16:52:10     75s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[04/24 16:52:10     75s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[04/24 16:52:10     75s] ###   Shielding                     |        00:00:01|        00:00:01|             1.0|
[04/24 16:52:10     75s] ###   Entire Command                |        00:00:09|        00:00:09|             1.0|
[04/24 16:52:10     75s] ### --------------------------------+----------------+----------------+----------------+
[04/24 16:52:10     75s] ### 
[04/24 16:52:10     75s] *** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:09.0/0:00:09.1 (1.0), totSession cpu/real = 0:01:15.8/0:01:23.3 (0.9), mem = 2234.0M
[04/24 16:52:10     75s] 
[04/24 16:52:10     75s] =============================================================================================
[04/24 16:52:10     75s]  Step TAT Report : EcoRoute #1 / optDesign #1                                   21.17-s075_1
[04/24 16:52:10     75s] =============================================================================================
[04/24 16:52:10     75s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:52:10     75s] ---------------------------------------------------------------------------------------------
[04/24 16:52:10     75s] [ GlobalRoute            ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 16:52:10     75s] [ DetailRoute            ]      1   0:00:04.4  (  48.6 % )     0:00:04.4 /  0:00:04.4    1.0
[04/24 16:52:10     75s] [ MISC                   ]          0:00:04.4  (  49.1 % )     0:00:04.4 /  0:00:04.4    1.0
[04/24 16:52:10     75s] ---------------------------------------------------------------------------------------------
[04/24 16:52:10     75s]  EcoRoute #1 TOTAL                  0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:09.0    1.0
[04/24 16:52:10     75s] ---------------------------------------------------------------------------------------------
[04/24 16:52:10     75s] 
[04/24 16:52:10     75s] **optDesign ... cpu = 0:00:46, real = 0:00:47, mem = 1684.5M, totSessionCpu=0:01:16 **
[04/24 16:52:10     75s] New Signature Flow (restoreNanoRouteOptions) ....
[04/24 16:52:10     75s] OPTC: user 20.0
[04/24 16:52:10     75s] **INFO: flowCheckPoint #6 PostEcoSummary
[04/24 16:52:10     75s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/24 16:52:10     75s] 
[04/24 16:52:10     75s] Trim Metal Layers:
[04/24 16:52:10     75s] LayerId::1 widthSet size::1
[04/24 16:52:10     75s] LayerId::2 widthSet size::1
[04/24 16:52:10     75s] LayerId::3 widthSet size::1
[04/24 16:52:10     75s] LayerId::4 widthSet size::1
[04/24 16:52:10     75s] LayerId::5 widthSet size::1
[04/24 16:52:10     75s] LayerId::6 widthSet size::1
[04/24 16:52:10     75s] LayerId::7 widthSet size::1
[04/24 16:52:10     75s] LayerId::8 widthSet size::1
[04/24 16:52:10     75s] LayerId::9 widthSet size::1
[04/24 16:52:10     75s] LayerId::10 widthSet size::1
[04/24 16:52:10     75s] LayerId::11 widthSet size::1
[04/24 16:52:10     75s] eee: pegSigSF::1.070000
[04/24 16:52:10     75s] Initializing multi-corner resistance tables ...
[04/24 16:52:10     75s] eee: l::1 avDens::0.113993 usedTrk::2267.326313 availTrk::19890.000000 sigTrk::2267.326313
[04/24 16:52:10     75s] eee: l::2 avDens::0.094025 usedTrk::996.855201 availTrk::10602.000000 sigTrk::996.855201
[04/24 16:52:10     75s] eee: l::3 avDens::0.249468 usedTrk::3524.983450 availTrk::14130.000000 sigTrk::3524.983450
[04/24 16:52:10     75s] eee: l::4 avDens::0.091335 usedTrk::913.667953 availTrk::10003.500000 sigTrk::913.667953
[04/24 16:52:10     75s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 16:52:10     75s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 16:52:10     75s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:52:10     75s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:52:10     75s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:52:10     75s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:52:10     75s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:52:10     75s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.235280 uaWl=1.000000 uaWlH=0.152537 aWlH=0.000000 lMod=0 pMax=0.844800 pMod=81 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 16:52:10     75s] ### Net info: total nets: 3145
[04/24 16:52:10     75s] ### Net info: dirty nets: 0
[04/24 16:52:10     75s] ### Net info: marked as disconnected nets: 0
[04/24 16:52:11     75s] #num needed restored net=0
[04/24 16:52:11     75s] #need_extraction net=0 (total=3145)
[04/24 16:52:11     75s] ### Net info: fully routed nets: 2632
[04/24 16:52:11     75s] ### Net info: trivial (< 2 pins) nets: 513
[04/24 16:52:11     75s] ### Net info: unrouted nets: 0
[04/24 16:52:11     75s] ### Net info: re-extraction nets: 0
[04/24 16:52:11     75s] ### Net info: ignored nets: 0
[04/24 16:52:11     75s] ### Net info: skip routing nets: 0
[04/24 16:52:11     75s] #WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/24 16:52:11     76s] ### import design signature (47): route=114609459 fixed_route=114609459 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1035950569 net_attr=1202609641 dirty_area=0 del_dirty_area=0 cell=1651667875 placement=1320208233 pin_access=977276359 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 16:52:11     76s] #Extract in post route mode
[04/24 16:52:11     76s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/24 16:52:11     76s] #Fast data preparation for tQuantus.
[04/24 16:52:11     76s] #Start routing data preparation on Wed Apr 24 16:52:11 2024
[04/24 16:52:11     76s] #
[04/24 16:52:11     76s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/24 16:52:11     76s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:11     76s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:11     76s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:11     76s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:11     76s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:11     76s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:11     76s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:11     76s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:11     76s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/24 16:52:11     76s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/24 16:52:11     76s] #Regenerating Ggrids automatically.
[04/24 16:52:11     76s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 16:52:11     76s] #Using automatically generated G-grids.
[04/24 16:52:11     76s] #Done routing data preparation.
[04/24 16:52:11     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1685.56 (MB), peak = 1814.75 (MB)
[04/24 16:52:11     76s] #Start routing data preparation on Wed Apr 24 16:52:11 2024
[04/24 16:52:11     76s] #
[04/24 16:52:11     76s] #Minimum voltage of a net in the design = 0.000.
[04/24 16:52:11     76s] #Maximum voltage of a net in the design = 1.100.
[04/24 16:52:11     76s] #Voltage range [0.000 - 1.100] has 3142 nets.
[04/24 16:52:11     76s] #Voltage range [0.900 - 1.100] has 1 net.
[04/24 16:52:11     76s] #Voltage range [1.000 - 1.000] has 1 net.
[04/24 16:52:11     76s] #Voltage range [0.000 - 0.000] has 1 net.
[04/24 16:52:11     76s] #Build and mark too close pins for the same net.
[04/24 16:52:11     76s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 16:52:11     76s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 16:52:11     76s] #pin_access_rlayer=2(Metal2)
[04/24 16:52:11     76s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 16:52:11     76s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 16:52:11     76s] #Regenerating Ggrids automatically.
[04/24 16:52:11     76s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 16:52:11     76s] #Using automatically generated G-grids.
[04/24 16:52:11     76s] #Done routing data preparation.
[04/24 16:52:11     76s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1706.56 (MB), peak = 1814.75 (MB)
[04/24 16:52:11     76s] #
[04/24 16:52:11     76s] #Start tQuantus RC extraction...
[04/24 16:52:11     76s] #Start building rc corner(s)...
[04/24 16:52:11     76s] #Number of RC Corner = 2
[04/24 16:52:11     76s] #Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
[04/24 16:52:11     76s] #Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
[04/24 16:52:12     76s] #(i=11, n=11 2000)
[04/24 16:52:12     76s] #metal1_conn -> Metal1 (1)
[04/24 16:52:12     76s] #metal2_conn -> Metal2 (2)
[04/24 16:52:12     76s] #metal3_conn -> Metal3 (3)
[04/24 16:52:12     76s] #metal4_conn -> Metal4 (4)
[04/24 16:52:12     76s] #metal5_conn -> Metal5 (5)
[04/24 16:52:12     76s] #metal6_conn -> Metal6 (6)
[04/24 16:52:12     76s] #metal7_conn -> Metal7 (7)
[04/24 16:52:12     76s] #metal8_conn -> Metal8 (8)
[04/24 16:52:12     76s] #metal9_conn -> Metal9 (9)
[04/24 16:52:12     76s] #metal10_conn -> Metal10 (10)
[04/24 16:52:12     76s] #metal11_conn -> Metal11 (11)
[04/24 16:52:12     77s] #SADV-On
[04/24 16:52:12     77s] # Corner(s) : 
[04/24 16:52:12     77s] #rc0 [ 0.00] 
[04/24 16:52:12     77s] #rc125 [125.00]
[04/24 16:52:13     78s] # Corner id: 0
[04/24 16:52:13     78s] # Layout Scale: 1.000000
[04/24 16:52:13     78s] # Has Metal Fill model: yes
[04/24 16:52:13     78s] # Temperature was set
[04/24 16:52:13     78s] # Temperature : 0.000000
[04/24 16:52:13     78s] # Ref. Temp   : 25.000000
[04/24 16:52:13     78s] # Corner id: 1
[04/24 16:52:13     78s] # Layout Scale: 1.000000
[04/24 16:52:13     78s] # Has Metal Fill model: yes
[04/24 16:52:13     78s] # Temperature was set
[04/24 16:52:13     78s] # Temperature : 125.000000
[04/24 16:52:13     78s] # Ref. Temp   : 25.000000
[04/24 16:52:13     78s] #SADV-Off
[04/24 16:52:13     78s] #total pattern=286 [22, 792]
[04/24 16:52:13     78s] #Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
[04/24 16:52:13     78s] #found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
[04/24 16:52:13     78s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
[04/24 16:52:13     78s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
[04/24 16:52:13     78s] #number model r/c [2,1] [22,792] read
[04/24 16:52:13     78s] #0 rcmodel(s) requires rebuild
[04/24 16:52:13     78s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1722.54 (MB), peak = 1814.75 (MB)
[04/24 16:52:13     78s] #Start building rc corner(s)...
[04/24 16:52:13     78s] #Number of RC Corner = 2
[04/24 16:52:13     78s] #Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
[04/24 16:52:13     78s] #Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
[04/24 16:52:13     78s] #(i=11, n=11 2000)
[04/24 16:52:13     78s] #metal1_conn -> Metal1 (1)
[04/24 16:52:13     78s] #metal2_conn -> Metal2 (2)
[04/24 16:52:13     78s] #metal3_conn -> Metal3 (3)
[04/24 16:52:13     78s] #metal4_conn -> Metal4 (4)
[04/24 16:52:13     78s] #metal5_conn -> Metal5 (5)
[04/24 16:52:13     78s] #metal6_conn -> Metal6 (6)
[04/24 16:52:13     78s] #metal7_conn -> Metal7 (7)
[04/24 16:52:13     78s] #metal8_conn -> Metal8 (8)
[04/24 16:52:13     78s] #metal9_conn -> Metal9 (9)
[04/24 16:52:13     78s] #metal10_conn -> Metal10 (10)
[04/24 16:52:13     78s] #metal11_conn -> Metal11 (11)
[04/24 16:52:14     78s] #SADV-On
[04/24 16:52:14     78s] # Corner(s) : 
[04/24 16:52:14     78s] #rc0 [ 0.00] 
[04/24 16:52:14     78s] #rc125 [125.00]
[04/24 16:52:15     79s] # Corner id: 0
[04/24 16:52:15     79s] # Layout Scale: 1.000000
[04/24 16:52:15     79s] # Has Metal Fill model: yes
[04/24 16:52:15     79s] # Temperature was set
[04/24 16:52:15     79s] # Temperature : 0.000000
[04/24 16:52:15     79s] # Ref. Temp   : 25.000000
[04/24 16:52:15     79s] # Corner id: 1
[04/24 16:52:15     79s] # Layout Scale: 1.000000
[04/24 16:52:15     79s] # Has Metal Fill model: yes
[04/24 16:52:15     79s] # Temperature was set
[04/24 16:52:15     79s] # Temperature : 125.000000
[04/24 16:52:15     79s] # Ref. Temp   : 25.000000
[04/24 16:52:15     79s] #SADV-Off
[04/24 16:52:15     79s] #total pattern=286 [22, 792]
[04/24 16:52:15     79s] #Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
[04/24 16:52:15     79s] #found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
[04/24 16:52:15     79s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
[04/24 16:52:15     79s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
[04/24 16:52:15     79s] #number model r/c [2,1] [22,792] read
[04/24 16:52:15     79s] #0 rcmodel(s) requires rebuild
[04/24 16:52:15     79s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1725.06 (MB), peak = 1814.75 (MB)
[04/24 16:52:15     79s] #Finish check_net_pin_list step Enter extract
[04/24 16:52:15     79s] #Start init net ripin tree building
[04/24 16:52:15     79s] #Finish init net ripin tree building
[04/24 16:52:15     79s] #Cpu time = 00:00:00
[04/24 16:52:15     79s] #Elapsed time = 00:00:00
[04/24 16:52:15     79s] #Increased memory = 0.00 (MB)
[04/24 16:52:15     79s] #Total memory = 1725.06 (MB)
[04/24 16:52:15     79s] #Peak memory = 1814.75 (MB)
[04/24 16:52:15     79s] #begin processing metal fill model file
[04/24 16:52:15     79s] #end processing metal fill model file
[04/24 16:52:15     79s] #Length limit = 200 pitches
[04/24 16:52:15     79s] #opt mode = 2
[04/24 16:52:15     79s] #Finish check_net_pin_list step Fix net pin list
[04/24 16:52:15     79s] #Start generate extraction boxes.
[04/24 16:52:15     79s] #
[04/24 16:52:15     79s] #Extract using 30 x 30 Hboxes
[04/24 16:52:15     79s] #5x5 initial hboxes
[04/24 16:52:15     79s] #Use area based hbox pruning.
[04/24 16:52:15     79s] #0/0 hboxes pruned.
[04/24 16:52:15     79s] #Complete generating extraction boxes.
[04/24 16:52:15     79s] #Extract 10 hboxes with single thread on machine with  Xeon 3.20GHz 19712KB Cache 48CPU...
[04/24 16:52:15     79s] #Process 0 special clock nets for rc extraction
[04/24 16:52:15     79s] #Total 2632 nets were built. 772 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/24 16:52:17     81s] #Run Statistics for Extraction:
[04/24 16:52:17     81s] #   Cpu time = 00:00:02, elapsed time = 00:00:02 .
[04/24 16:52:17     81s] #   Increased memory =    35.11 (MB), total memory =  1760.20 (MB), peak memory =  1814.75 (MB)
[04/24 16:52:17     81s] #Register nets and terms for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d
[04/24 16:52:18     81s] #Finish registering nets and terms for rcdb.
[04/24 16:52:18     81s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1745.10 (MB), peak = 1814.75 (MB)
[04/24 16:52:18     81s] #RC Statistics: 15254 Res, 9970 Ground Cap, 5203 XCap (Edge to Edge)
[04/24 16:52:18     81s] #RC V/H edge ratio: 0.73, Avg V/H Edge Length: 11570.30 (9313), Avg L-Edge Length: 9808.40 (3986)
[04/24 16:52:18     81s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d.
[04/24 16:52:18     81s] #Start writing RC data.
[04/24 16:52:18     82s] #Finish writing RC data
[04/24 16:52:18     82s] #Finish writing rcdb with 17989 nodes, 15357 edges, and 10608 xcaps
[04/24 16:52:18     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1739.04 (MB), peak = 1814.75 (MB)
[04/24 16:52:18     82s] Restoring parasitic data from file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d' ...
[04/24 16:52:18     82s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d' for reading (mem: 2282.484M)
[04/24 16:52:18     82s] Reading RCDB with compressed RC data.
[04/24 16:52:18     82s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d' for content verification (mem: 2282.484M)
[04/24 16:52:18     82s] Reading RCDB with compressed RC data.
[04/24 16:52:18     82s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d': 0 access done (mem: 2282.484M)
[04/24 16:52:18     82s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d': 0 access done (mem: 2282.484M)
[04/24 16:52:18     82s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2282.484M)
[04/24 16:52:18     82s] Following multi-corner parasitics specified:
[04/24 16:52:18     82s] 	/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d (rcdb)
[04/24 16:52:18     82s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d' for reading (mem: 2282.484M)
[04/24 16:52:18     82s] Reading RCDB with compressed RC data.
[04/24 16:52:18     82s] 		Cell sparc_exu_alu has rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d specified
[04/24 16:52:18     82s] Cell sparc_exu_alu, hinst 
[04/24 16:52:18     82s] processing rcdb (/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d) for hinst (top) of cell (sparc_exu_alu);
[04/24 16:52:18     82s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_ubyxRI.rcdb.d': 0 access done (mem: 2282.484M)
[04/24 16:52:18     82s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2282.484M)
[04/24 16:52:18     82s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_mZNAWa.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2282.484M)
[04/24 16:52:18     82s] Reading RCDB with compressed RC data.
[04/24 16:52:18     82s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_mZNAWa.rcdb.d/sparc_exu_alu.rcdb.d': 0 access done (mem: 2282.484M)
[04/24 16:52:18     82s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2282.484M)
[04/24 16:52:18     82s] Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 2282.484M)
[04/24 16:52:18     82s] #
[04/24 16:52:18     82s] #Restore RCDB.
[04/24 16:52:18     82s] #
[04/24 16:52:18     82s] #Complete tQuantus RC extraction.
[04/24 16:52:18     82s] #Cpu time = 00:00:06
[04/24 16:52:18     82s] #Elapsed time = 00:00:07
[04/24 16:52:18     82s] #Increased memory = 32.32 (MB)
[04/24 16:52:18     82s] #Total memory = 1738.88 (MB)
[04/24 16:52:18     82s] #Peak memory = 1814.75 (MB)
[04/24 16:52:18     82s] #
[04/24 16:52:18     82s] #772 inserted nodes are removed
[04/24 16:52:18     82s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[04/24 16:52:18     82s] ### export design design signature (49): route=221314026 fixed_route=221314026 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1035950569 net_attr=707560493 dirty_area=0 del_dirty_area=0 cell=1651667875 placement=1320208233 pin_access=977276359 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 16:52:18     82s] #Start Inst Signature in MT(0)
[04/24 16:52:18     82s] #Start Net Signature in MT(46872258)
[04/24 16:52:18     82s] #Calculate SNet Signature in MT (51845205)
[04/24 16:52:18     82s] #Run time and memory report for RC extraction:
[04/24 16:52:18     82s] #RC extraction running on  Xeon 3.20GHz 19712KB Cache 48CPU.
[04/24 16:52:18     82s] #Run Statistics for snet signature:
[04/24 16:52:18     82s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:18     82s] #   Increased memory =     0.00 (MB), total memory =  1714.79 (MB), peak memory =  1814.75 (MB)
[04/24 16:52:18     82s] #Run Statistics for Net Final Signature:
[04/24 16:52:18     82s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:18     82s] #   Increased memory =     0.00 (MB), total memory =  1714.79 (MB), peak memory =  1814.75 (MB)
[04/24 16:52:18     82s] #Run Statistics for Net launch:
[04/24 16:52:18     82s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:18     82s] #   Increased memory =     0.00 (MB), total memory =  1714.79 (MB), peak memory =  1814.75 (MB)
[04/24 16:52:18     82s] #Run Statistics for Net init_dbsNet_slist:
[04/24 16:52:18     82s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:18     82s] #   Increased memory =     0.00 (MB), total memory =  1714.79 (MB), peak memory =  1814.75 (MB)
[04/24 16:52:18     82s] #Run Statistics for net signature:
[04/24 16:52:18     82s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:18     82s] #   Increased memory =     0.00 (MB), total memory =  1714.79 (MB), peak memory =  1814.75 (MB)
[04/24 16:52:18     82s] #Run Statistics for inst signature:
[04/24 16:52:18     82s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:18     82s] #   Increased memory =    -0.04 (MB), total memory =  1714.79 (MB), peak memory =  1814.75 (MB)
[04/24 16:52:18     82s] **optDesign ... cpu = 0:00:52, real = 0:00:55, mem = 1714.8M, totSessionCpu=0:01:23 **
[04/24 16:52:18     82s] Starting delay calculation for Setup views
[04/24 16:52:18     82s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/24 16:52:18     82s] AAE_INFO: resetNetProps viewIdx 0 
[04/24 16:52:18     82s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 16:52:18     82s] #################################################################################
[04/24 16:52:18     82s] # Design Stage: PostRoute
[04/24 16:52:18     82s] # Design Name: sparc_exu_alu
[04/24 16:52:18     82s] # Design Mode: 45nm
[04/24 16:52:18     82s] # Analysis Mode: MMMC OCV 
[04/24 16:52:18     82s] # Parasitics Mode: SPEF/RCDB 
[04/24 16:52:18     82s] # Signoff Settings: SI On (EWM-WFP)
[04/24 16:52:18     82s] #################################################################################
[04/24 16:52:19     82s] AAE_INFO: 1 threads acquired from CTE.
[04/24 16:52:19     82s] Setting infinite Tws ...
[04/24 16:52:19     82s] First Iteration Infinite Tw... 
[04/24 16:52:19     82s] Calculate early delays in OCV mode...
[04/24 16:52:19     82s] Calculate late delays in OCV mode...
[04/24 16:52:19     82s] Topological Sorting (REAL = 0:00:00.0, MEM = 2273.2M, InitMEM = 2273.2M)
[04/24 16:52:19     82s] Start delay calculation (fullDC) (1 T). (MEM=2273.17)
[04/24 16:52:19     82s] *** Calculating scaling factor for gpdk045_wc_lib libraries using the default operating condition of each library.
[04/24 16:52:19     82s] End AAE Lib Interpolated Model. (MEM=2273.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:19     83s]  Report initialization with DMWrite ... (0, Worst)
[04/24 16:52:19     83s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_mZNAWa.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2273.168M)
[04/24 16:52:19     83s] Reading RCDB with compressed RC data.
[04/24 16:52:19     83s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2275.2M)
[04/24 16:52:20     84s] Total number of fetched objects 2633
[04/24 16:52:20     84s] AAE_INFO-618: Total number of nets in the design is 3145,  83.8 percent of the nets selected for SI analysis
[04/24 16:52:20     84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:20     84s] End delay calculation. (MEM=2296.38 CPU=0:00:01.5 REAL=0:00:01.0)
[04/24 16:52:20     84s] End delay calculation (fullDC). (MEM=2296.38 CPU=0:00:01.6 REAL=0:00:01.0)
[04/24 16:52:20     84s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2296.4M) ***
[04/24 16:52:20     84s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2320.4M)
[04/24 16:52:20     84s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 16:52:20     84s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2320.4M)
[04/24 16:52:20     84s] Starting SI iteration 2
[04/24 16:52:21     84s] Calculate early delays in OCV mode...
[04/24 16:52:21     84s] Calculate late delays in OCV mode...
[04/24 16:52:21     84s] Start delay calculation (fullDC) (1 T). (MEM=2296.38)
[04/24 16:52:21     84s] End AAE Lib Interpolated Model. (MEM=2296.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:21     84s]  Report initialization with DMUpdate ... (1, Worst)
[04/24 16:52:21     84s] Total number of fetched objects 2633
[04/24 16:52:21     84s] AAE_INFO-618: Total number of nets in the design is 3145,  1.7 percent of the nets selected for SI analysis
[04/24 16:52:21     85s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:21     85s] End delay calculation. (MEM=2296.38 CPU=0:00:00.2 REAL=0:00:00.0)
[04/24 16:52:21     85s] End delay calculation (fullDC). (MEM=2296.38 CPU=0:00:00.2 REAL=0:00:00.0)
[04/24 16:52:21     85s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2320.4M)
[04/24 16:52:21     85s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2320.4M)
[04/24 16:52:21     85s] Starting SI iteration 3
[04/24 16:52:21     85s] Calculate early delays in OCV mode...
[04/24 16:52:21     85s] Calculate late delays in OCV mode...
[04/24 16:52:21     85s] Start delay calculation (fullDC) (1 T). (MEM=2261.5)
[04/24 16:52:21     85s] End AAE Lib Interpolated Model. (MEM=2261.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:21     85s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:52:21     85s] Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Skipped = 4. 
[04/24 16:52:21     85s] Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Analyzed = 2633. 
[04/24 16:52:21     85s] Total number of fetched objects 2633
[04/24 16:52:21     85s] AAE_INFO-618: Total number of nets in the design is 3145,  1.1 percent of the nets selected for SI analysis
[04/24 16:52:21     85s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:21     85s] End delay calculation. (MEM=2307.2 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:52:21     85s] End delay calculation (fullDC). (MEM=2307.2 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:52:21     85s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2307.2M) ***
[04/24 16:52:21     85s] *** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:01:26 mem=2331.2M)
[04/24 16:52:21     85s] End AAE Lib Interpolated Model. (MEM=2331.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:21     85s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:52:21     85s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2331.2M, EPOCH TIME: 1713970341.963364
[04/24 16:52:21     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:21     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:22     85s] 
[04/24 16:52:22     85s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:22     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.068, MEM:2331.2M, EPOCH TIME: 1713970342.030901
[04/24 16:52:22     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:22     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:22     85s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.437  | -0.437  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2366.3M, EPOCH TIME: 1713970342.139256
[04/24 16:52:22     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:22     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:22     86s] 
[04/24 16:52:22     86s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:22     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.086, MEM:2366.3M, EPOCH TIME: 1713970342.225397
[04/24 16:52:22     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:22     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:22     86s] Density: 10.178%
Total number of glitch violations: 0
------------------------------------------------------------------

[04/24 16:52:22     86s] **optDesign ... cpu = 0:00:56, real = 0:00:59, mem = 1746.4M, totSessionCpu=0:01:26 **
[04/24 16:52:22     86s] Executing marking Critical Nets1
[04/24 16:52:22     86s] **INFO: flowCheckPoint #7 OptimizationRecovery
[04/24 16:52:22     86s] *** Timing NOT met, worst failing slack is -0.184
[04/24 16:52:22     86s] *** Check timing (0:00:00.0)
[04/24 16:52:22     86s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[04/24 16:52:22     86s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[04/24 16:52:22     86s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[04/24 16:52:22     86s] *info: Marking 0 level shifter instances dont touch
[04/24 16:52:22     86s] *info: Marking 0 isolation instances dont touch
[04/24 16:52:22     86s] Info: 6 clock nets excluded from IPO operation.
[04/24 16:52:22     86s] End AAE Lib Interpolated Model. (MEM=2332.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:22     86s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:52:22     86s] *** TnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:26.1/0:01:34.7 (0.9), mem = 2332.9M
[04/24 16:52:22     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.245496.5
[04/24 16:52:22     86s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/24 16:52:22     86s] ### Creating PhyDesignMc. totSessionCpu=0:01:26 mem=2332.9M
[04/24 16:52:22     86s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 16:52:22     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:2332.9M, EPOCH TIME: 1713970342.248004
[04/24 16:52:22     86s] Processing tracks to init pin-track alignment.
[04/24 16:52:22     86s] z: 2, totalTracks: 1
[04/24 16:52:22     86s] z: 4, totalTracks: 1
[04/24 16:52:22     86s] z: 6, totalTracks: 1
[04/24 16:52:22     86s] z: 8, totalTracks: 1
[04/24 16:52:22     86s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:52:22     86s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:52:22     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2332.9M, EPOCH TIME: 1713970342.255667
[04/24 16:52:22     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:22     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:22     86s] PD TOP has 0 placeable physical insts.
[04/24 16:52:22     86s] 
[04/24 16:52:22     86s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:22     86s] 
[04/24 16:52:22     86s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:52:22     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:2332.9M, EPOCH TIME: 1713970342.321683
[04/24 16:52:22     86s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2332.9M, EPOCH TIME: 1713970342.321792
[04/24 16:52:22     86s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2332.9M, EPOCH TIME: 1713970342.322066
[04/24 16:52:22     86s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2332.9MB).
[04/24 16:52:22     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.076, MEM:2332.9M, EPOCH TIME: 1713970342.324138
[04/24 16:52:22     86s] TotalInstCnt at PhyDesignMc Initialization: 2294
[04/24 16:52:22     86s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=2332.9M
[04/24 16:52:22     86s] #optDebug: Start CG creation (mem=2332.9M)
[04/24 16:52:22     86s]  ...initializing CG  maxDriveDist 1097.591500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 109.759000 
[04/24 16:52:22     86s] (cpu=0:00:00.1, mem=2409.5M)
[04/24 16:52:22     86s]  ...processing cgPrt (cpu=0:00:00.1, mem=2409.5M)
[04/24 16:52:22     86s]  ...processing cgEgp (cpu=0:00:00.1, mem=2409.5M)
[04/24 16:52:22     86s]  ...processing cgPbk (cpu=0:00:00.1, mem=2409.5M)
[04/24 16:52:22     86s]  ...processing cgNrb(cpu=0:00:00.1, mem=2409.5M)
[04/24 16:52:22     86s]  ...processing cgObs (cpu=0:00:00.1, mem=2409.5M)
[04/24 16:52:22     86s]  ...processing cgCon (cpu=0:00:00.1, mem=2409.5M)
[04/24 16:52:22     86s]  ...processing cgPdm (cpu=0:00:00.1, mem=2409.5M)
[04/24 16:52:22     86s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2409.5M)
[04/24 16:52:22     86s] ### Creating RouteCongInterface, started
[04/24 16:52:22     86s] ### Creating RouteCongInterface, finished
[04/24 16:52:22     86s] *info: 6 clock nets excluded
[04/24 16:52:22     86s] *info: Marking 0 level shifter instances dont touch
[04/24 16:52:22     86s] *info: Marking 0 isolation instances dont touch
[04/24 16:52:22     86s] *info: 504 no-driver nets excluded.
[04/24 16:52:22     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.245496.3
[04/24 16:52:22     86s] PathGroup :  reg2cgate  TargetSlack : 0 
[04/24 16:52:22     86s] PathGroup :  reg2reg  TargetSlack : 0 
[04/24 16:52:22     86s] ** GigaOpt Optimizer WNS Slack -0.184 TNS Slack -0.438 Density 10.18
[04/24 16:52:22     86s] Optimizer TNS Opt
[04/24 16:52:22     86s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.105| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.184|-0.438|
|HEPG      |-0.184|-0.438|
|All Paths |-0.184|-0.438|
+----------+------+------+

[04/24 16:52:22     86s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2463.6M, EPOCH TIME: 1713970342.818476
[04/24 16:52:22     86s] Found 0 hard placement blockage before merging.
[04/24 16:52:22     86s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2463.6M, EPOCH TIME: 1713970342.818613
[04/24 16:52:23     86s] Active Path Group: reg2reg  
[04/24 16:52:23     86s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:52:23     86s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
[04/24 16:52:23     86s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:52:23     87s] |  -0.184|   -0.184|  -0.438|   -0.438|   10.18%|   0:00:00.0| 2463.6M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[04/24 16:52:23     87s] |  -0.184|   -0.184|  -0.438|   -0.438|   10.18%|   0:00:00.0| 2463.6M|AV_0100_wc_rc125_setup|  reg2reg| addsub_adder_pipe_reg[63]/D     |
[04/24 16:52:23     87s] +--------+---------+--------+---------+---------+------------+--------+----------------------+---------+---------------------------------+
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2463.6M) ***
[04/24 16:52:23     87s]   Timing Snapshot: (TGT)
[04/24 16:52:23     87s]      Weighted WNS: -0.183
[04/24 16:52:23     87s]       All  PG WNS: -0.184
[04/24 16:52:23     87s]       High PG WNS: -0.184
[04/24 16:52:23     87s]       All  PG TNS: -0.438
[04/24 16:52:23     87s]       High PG TNS: -0.438
[04/24 16:52:23     87s]       Low  PG TNS: 0.000
[04/24 16:52:23     87s]    Category Slack: { [L, -0.184] [H, -0.184] }
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] Checking setup slack degradation ...
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] Recovery Manager:
[04/24 16:52:23     87s]   Low  Effort WNS Jump: 0.040 (REF: -0.144, TGT: -0.184, Threshold: 0.150) - Skip
[04/24 16:52:23     87s]   High Effort WNS Jump: 0.040 (REF: { N/A, -0.144 }, TGT: { N/A, -0.184 }, Threshold: 0.075) - Skip
[04/24 16:52:23     87s]   Low  Effort TNS Jump: 0.108 (REF: -0.330, TGT: -0.438, Threshold: 50.000) - Skip
[04/24 16:52:23     87s]   High Effort TNS Jump: 0.108 (REF: -0.330, TGT: -0.438, Threshold: 25.000) - Skip
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2463.6M) ***
[04/24 16:52:23     87s] Deleting 0 temporary hard placement blockage(s).
[04/24 16:52:23     87s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.105| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.184|-0.438|
|HEPG      |-0.184|-0.438|
|All Paths |-0.184|-0.438|
+----------+------+------+

[04/24 16:52:23     87s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.105| 0.000|
|reg2cgate | 0.000| 0.000|
|reg2reg   |-0.184|-0.438|
|HEPG      |-0.184|-0.438|
|All Paths |-0.184|-0.438|
+----------+------+------+

[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] *** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2463.6M) ***
[04/24 16:52:23     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.245496.3
[04/24 16:52:23     87s] Total-nets :: 2632, Stn-nets :: 0, ratio :: 0 %, Total-len 98435.4, Stn-len 0
[04/24 16:52:23     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2444.6M, EPOCH TIME: 1713970343.266074
[04/24 16:52:23     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2294).
[04/24 16:52:23     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:23     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:23     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:23     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.014, MEM:2385.5M, EPOCH TIME: 1713970343.280349
[04/24 16:52:23     87s] TotalInstCnt at PhyDesignMc Destruction: 2294
[04/24 16:52:23     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.245496.5
[04/24 16:52:23     87s] *** TnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:27.1/0:01:35.7 (0.9), mem = 2385.5M
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] =============================================================================================
[04/24 16:52:23     87s]  Step TAT Report : TnsOpt #2 / optDesign #1                                     21.17-s075_1
[04/24 16:52:23     87s] =============================================================================================
[04/24 16:52:23     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:52:23     87s] ---------------------------------------------------------------------------------------------
[04/24 16:52:23     87s] [ SlackTraversorInit     ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.7
[04/24 16:52:23     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:23     87s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:52:23     87s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:23     87s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.5
[04/24 16:52:23     87s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/24 16:52:23     87s] [ TransformInit          ]      1   0:00:00.3  (  27.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 16:52:23     87s] [ OptimizationStep       ]      1   0:00:00.0  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:52:23     87s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[04/24 16:52:23     87s] [ OptGetWeight           ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:23     87s] [ OptEval                ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:23     87s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:23     87s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:23     87s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:23     87s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:23     87s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:23     87s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:23     87s] [ MISC                   ]          0:00:00.5  (  46.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/24 16:52:23     87s] ---------------------------------------------------------------------------------------------
[04/24 16:52:23     87s]  TnsOpt #2 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[04/24 16:52:23     87s] ---------------------------------------------------------------------------------------------
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] End: GigaOpt Optimization in post-eco TNS mode
[04/24 16:52:23     87s] Running postRoute recovery in postEcoRoute mode
[04/24 16:52:23     87s] **optDesign ... cpu = 0:00:57, real = 0:01:00, mem = 1792.7M, totSessionCpu=0:01:27 **
[04/24 16:52:23     87s]   Timing/DRV Snapshot: (TGT)
[04/24 16:52:23     87s]      Weighted WNS: -0.183
[04/24 16:52:23     87s]       All  PG WNS: -0.184
[04/24 16:52:23     87s]       High PG WNS: -0.184
[04/24 16:52:23     87s]       All  PG TNS: -0.438
[04/24 16:52:23     87s]       High PG TNS: -0.438
[04/24 16:52:23     87s]       Low  PG TNS: 0.000
[04/24 16:52:23     87s]          Tran DRV: 0 (0)
[04/24 16:52:23     87s]           Cap DRV: 0 (0)
[04/24 16:52:23     87s]        Fanout DRV: 0 (0)
[04/24 16:52:23     87s]            Glitch: 0 (0)
[04/24 16:52:23     87s]    Category Slack: { [L, -0.184] [H, -0.184] }
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] Checking setup slack degradation ...
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] Recovery Manager:
[04/24 16:52:23     87s]   Low  Effort WNS Jump: 0.040 (REF: -0.144, TGT: -0.184, Threshold: 0.150) - Skip
[04/24 16:52:23     87s]   High Effort WNS Jump: 0.040 (REF: { N/A, -0.144 }, TGT: { N/A, -0.184 }, Threshold: 0.075) - Skip
[04/24 16:52:23     87s]   Low  Effort TNS Jump: 0.108 (REF: -0.330, TGT: -0.438, Threshold: 50.000) - Skip
[04/24 16:52:23     87s]   High Effort TNS Jump: 0.108 (REF: -0.330, TGT: -0.438, Threshold: 25.000) - Skip
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] Checking DRV degradation...
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] Recovery Manager:
[04/24 16:52:23     87s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/24 16:52:23     87s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/24 16:52:23     87s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/24 16:52:23     87s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/24 16:52:23     87s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2357.16M, totSessionCpu=0:01:27).
[04/24 16:52:23     87s] **optDesign ... cpu = 0:00:57, real = 0:01:00, mem = 1792.7M, totSessionCpu=0:01:27 **
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] Latch borrow mode reset to max_borrow
[04/24 16:52:23     87s] #USet: Electrify Fences = 1
[04/24 16:52:23     87s] **INFO: flowCheckPoint #8 FinalSummary
[04/24 16:52:23     87s] OPTC: user 20.0
[04/24 16:52:23     87s] Reported timing to dir timingReports/optRoute
[04/24 16:52:23     87s] **optDesign ... cpu = 0:00:57, real = 0:01:00, mem = 1790.7M, totSessionCpu=0:01:27 **
[04/24 16:52:23     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2333.2M, EPOCH TIME: 1713970343.540283
[04/24 16:52:23     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:23     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:23     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.065, MEM:2333.2M, EPOCH TIME: 1713970343.605461
[04/24 16:52:23     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:23     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:23     87s] Saving timing graph ...
[04/24 16:52:23     87s] TG backup dir: /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/03_PnR/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/opt_timing_graph_6bXBGa
[04/24 16:52:23     87s] Disk Usage:
[04/24 16:52:23     87s] Filesystem                                              1K-blocks       Used  Available Use% Mounted on
[04/24 16:52:23     87s] kwak.esat.kuleuven.be:/san/micas/homedirs/users/wjiang 9587281920 8024528896 1487575040  85% /users/micas/wjiang
[04/24 16:52:23     87s] Done save timing graph
[04/24 16:52:23     87s] Disk Usage:
[04/24 16:52:23     87s] Filesystem                                              1K-blocks       Used  Available Use% Mounted on
[04/24 16:52:23     87s] kwak.esat.kuleuven.be:/san/micas/homedirs/users/wjiang 9587281920 8024531968 1487571968  85% /users/micas/wjiang
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:52:23     87s] 
[04/24 16:52:23     87s] TimeStamp Deleting Cell Server End ...
[04/24 16:52:24     87s] Starting delay calculation for Hold views
[04/24 16:52:24     87s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/24 16:52:24     87s] AAE_INFO: resetNetProps viewIdx 1 
[04/24 16:52:24     87s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 16:52:24     87s] #################################################################################
[04/24 16:52:24     87s] # Design Stage: PostRoute
[04/24 16:52:24     87s] # Design Name: sparc_exu_alu
[04/24 16:52:24     87s] # Design Mode: 45nm
[04/24 16:52:24     87s] # Analysis Mode: MMMC OCV 
[04/24 16:52:24     87s] # Parasitics Mode: SPEF/RCDB 
[04/24 16:52:24     87s] # Signoff Settings: SI On (EWM-WFP)
[04/24 16:52:24     87s] #################################################################################
[04/24 16:52:24     88s] AAE_INFO: 1 threads acquired from CTE.
[04/24 16:52:24     88s] Setting infinite Tws ...
[04/24 16:52:24     88s] First Iteration Infinite Tw... 
[04/24 16:52:24     88s] Calculate late delays in OCV mode...
[04/24 16:52:24     88s] Calculate early delays in OCV mode...
[04/24 16:52:24     88s] Topological Sorting (REAL = 0:00:00.0, MEM = 2355.6M, InitMEM = 2355.6M)
[04/24 16:52:24     88s] Start delay calculation (fullDC) (1 T). (MEM=2355.58)
[04/24 16:52:24     88s] *** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
[04/24 16:52:24     88s] End AAE Lib Interpolated Model. (MEM=2355.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:24     88s]  Report initialization with DMWrite ... (0, Best)
[04/24 16:52:25     89s] Total number of fetched objects 2633
[04/24 16:52:25     89s] AAE_INFO-618: Total number of nets in the design is 3145,  84.1 percent of the nets selected for SI analysis
[04/24 16:52:25     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:25     89s] End delay calculation. (MEM=2342.65 CPU=0:00:01.0 REAL=0:00:01.0)
[04/24 16:52:25     89s] End delay calculation (fullDC). (MEM=2342.65 CPU=0:00:01.1 REAL=0:00:01.0)
[04/24 16:52:25     89s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 2342.7M) ***
[04/24 16:52:25     89s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2366.7M)
[04/24 16:52:25     89s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 16:52:25     89s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2366.7M)
[04/24 16:52:25     89s] Starting SI iteration 2
[04/24 16:52:25     89s] Calculate late delays in OCV mode...
[04/24 16:52:25     89s] Calculate early delays in OCV mode...
[04/24 16:52:25     89s] Start delay calculation (fullDC) (1 T). (MEM=2342.65)
[04/24 16:52:25     89s] End AAE Lib Interpolated Model. (MEM=2342.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:25     89s]  Report initialization with DMUpdate ... (1, Worst)
[04/24 16:52:25     89s] Total number of fetched objects 2633
[04/24 16:52:25     89s] AAE_INFO-618: Total number of nets in the design is 3145,  12.6 percent of the nets selected for SI analysis
[04/24 16:52:25     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:25     89s] End delay calculation. (MEM=2342.65 CPU=0:00:00.3 REAL=0:00:00.0)
[04/24 16:52:25     89s] End delay calculation (fullDC). (MEM=2342.65 CPU=0:00:00.3 REAL=0:00:00.0)
[04/24 16:52:26     89s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2366.7M)
[04/24 16:52:26     89s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2366.7M)
[04/24 16:52:26     89s] Starting SI iteration 3
[04/24 16:52:26     89s] Calculate late delays in OCV mode...
[04/24 16:52:26     89s] Calculate early delays in OCV mode...
[04/24 16:52:26     89s] Start delay calculation (fullDC) (1 T). (MEM=2299.77)
[04/24 16:52:26     90s] End AAE Lib Interpolated Model. (MEM=2299.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:26     90s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:52:26     90s] Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Skipped = 26. 
[04/24 16:52:26     90s] Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Analyzed = 2633. 
[04/24 16:52:26     90s] Total number of fetched objects 2633
[04/24 16:52:26     90s] AAE_INFO-618: Total number of nets in the design is 3145,  8.8 percent of the nets selected for SI analysis
[04/24 16:52:26     90s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:26     90s] End delay calculation. (MEM=2344.46 CPU=0:00:00.3 REAL=0:00:00.0)
[04/24 16:52:26     90s] End delay calculation (fullDC). (MEM=2344.46 CPU=0:00:00.3 REAL=0:00:00.0)
[04/24 16:52:26     90s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2344.5M) ***
[04/24 16:52:26     90s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:01:31 mem=2368.5M)
[04/24 16:52:27     91s] Restoring timing graph ...
[04/24 16:52:27     91s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/24 16:52:27     91s] Done restore timing graph
[04/24 16:52:30     92s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 
Hold views included:
 AV_0100_bc_rc0_hold

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.437  | -0.437  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_wc_rc125_setup
|                    | -0.184  | -0.184  |   N/A   |  0.105  |
|                    | -0.437  | -0.437  |   N/A   |  0.000  |
|                    |    3    |    3    |   N/A   |    0    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.011  |  0.061  |   N/A   | -0.011  |
|           TNS (ns):| -0.087  |  0.000  |   N/A   | -0.087  |
|    Violating Paths:|   18    |    0    |   N/A   |   18    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_bc_rc0_hold | -0.011  |  0.061  |   N/A   | -0.011  |
|                    | -0.087  |  0.000  |   N/A   | -0.087  |
|                    |   18    |    0    |   N/A   |   18    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 16:52:30     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2392.2M, EPOCH TIME: 1713970350.576356
[04/24 16:52:30     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:30     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:30     92s] 
[04/24 16:52:30     92s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:30     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.070, MEM:2392.2M, EPOCH TIME: 1713970350.646324
[04/24 16:52:30     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:30     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:30     92s] Density: 10.178%
Total number of glitch violations: 0
------------------------------------------------------------------

[04/24 16:52:30     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2392.2M, EPOCH TIME: 1713970350.658694
[04/24 16:52:30     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:30     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:30     92s] 
[04/24 16:52:30     92s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:30     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:2392.2M, EPOCH TIME: 1713970350.726157
[04/24 16:52:30     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:30     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:30     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2392.2M, EPOCH TIME: 1713970350.737668
[04/24 16:52:30     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:30     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:30     92s] 
[04/24 16:52:30     92s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:30     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.067, MEM:2392.2M, EPOCH TIME: 1713970350.804663
[04/24 16:52:30     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:30     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:30     92s] *** Final Summary (holdfix) CPU=0:00:05.5, REAL=0:00:07.0, MEM=2392.2M
[04/24 16:52:30     92s] **optDesign ... cpu = 0:01:03, real = 0:01:07, mem = 1842.1M, totSessionCpu=0:01:33 **
[04/24 16:52:30     92s]  ReSet Options after AAE Based Opt flow 
[04/24 16:52:30     92s] *** Finished optDesign ***
[04/24 16:52:30     92s] Info: Destroy the CCOpt slew target map.
[04/24 16:52:30     92s] clean pInstBBox. size 0
[04/24 16:52:30     92s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[04/24 16:52:30     92s] All LLGs are deleted
[04/24 16:52:30     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:30     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:30     92s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2368.2M, EPOCH TIME: 1713970350.894216
[04/24 16:52:30     92s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2368.2M, EPOCH TIME: 1713970350.894390
[04/24 16:52:30     92s] Info: pop threads available for lower-level modules during optimization.
[04/24 16:52:30     92s] *** optDesign #1 [finish] : cpu/real = 0:01:02.8/0:01:07.3 (0.9), totSession cpu/real = 0:01:32.9/0:01:43.4 (0.9), mem = 2368.2M
[04/24 16:52:30     92s] 
[04/24 16:52:30     92s] =============================================================================================
[04/24 16:52:30     92s]  Final TAT Report : optDesign #1                                                21.17-s075_1
[04/24 16:52:30     92s] =============================================================================================
[04/24 16:52:30     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:52:30     92s] ---------------------------------------------------------------------------------------------
[04/24 16:52:30     92s] [ InitOpt                ]      1   0:00:02.1  (   3.1 % )     0:00:02.2 /  0:00:02.2    1.0
[04/24 16:52:30     92s] [ WnsOpt                 ]      1   0:00:04.4  (   6.5 % )     0:00:04.5 /  0:00:04.5    1.0
[04/24 16:52:30     92s] [ TnsOpt                 ]      2   0:00:02.5  (   3.7 % )     0:00:02.7 /  0:00:02.6    1.0
[04/24 16:52:30     92s] [ DrvOpt                 ]      1   0:00:01.1  (   1.6 % )     0:00:01.1 /  0:00:01.1    1.0
[04/24 16:52:30     92s] [ HoldOpt                ]      1   0:00:03.3  (   4.8 % )     0:00:03.3 /  0:00:03.3    1.0
[04/24 16:52:30     92s] [ SkewClock              ]      2   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[04/24 16:52:30     92s] [ ViewPruning            ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/24 16:52:30     92s] [ LayerAssignment        ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 16:52:30     92s] [ BuildHoldData          ]      2   0:00:02.9  (   4.3 % )     0:00:10.9 /  0:00:10.8    1.0
[04/24 16:52:30     92s] [ OptSummaryReport       ]      8   0:00:02.2  (   3.3 % )     0:00:08.6 /  0:00:06.8    0.8
[04/24 16:52:30     92s] [ DrvReport              ]     10   0:00:02.2  (   3.2 % )     0:00:02.2 /  0:00:00.5    0.2
[04/24 16:52:30     92s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 16:52:30     92s] [ CellServerInit         ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/24 16:52:30     92s] [ LibAnalyzerInit        ]      2   0:00:01.4  (   2.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/24 16:52:30     92s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:52:30     92s] [ RefinePlace            ]      2   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.1
[04/24 16:52:30     92s] [ ClockDrv               ]      1   0:00:01.5  (   2.2 % )     0:00:01.5 /  0:00:01.5    1.0
[04/24 16:52:30     92s] [ EcoRoute               ]      1   0:00:09.1  (  13.5 % )     0:00:09.1 /  0:00:09.0    1.0
[04/24 16:52:30     92s] [ ExtractRC              ]      2   0:00:17.2  (  25.6 % )     0:00:17.2 /  0:00:14.7    0.9
[04/24 16:52:30     92s] [ TimingUpdate           ]     31   0:00:04.6  (   6.9 % )     0:00:13.8 /  0:00:13.8    1.0
[04/24 16:52:30     92s] [ FullDelayCalc          ]     15   0:00:09.2  (  13.6 % )     0:00:09.2 /  0:00:09.2    1.0
[04/24 16:52:30     92s] [ TimingReport           ]     10   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[04/24 16:52:30     92s] [ GenerateReports        ]      2   0:00:01.1  (   1.6 % )     0:00:01.1 /  0:00:01.0    1.0
[04/24 16:52:30     92s] [ MISC                   ]          0:00:00.9  (   1.4 % )     0:00:00.9 /  0:00:00.9    1.0
[04/24 16:52:30     92s] ---------------------------------------------------------------------------------------------
[04/24 16:52:30     92s]  optDesign #1 TOTAL                 0:01:07.3  ( 100.0 % )     0:01:07.3 /  0:01:02.8    0.9
[04/24 16:52:30     92s] ---------------------------------------------------------------------------------------------
[04/24 16:52:30     92s] 
[04/24 16:52:30     92s] <CMD> setOptMode -holdTargetSlack 0.075
[04/24 16:52:30     92s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[04/24 16:52:30     92s] <CMD> optDesign -postRoute -hold -outDir timingReports/optRoute -prefix optRouteHoldIncr -expandedViews
[04/24 16:52:30     92s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1802.9M, totSessionCpu=0:01:33 **
[04/24 16:52:30     92s] *** optDesign #2 [begin] : totSession cpu/real = 0:01:33.0/0:01:43.4 (0.9), mem = 2335.2M
[04/24 16:52:30     92s] Info: 1 threads available for lower-level modules during optimization.
[04/24 16:52:30     92s] GigaOpt running with 1 threads.
[04/24 16:52:30     92s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:33.0/0:01:43.4 (0.9), mem = 2335.2M
[04/24 16:52:30     92s] **INFO: User settings:
[04/24 16:52:30     92s] setNanoRouteMode -drouteAntennaFactor                           1
[04/24 16:52:30     92s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[04/24 16:52:30     92s] setNanoRouteMode -drouteStartIteration                          0
[04/24 16:52:30     92s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[04/24 16:52:30     92s] setNanoRouteMode -extractDesignSignature                        91830039
[04/24 16:52:30     92s] setNanoRouteMode -extractRcModelFile                            /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin
[04/24 16:52:30     92s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/24 16:52:30     92s] setNanoRouteMode -grouteExpTdStdDelay                           25.5
[04/24 16:52:30     92s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/24 16:52:30     92s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[04/24 16:52:30     92s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[04/24 16:52:30     92s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/24 16:52:30     92s] setNanoRouteMode -routeReInsertFillerCellList                   {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1}
[04/24 16:52:30     92s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[04/24 16:52:30     92s] setNanoRouteMode -routeSiEffort                                 high
[04/24 16:52:30     92s] setNanoRouteMode -routeTopRoutingLayer                          4
[04/24 16:52:30     92s] setNanoRouteMode -routeWithNewSiDriven                          true
[04/24 16:52:30     92s] setNanoRouteMode -routeWithSiDriven                             true
[04/24 16:52:30     92s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[04/24 16:52:30     92s] setNanoRouteMode -routeWithTimingDriven                         true
[04/24 16:52:30     92s] setNanoRouteMode -timingEngine                                  .timing_file_218477.tif.gz
[04/24 16:52:30     92s] setDesignMode -process                                          45
[04/24 16:52:30     92s] setDesignMode -topRoutingLayer                                  Metal4
[04/24 16:52:30     92s] setExtractRCMode -coupled                                       true
[04/24 16:52:30     92s] setExtractRCMode -coupling_c_th                                 0.1
[04/24 16:52:30     92s] setExtractRCMode -engine                                        postRoute
[04/24 16:52:30     92s] setExtractRCMode -noCleanRCDB                                   true
[04/24 16:52:30     92s] setExtractRCMode -nrNetInMemory                                 100000
[04/24 16:52:30     92s] setExtractRCMode -relative_c_th                                 1
[04/24 16:52:30     92s] setExtractRCMode -total_c_th                                    0
[04/24 16:52:30     92s] setUsefulSkewMode -ecoRoute                                     false
[04/24 16:52:30     92s] setDelayCalMode -enable_high_fanout                             true
[04/24 16:52:30     92s] setDelayCalMode -engine                                         aae
[04/24 16:52:30     92s] setDelayCalMode -equivalent_waveform_model_propagation          true
[04/24 16:52:30     92s] setDelayCalMode -equivalent_waveform_model_type                 ecsm
[04/24 16:52:30     92s] setDelayCalMode -SIAware                                        true
[04/24 16:52:30     92s] setDelayCalMode -socv_accuracy_mode                             low
[04/24 16:52:30     92s] setOptMode -activeHoldViews                                     { AV_0100_bc_rc0_hold }
[04/24 16:52:30     92s] setOptMode -activeSetupViews                                    { AV_0100_wc_rc125_setup }
[04/24 16:52:30     92s] setOptMode -autoHoldViews                                       { AV_0100_bc_rc0_hold}
[04/24 16:52:30     92s] setOptMode -autoSetupViews                                      { AV_0100_wc_rc125_setup}
[04/24 16:52:30     92s] setOptMode -autoTDGRSetupViews                                  { AV_0100_wc_rc125_setup}
[04/24 16:52:30     92s] setOptMode -autoViewHoldTargetSlack                             0
[04/24 16:52:30     92s] setOptMode -deleteInst                                          true
[04/24 16:52:30     92s] setOptMode -drcMargin                                           0
[04/24 16:52:30     92s] setOptMode -fixDrc                                              true
[04/24 16:52:30     92s] setOptMode -fixHoldAllowSetupTnsDegrade                         false
[04/24 16:52:30     92s] setOptMode -holdTargetSlack                                     0.0749
[04/24 16:52:30     92s] setOptMode -optimizeFF                                          true
[04/24 16:52:30     92s] setOptMode -preserveAllSequential                               false
[04/24 16:52:30     92s] setOptMode -setupTargetSlack                                    0
[04/24 16:52:30     92s] setSIMode -analysisType                                         aae
[04/24 16:52:30     92s] setSIMode -delta_delay_annotation_mode                          lumpedOnNet
[04/24 16:52:30     92s] setSIMode -detailedReports                                      false
[04/24 16:52:30     92s] setSIMode -enable_glitch_report                                 true
[04/24 16:52:30     92s] setSIMode -num_si_iteration                                     3
[04/24 16:52:30     92s] setSIMode -separate_delta_delay_on_data                         true
[04/24 16:52:30     92s] setAnalysisMode -analysisType                                   onChipVariation
[04/24 16:52:30     92s] setAnalysisMode -checkType                                      setup
[04/24 16:52:30     92s] setAnalysisMode -clkSrcPath                                     true
[04/24 16:52:30     92s] setAnalysisMode -clockPropagation                               sdcControl
[04/24 16:52:30     92s] setAnalysisMode -cppr                                           both
[04/24 16:52:30     92s] setAnalysisMode -skew                                           true
[04/24 16:52:30     92s] setAnalysisMode -usefulSkew                                     true
[04/24 16:52:30     92s] 
[04/24 16:52:30     92s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/24 16:52:30     92s] Enable merging buffers from different footprints for postRoute code for MSV designs
[04/24 16:52:30     93s] 
[04/24 16:52:30     93s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:52:30     93s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:52:30     93s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:52:30     93s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:52:30     93s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:52:30     93s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:52:30     93s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:52:30     93s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:52:30     93s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:52:30     93s] Summary for sequential cells identification: 
[04/24 16:52:30     93s]   Identified SBFF number: 208
[04/24 16:52:30     93s]   Identified MBFF number: 0
[04/24 16:52:30     93s]   Identified SB Latch number: 0
[04/24 16:52:30     93s]   Identified MB Latch number: 0
[04/24 16:52:30     93s]   Not identified SBFF number: 32
[04/24 16:52:30     93s]   Not identified MBFF number: 0
[04/24 16:52:30     93s]   Not identified SB Latch number: 0
[04/24 16:52:30     93s]   Not identified MB Latch number: 0
[04/24 16:52:30     93s]   Number of sequential cells which are not FFs: 64
[04/24 16:52:30     93s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:52:30     93s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:52:30     93s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:52:30     93s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:52:31     93s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:52:31     93s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:52:31     93s] TLC MultiMap info (StdDelay):
[04/24 16:52:31     93s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:52:31     93s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:52:31     93s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:52:31     93s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:52:31     93s]  Setting StdDelay to: 25.6ps
[04/24 16:52:31     93s] 
[04/24 16:52:31     93s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:52:31     93s] Need call spDPlaceInit before registerPrioInstLoc.
[04/24 16:52:31     93s] [GPS-MSV] CPF Flow. Number of Power Domains: 2
[04/24 16:52:31     93s] [GPS-MSV]   Power Domain 'virtual_PDaon' (tag=1) Logical Virtual
[04/24 16:52:31     93s] [GPS-MSV]   Power Domain 'TOP' (tag=2) Default
[04/24 16:52:31     93s] [GPS-MSV] Related mode (msv/opt) setting
[04/24 16:52:31     93s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[04/24 16:52:31     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:2335.2M, EPOCH TIME: 1713970351.009767
[04/24 16:52:31     93s] Processing tracks to init pin-track alignment.
[04/24 16:52:31     93s] z: 2, totalTracks: 1
[04/24 16:52:31     93s] z: 4, totalTracks: 1
[04/24 16:52:31     93s] z: 6, totalTracks: 1
[04/24 16:52:31     93s] z: 8, totalTracks: 1
[04/24 16:52:31     93s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:52:31     93s] All LLGs are deleted
[04/24 16:52:31     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:31     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:31     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2335.2M, EPOCH TIME: 1713970351.017403
[04/24 16:52:31     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2335.2M, EPOCH TIME: 1713970351.017834
[04/24 16:52:31     93s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:52:31     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2335.2M, EPOCH TIME: 1713970351.018688
[04/24 16:52:31     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:31     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:31     93s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2335.2M, EPOCH TIME: 1713970351.022320
[04/24 16:52:31     93s] Max number of tech site patterns supported in site array is 256.
[04/24 16:52:31     93s] Core basic site is CoreSite
[04/24 16:52:31     93s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2335.2M, EPOCH TIME: 1713970351.081671
[04/24 16:52:31     93s] After signature check, allow fast init is false, keep pre-filter is true.
[04/24 16:52:31     93s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/24 16:52:31     93s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2335.2M, EPOCH TIME: 1713970351.085779
[04/24 16:52:31     93s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[04/24 16:52:31     93s] SiteArray: use 761,856 bytes
[04/24 16:52:31     93s] SiteArray: current memory after site array memory allocation 2335.2M
[04/24 16:52:31     93s] SiteArray: FP blocked sites are writable
[04/24 16:52:31     93s] PD TOP has 0 placeable physical insts.
[04/24 16:52:31     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 16:52:31     93s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2335.2M, EPOCH TIME: 1713970351.089424
[04/24 16:52:31     93s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.017, MEM:2335.2M, EPOCH TIME: 1713970351.106442
[04/24 16:52:31     93s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[04/24 16:52:31     93s] Atter site array init, number of instance map data is 0.
[04/24 16:52:31     93s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.088, MEM:2335.2M, EPOCH TIME: 1713970351.110339
[04/24 16:52:31     93s] 
[04/24 16:52:31     93s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:31     93s] OPERPROF:     Starting CMU at level 3, MEM:2335.2M, EPOCH TIME: 1713970351.111734
[04/24 16:52:31     93s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2335.2M, EPOCH TIME: 1713970351.113249
[04/24 16:52:31     93s] 
[04/24 16:52:31     93s] Bad Lib Cell Checking (CMU) is done! (0)
[04/24 16:52:31     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.095, MEM:2335.2M, EPOCH TIME: 1713970351.113824
[04/24 16:52:31     93s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2335.2M, EPOCH TIME: 1713970351.113904
[04/24 16:52:31     93s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2335.2M, EPOCH TIME: 1713970351.114373
[04/24 16:52:31     93s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2335.2MB).
[04/24 16:52:31     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.107, MEM:2335.2M, EPOCH TIME: 1713970351.116836
[04/24 16:52:31     93s] Cell 'XOR3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'XOR3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'XOR2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'XOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'XOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'XOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'XNOR3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'XNOR3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'XNOR2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'XNOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'XNOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'XNOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNTSCAX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNTSCAX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNTSCAX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNTSCAX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNTSCAX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNTSCAX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNTSCAX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNTSCAX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNCAX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNCAX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNCAX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNCAX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNCAX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNCAX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNCAX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TLATNCAX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TIELOHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TIEHIHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TBUFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TBUFX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TBUFX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TBUFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TBUFX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TBUFX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TBUFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TBUFX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TBUFX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'TBUFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SMDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SMDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SMDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SMDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SEDFFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SEDFFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SEDFFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SEDFFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SEDFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SEDFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SEDFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SEDFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SEDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SEDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SEDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SEDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFSHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFQXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFNSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFNSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFNSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFNSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR4X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR4X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR3X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR3X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI33XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI33X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI33X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI33X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI32XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI32X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI32X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI32X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI31XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI31X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI31X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI31X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI2BB2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI2BB2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI2BB2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI2BB2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI2BB1XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI2BB1X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI2BB1X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI2BB1X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI22XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI22X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI22X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI22X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI222XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI222X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI222X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI222X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI221XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI221X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI221X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI221X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI21XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI21X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI21X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI21X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI211XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI211X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI211X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OAI211X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OA22XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OA22X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OA22X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OA22X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OA21XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OA21X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OA21X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'OA21X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4BBXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4BBX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4BBX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR4BBX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR3X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR3X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR3BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR3BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR3BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR3BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR2BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR2BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR2BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NOR2BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4BBXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4BBX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4BBX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND4BBX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND3X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND3X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND3BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND3BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND3BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND3BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND2BXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND2BX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND2BX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'NAND2BX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MXI2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MX2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'MDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'INVXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'INVX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'INVX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'INVX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'INVX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'INVX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'INVX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'INVX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'INVX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'INVX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'HOLDX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'EDFFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'EDFFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'EDFFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'EDFFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'EDFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'EDFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'EDFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'EDFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'EDFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'EDFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'EDFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'EDFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DLY4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DLY4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DLY3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DLY3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DLY2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DLY2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DLY1X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DLY1X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFTRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFTRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFTRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFTRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFSHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFRHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFRHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFRHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFRHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFQXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFNSRXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFNSRX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFNSRX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFNSRX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFHQX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFHQX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFHQX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFFHQX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKXOR2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKXOR2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKXOR2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKXOR2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKMX2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKMX2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKMX2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKMX2X3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKMX2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKMX2X12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKINVX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKINVX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKINVX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKINVX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKINVX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKINVX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKINVX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKINVX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKINVX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKBUFX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKBUFX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKBUFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKBUFX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKBUFX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKBUFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKBUFX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKBUFX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKAND2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKAND2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKAND2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKAND2X3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKAND2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'CLKAND2X12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'BUFX8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'BUFX6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'BUFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'BUFX3HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'BUFX20HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'BUFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'BUFX16HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'BUFX12HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'BMXIX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'BMXIX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI33XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI33X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI33X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI33X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI32XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI32X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI32X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI32X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI31XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI31X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI31X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI31X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI2BB2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI2BB2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI2BB2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI2BB2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI2BB1XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI2BB1X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI2BB1X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI2BB1X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI22XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI22X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI22X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI22X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI222XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI222X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI222X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI222X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI221XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI221X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI221X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI221X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI21XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI21X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI21X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI21X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI211XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI211X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI211X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AOI211X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AO22XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AO22X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AO22X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AO22X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AO21XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AO21X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AO21X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AO21X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ANTENNAHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND4XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND4X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND4X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND4X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND4X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND4X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND3XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND3X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND3X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND3X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND3X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND3X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND2XLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND2X8HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND2X6HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND2X4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND2X2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'AND2X1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ADDHXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ADDHX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ADDHX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ADDHX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ADDFXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ADDFX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ADDFX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ADDFX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ADDFHXLHVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ADDFHX4HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ADDFHX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ADDFHX1HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ACHCONX2HVT' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'HSWCX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'HSWBX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFSX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFSRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFSQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFNX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFNSX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFNSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFNSRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFNSQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFNRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFNRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SRDFFNQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SPDFF4RX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SPDFF4RX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SPDFF2RX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SPDFF2RX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFF4RX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFF4RX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFF2RX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'SDFF2RX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RTLATX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RTLATSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RTLATRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFSX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFSRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFSQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFNX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFNSX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFNSRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFNSRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFNSQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFNRX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFNRQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'RDFFNQX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'PINVX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'PBUFX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSLHX1_TO' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSLHX1_FROM' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSLH_ISONL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSLH_ISONL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSLH_ISONH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSLH_ISONH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSLH_ISOL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSLH_ISOL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSLH_ISOH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSLH_ISOH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSHLX1_TO' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSHLX1_FROM' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSHL_ISONL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSHL_ISONL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSHL_ISONH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSHL_ISONH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSHL_ISOL_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSHL_ISOL_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSHL_ISOH_X1_TO_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'LSHL_ISOH_X1_FROM_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ISONLX1_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ISONLX1_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ISOLX1_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ISOLX1_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ISOHX1_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ISOHX1_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ISOHLDX1_ON' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'ISOHLDX1_OFF' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'HSWX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'HSWNX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'HSWDX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'HSWDNX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'FSWX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'FSWNX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFF4X2' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFF4X1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFF4RX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFF4RX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFF2X2' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFF2X1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFF2RX2' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] Cell 'DFF2RX1' is marked internal dont-use due to tech site checking failure.
[04/24 16:52:31     93s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[04/24 16:52:31     93s] 	Cell ACHCONX2HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell ADDFHX1HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell ADDFHX2HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell ADDFHX4HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell ADDFHXLHVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell ADDFX1HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell ADDFX2HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell ADDFX4HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell ADDFXLHVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell ADDHX1HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell ADDHX2HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell ADDHX4HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell ADDHXLHVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell AND2X1HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell AND2X2HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell AND2X4HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell AND2X6HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell AND2X8HVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell AND2XLHVT, site CoreSite.
[04/24 16:52:31     93s] 	Cell AND3X1HVT, site CoreSite.
[04/24 16:52:31     93s] 	...
[04/24 16:52:31     93s] 	Reporting only the 20 first cells found...
[04/24 16:52:31     93s] .
[04/24 16:52:31     93s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2335.2M, EPOCH TIME: 1713970351.121283
[04/24 16:52:31     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:31     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:31     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:31     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:31     93s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.013, MEM:2290.2M, EPOCH TIME: 1713970351.133960
[04/24 16:52:31     93s] 
[04/24 16:52:31     93s] Creating Lib Analyzer ...
[04/24 16:52:31     93s] Total number of usable buffers from Lib Analyzer: 32 ( CLKBUFX2LVT BUFX2LVT CLKBUFX2 BUFX2 CLKBUFX3LVT BUFX3LVT CLKBUFX3 BUFX3 CLKBUFX4LVT BUFX4LVT CLKBUFX4 BUFX4 CLKBUFX6LVT BUFX6LVT CLKBUFX6 BUFX6 CLKBUFX8LVT BUFX8LVT CLKBUFX8 BUFX8 CLKBUFX12LVT BUFX12LVT CLKBUFX12 BUFX12 CLKBUFX16LVT BUFX16LVT CLKBUFX16 BUFX16 CLKBUFX20LVT BUFX20LVT CLKBUFX20 BUFX20)
[04/24 16:52:31     93s] Total number of usable inverters from Lib Analyzer: 38 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 CLKINVX1 INVX3LVT CLKINVX2LVT INVX3 CLKINVX2 INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX4 CLKINVX4 CLKINVX3 INVX6LVT CLKINVX6LVT INVX6 CLKINVX6 INVX8LVT CLKINVX8LVT INVX8 CLKINVX8 INVX12LVT CLKINVX12LVT INVX12 CLKINVX12 INVX16LVT CLKINVX16LVT INVX16 CLKINVX16 INVX20LVT CLKINVX20LVT INVX20 CLKINVX20)
[04/24 16:52:31     93s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 16:52:31     93s] 
[04/24 16:52:31     93s] {RT rc125 0 4 4 0}
[04/24 16:52:31     93s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:34 mem=2298.2M
[04/24 16:52:31     93s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:34 mem=2298.2M
[04/24 16:52:31     93s] Creating Lib Analyzer, finished. 
[04/24 16:52:31     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:2298.2M, EPOCH TIME: 1713970351.889264
[04/24 16:52:31     93s] Processing tracks to init pin-track alignment.
[04/24 16:52:31     93s] z: 2, totalTracks: 1
[04/24 16:52:31     93s] z: 4, totalTracks: 1
[04/24 16:52:31     93s] z: 6, totalTracks: 1
[04/24 16:52:31     93s] z: 8, totalTracks: 1
[04/24 16:52:31     93s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:52:31     93s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:52:31     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2298.2M, EPOCH TIME: 1713970351.899750
[04/24 16:52:31     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:31     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:31     94s] PD TOP has 0 placeable physical insts.
[04/24 16:52:31     94s] 
[04/24 16:52:31     94s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:31     94s] 
[04/24 16:52:31     94s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:52:31     94s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:2298.2M, EPOCH TIME: 1713970351.970095
[04/24 16:52:31     94s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2298.2M, EPOCH TIME: 1713970351.970217
[04/24 16:52:31     94s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2298.2M, EPOCH TIME: 1713970351.970723
[04/24 16:52:31     94s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2298.2MB).
[04/24 16:52:31     94s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.084, MEM:2298.2M, EPOCH TIME: 1713970351.973220
[04/24 16:52:31     94s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2298.2M, EPOCH TIME: 1713970351.973293
[04/24 16:52:31     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:31     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:31     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:31     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:31     94s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:2298.2M, EPOCH TIME: 1713970351.985484
[04/24 16:52:31     94s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1765.5M, totSessionCpu=0:01:34 **
[04/24 16:52:31     94s] Existing Dirty Nets : 0
[04/24 16:52:31     94s] New Signature Flow (optDesignCheckOptions) ....
[04/24 16:52:31     94s] #Taking db snapshot
[04/24 16:52:32     94s] #Taking db snapshot ... done
[04/24 16:52:32     94s] OPERPROF: Starting checkPlace at level 1, MEM:2298.2M, EPOCH TIME: 1713970352.007362
[04/24 16:52:32     94s] Processing tracks to init pin-track alignment.
[04/24 16:52:32     94s] z: 2, totalTracks: 1
[04/24 16:52:32     94s] z: 4, totalTracks: 1
[04/24 16:52:32     94s] z: 6, totalTracks: 1
[04/24 16:52:32     94s] z: 8, totalTracks: 1
[04/24 16:52:32     94s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:52:32     94s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:52:32     94s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2298.2M, EPOCH TIME: 1713970352.013922
[04/24 16:52:32     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] PD TOP has 0 placeable physical insts.
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:32     94s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.063, MEM:2298.2M, EPOCH TIME: 1713970352.077233
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] Begin checking placement ... (start mem=2298.2M, init mem=2298.2M)
[04/24 16:52:32     94s] Begin checking exclusive groups violation ...
[04/24 16:52:32     94s] There are 0 groups to check, max #box is 0, total #box is 0
[04/24 16:52:32     94s] Finished checking exclusive groups violations. Found 0 Vio.
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] Running CheckPlace using 1 thread in normal mode...
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] ...checkPlace normal is done!
[04/24 16:52:32     94s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2298.2M, EPOCH TIME: 1713970352.115579
[04/24 16:52:32     94s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:2298.2M, EPOCH TIME: 1713970352.117062
[04/24 16:52:32     94s] *info: Placed = 2294           (Fixed = 5)
[04/24 16:52:32     94s] *info: Unplaced = 0           
[04/24 16:52:32     94s] Placement Density:10.18%(4764/46803)
[04/24 16:52:32     94s] Placement Density (including fixed std cells):10.18%(4764/46803)
[04/24 16:52:32     94s] PowerDomain Density <TOP>:10.18%(4764/46803)
[04/24 16:52:32     94s] All LLGs are deleted
[04/24 16:52:32     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2294).
[04/24 16:52:32     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2298.2M, EPOCH TIME: 1713970352.119464
[04/24 16:52:32     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2298.2M, EPOCH TIME: 1713970352.119754
[04/24 16:52:32     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2298.2M)
[04/24 16:52:32     94s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.115, MEM:2298.2M, EPOCH TIME: 1713970352.122171
[04/24 16:52:32     94s]  Initial DC engine is -> aae
[04/24 16:52:32     94s]  
[04/24 16:52:32     94s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/24 16:52:32     94s]  
[04/24 16:52:32     94s]  
[04/24 16:52:32     94s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/24 16:52:32     94s]  
[04/24 16:52:32     94s] Reset EOS DB
[04/24 16:52:32     94s] Ignoring AAE DB Resetting ...
[04/24 16:52:32     94s]  Set Options for AAE Based Opt flow 
[04/24 16:52:32     94s] *** optDesign -postRoute ***
[04/24 16:52:32     94s] DRC Margin: user margin 0.0; extra margin 0
[04/24 16:52:32     94s] Setup Target Slack: user slack 0
[04/24 16:52:32     94s] Hold Target Slack: user slack 0.0749
[04/24 16:52:32     94s] All LLGs are deleted
[04/24 16:52:32     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2298.2M, EPOCH TIME: 1713970352.135429
[04/24 16:52:32     94s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2298.2M, EPOCH TIME: 1713970352.135864
[04/24 16:52:32     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2298.2M, EPOCH TIME: 1713970352.136735
[04/24 16:52:32     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2298.2M, EPOCH TIME: 1713970352.140384
[04/24 16:52:32     94s] Max number of tech site patterns supported in site array is 256.
[04/24 16:52:32     94s] Core basic site is CoreSite
[04/24 16:52:32     94s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2298.2M, EPOCH TIME: 1713970352.202032
[04/24 16:52:32     94s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 16:52:32     94s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 16:52:32     94s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2298.2M, EPOCH TIME: 1713970352.206326
[04/24 16:52:32     94s] Fast DP-INIT is on for default
[04/24 16:52:32     94s] Atter site array init, number of instance map data is 0.
[04/24 16:52:32     94s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:2298.2M, EPOCH TIME: 1713970352.210026
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:32     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.075, MEM:2298.2M, EPOCH TIME: 1713970352.211770
[04/24 16:52:32     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:32     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:52:32     94s] Deleting Lib Analyzer.
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] TimeStamp Deleting Cell Server End ...
[04/24 16:52:32     94s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:52:32     94s] Summary for sequential cells identification: 
[04/24 16:52:32     94s]   Identified SBFF number: 208
[04/24 16:52:32     94s]   Identified MBFF number: 0
[04/24 16:52:32     94s]   Identified SB Latch number: 0
[04/24 16:52:32     94s]   Identified MB Latch number: 0
[04/24 16:52:32     94s]   Not identified SBFF number: 32
[04/24 16:52:32     94s]   Not identified MBFF number: 0
[04/24 16:52:32     94s]   Not identified SB Latch number: 0
[04/24 16:52:32     94s]   Not identified MB Latch number: 0
[04/24 16:52:32     94s]   Number of sequential cells which are not FFs: 64
[04/24 16:52:32     94s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:52:32     94s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:52:32     94s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:52:32     94s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:52:32     94s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:52:32     94s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:52:32     94s] TLC MultiMap info (StdDelay):
[04/24 16:52:32     94s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:52:32     94s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:52:32     94s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:52:32     94s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:52:32     94s]  Setting StdDelay to: 25.6ps
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] TimeStamp Deleting Cell Server End ...
[04/24 16:52:32     94s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:34.3/0:01:44.7 (0.9), mem = 2298.2M
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] =============================================================================================
[04/24 16:52:32     94s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.17-s075_1
[04/24 16:52:32     94s] =============================================================================================
[04/24 16:52:32     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:52:32     94s] ---------------------------------------------------------------------------------------------
[04/24 16:52:32     94s] [ CellServerInit         ]      2   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.2
[04/24 16:52:32     94s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  55.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/24 16:52:32     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:32     94s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:32     94s] [ CheckPlace             ]      1   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:52:32     94s] [ MISC                   ]          0:00:00.4  (  32.6 % )     0:00:00.4 /  0:00:00.4    1.0
[04/24 16:52:32     94s] ---------------------------------------------------------------------------------------------
[04/24 16:52:32     94s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/24 16:52:32     94s] ---------------------------------------------------------------------------------------------
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] Include MVT Delays for Hold Opt
[04/24 16:52:32     94s] ** INFO : this run is activating 'postRoute' automaton
[04/24 16:52:32     94s] **INFO: flowCheckPoint #9 InitialSummary
[04/24 16:52:32     94s] #USet: Electrify Fences = 1
[04/24 16:52:32     94s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_mZNAWa.rcdb.d/sparc_exu_alu.rcdb.d': 5264 access done (mem: 2298.203M)
[04/24 16:52:32     94s] tQuantus: Use design signature to decide re-extraction is ON
[04/24 16:52:32     94s] #Start Inst Signature in MT(0)
[04/24 16:52:32     94s] #Start Net Signature in MT(46872258)
[04/24 16:52:32     94s] #Calculate SNet Signature in MT (51845205)
[04/24 16:52:32     94s] #Run time and memory report for RC extraction:
[04/24 16:52:32     94s] #RC extraction running on  Xeon 3.24GHz 19712KB Cache 48CPU.
[04/24 16:52:32     94s] #Run Statistics for snet signature:
[04/24 16:52:32     94s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:32     94s] #   Increased memory =     0.00 (MB), total memory =  1758.12 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:32     94s] #Run Statistics for Net Final Signature:
[04/24 16:52:32     94s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:32     94s] #   Increased memory =     0.00 (MB), total memory =  1758.12 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:32     94s] #Run Statistics for Net launch:
[04/24 16:52:32     94s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:32     94s] #   Increased memory =     0.00 (MB), total memory =  1758.12 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:32     94s] #Run Statistics for Net init_dbsNet_slist:
[04/24 16:52:32     94s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:32     94s] #   Increased memory =     0.00 (MB), total memory =  1758.12 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:32     94s] #Run Statistics for net signature:
[04/24 16:52:32     94s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:32     94s] #   Increased memory =     0.00 (MB), total memory =  1758.12 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:32     94s] #Run Statistics for inst signature:
[04/24 16:52:32     94s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:32     94s] #   Increased memory =    -6.79 (MB), total memory =  1758.12 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:32     94s] tQuantus: Original signature = 91830039, new signature = 91830039
[04/24 16:52:32     94s] tQuantus: Design is clean by design signature
[04/24 16:52:32     94s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_mZNAWa.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2288.203M)
[04/24 16:52:32     94s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_mZNAWa.rcdb.d/sparc_exu_alu.rcdb.d': 0 access done (mem: 2288.203M)
[04/24 16:52:32     94s] The design is extracted. Skipping TQuantus.
[04/24 16:52:32     94s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2288.2M, EPOCH TIME: 1713970352.420552
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL64 / prefix FILL).
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL32 / prefix FILL).
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL16 / prefix FILL).
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL8 / prefix FILL).
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL4 / prefix FILL).
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL2 / prefix FILL).
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL1 / prefix FILL).
[04/24 16:52:32     94s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2288.2M, EPOCH TIME: 1713970352.420942
[04/24 16:52:32     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2288.2M, EPOCH TIME: 1713970352.429391
[04/24 16:52:32     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:32     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:2288.2M, EPOCH TIME: 1713970352.496667
[04/24 16:52:32     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:32     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] **INFO: flowCheckPoint #10 OptimizationHold
[04/24 16:52:32     94s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2316.8M, EPOCH TIME: 1713970352.507178
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL64 / prefix FILL).
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL32 / prefix FILL).
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL16 / prefix FILL).
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL8 / prefix FILL).
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL4 / prefix FILL).
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL2 / prefix FILL).
[04/24 16:52:32     94s] Deleted 0 physical inst  (cell FILL1 / prefix FILL).
[04/24 16:52:32     94s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2316.8M, EPOCH TIME: 1713970352.507631
[04/24 16:52:32     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2316.8M, EPOCH TIME: 1713970352.514713
[04/24 16:52:32     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:32     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:2316.8M, EPOCH TIME: 1713970352.581477
[04/24 16:52:32     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:32     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:32     94s] GigaOpt Hold Optimizer is used
[04/24 16:52:32     94s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[04/24 16:52:32     94s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_mZNAWa.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2316.820M)
[04/24 16:52:32     94s] Reading RCDB with compressed RC data.
[04/24 16:52:32     94s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2334.8M)
[04/24 16:52:32     94s] End AAE Lib Interpolated Model. (MEM=2334.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:32     94s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] Creating Lib Analyzer ...
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:52:32     94s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:52:32     94s] Summary for sequential cells identification: 
[04/24 16:52:32     94s]   Identified SBFF number: 208
[04/24 16:52:32     94s]   Identified MBFF number: 0
[04/24 16:52:32     94s]   Identified SB Latch number: 0
[04/24 16:52:32     94s]   Identified MB Latch number: 0
[04/24 16:52:32     94s]   Not identified SBFF number: 32
[04/24 16:52:32     94s]   Not identified MBFF number: 0
[04/24 16:52:32     94s]   Not identified SB Latch number: 0
[04/24 16:52:32     94s]   Not identified MB Latch number: 0
[04/24 16:52:32     94s]   Number of sequential cells which are not FFs: 64
[04/24 16:52:32     94s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:52:32     94s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:52:32     94s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:52:32     94s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:52:32     94s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:52:32     94s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:52:32     94s] TLC MultiMap info (StdDelay):
[04/24 16:52:32     94s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:52:32     94s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:52:32     94s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:52:32     94s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:52:32     94s]  Setting StdDelay to: 25.6ps
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:52:32     94s] Total number of usable buffers from Lib Analyzer: 32 ( CLKBUFX2LVT BUFX2LVT CLKBUFX2 BUFX2 CLKBUFX3LVT BUFX3LVT CLKBUFX3 BUFX3 CLKBUFX4LVT BUFX4LVT CLKBUFX4 BUFX4 CLKBUFX6LVT BUFX6LVT CLKBUFX6 BUFX6 CLKBUFX8LVT BUFX8LVT CLKBUFX8 BUFX8 CLKBUFX12LVT BUFX12LVT CLKBUFX12 BUFX12 CLKBUFX16LVT BUFX16LVT CLKBUFX16 BUFX16 CLKBUFX20LVT BUFX20LVT CLKBUFX20 BUFX20)
[04/24 16:52:32     94s] Total number of usable inverters from Lib Analyzer: 38 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 CLKINVX1 INVX3LVT CLKINVX2LVT INVX3 CLKINVX2 INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX4 CLKINVX4 CLKINVX3 INVX6LVT CLKINVX6LVT INVX6 CLKINVX6 INVX8LVT CLKINVX8LVT INVX8 CLKINVX8 INVX12LVT CLKINVX12LVT INVX12 CLKINVX12 INVX16LVT CLKINVX16LVT INVX16 CLKINVX16 INVX20LVT CLKINVX20LVT INVX20 CLKINVX20)
[04/24 16:52:32     94s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 16:52:32     94s] 
[04/24 16:52:32     94s] {RT rc125 0 4 4 0}
[04/24 16:52:33     95s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:35 mem=2344.9M
[04/24 16:52:33     95s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:35 mem=2344.9M
[04/24 16:52:33     95s] Creating Lib Analyzer, finished. 
[04/24 16:52:33     95s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:35 mem=2344.9M ***
[04/24 16:52:33     95s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:35.4/0:01:45.9 (0.9), mem = 2344.9M
[04/24 16:52:33     95s] Saving timing graph ...
[04/24 16:52:33     95s] TG backup dir: /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/03_PnR/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/opt_timing_graph_gJVSX1
[04/24 16:52:33     95s] Disk Usage:
[04/24 16:52:33     95s] Filesystem                                              1K-blocks       Used  Available Use% Mounted on
[04/24 16:52:33     95s] kwak.esat.kuleuven.be:/san/micas/homedirs/users/wjiang 9587281920 8024529920 1487574016  85% /users/micas/wjiang
[04/24 16:52:33     95s] Done save timing graph
[04/24 16:52:33     95s] Disk Usage:
[04/24 16:52:33     95s] Filesystem                                              1K-blocks       Used  Available Use% Mounted on
[04/24 16:52:33     95s] kwak.esat.kuleuven.be:/san/micas/homedirs/users/wjiang 9587281920 8024532992 1487570944  85% /users/micas/wjiang
[04/24 16:52:33     95s] OPTC: user 20.0
[04/24 16:52:33     95s] 
[04/24 16:52:33     95s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:52:33     95s] Deleting Lib Analyzer.
[04/24 16:52:33     95s] 
[04/24 16:52:33     95s] TimeStamp Deleting Cell Server End ...
[04/24 16:52:34     96s] Starting delay calculation for Hold views
[04/24 16:52:34     96s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/24 16:52:34     96s] AAE_INFO: resetNetProps viewIdx 1 
[04/24 16:52:34     96s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 16:52:34     96s] #################################################################################
[04/24 16:52:34     96s] # Design Stage: PostRoute
[04/24 16:52:34     96s] # Design Name: sparc_exu_alu
[04/24 16:52:34     96s] # Design Mode: 45nm
[04/24 16:52:34     96s] # Analysis Mode: MMMC OCV 
[04/24 16:52:34     96s] # Parasitics Mode: SPEF/RCDB 
[04/24 16:52:34     96s] # Signoff Settings: SI On (EWM-WFP)
[04/24 16:52:34     96s] #################################################################################
[04/24 16:52:34     96s] AAE_INFO: 1 threads acquired from CTE.
[04/24 16:52:34     96s] Setting infinite Tws ...
[04/24 16:52:34     96s] First Iteration Infinite Tw... 
[04/24 16:52:34     96s] Calculate late delays in OCV mode...
[04/24 16:52:34     96s] Calculate early delays in OCV mode...
[04/24 16:52:34     96s] Topological Sorting (REAL = 0:00:00.0, MEM = 2367.3M, InitMEM = 2367.3M)
[04/24 16:52:34     96s] Start delay calculation (fullDC) (1 T). (MEM=2367.26)
[04/24 16:52:34     96s] *** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
[04/24 16:52:34     96s] End AAE Lib Interpolated Model. (MEM=2367.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:34     96s]  Report initialization with DMWrite ... (0, Best)
[04/24 16:52:35     97s] Total number of fetched objects 2633
[04/24 16:52:35     97s] AAE_INFO-618: Total number of nets in the design is 3145,  84.1 percent of the nets selected for SI analysis
[04/24 16:52:35     97s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:35     97s] End delay calculation. (MEM=2354.32 CPU=0:00:01.1 REAL=0:00:01.0)
[04/24 16:52:35     97s] End delay calculation (fullDC). (MEM=2354.32 CPU=0:00:01.2 REAL=0:00:01.0)
[04/24 16:52:35     97s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 2354.3M) ***
[04/24 16:52:35     97s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2378.3M)
[04/24 16:52:35     97s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 16:52:35     97s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2378.3M)
[04/24 16:52:35     97s] 
[04/24 16:52:35     97s] Executing IPO callback for view pruning ..
[04/24 16:52:35     97s] Starting SI iteration 2
[04/24 16:52:35     97s] Calculate late delays in OCV mode...
[04/24 16:52:35     97s] Calculate early delays in OCV mode...
[04/24 16:52:35     97s] Start delay calculation (fullDC) (1 T). (MEM=2354.32)
[04/24 16:52:35     97s] End AAE Lib Interpolated Model. (MEM=2354.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:35     97s]  Report initialization with DMUpdate ... (1, Worst)
[04/24 16:52:36     98s] Total number of fetched objects 2633
[04/24 16:52:36     98s] AAE_INFO-618: Total number of nets in the design is 3145,  12.6 percent of the nets selected for SI analysis
[04/24 16:52:36     98s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:36     98s] End delay calculation. (MEM=2354.32 CPU=0:00:00.3 REAL=0:00:01.0)
[04/24 16:52:36     98s] End delay calculation (fullDC). (MEM=2354.32 CPU=0:00:00.3 REAL=0:00:01.0)
[04/24 16:52:36     98s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2378.3M)
[04/24 16:52:36     98s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2378.3M)
[04/24 16:52:36     98s] Starting SI iteration 3
[04/24 16:52:36     98s] Calculate late delays in OCV mode...
[04/24 16:52:36     98s] Calculate early delays in OCV mode...
[04/24 16:52:36     98s] Start delay calculation (fullDC) (1 T). (MEM=2303.44)
[04/24 16:52:36     98s] End AAE Lib Interpolated Model. (MEM=2303.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:36     98s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:52:36     98s] Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Skipped = 26. 
[04/24 16:52:36     98s] Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Analyzed = 2633. 
[04/24 16:52:36     98s] Total number of fetched objects 2633
[04/24 16:52:36     98s] AAE_INFO-618: Total number of nets in the design is 3145,  8.8 percent of the nets selected for SI analysis
[04/24 16:52:36     98s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:36     98s] End delay calculation. (MEM=2347.12 CPU=0:00:00.3 REAL=0:00:00.0)
[04/24 16:52:36     98s] End delay calculation (fullDC). (MEM=2347.12 CPU=0:00:00.3 REAL=0:00:00.0)
[04/24 16:52:36     98s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2347.1M) ***
[04/24 16:52:36     98s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:02.0 totSessionCpu=0:01:39 mem=2371.1M)
[04/24 16:52:37     99s] 
[04/24 16:52:37     99s] Active hold views:
[04/24 16:52:37     99s]  AV_0100_bc_rc0_hold
[04/24 16:52:37     99s]   Dominating endpoints: 0
[04/24 16:52:37     99s]   Dominating TNS: -0.000
[04/24 16:52:37     99s] 
[04/24 16:52:37     99s] Done building cte hold timing graph (fixHold) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:01:39 mem=2403.1M ***
[04/24 16:52:37     99s] OPTC: user 20.0
[04/24 16:52:37     99s] Done building hold timer [5187 node(s), 6300 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:01:39 mem=2403.1M ***
[04/24 16:52:37     99s] Restoring timing graph ...
[04/24 16:52:37     99s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/24 16:52:37     99s] Done restore timing graph
[04/24 16:52:37     99s] Done building cte setup timing graph (fixHold) cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:01:40 mem=2415.2M ***
[04/24 16:52:37     99s] *info: category slack lower bound [L -183.6] default
[04/24 16:52:37     99s] *info: category slack lower bound [H 0.0] reg2cgate 
[04/24 16:52:37     99s] *info: category slack lower bound [H -183.6] reg2reg 
[04/24 16:52:37     99s] --------------------------------------------------- 
[04/24 16:52:37     99s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/24 16:52:37     99s] --------------------------------------------------- 
[04/24 16:52:37     99s]          WNS    reg2regWNS
[04/24 16:52:37     99s]    -0.184 ns     -0.184 ns
[04/24 16:52:37     99s] --------------------------------------------------- 
[04/24 16:52:38    100s]   Timing/DRV Snapshot: (REF)
[04/24 16:52:38    100s]      Weighted WNS: -0.183
[04/24 16:52:38    100s]       All  PG WNS: -0.184
[04/24 16:52:38    100s]       High PG WNS: -0.184
[04/24 16:52:38    100s]       All  PG TNS: -0.438
[04/24 16:52:38    100s]       High PG TNS: -0.438
[04/24 16:52:38    100s]       Low  PG TNS: 0.000
[04/24 16:52:38    100s]          Tran DRV: 0 (0)
[04/24 16:52:38    100s]           Cap DRV: 0 (0)
[04/24 16:52:38    100s]        Fanout DRV: 0 (0)
[04/24 16:52:38    100s]            Glitch: 0 (0)
[04/24 16:52:38    100s]    Category Slack: { [L, -0.184] [H, -0.184] }
[04/24 16:52:38    100s] 
[04/24 16:52:38    100s] 
[04/24 16:52:38    100s] Creating Lib Analyzer ...
[04/24 16:52:38    100s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/24 16:52:38    100s] 
[04/24 16:52:38    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:52:38    100s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:52:38    100s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:52:38    100s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:52:38    100s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:52:38    100s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:52:38    100s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:52:38    100s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:52:38    100s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:52:38    100s] Summary for sequential cells identification: 
[04/24 16:52:38    100s]   Identified SBFF number: 208
[04/24 16:52:38    100s]   Identified MBFF number: 0
[04/24 16:52:38    100s]   Identified SB Latch number: 0
[04/24 16:52:38    100s]   Identified MB Latch number: 0
[04/24 16:52:38    100s]   Not identified SBFF number: 32
[04/24 16:52:38    100s]   Not identified MBFF number: 0
[04/24 16:52:38    100s]   Not identified SB Latch number: 0
[04/24 16:52:38    100s]   Not identified MB Latch number: 0
[04/24 16:52:38    100s]   Number of sequential cells which are not FFs: 64
[04/24 16:52:38    100s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:52:38    100s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:52:38    100s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:52:38    100s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:52:38    100s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:52:38    100s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:52:38    100s] TLC MultiMap info (StdDelay):
[04/24 16:52:38    100s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:52:38    100s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:52:38    100s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:52:38    100s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:52:38    100s]  Setting StdDelay to: 25.6ps
[04/24 16:52:38    100s] 
[04/24 16:52:38    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:52:38    100s] Total number of usable buffers from Lib Analyzer: 32 ( CLKBUFX2LVT BUFX2LVT CLKBUFX2 BUFX2 CLKBUFX3LVT BUFX3LVT CLKBUFX3 BUFX3 CLKBUFX4LVT BUFX4LVT CLKBUFX4 BUFX4 CLKBUFX6LVT BUFX6LVT CLKBUFX6 BUFX6 CLKBUFX8LVT BUFX8LVT CLKBUFX8 BUFX8 CLKBUFX12LVT BUFX12LVT CLKBUFX12 BUFX12 CLKBUFX16LVT BUFX16LVT CLKBUFX16 BUFX16 CLKBUFX20LVT BUFX20LVT CLKBUFX20 BUFX20)
[04/24 16:52:38    100s] Total number of usable inverters from Lib Analyzer: 38 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 CLKINVX1 INVX3LVT CLKINVX2LVT INVX3 CLKINVX2 INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX4 CLKINVX4 CLKINVX3 INVX6LVT CLKINVX6LVT INVX6 CLKINVX6 INVX8LVT CLKINVX8LVT INVX8 CLKINVX8 INVX12LVT CLKINVX12LVT INVX12 CLKINVX12 INVX16LVT CLKINVX16LVT INVX16 CLKINVX16 INVX20LVT CLKINVX20LVT INVX20 CLKINVX20)
[04/24 16:52:38    100s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 16:52:38    100s] 
[04/24 16:52:38    100s] {RT rc125 0 4 4 0}
[04/24 16:52:38    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:41 mem=2458.3M
[04/24 16:52:38    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:41 mem=2458.3M
[04/24 16:52:38    100s] Creating Lib Analyzer, finished. 
[04/24 16:52:38    100s] OPTC: m1 20.0 20.0
[04/24 16:52:38    100s] Setting latch borrow mode to budget during optimization.
[04/24 16:52:39    101s] 
[04/24 16:52:39    101s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:52:39    101s] Deleting Lib Analyzer.
[04/24 16:52:39    101s] 
[04/24 16:52:39    101s] TimeStamp Deleting Cell Server End ...
[04/24 16:52:39    101s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/24 16:52:39    101s] 
[04/24 16:52:39    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:52:39    101s] Summary for sequential cells identification: 
[04/24 16:52:39    101s]   Identified SBFF number: 208
[04/24 16:52:39    101s]   Identified MBFF number: 0
[04/24 16:52:39    101s]   Identified SB Latch number: 0
[04/24 16:52:39    101s]   Identified MB Latch number: 0
[04/24 16:52:39    101s]   Not identified SBFF number: 32
[04/24 16:52:39    101s]   Not identified MBFF number: 0
[04/24 16:52:39    101s]   Not identified SB Latch number: 0
[04/24 16:52:39    101s]   Not identified MB Latch number: 0
[04/24 16:52:39    101s]   Number of sequential cells which are not FFs: 64
[04/24 16:52:39    101s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:52:39    101s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:52:39    101s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:52:39    101s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:52:39    101s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:52:39    101s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:52:39    101s] TLC MultiMap info (StdDelay):
[04/24 16:52:39    101s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:52:39    101s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:52:39    101s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:52:39    101s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:52:39    101s]  Setting StdDelay to: 25.6ps
[04/24 16:52:39    101s] 
[04/24 16:52:39    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:52:39    101s] 
[04/24 16:52:39    101s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:52:39    101s] 
[04/24 16:52:39    101s] TimeStamp Deleting Cell Server End ...
[04/24 16:52:39    101s] 
[04/24 16:52:39    101s] Creating Lib Analyzer ...
[04/24 16:52:39    101s] 
[04/24 16:52:39    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 16:52:39    101s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 16:52:39    101s] Summary for sequential cells identification: 
[04/24 16:52:39    101s]   Identified SBFF number: 208
[04/24 16:52:39    101s]   Identified MBFF number: 0
[04/24 16:52:39    101s]   Identified SB Latch number: 0
[04/24 16:52:39    101s]   Identified MB Latch number: 0
[04/24 16:52:39    101s]   Not identified SBFF number: 32
[04/24 16:52:39    101s]   Not identified MBFF number: 0
[04/24 16:52:39    101s]   Not identified SB Latch number: 0
[04/24 16:52:39    101s]   Not identified MB Latch number: 0
[04/24 16:52:39    101s]   Number of sequential cells which are not FFs: 64
[04/24 16:52:39    101s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 16:52:39    101s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 16:52:39    101s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 16:52:39    101s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:52:39    101s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:52:39    101s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:52:39    101s] TLC MultiMap info (StdDelay):
[04/24 16:52:39    101s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 16:52:39    101s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 16:52:39    101s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 16:52:39    101s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 16:52:39    101s]  Setting StdDelay to: 25.6ps
[04/24 16:52:39    101s] 
[04/24 16:52:39    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 16:52:39    101s] Total number of usable buffers from Lib Analyzer: 32 ( CLKBUFX2LVT BUFX2LVT CLKBUFX2 BUFX2 CLKBUFX3LVT BUFX3LVT CLKBUFX3 BUFX3 CLKBUFX4LVT BUFX4LVT CLKBUFX4 BUFX4 CLKBUFX6LVT BUFX6LVT CLKBUFX6 BUFX6 CLKBUFX8LVT BUFX8LVT CLKBUFX8 BUFX8 CLKBUFX12LVT BUFX12LVT CLKBUFX12 BUFX12 CLKBUFX16LVT BUFX16LVT CLKBUFX16 BUFX16 CLKBUFX20LVT BUFX20LVT CLKBUFX20 BUFX20)
[04/24 16:52:39    101s] Total number of usable inverters from Lib Analyzer: 38 ( INVXLLVT INVX1LVT INVXL INVX1 INVX2LVT CLKINVX1LVT INVX2 CLKINVX1 INVX3LVT CLKINVX2LVT INVX3 CLKINVX2 INVX4LVT CLKINVX4LVT CLKINVX3LVT INVX4 CLKINVX4 CLKINVX3 INVX6LVT CLKINVX6LVT INVX6 CLKINVX6 INVX8LVT CLKINVX8LVT INVX8 CLKINVX8 INVX12LVT CLKINVX12LVT INVX12 CLKINVX12 INVX16LVT CLKINVX16LVT INVX16 CLKINVX16 INVX20LVT CLKINVX20LVT INVX20 CLKINVX20)
[04/24 16:52:39    101s] Total number of usable delay cells from Lib Analyzer: 16 ( DLY1X1LVT DLY1X1 DLY1X4LVT DLY1X4 DLY2X1LVT DLY2X1 DLY2X4LVT DLY2X4 DLY3X1LVT DLY3X1 DLY3X4LVT DLY3X4 DLY4X1LVT DLY4X1 DLY4X4LVT DLY4X4)
[04/24 16:52:39    101s] 
[04/24 16:52:39    101s] {RT rc125 0 4 4 0}
[04/24 16:52:39    101s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=2458.3M
[04/24 16:52:39    101s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=2458.3M
[04/24 16:52:39    101s] Creating Lib Analyzer, finished. 
[04/24 16:52:39    101s] 
[04/24 16:52:39    101s] *Info: minBufDelay = 44.2 ps, libStdDelay = 25.6 ps, minBufSize = 6840000 (5.0)
[04/24 16:52:39    101s] *Info: worst delay setup view: AV_0100_wc_rc125_setup
[04/24 16:52:39    101s] Footprint list for hold buffering (delay unit: ps)
[04/24 16:52:39    101s] =================================================================
[04/24 16:52:39    101s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[04/24 16:52:39    101s] ------------------------------------------------------------------
[04/24 16:52:39    101s] *Info:       13.9       3.18     41.38    5.0  41.48 CLKBUFX2LVT (A,Y)
[04/24 16:52:39    101s] *Info:       13.9       3.18     41.38    5.0  41.48 BUFX2LVT (A,Y)
[04/24 16:52:39    101s] *Info:       17.7       3.77     62.17    5.0  62.29 CLKBUFX2 (A,Y)
[04/24 16:52:39    101s] *Info:       17.7       3.77     62.17    5.0  62.29 BUFX2 (A,Y)
[04/24 16:52:39    101s] *Info:       14.6       3.08     27.91    6.0  27.87 CLKBUFX3LVT (A,Y)
[04/24 16:52:39    101s] *Info:       14.6       3.08     27.91    6.0  27.87 BUFX3LVT (A,Y)
[04/24 16:52:39    101s] *Info:       18.7       3.73     41.38    6.0  41.48 CLKBUFX3 (A,Y)
[04/24 16:52:39    101s] *Info:       18.7       3.73     41.38    6.0  41.48 BUFX3 (A,Y)
[04/24 16:52:39    101s] *Info:       16.5       3.12     21.17    7.0  21.08 CLKBUFX4LVT (A,Y)
[04/24 16:52:39    101s] *Info:       16.5       3.12     21.17    7.0  21.08 BUFX4LVT (A,Y)
[04/24 16:52:39    101s] *Info:       21.2       3.73     31.18    7.0  31.18 CLKBUFX4 (A,Y)
[04/24 16:52:39    101s] *Info:       21.2       3.73     31.18    7.0  31.18 BUFX4 (A,Y)
[04/24 16:52:39    101s] *Info:       15.2       2.98     14.24    9.0  14.21 CLKBUFX6LVT (A,Y)
[04/24 16:52:39    101s] *Info:       15.2       2.98     14.24    9.0  14.21 BUFX6LVT (A,Y)
[04/24 16:52:39    101s] *Info:       19.4       3.62     21.17    9.0  21.02 CLKBUFX6 (A,Y)
[04/24 16:52:39    101s] *Info:       19.4       3.62     21.17    9.0  21.02 BUFX6 (A,Y)
[04/24 16:52:39    101s] *Info:       28.9       3.26     82.77    9.0  82.72 DLY1X1LVT (A,Y)
[04/24 16:52:39    101s] *Info:       36.8       4.01    124.34    9.0 124.22 DLY1X1 (A,Y)
[04/24 16:52:39    101s] *Info:       17.2       2.99     10.78   11.0  10.81 CLKBUFX8LVT (A,Y)
[04/24 16:52:39    101s] *Info:       17.2       2.99     10.78   11.0  10.81 BUFX8LVT (A,Y)
[04/24 16:52:39    101s] *Info:       22.1       3.58     15.98   11.0  16.01 CLKBUFX8 (A,Y)
[04/24 16:52:39    101s] *Info:       22.1       3.58     15.98   11.0  16.01 BUFX8 (A,Y)
[04/24 16:52:39    101s] *Info:       38.4       3.19     20.98   11.0  21.08 DLY1X4LVT (A,Y)
[04/24 16:52:39    101s] *Info:       48.8       3.91     31.18   11.0  31.18 DLY1X4 (A,Y)
[04/24 16:52:39    101s] *Info:       18.4       2.82      7.51   15.0   7.37 CLKBUFX12LVT (A,Y)
[04/24 16:52:39    101s] *Info:       18.4       2.82      7.51   15.0   7.37 BUFX12LVT (A,Y)
[04/24 16:52:39    101s] *Info:       23.1       3.42     10.97   15.0  10.92 CLKBUFX12 (A,Y)
[04/24 16:52:39    101s] *Info:       23.1       3.42     10.97   15.0  10.92 BUFX12 (A,Y)
[04/24 16:52:39    101s] *Info:       54.5       3.47     82.57   17.0  82.72 DLY2X1LVT (A,Y)
[04/24 16:52:39    101s] *Info:       70.3       4.24    124.15   17.0 124.22 DLY2X1 (A,Y)
[04/24 16:52:39    101s] *Info:       19.1       2.78      5.77   20.0   5.68 CLKBUFX16LVT (A,Y)
[04/24 16:52:39    101s] *Info:       19.1       2.78      5.77   20.0   5.68 BUFX16LVT (A,Y)
[04/24 16:52:39    101s] *Info:       23.3       3.40      8.66   20.0   8.38 CLKBUFX16 (A,Y)
[04/24 16:52:39    101s] *Info:       23.3       3.40      8.66   20.0   8.38 BUFX16 (A,Y)
[04/24 16:52:39    101s] *Info:       64.1       3.39     20.98   20.0  21.08 DLY2X4LVT (A,Y)
[04/24 16:52:39    101s] *Info:       82.5       4.14     31.18   20.0  31.18 DLY2X4 (A,Y)
[04/24 16:52:39    101s] *Info:       19.5       2.76      4.62   24.0   4.61 BUFX20LVT (A,Y)
[04/24 16:52:39    101s] *Info:       19.5       2.76      4.81   24.0   4.61 CLKBUFX20LVT (A,Y)
[04/24 16:52:39    101s] *Info:       24.0       3.35      6.74   24.0   6.79 BUFX20 (A,Y)
[04/24 16:52:39    101s] *Info:       24.0       3.35      6.93   24.0   6.79 CLKBUFX20 (A,Y)
[04/24 16:52:39    101s] *Info:       80.1       3.54     82.77   24.0  82.72 DLY3X1LVT (A,Y)
[04/24 16:52:39    101s] *Info:      103.8       4.33    124.34   24.0 124.22 DLY3X1 (A,Y)
[04/24 16:52:39    101s] *Info:       89.7       3.48     20.98   26.0  21.08 DLY3X4LVT (A,Y)
[04/24 16:52:39    101s] *Info:      116.0       4.24     31.18   26.0  31.18 DLY3X4 (A,Y)
[04/24 16:52:39    101s] *Info:      105.8       3.57     82.57   29.0  82.72 DLY4X1LVT (A,Y)
[04/24 16:52:39    101s] *Info:      137.3       4.37    124.15   29.0 124.22 DLY4X1 (A,Y)
[04/24 16:52:39    101s] *Info:      115.4       3.52     21.17   31.0  21.08 DLY4X4LVT (A,Y)
[04/24 16:52:39    101s] *Info:      149.5       4.30     31.18   31.0  31.18 DLY4X4 (A,Y)
[04/24 16:52:39    101s] =================================================================
[04/24 16:52:39    101s] Hold Timer stdDelay = 11.6ps
[04/24 16:52:39    101s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 16:52:39    101s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 16:52:39    101s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 16:52:39    101s] Hold Timer stdDelay = 11.6ps (AV_0100_bc_rc0_hold)
[04/24 16:52:39    101s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2458.3M, EPOCH TIME: 1713970359.948988
[04/24 16:52:39    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:39    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:40    101s] 
[04/24 16:52:40    101s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:40    101s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.069, MEM:2458.3M, EPOCH TIME: 1713970360.018025
[04/24 16:52:40    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:40    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:40    102s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup
Hold views included:
 AV_0100_bc_rc0_hold

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.437  | -0.437  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.011  |  0.061  |   N/A   | -0.011  |
|           TNS (ns):| -0.087  |  0.000  |   N/A   | -0.087  |
|    Violating Paths:|   18    |    0    |   N/A   |   18    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2458.3M, EPOCH TIME: 1713970360.103665
[04/24 16:52:40    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:40    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:40    102s] 
[04/24 16:52:40    102s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:40    102s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.068, MEM:2458.3M, EPOCH TIME: 1713970360.171317
[04/24 16:52:40    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:40    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:40    102s] Density: 10.178%
Total number of glitch violations: 0
------------------------------------------------------------------

[04/24 16:52:40    102s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1770.1M, totSessionCpu=0:01:42 **
[04/24 16:52:40    102s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:06.7/0:00:06.8 (1.0), totSession cpu/real = 0:01:42.1/0:01:52.6 (0.9), mem = 2369.3M
[04/24 16:52:40    102s] 
[04/24 16:52:40    102s] =============================================================================================
[04/24 16:52:40    102s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.17-s075_1
[04/24 16:52:40    102s] =============================================================================================
[04/24 16:52:40    102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:52:40    102s] ---------------------------------------------------------------------------------------------
[04/24 16:52:40    102s] [ ViewPruning            ]      6   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:52:40    102s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.3    1.0
[04/24 16:52:40    102s] [ DrvReport              ]      2   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/24 16:52:40    102s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:52:40    102s] [ CellServerInit         ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:52:40    102s] [ LibAnalyzerInit        ]      2   0:00:01.5  (  22.6 % )     0:00:01.5 /  0:00:01.5    1.0
[04/24 16:52:40    102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:40    102s] [ HoldTimerInit          ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/24 16:52:40    102s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:40    102s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[04/24 16:52:40    102s] [ TimingUpdate           ]      8   0:00:01.3  (  18.9 % )     0:00:03.1 /  0:00:03.1    1.0
[04/24 16:52:40    102s] [ FullDelayCalc          ]      4   0:00:01.9  (  27.4 % )     0:00:01.9 /  0:00:01.9    1.0
[04/24 16:52:40    102s] [ TimingReport           ]      2   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.1
[04/24 16:52:40    102s] [ SaveTimingGraph        ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    0.9
[04/24 16:52:40    102s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 16:52:40    102s] [ MISC                   ]          0:00:00.8  (  11.9 % )     0:00:00.8 /  0:00:00.7    0.9
[04/24 16:52:40    102s] ---------------------------------------------------------------------------------------------
[04/24 16:52:40    102s]  BuildHoldData #1 TOTAL             0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:06.7    1.0
[04/24 16:52:40    102s] ---------------------------------------------------------------------------------------------
[04/24 16:52:40    102s] 
[04/24 16:52:40    102s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:42.1/0:01:52.6 (0.9), mem = 2369.3M
[04/24 16:52:40    102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.245496.6
[04/24 16:52:40    102s] #optDebug: Start CG creation (mem=2369.3M)
[04/24 16:52:40    102s]  ...initializing CG  maxDriveDist 1091.454000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 109.145000 
[04/24 16:52:40    102s] (cpu=0:00:00.1, mem=2444.3M)
[04/24 16:52:40    102s]  ...processing cgPrt (cpu=0:00:00.1, mem=2444.3M)
[04/24 16:52:40    102s]  ...processing cgEgp (cpu=0:00:00.1, mem=2444.3M)
[04/24 16:52:40    102s]  ...processing cgPbk (cpu=0:00:00.1, mem=2444.3M)
[04/24 16:52:40    102s]  ...processing cgNrb(cpu=0:00:00.1, mem=2444.3M)
[04/24 16:52:40    102s]  ...processing cgObs (cpu=0:00:00.1, mem=2444.3M)
[04/24 16:52:40    102s]  ...processing cgCon (cpu=0:00:00.1, mem=2444.3M)
[04/24 16:52:40    102s]  ...processing cgPdm (cpu=0:00:00.1, mem=2444.3M)
[04/24 16:52:40    102s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2444.3M)
[04/24 16:52:40    102s] HoldSingleBuffer minRootGain=0.000
[04/24 16:52:40    102s] HoldSingleBuffer minRootGain=0.000
[04/24 16:52:40    102s] HoldSingleBuffer minRootGain=0.000
[04/24 16:52:40    102s] HoldSingleBuffer minRootGain=0.000
[04/24 16:52:40    102s] *info: Run optDesign holdfix with 1 thread.
[04/24 16:52:40    102s] Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
[04/24 16:52:40    102s] *info: Marking 0 level shifter instances dont touch
[04/24 16:52:40    102s] *info: Marking 0 isolation instances dont touch
[04/24 16:52:40    102s] Info: 6 clock nets excluded from IPO operation.
[04/24 16:52:40    102s] --------------------------------------------------- 
[04/24 16:52:40    102s]    Hold Timing Summary  - Initial 
[04/24 16:52:40    102s] --------------------------------------------------- 
[04/24 16:52:40    102s]  Target slack:       0.0749 ns
[04/24 16:52:40    102s]  View: AV_0100_bc_rc0_hold 
[04/24 16:52:40    102s]    WNS:      -0.0114  >>>  WNS:      -0.0863 with TargetSlack
[04/24 16:52:40    102s]    TNS:      -0.0872  >>>  TNS:      -8.0978 with TargetSlack
[04/24 16:52:40    102s]    VP :           17  >>>  VP:          141  with TargetSlack
[04/24 16:52:40    102s]    Worst hold path end point: addsub_adder_pipe_reg[5]/D
[04/24 16:52:40    102s] --------------------------------------------------- 
[04/24 16:52:40    102s] Info: Done creating the CCOpt slew target map.
[04/24 16:52:40    102s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/24 16:52:40    102s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=2482.4M
[04/24 16:52:40    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:2482.4M, EPOCH TIME: 1713970360.379090
[04/24 16:52:40    102s] Processing tracks to init pin-track alignment.
[04/24 16:52:40    102s] z: 2, totalTracks: 1
[04/24 16:52:40    102s] z: 4, totalTracks: 1
[04/24 16:52:40    102s] z: 6, totalTracks: 1
[04/24 16:52:40    102s] z: 8, totalTracks: 1
[04/24 16:52:40    102s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:52:40    102s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:52:40    102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2482.4M, EPOCH TIME: 1713970360.386942
[04/24 16:52:40    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:40    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:40    102s] PD TOP has 0 placeable physical insts.
[04/24 16:52:40    102s] 
[04/24 16:52:40    102s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:40    102s] 
[04/24 16:52:40    102s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:52:40    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.069, MEM:2482.4M, EPOCH TIME: 1713970360.456077
[04/24 16:52:40    102s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2482.4M, EPOCH TIME: 1713970360.456194
[04/24 16:52:40    102s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2482.4M, EPOCH TIME: 1713970360.457510
[04/24 16:52:40    102s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2482.4MB).
[04/24 16:52:40    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:2482.4M, EPOCH TIME: 1713970360.460055
[04/24 16:52:40    102s] TotalInstCnt at PhyDesignMc Initialization: 2294
[04/24 16:52:40    102s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=2482.4M
[04/24 16:52:40    102s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2482.4M, EPOCH TIME: 1713970360.475952
[04/24 16:52:40    102s] Found 0 hard placement blockage before merging.
[04/24 16:52:40    102s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2482.4M, EPOCH TIME: 1713970360.476116
[04/24 16:52:40    102s] 
[04/24 16:52:40    102s] *** Starting Core Fixing (fixHold) cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:01:42 mem=2482.4M density=10.178% ***
[04/24 16:52:40    102s] Optimizer Target Slack 0.000 StdDelay is 0.01160  
[04/24 16:52:40    102s] ### Creating RouteCongInterface, started
[04/24 16:52:40    102s] {MMLU 0 6 2762}
[04/24 16:52:40    102s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=2482.4M
[04/24 16:52:40    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=2482.4M
[04/24 16:52:40    102s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.437  | -0.437  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

Density: 10.178%
------------------------------------------------------------------
[04/24 16:52:40    102s] *info: Hold Batch Commit is enabled
[04/24 16:52:40    102s] *info: Levelized Batch Commit is enabled
[04/24 16:52:40    102s] 
[04/24 16:52:40    102s] Phase I ......
[04/24 16:52:40    102s] Executing transform: ECO Safe Resize
[04/24 16:52:40    102s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/24 16:52:40    102s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/24 16:52:40    102s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/24 16:52:40    102s] Worst hold path end point:
[04/24 16:52:40    102s]   addsub_adder_pipe_reg[5]/D
[04/24 16:52:40    102s]     net: addsub_adder_pipe[5] (nrTerm=2)
[04/24 16:52:40    102s] |   0|  -0.011|    -0.09|      17|          0|       0(     0)|   10.18%|   0:00:00.0|  2482.4M|
[04/24 16:52:40    102s] Worst hold path end point:
[04/24 16:52:40    102s]   addsub_adder_pipe_reg[5]/D
[04/24 16:52:40    102s]     net: addsub_adder_pipe[5] (nrTerm=2)
[04/24 16:52:40    102s] |   1|  -0.011|    -0.09|      17|          0|       8(     8)|   10.18%|   0:00:00.0|  2509.5M|
[04/24 16:52:40    102s] Worst hold path end point:
[04/24 16:52:40    102s]   addsub_adder_pipe_reg[5]/D
[04/24 16:52:40    102s]     net: addsub_adder_pipe[5] (nrTerm=2)
[04/24 16:52:40    102s] |   2|  -0.011|    -0.09|      17|          0|       0(     0)|   10.18%|   0:00:00.0|  2509.5M|
[04/24 16:52:40    102s] 
[04/24 16:52:40    102s] Capturing REF for hold ...
[04/24 16:52:40    102s]    Hold Timing Snapshot: (REF)
[04/24 16:52:40    102s]              All PG WNS: -0.011
[04/24 16:52:40    102s]              All PG TNS: -0.087
[04/24 16:52:40    102s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/24 16:52:40    102s] Executing transform: AddBuffer + LegalResize
[04/24 16:52:40    102s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/24 16:52:40    102s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/24 16:52:40    102s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/24 16:52:40    102s] Worst hold path end point:
[04/24 16:52:40    102s]   addsub_adder_pipe_reg[5]/D
[04/24 16:52:40    102s]     net: addsub_adder_pipe[5] (nrTerm=2)
[04/24 16:52:40    102s] |   0|  -0.011|    -0.09|      17|          0|       0(     0)|   10.18%|   0:00:00.0|  2509.5M|
[04/24 16:52:42    104s] Worst hold path end point:
[04/24 16:52:42    104s]   addsub_adder_pipe_reg[57]/D
[04/24 16:52:42    104s]     net: addsub_adder_pipe[57] (nrTerm=2)
[04/24 16:52:42    104s] |   1|   0.021|     0.00|       0|         86|       1(     0)|   11.12%|   0:00:02.0|  2547.7M|
[04/24 16:52:43    105s] Worst hold path end point:
[04/24 16:52:43    105s]   addsub_adder_pipe_reg[39]/D
[04/24 16:52:43    105s]     net: FE_PHN165_addsub_adder_pipe_39 (nrTerm=2)
[04/24 16:52:43    105s] |   2|   0.075|     0.00|       0|         14|       2(     0)|   11.22%|   0:00:01.0|  2547.7M|
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] Capturing REF for hold ...
[04/24 16:52:43    105s]    Hold Timing Snapshot: (REF)
[04/24 16:52:43    105s]              All PG WNS: 0.075
[04/24 16:52:43    105s]              All PG TNS: 0.000
[04/24 16:52:43    105s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] *info:    Total 100 cells added for Phase I
[04/24 16:52:43    105s] *info:        in which 0 is ripple commits (0.000%)
[04/24 16:52:43    105s] *info:    Total 11 instances resized for Phase I
[04/24 16:52:43    105s] *info:        in which 8 FF resizing 
[04/24 16:52:43    105s] *info:        in which 0 ripple resizing (0.000%)
[04/24 16:52:43    105s] --------------------------------------------------- 
[04/24 16:52:43    105s]    Hold Timing Summary  - Phase I 
[04/24 16:52:43    105s] --------------------------------------------------- 
[04/24 16:52:43    105s]  Target slack:       0.0749 ns
[04/24 16:52:43    105s]  View: AV_0100_bc_rc0_hold 
[04/24 16:52:43    105s]    WNS:       0.0749  >>>  WNS:       0.0000 with TargetSlack
[04/24 16:52:43    105s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[04/24 16:52:43    105s]    VP :            0  >>>  VP:            0  with TargetSlack
[04/24 16:52:43    105s]    Worst hold path end point: addsub_adder_pipe_reg[39]/D
[04/24 16:52:43    105s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.176  | -0.176  |   N/A   |  0.113  |
|           TNS (ns):| -0.417  | -0.417  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

Density: 11.224%
------------------------------------------------------------------
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] *** Finished Core Fixing (fixHold) cpu=0:00:09.8 real=0:00:10.0 totSessionCpu=0:01:45 mem=2547.7M density=11.224% ***
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] *info:
[04/24 16:52:43    105s] *info: Added a total of 100 cells to fix/reduce hold violation
[04/24 16:52:43    105s] *info:          in which 74 termBuffering
[04/24 16:52:43    105s] *info:          in which 0 dummyBuffering
[04/24 16:52:43    105s] *info:
[04/24 16:52:43    105s] *info: Summary: 
[04/24 16:52:43    105s] *info:            9 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[04/24 16:52:43    105s] *info:           15 cells of type 'CLKBUFX2LVT' (5.0, 	41.478) used
[04/24 16:52:43    105s] *info:            1 cell  of type 'CLKBUFX3' (6.0, 	41.480) used
[04/24 16:52:43    105s] *info:            1 cell  of type 'CLKBUFX3LVT' (6.0, 	27.873) used
[04/24 16:52:43    105s] *info:            1 cell  of type 'CLKBUFX4' (7.0, 	31.178) used
[04/24 16:52:43    105s] *info:            1 cell  of type 'CLKBUFX4LVT' (7.0, 	21.081) used
[04/24 16:52:43    105s] *info:            1 cell  of type 'CLKBUFX6' (9.0, 	21.015) used
[04/24 16:52:43    105s] *info:            1 cell  of type 'DLY1X1' (9.0, 	124.219) used
[04/24 16:52:43    105s] *info:            2 cells of type 'DLY1X1LVT' (9.0, 	82.722) used
[04/24 16:52:43    105s] *info:           50 cells of type 'DLY2X1' (17.0, 	124.219) used
[04/24 16:52:43    105s] *info:           15 cells of type 'DLY2X4' (20.0, 	31.180) used
[04/24 16:52:43    105s] *info:            3 cells of type 'DLY3X1' (24.0, 	124.219) used
[04/24 16:52:43    105s] *info:
[04/24 16:52:43    105s] *info: Total 11 instances resized
[04/24 16:52:43    105s] *info:       in which 8 FF resizing
[04/24 16:52:43    105s] *info:
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] *** Finish Post Route Hold Fixing (cpu=0:00:09.8 real=0:00:10.0 totSessionCpu=0:01:45 mem=2547.7M density=11.224%) ***
[04/24 16:52:43    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.245496.6
[04/24 16:52:43    105s] **INFO: total 111 insts, 0 nets marked don't touch
[04/24 16:52:43    105s] **INFO: total 111 insts, 0 nets marked don't touch DB property
[04/24 16:52:43    105s] **INFO: total 111 insts, 0 nets unmarked don't touch
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] Deleting 0 temporary hard placement blockage(s).
[04/24 16:52:43    105s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2528.6M, EPOCH TIME: 1713970363.272988
[04/24 16:52:43    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2394).
[04/24 16:52:43    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:2417.6M, EPOCH TIME: 1713970363.289021
[04/24 16:52:43    105s] TotalInstCnt at PhyDesignMc Destruction: 2394
[04/24 16:52:43    105s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:01:45.2/0:01:55.8 (0.9), mem = 2417.6M
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] =============================================================================================
[04/24 16:52:43    105s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.17-s075_1
[04/24 16:52:43    105s] =============================================================================================
[04/24 16:52:43    105s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:52:43    105s] ---------------------------------------------------------------------------------------------
[04/24 16:52:43    105s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.5
[04/24 16:52:43    105s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 16:52:43    105s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:43    105s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:52:43    105s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:43    105s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[04/24 16:52:43    105s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:52:43    105s] [ OptimizationStep       ]      2   0:00:00.0  (   0.1 % )     0:00:02.7 /  0:00:02.6    1.0
[04/24 16:52:43    105s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.3 % )     0:00:02.7 /  0:00:02.6    1.0
[04/24 16:52:43    105s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:43    105s] [ OptEval                ]      4   0:00:01.3  (  41.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/24 16:52:43    105s] [ OptCommit              ]      4   0:00:00.0  (   1.2 % )     0:00:01.3 /  0:00:01.3    1.0
[04/24 16:52:43    105s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.8 % )     0:00:00.5 /  0:00:00.6    1.0
[04/24 16:52:43    105s] [ IncrDelayCalc          ]     59   0:00:00.5  (  16.3 % )     0:00:00.5 /  0:00:00.5    1.0
[04/24 16:52:43    105s] [ HoldReEval             ]      7   0:00:00.5  (  16.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/24 16:52:43    105s] [ HoldDelayCalc          ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[04/24 16:52:43    105s] [ HoldRefreshTiming      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:43    105s] [ HoldValidateSetup      ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:43    105s] [ HoldValidateHold       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:43    105s] [ HoldCollectNode        ]      7   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/24 16:52:43    105s] [ HoldSortNodeList       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:43    105s] [ HoldBottleneckCount    ]      5   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 16:52:43    105s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 16:52:43    105s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[04/24 16:52:43    105s] [ HoldDBCommit           ]     19   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.0    0.6
[04/24 16:52:43    105s] [ HoldTimerCalcSummary   ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:43    105s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:52:43    105s] [ TimingReport           ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.6
[04/24 16:52:43    105s] [ IncrTimingUpdate       ]     14   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:52:43    105s] [ MISC                   ]          0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.1    0.9
[04/24 16:52:43    105s] ---------------------------------------------------------------------------------------------
[04/24 16:52:43    105s]  HoldOpt #1 TOTAL                   0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[04/24 16:52:43    105s] ---------------------------------------------------------------------------------------------
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] **INFO: Skipping refine place as no non-legal commits were detected
[04/24 16:52:43    105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2417.6M, EPOCH TIME: 1713970363.298474
[04/24 16:52:43    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:43    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.072, MEM:2417.6M, EPOCH TIME: 1713970363.370873
[04/24 16:52:43    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:43    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] Running postRoute recovery in preEcoRoute mode
[04/24 16:52:43    105s] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1812.4M, totSessionCpu=0:01:45 **
[04/24 16:52:43    105s]   DRV Snapshot: (TGT)
[04/24 16:52:43    105s]          Tran DRV: 0 (0)
[04/24 16:52:43    105s]           Cap DRV: 0 (0)
[04/24 16:52:43    105s]        Fanout DRV: 0 (0)
[04/24 16:52:43    105s]            Glitch: 0 (0)
[04/24 16:52:43    105s] Checking DRV degradation...
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] Recovery Manager:
[04/24 16:52:43    105s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/24 16:52:43    105s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/24 16:52:43    105s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/24 16:52:43    105s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/24 16:52:43    105s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2417.72M, totSessionCpu=0:01:45).
[04/24 16:52:43    105s] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1812.4M, totSessionCpu=0:01:45 **
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s]   DRV Snapshot: (REF)
[04/24 16:52:43    105s]          Tran DRV: 0 (0)
[04/24 16:52:43    105s]           Cap DRV: 0 (0)
[04/24 16:52:43    105s]        Fanout DRV: 0 (0)
[04/24 16:52:43    105s]            Glitch: 0 (0)
[04/24 16:52:43    105s] Running refinePlace -preserveRouting true
[04/24 16:52:43    105s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2455.9M, EPOCH TIME: 1713970363.494845
[04/24 16:52:43    105s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2455.9M, EPOCH TIME: 1713970363.494943
[04/24 16:52:43    105s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2455.9M, EPOCH TIME: 1713970363.495050
[04/24 16:52:43    105s] Processing tracks to init pin-track alignment.
[04/24 16:52:43    105s] z: 2, totalTracks: 1
[04/24 16:52:43    105s] z: 4, totalTracks: 1
[04/24 16:52:43    105s] z: 6, totalTracks: 1
[04/24 16:52:43    105s] z: 8, totalTracks: 1
[04/24 16:52:43    105s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:52:43    105s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:52:43    105s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2455.9M, EPOCH TIME: 1713970363.502575
[04/24 16:52:43    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] PD TOP has 0 placeable physical insts.
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s]  Skipping Bad Lib Cell Checking (CMU) !
[04/24 16:52:43    105s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.070, REAL:0.067, MEM:2455.9M, EPOCH TIME: 1713970363.569806
[04/24 16:52:43    105s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2455.9M, EPOCH TIME: 1713970363.569926
[04/24 16:52:43    105s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2455.9M, EPOCH TIME: 1713970363.570280
[04/24 16:52:43    105s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2455.9MB).
[04/24 16:52:43    105s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.080, REAL:0.078, MEM:2455.9M, EPOCH TIME: 1713970363.572716
[04/24 16:52:43    105s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.078, MEM:2455.9M, EPOCH TIME: 1713970363.572776
[04/24 16:52:43    105s] TDRefine: refinePlace mode is spiral
[04/24 16:52:43    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.245496.3
[04/24 16:52:43    105s] OPERPROF:   Starting RefinePlace at level 2, MEM:2455.9M, EPOCH TIME: 1713970363.573093
[04/24 16:52:43    105s] *** Starting refinePlace (0:01:46 mem=2455.9M) ***
[04/24 16:52:43    105s] Total net bbox length = 8.839e+04 (6.377e+04 2.462e+04) (ext = 4.973e+04)
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:43    105s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:52:43    105s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:52:43    105s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2455.9M, EPOCH TIME: 1713970363.577939
[04/24 16:52:43    105s] Starting refinePlace ...
[04/24 16:52:43    105s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:52:43    105s] One DDP V2 for no tweak run.
[04/24 16:52:43    105s] (I)      Default pattern map key = sparc_exu_alu_default.
[04/24 16:52:43    105s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2455.9M, EPOCH TIME: 1713970363.584584
[04/24 16:52:43    105s] DDP initSite1 nrRow 119 nrJob 119
[04/24 16:52:43    105s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2455.9M, EPOCH TIME: 1713970363.584683
[04/24 16:52:43    105s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2455.9M, EPOCH TIME: 1713970363.584898
[04/24 16:52:43    105s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2455.9M, EPOCH TIME: 1713970363.584961
[04/24 16:52:43    105s] DDP markSite nrRow 119 nrJob 119
[04/24 16:52:43    105s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2455.9M, EPOCH TIME: 1713970363.585515
[04/24 16:52:43    105s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2455.9M, EPOCH TIME: 1713970363.585577
[04/24 16:52:43    105s]   Spread Effort: high, post-route mode, useDDP on.
[04/24 16:52:43    105s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2455.9MB) @(0:01:46 - 0:01:46).
[04/24 16:52:43    105s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 16:52:43    105s] wireLenOptFixPriorityInst 192 inst fixed
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] Running Spiral with 1 thread in Normal Mode  fetchWidth=30 
[04/24 16:52:43    105s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f3d4cb2fd20.
[04/24 16:52:43    105s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 16:52:43    105s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/24 16:52:43    105s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/24 16:52:43    105s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/24 16:52:43    105s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2423.9MB) @(0:01:46 - 0:01:46).
[04/24 16:52:43    105s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/24 16:52:43    105s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2423.9MB
[04/24 16:52:43    105s] Statistics of distance of Instance movement in refine placement:
[04/24 16:52:43    105s]   maximum (X+Y) =         0.00 um
[04/24 16:52:43    105s]   mean    (X+Y) =         0.00 um
[04/24 16:52:43    105s] Summary Report:
[04/24 16:52:43    105s] Instances move: 0 (out of 2389 movable)
[04/24 16:52:43    105s] Instances flipped: 0
[04/24 16:52:43    105s] Mean displacement: 0.00 um
[04/24 16:52:43    105s] Max displacement: 0.00 um 
[04/24 16:52:43    105s] Total instances moved : 0
[04/24 16:52:43    105s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.110, REAL:0.107, MEM:2423.9M, EPOCH TIME: 1713970363.685178
[04/24 16:52:43    105s] Total net bbox length = 8.839e+04 (6.377e+04 2.462e+04) (ext = 4.973e+04)
[04/24 16:52:43    105s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2423.9MB
[04/24 16:52:43    105s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2423.9MB) @(0:01:46 - 0:01:46).
[04/24 16:52:43    105s] *** Finished refinePlace (0:01:46 mem=2423.9M) ***
[04/24 16:52:43    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.245496.3
[04/24 16:52:43    105s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.120, REAL:0.113, MEM:2423.9M, EPOCH TIME: 1713970363.686372
[04/24 16:52:43    105s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2423.9M, EPOCH TIME: 1713970363.686438
[04/24 16:52:43    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2394).
[04/24 16:52:43    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.010, MEM:2385.9M, EPOCH TIME: 1713970363.696634
[04/24 16:52:43    105s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.210, REAL:0.202, MEM:2385.9M, EPOCH TIME: 1713970363.696742
[04/24 16:52:43    105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2385.9M, EPOCH TIME: 1713970363.714932
[04/24 16:52:43    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:43    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.069, MEM:2385.9M, EPOCH TIME: 1713970363.783566
[04/24 16:52:43    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:43    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.176  | -0.176  |   N/A   |  0.113  |
|           TNS (ns):| -0.417  | -0.417  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2450.0M, EPOCH TIME: 1713970363.857848
[04/24 16:52:43    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:52:43    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:2450.0M, EPOCH TIME: 1713970363.924950
[04/24 16:52:43    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:52:43    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:52:43    105s] Density: 11.224%
Total number of glitch violations: 0
------------------------------------------------------------------

[04/24 16:52:43    105s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1811.5M, totSessionCpu=0:01:46 **
[04/24 16:52:43    105s] **INFO: flowCheckPoint #11 GlobalDetailRoute
[04/24 16:52:43    105s] -routeWithEco false                       # bool, default=false
[04/24 16:52:43    105s] -routeSelectedNetOnly false               # bool, default=false
[04/24 16:52:43    105s] -routeWithTimingDriven true               # bool, default=false, user setting
[04/24 16:52:43    105s] -routeWithSiDriven true                   # bool, default=false, user setting
[04/24 16:52:43    105s] Existing Dirty Nets : 196
[04/24 16:52:43    105s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/24 16:52:43    105s] Reset Dirty Nets : 196
[04/24 16:52:43    105s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:45.9/0:01:56.4 (0.9), mem = 2391.5M
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] globalDetailRoute
[04/24 16:52:43    105s] 
[04/24 16:52:43    105s] #Start globalDetailRoute on Wed Apr 24 16:52:43 2024
[04/24 16:52:43    105s] #
[04/24 16:52:43    105s] ### Time Record (globalDetailRoute) is installed.
[04/24 16:52:43    105s] ### Time Record (Pre Callback) is installed.
[04/24 16:52:43    105s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_mZNAWa.rcdb.d/sparc_exu_alu.rcdb.d': 3976 access done (mem: 2391.500M)
[04/24 16:52:43    105s] ### Time Record (Pre Callback) is uninstalled.
[04/24 16:52:43    105s] ### Time Record (DB Import) is installed.
[04/24 16:52:43    105s] ### Time Record (Timing Data Generation) is installed.
[04/24 16:52:43    105s] ### Time Record (Timing Data Generation) is uninstalled.
[04/24 16:52:44    105s] ### Net info: total nets: 3245
[04/24 16:52:44    105s] ### Net info: dirty nets: 0
[04/24 16:52:44    105s] ### Net info: marked as disconnected nets: 0
[04/24 16:52:44    106s] #num needed restored net=0
[04/24 16:52:44    106s] #need_extraction net=0 (total=3245)
[04/24 16:52:44    106s] ### Net info: fully routed nets: 2658
[04/24 16:52:44    106s] ### Net info: trivial (< 2 pins) nets: 513
[04/24 16:52:44    106s] ### Net info: unrouted nets: 74
[04/24 16:52:44    106s] ### Net info: re-extraction nets: 0
[04/24 16:52:44    106s] ### Net info: ignored nets: 0
[04/24 16:52:44    106s] ### Net info: skip routing nets: 0
[04/24 16:52:44    106s] #WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/24 16:52:44    106s] ### import design signature (50): route=1411377429 fixed_route=1999740343 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1035950569 net_attr=651090276 dirty_area=0 del_dirty_area=0 cell=441240349 placement=926206054 pin_access=977276359 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 16:52:44    106s] ### Time Record (DB Import) is uninstalled.
[04/24 16:52:44    106s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[04/24 16:52:44    106s] #RTESIG:78da9593516bdb3010c7f7bc4f71a87dc8a0b574926dc98f19eda010b252d2edd128b6e2
[04/24 16:52:44    106s] #       a83832583265fbf453d252e848a3c60f3ed0fdfcbfbbbfce1797bf6e1f8070cc505e7b26
[04/24 16:52:44    106s] #       8b1a61f9c005134c5d7351e494631d538fdfc9d78bcb9ff72ba960a37b6f60b61e86fe0a
[04/24 16:52:44    106s] #       da3f4eef6c03add9e8a90fe04d08d675df5e68141230638707669b7ed0e10a266fc6ff38
[04/24 16:52:44    106s] #       11d367c84a2681e8290c04663e8c31715455e60cc238bd891e41949250a18af5450533eb
[04/24 16:52:44    106s] #       82e9cc7894ac727e4e8b55142674afe369a4b4a7cf4f56bb8efe36f6c99afb6d4b574637
[04/24 16:52:44    106s] #       dbf8059d2f1eebe8cd33bd31de76ee46077de768bbf6741ca66032e39aacd581f676bd17
[04/24 16:52:44    106s] #       f30d1d9b7a37b4a6cfd6d69df60019e2fbbe8f4128ca774e256e150b3c0f3f4bbd9005f0
[04/24 16:52:44    106s] #       222b925b8325e3e9d94a549f80649586a44220f3e5ea76b99c275cdfef15f141bb568f6d
[04/24 16:52:44    106s] #       648d9b761f910a881b9c394d55985a65cee2a04946e5407edc2d16a7fbe7ac92492dc457
[04/24 16:52:44    106s] #       ad32877d10fc10b03c047578bf645e13899a714f9277c05108205bdb6d536252427efa8f
[04/24 16:52:44    106s] #       e6d1fbf49055fe09a64a325c44b3b26077f1acded8ded4b17c2e653cda64dddf0fa7f9f2
[04/24 16:52:44    106s] #       0fb186be04
[04/24 16:52:44    106s] #
[04/24 16:52:44    106s] #Skip comparing routing design signature in db-snapshot flow
[04/24 16:52:44    106s] ### Time Record (Data Preparation) is installed.
[04/24 16:52:44    106s] #RTESIG:78da9593516bdb3010c7f7bc4f71a87dc8a0b57c926dc98f19eda010b252d2edd128b6ec
[04/24 16:52:44    106s] #       a83832583265fbf493d352e848a3c60f16e87efedfddffce1797bf6e1f80304c505cbb54
[04/24 16:52:44    106s] #       e415c2fa81f194a7f29af13ca30cab107afc4ebe5e5cfebcdf0809adea9d86c57618fa2b
[04/24 16:52:44    106s] #       68fe58b5373534ba5553efc169ef8dedbebdd0c80560921e1e58b4fda0fc154c4e8fff71
[04/24 16:52:44    106s] #       3c84cf9015a900a2263f1058383f86c0515591a5e0c7e94df40822a5801265c8cf4b5818
[04/24 16:52:44    106s] #       eb75a7c7a36499b1734a2c8330a1b38ea381528e3e3f19653bfa5b9b27a3ef770ddd6855
[04/24 16:52:44    106s] #       efc21774b97aac8237cff4463bd3d91be5d59da5cdd6d17198bc4eb4ad934679da9bed2c
[04/24 16:52:44    106s] #       e66a3ad6d57e68749f6c8d3ded01a688efeb3e06212fde3915992ae6781e7e967a2e7260
[04/24 16:52:44    106s] #       799247b7068b94c57b2b507e0212651c1212812cd79bdbf57a19717dde2be2bcb28d1a9b
[04/24 16:52:44    106s] #       c06a3bed3f2225103b587d9a2a31b6ca587206e4d0c4e9e2581a1c8988b15466407edcad
[04/24 16:52:44    106s] #       5631ad5244b5105fb58a0ce623d4391f581c0e7978bf445e03919c61a1a2c362c839909d
[04/24 16:52:44    106s] #       e976313121203bfdebb330a4789365f609a68c328c07b3126ff6e1ae6a4dafab903e1322
[04/24 16:52:44    106s] #       5cb549f7f7c36ebefc03b7afcab7
[04/24 16:52:44    106s] #
[04/24 16:52:44    106s] ### Time Record (Data Preparation) is uninstalled.
[04/24 16:52:44    106s] ### Time Record (Global Routing) is installed.
[04/24 16:52:44    106s] ### Time Record (Global Routing) is uninstalled.
[04/24 16:52:44    106s] #Total number of trivial nets (e.g. < 2 pins) = 513 (skipped).
[04/24 16:52:44    106s] #Total number of routable nets = 2732.
[04/24 16:52:44    106s] #Total number of nets in the design = 3245.
[04/24 16:52:44    106s] #204 routable nets do not have any wires.
[04/24 16:52:44    106s] #2528 routable nets have routed wires.
[04/24 16:52:44    106s] #204 nets will be global routed.
[04/24 16:52:44    106s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/24 16:52:44    106s] ### Time Record (Data Preparation) is installed.
[04/24 16:52:44    106s] #Start routing data preparation on Wed Apr 24 16:52:44 2024
[04/24 16:52:44    106s] #
[04/24 16:52:44    106s] #Minimum voltage of a net in the design = 0.000.
[04/24 16:52:44    106s] #Maximum voltage of a net in the design = 1.100.
[04/24 16:52:44    106s] #Voltage range [0.000 - 1.100] has 3242 nets.
[04/24 16:52:44    106s] #Voltage range [0.900 - 1.100] has 1 net.
[04/24 16:52:44    106s] #Voltage range [1.000 - 1.000] has 1 net.
[04/24 16:52:44    106s] #Voltage range [0.000 - 0.000] has 1 net.
[04/24 16:52:44    106s] #Build and mark too close pins for the same net.
[04/24 16:52:44    106s] ### Time Record (Cell Pin Access) is installed.
[04/24 16:52:44    106s] #Initial pin access analysis.
[04/24 16:52:44    106s] #Detail pin access analysis.
[04/24 16:52:44    106s] ### Time Record (Cell Pin Access) is uninstalled.
[04/24 16:52:44    106s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/24 16:52:44    106s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:44    106s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:44    106s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:44    106s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:44    106s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:44    106s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:44    106s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:44    106s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:44    106s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/24 16:52:44    106s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/24 16:52:44    106s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 16:52:44    106s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 16:52:44    106s] #pin_access_rlayer=2(Metal2)
[04/24 16:52:44    106s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 16:52:44    106s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 16:52:44    106s] #Processed 110/0 dirty instances, 196/24 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(109 insts marked dirty, reset pre-exisiting dirty flag on 111 insts, 0 nets marked need extraction)
[04/24 16:52:44    106s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1812.86 (MB), peak = 1884.11 (MB)
[04/24 16:52:44    106s] #Regenerating Ggrids automatically.
[04/24 16:52:44    106s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 16:52:44    106s] #Using automatically generated G-grids.
[04/24 16:52:45    107s] #Done routing data preparation.
[04/24 16:52:45    107s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1830.88 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] #Found 0 nets for post-route si or timing fixing.
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Finished routing data preparation on Wed Apr 24 16:52:45 2024
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Cpu time = 00:00:01
[04/24 16:52:45    107s] #Elapsed time = 00:00:01
[04/24 16:52:45    107s] #Increased memory = 22.28 (MB)
[04/24 16:52:45    107s] #Total memory = 1830.88 (MB)
[04/24 16:52:45    107s] #Peak memory = 1884.11 (MB)
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] ### Time Record (Data Preparation) is uninstalled.
[04/24 16:52:45    107s] ### Time Record (Global Routing) is installed.
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Start global routing on Wed Apr 24 16:52:45 2024
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Start global routing initialization on Wed Apr 24 16:52:45 2024
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Number of eco nets is 130
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Start global routing data preparation on Wed Apr 24 16:52:45 2024
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] ### build_merged_routing_blockage_rect_list starts on Wed Apr 24 16:52:45 2024 with memory = 1830.94 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] #Start routing resource analysis on Wed Apr 24 16:52:45 2024
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] ### init_is_bin_blocked starts on Wed Apr 24 16:52:45 2024 with memory = 1830.94 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Apr 24 16:52:45 2024 with memory = 1831.55 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### adjust_flow_cap starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### adjust_flow_per_partial_route_obs starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### set_via_blocked starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### copy_flow starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] #Routing resource analysis is done on Wed Apr 24 16:52:45 2024
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] ### report_flow_cap starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] #  Resource Analysis:
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/24 16:52:45    107s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/24 16:52:45    107s] #  --------------------------------------------------------------
[04/24 16:52:45    107s] #  Metal1         H        1003         387        8536     7.25%
[04/24 16:52:45    107s] #  Metal2         V         971         479        8536     4.39%
[04/24 16:52:45    107s] #  Metal3         H        1020         370        8536     0.00%
[04/24 16:52:45    107s] #  Metal4         V        1013         437        8536     6.08%
[04/24 16:52:45    107s] #  --------------------------------------------------------------
[04/24 16:52:45    107s] #  Total                   4007      29.40%       34144     4.43%
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #  9 nets (0.28%) with 1 preferred extra spacing.
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### analyze_m2_tracks starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### report_initial_resource starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### mark_pg_pins_accessibility starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### set_net_region starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Global routing data preparation is done on Wed Apr 24 16:52:45 2024
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] ### prepare_level starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### init level 1 starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### Level 1 hgrid = 97 X 88
[04/24 16:52:45    107s] ### prepare_level_flow starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Global routing initialization is done on Wed Apr 24 16:52:45 2024
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #start global routing iteration 1...
[04/24 16:52:45    107s] ### init_flow_edge starts on Wed Apr 24 16:52:45 2024 with memory = 1831.93 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### routing at level 1 (topmost level) iter 0
[04/24 16:52:45    107s] ### measure_qor starts on Wed Apr 24 16:52:45 2024 with memory = 1835.47 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### measure_congestion starts on Wed Apr 24 16:52:45 2024 with memory = 1835.47 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.47 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #start global routing iteration 2...
[04/24 16:52:45    107s] ### routing at level 1 (topmost level) iter 1
[04/24 16:52:45    107s] ### measure_qor starts on Wed Apr 24 16:52:45 2024 with memory = 1835.47 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### measure_congestion starts on Wed Apr 24 16:52:45 2024 with memory = 1835.47 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.47 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] ### route_end starts on Wed Apr 24 16:52:45 2024 with memory = 1835.47 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Total number of trivial nets (e.g. < 2 pins) = 513 (skipped).
[04/24 16:52:45    107s] #Total number of routable nets = 2732.
[04/24 16:52:45    107s] #Total number of nets in the design = 3245.
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #2732 routable nets have routed wires.
[04/24 16:52:45    107s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Routed nets constraints summary:
[04/24 16:52:45    107s] #----------------------------------
[04/24 16:52:45    107s] #             Rules   Unconstrained  
[04/24 16:52:45    107s] #----------------------------------
[04/24 16:52:45    107s] #           Default             204  
[04/24 16:52:45    107s] #  default_2x_space               0  
[04/24 16:52:45    107s] #----------------------------------
[04/24 16:52:45    107s] #             Total             204  
[04/24 16:52:45    107s] #----------------------------------
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Routing constraints summary of the whole design:
[04/24 16:52:45    107s] #---------------------------------------------------------------------------------------------
[04/24 16:52:45    107s] #             Rules   Pref Extra Space   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[04/24 16:52:45    107s] #---------------------------------------------------------------------------------------------
[04/24 16:52:45    107s] #           Default                  7           0            0              0            2719  
[04/24 16:52:45    107s] #  default_2x_space                  0           2            4              4               0  
[04/24 16:52:45    107s] #---------------------------------------------------------------------------------------------
[04/24 16:52:45    107s] #             Total                  7           2            4              4            2719  
[04/24 16:52:45    107s] #---------------------------------------------------------------------------------------------
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] ### adjust_flow_per_partial_route_obs starts on Wed Apr 24 16:52:45 2024 with memory = 1835.47 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### cal_base_flow starts on Wed Apr 24 16:52:45 2024 with memory = 1835.47 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### init_flow_edge starts on Wed Apr 24 16:52:45 2024 with memory = 1835.47 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### cal_flow starts on Wed Apr 24 16:52:45 2024 with memory = 1835.78 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### report_overcon starts on Wed Apr 24 16:52:45 2024 with memory = 1835.78 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #                 OverCon       OverCon          
[04/24 16:52:45    107s] #                  #Gcell        #Gcell    %Gcell
[04/24 16:52:45    107s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[04/24 16:52:45    107s] #  ------------------------------------------------------------
[04/24 16:52:45    107s] #  Metal1        2(0.02%)      0(0.00%)   (0.02%)     0.27  
[04/24 16:52:45    107s] #  Metal2       15(0.18%)      4(0.05%)   (0.22%)     0.33  
[04/24 16:52:45    107s] #  Metal3        0(0.00%)      0(0.00%)   (0.00%)     0.27  
[04/24 16:52:45    107s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)     0.28  
[04/24 16:52:45    107s] #  ------------------------------------------------------------
[04/24 16:52:45    107s] #     Total     17(0.05%)      4(0.01%)   (0.06%)
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[04/24 16:52:45    107s] #  Overflow after GR: 0.01% H + 0.06% V
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### cal_base_flow starts on Wed Apr 24 16:52:45 2024 with memory = 1835.78 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### init_flow_edge starts on Wed Apr 24 16:52:45 2024 with memory = 1835.78 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### cal_flow starts on Wed Apr 24 16:52:45 2024 with memory = 1835.79 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### generate_cong_map_content starts on Wed Apr 24 16:52:45 2024 with memory = 1835.79 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### update starts on Wed Apr 24 16:52:45 2024 with memory = 1835.79 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] #Complete Global Routing.
[04/24 16:52:45    107s] #Total number of nets with non-default rule or having extra spacing = 13
[04/24 16:52:45    107s] #Total wire length = 98981 um.
[04/24 16:52:45    107s] #Total half perimeter of net bounding box = 90499 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal1 = 6346 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal2 = 17150 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal3 = 60286 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal4 = 15198 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 16:52:45    107s] #Total number of vias = 14814
[04/24 16:52:45    107s] #Total number of multi-cut vias = 12946 ( 87.4%)
[04/24 16:52:45    107s] #Total number of single cut vias = 1868 ( 12.6%)
[04/24 16:52:45    107s] #Up-Via Summary (total 14814):
[04/24 16:52:45    107s] #                   single-cut          multi-cut      Total
[04/24 16:52:45    107s] #-----------------------------------------------------------
[04/24 16:52:45    107s] # Metal1          1207 ( 15.0%)      6837 ( 85.0%)       8044
[04/24 16:52:45    107s] # Metal2           600 ( 11.0%)      4837 ( 89.0%)       5437
[04/24 16:52:45    107s] # Metal3            61 (  4.6%)      1272 ( 95.4%)       1333
[04/24 16:52:45    107s] #-----------------------------------------------------------
[04/24 16:52:45    107s] #                 1868 ( 12.6%)     12946 ( 87.4%)      14814 
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### report_overcon starts on Wed Apr 24 16:52:45 2024 with memory = 1835.79 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### report_overcon starts on Wed Apr 24 16:52:45 2024 with memory = 1835.79 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] #Max overcon = 2 tracks.
[04/24 16:52:45    107s] #Total overcon = 0.06%.
[04/24 16:52:45    107s] #Worst layer Gcell overcon rate = 0.00%.
[04/24 16:52:45    107s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### global_route design signature (53): route=2075536760 net_attr=1823540066
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Global routing statistics:
[04/24 16:52:45    107s] #Cpu time = 00:00:00
[04/24 16:52:45    107s] #Elapsed time = 00:00:00
[04/24 16:52:45    107s] #Increased memory = 4.92 (MB)
[04/24 16:52:45    107s] #Total memory = 1835.79 (MB)
[04/24 16:52:45    107s] #Peak memory = 1884.11 (MB)
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Finished global routing on Wed Apr 24 16:52:45 2024
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] ### Time Record (Global Routing) is uninstalled.
[04/24 16:52:45    107s] ### Time Record (Data Preparation) is installed.
[04/24 16:52:45    107s] ### Time Record (Data Preparation) is uninstalled.
[04/24 16:52:45    107s] ### track-assign external-init starts on Wed Apr 24 16:52:45 2024 with memory = 1835.18 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### Time Record (Track Assignment) is installed.
[04/24 16:52:45    107s] ### Time Record (Track Assignment) is uninstalled.
[04/24 16:52:45    107s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.18 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### track-assign engine-init starts on Wed Apr 24 16:52:45 2024 with memory = 1835.18 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] ### Time Record (Track Assignment) is installed.
[04/24 16:52:45    107s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### track-assign core-engine starts on Wed Apr 24 16:52:45 2024 with memory = 1835.18 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] #Start Track Assignment.
[04/24 16:52:45    107s] #Done with 101 horizontal wires in 3 hboxes and 79 vertical wires in 3 hboxes.
[04/24 16:52:45    107s] #Done with 4 horizontal wires in 3 hboxes and 9 vertical wires in 3 hboxes.
[04/24 16:52:45    107s] #Complete Track Assignment.
[04/24 16:52:45    107s] #Total number of nets with non-default rule or having extra spacing = 13
[04/24 16:52:45    107s] #Total wire length = 98956 um.
[04/24 16:52:45    107s] #Total half perimeter of net bounding box = 90499 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal1 = 6346 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal2 = 17141 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal3 = 60273 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal4 = 15196 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 16:52:45    107s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 16:52:45    107s] #Total number of vias = 14814
[04/24 16:52:45    107s] #Total number of multi-cut vias = 12946 ( 87.4%)
[04/24 16:52:45    107s] #Total number of single cut vias = 1868 ( 12.6%)
[04/24 16:52:45    107s] #Up-Via Summary (total 14814):
[04/24 16:52:45    107s] #                   single-cut          multi-cut      Total
[04/24 16:52:45    107s] #-----------------------------------------------------------
[04/24 16:52:45    107s] # Metal1          1207 ( 15.0%)      6837 ( 85.0%)       8044
[04/24 16:52:45    107s] # Metal2           600 ( 11.0%)      4837 ( 89.0%)       5437
[04/24 16:52:45    107s] # Metal3            61 (  4.6%)      1272 ( 95.4%)       1333
[04/24 16:52:45    107s] #-----------------------------------------------------------
[04/24 16:52:45    107s] #                 1868 ( 12.6%)     12946 ( 87.4%)      14814 
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] ### track_assign design signature (56): route=1414533900
[04/24 16:52:45    107s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/24 16:52:45    107s] ### Time Record (Track Assignment) is uninstalled.
[04/24 16:52:45    107s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.14 (MB), peak = 1884.11 (MB)
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #number of short segments in preferred routing layers
[04/24 16:52:45    107s] #	
[04/24 16:52:45    107s] #	
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/24 16:52:45    107s] #Cpu time = 00:00:02
[04/24 16:52:45    107s] #Elapsed time = 00:00:02
[04/24 16:52:45    107s] #Increased memory = 30.54 (MB)
[04/24 16:52:45    107s] #Total memory = 1839.14 (MB)
[04/24 16:52:45    107s] #Peak memory = 1884.11 (MB)
[04/24 16:52:45    107s] ### Time Record (Detail Routing) is installed.
[04/24 16:52:45    107s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 16:52:45    107s] #
[04/24 16:52:45    107s] #Start Detail Routing..
[04/24 16:52:45    107s] #start initial detail routing ...
[04/24 16:52:45    107s] ### Design has 0 dirty nets, 688 dirty-areas)
[04/24 16:52:49    111s] # ECO: 2.92% of the total area was rechecked for DRC, and 15.00% required routing.
[04/24 16:52:49    111s] #   number of violations = 5
[04/24 16:52:49    111s] #
[04/24 16:52:49    111s] #    By Layer and Type :
[04/24 16:52:49    111s] #	          Short   Totals
[04/24 16:52:49    111s] #	Metal1        0        0
[04/24 16:52:49    111s] #	Metal2        5        5
[04/24 16:52:49    111s] #	Totals        5        5
[04/24 16:52:49    111s] #109 out of 2394 instances (4.6%) need to be verified(marked ipoed), dirty area = 0.7%.
[04/24 16:52:49    111s] #0.0% of the total area is being checked for drcs
[04/24 16:52:49    111s] #0.0% of the total area was checked
[04/24 16:52:49    111s] ### Routing stats: routing = 16.96% drc-check-only = 2.87% shield = 16.96% dirty-area = 5.32%
[04/24 16:52:49    111s] #   number of violations = 5
[04/24 16:52:49    111s] #
[04/24 16:52:49    111s] #    By Layer and Type :
[04/24 16:52:49    111s] #	          Short   Totals
[04/24 16:52:49    111s] #	Metal1        0        0
[04/24 16:52:49    111s] #	Metal2        5        5
[04/24 16:52:49    111s] #	Totals        5        5
[04/24 16:52:49    111s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1848.13 (MB), peak = 1884.11 (MB)
[04/24 16:52:49    111s] #start 1st optimization iteration ...
[04/24 16:52:49    111s] ### Routing stats: routing = 16.96% drc-check-only = 2.87% shield = 16.96% dirty-area = 5.32%
[04/24 16:52:49    111s] #   number of violations = 0
[04/24 16:52:49    111s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1846.86 (MB), peak = 1884.11 (MB)
[04/24 16:52:49    111s] #Complete Detail Routing.
[04/24 16:52:49    111s] #Total number of nets with non-default rule or having extra spacing = 13
[04/24 16:52:49    111s] #Total wire length = 98947 um.
[04/24 16:52:49    111s] #Total half perimeter of net bounding box = 90499 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal1 = 6231 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal2 = 17156 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal3 = 60363 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal4 = 15196 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 16:52:49    111s] #Total number of vias = 14954
[04/24 16:52:49    111s] #Total number of multi-cut vias = 12822 ( 85.7%)
[04/24 16:52:49    111s] #Total number of single cut vias = 2132 ( 14.3%)
[04/24 16:52:49    111s] #Up-Via Summary (total 14954):
[04/24 16:52:49    111s] #                   single-cut          multi-cut      Total
[04/24 16:52:49    111s] #-----------------------------------------------------------
[04/24 16:52:49    111s] # Metal1          1296 ( 16.1%)      6736 ( 83.9%)       8032
[04/24 16:52:49    111s] # Metal2           765 ( 13.7%)      4816 ( 86.3%)       5581
[04/24 16:52:49    111s] # Metal3            71 (  5.3%)      1270 ( 94.7%)       1341
[04/24 16:52:49    111s] #-----------------------------------------------------------
[04/24 16:52:49    111s] #                 2132 ( 14.3%)     12822 ( 85.7%)      14954 
[04/24 16:52:49    111s] #
[04/24 16:52:49    111s] #Total number of DRC violations = 0
[04/24 16:52:49    111s] ### Time Record (Detail Routing) is uninstalled.
[04/24 16:52:49    111s] #Cpu time = 00:00:04
[04/24 16:52:49    111s] #Elapsed time = 00:00:04
[04/24 16:52:49    111s] #Increased memory = 7.72 (MB)
[04/24 16:52:49    111s] #Total memory = 1846.86 (MB)
[04/24 16:52:49    111s] #Peak memory = 1884.11 (MB)
[04/24 16:52:49    111s] ### Time Record (Antenna Fixing) is installed.
[04/24 16:52:49    111s] #
[04/24 16:52:49    111s] #start routing for process antenna violation fix ...
[04/24 16:52:49    111s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 16:52:49    111s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1846.90 (MB), peak = 1884.11 (MB)
[04/24 16:52:49    111s] #
[04/24 16:52:49    111s] #Total number of nets with non-default rule or having extra spacing = 13
[04/24 16:52:49    111s] #Total wire length = 98947 um.
[04/24 16:52:49    111s] #Total half perimeter of net bounding box = 90499 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal1 = 6231 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal2 = 17156 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal3 = 60363 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal4 = 15196 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 16:52:49    111s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 16:52:49    111s] #Total number of vias = 14954
[04/24 16:52:49    111s] #Total number of multi-cut vias = 12822 ( 85.7%)
[04/24 16:52:49    111s] #Total number of single cut vias = 2132 ( 14.3%)
[04/24 16:52:49    111s] #Up-Via Summary (total 14954):
[04/24 16:52:49    111s] #                   single-cut          multi-cut      Total
[04/24 16:52:49    111s] #-----------------------------------------------------------
[04/24 16:52:49    111s] # Metal1          1296 ( 16.1%)      6736 ( 83.9%)       8032
[04/24 16:52:49    111s] # Metal2           765 ( 13.7%)      4816 ( 86.3%)       5581
[04/24 16:52:49    111s] # Metal3            71 (  5.3%)      1270 ( 94.7%)       1341
[04/24 16:52:49    111s] #-----------------------------------------------------------
[04/24 16:52:49    111s] #                 2132 ( 14.3%)     12822 ( 85.7%)      14954 
[04/24 16:52:49    111s] #
[04/24 16:52:49    111s] #Total number of DRC violations = 0
[04/24 16:52:49    111s] #Total number of process antenna violations = 0
[04/24 16:52:49    111s] #Total number of net violated process antenna rule = 0
[04/24 16:52:49    111s] #
[04/24 16:52:50    112s] #
[04/24 16:52:50    112s] #Total number of nets with non-default rule or having extra spacing = 13
[04/24 16:52:50    112s] #Total wire length = 98947 um.
[04/24 16:52:50    112s] #Total half perimeter of net bounding box = 90499 um.
[04/24 16:52:50    112s] #Total wire length on LAYER Metal1 = 6231 um.
[04/24 16:52:50    112s] #Total wire length on LAYER Metal2 = 17156 um.
[04/24 16:52:50    112s] #Total wire length on LAYER Metal3 = 60363 um.
[04/24 16:52:50    112s] #Total wire length on LAYER Metal4 = 15196 um.
[04/24 16:52:50    112s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 16:52:50    112s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 16:52:50    112s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 16:52:50    112s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 16:52:50    112s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 16:52:50    112s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 16:52:50    112s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 16:52:50    112s] #Total number of vias = 14954
[04/24 16:52:50    112s] #Total number of multi-cut vias = 12822 ( 85.7%)
[04/24 16:52:50    112s] #Total number of single cut vias = 2132 ( 14.3%)
[04/24 16:52:50    112s] #Up-Via Summary (total 14954):
[04/24 16:52:50    112s] #                   single-cut          multi-cut      Total
[04/24 16:52:50    112s] #-----------------------------------------------------------
[04/24 16:52:50    112s] # Metal1          1296 ( 16.1%)      6736 ( 83.9%)       8032
[04/24 16:52:50    112s] # Metal2           765 ( 13.7%)      4816 ( 86.3%)       5581
[04/24 16:52:50    112s] # Metal3            71 (  5.3%)      1270 ( 94.7%)       1341
[04/24 16:52:50    112s] #-----------------------------------------------------------
[04/24 16:52:50    112s] #                 2132 ( 14.3%)     12822 ( 85.7%)      14954 
[04/24 16:52:50    112s] #
[04/24 16:52:50    112s] #Total number of DRC violations = 0
[04/24 16:52:50    112s] #Total number of process antenna violations = 0
[04/24 16:52:50    112s] #Total number of net violated process antenna rule = 0
[04/24 16:52:50    112s] #
[04/24 16:52:50    112s] ### Time Record (Antenna Fixing) is uninstalled.
[04/24 16:52:50    112s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 16:52:50    112s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 16:52:50    112s] #pin_access_rlayer=2(Metal2)
[04/24 16:52:50    112s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 16:52:50    112s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 16:52:50    112s] ### Time Record (Shielding) is installed.
[04/24 16:52:50    112s] #Analyzing shielding information. 
[04/24 16:52:50    112s] #ECO shield region = 45.31% (per shield region), 20.67% (per design) 
[04/24 16:52:50    112s] #Total shield nets = 2, shielding-eco nets = 2, non-dirty nets = 0 no-shield-wire nets = 0 skip-routing nets = 0.
[04/24 16:52:50    112s] #  Total shield net = 2 (one-side = 0, hf = 0 ), 2 nets need to be shielded.
[04/24 16:52:50    112s] #  Bottom shield layer is layer 1.
[04/24 16:52:50    112s] #  Bottom routing layer for shield is layer 1.
[04/24 16:52:50    112s] #  Start shielding step 1
[04/24 16:52:50    112s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1846.90 (MB), peak = 1884.11 (MB)
[04/24 16:52:50    112s] #  Start shielding step 2 
[04/24 16:52:50    112s] #    Inner loop #1
[04/24 16:52:50    112s] #    Inner loop #2
[04/24 16:52:50    112s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1846.99 (MB), peak = 1884.11 (MB)
[04/24 16:52:50    112s] #  Start shielding step 3
[04/24 16:52:50    112s] #    Start loop 1
[04/24 16:52:50    112s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.20 (MB), peak = 1884.11 (MB)
[04/24 16:52:50    112s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.20 (MB), peak = 1884.11 (MB)
[04/24 16:52:50    112s] #  Start shielding step 4
[04/24 16:52:50    112s] #    Inner loop #1
[04/24 16:52:50    112s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.11 (MB), peak = 1884.11 (MB)
[04/24 16:52:50    112s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.11 (MB), peak = 1884.11 (MB)
[04/24 16:52:50    112s] #-------------------------------------------------------------------------------
[04/24 16:52:50    112s] #
[04/24 16:52:50    112s] #	Shielding Summary
[04/24 16:52:50    112s] #-------------------------------------------------------------------------------
[04/24 16:52:50    112s] #Primary shielding net(s): VSS 
[04/24 16:52:50    112s] #Opportunistic shielding net(s): VDD VDD1 
[04/24 16:52:50    112s] #
[04/24 16:52:50    112s] #Number of nets with shield attribute: 2
[04/24 16:52:50    112s] #Number of nets reported: 2
[04/24 16:52:50    112s] #Number of nets without shielding: 0
[04/24 16:52:50    112s] #Average ratio                   : 0.976
[04/24 16:52:50    112s] #
[04/24 16:52:50    112s] #Name   Average Length     Shield    Ratio
[04/24 16:52:50    112s] #Metal2:           4.3        5.3     0.623
[04/24 16:52:50    112s] #Metal3:          47.2       94.3     0.999
[04/24 16:52:50    112s] #Metal4:          31.2       61.7     0.990
[04/24 16:52:50    112s] #-------------------------------------------------------------------------------
[04/24 16:52:50    112s] #Bottom shield layer (Metal1) and above: 
[04/24 16:52:50    112s] #Average (BotShieldLayer) ratio  : 0.976
[04/24 16:52:50    112s] #
[04/24 16:52:50    112s] #Name    Actual Length     Shield    Ratio
[04/24 16:52:50    112s] #Metal2:           8.6       10.7     0.623
[04/24 16:52:50    112s] #Metal3:          94.4      188.6     0.999
[04/24 16:52:50    112s] #Metal4:          62.3      123.4     0.990
[04/24 16:52:50    112s] #-------------------------------------------------------------------------------
[04/24 16:52:50    112s] #Preferred routing layer range: Metal2 - Metal4
[04/24 16:52:50    112s] #Average (PrefLayerOnly) ratio   : 0.976
[04/24 16:52:50    112s] #
[04/24 16:52:50    112s] #Name    Actual Length     Shield    Ratio
[04/24 16:52:50    112s] #Metal2:           8.6       10.7     0.623
[04/24 16:52:50    112s] #Metal3:          94.4      188.6     0.999
[04/24 16:52:50    112s] #Metal4:          62.3      123.4     0.990
[04/24 16:52:50    112s] #-------------------------------------------------------------------------------
[04/24 16:52:50    112s] #Done Shielding:    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1847.11 (MB), peak = 1884.11 (MB)
[04/24 16:52:50    112s] ### Time Record (Shielding) is uninstalled.
[04/24 16:52:50    112s] #detailRoute Statistics:
[04/24 16:52:50    112s] #Cpu time = 00:00:05
[04/24 16:52:50    112s] #Elapsed time = 00:00:05
[04/24 16:52:50    112s] #Increased memory = 7.98 (MB)
[04/24 16:52:50    112s] #Total memory = 1847.11 (MB)
[04/24 16:52:50    112s] #Peak memory = 1884.11 (MB)
[04/24 16:52:50    112s] #Skip updating routing design signature in db-snapshot flow
[04/24 16:52:50    112s] ### global_detail_route design signature (82): route=1867646325 flt_obj=0 vio=1905142130 shield_wire=439273136
[04/24 16:52:50    112s] ### Time Record (DB Export) is installed.
[04/24 16:52:51    112s] ### export design design signature (83): route=1867646325 fixed_route=1999740343 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=439273136 net_attr=1003890864 dirty_area=0 del_dirty_area=0 cell=441240349 placement=926206054 pin_access=1910237301 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 16:52:51    113s] ### Time Record (DB Export) is uninstalled.
[04/24 16:52:51    113s] ### Time Record (Post Callback) is installed.
[04/24 16:52:51    113s] ### Time Record (Post Callback) is uninstalled.
[04/24 16:52:51    113s] #
[04/24 16:52:51    113s] #globalDetailRoute statistics:
[04/24 16:52:51    113s] #Cpu time = 00:00:07
[04/24 16:52:51    113s] #Elapsed time = 00:00:07
[04/24 16:52:51    113s] #Increased memory = -30.73 (MB)
[04/24 16:52:51    113s] #Total memory = 1780.75 (MB)
[04/24 16:52:51    113s] #Peak memory = 1884.11 (MB)
[04/24 16:52:51    113s] #Number of warnings = 1
[04/24 16:52:51    113s] #Total number of warnings = 5
[04/24 16:52:51    113s] #Number of fails = 0
[04/24 16:52:51    113s] #Total number of fails = 0
[04/24 16:52:51    113s] #Complete globalDetailRoute on Wed Apr 24 16:52:51 2024
[04/24 16:52:51    113s] #
[04/24 16:52:51    113s] ### Time Record (globalDetailRoute) is uninstalled.
[04/24 16:52:51    113s] ### 
[04/24 16:52:51    113s] ###   Scalability Statistics
[04/24 16:52:51    113s] ### 
[04/24 16:52:51    113s] ### --------------------------------+----------------+----------------+----------------+
[04/24 16:52:51    113s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/24 16:52:51    113s] ### --------------------------------+----------------+----------------+----------------+
[04/24 16:52:51    113s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:51    113s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:51    113s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:51    113s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:51    113s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:51    113s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:51    113s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[04/24 16:52:51    113s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:51    113s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/24 16:52:51    113s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[04/24 16:52:51    113s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[04/24 16:52:51    113s] ###   Shielding                     |        00:00:01|        00:00:01|             1.0|
[04/24 16:52:51    113s] ###   Entire Command                |        00:00:07|        00:00:07|             1.0|
[04/24 16:52:51    113s] ### --------------------------------+----------------+----------------+----------------+
[04/24 16:52:51    113s] ### 
[04/24 16:52:51    113s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:01:53.2/0:02:03.7 (0.9), mem = 2337.8M
[04/24 16:52:51    113s] 
[04/24 16:52:51    113s] =============================================================================================
[04/24 16:52:51    113s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.17-s075_1
[04/24 16:52:51    113s] =============================================================================================
[04/24 16:52:51    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:52:51    113s] ---------------------------------------------------------------------------------------------
[04/24 16:52:51    113s] [ GlobalRoute            ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.3    1.1
[04/24 16:52:51    113s] [ DetailRoute            ]      1   0:00:04.1  (  56.4 % )     0:00:04.1 /  0:00:04.1    1.0
[04/24 16:52:51    113s] [ MISC                   ]          0:00:02.9  (  40.3 % )     0:00:02.9 /  0:00:02.9    1.0
[04/24 16:52:51    113s] ---------------------------------------------------------------------------------------------
[04/24 16:52:51    113s]  EcoRoute #1 TOTAL                  0:00:07.3  ( 100.0 % )     0:00:07.3 /  0:00:07.3    1.0
[04/24 16:52:51    113s] ---------------------------------------------------------------------------------------------
[04/24 16:52:51    113s] 
[04/24 16:52:51    113s] **optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1780.4M, totSessionCpu=0:01:53 **
[04/24 16:52:51    113s] New Signature Flow (restoreNanoRouteOptions) ....
[04/24 16:52:51    113s] OPTC: user 20.0
[04/24 16:52:51    113s] **INFO: flowCheckPoint #12 PostEcoSummary
[04/24 16:52:51    113s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/24 16:52:51    113s] 
[04/24 16:52:51    113s] Trim Metal Layers:
[04/24 16:52:51    113s] LayerId::1 widthSet size::1
[04/24 16:52:51    113s] LayerId::2 widthSet size::1
[04/24 16:52:51    113s] LayerId::3 widthSet size::1
[04/24 16:52:51    113s] LayerId::4 widthSet size::1
[04/24 16:52:51    113s] LayerId::5 widthSet size::1
[04/24 16:52:51    113s] LayerId::6 widthSet size::1
[04/24 16:52:51    113s] LayerId::7 widthSet size::1
[04/24 16:52:51    113s] LayerId::8 widthSet size::1
[04/24 16:52:51    113s] LayerId::9 widthSet size::1
[04/24 16:52:51    113s] LayerId::10 widthSet size::1
[04/24 16:52:51    113s] LayerId::11 widthSet size::1
[04/24 16:52:51    113s] eee: pegSigSF::1.070000
[04/24 16:52:51    113s] Initializing multi-corner resistance tables ...
[04/24 16:52:51    113s] eee: l::1 avDens::0.113644 usedTrk::2260.370465 availTrk::19890.000000 sigTrk::2260.370465
[04/24 16:52:51    113s] eee: l::2 avDens::0.094962 usedTrk::1006.789998 availTrk::10602.000000 sigTrk::1006.789998
[04/24 16:52:51    113s] eee: l::3 avDens::0.251137 usedTrk::3548.562399 availTrk::14130.000000 sigTrk::3548.562399
[04/24 16:52:51    113s] eee: l::4 avDens::0.091657 usedTrk::916.893100 availTrk::10003.500000 sigTrk::916.893100
[04/24 16:52:51    113s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 16:52:51    113s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 16:52:51    113s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:52:51    113s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:52:51    113s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:52:51    113s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:52:51    113s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 16:52:51    113s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.235945 uaWl=1.000000 uaWlH=0.152282 aWlH=0.000000 lMod=0 pMax=0.844800 pMod=81 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 16:52:51    113s] ### Net info: total nets: 3245
[04/24 16:52:51    113s] ### Net info: dirty nets: 0
[04/24 16:52:51    113s] ### Net info: marked as disconnected nets: 0
[04/24 16:52:51    113s] #num needed restored net=0
[04/24 16:52:51    113s] #need_extraction net=0 (total=3245)
[04/24 16:52:51    113s] ### Net info: fully routed nets: 2732
[04/24 16:52:51    113s] ### Net info: trivial (< 2 pins) nets: 513
[04/24 16:52:51    113s] ### Net info: unrouted nets: 0
[04/24 16:52:51    113s] ### Net info: re-extraction nets: 0
[04/24 16:52:51    113s] ### Net info: ignored nets: 0
[04/24 16:52:51    113s] ### Net info: skip routing nets: 0
[04/24 16:52:51    113s] #WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/24 16:52:51    113s] ### import design signature (84): route=1590966550 fixed_route=1590966550 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=2075091300 net_attr=1681035395 dirty_area=0 del_dirty_area=0 cell=441240349 placement=926206054 pin_access=1910237301 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 16:52:51    113s] #Extract in post route mode
[04/24 16:52:51    113s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/24 16:52:51    113s] #Fast data preparation for tQuantus.
[04/24 16:52:51    113s] #Start routing data preparation on Wed Apr 24 16:52:51 2024
[04/24 16:52:51    113s] #
[04/24 16:52:51    113s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/24 16:52:51    113s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:51    113s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:51    113s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:51    113s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:51    113s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:51    113s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:51    113s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:52:51    113s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:52:51    113s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/24 16:52:51    113s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/24 16:52:51    113s] #Regenerating Ggrids automatically.
[04/24 16:52:51    113s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 16:52:51    113s] #Using automatically generated G-grids.
[04/24 16:52:51    113s] #Done routing data preparation.
[04/24 16:52:51    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1781.19 (MB), peak = 1884.11 (MB)
[04/24 16:52:51    113s] #Start routing data preparation on Wed Apr 24 16:52:51 2024
[04/24 16:52:51    113s] #
[04/24 16:52:51    113s] #Minimum voltage of a net in the design = 0.000.
[04/24 16:52:51    113s] #Maximum voltage of a net in the design = 1.100.
[04/24 16:52:51    113s] #Voltage range [0.000 - 1.100] has 3242 nets.
[04/24 16:52:51    113s] #Voltage range [0.900 - 1.100] has 1 net.
[04/24 16:52:51    113s] #Voltage range [1.000 - 1.000] has 1 net.
[04/24 16:52:51    113s] #Voltage range [0.000 - 0.000] has 1 net.
[04/24 16:52:51    113s] #Build and mark too close pins for the same net.
[04/24 16:52:51    113s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 16:52:51    113s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 16:52:51    113s] #pin_access_rlayer=2(Metal2)
[04/24 16:52:51    113s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 16:52:51    113s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 16:52:51    113s] #Regenerating Ggrids automatically.
[04/24 16:52:51    113s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 16:52:51    113s] #Using automatically generated G-grids.
[04/24 16:52:52    114s] #Done routing data preparation.
[04/24 16:52:52    114s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1802.19 (MB), peak = 1884.11 (MB)
[04/24 16:52:52    114s] #
[04/24 16:52:52    114s] #Start tQuantus RC extraction...
[04/24 16:52:52    114s] #Start building rc corner(s)...
[04/24 16:52:52    114s] #Number of RC Corner = 2
[04/24 16:52:52    114s] #Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
[04/24 16:52:52    114s] #Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
[04/24 16:52:52    114s] #(i=11, n=11 2000)
[04/24 16:52:52    114s] #metal1_conn -> Metal1 (1)
[04/24 16:52:52    114s] #metal2_conn -> Metal2 (2)
[04/24 16:52:52    114s] #metal3_conn -> Metal3 (3)
[04/24 16:52:52    114s] #metal4_conn -> Metal4 (4)
[04/24 16:52:52    114s] #metal5_conn -> Metal5 (5)
[04/24 16:52:52    114s] #metal6_conn -> Metal6 (6)
[04/24 16:52:52    114s] #metal7_conn -> Metal7 (7)
[04/24 16:52:52    114s] #metal8_conn -> Metal8 (8)
[04/24 16:52:52    114s] #metal9_conn -> Metal9 (9)
[04/24 16:52:52    114s] #metal10_conn -> Metal10 (10)
[04/24 16:52:52    114s] #metal11_conn -> Metal11 (11)
[04/24 16:52:52    114s] #SADV-On
[04/24 16:52:52    114s] # Corner(s) : 
[04/24 16:52:52    114s] #rc0 [ 0.00] 
[04/24 16:52:52    114s] #rc125 [125.00]
[04/24 16:52:53    115s] # Corner id: 0
[04/24 16:52:53    115s] # Layout Scale: 1.000000
[04/24 16:52:53    115s] # Has Metal Fill model: yes
[04/24 16:52:53    115s] # Temperature was set
[04/24 16:52:53    115s] # Temperature : 0.000000
[04/24 16:52:53    115s] # Ref. Temp   : 25.000000
[04/24 16:52:53    115s] # Corner id: 1
[04/24 16:52:53    115s] # Layout Scale: 1.000000
[04/24 16:52:53    115s] # Has Metal Fill model: yes
[04/24 16:52:53    115s] # Temperature was set
[04/24 16:52:53    115s] # Temperature : 125.000000
[04/24 16:52:53    115s] # Ref. Temp   : 25.000000
[04/24 16:52:53    115s] #SADV-Off
[04/24 16:52:53    115s] #total pattern=286 [22, 792]
[04/24 16:52:53    115s] #Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
[04/24 16:52:53    115s] #found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
[04/24 16:52:53    115s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
[04/24 16:52:53    115s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
[04/24 16:52:53    115s] #number model r/c [2,1] [22,792] read
[04/24 16:52:53    115s] #0 rcmodel(s) requires rebuild
[04/24 16:52:53    115s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1814.75 (MB), peak = 1884.11 (MB)
[04/24 16:52:53    115s] #Start building rc corner(s)...
[04/24 16:52:53    115s] #Number of RC Corner = 2
[04/24 16:52:53    115s] #Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
[04/24 16:52:53    115s] #Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
[04/24 16:52:54    115s] #(i=11, n=11 2000)
[04/24 16:52:54    115s] #metal1_conn -> Metal1 (1)
[04/24 16:52:54    115s] #metal2_conn -> Metal2 (2)
[04/24 16:52:54    115s] #metal3_conn -> Metal3 (3)
[04/24 16:52:54    115s] #metal4_conn -> Metal4 (4)
[04/24 16:52:54    115s] #metal5_conn -> Metal5 (5)
[04/24 16:52:54    115s] #metal6_conn -> Metal6 (6)
[04/24 16:52:54    115s] #metal7_conn -> Metal7 (7)
[04/24 16:52:54    115s] #metal8_conn -> Metal8 (8)
[04/24 16:52:54    115s] #metal9_conn -> Metal9 (9)
[04/24 16:52:54    115s] #metal10_conn -> Metal10 (10)
[04/24 16:52:54    115s] #metal11_conn -> Metal11 (11)
[04/24 16:52:54    115s] #SADV-On
[04/24 16:52:54    115s] # Corner(s) : 
[04/24 16:52:54    115s] #rc0 [ 0.00] 
[04/24 16:52:54    115s] #rc125 [125.00]
[04/24 16:52:55    116s] # Corner id: 0
[04/24 16:52:55    116s] # Layout Scale: 1.000000
[04/24 16:52:55    116s] # Has Metal Fill model: yes
[04/24 16:52:55    116s] # Temperature was set
[04/24 16:52:55    116s] # Temperature : 0.000000
[04/24 16:52:55    116s] # Ref. Temp   : 25.000000
[04/24 16:52:55    116s] # Corner id: 1
[04/24 16:52:55    116s] # Layout Scale: 1.000000
[04/24 16:52:55    116s] # Has Metal Fill model: yes
[04/24 16:52:55    116s] # Temperature was set
[04/24 16:52:55    116s] # Temperature : 125.000000
[04/24 16:52:55    116s] # Ref. Temp   : 25.000000
[04/24 16:52:55    116s] #SADV-Off
[04/24 16:52:55    116s] #total pattern=286 [22, 792]
[04/24 16:52:55    116s] #Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
[04/24 16:52:55    116s] #found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
[04/24 16:52:55    116s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
[04/24 16:52:55    116s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
[04/24 16:52:55    116s] #number model r/c [2,1] [22,792] read
[04/24 16:52:55    116s] #0 rcmodel(s) requires rebuild
[04/24 16:52:55    116s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1816.32 (MB), peak = 1884.11 (MB)
[04/24 16:52:55    116s] #Finish check_net_pin_list step Enter extract
[04/24 16:52:55    116s] #Start init net ripin tree building
[04/24 16:52:55    116s] #Finish init net ripin tree building
[04/24 16:52:55    116s] #Cpu time = 00:00:00
[04/24 16:52:55    116s] #Elapsed time = 00:00:00
[04/24 16:52:55    116s] #Increased memory = 0.00 (MB)
[04/24 16:52:55    116s] #Total memory = 1816.32 (MB)
[04/24 16:52:55    116s] #Peak memory = 1884.11 (MB)
[04/24 16:52:55    116s] #begin processing metal fill model file
[04/24 16:52:55    116s] #end processing metal fill model file
[04/24 16:52:55    116s] #Length limit = 200 pitches
[04/24 16:52:55    116s] #opt mode = 2
[04/24 16:52:55    116s] #Finish check_net_pin_list step Fix net pin list
[04/24 16:52:55    116s] #Start generate extraction boxes.
[04/24 16:52:55    116s] #
[04/24 16:52:55    116s] #Extract using 30 x 30 Hboxes
[04/24 16:52:55    116s] #5x5 initial hboxes
[04/24 16:52:55    116s] #Use area based hbox pruning.
[04/24 16:52:55    116s] #0/0 hboxes pruned.
[04/24 16:52:55    116s] #Complete generating extraction boxes.
[04/24 16:52:55    116s] #Extract 10 hboxes with single thread on machine with  Xeon 3.25GHz 19712KB Cache 48CPU...
[04/24 16:52:55    116s] #Process 0 special clock nets for rc extraction
[04/24 16:52:55    116s] #Total 2732 nets were built. 768 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/24 16:52:57    118s] #Run Statistics for Extraction:
[04/24 16:52:57    118s] #   Cpu time = 00:00:02, elapsed time = 00:00:02 .
[04/24 16:52:57    118s] #   Increased memory =    35.38 (MB), total memory =  1851.75 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:57    118s] #Register nets and terms for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d
[04/24 16:52:58    118s] #Finish registering nets and terms for rcdb.
[04/24 16:52:58    118s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1834.57 (MB), peak = 1884.11 (MB)
[04/24 16:52:58    119s] #RC Statistics: 15429 Res, 10041 Ground Cap, 5480 XCap (Edge to Edge)
[04/24 16:52:58    119s] #RC V/H edge ratio: 0.73, Avg V/H Edge Length: 11505.13 (9382), Avg L-Edge Length: 9788.10 (4066)
[04/24 16:52:58    119s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d.
[04/24 16:52:58    119s] #Start writing RC data.
[04/24 16:52:58    119s] #Finish writing RC data
[04/24 16:52:58    119s] #Finish writing rcdb with 18260 nodes, 15528 edges, and 11156 xcaps
[04/24 16:52:58    119s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1829.72 (MB), peak = 1884.11 (MB)
[04/24 16:52:58    119s] Restoring parasitic data from file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d' ...
[04/24 16:52:58    119s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d' for reading (mem: 2380.891M)
[04/24 16:52:58    119s] Reading RCDB with compressed RC data.
[04/24 16:52:58    119s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d' for content verification (mem: 2380.891M)
[04/24 16:52:58    119s] Reading RCDB with compressed RC data.
[04/24 16:52:58    119s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d': 0 access done (mem: 2380.891M)
[04/24 16:52:58    119s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d': 0 access done (mem: 2380.891M)
[04/24 16:52:58    119s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2380.891M)
[04/24 16:52:58    119s] Following multi-corner parasitics specified:
[04/24 16:52:58    119s] 	/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d (rcdb)
[04/24 16:52:58    119s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d' for reading (mem: 2380.891M)
[04/24 16:52:58    119s] Reading RCDB with compressed RC data.
[04/24 16:52:58    119s] 		Cell sparc_exu_alu has rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d specified
[04/24 16:52:58    119s] Cell sparc_exu_alu, hinst 
[04/24 16:52:58    119s] processing rcdb (/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d) for hinst (top) of cell (sparc_exu_alu);
[04/24 16:52:58    119s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_WD4rNF.rcdb.d': 0 access done (mem: 2380.891M)
[04/24 16:52:58    119s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2380.891M)
[04/24 16:52:58    119s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_cXuzzX.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2380.891M)
[04/24 16:52:58    119s] Reading RCDB with compressed RC data.
[04/24 16:52:59    119s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_cXuzzX.rcdb.d/sparc_exu_alu.rcdb.d': 0 access done (mem: 2380.891M)
[04/24 16:52:59    119s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=2380.891M)
[04/24 16:52:59    119s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 2380.891M)
[04/24 16:52:59    119s] #
[04/24 16:52:59    119s] #Restore RCDB.
[04/24 16:52:59    119s] #
[04/24 16:52:59    119s] #Complete tQuantus RC extraction.
[04/24 16:52:59    119s] #Cpu time = 00:00:05
[04/24 16:52:59    119s] #Elapsed time = 00:00:07
[04/24 16:52:59    119s] #Increased memory = 27.55 (MB)
[04/24 16:52:59    119s] #Total memory = 1829.74 (MB)
[04/24 16:52:59    119s] #Peak memory = 1884.11 (MB)
[04/24 16:52:59    119s] #
[04/24 16:52:59    119s] #768 inserted nodes are removed
[04/24 16:52:59    119s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[04/24 16:52:59    119s] ### export design design signature (86): route=1897219668 fixed_route=1897219668 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=2075091300 net_attr=265230013 dirty_area=0 del_dirty_area=0 cell=441240349 placement=926206054 pin_access=1910237301 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 16:52:59    119s] #Start Inst Signature in MT(0)
[04/24 16:52:59    119s] #Start Net Signature in MT(60363217)
[04/24 16:52:59    119s] #Calculate SNet Signature in MT (62371813)
[04/24 16:52:59    119s] #Run time and memory report for RC extraction:
[04/24 16:52:59    119s] #RC extraction running on  Xeon 3.10GHz 19712KB Cache 48CPU.
[04/24 16:52:59    119s] #Run Statistics for snet signature:
[04/24 16:52:59    119s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:59    119s] #   Increased memory =     0.00 (MB), total memory =  1805.92 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:59    119s] #Run Statistics for Net Final Signature:
[04/24 16:52:59    119s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:59    119s] #   Increased memory =     0.00 (MB), total memory =  1805.92 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:59    119s] #Run Statistics for Net launch:
[04/24 16:52:59    119s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:59    119s] #   Increased memory =     0.00 (MB), total memory =  1805.92 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:59    119s] #Run Statistics for Net init_dbsNet_slist:
[04/24 16:52:59    119s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:59    119s] #   Increased memory =     0.00 (MB), total memory =  1805.92 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:59    119s] #Run Statistics for net signature:
[04/24 16:52:59    119s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:59    119s] #   Increased memory =     0.00 (MB), total memory =  1805.92 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:59    119s] #Run Statistics for inst signature:
[04/24 16:52:59    119s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:52:59    119s] #   Increased memory =    -0.04 (MB), total memory =  1805.92 (MB), peak memory =  1884.11 (MB)
[04/24 16:52:59    119s] **optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 1805.9M, totSessionCpu=0:02:00 **
[04/24 16:52:59    119s] Starting delay calculation for Setup views
[04/24 16:52:59    120s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/24 16:52:59    120s] AAE_INFO: resetNetProps viewIdx 0 
[04/24 16:52:59    120s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 16:52:59    120s] #################################################################################
[04/24 16:52:59    120s] # Design Stage: PostRoute
[04/24 16:52:59    120s] # Design Name: sparc_exu_alu
[04/24 16:52:59    120s] # Design Mode: 45nm
[04/24 16:52:59    120s] # Analysis Mode: MMMC OCV 
[04/24 16:52:59    120s] # Parasitics Mode: SPEF/RCDB 
[04/24 16:52:59    120s] # Signoff Settings: SI On (EWM-WFP)
[04/24 16:52:59    120s] #################################################################################
[04/24 16:52:59    120s] AAE_INFO: 1 threads acquired from CTE.
[04/24 16:52:59    120s] Setting infinite Tws ...
[04/24 16:52:59    120s] First Iteration Infinite Tw... 
[04/24 16:52:59    120s] Calculate early delays in OCV mode...
[04/24 16:52:59    120s] Calculate late delays in OCV mode...
[04/24 16:52:59    120s] Topological Sorting (REAL = 0:00:00.0, MEM = 2369.3M, InitMEM = 2369.3M)
[04/24 16:52:59    120s] Start delay calculation (fullDC) (1 T). (MEM=2369.29)
[04/24 16:52:59    120s] *** Calculating scaling factor for gpdk045_wc_lib libraries using the default operating condition of each library.
[04/24 16:52:59    120s] End AAE Lib Interpolated Model. (MEM=2369.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:52:59    120s]  Report initialization with DMWrite ... (0, Worst)
[04/24 16:52:59    120s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_cXuzzX.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2369.285M)
[04/24 16:52:59    120s] Reading RCDB with compressed RC data.
[04/24 16:52:59    120s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2371.3M)
[04/24 16:53:01    122s] Total number of fetched objects 2733
[04/24 16:53:01    122s] AAE_INFO-618: Total number of nets in the design is 3245,  84.3 percent of the nets selected for SI analysis
[04/24 16:53:01    122s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:01    122s] End delay calculation. (MEM=2392.5 CPU=0:00:01.8 REAL=0:00:02.0)
[04/24 16:53:01    122s] End delay calculation (fullDC). (MEM=2392.5 CPU=0:00:01.9 REAL=0:00:02.0)
[04/24 16:53:01    122s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 2392.5M) ***
[04/24 16:53:01    122s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2416.5M)
[04/24 16:53:01    122s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 16:53:01    122s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2416.5M)
[04/24 16:53:01    122s] Starting SI iteration 2
[04/24 16:53:01    122s] Calculate early delays in OCV mode...
[04/24 16:53:01    122s] Calculate late delays in OCV mode...
[04/24 16:53:01    122s] Start delay calculation (fullDC) (1 T). (MEM=2392.5)
[04/24 16:53:01    122s] End AAE Lib Interpolated Model. (MEM=2392.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:01    122s]  Report initialization with DMUpdate ... (1, Worst)
[04/24 16:53:01    122s] Total number of fetched objects 2733
[04/24 16:53:01    122s] AAE_INFO-618: Total number of nets in the design is 3245,  2.1 percent of the nets selected for SI analysis
[04/24 16:53:01    122s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:01    122s] End delay calculation. (MEM=2392.5 CPU=0:00:00.2 REAL=0:00:00.0)
[04/24 16:53:01    122s] End delay calculation (fullDC). (MEM=2392.5 CPU=0:00:00.2 REAL=0:00:00.0)
[04/24 16:53:01    122s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2416.5M)
[04/24 16:53:01    122s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2416.5M)
[04/24 16:53:01    122s] Starting SI iteration 3
[04/24 16:53:02    122s] Calculate early delays in OCV mode...
[04/24 16:53:02    122s] Calculate late delays in OCV mode...
[04/24 16:53:02    122s] Start delay calculation (fullDC) (1 T). (MEM=2357.61)
[04/24 16:53:02    122s] End AAE Lib Interpolated Model. (MEM=2357.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:02    122s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:53:02    122s] Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Skipped = 6. 
[04/24 16:53:02    122s] Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Analyzed = 2733. 
[04/24 16:53:02    122s] Total number of fetched objects 2733
[04/24 16:53:02    122s] AAE_INFO-618: Total number of nets in the design is 3245,  1.2 percent of the nets selected for SI analysis
[04/24 16:53:02    122s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:02    122s] End delay calculation. (MEM=2404.32 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:53:02    122s] End delay calculation (fullDC). (MEM=2404.32 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:53:02    122s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2404.3M) ***
[04/24 16:53:02    123s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:02:03 mem=2428.3M)
[04/24 16:53:02    123s] End AAE Lib Interpolated Model. (MEM=2428.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:02    123s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:53:02    123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2428.3M, EPOCH TIME: 1713970382.523351
[04/24 16:53:02    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:02    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:02    123s] 
[04/24 16:53:02    123s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:02    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.069, MEM:2428.3M, EPOCH TIME: 1713970382.592406
[04/24 16:53:02    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:53:02    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:02    123s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.442  | -0.442  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2463.4M, EPOCH TIME: 1713970382.701577
[04/24 16:53:02    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:02    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:02    123s] 
[04/24 16:53:02    123s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:02    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.069, MEM:2463.4M, EPOCH TIME: 1713970382.770175
[04/24 16:53:02    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:53:02    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:02    123s] Density: 11.224%
Total number of glitch violations: 0
------------------------------------------------------------------

[04/24 16:53:02    123s] **optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1838.1M, totSessionCpu=0:02:04 **
[04/24 16:53:02    123s] Executing marking Critical Nets1
[04/24 16:53:02    123s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[04/24 16:53:02    123s] **INFO: flowCheckPoint #13 OptimizationRecovery
[04/24 16:53:02    123s] Running postRoute recovery in postEcoRoute mode
[04/24 16:53:02    123s] **optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1838.1M, totSessionCpu=0:02:04 **
[04/24 16:53:02    123s]   Timing/DRV Snapshot: (TGT)
[04/24 16:53:02    123s]      Weighted WNS: -0.184
[04/24 16:53:02    123s]       All  PG WNS: -0.184
[04/24 16:53:02    123s]       High PG WNS: -0.184
[04/24 16:53:02    123s]       All  PG TNS: -0.442
[04/24 16:53:02    123s]       High PG TNS: -0.442
[04/24 16:53:02    123s]       Low  PG TNS: 0.000
[04/24 16:53:02    123s]          Tran DRV: 0 (0)
[04/24 16:53:02    123s]           Cap DRV: 0 (0)
[04/24 16:53:02    123s]        Fanout DRV: 0 (0)
[04/24 16:53:02    123s]            Glitch: 0 (0)
[04/24 16:53:02    123s]    Category Slack: { [L, -0.184] [H, -0.184] }
[04/24 16:53:02    123s] 
[04/24 16:53:02    123s] Checking setup slack degradation ...
[04/24 16:53:02    123s] 
[04/24 16:53:02    123s] Recovery Manager:
[04/24 16:53:02    123s]   Low  Effort WNS Jump: 0.000 (REF: -0.184, TGT: -0.184, Threshold: 0.025) - Skip
[04/24 16:53:02    123s]   High Effort WNS Jump: 0.000 (REF: { N/A, -0.184 }, TGT: { N/A, -0.184 }, Threshold: 0.025) - Skip
[04/24 16:53:02    123s]   Low  Effort TNS Jump: 0.004 (REF: -0.438, TGT: -0.442, Threshold: 50.000) - Skip
[04/24 16:53:02    123s]   High Effort TNS Jump: 0.004 (REF: -0.438, TGT: -0.442, Threshold: 25.000) - Skip
[04/24 16:53:02    123s] 
[04/24 16:53:02    123s] Checking DRV degradation...
[04/24 16:53:02    123s] 
[04/24 16:53:02    123s] Recovery Manager:
[04/24 16:53:02    123s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/24 16:53:02    123s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/24 16:53:02    123s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/24 16:53:02    123s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/24 16:53:02    123s] 
[04/24 16:53:02    123s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/24 16:53:02    123s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2401.63M, totSessionCpu=0:02:04).
[04/24 16:53:02    123s] **optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1838.1M, totSessionCpu=0:02:04 **
[04/24 16:53:02    123s] 
[04/24 16:53:02    123s] Latch borrow mode reset to max_borrow
[04/24 16:53:02    123s] #USet: Electrify Fences = 1
[04/24 16:53:02    123s] **INFO: flowCheckPoint #14 FinalSummary
[04/24 16:53:02    123s] OPTC: user 20.0
[04/24 16:53:03    123s] Reported timing to dir timingReports/optRoute
[04/24 16:53:03    123s] **optDesign ... cpu = 0:00:31, real = 0:00:33, mem = 1836.2M, totSessionCpu=0:02:04 **
[04/24 16:53:03    123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2377.6M, EPOCH TIME: 1713970383.040835
[04/24 16:53:03    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:03    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:03    123s] 
[04/24 16:53:03    123s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:03    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.066, MEM:2377.6M, EPOCH TIME: 1713970383.107086
[04/24 16:53:03    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:53:03    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:03    123s] Saving timing graph ...
[04/24 16:53:03    123s] TG backup dir: /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/03_PnR/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/opt_timing_graph_Iq4DCx
[04/24 16:53:03    123s] Disk Usage:
[04/24 16:53:03    123s] Filesystem                                              1K-blocks       Used  Available Use% Mounted on
[04/24 16:53:03    123s] kwak.esat.kuleuven.be:/san/micas/homedirs/users/wjiang 9587281920 8024532992 1487570944  85% /users/micas/wjiang
[04/24 16:53:03    124s] Done save timing graph
[04/24 16:53:03    124s] Disk Usage:
[04/24 16:53:03    124s] Filesystem                                              1K-blocks       Used  Available Use% Mounted on
[04/24 16:53:03    124s] kwak.esat.kuleuven.be:/san/micas/homedirs/users/wjiang 9587281920 8024535040 1487567872  85% /users/micas/wjiang
[04/24 16:53:03    124s] 
[04/24 16:53:03    124s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:53:03    124s] 
[04/24 16:53:03    124s] TimeStamp Deleting Cell Server End ...
[04/24 16:53:03    124s] Starting delay calculation for Hold views
[04/24 16:53:03    124s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/24 16:53:03    124s] AAE_INFO: resetNetProps viewIdx 1 
[04/24 16:53:03    124s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 16:53:03    124s] #################################################################################
[04/24 16:53:03    124s] # Design Stage: PostRoute
[04/24 16:53:03    124s] # Design Name: sparc_exu_alu
[04/24 16:53:03    124s] # Design Mode: 45nm
[04/24 16:53:03    124s] # Analysis Mode: MMMC OCV 
[04/24 16:53:03    124s] # Parasitics Mode: SPEF/RCDB 
[04/24 16:53:03    124s] # Signoff Settings: SI On (EWM-WFP)
[04/24 16:53:03    124s] #################################################################################
[04/24 16:53:03    124s] AAE_INFO: 1 threads acquired from CTE.
[04/24 16:53:03    124s] Setting infinite Tws ...
[04/24 16:53:03    124s] First Iteration Infinite Tw... 
[04/24 16:53:03    124s] Calculate late delays in OCV mode...
[04/24 16:53:03    124s] Calculate early delays in OCV mode...
[04/24 16:53:03    124s] Topological Sorting (REAL = 0:00:00.0, MEM = 2400.1M, InitMEM = 2400.1M)
[04/24 16:53:03    124s] Start delay calculation (fullDC) (1 T). (MEM=2400.05)
[04/24 16:53:03    124s] *** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
[04/24 16:53:03    124s] End AAE Lib Interpolated Model. (MEM=2400.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:03    124s]  Report initialization with DMWrite ... (0, Best)
[04/24 16:53:05    126s] Total number of fetched objects 2733
[04/24 16:53:05    126s] AAE_INFO-618: Total number of nets in the design is 3245,  84.7 percent of the nets selected for SI analysis
[04/24 16:53:05    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:05    126s] End delay calculation. (MEM=2403.13 CPU=0:00:01.5 REAL=0:00:02.0)
[04/24 16:53:05    126s] End delay calculation (fullDC). (MEM=2403.13 CPU=0:00:01.6 REAL=0:00:02.0)
[04/24 16:53:05    126s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 2403.1M) ***
[04/24 16:53:05    126s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2427.1M)
[04/24 16:53:05    126s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 16:53:05    126s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2427.1M)
[04/24 16:53:05    126s] Starting SI iteration 2
[04/24 16:53:05    126s] Calculate late delays in OCV mode...
[04/24 16:53:05    126s] Calculate early delays in OCV mode...
[04/24 16:53:05    126s] Start delay calculation (fullDC) (1 T). (MEM=2403.13)
[04/24 16:53:05    126s] End AAE Lib Interpolated Model. (MEM=2403.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:05    126s]  Report initialization with DMUpdate ... (1, Worst)
[04/24 16:53:05    126s] Total number of fetched objects 2733
[04/24 16:53:05    126s] AAE_INFO-618: Total number of nets in the design is 3245,  0.3 percent of the nets selected for SI analysis
[04/24 16:53:05    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:05    126s] End delay calculation. (MEM=2403.13 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:53:05    126s] End delay calculation (fullDC). (MEM=2403.13 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:53:05    126s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2427.1M)
[04/24 16:53:05    126s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2427.1M)
[04/24 16:53:06    126s] Starting SI iteration 3
[04/24 16:53:06    126s] Calculate late delays in OCV mode...
[04/24 16:53:06    126s] Calculate early delays in OCV mode...
[04/24 16:53:06    126s] Start delay calculation (fullDC) (1 T). (MEM=2356.25)
[04/24 16:53:06    126s] End AAE Lib Interpolated Model. (MEM=2356.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:06    126s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:53:06    126s] Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Skipped = 30. 
[04/24 16:53:06    126s] Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Analyzed = 2733. 
[04/24 16:53:06    126s] Total number of fetched objects 2733
[04/24 16:53:06    126s] AAE_INFO-618: Total number of nets in the design is 3245,  0.4 percent of the nets selected for SI analysis
[04/24 16:53:06    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:06    126s] End delay calculation. (MEM=2401.94 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:53:06    126s] End delay calculation (fullDC). (MEM=2401.94 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:53:06    126s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2401.9M) ***
[04/24 16:53:06    127s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:02:07 mem=2425.9M)
[04/24 16:53:06    127s] Restoring timing graph ...
[04/24 16:53:07    128s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/24 16:53:07    128s] Done restore timing graph
[04/24 16:53:10    129s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 
Hold views included:
 AV_0100_bc_rc0_hold

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.442  | -0.442  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_wc_rc125_setup
|                    | -0.184  | -0.184  |   N/A   |  0.105  |
|                    | -0.442  | -0.442  |   N/A   |  0.000  |
|                    |    3    |    3    |   N/A   |    0    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.127  |   N/A   |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_bc_rc0_hold |  0.051  |  0.127  |   N/A   |  0.051  |
|                    |  0.000  |  0.000  |   N/A   |  0.000  |
|                    |    0    |    0    |   N/A   |    0    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 16:53:10    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2441.8M, EPOCH TIME: 1713970390.525629
[04/24 16:53:10    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] 
[04/24 16:53:10    129s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:10    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.069, MEM:2441.8M, EPOCH TIME: 1713970390.594323
[04/24 16:53:10    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:53:10    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] Density: 11.224%
Total number of glitch violations: 0
------------------------------------------------------------------

[04/24 16:53:10    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2441.8M, EPOCH TIME: 1713970390.606655
[04/24 16:53:10    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] 
[04/24 16:53:10    129s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:10    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.066, MEM:2441.8M, EPOCH TIME: 1713970390.672557
[04/24 16:53:10    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:53:10    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2441.8M, EPOCH TIME: 1713970390.684498
[04/24 16:53:10    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] 
[04/24 16:53:10    129s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:10    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.066, MEM:2441.8M, EPOCH TIME: 1713970390.750076
[04/24 16:53:10    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:53:10    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] *** Final Summary (holdfix) CPU=0:00:05.8, REAL=0:00:07.0, MEM=2441.8M
[04/24 16:53:10    129s] **optDesign ... cpu = 0:00:37, real = 0:00:40, mem = 1895.6M, totSessionCpu=0:02:10 **
[04/24 16:53:10    129s]  ReSet Options after AAE Based Opt flow 
[04/24 16:53:10    129s] *** Finished optDesign ***
[04/24 16:53:10    129s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2441.8M)
[04/24 16:53:10    129s] Info: Destroy the CCOpt slew target map.
[04/24 16:53:10    129s] clean pInstBBox. size 0
[04/24 16:53:10    129s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[04/24 16:53:10    129s] All LLGs are deleted
[04/24 16:53:10    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2417.8M, EPOCH TIME: 1713970390.860088
[04/24 16:53:10    129s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2417.8M, EPOCH TIME: 1713970390.860241
[04/24 16:53:10    129s] Info: pop threads available for lower-level modules during optimization.
[04/24 16:53:10    129s] *** optDesign #2 [finish] : cpu/real = 0:00:36.7/0:00:39.9 (0.9), totSession cpu/real = 0:02:09.7/0:02:23.3 (0.9), mem = 2417.8M
[04/24 16:53:10    129s] 
[04/24 16:53:10    129s] =============================================================================================
[04/24 16:53:10    129s]  Final TAT Report : optDesign #2                                                21.17-s075_1
[04/24 16:53:10    129s] =============================================================================================
[04/24 16:53:10    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:53:10    129s] ---------------------------------------------------------------------------------------------
[04/24 16:53:10    129s] [ InitOpt                ]      1   0:00:01.2  (   3.1 % )     0:00:01.3 /  0:00:01.3    1.0
[04/24 16:53:10    129s] [ HoldOpt                ]      1   0:00:03.1  (   7.6 % )     0:00:03.1 /  0:00:03.1    1.0
[04/24 16:53:10    129s] [ ViewPruning            ]      9   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:53:10    129s] [ BuildHoldData          ]      1   0:00:03.1  (   7.7 % )     0:00:06.8 /  0:00:06.7    1.0
[04/24 16:53:10    129s] [ OptSummaryReport       ]      6   0:00:01.9  (   4.8 % )     0:00:08.5 /  0:00:06.6    0.8
[04/24 16:53:10    129s] [ DrvReport              ]      8   0:00:02.3  (   5.8 % )     0:00:02.3 /  0:00:00.5    0.2
[04/24 16:53:10    129s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[04/24 16:53:10    129s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[04/24 16:53:10    129s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   1.9 % )     0:00:00.8 /  0:00:00.8    1.0
[04/24 16:53:10    129s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 16:53:10    129s] [ RefinePlace            ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.1
[04/24 16:53:10    129s] [ EcoRoute               ]      1   0:00:07.3  (  18.2 % )     0:00:07.3 /  0:00:07.3    1.0
[04/24 16:53:10    129s] [ ExtractRC              ]      2   0:00:08.0  (  20.0 % )     0:00:08.0 /  0:00:06.8    0.8
[04/24 16:53:10    129s] [ TimingUpdate           ]     20   0:00:03.4  (   8.6 % )     0:00:09.4 /  0:00:09.4    1.0
[04/24 16:53:10    129s] [ FullDelayCalc          ]     11   0:00:06.0  (  15.0 % )     0:00:06.0 /  0:00:06.0    1.0
[04/24 16:53:10    129s] [ TimingReport           ]      8   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[04/24 16:53:10    129s] [ GenerateReports        ]      2   0:00:01.2  (   3.1 % )     0:00:01.2 /  0:00:01.2    1.0
[04/24 16:53:10    129s] [ MISC                   ]          0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:00.6    1.0
[04/24 16:53:10    129s] ---------------------------------------------------------------------------------------------
[04/24 16:53:10    129s]  optDesign #2 TOTAL                 0:00:39.9  ( 100.0 % )     0:00:39.9 /  0:00:36.7    0.9
[04/24 16:53:10    129s] ---------------------------------------------------------------------------------------------
[04/24 16:53:10    129s] 
[04/24 16:53:10    129s] <CMD> addFiller
[04/24 16:53:10    129s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2417.8M, EPOCH TIME: 1713970390.880254
[04/24 16:53:10    129s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2417.8M, EPOCH TIME: 1713970390.880786
[04/24 16:53:10    129s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2417.8M, EPOCH TIME: 1713970390.880910
[04/24 16:53:10    129s] Processing tracks to init pin-track alignment.
[04/24 16:53:10    129s] z: 2, totalTracks: 1
[04/24 16:53:10    129s] z: 4, totalTracks: 1
[04/24 16:53:10    129s] z: 6, totalTracks: 1
[04/24 16:53:10    129s] z: 8, totalTracks: 1
[04/24 16:53:10    129s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 16:53:10    129s] All LLGs are deleted
[04/24 16:53:10    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2417.8M, EPOCH TIME: 1713970390.887768
[04/24 16:53:10    129s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2417.8M, EPOCH TIME: 1713970390.888098
[04/24 16:53:10    129s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 16:53:10    129s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2417.8M, EPOCH TIME: 1713970390.888585
[04/24 16:53:10    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:10    129s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2417.8M, EPOCH TIME: 1713970390.891800
[04/24 16:53:10    129s] Max number of tech site patterns supported in site array is 256.
[04/24 16:53:10    129s] Core basic site is CoreSite
[04/24 16:53:10    129s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2417.8M, EPOCH TIME: 1713970390.950513
[04/24 16:53:10    129s] After signature check, allow fast init is false, keep pre-filter is true.
[04/24 16:53:10    129s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/24 16:53:10    129s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:2417.8M, EPOCH TIME: 1713970390.952799
[04/24 16:53:10    129s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[04/24 16:53:10    129s] SiteArray: use 761,856 bytes
[04/24 16:53:10    129s] SiteArray: current memory after site array memory allocation 2417.8M
[04/24 16:53:10    129s] SiteArray: FP blocked sites are writable
[04/24 16:53:10    129s] PD TOP has 0 placeable physical insts.
[04/24 16:53:10    129s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 16:53:10    129s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2417.8M, EPOCH TIME: 1713970390.955848
[04/24 16:53:10    129s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.017, MEM:2417.8M, EPOCH TIME: 1713970390.973011
[04/24 16:53:10    129s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[04/24 16:53:10    129s] Atter site array init, number of instance map data is 0.
[04/24 16:53:10    129s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.090, REAL:0.083, MEM:2417.8M, EPOCH TIME: 1713970390.974443
[04/24 16:53:10    129s] 
[04/24 16:53:10    129s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:10    129s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.088, MEM:2417.8M, EPOCH TIME: 1713970390.976302
[04/24 16:53:10    129s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2417.8M, EPOCH TIME: 1713970390.976387
[04/24 16:53:10    129s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2417.8M, EPOCH TIME: 1713970390.976753
[04/24 16:53:10    129s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2417.8MB).
[04/24 16:53:10    129s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.100, REAL:0.096, MEM:2417.8M, EPOCH TIME: 1713970390.977347
[04/24 16:53:10    129s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.100, REAL:0.097, MEM:2417.8M, EPOCH TIME: 1713970390.977405
[04/24 16:53:10    129s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2417.8M, EPOCH TIME: 1713970390.982805
[04/24 16:53:10    129s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2417.8M, EPOCH TIME: 1713970390.982903
[04/24 16:53:10    129s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2417.8M, EPOCH TIME: 1713970390.983474
[04/24 16:53:10    129s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2417.8M, EPOCH TIME: 1713970390.983611
[04/24 16:53:10    129s] AddFiller init all instances time CPU:0.000, REAL:0.000
[04/24 16:53:11    129s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f3d4cb2fd20.
[04/24 16:53:11    129s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 16:53:11    129s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f3d4cb2fd20.
[04/24 16:53:11    129s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 16:53:11    129s] AddFiller main function time CPU:0.145, REAL:0.158
[04/24 16:53:11    129s] Filler instance commit time CPU:0.059, REAL:0.059
[04/24 16:53:11    129s] *INFO: Adding fillers to module RC_CG_HIER_INST0.
[04/24 16:53:11    129s] *INFO:   Added 1517 filler insts (cell FILL64 / prefix FILL_TOP).
[04/24 16:53:11    129s] *INFO:   Added 199 filler insts (cell FILL32 / prefix FILL_TOP).
[04/24 16:53:11    129s] *INFO:   Added 374 filler insts (cell FILL16 / prefix FILL_TOP).
[04/24 16:53:11    129s] *INFO:   Added 664 filler insts (cell FILL8 / prefix FILL_TOP).
[04/24 16:53:11    129s] *INFO:   Added 911 filler insts (cell FILL4 / prefix FILL_TOP).
[04/24 16:53:11    129s] *INFO:   Added 1051 filler insts (cell FILL2 / prefix FILL_TOP).
[04/24 16:53:11    129s] *INFO:   Added 992 filler insts (cell FILL1 / prefix FILL_TOP).
[04/24 16:53:11    129s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.170, REAL:0.159, MEM:2401.8M, EPOCH TIME: 1713970391.142597
[04/24 16:53:11    129s] *INFO: Total 5708 filler insts added - prefix FILL_TOP (CPU: 0:00:00.3).
[04/24 16:53:11    129s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.170, REAL:0.159, MEM:2401.8M, EPOCH TIME: 1713970391.142737
[04/24 16:53:11    129s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2401.8M, EPOCH TIME: 1713970391.142800
[04/24 16:53:11    129s] For 5708 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.006, MEM:2401.8M, EPOCH TIME: 1713970391.149242
[04/24 16:53:11    129s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.180, REAL:0.166, MEM:2401.8M, EPOCH TIME: 1713970391.149323
[04/24 16:53:11    129s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.180, REAL:0.167, MEM:2401.8M, EPOCH TIME: 1713970391.149381
[04/24 16:53:11    129s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2401.8M, EPOCH TIME: 1713970391.149549
[04/24 16:53:11    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8102).
[04/24 16:53:11    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:11    129s] All LLGs are deleted
[04/24 16:53:11    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:11    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:11    129s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2401.8M, EPOCH TIME: 1713970391.162137
[04/24 16:53:11    129s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2401.1M, EPOCH TIME: 1713970391.162526
[04/24 16:53:11    129s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.010, REAL:0.017, MEM:2364.1M, EPOCH TIME: 1713970391.166874
[04/24 16:53:11    129s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.290, REAL:0.287, MEM:2364.1M, EPOCH TIME: 1713970391.166957
[04/24 16:53:11    129s] <CMD> timeDesign -postRoute -outDir timingReports/optRoute -prefix optRouteSetupFinal -expandedViews
[04/24 16:53:11    130s] *** timeDesign #1 [begin] : totSession cpu/real = 0:02:10.0/0:02:23.6 (0.9), mem = 2364.1M
[04/24 16:53:11    130s]  Reset EOS DB
[04/24 16:53:11    130s] Ignoring AAE DB Resetting ...
[04/24 16:53:11    130s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_cXuzzX.rcdb.d/sparc_exu_alu.rcdb.d': 5464 access done (mem: 2364.090M)
[04/24 16:53:11    130s] tQuantus: Use design signature to decide re-extraction is ON
[04/24 16:53:11    130s] #Start Inst Signature in MT(0)
[04/24 16:53:11    130s] #Start Net Signature in MT(42859995)
[04/24 16:53:11    130s] #Calculate SNet Signature in MT (44868591)
[04/24 16:53:11    130s] #Run time and memory report for RC extraction:
[04/24 16:53:11    130s] #RC extraction running on  Xeon 3.20GHz 19712KB Cache 48CPU.
[04/24 16:53:11    130s] #Run Statistics for snet signature:
[04/24 16:53:11    130s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:11    130s] #   Increased memory =     0.00 (MB), total memory =  1854.79 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:11    130s] #Run Statistics for Net Final Signature:
[04/24 16:53:11    130s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:11    130s] #   Increased memory =     0.00 (MB), total memory =  1854.78 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:11    130s] #Run Statistics for Net launch:
[04/24 16:53:11    130s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:11    130s] #   Increased memory =     0.00 (MB), total memory =  1854.78 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:11    130s] #Run Statistics for Net init_dbsNet_slist:
[04/24 16:53:11    130s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:11    130s] #   Increased memory =     0.00 (MB), total memory =  1854.78 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:11    130s] #Run Statistics for net signature:
[04/24 16:53:11    130s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:11    130s] #   Increased memory =     0.00 (MB), total memory =  1854.78 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:11    130s] #Run Statistics for inst signature:
[04/24 16:53:11    130s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:11    130s] #   Increased memory =     0.48 (MB), total memory =  1854.78 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:11    130s] tQuantus: Original signature = 129380361, new signature = 111877139
[04/24 16:53:11    130s] tQuantus: Design is dirty by design signature
[04/24 16:53:11    130s] tQuantus: Need to rerun tQuantus because design is dirty.
[04/24 16:53:11    130s] ### Net info: total nets: 3245
[04/24 16:53:11    130s] ### Net info: dirty nets: 0
[04/24 16:53:11    130s] ### Net info: marked as disconnected nets: 0
[04/24 16:53:11    130s] #num needed restored net=0
[04/24 16:53:11    130s] #need_extraction net=0 (total=3245)
[04/24 16:53:11    130s] ### Net info: fully routed nets: 2732
[04/24 16:53:11    130s] ### Net info: trivial (< 2 pins) nets: 513
[04/24 16:53:11    130s] ### Net info: unrouted nets: 0
[04/24 16:53:11    130s] ### Net info: re-extraction nets: 0
[04/24 16:53:11    130s] ### Net info: ignored nets: 0
[04/24 16:53:11    130s] ### Net info: skip routing nets: 0
[04/24 16:53:11    130s] #WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/24 16:53:11    130s] ### import design signature (87): route=1590966550 fixed_route=1590966550 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=2075091300 net_attr=1141957341 dirty_area=0 del_dirty_area=0 cell=1776425921 placement=99079158 pin_access=1910237301 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 16:53:11    130s] #Extract in post route mode
[04/24 16:53:11    130s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/24 16:53:11    130s] #Fast data preparation for tQuantus.
[04/24 16:53:11    130s] #Start routing data preparation on Wed Apr 24 16:53:11 2024
[04/24 16:53:11    130s] #
[04/24 16:53:11    130s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/24 16:53:11    130s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:53:11    130s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:53:11    130s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:53:11    130s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:53:11    130s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:53:11    130s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:53:11    130s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 16:53:11    130s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 16:53:11    130s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/24 16:53:11    130s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/24 16:53:11    130s] #Regenerating Ggrids automatically.
[04/24 16:53:11    130s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 16:53:11    130s] #Using automatically generated G-grids.
[04/24 16:53:11    130s] #Done routing data preparation.
[04/24 16:53:11    130s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.01 (MB), peak = 1940.50 (MB)
[04/24 16:53:11    130s] #Start routing data preparation on Wed Apr 24 16:53:11 2024
[04/24 16:53:11    130s] #
[04/24 16:53:11    130s] #Minimum voltage of a net in the design = 0.000.
[04/24 16:53:11    130s] #Maximum voltage of a net in the design = 1.100.
[04/24 16:53:11    130s] #Voltage range [0.000 - 1.100] has 3242 nets.
[04/24 16:53:11    130s] #Voltage range [0.900 - 1.100] has 1 net.
[04/24 16:53:11    130s] #Voltage range [1.000 - 1.000] has 1 net.
[04/24 16:53:11    130s] #Voltage range [0.000 - 0.000] has 1 net.
[04/24 16:53:11    130s] #Build and mark too close pins for the same net.
[04/24 16:53:11    130s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 16:53:11    130s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 16:53:11    130s] #pin_access_rlayer=2(Metal2)
[04/24 16:53:11    130s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 16:53:11    130s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 16:53:11    130s] #Regenerating Ggrids automatically.
[04/24 16:53:11    130s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 16:53:11    130s] #Using automatically generated G-grids.
[04/24 16:53:12    131s] #Done routing data preparation.
[04/24 16:53:12    131s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1876.92 (MB), peak = 1940.50 (MB)
[04/24 16:53:12    131s] #
[04/24 16:53:12    131s] #Start tQuantus RC extraction...
[04/24 16:53:12    131s] #Start building rc corner(s)...
[04/24 16:53:12    131s] #Number of RC Corner = 2
[04/24 16:53:12    131s] #Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
[04/24 16:53:12    131s] #Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
[04/24 16:53:12    131s] #(i=11, n=11 2000)
[04/24 16:53:12    131s] #metal1_conn -> Metal1 (1)
[04/24 16:53:12    131s] #metal2_conn -> Metal2 (2)
[04/24 16:53:12    131s] #metal3_conn -> Metal3 (3)
[04/24 16:53:12    131s] #metal4_conn -> Metal4 (4)
[04/24 16:53:12    131s] #metal5_conn -> Metal5 (5)
[04/24 16:53:12    131s] #metal6_conn -> Metal6 (6)
[04/24 16:53:12    131s] #metal7_conn -> Metal7 (7)
[04/24 16:53:12    131s] #metal8_conn -> Metal8 (8)
[04/24 16:53:12    131s] #metal9_conn -> Metal9 (9)
[04/24 16:53:12    131s] #metal10_conn -> Metal10 (10)
[04/24 16:53:12    131s] #metal11_conn -> Metal11 (11)
[04/24 16:53:12    131s] #SADV-On
[04/24 16:53:12    131s] # Corner(s) : 
[04/24 16:53:12    131s] #rc0 [ 0.00] 
[04/24 16:53:12    131s] #rc125 [125.00]
[04/24 16:53:13    132s] # Corner id: 0
[04/24 16:53:13    132s] # Layout Scale: 1.000000
[04/24 16:53:13    132s] # Has Metal Fill model: yes
[04/24 16:53:13    132s] # Temperature was set
[04/24 16:53:13    132s] # Temperature : 0.000000
[04/24 16:53:13    132s] # Ref. Temp   : 25.000000
[04/24 16:53:13    132s] # Corner id: 1
[04/24 16:53:13    132s] # Layout Scale: 1.000000
[04/24 16:53:13    132s] # Has Metal Fill model: yes
[04/24 16:53:13    132s] # Temperature was set
[04/24 16:53:13    132s] # Temperature : 125.000000
[04/24 16:53:13    132s] # Ref. Temp   : 25.000000
[04/24 16:53:13    132s] #SADV-Off
[04/24 16:53:13    132s] #total pattern=286 [22, 792]
[04/24 16:53:13    132s] #Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
[04/24 16:53:13    132s] #found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
[04/24 16:53:13    132s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
[04/24 16:53:13    132s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
[04/24 16:53:13    132s] #number model r/c [2,1] [22,792] read
[04/24 16:53:14    132s] #0 rcmodel(s) requires rebuild
[04/24 16:53:14    132s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1885.39 (MB), peak = 1940.50 (MB)
[04/24 16:53:14    132s] #Start building rc corner(s)...
[04/24 16:53:14    132s] #Number of RC Corner = 2
[04/24 16:53:14    132s] #Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
[04/24 16:53:14    132s] #Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
[04/24 16:53:14    132s] #(i=11, n=11 2000)
[04/24 16:53:14    132s] #metal1_conn -> Metal1 (1)
[04/24 16:53:14    132s] #metal2_conn -> Metal2 (2)
[04/24 16:53:14    132s] #metal3_conn -> Metal3 (3)
[04/24 16:53:14    132s] #metal4_conn -> Metal4 (4)
[04/24 16:53:14    132s] #metal5_conn -> Metal5 (5)
[04/24 16:53:14    132s] #metal6_conn -> Metal6 (6)
[04/24 16:53:14    132s] #metal7_conn -> Metal7 (7)
[04/24 16:53:14    132s] #metal8_conn -> Metal8 (8)
[04/24 16:53:14    132s] #metal9_conn -> Metal9 (9)
[04/24 16:53:14    132s] #metal10_conn -> Metal10 (10)
[04/24 16:53:14    132s] #metal11_conn -> Metal11 (11)
[04/24 16:53:14    132s] #SADV-On
[04/24 16:53:14    132s] # Corner(s) : 
[04/24 16:53:14    132s] #rc0 [ 0.00] 
[04/24 16:53:14    132s] #rc125 [125.00]
[04/24 16:53:15    133s] # Corner id: 0
[04/24 16:53:15    133s] # Layout Scale: 1.000000
[04/24 16:53:15    133s] # Has Metal Fill model: yes
[04/24 16:53:15    133s] # Temperature was set
[04/24 16:53:15    133s] # Temperature : 0.000000
[04/24 16:53:15    133s] # Ref. Temp   : 25.000000
[04/24 16:53:15    133s] # Corner id: 1
[04/24 16:53:15    133s] # Layout Scale: 1.000000
[04/24 16:53:15    133s] # Has Metal Fill model: yes
[04/24 16:53:15    133s] # Temperature was set
[04/24 16:53:15    133s] # Temperature : 125.000000
[04/24 16:53:15    133s] # Ref. Temp   : 25.000000
[04/24 16:53:15    133s] #SADV-Off
[04/24 16:53:15    133s] #total pattern=286 [22, 792]
[04/24 16:53:15    133s] #Reading previously stored rc_model file ( /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/libs/misc/rc_model.bin ) ...
[04/24 16:53:15    133s] #found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
[04/24 16:53:15    133s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
[04/24 16:53:15    133s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
[04/24 16:53:15    133s] #number model r/c [2,1] [22,792] read
[04/24 16:53:15    133s] #0 rcmodel(s) requires rebuild
[04/24 16:53:15    133s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1886.36 (MB), peak = 1940.50 (MB)
[04/24 16:53:15    133s] #Finish check_net_pin_list step Enter extract
[04/24 16:53:15    133s] #Start init net ripin tree building
[04/24 16:53:15    133s] #Finish init net ripin tree building
[04/24 16:53:15    133s] #Cpu time = 00:00:00
[04/24 16:53:15    133s] #Elapsed time = 00:00:00
[04/24 16:53:15    133s] #Increased memory = 0.00 (MB)
[04/24 16:53:15    133s] #Total memory = 1886.36 (MB)
[04/24 16:53:15    133s] #Peak memory = 1940.50 (MB)
[04/24 16:53:15    133s] #begin processing metal fill model file
[04/24 16:53:15    133s] #end processing metal fill model file
[04/24 16:53:15    133s] #Length limit = 200 pitches
[04/24 16:53:15    133s] #opt mode = 2
[04/24 16:53:15    133s] #Finish check_net_pin_list step Fix net pin list
[04/24 16:53:15    133s] #Start generate extraction boxes.
[04/24 16:53:15    133s] #
[04/24 16:53:15    133s] #Extract using 30 x 30 Hboxes
[04/24 16:53:15    133s] #5x5 initial hboxes
[04/24 16:53:15    133s] #Use area based hbox pruning.
[04/24 16:53:15    133s] #0/0 hboxes pruned.
[04/24 16:53:15    133s] #Complete generating extraction boxes.
[04/24 16:53:15    133s] #Extract 10 hboxes with single thread on machine with  Xeon 3.16GHz 19712KB Cache 48CPU...
[04/24 16:53:15    133s] #Process 0 special clock nets for rc extraction
[04/24 16:53:15    133s] #Total 2732 nets were built. 768 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/24 16:53:18    135s] #Run Statistics for Extraction:
[04/24 16:53:18    135s] #   Cpu time = 00:00:02, elapsed time = 00:00:02 .
[04/24 16:53:18    135s] #   Increased memory =    38.21 (MB), total memory =  1925.26 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:18    135s] #Register nets and terms for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d
[04/24 16:53:18    136s] #Finish registering nets and terms for rcdb.
[04/24 16:53:18    136s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1904.34 (MB), peak = 1940.50 (MB)
[04/24 16:53:18    136s] #RC Statistics: 15429 Res, 10041 Ground Cap, 5480 XCap (Edge to Edge)
[04/24 16:53:18    136s] #RC V/H edge ratio: 0.73, Avg V/H Edge Length: 11505.13 (9382), Avg L-Edge Length: 9788.10 (4066)
[04/24 16:53:18    136s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d.
[04/24 16:53:18    136s] #Start writing RC data.
[04/24 16:53:18    136s] #Finish writing RC data
[04/24 16:53:18    136s] #Finish writing rcdb with 18260 nodes, 15528 edges, and 11156 xcaps
[04/24 16:53:18    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1901.35 (MB), peak = 1940.50 (MB)
[04/24 16:53:18    136s] Restoring parasitic data from file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d' ...
[04/24 16:53:18    136s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d' for reading (mem: 2447.391M)
[04/24 16:53:18    136s] Reading RCDB with compressed RC data.
[04/24 16:53:18    136s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d' for content verification (mem: 2447.391M)
[04/24 16:53:18    136s] Reading RCDB with compressed RC data.
[04/24 16:53:18    136s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d': 0 access done (mem: 2447.391M)
[04/24 16:53:18    136s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d': 0 access done (mem: 2447.391M)
[04/24 16:53:18    136s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2447.391M)
[04/24 16:53:18    136s] Following multi-corner parasitics specified:
[04/24 16:53:18    136s] 	/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d (rcdb)
[04/24 16:53:18    136s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d' for reading (mem: 2447.391M)
[04/24 16:53:18    136s] Reading RCDB with compressed RC data.
[04/24 16:53:18    136s] 		Cell sparc_exu_alu has rcdb /tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d specified
[04/24 16:53:18    136s] Cell sparc_exu_alu, hinst 
[04/24 16:53:18    136s] processing rcdb (/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d) for hinst (top) of cell (sparc_exu_alu);
[04/24 16:53:18    136s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/nr245496_cu5IJJ.rcdb.d': 0 access done (mem: 2447.391M)
[04/24 16:53:18    136s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2447.391M)
[04/24 16:53:18    136s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_SfH2RW.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2447.391M)
[04/24 16:53:18    136s] Reading RCDB with compressed RC data.
[04/24 16:53:19    136s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_SfH2RW.rcdb.d/sparc_exu_alu.rcdb.d': 0 access done (mem: 2447.391M)
[04/24 16:53:19    136s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2447.391M)
[04/24 16:53:19    136s] Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:01.0 mem: 2447.391M)
[04/24 16:53:19    136s] #
[04/24 16:53:19    136s] #Restore RCDB.
[04/24 16:53:19    136s] #
[04/24 16:53:19    136s] #Complete tQuantus RC extraction.
[04/24 16:53:19    136s] #Cpu time = 00:00:06
[04/24 16:53:19    136s] #Elapsed time = 00:00:07
[04/24 16:53:19    136s] #Increased memory = 24.42 (MB)
[04/24 16:53:19    136s] #Total memory = 1901.34 (MB)
[04/24 16:53:19    136s] #Peak memory = 1940.50 (MB)
[04/24 16:53:19    136s] #
[04/24 16:53:19    136s] #768 inserted nodes are removed
[04/24 16:53:19    136s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[04/24 16:53:19    136s] ### export design design signature (89): route=1897219668 fixed_route=1897219668 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=2075091300 net_attr=1055005545 dirty_area=0 del_dirty_area=0 cell=1776425921 placement=99079158 pin_access=1910237301 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 16:53:19    136s] #Start Inst Signature in MT(0)
[04/24 16:53:19    136s] #Start Net Signature in MT(42859995)
[04/24 16:53:19    136s] #Calculate SNet Signature in MT (44868591)
[04/24 16:53:19    136s] #Run time and memory report for RC extraction:
[04/24 16:53:19    136s] #RC extraction running on  Xeon 3.30GHz 19712KB Cache 48CPU.
[04/24 16:53:19    136s] #Run Statistics for snet signature:
[04/24 16:53:19    136s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:19    136s] #   Increased memory =     0.00 (MB), total memory =  1831.66 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:19    136s] #Run Statistics for Net Final Signature:
[04/24 16:53:19    136s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:19    136s] #   Increased memory =     0.00 (MB), total memory =  1831.66 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:19    136s] #Run Statistics for Net launch:
[04/24 16:53:19    136s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:19    136s] #   Increased memory =     0.00 (MB), total memory =  1831.66 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:19    136s] #Run Statistics for Net init_dbsNet_slist:
[04/24 16:53:19    136s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:19    136s] #   Increased memory =     0.00 (MB), total memory =  1831.66 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:19    136s] #Run Statistics for net signature:
[04/24 16:53:19    136s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:19    136s] #   Increased memory =     0.00 (MB), total memory =  1831.66 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:19    136s] #Run Statistics for inst signature:
[04/24 16:53:19    136s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:19    136s] #   Increased memory =   -27.70 (MB), total memory =  1831.66 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:19    136s] Starting delay calculation for Setup views
[04/24 16:53:19    137s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/24 16:53:19    137s] AAE_INFO: resetNetProps viewIdx 0 
[04/24 16:53:19    137s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 16:53:19    137s] #################################################################################
[04/24 16:53:19    137s] # Design Stage: PostRoute
[04/24 16:53:19    137s] # Design Name: sparc_exu_alu
[04/24 16:53:19    137s] # Design Mode: 45nm
[04/24 16:53:19    137s] # Analysis Mode: MMMC OCV 
[04/24 16:53:19    137s] # Parasitics Mode: SPEF/RCDB 
[04/24 16:53:19    137s] # Signoff Settings: SI On (EWM-WFP)
[04/24 16:53:19    137s] #################################################################################
[04/24 16:53:19    137s] AAE_INFO: 1 threads acquired from CTE.
[04/24 16:53:19    137s] Setting infinite Tws ...
[04/24 16:53:19    137s] First Iteration Infinite Tw... 
[04/24 16:53:19    137s] Calculate early delays in OCV mode...
[04/24 16:53:19    137s] Calculate late delays in OCV mode...
[04/24 16:53:19    137s] Topological Sorting (REAL = 0:00:00.0, MEM = 2406.3M, InitMEM = 2406.3M)
[04/24 16:53:19    137s] Start delay calculation (fullDC) (1 T). (MEM=2406.29)
[04/24 16:53:19    137s] *** Calculating scaling factor for gpdk045_wc_lib libraries using the default operating condition of each library.
[04/24 16:53:19    137s] End AAE Lib Interpolated Model. (MEM=2406.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:19    137s]  Report initialization with DMWrite ... (0, Worst)
[04/24 16:53:19    137s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_SfH2RW.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2406.293M)
[04/24 16:53:19    137s] Reading RCDB with compressed RC data.
[04/24 16:53:19    137s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2406.3M)
[04/24 16:53:21    138s] Total number of fetched objects 2733
[04/24 16:53:21    138s] AAE_INFO-618: Total number of nets in the design is 3245,  84.3 percent of the nets selected for SI analysis
[04/24 16:53:21    138s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:21    138s] End delay calculation. (MEM=2412.43 CPU=0:00:01.2 REAL=0:00:02.0)
[04/24 16:53:21    138s] End delay calculation (fullDC). (MEM=2412.43 CPU=0:00:01.4 REAL=0:00:02.0)
[04/24 16:53:21    138s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 2412.4M) ***
[04/24 16:53:21    138s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2436.4M)
[04/24 16:53:21    138s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 16:53:21    138s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2436.4M)
[04/24 16:53:21    138s] Starting SI iteration 2
[04/24 16:53:21    138s] Calculate early delays in OCV mode...
[04/24 16:53:21    138s] Calculate late delays in OCV mode...
[04/24 16:53:21    138s] Start delay calculation (fullDC) (1 T). (MEM=2412.43)
[04/24 16:53:21    138s] End AAE Lib Interpolated Model. (MEM=2412.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:21    138s]  Report initialization with DMUpdate ... (1, Worst)
[04/24 16:53:21    139s] Total number of fetched objects 2733
[04/24 16:53:21    139s] AAE_INFO-618: Total number of nets in the design is 3245,  2.1 percent of the nets selected for SI analysis
[04/24 16:53:21    139s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:21    139s] End delay calculation. (MEM=2412.43 CPU=0:00:00.2 REAL=0:00:00.0)
[04/24 16:53:21    139s] End delay calculation (fullDC). (MEM=2412.43 CPU=0:00:00.2 REAL=0:00:00.0)
[04/24 16:53:21    139s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2436.4M)
[04/24 16:53:21    139s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2436.4M)
[04/24 16:53:21    139s] Starting SI iteration 3
[04/24 16:53:21    139s] Calculate early delays in OCV mode...
[04/24 16:53:21    139s] Calculate late delays in OCV mode...
[04/24 16:53:21    139s] Start delay calculation (fullDC) (1 T). (MEM=2345.55)
[04/24 16:53:21    139s] End AAE Lib Interpolated Model. (MEM=2345.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:21    139s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:53:21    139s] Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Skipped = 6. 
[04/24 16:53:21    139s] Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Analyzed = 2733. 
[04/24 16:53:21    139s] Total number of fetched objects 2733
[04/24 16:53:21    139s] AAE_INFO-618: Total number of nets in the design is 3245,  1.2 percent of the nets selected for SI analysis
[04/24 16:53:21    139s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:21    139s] End delay calculation. (MEM=2391.25 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:53:21    139s] End delay calculation (fullDC). (MEM=2391.25 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:53:21    139s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2391.2M) ***
[04/24 16:53:22    139s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:02:20 mem=2415.2M)
[04/24 16:53:22    139s] All LLGs are deleted
[04/24 16:53:22    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:22    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:22    139s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2373.3M, EPOCH TIME: 1713970402.128258
[04/24 16:53:22    139s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2373.3M, EPOCH TIME: 1713970402.128659
[04/24 16:53:22    139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2373.3M, EPOCH TIME: 1713970402.131169
[04/24 16:53:22    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:22    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:22    139s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2373.3M, EPOCH TIME: 1713970402.134916
[04/24 16:53:22    139s] Max number of tech site patterns supported in site array is 256.
[04/24 16:53:22    139s] Core basic site is CoreSite
[04/24 16:53:22    139s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2373.3M, EPOCH TIME: 1713970402.196294
[04/24 16:53:22    139s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 16:53:22    139s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/24 16:53:22    139s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:2373.3M, EPOCH TIME: 1713970402.199676
[04/24 16:53:22    139s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[04/24 16:53:22    139s] SiteArray: use 761,856 bytes
[04/24 16:53:22    139s] SiteArray: current memory after site array memory allocation 2374.0M
[04/24 16:53:22    139s] SiteArray: FP blocked sites are writable
[04/24 16:53:22    139s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2374.0M, EPOCH TIME: 1713970402.203578
[04/24 16:53:22    139s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.017, MEM:2374.0M, EPOCH TIME: 1713970402.220689
[04/24 16:53:22    139s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[04/24 16:53:22    139s] Atter site array init, number of instance map data is 0.
[04/24 16:53:22    139s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.089, MEM:2374.0M, EPOCH TIME: 1713970402.223907
[04/24 16:53:22    139s] 
[04/24 16:53:22    139s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:22    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.096, MEM:2374.0M, EPOCH TIME: 1713970402.227089
[04/24 16:53:22    139s] All LLGs are deleted
[04/24 16:53:22    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:53:22    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:22    139s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2374.0M, EPOCH TIME: 1713970402.231744
[04/24 16:53:22    139s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2374.0M, EPOCH TIME: 1713970402.232008
[04/24 16:53:25    140s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.184  | -0.184  |   N/A   |  0.105  |
|           TNS (ns):| -0.442  | -0.442  |   N/A   |  0.000  |
|    Violating Paths:|    3    |    3    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_wc_rc125_setup
|                    | -0.184  | -0.184  |   N/A   |  0.105  |
|                    | -0.442  | -0.442  |   N/A   |  0.000  |
|                    |    3    |    3    |   N/A   |    0    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 16:53:25    140s] All LLGs are deleted
[04/24 16:53:25    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2390.3M, EPOCH TIME: 1713970405.066494
[04/24 16:53:25    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2390.3M, EPOCH TIME: 1713970405.067091
[04/24 16:53:25    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2390.3M, EPOCH TIME: 1713970405.070939
[04/24 16:53:25    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    140s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2390.3M, EPOCH TIME: 1713970405.075513
[04/24 16:53:25    140s] Max number of tech site patterns supported in site array is 256.
[04/24 16:53:25    140s] Core basic site is CoreSite
[04/24 16:53:25    140s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2390.3M, EPOCH TIME: 1713970405.152396
[04/24 16:53:25    140s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 16:53:25    140s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 16:53:25    140s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:2390.3M, EPOCH TIME: 1713970405.155479
[04/24 16:53:25    140s] Fast DP-INIT is on for default
[04/24 16:53:25    140s] Atter site array init, number of instance map data is 0.
[04/24 16:53:25    140s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.085, MEM:2390.3M, EPOCH TIME: 1713970405.160972
[04/24 16:53:25    140s] 
[04/24 16:53:25    140s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:25    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.093, MEM:2390.3M, EPOCH TIME: 1713970405.164192
[04/24 16:53:25    140s] All LLGs are deleted
[04/24 16:53:25    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:53:25    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2390.3M, EPOCH TIME: 1713970405.167982
[04/24 16:53:25    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2390.3M, EPOCH TIME: 1713970405.168262
[04/24 16:53:25    140s] Density: 11.224%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------

[04/24 16:53:25    140s] All LLGs are deleted
[04/24 16:53:25    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2390.3M, EPOCH TIME: 1713970405.180262
[04/24 16:53:25    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2390.3M, EPOCH TIME: 1713970405.180675
[04/24 16:53:25    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2390.3M, EPOCH TIME: 1713970405.183181
[04/24 16:53:25    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    140s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2390.3M, EPOCH TIME: 1713970405.186564
[04/24 16:53:25    140s] Max number of tech site patterns supported in site array is 256.
[04/24 16:53:25    140s] Core basic site is CoreSite
[04/24 16:53:25    141s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2390.3M, EPOCH TIME: 1713970405.249188
[04/24 16:53:25    141s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 16:53:25    141s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 16:53:25    141s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2390.3M, EPOCH TIME: 1713970405.251538
[04/24 16:53:25    141s] Fast DP-INIT is on for default
[04/24 16:53:25    141s] Atter site array init, number of instance map data is 0.
[04/24 16:53:25    141s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:2390.3M, EPOCH TIME: 1713970405.256206
[04/24 16:53:25    141s] 
[04/24 16:53:25    141s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:25    141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.076, MEM:2390.3M, EPOCH TIME: 1713970405.259206
[04/24 16:53:25    141s] All LLGs are deleted
[04/24 16:53:25    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:53:25    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    141s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2390.3M, EPOCH TIME: 1713970405.262750
[04/24 16:53:25    141s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2390.3M, EPOCH TIME: 1713970405.263032
[04/24 16:53:25    141s] Reported timing to dir timingReports/optRoute
[04/24 16:53:25    141s] Total CPU time: 11.04 sec
[04/24 16:53:25    141s] Total Real time: 14.0 sec
[04/24 16:53:25    141s] Total Memory Usage: 2390.296875 Mbytes
[04/24 16:53:25    141s] Reset AAE Options
[04/24 16:53:25    141s] Info: pop threads available for lower-level modules during optimization.
[04/24 16:53:25    141s] *** timeDesign #1 [finish] : cpu/real = 0:00:11.0/0:00:14.1 (0.8), totSession cpu/real = 0:02:21.0/0:02:37.7 (0.9), mem = 2390.3M
[04/24 16:53:25    141s] 
[04/24 16:53:25    141s] =============================================================================================
[04/24 16:53:25    141s]  Final TAT Report : timeDesign #1                                               21.17-s075_1
[04/24 16:53:25    141s] =============================================================================================
[04/24 16:53:25    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:53:25    141s] ---------------------------------------------------------------------------------------------
[04/24 16:53:25    141s] [ OptSummaryReport       ]      1   0:00:00.4  (   2.5 % )     0:00:03.2 /  0:00:01.3    0.4
[04/24 16:53:25    141s] [ DrvReport              ]      1   0:00:02.0  (  14.1 % )     0:00:02.0 /  0:00:00.2    0.1
[04/24 16:53:25    141s] [ ExtractRC              ]      1   0:00:08.1  (  57.8 % )     0:00:08.1 /  0:00:06.9    0.9
[04/24 16:53:25    141s] [ TimingUpdate           ]      2   0:00:00.9  (   6.5 % )     0:00:02.8 /  0:00:02.7    1.0
[04/24 16:53:25    141s] [ FullDelayCalc          ]      3   0:00:01.8  (  13.0 % )     0:00:01.8 /  0:00:01.8    1.0
[04/24 16:53:25    141s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 16:53:25    141s] [ GenerateReports        ]      1   0:00:00.8  (   5.5 % )     0:00:00.8 /  0:00:00.8    1.0
[04/24 16:53:25    141s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[04/24 16:53:25    141s] ---------------------------------------------------------------------------------------------
[04/24 16:53:25    141s]  timeDesign #1 TOTAL                0:00:14.1  ( 100.0 % )     0:00:14.1 /  0:00:11.0    0.8
[04/24 16:53:25    141s] ---------------------------------------------------------------------------------------------
[04/24 16:53:25    141s] 
[04/24 16:53:25    141s] <CMD> timeDesign -postRoute -hold -outDir timingReports/optRoute -prefix optRouteHoldFinal -expandedViews
[04/24 16:53:25    141s] *** timeDesign #2 [begin] : totSession cpu/real = 0:02:21.0/0:02:37.8 (0.9), mem = 2390.3M
[04/24 16:53:25    141s]  Reset EOS DB
[04/24 16:53:25    141s] Ignoring AAE DB Resetting ...
[04/24 16:53:25    141s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_SfH2RW.rcdb.d/sparc_exu_alu.rcdb.d': 2732 access done (mem: 2390.297M)
[04/24 16:53:25    141s] tQuantus: Use design signature to decide re-extraction is ON
[04/24 16:53:25    141s] #Start Inst Signature in MT(0)
[04/24 16:53:25    141s] #Start Net Signature in MT(42859995)
[04/24 16:53:25    141s] #Calculate SNet Signature in MT (44868591)
[04/24 16:53:25    141s] #Run time and memory report for RC extraction:
[04/24 16:53:25    141s] #RC extraction running on  Xeon 3.28GHz 19712KB Cache 48CPU.
[04/24 16:53:25    141s] #Run Statistics for snet signature:
[04/24 16:53:25    141s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:25    141s] #   Increased memory =     0.00 (MB), total memory =  1816.26 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:25    141s] #Run Statistics for Net Final Signature:
[04/24 16:53:25    141s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:25    141s] #   Increased memory =     0.00 (MB), total memory =  1816.25 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:25    141s] #Run Statistics for Net launch:
[04/24 16:53:25    141s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:25    141s] #   Increased memory =     0.00 (MB), total memory =  1816.25 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:25    141s] #Run Statistics for Net init_dbsNet_slist:
[04/24 16:53:25    141s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:25    141s] #   Increased memory =     0.00 (MB), total memory =  1816.25 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:25    141s] #Run Statistics for net signature:
[04/24 16:53:25    141s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:25    141s] #   Increased memory =     0.00 (MB), total memory =  1816.25 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:25    141s] #Run Statistics for inst signature:
[04/24 16:53:25    141s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:53:25    141s] #   Increased memory =    -2.00 (MB), total memory =  1816.25 (MB), peak memory =  1940.50 (MB)
[04/24 16:53:25    141s] tQuantus: Original signature = 111877139, new signature = 111877139
[04/24 16:53:25    141s] tQuantus: Design is clean by design signature
[04/24 16:53:25    141s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_SfH2RW.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2388.297M)
[04/24 16:53:25    141s] Closing parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_SfH2RW.rcdb.d/sparc_exu_alu.rcdb.d': 0 access done (mem: 2388.297M)
[04/24 16:53:25    141s] The design is extracted. Skipping TQuantus.
[04/24 16:53:25    141s] All LLGs are deleted
[04/24 16:53:25    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    141s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2346.6M, EPOCH TIME: 1713970405.426494
[04/24 16:53:25    141s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2346.6M, EPOCH TIME: 1713970405.426974
[04/24 16:53:25    141s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2346.6M, EPOCH TIME: 1713970405.429424
[04/24 16:53:25    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    141s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2346.6M, EPOCH TIME: 1713970405.432757
[04/24 16:53:25    141s] Max number of tech site patterns supported in site array is 256.
[04/24 16:53:25    141s] Core basic site is CoreSite
[04/24 16:53:25    141s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2346.6M, EPOCH TIME: 1713970405.498934
[04/24 16:53:25    141s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 16:53:25    141s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 16:53:25    141s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:2346.6M, EPOCH TIME: 1713970405.502067
[04/24 16:53:25    141s] Fast DP-INIT is on for default
[04/24 16:53:25    141s] Atter site array init, number of instance map data is 0.
[04/24 16:53:25    141s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.075, MEM:2346.6M, EPOCH TIME: 1713970405.507403
[04/24 16:53:25    141s] 
[04/24 16:53:25    141s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:25    141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.081, MEM:2346.6M, EPOCH TIME: 1713970405.510452
[04/24 16:53:25    141s] All LLGs are deleted
[04/24 16:53:25    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:53:25    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:25    141s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2346.6M, EPOCH TIME: 1713970405.514558
[04/24 16:53:25    141s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2346.6M, EPOCH TIME: 1713970405.514824
[04/24 16:53:25    141s] OPTC: user 20.0
[04/24 16:53:25    141s] Starting delay calculation for Hold views
[04/24 16:53:25    141s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/24 16:53:25    141s] AAE_INFO: resetNetProps viewIdx 1 
[04/24 16:53:25    141s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 16:53:25    141s] #################################################################################
[04/24 16:53:25    141s] # Design Stage: PostRoute
[04/24 16:53:25    141s] # Design Name: sparc_exu_alu
[04/24 16:53:25    141s] # Design Mode: 45nm
[04/24 16:53:25    141s] # Analysis Mode: MMMC OCV 
[04/24 16:53:25    141s] # Parasitics Mode: SPEF/RCDB 
[04/24 16:53:25    141s] # Signoff Settings: SI On (EWM-WFP)
[04/24 16:53:25    141s] #################################################################################
[04/24 16:53:25    141s] AAE_INFO: 1 threads acquired from CTE.
[04/24 16:53:25    141s] Setting infinite Tws ...
[04/24 16:53:25    141s] First Iteration Infinite Tw... 
[04/24 16:53:25    141s] Calculate late delays in OCV mode...
[04/24 16:53:25    141s] Calculate early delays in OCV mode...
[04/24 16:53:25    141s] Topological Sorting (REAL = 0:00:00.0, MEM = 2356.2M, InitMEM = 2356.2M)
[04/24 16:53:25    141s] Start delay calculation (fullDC) (1 T). (MEM=2356.19)
[04/24 16:53:25    141s] *** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
[04/24 16:53:25    141s] End AAE Lib Interpolated Model. (MEM=2356.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:25    141s]  Report initialization with DMWrite ... (0, Best)
[04/24 16:53:25    141s] Opening parasitic data file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/sparc_exu_alu_245496_SfH2RW.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2356.188M)
[04/24 16:53:25    141s] Reading RCDB with compressed RC data.
[04/24 16:53:25    141s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2372.2M)
[04/24 16:53:27    142s] Total number of fetched objects 2733
[04/24 16:53:27    142s] AAE_INFO-618: Total number of nets in the design is 3245,  84.7 percent of the nets selected for SI analysis
[04/24 16:53:27    142s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:27    142s] End delay calculation. (MEM=2387.88 CPU=0:00:01.2 REAL=0:00:02.0)
[04/24 16:53:27    142s] End delay calculation (fullDC). (MEM=2387.88 CPU=0:00:01.3 REAL=0:00:02.0)
[04/24 16:53:27    142s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 2387.9M) ***
[04/24 16:53:27    143s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2411.9M)
[04/24 16:53:27    143s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 16:53:27    143s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2411.9M)
[04/24 16:53:27    143s] Starting SI iteration 2
[04/24 16:53:27    143s] Calculate late delays in OCV mode...
[04/24 16:53:27    143s] Calculate early delays in OCV mode...
[04/24 16:53:27    143s] Start delay calculation (fullDC) (1 T). (MEM=2387.88)
[04/24 16:53:27    143s] End AAE Lib Interpolated Model. (MEM=2387.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:27    143s]  Report initialization with DMUpdate ... (1, Worst)
[04/24 16:53:27    143s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2387.9M)
[04/24 16:53:27    143s] Total number of fetched objects 2733
[04/24 16:53:27    143s] AAE_INFO-618: Total number of nets in the design is 3245,  0.3 percent of the nets selected for SI analysis
[04/24 16:53:27    143s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:27    143s] End delay calculation. (MEM=2388.88 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:53:27    143s] End delay calculation (fullDC). (MEM=2388.88 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:53:27    143s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2412.9M)
[04/24 16:53:27    143s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2412.9M)
[04/24 16:53:27    143s] Starting SI iteration 3
[04/24 16:53:27    143s] Calculate late delays in OCV mode...
[04/24 16:53:27    143s] Calculate early delays in OCV mode...
[04/24 16:53:27    143s] Start delay calculation (fullDC) (1 T). (MEM=2353)
[04/24 16:53:27    143s] End AAE Lib Interpolated Model. (MEM=2353 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:27    143s]  Report initialization with DMUpdate ... (2, Worst)
[04/24 16:53:27    143s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2355.0M)
[04/24 16:53:27    143s] Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Skipped = 30. 
[04/24 16:53:27    143s] Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Analyzed = 2733. 
[04/24 16:53:27    143s] Total number of fetched objects 2733
[04/24 16:53:27    143s] AAE_INFO-618: Total number of nets in the design is 3245,  0.4 percent of the nets selected for SI analysis
[04/24 16:53:27    143s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:53:27    143s] End delay calculation. (MEM=2398.68 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:53:27    143s] End delay calculation (fullDC). (MEM=2398.68 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 16:53:27    143s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2398.7M) ***
[04/24 16:53:28    143s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:24 mem=2422.7M)
[04/24 16:53:28    144s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AV_0100_bc_rc0_hold 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.127  |   N/A   |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+
|AV_0100_bc_rc0_hold |  0.051  |  0.127  |   N/A   |  0.051  |
|                    |  0.000  |  0.000  |   N/A   |  0.000  |
|                    |    0    |    0    |   N/A   |    0    |
|                    |   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 16:53:28    144s] All LLGs are deleted
[04/24 16:53:28    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:28    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:28    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2380.7M, EPOCH TIME: 1713970408.471841
[04/24 16:53:28    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2380.7M, EPOCH TIME: 1713970408.472240
[04/24 16:53:28    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2380.7M, EPOCH TIME: 1713970408.474582
[04/24 16:53:28    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:28    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:28    144s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2380.7M, EPOCH TIME: 1713970408.478309
[04/24 16:53:28    144s] Max number of tech site patterns supported in site array is 256.
[04/24 16:53:28    144s] Core basic site is CoreSite
[04/24 16:53:28    144s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2380.7M, EPOCH TIME: 1713970408.539820
[04/24 16:53:28    144s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 16:53:28    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 16:53:28    144s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2380.7M, EPOCH TIME: 1713970408.544109
[04/24 16:53:28    144s] Fast DP-INIT is on for default
[04/24 16:53:28    144s] Atter site array init, number of instance map data is 0.
[04/24 16:53:28    144s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:2380.7M, EPOCH TIME: 1713970408.549016
[04/24 16:53:28    144s] 
[04/24 16:53:28    144s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:28    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.077, MEM:2380.7M, EPOCH TIME: 1713970408.551926
[04/24 16:53:28    144s] All LLGs are deleted
[04/24 16:53:28    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:53:28    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:28    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2380.7M, EPOCH TIME: 1713970408.556030
[04/24 16:53:28    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2380.7M, EPOCH TIME: 1713970408.556267
[04/24 16:53:28    144s] Density: 11.224%
       (100.000% with Fillers)
------------------------------------------------------------------

[04/24 16:53:28    144s] All LLGs are deleted
[04/24 16:53:28    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:28    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:28    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2380.7M, EPOCH TIME: 1713970408.566785
[04/24 16:53:28    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2380.7M, EPOCH TIME: 1713970408.567060
[04/24 16:53:28    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2380.7M, EPOCH TIME: 1713970408.569145
[04/24 16:53:28    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:28    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:28    144s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2380.7M, EPOCH TIME: 1713970408.572338
[04/24 16:53:28    144s] Max number of tech site patterns supported in site array is 256.
[04/24 16:53:28    144s] Core basic site is CoreSite
[04/24 16:53:28    144s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2380.7M, EPOCH TIME: 1713970408.632896
[04/24 16:53:28    144s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 16:53:28    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 16:53:28    144s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2380.7M, EPOCH TIME: 1713970408.636647
[04/24 16:53:28    144s] Fast DP-INIT is on for default
[04/24 16:53:28    144s] Atter site array init, number of instance map data is 0.
[04/24 16:53:28    144s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.069, MEM:2380.7M, EPOCH TIME: 1713970408.641057
[04/24 16:53:28    144s] 
[04/24 16:53:28    144s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:53:28    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.075, MEM:2380.7M, EPOCH TIME: 1713970408.643877
[04/24 16:53:28    144s] All LLGs are deleted
[04/24 16:53:28    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:53:28    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:53:28    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2380.7M, EPOCH TIME: 1713970408.648821
[04/24 16:53:28    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2380.7M, EPOCH TIME: 1713970408.649063
[04/24 16:53:28    144s] Reported timing to dir timingReports/optRoute
[04/24 16:53:28    144s] Total CPU time: 3.43 sec
[04/24 16:53:28    144s] Total Real time: 3.0 sec
[04/24 16:53:28    144s] Total Memory Usage: 2326.941406 Mbytes
[04/24 16:53:28    144s] Reset AAE Options
[04/24 16:53:28    144s] *** timeDesign #2 [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:02:24.5/0:02:41.2 (0.9), mem = 2326.9M
[04/24 16:53:28    144s] 
[04/24 16:53:28    144s] =============================================================================================
[04/24 16:53:28    144s]  Final TAT Report : timeDesign #2                                               21.17-s075_1
[04/24 16:53:28    144s] =============================================================================================
[04/24 16:53:28    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:53:28    144s] ---------------------------------------------------------------------------------------------
[04/24 16:53:28    144s] [ OptSummaryReport       ]      1   0:00:00.3  (   8.9 % )     0:00:03.2 /  0:00:03.2    1.0
[04/24 16:53:28    144s] [ ExtractRC              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/24 16:53:28    144s] [ TimingUpdate           ]      1   0:00:00.9  (  27.4 % )     0:00:02.5 /  0:00:02.5    1.0
[04/24 16:53:28    144s] [ FullDelayCalc          ]      3   0:00:01.6  (  46.2 % )     0:00:01.6 /  0:00:01.6    1.0
[04/24 16:53:28    144s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 16:53:28    144s] [ GenerateReports        ]      1   0:00:00.4  (  10.2 % )     0:00:00.4 /  0:00:00.3    1.0
[04/24 16:53:28    144s] [ MISC                   ]          0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.1
[04/24 16:53:28    144s] ---------------------------------------------------------------------------------------------
[04/24 16:53:28    144s]  timeDesign #2 TOTAL                0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[04/24 16:53:28    144s] ---------------------------------------------------------------------------------------------
[04/24 16:53:28    144s] 
[04/24 16:53:28    144s] <CMD> defOut -floorplan -placement -netlist -routing ../DesignDataOut/optRoute.def.gz
[04/24 16:53:28    144s] Writing DEF file '../DesignDataOut/optRoute.def.gz', current time is Wed Apr 24 16:53:28 2024 ...
[04/24 16:53:28    144s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/24 16:53:29    144s] DEF file '../DesignDataOut/optRoute.def.gz' is written, current time is Wed Apr 24 16:53:29 2024 ...
[04/24 16:53:29    144s] <CMD> saveNetlist ../DesignDataOut/optRoute.v -excludeLeafCell
[04/24 16:53:29    144s] Writing Netlist "../DesignDataOut/optRoute.v" ...
[04/24 16:53:29    144s] <CMD> saveNetlist ../DesignDataOut/optRoute.phys.v -excludeLeafCell -phys
[04/24 16:53:29    144s] Writing Netlist "../DesignDataOut/optRoute.phys.v" ...
[04/24 16:53:29    144s] **WARN: (IMPVL-515):	Found only one pg fterm in top module (sparc_exu_alu).
[04/24 16:53:29    144s] Pwr name (VDD1).
[04/24 16:53:29    144s] Pwr name (VDD).
[04/24 16:53:29    144s] Gnd name (VSS).
[04/24 16:53:29    144s] 2 Pwr names and 1 Gnd names.
[04/24 16:53:29    144s] <CMD> all_constraint_modes 
[04/24 16:53:29    144s] <CMD> get_constraint_mode  $mode -sdc_files 
[04/24 16:53:29    144s] <CMD> update_constraint_mode -name 0100_mode -sdc "/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/mmmc/modes/0100_mode/0100_mode.sdc"
[04/24 16:53:29    145s] Reading timing constraints file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/route.enc.dat/mmmc/modes/0100_mode/0100_mode.sdc' ...
[04/24 16:53:29    145s] Current (total cpu=0:02:25, real=0:02:45, peak res=1940.5M, current mem=1773.9M)
[04/24 16:53:29    145s] INFO (CTE): Constraints read successfully.
[04/24 16:53:29    145s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1785.1M, current mem=1785.1M)
[04/24 16:53:30    145s] Current (total cpu=0:02:25, real=0:02:46, peak res=1940.5M, current mem=1785.1M)
[04/24 16:53:30    145s] Reading latency file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/.mmmckISbuj/views/AV_0100_wc_rc125_setup/latency.sdc' ...
[04/24 16:53:30    145s] Reading latency file '/tmp/innovus_temp_245496_centauri.esat.kuleuven.be_wjiang_mkvRFV/.mmmckISbuj/views/AV_0100_bc_rc0_hold/latency.sdc' ...
[04/24 16:53:30    145s] Current (total cpu=0:02:25, real=0:02:46, peak res=1940.5M, current mem=1785.1M)
[04/24 16:53:30    145s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1814.8M, current mem=1814.8M)
[04/24 16:53:30    145s] Current (total cpu=0:02:26, real=0:02:46, peak res=1940.5M, current mem=1814.8M)
[04/24 16:53:30    145s] Current (total cpu=0:02:26, real=0:02:46, peak res=1940.5M, current mem=1814.8M)
[04/24 16:53:30    145s] INFO (CTE): Constraints read successfully.
[04/24 16:53:30    145s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1816.6M, current mem=1816.6M)
[04/24 16:53:30    145s] Current (total cpu=0:02:26, real=0:02:46, peak res=1940.5M, current mem=1816.6M)
[04/24 16:53:30    145s] Current (total cpu=0:02:26, real=0:02:46, peak res=1940.5M, current mem=1816.6M)
[04/24 16:53:30    145s] INFO (CTE): Constraints read successfully.
[04/24 16:53:30    145s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1818.4M, current mem=1818.4M)
[04/24 16:53:30    145s] Current (total cpu=0:02:26, real=0:02:46, peak res=1940.5M, current mem=1818.4M)
[04/24 16:53:30    145s] <CMD> saveDesign ../DesignDataOut/optRoute.enc
[04/24 16:53:30    145s] The in-memory database contained RC information but was not saved. To save 
[04/24 16:53:30    145s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/24 16:53:30    145s] so it should only be saved when it is really desired.
[04/24 16:53:30    145s] #% Begin save design ... (date=04/24 16:53:30, mem=1821.6M)
[04/24 16:53:30    145s] % Begin Save ccopt configuration ... (date=04/24 16:53:30, mem=1821.6M)
[04/24 16:53:30    145s] % End Save ccopt configuration ... (date=04/24 16:53:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1822.9M, current mem=1822.9M)
[04/24 16:53:30    145s] % Begin Save netlist data ... (date=04/24 16:53:30, mem=1822.9M)
[04/24 16:53:30    145s] Writing Binary DB to ../DesignDataOut/optRoute.enc.dat/sparc_exu_alu.v.bin in single-threaded mode...
[04/24 16:53:30    146s] % End Save netlist data ... (date=04/24 16:53:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1822.9M, current mem=1822.9M)
[04/24 16:53:30    146s] Saving symbol-table file ...
[04/24 16:53:30    146s] Saving congestion map file ../DesignDataOut/optRoute.enc.dat/sparc_exu_alu.route.congmap.gz ...
[04/24 16:53:31    146s] % Begin Save AAE data ... (date=04/24 16:53:30, mem=1823.5M)
[04/24 16:53:31    146s] Saving AAE Data ...
[04/24 16:53:31    146s] % End Save AAE data ... (date=04/24 16:53:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1823.5M, current mem=1823.5M)
[04/24 16:53:31    146s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/24 16:53:31    146s] Type 'man IMPCTE-104' for more detail.
[04/24 16:53:31    146s] Saving preference file ../DesignDataOut/optRoute.enc.dat/gui.pref.tcl ...
[04/24 16:53:31    146s] Saving mode setting ...
[04/24 16:53:31    146s] Saving global file ...
[04/24 16:53:31    146s] % Begin Save floorplan data ... (date=04/24 16:53:31, mem=1826.4M)
[04/24 16:53:31    146s] Saving floorplan file ...
[04/24 16:53:31    146s] Convert 0 swires and 0 svias from compressed groups
[04/24 16:53:31    146s] % End Save floorplan data ... (date=04/24 16:53:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1826.8M, current mem=1826.8M)
[04/24 16:53:31    146s] Saving PG file ../DesignDataOut/optRoute.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Wed Apr 24 16:53:31 2024)
[04/24 16:53:31    146s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2366.0M) ***
[04/24 16:53:31    146s] Saving Drc markers ...
[04/24 16:53:31    146s] ... No Drc file written since there is no markers found.
[04/24 16:53:31    146s] % Begin Save placement data ... (date=04/24 16:53:31, mem=1827.0M)
[04/24 16:53:31    146s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/24 16:53:31    146s] Save Adaptive View Pruning View Names to Binary file
[04/24 16:53:31    146s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2369.0M) ***
[04/24 16:53:31    146s] % End Save placement data ... (date=04/24 16:53:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.0M, current mem=1827.0M)
[04/24 16:53:32    146s] % Begin Save routing data ... (date=04/24 16:53:31, mem=1827.0M)
[04/24 16:53:32    146s] Saving route file ...
[04/24 16:53:32    146s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2366.0M) ***
[04/24 16:53:32    146s] % End Save routing data ... (date=04/24 16:53:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1827.1M, current mem=1827.1M)
[04/24 16:53:32    146s] Saving property file ../DesignDataOut/optRoute.enc.dat/sparc_exu_alu.prop
[04/24 16:53:32    146s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2369.0M) ***
[04/24 16:53:32    146s] #Saving pin access data to file ../DesignDataOut/optRoute.enc.dat/sparc_exu_alu.apa ...
[04/24 16:53:32    146s] #
[04/24 16:53:32    146s] Saving preRoute extracted patterns in file '../DesignDataOut/optRoute.enc.dat/sparc_exu_alu.techData.gz' ...
[04/24 16:53:33    146s] Saving preRoute extraction data in directory '../DesignDataOut/optRoute.enc.dat/extraction/' ...
[04/24 16:53:33    146s] Checksum of RCGrid density data::132
[04/24 16:53:33    146s] Saving CPF database ...
[04/24 16:53:33    146s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[04/24 16:53:33    146s] % Begin Save power constraints data ... (date=04/24 16:53:33, mem=1830.4M)
[04/24 16:53:33    146s] % End Save power constraints data ... (date=04/24 16:53:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1830.5M, current mem=1830.5M)
[04/24 16:53:34    147s] Generated self-contained design optRoute.enc.dat
[04/24 16:53:34    147s] #% End save design ... (date=04/24 16:53:34, total cpu=0:00:01.4, real=0:00:04.0, peak res=1833.0M, current mem=1833.0M)
[04/24 16:53:34    147s] 
[04/24 16:53:34    147s] *** Summary of all messages that are not suppressed in this session:
[04/24 16:53:34    147s] Severity  ID               Count  Summary                                  
[04/24 16:53:34    147s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[04/24 16:53:34    147s] *** Message Summary: 1 warning(s), 0 error(s)
[04/24 16:53:34    147s] 
[04/24 16:53:34    147s] <CMD> saveDesign ../DesignDataIn/dbs/optRoute.enc
[04/24 16:53:34    147s] The in-memory database contained RC information but was not saved. To save 
[04/24 16:53:34    147s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/24 16:53:34    147s] so it should only be saved when it is really desired.
[04/24 16:53:34    147s] #% Begin save design ... (date=04/24 16:53:34, mem=1833.0M)
[04/24 16:53:34    147s] % Begin Save ccopt configuration ... (date=04/24 16:53:34, mem=1833.0M)
[04/24 16:53:34    147s] % End Save ccopt configuration ... (date=04/24 16:53:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1833.0M, current mem=1833.0M)
[04/24 16:53:34    147s] % Begin Save netlist data ... (date=04/24 16:53:34, mem=1833.0M)
[04/24 16:53:34    147s] Writing Binary DB to ../DesignDataIn/dbs/optRoute.enc.dat/sparc_exu_alu.v.bin in single-threaded mode...
[04/24 16:53:34    147s] % End Save netlist data ... (date=04/24 16:53:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1833.0M, current mem=1833.0M)
[04/24 16:53:34    147s] Saving symbol-table file ...
[04/24 16:53:35    147s] Saving congestion map file ../DesignDataIn/dbs/optRoute.enc.dat/sparc_exu_alu.route.congmap.gz ...
[04/24 16:53:35    147s] % Begin Save AAE data ... (date=04/24 16:53:35, mem=1833.0M)
[04/24 16:53:35    147s] Saving AAE Data ...
[04/24 16:53:35    147s] % End Save AAE data ... (date=04/24 16:53:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1833.0M, current mem=1833.0M)
[04/24 16:53:35    147s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/24 16:53:35    147s] Type 'man IMPCTE-104' for more detail.
[04/24 16:53:35    147s] Saving preference file ../DesignDataIn/dbs/optRoute.enc.dat/gui.pref.tcl ...
[04/24 16:53:35    147s] Saving mode setting ...
[04/24 16:53:35    147s] Saving global file ...
[04/24 16:53:35    147s] % Begin Save floorplan data ... (date=04/24 16:53:35, mem=1833.1M)
[04/24 16:53:35    147s] Saving floorplan file ...
[04/24 16:53:35    147s] Convert 0 swires and 0 svias from compressed groups
[04/24 16:53:35    147s] % End Save floorplan data ... (date=04/24 16:53:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1833.1M, current mem=1833.1M)
[04/24 16:53:35    147s] Saving PG file ../DesignDataIn/dbs/optRoute.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Wed Apr 24 16:53:35 2024)
[04/24 16:53:36    147s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2429.9M) ***
[04/24 16:53:36    147s] Saving Drc markers ...
[04/24 16:53:36    147s] ... No Drc file written since there is no markers found.
[04/24 16:53:36    147s] % Begin Save placement data ... (date=04/24 16:53:36, mem=1833.1M)
[04/24 16:53:36    147s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/24 16:53:36    147s] Save Adaptive View Pruning View Names to Binary file
[04/24 16:53:36    147s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2432.9M) ***
[04/24 16:53:36    147s] % End Save placement data ... (date=04/24 16:53:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1833.1M, current mem=1833.1M)
[04/24 16:53:36    147s] % Begin Save routing data ... (date=04/24 16:53:36, mem=1833.1M)
[04/24 16:53:36    147s] Saving route file ...
[04/24 16:53:36    147s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2429.9M) ***
[04/24 16:53:36    147s] % End Save routing data ... (date=04/24 16:53:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1833.1M, current mem=1833.1M)
[04/24 16:53:36    147s] Saving property file ../DesignDataIn/dbs/optRoute.enc.dat/sparc_exu_alu.prop
[04/24 16:53:36    147s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2432.9M) ***
[04/24 16:53:36    148s] #Saving pin access data to file ../DesignDataIn/dbs/optRoute.enc.dat/sparc_exu_alu.apa ...
[04/24 16:53:37    148s] #
[04/24 16:53:37    148s] Saving preRoute extracted patterns in file '../DesignDataIn/dbs/optRoute.enc.dat/sparc_exu_alu.techData.gz' ...
[04/24 16:53:37    148s] Saving preRoute extraction data in directory '../DesignDataIn/dbs/optRoute.enc.dat/extraction/' ...
[04/24 16:53:37    148s] Checksum of RCGrid density data::132
[04/24 16:53:37    148s] Saving CPF database ...
[04/24 16:53:37    148s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[04/24 16:53:37    148s] % Begin Save power constraints data ... (date=04/24 16:53:37, mem=1833.3M)
[04/24 16:53:37    148s] % End Save power constraints data ... (date=04/24 16:53:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1833.3M, current mem=1833.3M)
[04/24 16:53:38    148s] Generated self-contained design optRoute.enc.dat
[04/24 16:53:38    148s] #% End save design ... (date=04/24 16:53:38, total cpu=0:00:01.5, real=0:00:04.0, peak res=1833.8M, current mem=1833.8M)
[04/24 16:53:38    148s] 
[04/24 16:53:38    148s] *** Summary of all messages that are not suppressed in this session:
[04/24 16:53:38    148s] Severity  ID               Count  Summary                                  
[04/24 16:53:38    148s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[04/24 16:53:38    148s] *** Message Summary: 1 warning(s), 0 error(s)
[04/24 16:53:38    148s] 
