{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 08:22:15 2021 " "Info: Processing started: Wed Dec 22 08:22:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fsm1_sequential_detection -c Fsm1_sequential_detection " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Fsm1_sequential_detection -c Fsm1_sequential_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fsm1_sequential_detection.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Fsm1_sequential_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fsm1_sequential_detection-behavioral " "Info: Found design unit 1: Fsm1_sequential_detection-behavioral" {  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Fsm1_sequential_detection " "Info: Found entity 1: Fsm1_sequential_detection" {  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fsm1_sequential_detection " "Info: Elaborating entity \"Fsm1_sequential_detection\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Fsm1_sequential_detection\|State 4 " "Info: State machine \"\|Fsm1_sequential_detection\|State\" contains 4 states" {  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 24 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Fsm1_sequential_detection\|State " "Info: Selected Auto state machine encoding method for state machine \"\|Fsm1_sequential_detection\|State\"" {  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 24 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Fsm1_sequential_detection\|State " "Info: Encoding result for state machine \"\|Fsm1_sequential_detection\|State\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "State.state_d " "Info: Encoded state bit \"State.state_d\"" {  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 24 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "State.state_c " "Info: Encoded state bit \"State.state_c\"" {  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 24 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "State.state_b " "Info: Encoded state bit \"State.state_b\"" {  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 24 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "State.state_a " "Info: Encoded state bit \"State.state_a\"" {  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 24 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Fsm1_sequential_detection\|State.state_a 0000 " "Info: State \"\|Fsm1_sequential_detection\|State.state_a\" uses code string \"0000\"" {  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 24 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Fsm1_sequential_detection\|State.state_b 0011 " "Info: State \"\|Fsm1_sequential_detection\|State.state_b\" uses code string \"0011\"" {  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 24 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Fsm1_sequential_detection\|State.state_c 0101 " "Info: State \"\|Fsm1_sequential_detection\|State.state_c\" uses code string \"0101\"" {  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 24 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Fsm1_sequential_detection\|State.state_d 1001 " "Info: State \"\|Fsm1_sequential_detection\|State.state_d\" uses code string \"1001\"" {  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 24 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "Fsm1_sequential_detection.vhd" "" { Text "H:/vhdl/projects/lab9/Fsm1_sequential_detection/Fsm1_sequential_detection.vhd" 24 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "State.state_b " "Info: Register \"State.state_b\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Info: Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Allocated 215 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 08:22:19 2021 " "Info: Processing ended: Wed Dec 22 08:22:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
