$date
  Tue Dec 13 15:24:27 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module d_ms_ff_tb $end
$var reg 1 ! d $end
$var reg 1 " clk $end
$var reg 1 # y $end
$var reg 1 $ not_y $end
$var reg 1 % expect_y $end
$var reg 1 & expect_not_y $end
$scope module d_ms_ff_0 $end
$var reg 1 ' d $end
$var reg 1 ( clk $end
$var reg 1 ) y $end
$var reg 1 * not_y $end
$var reg 1 + clk1 $end
$var reg 1 , din $end
$var reg 1 - yout $end
$scope module latch_0 $end
$var reg 1 . d $end
$var reg 1 / clk $end
$var reg 1 0 y $end
$var reg 1 1 not_y $end
$var reg 1 2 r $end
$var reg 1 3 s $end
$scope module latch $end
$var reg 1 4 r $end
$var reg 1 5 s $end
$var reg 1 6 y $end
$var reg 1 7 not_y $end
$var reg 1 8 q $end
$var reg 1 9 not_q $end
$upscope $end
$upscope $end
$scope module latch_1 $end
$var reg 1 : d $end
$var reg 1 ; clk $end
$var reg 1 < y $end
$var reg 1 = not_y $end
$var reg 1 > r $end
$var reg 1 ? s $end
$scope module latch $end
$var reg 1 @ r $end
$var reg 1 A s $end
$var reg 1 B y $end
$var reg 1 C not_y $end
$var reg 1 D q $end
$var reg 1 E not_q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
U#
U$
0%
0&
0'
1(
U)
U*
0+
0,
0-
0.
1/
00
11
12
03
14
05
06
17
08
19
0:
0;
U<
U=
0>
0?
0@
0A
UB
UC
UD
UE
#1
0"
0#
1$
1&
0(
0)
1*
1+
0/
02
04
1;
0<
1=
1>
1@
0B
1C
0D
1E
#2
1!
1'
1.
#3
1"
1(
0+
1,
1-
1/
10
01
13
15
16
07
18
09
1:
0;
0>
0@
#4
0"
1#
0$
1%
0&
0(
1)
0*
1+
0/
03
05
1;
1<
0=
1?
1A
1B
0C
1D
0E
#5
1"
1(
0+
1/
13
15
0;
0?
0A
#6
0"
0(
1+
0/
03
05
1;
1?
1A
#7
0!
1"
0'
1(
0+
0,
0-
0.
1/
00
11
12
14
06
17
08
19
0:
0;
0?
0A
#8
0"
0#
1$
0%
1&
0(
0)
1*
1+
0/
02
04
1;
0<
1=
1>
1@
0B
1C
0D
1E
#9
1"
1(
0+
1/
12
14
0;
0>
0@
#10
0"
0(
1+
0/
02
04
1;
1>
1@
#11
1!
1'
1.
#12
