_fpo_endprologue.cv_fpo_endprolo.cv_fpo_stackalloc
.cv_fpo_setframe
__llvm_retpoline_eax
_ecx
_edx
_except_handler4f
AL_OFFSET_TABLE__GLOBAL_OFFSET_T
Request.ShaderType
tions.FPContracttions.RelocModelFastIsel
FastMath
TextualAndBinary
m_personality_v0__gxx_wasm_persocessCLRExceptionProcessCLRExceptt_eh_personalityrust_eh_personal__CxxFrameHandler3
_except_handler3personality_seh0__gxx_personalit__gcc_personality_v0
dler
__C_specific_han__gnat_eh_person_personality_sj0c_personality_v0__objc_personalimemset_pattern16 
llvm.loop.unroll
objc_storeStrongobjc_destroyWeakloadWeakRetainedobjc_loadWeakRetnretainedPointerobjc_unretainedPetainAutoreleaseobjc_retainAutorunretainedObjectobjc_unretainedOc_retainedObjectobjc_retainedObjtoreleasePoolPopobjc_autoreleasetain_autoreleaseobjc_retain_autoleaseReturnValueobjc_retainBlockPoolPush
dLoadConstVCallstypeCheckedLoadCssumeConstVCallstypeTestAssumeCoheckedLoadVCallstypeCheckedLoadVem_or_argmemonlyinaccessiblemem_ccessiblememonlyinaccessiblememoEligibleToImportnotEligibleToImpenceable_or_nulldereferenceable_x86_vectorcallccair_intersectionvirtualConstPropally_initializedexternally_initilocal_unnamed_addr
returnDoesNotAlias
ally
available_externalls
typeTestAssumeVC
l_parameter_packDW_TAG_GNU_formatemplate
DW_TAG_function_l_site_parameterDW_TAG_call_sitee_reference_typeDW_TAG_rvalue_reND_Delphi_stringDW_TAG_BORLAND_De_type_parameterDW_TAG_template_DW_TAG_GNU_call__value_parameterDW_TAG_with_stmtDW_TAG_base_typeDW_TAG_file_typeDW_TAG_try_blockDW_TAG_namespaceDW_TAG_conditionDW_TAG_type_unitDW_TAG_MIPS_looplined_subroutineDW_TAG_inlined_sr_to_member_typeDW_TAG_ptr_to_mecess_declarationDW_TAG_access_dePLE_ptrauth_typeDW_TAG_APPLE_ptrRLAND_Delphi_setified_parametersDW_TAG_unspecifiD_Delphi_variant_subroutine_typeDW_TAG_subroutin_dwarf_procedureDW_TAG_dwarf_pro_imported_moduleDW_TAG_imported_G_reference_typeDW_TAG_referenceG_structure_typeDW_TAG_structureG_interface_typeDW_TAG_interfaceG_template_aliasG_immutable_typeDW_TAG_immutableG_class_templateDW_TAG_class_temG_APPLE_propertyDW_TAG_APPLE_proTAG_pointer_typeDW_TAG_pointer_tTAG_compile_unitDW_TAG_compile_uTAG_common_blockDW_TAG_common_blTAG_variant_partDW_TAG_variant_pTAG_partial_unitDW_TAG_partial_uTAG_coarray_typeDW_TAG_coarray_tTAG_dynamic_typeDW_TAG_dynamic_tTAG_format_labelDW_TAG_format_lalock
DW_TAG_lexical_btype
DW_TAG_subrange_item
DW_TAG_namelist_DW_TAG_volatile_DW_TAG_restrict_unit
DW_TAG_skeleton_site
rted_declarationenumeration_typeDW_TAG_enumeratiformal_parameterDW_TAG_formal_pacommon_inclusionDW_TAG_common_inunspecified_typegeneric_subrangeDW_TAG_generic_sBORLAND_propertyDW_TAG_BORLAND_pDW_TAG_entry_point
DW_TAG_string_tyDW_TAG_inheritance
DW_TAG_catch_block
DW_TAG_packed_tyDW_TAG_thrown_tyDW_TAG_shared_tyDW_TAG_atomic_tyDW_TAG_array_typDW_TAG_class_typDW_TAG_union_typDW_TAG_const_typDW_TAG_enumeratoDW_TAG_subprograpush_tls_addressDW_OP_GNU_push_t_GNU_const_indexDW_OP_GNU_const_OP_LLVM_fragmentDW_OP_LLVM_fragm_cfa
DW_OP_call_framealue
DW_OP_implicit_vndex
DW_OP_GNU_addr_iform_tls_addressDW_OP_form_tls_aimplicit_pointerDW_OP_implicit_ph_object_addressDW_OP_push_objecDW_OP_deref_sizeDW_OP_const_typeDW_OP_deref_typeDW_OP_plus_uconsDW_OP_xderef_sizDW_OP_stack_valuDW_OP_entry_valuDW_OP_regval_typDW_OP_xderef_typDW_OP_reinterpreATE_signed_fixedDW_ATE_signed_fiE_packed_decimalDW_ATE_packed_deE_numeric_stringDW_ATE_numeric_sE_unsigned_fixedDW_ATE_unsigned__imaginary_floatDW_ATE_imaginaryDW_ATE_signed_char
loat
DW_ATE_complex_fchar
DW_ATE_decimal_fITY_pure_virtualDW_VIRTUALITY_puRTUALITY_virtualDW_VIRTUALITY_viDW_VIRTUALITY_none
GLE_RenderScriptDW_LANG_GOOGLE_Rript
DW_LANG_RenderScG_ObjC_plus_plusDW_LANG_ObjC_pluG_C_plus_plus_03DW_LANG_C_plus_pG_C_plus_plus_11G_C_plus_plus_14G_Mips_AssemblerDW_LANG_Mips_AssG_BORLAND_DelphiDW_LANG_BORLAND_DW_LANG_Pascal83DW_LANG_Fortran7DW_LANG_Fortran9DW_LANG_Fortran0LANG_C_plus_plusDW_CC_LLVM_Win64DW_CC_LLVM_AAPCSDW_CC_LLVM_Swiftfastcall
DW_CC_BORLAND_ms_BORLAND_stdcallDW_CC_BORLAND_st_LLVM_vectorcallDW_CC_LLVM_vecto_LLVM_X86_64SysVDW_CC_LLVM_X86_6_LLVM_X86RegCallDW_CC_LLVM_X86ReBORLAND_safecallDW_CC_BORLAND_saBORLAND_msreturnBORLAND_thiscallDW_CC_BORLAND_thBORLAND_fastcallDW_CC_BORLAND_faLLVM_PreserveAllDW_CC_LLVM_Presend_fastcall_i386DW_CC_GNU_borlans_sh
DW_CC_GNU_renesascal
DW_CC_BORLAND_pa_VFP
enCL
DW_CC_GDB_IBM_OpCC_pass_by_valueDW_CC_pass_by_vaass_by_referenceDW_CC_pass_by_reLVM_IntelOclBiccDW_CC_LLVM_IntelLVM_SpirFunctionDW_CC_LLVM_SpirFLVM_OpenCLKernelDW_CC_LLVM_OpenCLVM_PreserveMostMACINFO_end_fileDW_MACINFO_end_fCINFO_start_fileDW_MACINFO_startCINFO_vendor_extDW_MACINFO_vendoDW_MACINFO_undefDW_MACINFO_definC/C++ MSF 7.00
Microsoft C/C++ 
A,__objc_catlist__DATA,__objc_ca__OBJC,__categorllvm.vectorizer..catch.all.valuellvm.eh.catch.al
Debug Info Version
m.load.relative.llvm.load.relatiternally_definedair.externally_d
ge Swift VersionClass PropertiesObjective-C Clasimulated
Objective-C Is Sective-C GC OnlyObjective-C GC Oage Info Versionrbage CollectionObjective-C Garbage Info Section.gnu.linkonce.b..llvm.linkonce.b.gnu.linkonce.sb.llvm.linkonce.sb.
.gnu.linkonce.td.llvm.linkonce.td.
.gnu.linkonce.tboption-unspecified
ckprotectorcheckstackprotectorchnt.group.barrierinvariant.group.arm.thread.pointer
4.thread.pointeraarch64.thread.pssse3.pabs.b.128ssse3.pabs.w.128ssse3.pabs.d.128512.mask.vfmadd.avx512.mask.vfmaadd.
avx512.mask.vfnmsub.
avx512.mask3.vfmavx512.maskz.vfm2.mask3.vfnmsub.avx512.mask3.vfn.mask.vfmaddsub.maskz.vfmaddsub.mask3.vfmaddsub.mask3.vfmsubadd.avx512.mask.shuf.i
avx512.mask.pabsavx512.broadcastavx512.mask.sqrt.p
.mask.pbroadcastavx512.mask.pbro512.mask.pcmpeq.avx512.mask.pcmp512.mask.pcmpgt.avx512.kortestc.avx512.kortestz.f.b.
avx512.mask.pshuavx512.mask.pmaxavx512.mask.pminavx512.pbroadcasmask.broadcast.savx512.mask.broa512.mask.movddupavx512.mask.movdhdup
avx512.mask.movsldup
f.d.
2.mask.pshufl.w.2.mask.pshufh.w.2.mask.vpermil.pavx512.mask.vper.df.
avx512.mask.perm.di.
512.mask.punpcklavx512.mask.punp512.mask.punpckh512.mask.unpckl.avx512.mask.unpc512.mask.unpckh.avx512.mask.pandn.
avx512.mask.por.avx512.mask.pxoravx512.mask.and.avx512.mask.andnavx512.mask.xor.avx512.mask.paddavx512.mask.psubavx512.mask.pmull.
2.mask.cvtdq2pd.avx512.mask.cvtd.mask.cvtudq2pd.avx512.mask.cvtuavx512.cvtusi2sdq2pd.128
avx512.mask.cvtqq2pd.256
q2ps.128
q2ps.256
d2dq.256
avx512.mask.cvtpd2ps.256
s2pd.128
s2pd.256
sk.cvtudq2ps.128sk.cvtudq2ps.256sk.cvtuqq2pd.128sk.cvtuqq2pd.256sk.cvttpd2dq.256avx512.mask.cvttsk.cvttps2dq.128sk.cvttps2dq.256var.
avx512.pmul.dq.512
512.pmulu.dq.512avx512.pmulu.dq..dq.
2.mask.pmulu.dq.mask.pmul.hr.sw.h.w.
2.mask.pmulhu.w.2.mask.pmaddw.d.avx512.mask.pmadmask.pmaddubs.w.2.mask.packsswb.avx512.mask.pack2.mask.packssdw.2.mask.packuswb.2.mask.packusdw.avx512.mask.cmp.avx512.mask.ucmpavx512.cvtb2maskavx512.cvtw2maskavx512.cvtd2maskavx512.cvtq2maskmask.vpermilvar.avx512.mask.psll.d
avx512.mask.psraavx512.mask.psrlavx512.mask.pmovsx
avx512.mask.lzcnt.
2.mask.pternlog.avx512.mask.pter.maskz.pternlog.avx512.maskz.ptedd52
avx512.mask.vpma2.maskz.vpmadd52avx512.maskz.vpmmask.vpermi2var.mask.vpermt2var.rmt2var.
avx512.maskz.vpe2.mask.vpdpbusd..maskz.vpdpbusd..mask.vpdpbusds.maskz.vpdpbusds.2.mask.vpdpwssd..maskz.vpdpwssd..mask.vpdpwssds.maskz.vpdpwssds.2.mask.dbpsadbw.avx512.mask.dbps512.mask.vpshld.avx512.mask.vpsh512.mask.vpshrd.avx512.mask.add.avx512.mask.sub.avx512.mask.mul.avx512.mask.div.avx512.mask.max.avx512.mask.min.2.mask.fpclass.pavx512.mask.fpclavx512.mask.prorv.
avx512.mask.prolavx.cvt.ps2.pd.256
avx.cvtdq2.pd.25avx.cvtdq2.ps.25avx.vinsertf128.avx2.vinserti128avx512.mask.insert
avx.vextractf128avx2.vextracti12ract
avx512.mask.vext512.mask.storeu.512.mask.store.pe.b.
e.w.
e.d.
e.q.
e.ss
avx512.mask.loadu.
nd.load.
avx512.mask.expa.compress.store.avx512.mask.compsse42.crc32.64.8avx.vbroadcast.s512.vbroadcast.savx512.vbroadcasgnr.
avx512.mask.pali512.mask.valign.avx512.mask.valiavx.vbroadcastf128
2.vbroadcasti128avx2.vbroadcasti.mask.broadcastf.mask.broadcastiavx512.mask.move.s
avx512.mask.pavgdule
llvm.embedded.moavx512.psll.dq.5avx512.psrl.dq.52.mask.movshdup.dd.s
2.maskz.vfmadd.s2.mask3.vfmadd.s2.mask3.vfmsub.s.mask3.vfnmsub.sdd.p
2.mask.vfnmadd.p2.mask.vfnmsub.p2.mask3.vfmadd.p2.mask3.vfmsub.p.mask3.vfnmsub.p2.maskz.vfmadd.pmask.vfmaddsub.paddsub.p
subadd.p
, __objc_catlist__DATA, __objc_cectorizer.unrollloop_header_weight
gram
DIFlagMainSubproeritance
DIFlagVirtualInhtipleInheritanceDIFlagMultipleInePassByReferenceDIFlagTypePassByirectVirtualBaseDIFlagIndirectViDIFlagStaticMembDIFlagLittleEndian
gLValueReferenceDIFlagLValueRefegRValueReferenceDIFlagRValueRefegTypePassByValuelagObjectPointerDIFlagObjectPoinbjcClassCompleteDIFlagObjcClassCingleInheritanceDIFlagSingleInhentroducedVirtualDIFlagIntroducedllCallsDescribedDIFlagAllCallsDeBlockByrefStructDIFlagBlockByrefDIFlagAppleBlockDIFlagArtificialDIFlagPrototypedround.towardzerofpexcept.maytrap
tion_entry_countsynthetic_functiount
function_entry_cllvm.global_ctorllvm.global_dtorllvm.compiler.us
llvmcovmtestdata
sanitize_addresssanitize_hwaddress
__cxa_pure_virtual
llvm.masked.loadllvm.masked.store.
asan.module_ctor
o_printf_options__local_stdio_prio_scanf_options__local_stdio_sc__objc_classrefs
.custom_section.c_msgSend_fixup_
l_objc_msgSend_Q
SYMDEF_64 SORTED__.SYMDEF_64 SOR__.SYMDEF SORTED!
ternal Symbol **** External Symbnstrument_target__llvm_profile_i
gc.safepoint_polstatepoint-example
0000000000000000cache_size_bytescache_size_files
ion:
BCSymbolMap Version: 1.0
x8r7
intelgpu_icl_1x6intelgpu_icl_1x8intelgpu_skl_gt2r6
intelgpu_kbl_gt2r0
intelgpu_kbl_gt3r1
gpu_gfx1010_nsgcamdgpu_gfx1010_nelgpu_skl_gt3r10intelgpu_skl_gt3amdgpu_gfx600_nw
XTRA_LLVM_ATTRIBAGX_EXTRA_LLVM_ARequest.ShaderIDrofile_func_exit__cyg_profile_func_enter
_func_enter_bare
__gnu_mcount_nc
long unsigned in
.disable
watchossimulatorgnu_unique_objecndirect_functiongnu_indirect_funll_graph_profilellvm_call_graph_m_linker_optionsllvm_linker_opti
N4llvm21X86AsmInstrumentationE
N4llvm2cl11OptionValueIbEE
N4llvm2cl15OptionValueBaseIbLb0EEE
N4llvm2cl15OptionValueCopyIbEE
N4llvm10X86OperandE
N12_GLOBAL__N_121X86AddressSanitizer64E
N12_GLOBAL__N_119X86AddressSanitizerE
N12_GLOBAL__N_121X86AddressSanitizer32E
N4llvm2cl3optINS0_13boolOrDefaultELb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageINS0_13boolOrDefaultELb0ELb0EEE
__rr
kkkl
kkkl
iiil
iiil
iiir
jjjr
kkkr
iiir
jjjr
kkkr
___r
bbbr
___r
bbbr
____
bbbb
____
bbbb
Oiir
Ojjr
Okkr
___r
bbbr
Oiir
Ojjr
Okkr
___r
bbbr
Oiir
___r
Oiir
___r
iiil
iila
iild
iila
iild
iild
iila
iild
iiir
jjjr
kkkr
kkkl
kkkl
iiil
iiil
___r
___r
bbbr
iiir
jjjr
kkkr
iiir
jjjr
kkkr
iiir
iiir
kkkl
kkkl
iiil
iiil
kkkl
kkkl
iiil
iiil
kkkl
kkkl
iiil
iiil
____
bbbb
____
bbbb
____
____
kkkl
kkkl
kkkl
kkkl
kkkl
kkkl
____
bbbb
____
bbbb
kkkl
kkkl
iiil
iiil
kkkl
kkkl
iiil
iiil
kkkl
kkkl
iiil
iiil
kkkl
kkkl
kkkl
kkkl
kkkl
kkkl
____
bbbb
____
bbbb
____
bbbb
____
bbbb
____
____
kkkl
kkkl
iiil
iiil
kkkl
kkkl
iiil
iiil
kkkl
kkkl
iiil
iiil
____
bbbb
____
bbbb
____
____
kkkl
kkkl
iiil
iiil
kkkl
kkkl
iiil
iiil
kkkl
kkkl
iiil
iiil
____
bbbb
____
bbbb
____
____
iiir
iiir
r`+<
___r
bbbr
iiir
jjjr
kkkr
r`++
r`+4
rr+[
___r
bbbr
iiir
jjjr
kkkr
rr+J
rr+S
bb_r
jjir
kkir
kkjr
jjir
kkir
kkjr
bb_r
jjir
kkir
kkjr
jjir
kkir
kkjr
___r
iiir
.c <
.b <
D. 
T.8 <
T.7 <
T.6 =
T.$ <
T.! 
T./ <
T., 
T.5 c
T.* 
T.& 
T." 
T.1 
T.- 
T.  
T.+ 
T.( 
T.# 
T.3 
T.. 
\.8 <
\.% <
\.0 <
\.' 
\.2 
\.) 
\.4 
f.a <
f.< <
f.` <
f._ =
f.; <
f.: 
f.B <
f.? =
f.M <
f.J 
f.X <
f.U 
f.^ c
f.= c
f.9 
f.H 
f.S 
f.D 
f.@ 
f.O 
f.K 
f.Z 
f.V 
f.> 
f.I 
f.T 
f.F 
f.A 
f.Q 
f.L 
f.\ 
f.W 
n.a <
n.< <
n.C <
n.N <
n.Y <
n.E 
n.P 
n.[ 
n.G 
n.R 
n.] 
x.g O
___r
x.f P
x.e O
bbbr
x.d Q
.h s
.i s
.k <
.m <
.t C
.s (
.{ C
.u '
.~ (
.v E
kkkl
.| 0
.y $
.} 6
.z 7
.w 8
.x B
kkkl
iiil
iiil
/!0
"/4!<
"/3!=
"/ !<
"/$!<
"/!!=
"/*!<
"/'!
"/0!<
"/-!
"/%!
"/"!
"/+!
"/(!
"/1!
"/.!
"/&!
"/#!
"/,!
"/)!
"/2!
"//!
)/S!<
)/R!=
)/6!<
)/5!
)/=!<
)/7!=
)/F!<
)/@!
)/O!<
)/I!
)/8!U
)/A!U
)/J!U
)/>!
)/;!
)/G!
)/D!
)/P!
)/M!
)/?!
)/<!
)/9!
)/H!
)/E!
)/B!
)/Q!
)/N!
)/K!
)/:!
)/C!
)/L!
0/Z!<
0/T!=
0/c!<
0/]!
0/l!<
0/f!
0/U!V
0/^!V
0/g!V
0/[!
0/X!
0/d!
0/a!
0/m!
0/j!
0/\!
0/Y!
0/V!
0/e!
0/b!
0/_!
0/n!
0/k!
0/h!
0/W!
0/`!
0/i!
7/p!<
7/o!
7/t!<
7/q!=
7/z!<
7/w!
7/}!
7/u!
7/r!
7/{!
7/x!
7/~!
7/v!
7/s!
7/|!
7/y!
m/#"C
m/""'
m/ "0
m/"7
m/!"6
t/B"C
t/A"'
t/%"C
t/$"(
t/,"C
t/&"'
t/5"C
t//"(
t/>"C
t/8")
t/'"E
t/0"E
t/9"E
t/-"0
t/*"$
t/6"0
t/3"2
t/?"0
t/<"3
t/."6
t/+"7
t/("8
t/7"6
t/4":
t/1"8
t/@"6
t/=";
t/:"8
t/)"B
t/2"B
t/;"B
{/X"C
{/W"'
{/D"C
{/C"(
{/H"C
{/E"'
{/N"C
{/K"(
{/T"C
{/Q")
{/I"0
{/F"$
{/O"0
{/L"2
{/U"0
{/R"3
{/J"6
{/G"7
{/P"6
{/M":
{/V"6
{/S";
/n"C
/m"'
/Z"C
/Y"(
/^"C
/["'
/d"C
/a"(
/j"C
/g")
/_"0
/\"$
/e"0
/b"2
/k"0
/h"3
/`"6
/]"7
/f"6
/c":
/l"6
/i";
/p"C
/o"(
/t"C
/q"'
/z"C
/w"(
/}")
/u"0
/r"$
/{"0
/x"2
/~"3
/v"6
/s"7
/|"6
/y":
___r
bbbr
iiir
jjjr
kkkr
/:#C
/9#'
/8#C
/7#(
/#C
/"#C
/+#C
/%#(
/4#C
/.#)
/&#E
//#E
/##0
/ #$
/,#0
/)#2
/5#0
/2#3
/$#6
/!#7
/-#6
/*#:
/'#8
/6#6
/3#;
/0#8
/(#B
/1#B
/P#C
/O#'
/<#C
/;#(
/@#C
/=#'
/F#C
/C#(
/L#C
/I#)
/A#0
/>#$
/G#0
/D#2
/M#0
/J#3
/B#6
/?#7
/H#6
/E#:
/N#6
/K#;
/f#C
/e#'
/R#C
/Q#(
/V#C
/S#'
/\#C
/Y#(
/b#C
/_#)
/W#0
/T#$
/]#0
/Z#2
/c#0
/`#3
/X#6
/U#7
/^#6
/[#:
/d#6
/a#;
/j#O
___r
/i#P
/h#O
bbbr
/g#Q
/n#C
/k#'
/t#C
/q#(
/z#C
/w#)
/o#s
/l#t
/u#s
/r#u
/{#s
/x#v
/p#6
/m#7
/v#6
/s#:
/|#6
/y#;
/}#'
/~#D
____
bbbb
___r
bbbr
D0$<
d0/$<
d0.$V
d0%$<
d0($<
d0+$<
d0"$<
d0&$
d0)$
d0,$
d0#$
d0 $
d0'$
d0*$
d0-$
d0$$
d0!$
q0N$<
q0M$f
q01$<
q00$f
q0D$<
q05$<
q02$f
q0G$<
q0;$<
q08$f
q0J$<
q0A$<
q0>$f
q0E$
q06$
q03$
q0H$
q0<$
q09$
q0K$
q0B$
q0?$
q0F$
q07$
q04$
q0I$
q0=$
q0:$
q0L$
q0C$
q0@$
~0X$
~0W$
~0P$
~0O$
~0R$
~0Q$
~0T$
~0S$
~0V$
~0U$
0X$O
___r
0W$P
0P$O
bbbr
0O$Q
0R$O
iiir
0Q$P
0T$O
jjjr
0S$Q
0V$O
kkkr
0U$R
0_$z
____
0^$0
0]${
0[$z
bbbb
0Z$1
0Y$}
qOii
qOi
qOjj
qOj
qOkk
qOk
qOi
qOj
qOk
0f$O
Oiir
0b$P
0n$O
Ojjr
0j$Q
0v$O
Okkr
0r$R
Oiir
0z$P
Ojjr
Okkr
0|$W
1%D
(1%%C
(1!%)
(1(%C
(1'%'
(1"%E
(1 %s
(1&%s
(1$%v
(1#%w
11-%C
11+%'
111%C
11/%(
115%C
113%)
118%C
117%'
11*%C
11)%(
11.%s
11,%t
112%s
110%u
116%s
114%v
:1:%?
:19%@
E1<%?
E1;%@
P1F%O
Oiir
P1>%P
P1R%O
Ojjr
P1J%Q
P1^%O
Okkr
P1V%R
P1@%m
P1L%m
P1X%m
P1H%
P1D%
P1T%
P1P%
P1`%
P1\%
P1B%
P1N%
P1Z%
W1f%O
Oiir
W1b%P
W1n%O
Ojjr
W1j%Q
W1v%O
Okkr
W1r%R
W1h%
W1d%
W1p%
W1l%
W1x%
W1t%
Oiir
_1z%P
Ojjr
Okkr
_1|%W
_1~%
Oiir
Ojjr
Okkr
Oiir
Ojjr
Okkr
Oiir
Ojjr
Okkr
~17&
~15&
~1;&
~19&
~1?&
~1=&
~1C&
q___
~1A&
q__
~1G&
~1E&
~1K&
~1I&
___r
___r
1#&<
1(&<
1-&<
12&<
1&&c
18&O
___r
16&P
1<&O
___r
1:&P
1@&O
___r
1>&P
1D&O
___r
1B&P
1H&O
___r
1F&P
1L&O
___r
1J&P
1S&<
1M&=
1\&<
1e&<
1N&U
1W&U
1`&U
1n&<
1h&=
1w&<
1i&V
1r&V
1{&V
bbbr
bbbr
K2':
R2"'
R2('
R2%'
R2#'0
R2 '2
R2)'0
R2&'3
R2$'&
R2!''
R2*'&
R2''(
[21'
[2+'"
[2:'
[24'
[2C'
[2='
[2,'+
[25'+
[2>'+
[22'0
[2/'$
[2;'0
[28'2
[2D'0
[2A'3
[23'&
[20'&
[2-'G
[2<'&
[29''
[26'G
[2E'&
[2B'(
[2?'G
[2.'-
[27'-
[2@'-
d2L'
d2F'"
d2U'
d2O'
d2^'
d2X'
d2G'"
d2P'"
d2Y'"
d2M'0
d2J'$
d2V'0
d2S'2
d2_'0
d2\'3
d2N'&
d2K'&
d2H'8
d2W'&
d2T''
d2Q'8
d2`'&
d2]'(
d2Z'8
d2I')
d2R')
d2[')
n2g'
n2a'"
n2p'
n2j'
n2y'
n2s'
n2b'+
n2k'+
n2t'+
n2h'0
n2e'$
n2q'0
n2n'2
n2z'0
n2w'3
n2i'&
n2f'&
n2c'G
n2r'&
n2o''
n2l'G
n2{'&
n2x'(
n2u'G
n2d'-
n2m'-
n2v'-
x2|'"
x2}'"
x2~'8
____r
bbbbr
____r
bbbbr
24(C
22(?
23('
21(@
2.(C
2%(?
2(()
2"(=
2)(D
2/(0
2,(3
2#(u
2(6
20(6
2-(;
2$(|
2*(G
2+(I
26(?
25(<
2F(C
2=(?
2@((
2:(<
2X(C
2O(?
2R()
2L(=
2A(E
27(>
2S(E
2I(>
2G(0
2D(2
2;(t
2Y(0
2V(3
2M(u
2H(6
2E(:
2<({
2B(8
28(z
2Z(6
2W(;
2N(|
2T(8
2J(z
2C(B
29(~
2U(B
2K(~
2\(C
2[((
2c(C
2]((
2l(C
2f()
2^(D
2g(D
2d(0
2a(2
2m(0
2j(3
2e(6
2b(:
2_(G
2n(6
2k(;
2h(G
2`(I
2i(I
2p(?
2o(<
2w(?
2z((
2t(<
2{(E
2q(>
2~(2
2u(t
2v({
2|(8
2r(z
2}(B
2s(~
2)8
2#)0
2 )3
2$)&
2!)(
3()C
3%)'
3.)C
3+)(
34)C
31))
3))0
3&)$
3/)0
3,)2
35)0
32)3
3*)6
3')7
30)6
3-):
36)6
33);
3:)<
37)=
3@)<
3F)<
3L)<
3I)=
3R)<
3X)<
3^)<
3[)=
3d)<
3j)<
(3p)<
(3m)=
(3v)<
(3s)
(3|)<
(3y)
(3q)
(3n)
(3w)
(3t)
(3})
(3z)
(3r)
(3o)
(3x)
(3u)
(3~)
(3{)
__sr
iisr
__ar
iiar
__dr
iidr
__sr
iisr
r4 *<
r4*
r4!*
r4"*
{4$*z
____
{4#*{
4&*z
____
4%*{
4(*z
____
4'*{
4**z
____
4)*{
4,*z
____
4+*{
4.*z
____
4-*{
40*z
____
4/*{
42*z
____
41*{
44*z
____
43*{
46*z
____
45*{
48*z
____
47*{
4:*z
____
49*{
4;*"
4<*"
4E*"
4N*"
4B*0
4?*$
4K*0
4H*2
4T*0
4Q*3
4C*&
4@*&
4=*8
4L*&
4I*'
4F*8
4U*&
4R*(
4O*8
4>*)
4G*)
4P*)
4V*"
4W*"
4`*"
4i*"
4]*0
4Z*$
4f*0
4c*2
4o*0
4l*3
4^*&
4[*&
4X*8
4g*&
4d*'
4a*8
4p*&
4m*(
4j*8
4Y*)
4b*)
4k*)
5r*C
5q*(
5v*C
5s*'
5|*C
5y*(
5w*0
5t*$
5}*0
5z*2
5x*6
5u*7
5~*6
5{*:
U5 +C
U5+C
]5?+C
]5>+'
]5"+C
]5!+(
]5)+C
]5#+'
]52+C
]5,+(
]5;+C
]55+)
]5$+D
]5-+D
]56+D
]5*+0
]5'+$
]53+0
]50+2
]5<+0
]59+3
]5++6
]5(+7
]5%+G
]54+6
]51+:
]5.+G
]5=+6
]5:+;
]57+G
]5&+I
]5/+I
]58+I
e5F+C
e5@+'
e5O+C
e5I+(
e5X+C
e5R+)
e5A+E
e5J+E
e5S+E
e5G+0
e5D+$
e5P+0
e5M+2
e5Y+0
e5V+3
e5H+6
e5E+7
e5B+8
e5Q+6
e5N+:
e5K+8
e5Z+6
e5W+;
e5T+8
e5C+B
e5L+B
e5U+B
m5p+C
m5o+'
m5\+C
m5[+(
m5`+C
m5]+'
m5f+C
m5c+(
m5l+C
m5i+)
m5a+0
m5^+$
m5g+0
m5d+2
m5m+0
m5j+3
m5b+6
m5_+7
m5h+6
m5e+:
m5n+6
m5k+;
u5r+C
u5q+(
u5v+C
u5s+'
u5|+C
u5y+(
u5w+0
u5t+$
u5}+0
u5z+2
u5x+6
u5u+7
u5~+6
u5{+:
5,'
5$,C
5%,0
5",3
5&,6
5#,;
5 ,8
5!,B
5<,C
5;,'
5(,C
5',(
5,,C
5),'
52,C
5/,(
58,C
55,)
5-,0
5*,$
53,0
50,2
59,0
56,3
5.,6
5+,7
54,6
51,:
5:,6
57,;
5=,<
5>,<
5?,<
5@,<
5A,<
5B,<
5E,<
5J,<
5O,<
5M,c
5T,<
5Y,<
5^,<
5W,c
5a,<
5b,<
5c,<
5d,<
5e,<
5f,<
5g,<
5h,<
5i,<
5j,<
5k,<
5l,<
6o,<
6p,<
6q,<
6t,<
6y,<
6~,<
\6-
f6$-<
f6#-f
f6 -<
f6!-
f6"-
p6:-<
p69-V
p6&-<
p6%-=
p6*-<
p6'-V
p60-<
p6--=
p66-<
p63-
p6+-
p6(-
p61-
p6.-
p67-
p64-
p6,-
p6)-
p62-
p6/-
p68-
p65-
z6P-<
z6O-V
z6<-<
z6;-=
z6@-<
z6=-V
z6F-<
z6C-=
z6L-<
z6I-
z6A-
z6>-
z6G-
z6D-
z6M-
z6J-
z6B-
z6?-
z6H-
z6E-
z6N-
z6K-
6f-<
6e-V
6R-<
6Q-=
6V-<
6S-V
6\-<
6Y-=
6b-<
6|-<
6{-U
6h-<
6g-V
6l-<
6i-U
6r-<
6o-V
6x-<
6u-=
6*.<
6).V
6 .<
6&.<
7@.<
7?.V
7,.<
7+.=
70.<
7-.V
76.<
73.=
7<.<
7V.<
7U.V
7B.<
7A.=
7F.<
7C.V
7L.<
7I.=
7R.<
7l.<
7k.U
7X.<
7W.V
7\.<
7Y.U
7b.<
7_.V
7h.<
7e.=
!7n.C
!7m.(
!7u.C
!7o.'
!7~.C
!7x.(
!7p.E
!7y.E
!7v.0
!7s.$
!7|.2
!7w.6
!7t.7
!7q.8
!7}.:
!7z.8
!7r.B
!7{.B
T7/7
\7$/C
\7-/C
\7'/(
\76/C
\70/)
\7(/E
\71/E
\7%/0
\7"/$
\7./0
\7+/2
\77/0
\74/3
\7&/6
\7#/7
\7 /8
\7//6
\7,/:
\7)/8
\78/6
\75/;
\72/8
\7!/B
\7*/B
\73/B
k7W/C
k7V/'
k7:/C
k79/(
k7A/C
k7;/'
k7J/C
k7D/(
k7S/C
k7M/)
k7</E
k7E/E
k7N/E
k7B/0
k7?/$
k7K/0
k7H/2
k7T/0
k7Q/3
k7C/6
k7@/7
k7=/8
k7L/6
k7I/:
k7F/8
k7U/6
k7R/;
k7O/8
k7>/B
k7G/B
k7P/B
t7[/<
t7X/=
t7a/<
t7^/
t7g/<
t7d/
t7\/
t7Y/
t7b/
t7_/
t7h/
t7e/
t7]/
t7Z/
t7c/
t7`/
t7i/
t7f/
}7p/<
}7j/=
}7y/<
}7s/
}7|/
}7k/U
}7t/U
}7}/U
}7q/
}7n/
}7z/
}7w/
}7r/
}7o/
}7l/
}7{/
}7x/
}7u/
}7~/
}7m/
}7v/
____
7#0?
7 0=
7!0u
70z
7"0|
7,0C
7&0'
750C
7/0(
7>0C
780)
7'0D
700D
790D
7-00
7*0$
7600
7302
7?00
7<03
7.06
7+07
7(0G
7706
740:
710G
7@06
7=0;
7:0G
7)0I
720I
7;0I
7G0C
7A0'
7P0C
7J0(
7Y0C
7S0)
7B0E
7K0E
7T0E
7H00
7E0$
7Q00
7N02
7Z00
7W03
7I06
7F07
7C08
7R06
7O0:
7L08
7[06
7X0;
7U08
7D0B
7M0B
7V0B
7b0?
7_0@
7k0?
7h0<
7t0?
7q0=
7\0K
7e0K
7n0K
7`0s
7i0t
7r0u
7a0y
7j0{
7s0|
7}0?
7z0@
7w0>
7{0s
7|0y
7x0z
7y0~
iiir
jjjr
j8"1O
kkkr
j8#1Y
j8 1\
j8$1a
j8!1e
j81k
rr8+1O
iiir
r8(1P
r841O
jjjr
r811Q
r8=1O
kkkr
r8:1R
r8%1m
r8.1m
r871m
r8,1Y
r8)1Z
r851Y
r821[
r8>1Y
r8;1\
r8-1a
r8*1b
r8&1o
r861a
r831d
r8/1o
r8?1a
r8<1e
r881o
r8'1q
rr801q
rr891q
rz8F1
z8@1"
z8O1
z8I1
z8X1
z8R1
z8A1+
z8J1+
z8S1+
z8G10
z8D1$
z8P10
z8M12
z8Y10
z8V13
z8H1&
z8E1&
z8B1G
z8Q1&
z8N1'
z8K1G
z8Z1&
z8W1(
z8T1G
z8C1-
z8L1-
z8U1-
8[1"
8\1"
8e1"
8n1"
8b10
8_1$
8k10
8h12
8t10
8q13
8c1&
8`1&
8]18
8l1&
8i1'
8f18
8u1&
8r1(
8o18
8^1)
8g1)
8p1)
8v1"
8z10
8w1$
8}12
8{1&
8x1&
8~1'
iiir
jjjr
kkkr
iiir
jjjr
kkkr
iiir
jjjr
kkkr
82)
8"20
8#2&
8 2(
8'2O
iiir
8$2P
8-2O
jjjr
8*2Q
832O
kkkr
802R
8(2Y
8%2Z
8.2Y
8+2[
842Y
812\
8)2a
8&2b
8/2a
8,2d
852a
822e
8W2C
8V2'
8C2C
8B2(
8G2C
8D2'
8M2C
8J2(
8S2C
8P2)
8H20
8E2$
8N20
8K22
8T20
8Q23
8I26
8F27
8O26
8L2:
8U26
8R2;
882C
862'
8<2C
8:2(
8@2C
8>2)
892s
872t
8=2s
8;2u
8A2s
8?2v
8v2?
8u2@
8Y2?
8X2<
8`2?
8]2@
8i2?
8f2<
8r2?
8o2=
8Z2K
8c2K
8l2K
8^2s
8g2t
8p2u
8_2y
8h2{
8q2|
8x2?
8w2<
8|2?
8y2@
8z2s
8{2y
493z
;9;3C
;9:3'
;9%3C
;9.3C
;9(3(
;973C
;913)
;9 3D
;9)3D
;923D
;9&30
;9#3$
;9/30
;9,32
;9830
;9533
;9'36
;9$37
;9!3G
;9036
;9-3:
;9*3G
;9936
;963;
;933G
;9"3I
;9+3I
;943I
C9Z3C
C9Y3'
C9=3C
C9<3(
C9D3C
C9>3'
C9M3C
C9G3(
C9V3C
C9P3)
C9?3E
C9H3E
C9Q3E
C9E30
C9B3$
C9N30
C9K32
C9W30
C9T33
C9F36
C9C37
C9@38
C9O36
C9L3:
C9I38
C9X36
C9U3;
C9R38
C9A3B
C9J3B
C9S3B
K9^3C
K9[3'
K9d3C
K9a3(
K9j3C
K9g3)
K9_30
K9\3$
K9e30
K9b32
K9k30
K9h33
K9`36
K9]37
K9f36
K9c3:
K9l36
K9i3;
S9o3C
S9m3?
S9n3'
S9y3C
S9s3?
S9v3'
S9p3@
S9|3<
S9z30
S9t3
S9w3$
S9q3s
S9}3t
S9{36
S9u3
S9x37
S9r3y
S9~3{
h94D
p9%4C
p9.4C
p9(4)
p9 4E
p9)4E
p9&40
p9#42
p9/40
p9,43
p9'46
p9$4:
p9!48
p9046
p9-4;
p9*48
p9"4B
p9+4B
x944C
x914'
x9:4C
x974(
x9@4C
x9=4)
x9540
x924$
x9;40
x9842
x9A40
x9>43
x9646
x9347
x9<46
x994:
x9B46
x9?4;
9l4C
9j4?
9k4'
9E4C
9C4?
9D4'
9O4C
9I4?
9L4'
9F4@
9[4C
9U4?
9X4'
9R4<
9g4C
9a4?
9d4'
9^4=
9P40
9M4$
9G4s
9\40
9Y4$
9S4t
9h40
9e4$
9_4u
9Q46
9N47
9H4y
9]46
9Z47
9T4{
9i46
9f47
9`4|
9w4C
9u4?
9v4'
9~4?
9{4@
9x4K
9|4s
9}4y
9t4?
9m4?
9o4?
9n4@
9q4?
9p4<
9s4?
9r4=
950
9"5C
9(5C
9%5)
9#50
9 52
9)50
9&53
9$56
9!5:
9*56
9'5;
9T5C
9R5?
9S5'
9-5C
9+5?
9,5'
975C
915?
945'
9.5@
9C5C
9=5?
9@5'
9:5<
9O5C
9I5?
9L5'
9F5=
9850
955$
9/5s
9D50
9A5$
9;5t
9P50
9M5$
9G5u
9956
9657
905y
9E56
9B57
9<5{
9Q56
9N57
9H5|
9j5C
9i5'
9V5C
9U5(
9Z5C
9W5'
9`5C
9]5(
9f5C
9c5)
9[50
9X5$
9a50
9^52
9g50
9d53
9\56
9Y57
9b56
9_5:
9h56
9e5;
9l5C
9k5(
9s5C
9m5'
9|5C
9v5(
9n5D
9w5D
9t50
9q5$
9}50
9z52
9u56
9r57
9o5G
9~56
9{5:
9x5G
9p5I
9y5I
96C
iiir
jjjr
kkkr
9'6Y
9$6[
906Y
9-6\
9!6c
9*6c
iiir
jjjr
kkkr
:96Y
:66Z
:B6Y
:?6[
:K6Y
:H6\
:36o
:<6o
:E6o
:O6C
:M6'
:S6C
:Q6(
:W6C
:U6)
:P6s
:N6t
:T6s
:R6u
:X6s
:V6v
 :]6C
 :Y6'
 :c6C
 :_6(
 :i6C
 :e6)
 :Z6D
 :`6D
 :f6D
 :^6s
 :\6t
 :d6s
 :b6u
 :j6s
 :h6v
 :[6x
 :a6x
 :g6x
):o6C
):k6'
):u6C
):q6(
):{6C
):w6)
):l6E
):r6E
):x6E
):p6s
):n6t
):v6s
):t6u
):|6s
):z6v
):m6w
):s6w
):y6w
2:}6'
2:~6t
y:7B
:27C
:17'
:"7C
:(7C
:%7(
:.7C
:+7)
:#70
: 7$
:)70
:&72
:/70
:,73
:$76
:!77
:*76
:'7:
:076
:-7;
:H7C
:G7'
:47C
:37(
:87C
:57'
:>7C
:;7(
:D7C
:A7)
:970
:67$
:?70
:<72
:E70
:B73
::76
:777
:@76
:=7:
:F76
:C7;
:g7C
:f7'
:J7C
:I7(
:Q7C
:K7'
:Z7C
:T7(
:c7C
:]7)
:L7D
:U7D
:^7D
:R70
:O7$
:[70
:X72
:d70
:a73
:S76
:P77
:M7G
:\76
:Y7:
:V7G
:e76
:b7;
:_7G
:N7I
:W7I
:`7I
:i7C
:h7(
:p7C
:j7'
:y7C
:s7(
:|7)
:k7E
:t7E
:}7E
:q70
:n7$
:z70
:w72
:r76
:o77
:l78
:{76
:x7:
:u78
:~78
:m7B
:v7B
iiir
jjjr
kkkr
iiir
jjjr
kkkr
:8e
iiir
iiir
:#8Y
:$8a
:+8<
:%8=
:48<
:=8<
:&8V
:/8V
:88V
:F8<
:@8=
:O8<
:X8<
:A8U
:J8U
:S8U
;^8C
;[8E
;_80
;\88
;`86
;]8B
;d8C
;a8D
;e80
;b8G
;f86
;c8I
;m8<
;n8<
;h8V
";y8<
";s8
";z8<
";t8U
";}8
";w8
";~8
";x8
";{8
";u8
";|8
";v8
iiir
iiir
;(9O
iiir
;)9Y
;*9a
;39O
iiir
;49Y
;59a
;<9?
;;9@
;:9?
;99<
;@9?
;?9@
;>9?
;=9<
;C9O
___r
;G9O
___r
;O9<
;I9=
;X9<
;a9<
;J9V
;S9V
;\9V
;j9<
;d9=
;s9<
;|9<
;e9U
;n9U
;w9U
kkkl
kkkl
iiil
iiil
Y<:
=%:O
jjjr
=":Q
=.:O
kkkr
=+:R
=(:W
=&:Y
=#:[
=/:Y
=,:\
=':a
=$:d
= :c
=0:a
=-:e
=):c
=!:k
=*:k
r=7:O
jjjr
=4:Q
=@:O
kkkr
==:R
=1:m
=::m
=8:Y
=5:[
=A:Y
=>:\
=9:a
=6:d
=2:o
=B:a
=?:e
=;:o
=3:q
r=<:q
=I:O
jjjr
=F:Q
=R:O
kkkr
=O:R
=C:W
=L:W
=J:Y
=G:[
=S:Y
=P:\
=K:a
=H:d
=D:c
=T:a
=Q:e
=M:c
=E:k
=N:k
r"=[:O
jjjr
"=X:Q
"=d:O
kkkr
"=a:R
"=U:m
"=^:m
"=\:Y
"=Y:[
"=e:Y
"=b:\
"=]:a
"=Z:d
"=V:o
"=f:a
"=c:e
"=_:o
"=W:q
r"=`:q
___r
-=h:O
bbbr
-=g:Q
-=o:O
iiir
-=l:P
-=x:O
jjjr
-=u:Q
kkkr
-=~:R
-=i:m
-=r:m
-={:m
-=p:Y
-=m:Z
-=y:Y
-=v:[
-=q:a
-=n:b
-=j:o
-=z:a
-=w:d
-=s:o
-=|:o
-=k:q
r-=t:q
r-=}:q
___r
bbbr
iiir
jjjr
kkkr
iiil
iiil
f=);C
f=(;'
f=";C
f=#;-
kkkl
f=&;0
f= ;3
f=;8
f=';6
f=!;;
f=$;<
f=%;C
m=K;C
m=J;'
m=+;C
m=*;(
m=2;C
m=,;'
m=;;C
m=5;(
m=D;C
m=>;)
m=-;D
m=6;D
m=E;-
kkkl
m=?;D
m=3;0
m=0;$
m=<;0
m=9;2
m=H;0
m=B;3
m=4;6
m=1;7
m=.;G
m==;6
m=:;:
m=7;G
m=I;6
m=C;;
m=F;<
m=@;G
m=/;I
m=8;I
m=G;C
m=A;I
t=Y;C
t=W;E
t=Q;C
t=M;E
t=T;-
iiil
t=R;0
t=N;8
t=S;6
t=O;B
t=U;<
t=V;C
{=h;C
{=f;D
{=`;C
{=\;D
{=c;-
iiil
{=a;0
{=];G
{=b;6
{=^;I
{=d;<
{=e;C
=m;<
=l;=
=k;<
=q;<
=p;=
=o;<
=y;<
=w;V
=t;<
=r;V
=v;<
=};<
={;U
=<E
==<C
=<<'
= <C
='<C
=!<'
=0<C
=*<(
=9<C
=3<)
="<D
=+<D
=4<D
=(<0
=%<$
=1<0
=.<2
=:<0
=7<3
=)<6
=&<7
=#<G
=2<6
=/<:
=,<G
=;<6
=8<;
=5<G
=$<I
=-<I
=6<I
>E<o
>F<o
 >G<o
 >H<o
=>I<
C>K<
J>L<
P>M<
V>N<
]>O<
d>P<
k>Q<
t>S<
t>U<
t>W<
t>Y<
t>R<5
t>T<'
t>V</
t>X<!
>\<p
>]<h
>`<h
>c<h
>^<5
>a<'
>d</
>f<!
rr__
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
r___
rbbb
r___
rbbb
____
bbbb
____
bbbb
r___
rbbb
riiO
rjjO
rkkO
riiO
rjjO
rkkO
r___
rbbb
riiO
rjjO
rkkO
riiO
rjjO
rkkO
r___
riiO
riiO
r___
riiO
riiO
liii
liii
liii
alii
dlii
alii
dlii
dlii
alii
dlii
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
r___
r___
rbbb
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
riii
riii
riii
riii
riii
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
____
bbbb
____
bbbb
____
____
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
____
bbbb
____
bbbb
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
____
bbbb
____
bbbb
____
bbbb
____
bbbb
____
____
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
____
bbbb
____
bbbb
____
____
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
____
bbbb
____
bbbb
____
____
riii
riii
riii
riii
riii
riii
r___
rbbb
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
r___
rbbb
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
r_bb
rijj
rikk
rijj
rikk
rijj
rikk
rjkk
rjkk
rjkk
rijj
rikk
rijj
rikk
rijj
rikk
rjkk
rjkk
rjkk
r_bb
rijj
rikk
rijj
rikk
rijj
rikk
rjkk
rjkk
rjkk
rijj
rikk
rijj
rikk
rijj
rikk
rjkk
rjkk
rjkk
r___
riii
.c ;
.b ;
D. "
T.8 ;
T.7 ;
T.5 b
T.$ ;
T./ ;
T.* 
T.6 >
T.! 
T., 
T.& 
T.  
T.1 
T.+ 
T." 
T.- 
T.( 
T.3 
T.# 
T.. 
\.8 ;
\.% ;
\.0 ;
\.' 
\.2 
\.) 
\.4 
f.a ;
f.< ;
f.` ;
f.^ b
f.; ;
f.9 
f.B ;
f.= b
f.M ;
f.H 
f.X ;
f.S 
f._ >
f.? >
f.: 
f.J 
f.U 
f.D 
f.> 
f.O 
f.I 
f.Z 
f.T 
f.@ 
f.K 
f.V 
f.F 
f.Q 
f.\ 
f.A 
f.L 
f.W 
n.a ;
n.< ;
n.C ;
n.N ;
n.Y ;
n.E 
n.P 
n.[ 
n.G 
n.R 
n.] 
x.g S
r___
x.e S
rbbb
x.f T
x.d U
.h s
.i s
.k ;
.j "
.m ;
.l (
.t F
.{ F
.u *
.s +
.~ +
lkkk
.v /
.| 1
.y %
.} 9
lkkk
.z >
.w A
lkkk
.x E
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
/!1
"/4!;
"/ !;
"/$!;
"/*!;
"/0!;
"/3!>
"/!!>
"/'!
"/-!
"/%!
"/+!
"/1!
"/"!
"/(!
"/.!
"/&!
"/,!
"/2!
"/#!
"/)!
"//!
)/S!;
)/6!;
)/=!;
)/F!;
)/O!;
)/R!>
)/7!>
)/5!
)/@!
)/I!
)/J!
)/8!
)/A!
)/>!
)/G!
)/P!
)/;!
)/D!
)/M!
)/?!
)/H!
)/Q!
)/<!
)/E!
)/K!
)/9!
)/B!
)/N!
)/L!
)/:!
)/C!
0/Z!;
0/c!;
0/l!;
0/T!>
0/]!
0/f!
0/U!
0/^!
0/g!
0/[!
0/d!
0/m!
0/X!
0/a!
0/j!
0/\!
0/e!
0/n!
0/Y!
0/b!
0/k!
0/V!
0/_!
0/h!
0/W!
0/`!
0/i!
7/p!;
7/t!;
7/z!;
7/q!>
7/o!
7/w!
7/}!
7/u!
7/{!
7/r!
7/x!
7/~!
7/v!
7/|!
7/s!
7/y!
m/#"F
m/""*
m/ "1
m/!"9
m/">
t/B"F
t/%"F
t/,"F
t/5"F
t/>"F
t/A"*
t/&"*
t/$"+
t//"+
t/8",
t/'"/
t/0"/
t/9"/
t/-"1
t/6"1
t/?"1
t/*"%
t/3"4
t/<"5
t/."9
t/7"9
t/@"9
t/+">
t/4"?
t/="@
t/("A
t/1"A
t/:"A
t/)"E
t/2"E
t/;"E
{/X"F
{/D"F
{/H"F
{/N"F
{/T"F
{/W"*
{/E"*
{/C"+
{/K"+
{/Q",
{/I"1
{/O"1
{/U"1
{/F"%
{/L"4
{/R"5
{/J"9
{/P"9
{/V"9
{/G">
{/M"?
{/S"@
/n"F
/Z"F
/^"F
/d"F
/j"F
/m"*
/["*
/Y"+
/a"+
/g",
/_"1
/e"1
/k"1
/\"%
/b"4
/h"5
/`"9
/f"9
/l"9
/]">
/c"?
/i"@
/p"F
/t"F
/z"F
/q"*
/o"+
/w"+
/}",
/u"1
/{"1
/r"%
/x"4
/~"5
/v"9
/|"9
/s">
/y"?
r___
rbbb
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
/:#F
/8#F
/9#*
/7#+
/#F
/"#F
/+#F
/4#F
/%#+
/.#,
/&#/
//#/
/##1
/,#1
/5#1
/ #%
/)#4
/2#5
/$#9
/-#9
/6#9
/!#>
/*#?
/3#@
/'#A
/0#A
/(#E
/1#E
/P#F
/<#F
/@#F
/F#F
/L#F
/O#*
/=#*
/;#+
/C#+
/I#,
/A#1
/G#1
/M#1
/>#%
/D#4
/J#5
/B#9
/H#9
/N#9
/?#>
/E#?
/K#@
/f#F
/R#F
/V#F
/\#F
/b#F
/e#*
/S#*
/Q#+
/Y#+
/_#,
/W#1
/]#1
/c#1
/T#%
/Z#4
/`#5
/X#9
/^#9
/d#9
/U#>
/[#?
/a#@
/j#S
r___
/h#S
rbbb
/i#T
/g#U
/n#F
/t#F
/z#F
/k#*
/q#+
/w#,
/o#9
/u#9
/{#9
/l#>
/r#?
/x#@
/p#9
/v#9
/|#9
/m#>
/s#?
/y#@
/}#*
/~#F
____
bbbb
r___
rbbb
D0$;
d0/$;
d0%$;
d0($;
d0+$;
d0"$;
d0.$X
d0&$
d0)$
d0,$
d0#$
d0 $
d0'$
d0*$
d0-$
d0$$
d0!$
q0N$;
q01$;
q0D$;
q0G$;
q0J$;
q05$;
q0;$;
q0A$;
q0M$g
q00$g
q02$g
q08$g
q0>$g
q0E$
q0H$
q0K$
q06$
q0<$
q0B$
q03$
q09$
q0?$
q0F$
q0I$
q0L$
q07$
q0=$
q0C$
q04$
q0:$
q0@$
~0X$
~0P$
~0R$
~0T$
~0V$
~0W$
~0Q$
~0O$
~0S$
~0U$
0X$S
r___
0P$S
rbbb
0R$S
riii
0T$S
rjjj
0V$S
rkkk
0W$T
0Q$T
0O$U
0S$U
0U$V
0_$y
____
0]$|
0[$y
bbbb
0Y$~
0^$2
0Z$3
qiiO
qjjO
qkkO
qiiO
qjjO
qkkO
0f$S
riiO
0n$S
rjjO
0v$S
rkkO
0b$T
0j$U
0r$V
0h$f
riiO
0p$f
rjjO
0x$f
rkkO
0d$g
0l$h
0t$j
riiO
rjjO
rkkO
0z$T
0|$X
riiO
rjjO
rkkO
0~$l
1%F
(1(%F
(1%%F
(1'%*
(1!%,
(1"%/
(1 %9
(1&%9
(1$%@
(1#%E
118%F
11*%F
11-%F
111%F
115%F
117%*
11+%*
11)%+
11/%+
113%,
11.%9
112%9
116%9
11,%>
110%?
114%@
:1:%A
:19%B
E1<%A
E1;%B
P1F%S
riiO
P1R%S
rjjO
P1^%S
rkkO
P1>%T
P1J%U
P1V%V
P1@%n
P1L%n
P1X%n
P1H%f
riiO
P1T%f
rjjO
P1`%f
rkkO
P1D%g
P1P%h
P1\%j
P1B%r
P1N%r
P1Z%r
W1f%S
riiO
W1n%S
rjjO
W1v%S
rkkO
W1b%T
W1j%U
W1r%V
W1h%f
riiO
W1p%f
rjjO
W1x%f
rkkO
W1d%g
W1l%h
W1t%j
riiO
rjjO
rkkO
_1z%T
_1|%X
riiO
rjjO
rkkO
_1~%l
riiO
rjjO
rkkO
riiO
rjjO
rkkO
riiO
rjjO
rkkO
riiO
rjjO
rkkO
riiO
rjjO
rkkO
riiO
rjjO
rkkO
~17&
~15&
~1;&
~19&
~1?&
~1=&
~1C&
q___
~1A&
~1G&
~1E&
~1K&
~1I&
r___
r___
1#&;
1(&;
1&&b
1-&;
12&;
18&S
r___
16&T
1<&S
r___
1:&T
1@&S
r___
1>&T
1D&S
r___
1B&T
1H&S
r___
1F&T
1L&S
r___
1J&T
1S&;
1\&;
1e&;
1M&>
1n&;
1w&;
1h&>
rbbb
rbbb
K2'?
R2"'
R2('
R2%'!
R2#'1
R2)'1
R2 '4
R2&'5
R2$'1
R2*'1
R2!'4
R2''5
[21'
[2:'
[2C'
[2+'#
[24' 
[2='!
[2>',
[2,',
[25',
[22'1
[2;'1
[2D'1
[2/'%
[28'4
[2A'5
[23'1
[2<'1
[2E'1
[20'%
[29'4
[2?'H
[2-'H
[26'H
[2B'5
[2@'H
[2.'H
[27'H
d2L'
d2U'
d2^'
d2F'#
d2O' 
d2X'!
d2G'%
d2P'%
d2Y'%
d2M'1
d2V'1
d2_'1
d2J'%
d2S'4
d2\'5
d2N'1
d2W'1
d2`'1
d2K'%
d2T'4
d2]'5
d2H'A
d2Q'A
d2Z'A
d2I'A
d2R'A
d2['A
n2g'
n2p'
n2y'
n2a'#
n2j' 
n2s'!
n2t',
n2b',
n2k',
n2h'1
n2q'1
n2z'1
n2e'%
n2n'4
n2w'5
n2i'1
n2r'1
n2{'1
n2f'%
n2o'4
n2u'H
n2c'H
n2l'H
n2x'5
n2v'H
n2d'H
n2m'H
x2|'#
x2}'%
x2~'A
r____
rbbbb
r____
rbbbb
24(F
2.(F
22(A
2%(A
21(B
2"(I
23(*
2((,
2)(F
2/(1
2#(x
2,(5
2(9
20(9
2$(J
2*(H
2-(@
2!(N
2+(J
2F(F
2X(F
26(A
2=(A
2O(A
25(G
2:(G
2L(I
2@(+
2R(,
27(D
2I(D
2A(/
2S(/
2G(1
2Y(1
2;(w
2M(x
2D(4
2V(5
2H(9
2Z(9
2<(H
2N(J
28(}
2J(}
2E(?
2W(@
2B(A
2T(A
29(E
2K(E
2C(E
2U(E
2\(F
2c(F
2l(F
2[(+
2](+
2f(,
2g(F
2^(F
2d(1
2m(1
2a(4
2j(5
2e(9
2n(9
2b(?
2h(H
2_(H
2k(@
2i(J
2`(J
2p(A
2w(A
2o(G
2t(G
2z(+
2q(D
2{(/
2u(w
2~(4
2v(H
2r(}
2|(A
2s(E
2}(E
2)A
2#)1
2 )5
2$)1
2!)5
3()F
3.)F
34)F
3%)*
3+)+
31),
3))1
3/)1
35)1
3&)%
3,)4
32)5
3*)9
30)9
36)9
3')>
3-)?
33)@
3:);
3@);
3F);
37)>
3L);
3R);
3X);
3I)>
3^);
3d);
3j);
3[)>
(3p);
(3v);
(3|);
(3m)>
(3s)
(3y)
(3q)
(3w)
(3})
(3n)
(3t)
(3z)
(3r)
(3x)
(3~)
(3o)
(3u)
(3{)
rs__
rsii
ra__
raii
rd__
rdii
rs__
rsii
r4 *;
r4!*
r4*
r4"*
{4$*y
____
{4#*|
4&*y
____
4%*|
4(*y
____
4'*|
4**y
____
4)*|
4,*y
____
4+*|
4.*y
____
4-*|
40*y
____
4/*|
42*y
____
41*|
44*y
____
43*|
46*y
____
45*|
48*y
____
47*|
4:*y
____
49*|
4;*#
4D* 
4M*!
4<*%
4E*%
4N*%
4B*1
4K*1
4T*1
4?*%
4H*4
4Q*5
4C*1
4L*1
4U*1
4@*%
4I*4
4R*5
4=*A
4F*A
4O*A
4>*A
4G*A
4P*A
4V*#
4_* 
4h*!
4W*%
4`*%
4i*%
4]*1
4f*1
4o*1
4Z*%
4c*4
4l*5
4^*1
4g*1
4p*1
4[*%
4d*4
4m*5
4X*A
4a*A
4j*A
4Y*A
4b*A
4k*A
5r*F
5v*F
5|*F
5s**
5q*+
5y*+
5w*1
5}*1
5t*%
5z*4
5x*9
5~*9
5u*>
5{*?
U5 +F
U5+F
]5?+F
]5"+F
]5)+F
]52+F
]5;+F
]5>+*
]5#+*
]5!++
]5,++
]55+,
]56+F
]5$+F
]5-+F
]5*+1
]53+1
]5<+1
]5'+%
]50+4
]59+5
]5++9
]54+9
]5=+9
]5(+>
]51+?
]57+H
]5%+H
]5.+H
]5:+@
]58+J
]5&+J
]5/+J
e5F+F
e5O+F
e5X+F
e5@+*
e5I++
e5R+,
e5A+/
e5J+/
e5S+/
e5G+1
e5P+1
e5Y+1
e5D+%
e5M+4
e5V+5
e5H+9
e5Q+9
e5Z+9
e5E+>
e5N+?
e5W+@
e5B+A
e5K+A
e5T+A
e5C+E
e5L+E
e5U+E
m5p+F
m5\+F
m5`+F
m5f+F
m5l+F
m5o+*
m5]+*
m5[++
m5c++
m5i+,
m5a+1
m5g+1
m5m+1
m5^+%
m5d+4
m5j+5
m5b+9
m5h+9
m5n+9
m5_+>
m5e+?
m5k+@
u5r+F
u5v+F
u5|+F
u5s+*
u5q++
u5y++
u5w+1
u5}+1
u5t+%
u5z+4
u5x+9
u5~+9
u5u+>
u5{+?
5$,F
5,*
5%,1
5",5
5&,9
5#,@
5 ,A
5!,E
5<,F
5(,F
5,,F
52,F
58,F
5;,*
5),*
5',+
5/,+
55,,
5-,1
53,1
59,1
5*,%
50,4
56,5
5.,9
54,9
5:,9
5+,>
51,?
57,@
5=,;
5>,;
5?,;
5@,;
5A,;
5B,;
5E,;
5C,"
5J,;
5H,(
5O,;
5M,b
5T,;
5R,(
5Y,;
5W,b
5^,;
5a,;
5b,;
5c,;
5d,;
5e,;
5f,;
5g,;
5h,;
5i,;
5j,;
5k,;
5l,;
6o,;
6p,;
6q,;
6t,;
6r,0
6y,;
6w,"
6~,;
6|,(
\6-
f6$-;
f6 -;
f6#-g
f6!-
f6"-
p6:-;
p6&-;
p6*-;
p60-;
p66-;
p6%->
p6-->
p63-
p69-X
p6'-X
p6+-
p61-
p67-
p6.-
p64-
p6(-
p6,-
p62-
p68-
p6/-
p65-
p6)-
z6P-;
z6<-;
z6@-;
z6F-;
z6L-;
z6;->
z6C->
z6I-
z6O-X
z6=-X
z6A-
z6G-
z6M-
z6D-
z6J-
z6>-
z6B-
z6H-
z6N-
z6E-
z6K-
z6?-
6f-;
6R-;
6V-;
6\-;
6b-;
6Q->
6Y->
6e-X
6S-X
6|-;
6h-;
6l-;
6r-;
6x-;
6u->
6{-W
6i-W
6g-X
6o-X
6}-"
6*.;
6 .;
6&.;
6).X
7@.;
7,.;
70.;
76.;
7<.;
7+.>
73.>
7?.X
7-.X
7V.;
7B.;
7F.;
7L.;
7R.;
7A.>
7I.>
7U.X
7C.X
7l.;
7X.;
7\.;
7b.;
7h.;
7e.>
7k.W
7Y.W
7W.X
7_.X
!7n.F
!7u.F
!7~.F
!7o.*
!7m.+
!7x.+
!7p./
!7y./
!7v.1
!7s.%
!7|.4
!7w.9
!7t.>
!7}.?
!7q.A
!7z.A
!7r.E
!7{.E
T7/>
\7$/F
\7-/F
\76/F
\7'/+
\70/,
\7(//
\71//
\7%/1
\7./1
\77/1
\7"/%
\7+/4
\74/5
\7&/9
\7//9
\78/9
\7#/>
\7,/?
\75/@
\7 /A
\7)/A
\72/A
\7!/E
\7*/E
\73/E
k7W/F
k7:/F
k7A/F
k7J/F
k7S/F
k7V/*
k7;/*
k79/+
k7D/+
k7M/,
k7<//
k7E//
k7N//
k7B/1
k7K/1
k7T/1
k7?/%
k7H/4
k7Q/5
k7C/9
k7L/9
k7U/9
k7@/>
k7I/?
k7R/@
k7=/A
k7F/A
k7O/A
k7>/E
k7G/E
k7P/E
t7[/;
t7a/;
t7g/;
t7X/>
t7^/
t7d/
t7\/
t7b/
t7h/
t7Y/
t7_/
t7e/
t7]/
t7c/
t7i/
t7Z/
t7`/
t7f/
}7p/;
}7y/;
}7j/>
}7s/
}7|/
}7}/
}7k/
}7t/
}7q/
}7z/
}7n/
}7w/
}7r/
}7{/
}7o/
}7x/
}7~/
}7l/
}7u/
}7m/
}7v/
____
7#0A
7 0I
7!0x
7"0J
70}
7,0F
750F
7>0F
7&0*
7/0+
780,
790F
7'0F
700F
7-01
7601
7?01
7*0%
7304
7<05
7.09
7709
7@09
7+0>
740?
7:0H
7(0H
710H
7=0@
7;0J
7)0J
720J
7G0F
7P0F
7Y0F
7A0*
7J0+
7S0,
7B0/
7K0/
7T0/
7H01
7Q01
7Z01
7E0%
7N04
7W05
7I09
7R09
7[09
7F0>
7O0?
7X0@
7C0A
7L0A
7U0A
7D0E
7M0E
7V0E
7b0A
7k0A
7t0A
7_0B
7h0G
7q0I
7n0M
7\0M
7e0M
7`0v
7i0w
7r0x
7a0F
7j0H
7s0J
7p0N
7^0N
7g0N
7}0A
7z0B
7w0D
7{0v
7|0F
7x0}
7y0E
riii
rjjj
j8"1S
rkkk
riii
rjjj
j8#1]
rkkk
j8 1`
riii
rjjj
j8$1f
rkkk
j8!1j
j81l
r8+1S
riii
r841S
rjjj
r8=1S
rkkk
r8(1T
r811U
r8:1V
r8%1n
r8.1n
r871n
r8,1]
riii
r851]
rjjj
r8>1]
rkkk
r8)1^
r821_
r8;1`
r8-1f
riii
r861f
rjjj
r8?1f
rkkk
r8*1g
r831h
r8<1j
r8&1p
r8/1p
r881p
r8'1r
r801r
r891r
z8F1
z8O1
z8X1
z8@1#
z8I1 
z8R1!
z8S1,
z8A1,
z8J1,
z8G11
z8P11
z8Y11
z8D1%
z8M14
z8V15
z8H11
z8Q11
z8Z11
z8E1%
z8N14
z8T1H
z8B1H
z8K1H
z8W15
z8U1H
z8C1H
z8L1H
8[1#
8d1 
8m1!
8\1%
8e1%
8n1%
8b11
8k11
8t11
8_1%
8h14
8q15
8c11
8l11
8u11
8`1%
8i14
8r15
8]1A
8f1A
8o1A
8^1A
8g1A
8p1A
8v1#
8|1 
8z11
8w1%
8}14
8{11
8x1%
8~14
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
82A
8"21
8#21
8 25
8'2S
riii
8-2S
rjjj
832S
rkkk
8$2T
8*2U
802V
8(2]
riii
8.2]
rjjj
842]
rkkk
8%2^
8+2_
812`
8)2f
riii
8/2f
rjjj
852f
rkkk
8&2g
8,2h
822j
8W2F
8C2F
8G2F
8M2F
8S2F
8V2*
8D2*
8B2+
8J2+
8P2,
8H21
8N21
8T21
8E2%
8K24
8Q25
8I29
8O29
8U29
8F2>
8L2?
8R2@
882F
8<2F
8@2F
862*
8:2+
8>2,
8929
8=29
8A29
872>
8;2?
8?2@
8v2A
8Y2A
8`2A
8i2A
8r2A
8u2B
8]2B
8X2G
8f2G
8o2I
8l2M
8Z2M
8c2M
8^2v
8g2w
8p2x
8_2F
8h2H
8q2J
8n2N
8\2N
8e2N
8x2A
8|2A
8y2B
8w2G
8z2v
8{2F
493}
;9;3F
;9%3F
;9.3F
;973F
;9:3*
;9(3+
;913,
;923F
;9 3F
;9)3F
;9&31
;9/31
;9831
;9#3%
;9,34
;9535
;9'39
;9039
;9939
;9$3>
;9-3?
;933H
;9!3H
;9*3H
;963@
;943J
;9"3J
;9+3J
C9Z3F
C9=3F
C9D3F
C9M3F
C9V3F
C9Y3*
C9>3*
C9<3+
C9G3+
C9P3,
C9?3/
C9H3/
C9Q3/
C9E31
C9N31
C9W31
C9B3%
C9K34
C9T35
C9F39
C9O39
C9X39
C9C3>
C9L3?
C9U3@
C9@3A
C9I3A
C9R3A
C9A3E
C9J3E
C9S3E
K9^3F
K9d3F
K9j3F
K9[3*
K9a3+
K9g3,
K9_31
K9e31
K9k31
K9\3%
K9b34
K9h35
K9`39
K9f39
K9l39
K9]3>
K9c3?
K9i3@
S9o3F
S9y3F
S9m3A
S9s3A
S9p3B
S9|3G
S9n3*
S9v3*
S9z31
S9t3
S9q3v
S9}3w
S9w3%
S9{39
S9u3
S9r3F
S9~3H
S9x3>
h94F
p9%4F
p9.4F
p9(4,
p9 4/
p9)4/
p9&41
p9/41
p9#44
p9,45
p9'49
p9049
p9$4?
p9-4@
p9!4A
p9*4A
p9"4E
p9+4E
x944F
x9:4F
x9@4F
x914*
x974+
x9=4,
x9541
x9;41
x9A41
x924%
x9844
x9>45
x9649
x9<49
x9B49
x934>
x994?
x9?4@
9l4F
9E4F
9O4F
9[4F
9g4F
9j4A
9C4A
9I4A
9U4A
9a4A
9F4B
9R4G
9^4I
9k4*
9D4*
9L4*
9X4*
9d4*
9P41
9\41
9h41
9G4v
9S4w
9_4x
9M4%
9Y4%
9e4%
9Q49
9]49
9i49
9H4F
9T4H
9`4J
9N4>
9Z4>
9f4>
9w4F
9u4A
9~4A
9{4B
9v4*
9x4M
9|4v
9}4F
9z4N
9t4A
9m4A
9o4A
9q4A
9s4A
9n4B
9p4G
9r4I
951
9"5F
9(5F
9%5,
9#51
9)51
9 54
9&55
9$59
9*59
9!5?
9'5@
9T5F
9-5F
975F
9C5F
9O5F
9R5A
9+5A
915A
9=5A
9I5A
9.5B
9:5G
9F5I
9S5*
9,5*
945*
9@5*
9L5*
9851
9D51
9P51
9/5v
9;5w
9G5x
955%
9A5%
9M5%
9959
9E59
9Q59
905F
9<5H
9H5J
965>
9B5>
9N5>
9j5F
9V5F
9Z5F
9`5F
9f5F
9i5*
9W5*
9U5+
9]5+
9c5,
9[51
9a51
9g51
9X5%
9^54
9d55
9\59
9b59
9h59
9Y5>
9_5?
9e5@
9l5F
9s5F
9|5F
9m5*
9k5+
9v5+
9n5F
9w5F
9t51
9}51
9q5%
9z54
9u59
9~59
9r5>
9{5?
9o5H
9x5H
9p5J
9y5J
96F
riii
rjjj
rkkk
riii
9'6]
rjjj
906]
rkkk
9$6_
9-6`
riii
9(6]
rjjj
916]
rkkk
9%6_
9*6i
9!6i
9.6`
9+6i
9"6i
riii
rjjj
rkkk
:96]
riii
:B6]
rjjj
:K6]
rkkk
:66^
:?6_
:H6`
::6]
riii
:C6]
rjjj
:L6]
rkkk
:76^
:@6_
:I6`
:36p
:<6p
:E6p
:46p
:=6p
:F6p
:O6F
:S6F
:W6F
:M6*
:Q6+
:U6,
:P69
:T69
:X69
:N6>
:R6?
:V6@
 :]6F
 :c6F
 :i6F
 :Y6*
 :_6+
 :e6,
 :f6F
 :Z6F
 :`6F
 :^69
 :d69
 :j69
 :\6>
 :b6?
 :h6@
 :g6J
 :[6J
 :a6J
):o6F
):u6F
):{6F
):k6*
):q6+
):w6,
):l6/
):r6/
):x6/
):p69
):v69
):|69
):n6>
):t6?
):z6@
):m6E
):s6E
):y6E
2:}6*
2:~6>
y:7E
:27F
:"7F
:(7F
:.7F
:17*
:%7+
:+7,
:#71
:)71
:/71
: 7%
:&74
:,75
:$79
:*79
:079
:!7>
:'7?
:-7@
:H7F
:47F
:87F
:>7F
:D7F
:G7*
:57*
:37+
:;7+
:A7,
:971
:?71
:E71
:67%
:<74
:B75
::79
:@79
:F79
:77>
:=7?
:C7@
:g7F
:J7F
:Q7F
:Z7F
:c7F
:f7*
:K7*
:I7+
:T7+
:]7,
:^7F
:L7F
:U7F
:R71
:[71
:d71
:O7%
:X74
:a75
:S79
:\79
:e79
:P7>
:Y7?
:_7H
:M7H
:V7H
:b7@
:`7J
:N7J
:W7J
:i7F
:p7F
:y7F
:j7*
:h7+
:s7+
:|7,
:k7/
:t7/
:}7/
:q71
:z71
:n7%
:w74
:r79
:{79
:o7>
:x7?
:l7A
:u7A
:~7A
:m7E
:v7E
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
:8j
riii
riii
riii
riii
:#8]
riii
:!8
:$8f
riii
:+8;
:48;
:=8;
:%8>
:F8;
:O8;
:X8;
:@8>
;^8F
;[8H
;_81
;\8K
;`89
;]8L
;d8F
;a8G
;e81
;b8M
;f89
;c8N
;m8;
";y8;
";s8
";z8
";t8
";}8
";w8
";{8
";~8
";u8
";x8
";|8
";v8
riii
riii
riii
riii
riii
riii
;(9S
riii
;)9]
riii
;,9
;*9f
riii
;39S
riii
;49]
riii
;79
;59f
riii
;<9A
;:9A
;;9B
;99G
;@9A
;>9A
;?9B
;=9G
;C9S
r___
;G9S
r___
;O9;
;X9;
;a9;
;I9>
;j9;
;s9;
;|9;
;d9>
lkkk
lkkk
lkkk
lkkk
lkkk
lkkk
liii
liii
liii
liii
liii
liii
Y<:
=%:S
rjjj
=.:S
rkkk
=":U
=+:V
=(:X
=&:]
rjjj
=/:]
rkkk
=#:_
=,:`
=':f
rjjj
=0:f
rkkk
=$:h
=):i
= :i
=-:j
=*:l
=!:l
=7:S
rjjj
=@:S
rkkk
=4:U
==:V
=1:n
=::n
=8:]
rjjj
=A:]
rkkk
=5:_
=>:`
=9:f
rjjj
=B:f
rkkk
=6:h
=?:j
=2:p
=;:p
=3:r
=<:r
=I:S
rjjj
=R:S
rkkk
=F:U
=O:V
=L:X
=C:X
=J:]
rjjj
=S:]
rkkk
=G:_
=P:`
=K:f
rjjj
=T:f
rkkk
=H:h
=M:i
=D:i
=Q:j
=N:l
=E:l
"=[:S
rjjj
"=d:S
rkkk
"=X:U
"=a:V
"=U:n
"=^:n
"=\:]
rjjj
"=e:]
rkkk
"=Y:_
"=b:`
"=]:f
rjjj
"=f:f
rkkk
"=Z:h
"=c:j
"=V:p
"=_:p
"=W:r
"=`:r
r___
-=h:S
rbbb
-=o:S
riii
-=x:S
rjjj
rkkk
-=l:T
-=g:U
-=u:U
-=~:V
-=i:n
-=r:n
-={:n
-=p:]
riii
-=y:]
rjjj
rkkk
-=m:^
-=v:_
-=q:f
riii
-=z:f
rjjj
rkkk
-=n:g
-=w:h
-=j:p
-=s:p
-=|:p
-=k:r
-=t:r
-=}:r
r___
rbbb
riii
rjjj
rkkk
riii
rjjj
rkkk
riii
rjjj
rkkk
liii
liii
liii
liii
liii
liii
f=);F
f=";F
f=(;*
f=#;.
lkkk
f=&;1
f= ;5
f=';9
f=$;=
lkkk
f=!;@
f=;A
f=%;D
lkkk
m=K;F
m=+;F
m=2;F
m=;;F
m=D;F
m=J;*
m=,;*
m=*;+
m=5;+
m=>;,
m=E;.
lkkk
m=?;F
m=-;F
m=6;F
m=3;1
m=<;1
m=H;1
m=0;%
m=9;4
m=B;5
m=4;9
m==;9
m=I;9
m=F;=
lkkk
m=1;>
m=:;?
m=@;H
m=.;H
m=7;H
m=C;@
m=G;D
lkkk
m=A;J
m=/;J
m=8;J
t=Y;F
t=Q;F
t=W;H
t=M;H
t=T;.
liii
t=R;1
t=N;K
t=S;9
t=U;=
liii
t=O;L
t=V;D
liii
{=h;F
{=`;F
{=f;G
{=\;G
{=c;.
liii
{=a;1
{=];M
{=b;9
{=d;=
liii
{=^;N
{=e;D
liii
=m;;
=k;;
=l;>
=q;;
=o;;
=p;>
=y;;
=t;;
=w;X
=r;X
=};;
={;W
=</
==<F
= <F
='<F
=0<F
=9<F
=<<*
=!<*
=*<+
=3<,
=4<F
="<F
=+<F
=(<1
=1<1
=:<1
=%<%
=.<4
=7<5
=)<9
=2<9
=;<9
=&<>
=/<?
=5<H
=#<H
=,<H
=8<@
=6<J
=$<J
=-<J
>E<o
>F<o
)>G<o
3>H<o
=>I<
C>K<
J>L<"
P>M<(
V>N<"
]>O<(
d>P<
k>Q<
y>Y<
y>X<
>\<p
>f<!
>`<h
>a<'
>c<h
>d</
>]<h
>^<5
?}<"
?|<%
?{<&
?t<0
?v<1
?v<2
?s<3
?r<4
?w<5
N4llvm9X86MCExprE
N12_GLOBAL__N_112X86AsmParserE
N12_GLOBAL__N_115ShadowCallStackE
N4llvm13X86AsmPrinterE
N12_GLOBAL__N_124X86CallFrameOptimizationE
N12_GLOBAL__N_117CallReturnHandlerE
N12_GLOBAL__N_120IncomingValueHandlerE
ZNK4llvm15X86CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoEE3$_3
NSt3__110__function6__funcIZNK4llvm15X86CallLowering9lowerCallERNS2_16MachineIRBuilderERNS2_12CallLowering16CallLoweringInfoEE3$_3NS_9allocatorIS9_EEFvNS2_8ArrayRefINS2_8RegisterEEEEEE
NSt3__110__function6__baseIFvN4llvm8ArrayRefINS2_8RegisterEEEEEE
N12_GLOBAL__N_120OutgoingValueHandlerE
ZNK4llvm15X86CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoEE3$_2
NSt3__110__function6__funcIZNK4llvm15X86CallLowering9lowerCallERNS2_16MachineIRBuilderERNS2_12CallLowering16CallLoweringInfoEE3$_2NS_9allocatorIS9_EEFvNS2_8ArrayRefINS2_8RegisterEEEEEE
N12_GLOBAL__N_116FormalArgHandlerE
ZNK4llvm15X86CallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEEE3$_1
NSt3__110__function6__funcIZNK4llvm15X86CallLowering20lowerFormalArgumentsERNS2_16MachineIRBuilderERKNS2_8FunctionENS2_8ArrayRefINS9_INS2_8RegisterEEEEEE3$_1NS_9allocatorISD_EEFvSB_EEE
ZNK4llvm15X86CallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEEE3$_0
NSt3__110__function6__funcIZNK4llvm15X86CallLowering11lowerReturnERNS2_16MachineIRBuilderEPKNS2_5ValueENS2_8ArrayRefINS2_8RegisterEEEE3$_0NS_9allocatorISC_EEFvSB_EEE
N4llvm15X86CallLoweringE
N4llvm2cl11OptionValueIjEE
N4llvm2cl15OptionValueBaseIjLb0EEE
N4llvm2cl15OptionValueCopyIjEE
N12_GLOBAL__N_120X86CmovConverterPassE
N12_GLOBAL__N_113InstrReplacerE
N12_GLOBAL__N_118InstrConverterBaseE
N12_GLOBAL__N_120InstrReplacerDstCOPYE
N12_GLOBAL__N_117InstrCOPYReplacerE
N12_GLOBAL__N_120InstrReplaceWithCopyE
N12_GLOBAL__N_111InstrIgnoreE
N12_GLOBAL__N_121X86DomainReassignmentE
ZN12_GLOBAL__N_115X86ExpandPseudo23ExpandICallBranchFunnelEPN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEE3$_0
NSt3__110__function6__funcIZN12_GLOBAL__N_115X86ExpandPseudo23ExpandICallBranchFunnelEPN4llvm17MachineBasicBlockENS4_26MachineInstrBundleIteratorINS4_12MachineInstrELb0EEEE3$_0NS_9allocatorISA_EEFvjjEEE
NSt3__110__function6__baseIFvjjEEE
N12_GLOBAL__N_115X86ExpandPseudoE
N12_GLOBAL__N_111X86FastISelE
N12_GLOBAL__N_115FixupBWInstPassE
N12_GLOBAL__N_112FixupLEAPassE
N12_GLOBAL__N_115X86AvoidSFBPassE
N12_GLOBAL__N_117X86FixupSetCCPassE
N12_GLOBAL__N_124X86FlagsCopyLoweringPassE
(%)%*%+.,.-.
%$'&.'N12_GLOBAL__N_13FPSE
N4llvm16X86FrameLoweringE
N12_GLOBAL__N_122X86InstructionSelectorE
N4llvm19InstructionSelectorE
"Z!C^
D"^,
e"Z,
L"`,
L"\,
L"3,
L"-,
L"&,
!5$"[
;E 
;E^ 
;E= 
;E5 
;E9 
;EH 
;E9 
;Ew,
;E9 
;EH,
;EW,
;E9 
;E9 
;Er,
;EC,
;ER,
;ES 
;E* 
;E|,
;EM,
;E\,
;ET 
;EN,
;E],
;E,&
;EI 
;E+ 
;EI,
;EX,
;E},
;E"&
;E'&
;E> 
;E  
;ED,
;ES,
;Ex,
;Es,
;E1&
(!G1
<F%5
(!+1
-#-
3#3
&#&
I%#%
I$#$
=FV6
=FR6
=F~6
=FN6
=Fy6
=Fs6
=Fm6
<FV6
<FV6
;FV6
<F~6
<F~6
;F~6
<FR6
<FR6
;FR6
<FN6
<FN6
;FN6
<Fy6
<Fy6
;Fy6
<Fs6
<Fs6
;Fs6
<Fm6
<Fm6
;Fm6
=Fh6
=Fb6
=F\6
<Fh6
=Fg6
=Fa6
=F[6
=Fz6
=Ft6
=Fn6
<Fh6
;Fh6
<Fg6
<Fg6
;Fg6
<Fb6
<Fb6
;Fb6
<Fa6
<Fa6
;Fa6
<F\6
<F\6
;F\6
<F[6
<F[6
;F[6
<Fz6
<Fz6
;Fz6
<Ft6
<Ft6
;Ft6
<Fn6
<Fn6
;Fn6
=F4%
=F0%
=F,%
=F#%
<F4%
<F0%
<F,%
<F#%
(!#`
(!$`
<F&#
<F/#
=F?2
=F;2
=F72
;F&#
;F/#
<F?2
<F;2
<F72
=F$%
<F$%
(!E3
<F/#
<F&#
;F/#
;F&#
<F9#
<F7#
<F%#
<F.#
;F9#
;F7#
;F%#
;F.#
(FA2
)F=2
)F92
(FA2
)F=2
)F92
<F 
<F{;
<Fw;
<Fr;
<F9*
;F9*
2F:*
<F7*
;F7*
2F8*
<F5*
;F5*
2F6*
<F3*
;F3*
2F4*
<F1*
;F1*
2F2*
<F/*
;F/*
2F0*
<F-*
;F-*
2F.*
<F+*
;F+*
2F,*
<F)*
;F)*
2F**
<F'*
;F'*
2F(*
<F%*
;F%*
2F&*
<F#*
;F#*
2F$*
G;E`
H;E^
;EL<
;EM<
;EN<
;EO<
`;E0
a;E1
b;E2
;E><
;E?<
_;En<
;EA<
j;EB<
k;EE<
k;EF<
k;EG<
k;EH<
l;FC<
;FD<
;EJ<
(!G1
<F14
<F74
<F=4
<F4
<F)4
<F 4
<F(4
-#-
3#3
I2#2
I1#1
&#&
I%#%
I$#$
(!G1
<F:3
<F[3
<F(3
<Fa3
<F13
<Fg3
<F23
<F)3
<F 3
<FQ3
<FH3
<F?3
(!+1
<FY3
<F>3
<F<3
<FG3
<FP3
-#-
3#3
&#&
I%#%
I$#$
<F80
<F/0
<F&0
<F90
<F00
<F'0
<FT0
<FK0
<FB0
<FS0
<FJ0
<FA0
T+#+
T1#1
$#$
-#-
I,#,
3#3
I2#2
<Gw<
;Gw<
l;E6
v;E:
r;E?
l;E7
l;E;
<Fp;
<Fn;
<Fl;
<Fj;
;F}/
;Ft/
;Fk/
(!=3
;F|/
;Fd/
;Fs/
;F^/
;Fj/
;FX/
(Fg/
)Fa/
)F[/
2F&*
<F""
<F9"
<F0"
<F'"
;F""
;F9"
;F0"
;F'"
2F&*
<FA"
<F$"
<F/"
<F8"
<F&"
;FA"
;F$"
;F/"
;F8"
;F&"
2F6*
2F$*
2F(*
2F:*
2F6*
2F$*
2F(*
2F:*
<Fi5
<Fm5
<FW5
<FU5
<F]5
<Fk5
<Fv5
<Fc5
<Fw5
<Fn5
yFj5
zFV5
=F]$
=FY$
=F]$
=FY$
<F]$
<F]$
<FY$
<FY$
2F_$
2F[$
2F_$
2F[$
2F_$
2F_$
2F[$
2F[$
<Gw<
;Gw<
1!T+
1!U+
C!&2
;F: 
;F%-
;FQ-
;Fg-
;F;-
;FA.
;FW.
;F+.
;F9-
;F#-
;Fe-
;F{-
;FO-
;F).
;FU.
;Fk.
;F?.
;F#.
;FC.
;FI.
;FO.
;FY.
;F_.
;Fe.
;F-.
;F3.
;F9.
;F'-
;F--
;F3-
;FS-
;FY-
;F_-
;Fi-
;Fo-
;Fu-
;F=-
;FC-
;FI-
;F: 
;F_ 
;F6 
I!&^
;FU 
;FJ 
;F? 
;F, 
;F! 
I!$`
;Ff<
;F^<
;Fa<
;Fd<
;E}-
;E~-
(!"\
'Fe,
'Fd,
'Fh,
'Fg,
!-#-
I,#,
I+#+
3#3
I2#2
I1#1
t;F]
u;F^
F;FG
F;FH
_;FZ<
l;F
<Fn
<Fw
<F^
<FL
<FU
;Fn
;Fw
;F^
;FL
;FU
<Fi
<Fk
<FI
<F]
<Fm
<Fv
<FK
<FT
;Fi
;Fk
;FI
;F]
;Fm
;Fv
;FK
;FT
<Ff;
<F[;
<FW;
<FL;
<F?;
<F-;
<F6;
<FJ;
<F(;
<F*;
<F>;
<F,;
<F5;
<Fv 
;Fv 
<Fs 
<Fu 
<F~ 
;Fs 
;Fu 
;F~ 
(!v1
(!)3
>"+! Z
'",!
n"2!3_
FE9
F.9
FA9
F#9
FG9
F29
FC9
F'9
F?9
F;9
F=9
F99
F@9
F<9
F>9
F:9
(!,2
(!)3
D",!
n"+!3_
n"2!3_
=F2"
<F2"
=F4"
=F"
<F4"
<F"
=Fp5
=Fr5
=F{.
<F{.
=F}.
<F}.
=FG/
<FG/
=FI/
<FI/
=FL+
<FL+
=F(+
=F&+
=FN+
<F(+
<F&+
<FN+
=F(#
<F(#
=F*#
<F*#
=FJ3
=F"3
=F$3
=FL3
=F"4
=F$4
=FM0
=F)0
=F+0
=FO0
=F"4
=F$4
=F}(
=Fb*
<Fb*
=Fd*
<Fd*
=FG*
<FG*
=FI*
<FI*
(!@_
(!@_
(!@_
(!@_
<F`!
<F:!
<Fb!
<F<!
<Ft&
<FP&
<Fv&
<FR&
<Fm/
<Fo/
=Fv7
=FN7
=FP7
=Fx7
=F7
<FK)
<Fc)
<Fa.
<F5.
<Fq-
<FE-
&"2,
&"3,
&"%,
&"&,
=F1"
<F1"
=F3"
<F3"
=Fo5
=Fq5
=Fz.
<Fz.
=F|.
<F|.
=FF/
<FF/
=FH/
<FH/
=F'+
=F%+
=FK+
<F'+
<F%+
<FK+
=FM+
<FM+
=F'#
<F'#
=F)#
<F)#
=F#3
=F!3
=FI3
=FK3
=F!4
=F#4
=F*0
=F(0
=FL0
=FN0
=F!4
=F#4
=F|(
=F~(
=Fa*
<Fa*
=Fc*
<Fc*
=FF*
<FF*
=FH*
<FH*
(!/Z
(!/Z
(!/Z
(!/Z
<FJ)
<Fb)
<F_!
<F9!
<F;!
<Fa!
<Fs&
<FO&
<FQ&
<Fu&
<Fl/
<Fn/
=FO7
=FM7
=Fu7
=Fw7
<FE.
<FU-
<FD.
<F`.
<F4.
<FT-
<Fp-
<FD-
(!*2
(!22
<F4$
<F!$
<F4$
<F!$
(!)1
=F;"
<F;"
=F="
<F="
=Fy5
(!&1
=F{5
=F]"
<F]"
=F/
<F/
=FU#
<FU#
=FP/
<FP/
=FR/
<FR/
=Fu*
=F_+
=FU+
<F_+
<FU+
=F1+
=F/+
=FW+
<F1+
<F/+
<FW+
=F+,
=F!,
<F+,
<F!,
=F#,
<F#,
=F1#
<F1#
=F3#
<F3#
=FS3
=F+3
(!(1
=F]3
=F-3
=FU3
=F+4
(!(1
=F34
=F-4
(!(1
=FV0
=F20
=F40
=FX0
(!&1
=F34
=F+4
=F-4
(!&1
=F')
=F'
=Fk*
<Fk*
=Fm*
<Fm*
=FP*
<FP*
=FR*
<FR*
(!$`
(!$`
(!$`
(!$`
<Fi!
<FC!
(!%1
<Fs!
<FE!
<Fk!
<F}&
<FY&
<F[&
<Fv/
(!%1
<Fx/
(!&1
=FY7
=FW7
(!&1
=F!7
(!)1
(!)1
(!%1
<Fo)
<FQ)
<Fi)
(!$2
=Fx3
=FN4
=F65
(!"2
(!"2
(!"2
(!#1
(!#1
<Fg.
<F;.
<F)-
<Fw-
<FK-
(!&2
<F3$
<F $
<F3$
<F $
(!92
=F:"
<F:"
=F<"
<F<"
=Fx5
=Fz5
=F\"
<F\"
=FT#
<FT#
=FO/
<FO/
=FQ/
<FQ/
=Ft*
=F^+
=F0+
=F.+
=FT+
<F^+
<F0+
<F.+
<FT+
=FV+
<FV+
=F*,
=F ,
<F*,
<F ,
=F",
<F",
=F0#
<F0#
=F2#
<F2#
=Fw3
=FM4
=F55
=F,3
=F\3
=F*3
=FR3
=FT3
=F24
=F*4
=F,4
=F30
=F10
=FU0
=FW0
=F24
=F*4
=F,4
=F&)
=Fj*
<Fj*
=Fl*
<Fl*
=FO*
<FO*
=FQ*
<FQ*
(!/[
(!/[
(!/[
(!/[
<FP)
<Fn)
<Fh)
<Fh!
<FB!
<FD!
<Fr!
<Fj!
<F|&
<FX&
<FZ&
<F~&
<Fu/
<Fw/
=FX7
=FV7
=F~7
=F 7
<FK.
<F[-
<FJ.
<Ff.
<F:.
<F(-
<FZ-
<Fv-
<FJ-
(!c1
=F!/
(!.1
(!.1
(!Y1
(! 1
(!$1
<F:$
<F:$
(!)2
(!&2
(!'2
(!&2
=FY5
(!&2
=Fc"
=FG"
(!'2
<Fc"
<FG"
(!&2
(!&2
=Fs"
(!'2
<Fs"
(!&2
(!&2
=F[#
=F?#
(!'2
<F[#
<F?#
=F#/
=F{*
(!&1
(!'1
(!&1
=Fe+
(!'1
<Fe+
=F:+
=F8+
<F:+
<F8+
(!&1
=Fu+
(!'1
<Fu+
(!&1
=F1,
(!'1
<F1,
(!(2
=Fc3
=F63
=F43
(!(2
=F94
(!(2
=F!5
(!&2
=F94
(!&2
=F-)
=FF2
(!%2
<Fy!
<F#!
<FN!
<FL!
(!&1
=F77
=Fb7
=F`7
(!&1
=F'7
(!)2
(!)2
(!%1
<F9)
<Fu)
<FW)
(!%1
<FZ/
(! 1
=FZ4
=FB5
=F=0
=F;0
<Fd&
<Fb&
(!)1
(!)1
=F /
=F"/
(!"3
(!"3
(!"3
(!#2
(!#2
<F9$
<F9$
<F/-
<FQ.
<Fa-
<FP.
<F.-
<F`-
(!93
=FX5
=Fb"
=FF"
<Fb"
<FF"
=Fr"
<Fr"
=FZ#
=F>#
<FZ#
<F>#
=Fz*
=Fd+
=F9+
=F7+
<Fd+
<F9+
<F7+
=Ft+
<Ft+
=F0,
<F0,
=FY4
=FA5
=F53
=Fb3
=F33
=F84
=F 5
=F<0
=F:0
=F84
=F,)
=FE2
<FV)
<F8)
<Ft)
<FM!
<Fx!
<F"!
<FK!
<Fc&
<Fa&
<FY/
<F~/
=F67
=Fa7
=F_7
=F&7
=F3/
=F2/
=F5/
=F4/
=Fe5
=Fd5
=FS"
<FS"
=FR"
<FR"
=F~"
<F~"
=FK#
<FK#
=FJ#
<FJ#
=FR2
=FQ2
<F/!
<F.!
=FC7
=FB7
<FE)
<FD)
<Ff/
<Fe/
=F*/
=F)/
=F,/
=F+/
<F@$
<F?$
<F@$
<F?$
(!b3
(!&3
(!'3
(!A3
=F_5
=F^5
(!&3
=Fi"
=FM"
(!'3
<Fi"
<FM"
=Fh"
=FL"
<Fh"
<FL"
(!A3
(!&3
=Fy"
(!'3
<Fy"
=Fx"
<Fx"
(!A3
(!&3
=Fa#
=FE#
(!'3
<Fa#
<FE#
=F`#
=FD#
<F`#
<FD#
(!&2
(!'2
(!&2
=Fk+
(!'2
<Fk+
=Fj+
<Fj+
(!&2
=F{+
(!'2
<F{+
=Fz+
<Fz+
(!&2
=F7,
(!'2
<F7,
=F6,
<F6,
=Fi3
=Fh3
=F?4
=F>4
=F'5
=F&5
=F?4
=F>4
(!A3
=F3)
=F2)
=FL2
=FK2
(!?3
<F~!
<F)!
<F(!
(!A2
=F=7
=F<7
(!A2
=F-7
=F,7
(!?2
<F?)
<F>)
<F{)
<Fz)
(!?2
<F`/
<F_/
(!>2
=Ff4
=Fe4
=FN5
=FM5
<F%.
<F5-
<F$.
<F4-
=F)"
<F)"
=F+"
<F+"
=F("
<F("
=F*"
<F*"
=Fr.
<Fr.
=Ft.
<Ft.
=Fq.
<Fq.
=Fs.
<Fs.
=F>/
<F>/
=F@/
<F@/
=F=/
<F=/
=F?/
<F?/
=FC+
<FC+
=FE+
<FE+
=FB+
<FB+
=FD+
<FD+
=F!#
<F!#
=F #
<F #
=FA3
=F@3
=FC3
=FB3
=FD0
=FC0
=FF0
=FE0
=FY*
<FY*
=F[*
<F[*
=FX*
<FX*
=FZ*
<FZ*
=F>*
<F>*
=F@*
<F@*
=F=*
<F=*
=F?*
<F?*
(!>^
(!>^
(!>^
(!>^
<FW!
<FV!
<FY!
<FX!
<F*
<Fk&
<Fj&
<Fm&
<Fl&
=Fm7
=Fl7
=Fo7
=Fn7
<F])
<F\)
<F[.
<F/.
<Fk-
<F?-
<FZ.
<F..
<Fj-
<F>-
-",,
-"-,
-"%,
-"&,
,"2,
,"3,
%",,
%"-,
!",,
!"-,
!"%,
!"&,
 "2,
 "3,
=F!#
<F!#
=F #
<F #
-"[,
-"\,
=FN
<FN
=FP
<FP
=FM
<FM
=FO
<FO
=Fx 
<Fx 
=Fz 
<Fz 
=Fw 
<Fw 
=Fy 
<Fy 
=F;
<FL9
<FK9
<FN9
<FM9
<F(8
<F'8
<F*8
<F)8
,"_,
,"`,
!"[,
!"\,
 "_,
 "`,
#"2,
#"%,
#"3,
#"&,
 ",,
 "-,
=F(#
<F(#
=F*#
<F*#
=F'#
<F'#
=Fp
=FW
<Fp
<FW
=Fr
=FY
<Fr
<FY
=F/;
=F1;
=FC(
=FE(
<Fg9
<FU9
<Fi9
<FW9
<FC8
<F18
<FE8
<F38
<FA 
<F# 
=F)#
<F)#
-"_,
-"`,
=Fo
=FV
<Fo
<FV
=Fq
=FX
<Fq
<FX
=F.;
=F0;
=FB(
=FD(
<Ff9
<FT9
<Fh9
<FV9
<FB8
<F08
<FD8
<F28
<F@ 
<F" 
,"[,
,"\,
!"_,
!"`,
ZFh'
 "[,
 "\,
F9
""`,
""`,
=F1#
<F1#
<Fj8
<Fl8
=F3#
<F3#
=F0#
<F0#
=F`
=Fy
<F`
<Fy
=Fb
=F{
<Fb
<F{
=F8;
=F!;
=F:;
=F`(
=FU(
=Fb(
=FW(
<F^9
<Fp9
<F`9
<Fr9
<F:8
<FL8
<F<8
<FN8
<Fi8
<Fk8
<FL 
<F. 
=F2#
<F2#
=F_
=Fx
<F_
<Fx
=Fa
=Fz
<Fa
<Fz
=F7;
=F ;
=F9;
=F_(
=FT(
=Fa(
=FV(
<F]9
<Fo9
<F_9
<Fq9
<F98
<FK8
<F;8
<FM8
<FK 
<F- 
[Fq'
)F]/
)F\/
(!5^
<Fv8
<Fx8
(!2Z
(!'^
(!)^
=FA;
=FC;
=Fi(
=Fk(
=F-(
=F+(
<Fy9
<F{9
<FU8
<FW8
<Fu8
<Fw8
(!$Z
<FW 
(!&Z
=F@;
=FB;
=Fh(
=Fj(
=F,(
=F*(
<Fx9
<Fz9
<FT8
<FV8
<FV 
\Fz'
F"9
F!9
(Fi/
(Fh/
)Fc/
)Fb/
<FU6
<FQ6
<F}6
<FM6
;FU6
;FQ6
;F}6
;FM6
<Fe6
<F_6
<FY6
;Fe6
;F_6
;FY6
<Fx6
<Fr6
<Fl6
;Fx6
;Fr6
;Fl6
<Ff6
<F`6
<FZ6
<Fw6
<Fq6
<Fk6
;Ff6
;F`6
;FZ6
;Fw6
;Fq6
;Fk6
<F3%
<F/%
<F+%
<F%
<F"%
(!W3
<F!%
'Fp,
'Fo,
'FA,
'F@,
;F%-
n!)$
;FQ-
;Fg-
;F;-
;F--
C!)$
;FY-
;Fo-
;FC-
;Fg-
;Fo-
;F%-
;F--
;FQ-
;FY-
;Fg-
;Fo-
;Fu-
;F;-
;FC-
;F3-
;F_-
;FI-
;F%-
;F--
;FQ-
;FY-
;Fg-
;Fo-
;F;-
;FC-
yF&-
?"$!
n!)$
;FA.
;FW.
;F+.
C!)$
;FI.
;F_.
;F3.
;FW.
;F_.
;FA.
;FI.
;FW.
;F_.
;Fe.
;F+.
;F3.
;F#.
;FO.
;F9.
;FA.
;FI.
;FW.
;F_.
;F+.
;F3.
?"$!
;F9-
;Fe-
;FO-
;F'-
;FS-
;F=-
;F#-
;F{-
;Fi-
;F9-
;F9-
;F#-
;Fe-
;Fe-
;F{-
;FO-
;FO-
;F'-
;F'-
;FS-
;FS-
;Fi-
;F=-
;F=-
;F9-
;F#-
;Fe-
;F{-
;FO-
;F'-
;FS-
;Fi-
;F=-
;F9-
;F#-
;Fe-
;F{-
;FO-
;F'-
;FS-
;Fi-
;F=-
yF:-
;F).
;FU.
;F?.
;FC.
;F-.
;Fk.
;FY.
;F).
;F).
;FU.
;FU.
;Fk.
;F?.
;F?.
;FC.
;FC.
;FY.
;F-.
;F-.
;F).
;FU.
;Fk.
;F?.
;FC.
;FY.
;F-.
;F).
;FU.
;Fk.
;F?.
;FC.
;FY.
;F-.
yF*.
(!N1
(!N1
(!!`
(!d1
(!a1
(!a1
(!a1
(!d1
:#1-
:#2-
:#$-
:#%-
:#+$
:#,$
:#^-
:#_-
:#Z-
:#[-
<F1/
<F0/
<F(/
<F'/
(!63
(!63
(!63
(!!3
(!83
(!83
;Fi)
;Fo)
;FQ)
;FQ)
;Fi)
;Fo)
;FP)
;Fh)
;Fn)
;Fc)
;FK)
;FK)
;Fc)
;FJ)
;Fb)
;F])
;F])
;F\)
;FE)
;FE)
;FD)
;F?)
;F{)
;F?)
;F{)
;F>)
;Fz)
;F9)
;Fu)
;FW)
;FW)
;F9)
;Fu)
;FV)
;F8)
;Ft)
;FW 
;FW 
;FV 
;FL 
;F. 
;FL 
;F. 
;FK 
;F- 
;FA 
;F# 
;FA 
;F# 
;F@ 
;F" 
<FI7
<FT7
<F37
<F;7
<FG7
<Ff7
<F57
<FK7
<FA7
<F]7
<F^7
<FU7
<FL7
<F}7
<Ft7
<Fk7
<Fh7
<F|7
<Fs7
<Fj7
yFH7
zF47
<F:
<F8
<F%7
<F17
<F+7
yF27
<F6
<F4
<FW"
<Fm"
<F["
<FE"
<FC"
<FK"
<FY"
<Fa"
<Fg"
<FQ"
;FW"
;Fm"
;F["
;FE"
;FC"
;FK"
;FY"
;Fa"
;Fg"
;FQ"
yFX"
zFD"
yFn"
zFZ"
<Fq"
<Fo"
<Fw"
<F}"
;Fq"
;Fo"
;Fw"
;F}"
zFp"
(!I1
(!L1
(!I1
(!L1
<F;,
<F),
<F',
<F/,
<F5,
;F;,
;F),
;F',
;F/,
;F5,
<F,
;F,
yF<,
zF(,
<Fs+
<Fq+
<Fy+
;Fs+
;Fq+
;Fy+
zFr+
<F>+
<Fo+
<F]+
<F#+
<F!+
<F,+
<F[+
<Fc+
<Fi+
<F5+
<F6+
<F-+
<F$+
<FS+
<FJ+
<FA+
;F>+
;Fo+
;F]+
;F#+
;F!+
;F,+
;F[+
;Fc+
;Fi+
;F5+
;F6+
;F-+
;F$+
;FS+
;FJ+
;FA+
<FR+
<FI+
<F@+
;FR+
;FI+
;F@+
yF +
zF+
yFp+
zF\+
<FO#
<Fe#
<FS#
<F=#
<F;#
<FC#
<FQ#
<FY#
<F_#
<FI#
;FO#
;Fe#
;FS#
;F=#
;F;#
;FC#
;FQ#
;FY#
;F_#
;FI#
yFP#
zF<#
yFf#
zFR#
(!I1
(!L1
(!I1
(!L1
<Fn3
<Fv3
O#$!#$
zFo3
O#+!#+
O#1!#1
<FS5
<F,5
<Fv4
<FL5
<F@5
<F45
O#$!#$
yFT5
zF-5
O#+!#+
O#1!#1
<Fk4
<FD4
<Fd4
<FX4
<FL4
O#$!#$
yFl4
zFE4
O#+!#+
~#1!
<F7%
<F)%
<F'%
(!01
(!01
;F3!
;FR!
;F7!
;Fq!
;F!!
;F'!
;Fo!
;Fw!
;F5!
;F@!
;FI!
;F}!
;F-!
;Fg!
;F^!
;FU!
;FJ!
;FA!
;F8!
;Ff!
;F]!
;FT!
yF4!
zF !
zFp!
(!I1
<FV2
<FD2
<FB2
<FJ2
<FP2
yFW2
zFC2
(!I1
<Fs*
<Fq*
<Fy*
zFr*
(!I1
(!L1
(!^1
(!^1
;F.$
;F>$
;F8$
;F2$
;FM$
;F0$
;FM$
;F0$
;F2$
;F8$
;F2$
;F8$
;FM$
;F0$
;F>$
;F8$
;F2$
;F.$
;F.$
?"$!
zFN$
zF1$
?"+!
?"1!
DBv2
DBv2
DFv2
H"%!,%
H",!,,
H"2!,2
?"Z!
?"^!
F"[!,[
F"_!,_
(!V2
<F+)
<F1)
<F%)
<F{(
<Fz(
<Fg(
<F^(
<FS(
<FA(
<F[(
<F](
<Ff(
<FR(
<F@(
(!B1
<F14
<F74
<F=4
<F4
<F 4
<F)4
<F(4
(!H1
(!C3
<Fy.
<Fp.
;Fy.
;Fp.
<Fm.
<Fx.
<Fo.
;Fm.
;Fx.
;Fo.
<FN/
<FE/
<F</
;FN/
;FE/
;F</
<FV/
<F9/
<FD/
<FM/
<F;/
;FV/
;F9/
;FD/
;FM/
;F;/
<Fi*
<F`*
<FW*
;Fi*
;F`*
;FW*
<Fh*
<F_*
<FV*
;Fh*
;F_*
;FV*
<FN*
<FE*
<F<*
;FN*
;FE*
;F<*
<FM*
<FD*
<F;*
;FM*
;FD*
;F;*
(!kZ
<"Z! +
'"[!
1"^! +
'"_!
%"Z!
(!kZ
<"Z! +
'"[!
1"^! +
'"_!
%"Z!
(!=3
;FU)
;FC)
;Fy)
;FO)
;F=)
;Fs)
;FI)
;F7)
;Fm)
;Fg)
;Fa)
;F[)
;F{&
;Fr&
;Fi&
;F`&
;FW&
;FN&
;F_&
;FV&
;FM&
;Fz&
;Fq&
;Fh&
(!.3
=FR1
=F|1
=FI1
=Fv1
=F@1
=FS1
=FJ1
=FA1
=Fn1
=Fe1
=F\1
=Fm1
=Fd1
=F[1
(!.3
<F>2
(F@2
<F:2
)F<2
<F62
)F82
;F:
%"1!
%"1!
%"2!
%"3!
%"1!
%"2!
%"3!
(!"3
(!V1
4"$!
;Ft8
;Fh8
;Fs8
;Fg8
(! 1
!"^"+
!5^"+
(!,1
<F3(
<F((
<F)(
;Fw9
;Fe9
;Fn9
;F\9
;FJ9
;FS9
;Fv9
;F[9
;Fd9
;Fm9
;FI9
;FR9
;FS8
;FA8
;FJ8
;F88
;F&8
;F/8
;FR8
;F78
;F@8
;FI8
;F%8
;F.8
N12_GLOBAL__N_115X86DAGToDAGISelE
__llvm_retpoline_r11
__llvm_retpoline_edi
__llvm_retpoline_edx
__llvm_retpoline_ecx
__llvm_retpoline_eax
ZL13combineSelectPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetEE4$_34
NSt3__110__function6__funcIZL13combineSelectPN4llvm6SDNodeERNS2_12SelectionDAGERNS2_14TargetLowering15DAGCombinerInfoERKNS2_12X86SubtargetEE4$_34NS_9allocatorISD_EEFbPNS2_14ConstantSDNodeESH_EEE
NSt3__110__function6__baseIFbPN4llvm14ConstantSDNodeES4_EEE
N4llvm17X86TargetLoweringE
N4llvm2cl11OptionValueIiEE
N4llvm2cl15OptionValueBaseIiLb0EEE
N4llvm2cl15OptionValueCopyIiEE
N12_GLOBAL__N_129X86IndirectBranchTrackingPassE
u<r<
v<s<
x<t<
~<{<
/ * 
7 5 
; 9 
B = 
M H 
X S 
` ^ 
O,M,
Y,W,
^,\,
" 
#!
$ ! 
/ , 
7 6 
; : 
B ? 
M J 
X U 
` _ 
$!!!
*!'!
0!-!
4!3!
6!5!
=!7!
F!@!
O!I!
S!R!
Z!T!
c!]!
l!f!
p!o!
t!q!
z!w!
/$.$
1$0$
5$2$
;$8$
A$>$
N$M$
:%9%
<%;%
S&M&
\&V&
e&_&
n&h&
w&q&
%("(
2(1(
6(5(
=(:(
O(L(
p(o(
w(t(
:)7)
@)=)
F)C)
L)I)
R)O)
X)U)
^)[)
d)a)
j)g)
p)m)
v)s)
|)y)
$-#-
&-%-
*-'-
0---
6-3-
:-9-
<-;-
@-=-
F-C-
L-I-
P-O-
R-Q-
V-S-
\-Y-
b-_-
f-e-
h-g-
l-i-
r-o-
x-u-
|-{-
&.#.
*.).
,.+.
0.-.
6.3.
<.9.
@.?.
B.A.
F.C.
L.I.
R.O.
V.U.
X.W.
\.Y.
b._.
h.e.
l.k.
[/X/
a/^/
g/d/
p/j/
y/s/
#0 0
b0_0
k0h0
t0q0
}0z0
Y2X2
`2]2
i2f2
r2o2
v2u2
x2w2
|2y2
s3p3
I4F4
U4R4
a4^4
o4n4
q4p4
s4r4
~4{4
15.5
=5:5
I5F5
+8%8
48.8
=878
F8@8
O8I8
X8R8
m8g8
y8s8
:999
<9;9
>9=9
@9?9
O9I9
X9R9
a9[9
j9d9
s9m9
|9v9
k;j;
m;l;
o;n;
q;p;
t;r;
u;s;
y;w;
z;x;
};{;
~;|;
54
76
98
;:
JI
QK
ZT
c]
ji
lk
sm
|v
( # 
3 . 
F A 
Q L 
\ W 
e d 
g f 
t s 
{ u 
&!#!
,!)!
2!/!
?!<!
H!E!
Q!N!
\!Y!
e!b!
n!k!
v!s!
|!y!
#"""
%"$"
,"&"
5"/"
>"8"
B"A"
D"C"
H"E"
N"K"
T"Q"
X"W"
Z"Y"
^"["
d"a"
j"g"
n"m"
p"o"
t"q"
z"w"
+#%#
4#.#
8#7#
:#9#
<#;#
@#=#
F#C#
L#I#
P#O#
R#Q#
V#S#
\#Y#
b#_#
f#e#
h#g#
j#i#
n#k#
t#q#
z#w#
$$!$
7$4$
=$:$
C$@$
P$O$
R$Q$
T$S$
V$U$
X$W$
[$Y$
_$]$
e$a$
m$i$
u$q$
%%!%
(%'%
*%)%
-%+%
1%/%
5%3%
8%7%
E%=%
Q%I%
]%U%
e%a%
m%i%
u%q%
7&5&
;&9&
?&=&
C&A&
G&E&
K&I&
U&R&
^&[&
g&d&
p&m&
y&v&
'($(
.(((
4(3(
?(<(
F(@(
Q(N(
X(R(
\([(
c(](
l(f(
y(v(
()%)
.)+)
4)1)
<)9)
B)?)
H)E)
N)K)
T)Q)
Z)W)
`)])
f)c)
l)i)
r)o)
x)u)
~){)
$*#*
&*%*
(*'*
**)*
,*+*
.*-*
0*/*
2*1*
4*3*
6*5*
8*7*
:*9*
r*q*
v*s*
|*y*
"+!+
)+#+
2+,+
;+5+
?+>+
F+@+
O+I+
X+R+
\+[+
`+]+
f+c+
l+i+
p+o+
r+q+
v+s+
|+y+
(,',
,,),
2,/,
8,5,
<,;,
,-)-
2-/-
8-5-
B-?-
H-E-
N-K-
X-U-
^-[-
d-a-
n-k-
t-q-
z-w-
(.%.
2./.
8.5.
>.;.
H.E.
N.K.
T.Q.
^.[.
d.a.
j.g.
n.m.
u.o.
~.x.
-/'/
6/0/
:/9/
A/;/
J/D/
S/M/
W/V/
]/Z/
c/`/
i/f/
r/o/
{/x/
%0"0
,0&0
50/0
>080
G0A0
P0J0
Y0S0
d0a0
m0j0
v0s0
+1(1
4111
=1:1
'2$2
-2*2
3202
8262
<2:2
@2>2
C2B2
G2D2
M2J2
S2P2
W2V2
b2_2
k2h2
t2q2
~2{2
.3(3
7313
;3:3
=3<3
D3>3
M3G3
V3P3
Z3Y3
^3[3
d3a3
j3g3
o3n3
u3r3
y3v3
.4(4
4414
:474
@4=4
E4D4
K4H4
O4L4
W4T4
[4X4
c4`4
g4d4
l4k4
w4v4
(5%5
-5,5
3505
7545
?5<5
C5@5
K5H5
O5L5
T5S5
V5U5
Z5W5
`5]5
f5c5
j5i5
l5k5
s5m5
|5v5
O6M6
S6Q6
W6U6
]6Y6
c6_6
i6e6
o6k6
u6q6
{6w6
(7%7
.7+7
2717
4737
8757
>7;7
D7A7
H7G7
J7I7
Q7K7
Z7T7
c7]7
g7f7
i7h7
p7j7
y7s7
-8*8
6838
?8<8
H8E8
Q8N8
Z8W8
^8[8
d8a8
r8l8
~8x8
'9#9
(9$9
29.9
39/9
C9A9
D9B9
G9E9
H9F9
Q9N9
Z9W9
c9`9
l9i9
u9r9
~9{9
%:":
.:+:
7:4:
@:=:
I:F:
R:O:
[:X:
d:a:
h:g:
o:l:
x:u:
);(;
+;*;
2;,;
;;5;
D;>;
K;J;
P;L;
Q;M;
Y;W;
Z;X;
_;[;
`;\;
h;f;
i;g;
'<!<
0<*<
9<3<
=<<<
x<w<
SP
\Y
hb
ur
~{
& " 
1 - 
D @ 
O K 
Z V 
} z 
%!"!
+!(!
1!.!
>!;!
G!D!
P!M!
[!X!
d!a!
m!j!
u!r!
{!x!
."+"
7"4"
@"="
J"G"
P"M"
V"S"
`"]"
f"c"
l"i"
v"s"
|"y"
$#!#
-#*#
6#3#
B#?#
H#E#
N#K#
X#U#
^#[#
d#a#
o#l#
u#r#
{#x#
#$ $
6$3$
<$9$
B$?$
[$Z$
_$^$
g$c$
o$k$
w$s$
&%$%
.%,%
2%0%
6%4%
G%C%
S%O%
_%[%
g%c%
o%k%
w%s%
T&Q&
]&Z&
f&c&
o&l&
x&u&
('%'
1'+'
:'4'
C'='
L'F'
U'O'
^'X'
g'a'
p'j'
y's'
&(#(
0(-(
>(;(
H(E(
P(M(
Z(W(
e(b(
n(k(
x(u(
*)')
0)-)
6)3)
;)8)
A)>)
G)D)
M)J)
S)P)
Y)V)
_)\)
e)b)
k)h)
q)n)
w)t)
})z)
A*;*
J*D*
S*M*
\*V*
e*_*
n*h*
x*u*
~*{*
++(+
4+1+
=+:+
H+E+
Q+N+
Z+W+
b+_+
h+e+
n+k+
x+u+
~+{+
&,#,
.,+,
4,1,
:,7,
+-(-
1-.-
7-4-
A->-
G-D-
M-J-
W-T-
]-Z-
c-`-
m-j-
s-p-
y-v-
'.$.
1...
7.4.
=.:.
G.D.
M.J.
S.P.
].Z.
c.`.
i.f.
w.t.
&/#/
//,/
8/5/
C/@/
L/I/
U/R/
\/Y/
b/_/
h/e/
q/n/
z/w/
$0!0
.0+0
7040
@0=0
I0F0
R0O0
[0X0
c0`0
l0i0
u0r0
~0{0
$1!1
-1*1
6131
?1<1
F1@1
O1I1
X1R1
a1[1
j1d1
s1m1
y1v1
)2&2
/2,2
5222
9272
=2;2
A2?2
I2F2
O2L2
U2R2
a2^2
j2g2
s2p2
}2z2
'3$3
03-3
9363
F3C3
O3L3
X3U3
`3]3
f3c3
l3i3
t3q3
{3x3
'4$4
04-4
6434
<494
B4?4
J4G4
Q4N4
V4S4
]4Z4
b4_4
i4f4
$5!5
*5'5
25/5
9565
>5;5
E5B5
J5G5
Q5N5
\5Y5
b5_5
h5e5
u5r5
~5{5
&6#6
/6,6
8656
A6>6
J6G6
P6N6
T6R6
X6V6
^6\6
d6b6
j6h6
p6n6
v6t6
|6z6
$7!7
*7'7
07-7
:777
@7=7
F7C7
S7P7
\7Y7
e7b7
r7o7
{7x7
,8)8
5828
>8;8
G8D8
P8M8
Y8V8
`8]8
f8c8
q8k8
}8w8
*9&9
5919
P9M9
Y9V9
b9_9
k9h9
t9q9
}9z9
':$:
0:-:
9:6:
B:?:
K:H:
T:Q:
]:Z:
f:c:
q:n:
z:w:
';!;
4;1;
=;:;
I;C;
S;O;
b;^;
)<&<
2</<
;<8<
RO
[X
ga
tq
}z
| y 
-"*"
6"3"
?"<"
I"F"
O"L"
U"R"
_"\"
e"b"
k"h"
u"r"
{"x"
## #
,#)#
5#2#
A#>#
G#D#
M#J#
W#T#
]#Z#
c#`#
#' '
$'!'
)'&'
*'''
2'/'
3'0'
;'8'
<'9'
D'A'
E'B'
M'J'
N'K'
V'S'
W'T'
_'\'
`']'
h'e'
i'f'
q'n'
r'o'
z'w'
{'x'
/(,(
G(D(
Y(V(
d(a(
m(j(
#) )
$)!)
))&)
/),)
5)2)
B*?*
C*@*
K*H*
L*I*
T*Q*
U*R*
]*Z*
^*[*
f*c*
g*d*
o*l*
p*m*
w*t*
}*z*
*+'+
3+0+
<+9+
G+D+
P+M+
Y+V+
a+^+
g+d+
m+j+
w+t+
}+z+
%,",
-,*,
3,0,
9,6,
v.s.
%/"/
./+/
7/4/
B/?/
K/H/
T/Q/
-0*0
6030
?0<0
H0E0
Q0N0
Z0W0
#1 1
,1)1
5121
>1;1
G1D1
H1E1
P1M1
Q1N1
Y1V1
Z1W1
b1_1
c1`1
k1h1
l1i1
t1q1
u1r1
z1w1
{1x1
#2 2
(2%2
.2+2
4212
H2E2
N2K2
T2Q2
&3#3
/3,3
8353
E3B3
N3K3
W3T3
_3\3
e3b3
k3h3
z3w3
&4#4
/4,4
5424
;484
A4>4
P4M4
\4Y4
h4e4
#5 5
)5&5
8555
D5A5
P5M5
[5X5
a5^5
g5d5
t5q5
}5z5
'6$6
(6%6
06-6
16.6
9666
:676
B6?6
C6@6
K6H6
L6I6
#7 7
)7&7
/7,7
9767
?7<7
E7B7
R7O7
[7X7
d7a7
q7n7
z7w7
_8\8
e8b8
)9%9
4909
&:#:
/:,:
8:5:
A:>:
J:G:
S:P:
\:Y:
e:b:
p:m:
y:v:
&; ;
3;0;
<;9;
H;B;
R;N;
a;];
(<%<
1<.<
:<7<
N4llvm12MIRFormatterE
NSt3__120__shared_ptr_emplaceIN4llvm8outliner9CandidateENS_9allocatorIS3_EEEE
88m
44e
55f
::k
;;l
66c
77d
^ 5 
_ 6 
  
[([(
'\(\(
'5(5(o(6(6(p(
1(1(u22(2(v2
(i2"("(o2%(%(r2](](
'c(c(
':(:(t(=(=(w(@(@(z(F(F(
(f(f(
'l(l(
'L(L(
(O(O(
(R(R(
(X(X(
J ! G
S * P
U , R
/+<<
N4llvm12X86InstrInfoE
N4llvm15X86GenInstrInfoE
N12_GLOBAL__N_14CGBRE
N12_GLOBAL__N_112LDTLSCleanupE
KiQjm
 8 = ^ ? _ B ` C a b c u 
!!!3!$!4!7!R!=!S!q!
"#"&"A","B"E"W"H"X"["m"^"n"q"
#9#"#:#=#O#@#P#S#e#V#f#
$/$2$M$5$N$Q$W$R$X$
+ +#+>+)+?+]+o+`+p+s+
,),;,,,<,
-$-'-9-*-:-=-O-@-P-S-e-V-f-i-{-l-|-
.*.-.?.0.@.C.U.F.V.Y.k.\.l.o.
/;/V/A/W/
0D2V2G2W2]2u2`2v2y2
3:3%3;3>3Y3D3Z3s3
4I4j4L4k4O4l4o4t4~4
515R545S575T5W5i5Z5j5m5
717"72757G787H7K7f7Q7g7j7
9@9#9A9$9B9'9C9(9D9.9E9/9F929G939H9l:
;);,;J;2;K;L;W;M;X;P;Y;Q;Z;[;f;\;g;_;h;`;i;r;w;s;x;t;y;u;z;{;
<!<<<'<=<TIZJvk|l
 H 9 J : M ; N < ~ s 
!*! !@!5!F!6!w!o!z!p!
"/"$"5"%"K"C"N"D"a"Y"d"Z"w"o"z"p"
#%#7#+#8#C#;#F#<#Y#Q#\#R#
$8$0$;$1$S$O$T$P$
':(5(=(6(]([(c(\(t(o(w(p(y*q*|*r*
++,+!+2+"+c+[+f+\+y+q+|+r+
+/,',2,(,
---%-0-&-C-;-F-<-Y-Q-\-R-o-g-r-h-
.3.+.6.,.I.A.L.B._.W.b.X.x.m.~.n.
/D/9/J/:/
0J2B2M2C2f2X2i2Y2
3G3<3M3=3
3U4C4X4D4[4E4q4m4
4=5+5@5,5C5-5]5U5`5V5v5k5|5l5
7;737>747T7I7Z7J7s7h7y7i7
9>9":
&u:g:x:h:
;5;*;;;+;
<0< <N12_GLOBAL__N_117EvexToVexInstPassE
PFNSt3__16vectorINS_4pairItN4llvm15LegalizeActions14LegalizeActionEEENS_9allocatorIS5_EEEERKS8_E
FNSt3__16vectorINS_4pairItN4llvm15LegalizeActions14LegalizeActionEEENS_9allocatorIS5_EEEERKS8_E
NSt3__110__function6__funcIPFNS_6vectorINS_4pairItN4llvm15LegalizeActions14LegalizeActionEEENS_9allocatorIS7_EEEERKSA_ENS8_ISE_EESD_EE
NSt3__110__function6__baseIFNS_6vectorINS_4pairItN4llvm15LegalizeActions14LegalizeActionEEENS_9allocatorIS7_EEEERKSA_EEE
ZN4llvm18LegalityPredicates3allINSt3__18functionIFbRKNS_13LegalityQueryEEEEEET_S9_S9_EUlS6_E_
NSt3__110__function6__funcIZN4llvm18LegalityPredicates3allINS_8functionIFbRKNS2_13LegalityQueryEEEEEET_SB_SB_EUlS8_E_NS_9allocatorISC_EES9_EE
NSt3__110__function6__baseIFbRKN4llvm13LegalityQueryEEEE
PFbRKN4llvm13LegalityQueryEE
FbRKN4llvm13LegalityQueryEE
NSt3__110__function6__funcIPFbRKN4llvm13LegalityQueryEENS_9allocatorIS7_EES6_EE
N4llvm16X86LegalizerInfoE
N4llvm22X86MachineFunctionInfoE
PFbRKN4llvm15TargetInstrInfoERKNS_19TargetSubtargetInfoEPKNS_12MachineInstrERS7_E
FbRKN4llvm15TargetInstrInfoERKNS_19TargetSubtargetInfoEPKNS_12MachineInstrERS7_E
NSt3__110__function6__funcIPFbRKN4llvm15TargetInstrInfoERKNS2_19TargetSubtargetInfoEPKNS2_12MachineInstrERSA_ENS_9allocatorISE_EESD_EE
NSt3__110__function6__baseIFbRKN4llvm15TargetInstrInfoERKNS2_19TargetSubtargetInfoEPKNS2_12MachineInstrERSA_EEE
N12_GLOBAL__N_115OptimizeLEAPassE
N12_GLOBAL__N_112PadShortFuncE
N4llvm19X86RegisterBankInfoE
N4llvm22X86GenRegisterBankInfoE

:E:X
N4llvm18X86GenRegisterInfoE
N4llvm15X86RegisterInfoE
$+1
N12_GLOBAL__N_118X86RetpolineThunksE
N4llvm19X86SelectionDAGInfoE
N12_GLOBAL__N_131X86SpeculativeLoadHardeningPassE
N4llvm19X86GenSubtargetInfoE
N4llvm12X86SubtargetE
N12_GLOBAL__N_121X86ExecutionDomainFixE
N12_GLOBAL__N_113X86PassConfigE
N4llvm19TargetTransformInfo5ModelINS_10X86TTIImplEEE
N4llvm19TargetTransformInfo7ConceptE
N4llvm16X86TargetMachineE
N4llvm22X86ELFTargetObjectFileE
N4llvm27X86_64MachoTargetObjectFileE
N4llvm26X86FreeBSDTargetObjectFileE
N4llvm26X86FuchsiaTargetObjectFileE
N4llvm28X86LinuxNaClTargetObjectFileE
N4llvm26X86SolarisTargetObjectFileE
N12_GLOBAL__N_118VZeroUpperInserterE
N12_GLOBAL__N_120X86DynAllocaExpanderE
N12_GLOBAL__N_114WinEHStatePassE
N12_GLOBAL__N_119ELFX86_32AsmBackendE
N12_GLOBAL__N_116ELFX86AsmBackendE
N12_GLOBAL__N_113X86AsmBackendE
N12_GLOBAL__N_122ELFX86_IAMCUAsmBackendE
N12_GLOBAL__N_120WindowsX86AsmBackendE
N12_GLOBAL__N_122DarwinX86_32AsmBackendE
N12_GLOBAL__N_119DarwinX86AsmBackendE
N12_GLOBAL__N_119ELFX86_64AsmBackendE
N12_GLOBAL__N_120ELFX86_X32AsmBackendE
N12_GLOBAL__N_122DarwinX86_64AsmBackendE
XMM10
YMM10
ZMM10
CR10
DR10
XMM20
YMM20
ZMM20
XMM30
YMM30
ZMM30
BND0
XMM0
YMM0
ZMM0
XMM11
YMM11
ZMM11
CR11
DR11
XMM21
YMM21
ZMM21
XMM31
YMM31
ZMM31
BND1
XMM1
YMM1
ZMM1
XMM12
YMM12
ZMM12
CR12
DR12
XMM22
YMM22
ZMM22
BND2
XMM2
YMM2
ZMM2
XMM13
YMM13
ZMM13
CR13
DR13
XMM23
YMM23
ZMM23
BND3
XMM3
YMM3
ZMM3
XMM14
YMM14
ZMM14
CR14
DR14
XMM24
YMM24
ZMM24
XMM4
YMM4
ZMM4
XMM15
YMM15
ZMM15
CR15
DR15
XMM25
YMM25
ZMM25
XMM5
YMM5
ZMM5
XMM16
YMM16
ZMM16
XMM26
YMM26
ZMM26
XMM6
YMM6
ZMM6
XMM17
YMM17
ZMM17
XMM27
YMM27
ZMM27
XMM7
YMM7
ZMM7
XMM18
YMM18
ZMM18
XMM28
YMM28
ZMM28
XMM8
YMM8
ZMM8
XMM19
YMM19
ZMM19
XMM29
YMM29
ZMM29
XMM9
YMM9
ZMM9
R10B
R11B
R12B
R13B
R14B
R15B
R10D
R11D
R12D
R13D
R14D
R15D
R10BH
R11BH
R12BH
R13BH
R14BH
R15BH
R8BH
R9BH
R10WH
R11WH
R12WH
R13WH
R14WH
R15WH
R8WH
R9WH
EFLAGS
R10W
R11W
R12W
R13W
R14W
R15W
FPSW
RFP80
VR512
VK32
RFP32
VR512_with_sub_xmm_in_FR32
GR32
VK64
RFP64
FR64
GR64
VR64
GR64_TC_and_GR64_TCW64
GR64_TC_and_GR64_NOSP_and_GR64_TCW64
GR64_NOREX_and_GR64_TCW64
GRH16
VK16
GR16
VR256
VR128
GRH8
GR64_with_sub_32bit_in_GR32_TC
GR64_NOSP_and_GR64_TC
GR64_NOREX_NOSP_and_GR64_TC
GR64_NOREX_and_GR64_TC
GR32_AD
GR64_AD
GR32_ABCD
GR64_ABCD
GR16_ABCD
DEBUG_REG
CONTROL_REG
SEGMENT_REG
VR256H
VR512_with_sub_xmm_in_VR128H
GR8_ABCD_H
VR256L
VR512_with_sub_xmm_in_VR128L
GR8_ABCD_L
VK1WM
VK32WM
VK2WM
VK64WM
VK4WM
VK16WM
VK8WM
GR64_and_LOW32_ADDR_ACCESS_RBP
GR64_NOREX_NOSP_and_LOW32_ADDR_ACCESS_RBP
GR32_NOSP
GR64_NOSP
GR32_NOREX_NOSP
GR64_NOREX_NOSP
DFCCR
FPCCR
BNDR
GR64_and_LOW32_ADDR_ACCESS
FR32X
FR64X
VR256X
VR128X
GR32_NOREX
GR64_NOREX
GR64_with_sub_16bit_in_GR16_NOREX
LOW32_ADDR_ACCESS_RBP_with_sub_16bit_in_GR16_NOREX
GR8_NOREX
LOW32_ADDR_ACCESS_RBP_with_sub_32bit
LOW32_ADDR_ACCESS_with_sub_32bit
LOW32_ADDR_ACCESS_RBP_with_sub_8bit_with_sub_32bit
GR64_with_sub_8bit
LOW32_ADDR_ACCESS_RBP_with_sub_8bit
G_FLOG10
MORESTACK_RET_RESTORE_R10
LD_Fp080
LD_Fp180
CMOV_RFP80
SUB_FpI32m80
ADD_FpI32m80
MUL_FpI32m80
SUBR_FpI32m80
DIVR_FpI32m80
DIV_FpI32m80
ILD_Fp32m80
IST_Fp32m80
ISTT_Fp32m80
ILD_Fp64m80
IST_Fp64m80
ISTT_Fp64m80
SUB_FpI16m80
ADD_FpI16m80
MUL_FpI16m80
SUBR_FpI16m80
DIVR_FpI16m80
DIV_FpI16m80
ILD_Fp16m80
IST_Fp16m80
ISTT_Fp16m80
CMOVNB_Fp80
SUB_Fp80
CMOVB_Fp80
ADD_Fp80
CMOVNBE_Fp80
CMOVBE_Fp80
CMOVNE_Fp80
CMOVE_Fp80
MUL_Fp80
SIN_Fp80
CMOVNP_Fp80
CMOVP_Fp80
ABS_Fp80
CHS_Fp80
COS_Fp80
SQRT_Fp80
TST_Fp80
DIV_Fp80
UCOM_FpIr80
UCOM_Fpr80
LD_F0
AVX512_512_SET0
AVX512_256_SET0
AVX512_128_SET0
V_SET0
MMX_SET0
AVX_SET0
PREFETCHT0
SUB_FrST0
ADD_FrST0
MUL_FrST0
SUBR_FrST0
DIVR_FrST0
DIV_FrST0
SUB_FPrST0
ADD_FPrST0
MUL_FPrST0
SUBR_FPrST0
DIVR_FPrST0
DIV_FPrST0
PBLENDVBrm0
BLENDVPDrm0
BLENDVPSrm0
MOV32r0
PBLENDVBrr0
BLENDVPDrr0
BLENDVPSrr0
XSHA1
LD_F1
CMOV_V32I1
CMOV_V64I1
CMOV_V16I1
CMOV_V8I1
FPREM1
F2XM1
FYL2XP1
PREFETCHT1
PREFETCHWT1
JA_1
JB_1
JAE_1
JBE_1
JGE_1
JE_1
JLE_1
JNE_1
JG_1
JL_1
JO_1
JNO_1
JP_1
JMP_1
JNP_1
JS_1
JNS_1
MOV32r_1
RCL32m1
SHL32m1
ROL32m1
SAR32m1
RCR32m1
SHR32m1
ROR32m1
RCL64m1
SHL64m1
ROL64m1
SAR64m1
RCR64m1
SHR64m1
ROR64m1
RCL16m1
SHL16m1
ROL16m1
SAR16m1
RCR16m1
SHR16m1
ROR16m1
RCL8m1
SHL8m1
ROL8m1
SAR8m1
RCR8m1
SHR8m1
ROR8m1
RCL32r1
SHL32r1
ROL32r1
SAR32r1
RCR32r1
SHR32r1
ROR32r1
MOV32r1
RCL64r1
SHL64r1
ROL64r1
SAR64r1
RCR64r1
SHR64r1
ROR64r1
RCL16r1
SHL16r1
ROL16r1
SAR16r1
RCR16r1
SHR16r1
ROR16r1
RCL8r1
SHL8r1
ROL8r1
SAR8r1
RCR8r1
SHR8r1
ROR8r1
LD_Fp032
LD_Fp132
INVLPGA32
PUSHA32
POPA32
MOVDIR64B32
VMLOAD32
LXADD32
INVPCID32
RDPID32
INVVPID32
VMSAVE32
CMOV_V4F32
CMOV_V16F32
CMOV_V8F32
PUSHF32
POPF32
LCMPXCHG32
MOVDIRI32
RETPOLINE_CALL32
RETPOLINE_TCRETURN32
VMRUN32
ADJCALLSTACKDOWN32
CMOV_RFP32
ADJCALLSTACKUP32
ENDBR32
CMOV_FR32
CMOV_GR32
UMONITOR32
PUSHCS32
PUSHDS32
POPDS32
PUSHES32
POPES32
PUSHFS32
POPFS32
RDFLAGS32
WRFLAGS32
PUSHGS32
POPGS32
PUSHSS32
POPSS32
IRET32
INVEPT32
SEG_ALLOCA_32
DYN_ALLOCA_32
REP_STOSB_32
REP_MOVSB_32
REP_STOSD_32
REP_MOVSD_32
AVX512_512_SEXT_MASK_32
REP_STOSW_32
REP_MOVSW_32
TLSCall_32
SBB32i32
SUB32i32
ADC32i32
ADD32i32
AND32i32
CMP32i32
XOR32i32
TEST32i32
SBB64i32
SUB64i32
ADC64i32
ADD64i32
AND64i32
PUSH64i32
CMP64i32
XOR64i32
TEST64i32
PUSHi32
SBB64mi32
LOCK_SUB64mi32
ADC64mi32
RELEASE_ADD64mi32
LOCK_ADD64mi32
RELEASE_AND64mi32
LOCK_AND64mi32
CMP64mi32
RELEASE_XOR64mi32
LOCK_XOR64mi32
RELEASE_OR64mi32
LOCK_OR64mi32
TEST64mi32
RELEASE_MOV64mi32
IMUL64rmi32
SBB64ri32
SUB64ri32
ADC64ri32
ADD64ri32
AND64ri32
CMP64ri32
XOR64ri32
TEST64ri32
MOV64ri32
IMUL64rri32
CALL64pcrel32
CALLpcrel32
ST_FpP80m32
SUB_Fp80m32
ADD_Fp80m32
MUL_Fp80m32
SUBR_Fp80m32
DIVR_Fp80m32
ST_Fp80m32
DIV_Fp80m32
SUB_FpI32m32
ADD_FpI32m32
MUL_FpI32m32
SUBR_FpI32m32
DIVR_FpI32m32
DIV_FpI32m32
ILD_Fp32m32
IST_Fp32m32
ISTT_Fp32m32
CRC32r32m32
ST_FpP64m32
SUB_Fp64m32
ADD_Fp64m32
ILD_Fp64m32
MUL_Fp64m32
SUBR_Fp64m32
DIVR_Fp64m32
IST_Fp64m32
ISTT_Fp64m32
DIV_Fp64m32
SUB_FpI16m32
ADD_FpI16m32
MUL_FpI16m32
SUBR_FpI16m32
DIVR_FpI16m32
DIV_FpI16m32
ILD_Fp16m32
IST_Fp16m32
ISTT_Fp16m32
MOVSX64rm32
MOV32ao32
MOV64ao32
MOV16ao32
MOV8ao32
CMOVNB_Fp32
SUB_Fp32
CMOVB_Fp32
ADD_Fp32
CMOVNBE_Fp32
CMOVBE_Fp32
CMOVNE_Fp32
CMOVE_Fp32
MUL_Fp32
SIN_Fp32
CMOVNP_Fp32
CMOVP_Fp32
ABS_Fp32
CHS_Fp32
COS_Fp32
SQRT_Fp32
TST_Fp32
DIV_Fp32
EH_SjLj_LongJmp32
EH_SjLj_SetJmp32
CRC32r32r32
UCOM_FpIr32
TLS_addr32
TLS_base_addr32
UCOM_Fpr32
MOVSX64rr32
FLDLG2
G_FLOG2
FLDLN2
G_FEXP2
PREFETCHT2
JA_2
JB_2
JAE_2
JBE_2
JGE_2
JE_2
JLE_2
JNE_2
JG_2
JL_2
XBEGIN_2
JO_2
JNO_2
JP_2
JMP_2
JNP_2
JS_2
JNS_2
INT3
LD_Fp064
LD_Fp164
INVLPGA64
MOVDIR64B64
LLWPCB64
SLWPCB64
XSAVEC64
VMLOAD64
LXADD64
INVPCID64
RDPID64
INVVPID64
RDFSBASE64
WRFSBASE64
RDGSBASE64
WRGSBASE64
LEAVE64
VMSAVE64
FXSAVE64
CMOV_V2F64
CMOV_V4F64
CMOV_V8F64
PUSHF64
POPF64
LCMPXCHG64
CMOV_V2I64
CMOV_V4I64
CMOV_V8I64
MOVDIRI64
FARCALL64
RETPOLINE_CALL64
RETPOLINE_TCRETURN64
EH_RETURN64
VMRUN64
ADJCALLSTACKDOWN64
CMOV_RFP64
FARJMP64
ADJCALLSTACKUP64
MMX_MASKMOVQ64
ENDBR64
CMOV_FR64
UMONITOR64
FXRSTOR64
XSAVES64
PUSHFS64
POPFS64
RDFLAGS64
WRFLAGS64
PUSHGS64
POPGS64
XRSTORS64
IRET64
SYSRET64
SYSEXIT64
INVEPT64
XSAVEOPT64
VMASKMOVDQU64
SEG_ALLOCA_64
DYN_ALLOCA_64
REP_STOSB_64
REP_MOVSB_64
REP_STOSD_64
REP_MOVSD_64
VAARG_64
AVX512_512_SEXT_MASK_64
REP_STOSQ_64
REP_MOVSQ_64
REP_STOSW_64
REP_MOVSW_64
TLSCall_64
TAILJMPd64
TCRETURNdi64
TCRETURNmi64
MOV32ri64
TCRETURNri64
ST_FpP80m64
SUB_Fp80m64
ADD_Fp80m64
MUL_Fp80m64
SUBR_Fp80m64
DIVR_Fp80m64
ST_Fp80m64
DIV_Fp80m64
SUB_FpI32m64
ADD_FpI32m64
MUL_FpI32m64
SUBR_FpI32m64
DIVR_FpI32m64
DIV_FpI32m64
ILD_Fp32m64
IST_Fp32m64
ISTT_Fp32m64
ILD_Fp64m64
IST_Fp64m64
ISTT_Fp64m64
CRC32r64m64
SUB_FpI16m64
ADD_FpI16m64
MUL_FpI16m64
SUBR_FpI16m64
DIVR_FpI16m64
DIV_FpI16m64
ILD_Fp16m64
IST_Fp16m64
ISTT_Fp16m64
TAILJMPm64
MOV32ao64
MOV64ao64
MOV16ao64
MOV8ao64
CMOVNB_Fp64
SUB_Fp64
CMOVB_Fp64
ADD_Fp64
CMOVNBE_Fp64
CMOVBE_Fp64
CMOVNE_Fp64
CMOVE_Fp64
MUL_Fp64
SIN_Fp64
CMOVNP_Fp64
CMOVP_Fp64
ABS_Fp64
CHS_Fp64
COS_Fp64
SQRT_Fp64
TST_Fp64
DIV_Fp64
EH_SjLj_LongJmp64
EH_SjLj_SetJmp64
CRC32r64r64
UCOM_FpIr64
TAILJMPr64
TLS_addr64
TLS_base_addr64
UCOM_Fpr64
JA_4
JB_4
JAE_4
JBE_4
JGE_4
JE_4
JLE_4
JNE_4
JG_4
JL_4
XBEGIN_4
JO_4
JNO_4
JP_4
JMP_4
JNP_4
JS_4
JNS_4
PUSHA16
POPA16
MOVDIR64B16
LXADD16
PUSHF16
POPF16
LCMPXCHG16
CMOV_GR16
UMONITOR16
PUSHCS16
PUSHDS16
POPDS16
PUSHES16
POPES16
PUSHFS16
POPFS16
PUSHGS16
POPGS16
PUSHSS16
POPSS16
IRET16
SBB16i16
SUB16i16
ADC16i16
ADD16i16
AND16i16
CMP16i16
XOR16i16
TEST16i16
PUSHi16
CALLpcrel16
CRC32r32m16
MOVSX32rm16
MOVZX32rm16
MOVSX64rm16
MOVZX64rm16
MOVSX16rm16
MOVZX16rm16
MOV32ao16
MOV16ao16
MOV8ao16
CRC32r32r16
MOVSX32rr16
MOVZX32rr16
MOVSX64rr16
MOVZX64rr16
MOVSX16rr16
MOVZX16rr16
XSHA256
VBROADCASTF128
CMOV_F128
VBROADCASTI128
LXADD8
LCMPXCHG8
CMOV_GR8
PUSH32i8
PUSH64i8
PUSH16i8
SBB8i8
SUB8i8
ADC8i8
AAD8i8
ADD8i8
AND8i8
AAM8i8
CMP8i8
XOR8i8
TEST8i8
SBB32mi8
LOCK_SUB32mi8
ADC32mi8
BTC32mi8
LOCK_ADD32mi8
LOCK_AND32mi8
CMP32mi8
LOCK_XOR32mi8
LOCK_OR32mi8
BTR32mi8
BTS32mi8
BT32mi8
SBB64mi8
LOCK_SUB64mi8
ADC64mi8
BTC64mi8
LOCK_ADD64mi8
LOCK_AND64mi8
CMP64mi8
LOCK_XOR64mi8
LOCK_OR64mi8
BTR64mi8
BTS64mi8
BT64mi8
SBB16mi8
LOCK_SUB16mi8
ADC16mi8
BTC16mi8
LOCK_ADD16mi8
LOCK_AND16mi8
CMP16mi8
LOCK_XOR16mi8
LOCK_OR16mi8
BTR16mi8
BTS16mi8
BT16mi8
SBB8mi8
SUB8mi8
ADC8mi8
ADD8mi8
AND8mi8
CMP8mi8
XOR8mi8
IMUL32rmi8
IMUL64rmi8
IMUL16rmi8
SBB32ri8
SUB32ri8
ADC32ri8
BTC32ri8
ADD32ri8
AND32ri8
CMP32ri8
XOR32ri8
BTR32ri8
BTS32ri8
BT32ri8
SBB64ri8
SUB64ri8
ADC64ri8
BTC64ri8
ADD64ri8
AND64ri8
CMP64ri8
XOR64ri8
BTR64ri8
BTS64ri8
BT64ri8
SBB16ri8
SUB16ri8
ADC16ri8
BTC16ri8
ADD16ri8
AND16ri8
CMP16ri8
XOR16ri8
BTR16ri8
BTS16ri8
BT16ri8
SBB8ri8
SUB8ri8
ADC8ri8
ADD8ri8
AND8ri8
CMP8ri8
XOR8ri8
SHLD32mri8
SHRD32mri8
SHLD64mri8
SHRD64mri8
SHLD16mri8
SHRD16mri8
SHLD32rri8
SHRD32rri8
IMUL32rri8
SHLD64rri8
SHRD64rri8
IMUL64rri8
SHLD16rri8
SHRD16rri8
IMUL16rri8
MOV32ImmSExti8
MOV64ImmSExti8
CRC32r32m8
CRC32r64m8
MOVSX32rm8
MOVZX32rm8
MOVSX64rm8
MOVZX64rm8
MOVSX16rm8
MOVZX16rm8
CRC32r32r8
CRC32r64r8
MOVSX32rr8
MOVZX32rr8
MOVSX64rr8
MOVZX64rr8
MOVSX16rr8
MOVZX16rr8
G_FMA
PREFETCHNTA
UD2B
LCMPXCHG16B
LCMPXCHG8B
XCRYPTECB
LLWPCB
SLWPCB
ADD64ri32_DB
ADD32ri8_DB
ADD64ri8_DB
ADD16ri8_DB
ADD32ri_DB
ADD16ri_DB
ADD32rr_DB
ADD64rr_DB
ADD16rr_DB
XCRYPTCFB
XCRYPTOFB
SCASB
LODSB
INSB
STOSB
CMPSB
OUTSB
MOVSB
G_FSUB
G_SUB
G_ATOMICRMW_SUB
CLWB
CLAC
STAC
XCRYPTCBC
TAILJMPd64_CC
AGX_BR_CC
AGX_SELECT_CC
TAILJMPd_CC
GETSEC
XSAVEC
G_INTRINSIC
SALC
RDPMC
VMFUNC
G_FPTRUNC
G_INTRINSIC_TRUNC
G_TRUNC
G_BUILD_VECTOR_TRUNC
RDTSC
KSET0D
KSET1D
BSWAP16r_BAD
G_SEXTLOAD
G_ZEXTLOAD
G_LOAD
CATCHPAD
G_FADD
G_ADD
G_ATOMICRMW_ADD
CPUID
G_ATOMICRMW_NAND
G_AND
G_ATOMICRMW_AND
XEND
LIFETIME_END
G_BRCOND
G_INTRINSIC_ROUND
INCSSPD
RDSSPD
LOAD_STACK_GUARD
AVX512_FsFLD0SD
WRSSD
WRUSSD
MOVNTSD
WBINVD
WBNOINVD
FLDL2E
G_SSUBE
G_USUBE
LFENCE
MFENCE
SFENCE
REG_SEQUENCE
G_SADDE
G_UADDE
CWDE
FFREE
FSCALE
BUNDLE
VMRESUME
LOOPNE
LOCAL_ESCAPE
LOOPE
CDQE
EH_RESTORE
XSTORE
G_STORE
RDFSBASE
WRFSBASE
RDGSBASE
WRGSBASE
TPAUSE
CLDEMOTE
DBG_VALUE
G_GLOBAL_VALUE
LEAVE
FXSAVE
G_CTLZ_ZERO_UNDEF
G_CTTZ_ZERO_UNDEF
G_IMPLICIT_DEF
XABORT_DEF
VMXOFF
LAHF
SAHF
CMOVNB_F
CMOVB_F
CMOVNBE_F
CMOVBE_F
CMOVNE_F
CMOVE_F
XCH_F
SIN_F
CMOVNP_F
CMOVP_F
ABS_F
CHS_F
COS_F
SQRT_F
TST_F
G_FNEG
EXTRACT_SUBREG
INSERT_SUBREG
G_SEXT_INREG
SUBREG_TO_REG
G_ATOMIC_CMPXCHG
G_ATOMICRMW_XCHG
PCONFIG
G_FLOG
INVLPG
G_VAARG
VMLAUNCH
PREFETCH
G_SMULH
G_UMULH
CLFLUSH
CLGI
STGI
AGX_SMUL_LOHI
AGX_UMUL_LOHI
G_PHI
FLDPI
EXTRQI
INSERTQI
G_FPTOSI
G_FPTOUI
AGX_UNPACK
AGX_PACK
G_PTR_MASK
RCL32mCL
SHL32mCL
ROL32mCL
SAR32mCL
RCR32mCL
SHR32mCL
ROR32mCL
RCL64mCL
SHL64mCL
ROL64mCL
SAR64mCL
RCR64mCL
SHR64mCL
ROR64mCL
RCL16mCL
SHL16mCL
ROL16mCL
SAR16mCL
RCR16mCL
SHR16mCL
ROR16mCL
RCL8mCL
SHL8mCL
ROL8mCL
SAR8mCL
RCR8mCL
SHR8mCL
ROR8mCL
RCL32rCL
SHL32rCL
ROL32rCL
SAR32rCL
RCR32rCL
SHR32rCL
ROR32rCL
RCL64rCL
SHL64rCL
ROL64rCL
SAR64rCL
RCR64rCL
SHR64rCL
ROR64rCL
RCL16rCL
SHL16rCL
ROL16rCL
SAR16rCL
RCR16rCL
SHR16rCL
ROR16rCL
RCL8rCL
SHL8rCL
ROL8rCL
SAR8rCL
RCR8rCL
SHR8rCL
ROR8rCL
SHLD32mrCL
SHRD32mrCL
SHLD64mrCL
SHRD64mrCL
SHLD16mrCL
SHRD16mrCL
SHLD32rrCL
SHRD32rrCL
SHLD64rrCL
SHRD64rrCL
SHLD16rrCL
SHRD16rrCL
GC_LABEL
DBG_LABEL
EH_LABEL
ANNOTATION_LABEL
ICALL_BRANCH_FUNNEL
G_SHL
G_FCEIL
LRETIL
VMMCALL
VMCALL
SYSCALL
PATCHABLE_TAIL_CALL
PATCHABLE_TYPED_EVENT_CALL
PATCHABLE_EVENT_CALL
FENTRY_CALL
VZEROALL
KILL
AGX_MASKED_SLL
NOOPL
AGX_MASKED_SRL
SCASL
LODSL
INSL
STOSL
CMPSL
OUTSL
MOVSL
LRETL
G_FMUL
MONTMUL
G_MUL
FXAM
FP80_TO_INT32_IN_MEM
FP32_TO_INT32_IN_MEM
FP64_TO_INT32_IN_MEM
FP80_TO_INT64_IN_MEM
FP32_TO_INT64_IN_MEM
FP64_TO_INT64_IN_MEM
FP80_TO_INT16_IN_MEM
FP32_TO_INT16_IN_MEM
FP64_TO_INT16_IN_MEM
G_FREM
FPREM
G_SREM
G_UREM
SEH_SaveXMM
INLINEASM
FPATAN
FPTAN
XBEGIN
G_ATOMICRMW_UMIN
G_ATOMICRMW_MIN
G_FSIN
CFI_INSTRUCTION
VMXON
EH_RETURN
G_SSUBO
G_USUBO
G_SADDO
G_UADDO
G_SMULO
G_UMULO
CLZERO
INTO
STACKMAP
TRAP
G_BSWAP
RDTSCP
FFREEP
G_GEP
G_SITOFP
G_UITOFP
XOR32_FP
XOR64_FP
G_FCMP
G_ICMP
FNOP
LOOP
NOOP
G_CTPOP
PATCHABLE_OP
FAULTING_OP
FCOMPP
RSTORSSP
SAVEPREVSSP
FDECSTP
FINCSTP
G_FEXP
KSET0Q
KSET1Q
LRETIQ
NOOPQ
INCSSPQ
RDSSPQ
EXTRQ
SCASQ
LODSQ
STOSQ
CMPSQ
WRSSQ
WRUSSQ
MOVSQ
LRETQ
INSERTQ
MMX_MASKMOVQ
G_BR
G_BLOCK_ADDR
VZEROUPPER
SYSENTER
PATCHABLE_FUNCTION_ENTER
G_ASHR
G_LSHR
G_BUILD_VECTOR
G_SHUFFLE_VECTOR
MONITOR
FXRSTOR
G_XOR
G_ATOMICRMW_XOR
G_OR
G_ATOMICRMW_OR
VLDMXCSR
VSTMXCSR
RDMSR
WRMSR
XCRYPTCTR
G_INTTOPTR
G_FABS
AVX1_SETALLONES
AVX512_512_SETALLONES
AVX2_SETALLONES
V_SETALLONES
G_UNMERGE_VALUES
G_MERGE_VALUES
XSAVES
VASTART_SAVE_XMM_REGS
SWAPGS
ENCLS
FEMMS
MMX_EMMS
G_FCOS
FSINCOS
G_CONCAT_VECTORS
XRSTORS
AVX512_FsFLD0SS
COPY_TO_REGCLASS
G_ATOMIC_CMPXCHG_WITH_SUCCESS
MOVNTSS
G_INTRINSIC_W_SIDE_EFFECTS
CLTS
FLDL2T
XLAT
G_EXTRACT
FXTRACT
G_SELECT
G_BRINDIRECT
CATCHRET
IRET
CLEANUPRET
SYSRET
PATCHABLE_RET
MORESTACK_RET
UMWAIT
SKINIT
FNINIT
SYSEXIT
PATCHABLE_FUNCTION_EXIT
G_EXTRACT_VECTOR_ELT
G_INSERT_VECTOR_ELT
G_FCONSTANT
G_CONSTANT
FRNDINT
STATEPOINT
PATCHPOINT
G_PTRTOINT
CALL32m_NT
JMP32m_NT
CALL64m_NT
JMP64m_NT
CALL16m_NT
JMP16m_NT
CALL32r_NT
JMP32r_NT
CALL64r_NT
JMP64r_NT
CALL16r_NT
JMP16r_NT
XSAVEOPT
CLFLUSHOPT
G_VASTART
LIFETIME_START
G_INSERT
XABORT
G_FSQRT
G_BITCAST
G_ADDRSPACE_CAST
XTEST
G_FPEXT
G_SEXT
G_ANYEXT
G_ZEXT
ENCLU
VMASKMOVDQU
RDPKRU
WRPKRU
XGETBV
XSETBV
VMOVDQA32Z256rrk_REV
VMOVDQU32Z256rrk_REV
VMOVDQA64Z256rrk_REV
VMOVDQU64Z256rrk_REV
VMOVDQU16Z256rrk_REV
VMOVDQU8Z256rrk_REV
VMOVAPDZ256rrk_REV
VMOVUPDZ256rrk_REV
VMOVAPSZ256rrk_REV
VMOVUPSZ256rrk_REV
VMOVDQA32Z128rrk_REV
VMOVDQU32Z128rrk_REV
VMOVDQA64Z128rrk_REV
VMOVDQU64Z128rrk_REV
VMOVDQU16Z128rrk_REV
VMOVDQU8Z128rrk_REV
VMOVAPDZ128rrk_REV
VMOVUPDZ128rrk_REV
VMOVAPSZ128rrk_REV
VMOVUPSZ128rrk_REV
VMOVDQA32Zrrk_REV
VMOVDQU32Zrrk_REV
VMOVDQA64Zrrk_REV
VMOVDQU64Zrrk_REV
VMOVDQU16Zrrk_REV
VMOVDQU8Zrrk_REV
VMOVAPDZrrk_REV
VMOVUPDZrrk_REV
VMOVSDZrrk_REV
VMOVAPSZrrk_REV
VMOVUPSZrrk_REV
VMOVSSZrrk_REV
SBB32rr_REV
SUB32rr_REV
ADC32rr_REV
ADD32rr_REV
AND32rr_REV
CMP32rr_REV
XOR32rr_REV
MOV32rr_REV
SBB64rr_REV
SUB64rr_REV
ADC64rr_REV
ADD64rr_REV
AND64rr_REV
CMP64rr_REV
MMX_MOVQ64rr_REV
XOR64rr_REV
MOV64rr_REV
VFMADDSUBPD4rr_REV
VFMSUBPD4rr_REV
VFNMSUBPD4rr_REV
VFMSUBADDPD4rr_REV
VFMADDPD4rr_REV
VFNMADDPD4rr_REV
VFMSUBSD4rr_REV
VFNMSUBSD4rr_REV
VFMADDSD4rr_REV
VFNMADDSD4rr_REV
VFMADDSUBPS4rr_REV
VFMSUBPS4rr_REV
VFNMSUBPS4rr_REV
VFMSUBADDPS4rr_REV
VFMADDPS4rr_REV
VFNMADDPS4rr_REV
VFMSUBSS4rr_REV
VFNMSUBSS4rr_REV
VFMADDSS4rr_REV
VFNMADDSS4rr_REV
SBB16rr_REV
SUB16rr_REV
ADC16rr_REV
ADD16rr_REV
AND16rr_REV
CMP16rr_REV
XOR16rr_REV
MOV16rr_REV
VMOVDQA32Z256rr_REV
VMOVDQU32Z256rr_REV
VMOVDQA64Z256rr_REV
VMOVDQU64Z256rr_REV
VMOVDQU16Z256rr_REV
VMOVDQU8Z256rr_REV
VMOVAPDZ256rr_REV
VMOVUPDZ256rr_REV
VMOVAPSZ256rr_REV
VMOVUPSZ256rr_REV
VMOVDQA32Z128rr_REV
VMOVDQU32Z128rr_REV
VMOVDQA64Z128rr_REV
VMOVDQU64Z128rr_REV
VMOVDQU16Z128rr_REV
VMOVDQU8Z128rr_REV
VMOVAPDZ128rr_REV
VMOVUPDZ128rr_REV
VMOVAPSZ128rr_REV
VMOVUPSZ128rr_REV
SBB8rr_REV
SUB8rr_REV
ADC8rr_REV
ADD8rr_REV
AND8rr_REV
CMP8rr_REV
XOR8rr_REV
MOV8rr_REV
VMOVDQArr_REV
VPSHABrr_REV
VPSHLBrr_REV
VPROTBrr_REV
VPSHADrr_REV
VPSHLDrr_REV
VPERMIL2PDrr_REV
VMOVAPDrr_REV
VMOVUPDrr_REV
VMOVSDrr_REV
VPROTDrr_REV
VPSHAQrr_REV
VPSHLQrr_REV
VPROTQrr_REV
VPERMIL2PSrr_REV
VMOVAPSrr_REV
VMOVUPSrr_REV
VMOVSSrr_REV
VMOVDQUrr_REV
BNDMOVrr_REV
VPSHAWrr_REV
VPSHLWrr_REV
VPEXTRWrr_REV
VPROTWrr_REV
VFMADDSUBPD4Yrr_REV
VFMSUBPD4Yrr_REV
VFNMSUBPD4Yrr_REV
VFMSUBADDPD4Yrr_REV
VFMADDPD4Yrr_REV
VFNMADDPD4Yrr_REV
VFMADDSUBPS4Yrr_REV
VFMSUBPS4Yrr_REV
VFNMSUBPS4Yrr_REV
VFMSUBADDPS4Yrr_REV
VFMADDPS4Yrr_REV
VFNMADDPS4Yrr_REV
VMOVDQAYrr_REV
VPERMIL2PDYrr_REV
VMOVAPDYrr_REV
VMOVUPDYrr_REV
VPERMIL2PSYrr_REV
VMOVAPSYrr_REV
VMOVUPSYrr_REV
VMOVDQUYrr_REV
VMOVDQA32Zrr_REV
VMOVDQU32Zrr_REV
VMOVDQA64Zrr_REV
VMOVDQU64Zrr_REV
VMOVDQU16Zrr_REV
VMOVDQU8Zrr_REV
VMOVAPDZrr_REV
VMOVUPDZrr_REV
VMOVSDZrr_REV
VMOVAPSZrr_REV
VMOVUPSZrr_REV
VMOVSSZrr_REV
VPEXTRWZrr_REV
VPPERMrrr_REV
VPCMOVrrr_REV
VPCMOVYrrr_REV
VFMSUBSD4rr_Int_REV
VFNMSUBSD4rr_Int_REV
VFMADDSD4rr_Int_REV
VFNMADDSD4rr_Int_REV
VFMSUBSS4rr_Int_REV
VFNMSUBSS4rr_Int_REV
VFMADDSS4rr_Int_REV
VFNMADDSS4rr_Int_REV
VMOVDQA32Z256rrkz_REV
VMOVDQU32Z256rrkz_REV
VMOVDQA64Z256rrkz_REV
VMOVDQU64Z256rrkz_REV
VMOVDQU16Z256rrkz_REV
VMOVDQU8Z256rrkz_REV
VMOVAPDZ256rrkz_REV
VMOVUPDZ256rrkz_REV
VMOVAPSZ256rrkz_REV
VMOVUPSZ256rrkz_REV
VMOVDQA32Z128rrkz_REV
VMOVDQU32Z128rrkz_REV
VMOVDQA64Z128rrkz_REV
VMOVDQU64Z128rrkz_REV
VMOVDQU16Z128rrkz_REV
VMOVDQU8Z128rrkz_REV
VMOVAPDZ128rrkz_REV
VMOVUPDZ128rrkz_REV
VMOVAPSZ128rrkz_REV
VMOVUPSZ128rrkz_REV
VMOVDQA32Zrrkz_REV
VMOVDQU32Zrrkz_REV
VMOVDQA64Zrrkz_REV
VMOVDQU64Zrrkz_REV
VMOVDQU16Zrrkz_REV
VMOVDQU8Zrrkz_REV
VMOVAPDZrrkz_REV
VMOVUPDZrrkz_REV
VMOVSDZrrkz_REV
VMOVAPSZrrkz_REV
VMOVUPSZrrkz_REV
VMOVSSZrrkz_REV
G_FDIV
G_SDIV
G_UDIV
ENCLV
KSET0W
KSET1W
PREFETCHW
LRETIW
G_FPOW
NOOPW
SCASW
LODSW
INSW
STOSW
CMPSW
OUTSW
MOVSW
LRETW
FYL2X
G_ATOMICRMW_UMAX
G_ATOMICRMW_MAX
LCMPXCHG8B_SAVE_EBX
LCMPXCHG16B_SAVE_RBX
G_FRAME_INDEX
FNCLEX
MOVSX32rm8_NOREX
MOVZX32rm8_NOREX
MOVSX32rr8_NOREX
MOVZX32rr8_NOREX
MOV8rm_NOREX
MOV8mr_NOREX
MOV8rr_NOREX
TAILJMPm64_REX
TAILJMPr64_REX
REX64_PREFIX
DATA16_PREFIX
REPNE_PREFIX
XACQUIRE_PREFIX
XRELEASE_PREFIX
LOCK_PREFIX
REP_PREFIX
CS_PREFIX
DS_PREFIX
ES_PREFIX
FS_PREFIX
GS_PREFIX
SS_PREFIX
VMOVAPSZ256rm_NOVLX
VMOVUPSZ256rm_NOVLX
VMOVAPSZ128rm_NOVLX
VMOVUPSZ128rm_NOVLX
VMOVAPSZ256mr_NOVLX
VMOVUPSZ256mr_NOVLX
VMOVAPSZ128mr_NOVLX
VMOVUPSZ128mr_NOVLX
MONITORX
COPY
CLRSSBSY
SETSSBSY
G_CTLZ
G_CTTZ
JECXZ
JCXZ
JRCXZ
MOV32o32a
MOV64o32a
MOV16o32a
MOV8o32a
MOV32o64a
MOV64o64a
MOV16o64a
MOV8o64a
MOV32o16a
MOV16o16a
MOV8o16a
VPCMPDZ256rmib
VPCMPUDZ256rmib
VPCMPQZ256rmib
VPCMPUQZ256rmib
VPCMPDZ128rmib
VPCMPUDZ128rmib
VPCMPQZ128rmib
VPCMPUQZ128rmib
VPCMPDZrmib
VPCMPUDZrmib
VPCMPQZrmib
VPCMPUQZrmib
VREDUCEPDZrrib
VRANGEPDZrrib
VRNDSCALEPDZrrib
VFIXUPIMMPDZrrib
VCMPPDZrrib
VGETMANTPDZrrib
VREDUCESDZrrib
VRANGESDZrrib
VFIXUPIMMSDZrrib
VGETMANTSDZrrib
VREDUCEPSZrrib
VRANGEPSZrrib
VRNDSCALEPSZrrib
VFIXUPIMMPSZrrib
VCMPPSZrrib
VGETMANTPSZrrib
VREDUCESSZrrib
VRANGESSZrrib
VFIXUPIMMSSZrrib
VGETMANTSSZrrib
VFMADDSUB231PDZ256mb
VFMSUB231PDZ256mb
VFNMSUB231PDZ256mb
VFMSUBADD231PDZ256mb
VFMADD231PDZ256mb
VFNMADD231PDZ256mb
VFMADDSUB132PDZ256mb
VFMSUB132PDZ256mb
VFNMSUB132PDZ256mb
VFMSUBADD132PDZ256mb
VFMADD132PDZ256mb
VFNMADD132PDZ256mb
VFMADDSUB213PDZ256mb
VFMSUB213PDZ256mb
VFNMSUB213PDZ256mb
VFMSUBADD213PDZ256mb
VFMADD213PDZ256mb
VFNMADD213PDZ256mb
VRCP14PDZ256mb
VRSQRT14PDZ256mb
VGETEXPPDZ256mb
VSQRTPDZ256mb
VPDPWSSDZ256mb
VPDPBUSDZ256mb
VPSHLDVDZ256mb
VPSHRDVDZ256mb
VPMADD52HUQZ256mb
VPMADD52LUQZ256mb
VPSHLDVQZ256mb
VPSHRDVQZ256mb
VPDPWSSDSZ256mb
VPDPBUSDSZ256mb
VFMADDSUB231PSZ256mb
VFMSUB231PSZ256mb
VFNMSUB231PSZ256mb
VFMSUBADD231PSZ256mb
VFMADD231PSZ256mb
VFNMADD231PSZ256mb
VFMADDSUB132PSZ256mb
VFMSUB132PSZ256mb
VFNMSUB132PSZ256mb
VFMSUBADD132PSZ256mb
VFMADD132PSZ256mb
VFNMADD132PSZ256mb
VFMADDSUB213PSZ256mb
VFMSUB213PSZ256mb
VFNMSUB213PSZ256mb
VFMSUBADD213PSZ256mb
VFMADD213PSZ256mb
VFNMADD213PSZ256mb
VRCP14PSZ256mb
VRSQRT14PSZ256mb
VGETEXPPSZ256mb
VSQRTPSZ256mb
VFMADDSUB231PDZ128mb
VFMSUB231PDZ128mb
VFNMSUB231PDZ128mb
VFMSUBADD231PDZ128mb
VFMADD231PDZ128mb
VFNMADD231PDZ128mb
VFMADDSUB132PDZ128mb
VFMSUB132PDZ128mb
VFNMSUB132PDZ128mb
VFMSUBADD132PDZ128mb
VFMADD132PDZ128mb
VFNMADD132PDZ128mb
VFMADDSUB213PDZ128mb
VFMSUB213PDZ128mb
VFNMSUB213PDZ128mb
VFMSUBADD213PDZ128mb
VFMADD213PDZ128mb
VFNMADD213PDZ128mb
VRCP14PDZ128mb
VRSQRT14PDZ128mb
VGETEXPPDZ128mb
VSQRTPDZ128mb
VPDPWSSDZ128mb
VPDPBUSDZ128mb
VPSHLDVDZ128mb
VPSHRDVDZ128mb
VPMADD52HUQZ128mb
VPMADD52LUQZ128mb
VPSHLDVQZ128mb
VPSHRDVQZ128mb
VPDPWSSDSZ128mb
VPDPBUSDSZ128mb
VFMADDSUB231PSZ128mb
VFMSUB231PSZ128mb
VFNMSUB231PSZ128mb
VFMSUBADD231PSZ128mb
VFMADD231PSZ128mb
VFNMADD231PSZ128mb
VFMADDSUB132PSZ128mb
VFMSUB132PSZ128mb
VFNMSUB132PSZ128mb
VFMSUBADD132PSZ128mb
VFMADD132PSZ128mb
VFNMADD132PSZ128mb
VFMADDSUB213PSZ128mb
VFMSUB213PSZ128mb
VFNMSUB213PSZ128mb
VFMSUBADD213PSZ128mb
VFMADD213PSZ128mb
VFNMADD213PSZ128mb
VRCP14PSZ128mb
VRSQRT14PSZ128mb
VGETEXPPSZ128mb
VSQRTPSZ128mb
VFMADDSUB231PDZmb
VFMSUB231PDZmb
VFNMSUB231PDZmb
VFMSUBADD231PDZmb
VFMADD231PDZmb
VFNMADD231PDZmb
VFMADDSUB132PDZmb
VFMSUB132PDZmb
VFNMSUB132PDZmb
VFMSUBADD132PDZmb
VFMADD132PDZmb
VFNMADD132PDZmb
VEXP2PDZmb
VFMADDSUB213PDZmb
VFMSUB213PDZmb
VFNMSUB213PDZmb
VFMSUBADD213PDZmb
VFMADD213PDZmb
VFNMADD213PDZmb
VRCP14PDZmb
VRSQRT14PDZmb
VRCP28PDZmb
VRSQRT28PDZmb
VGETEXPPDZmb
VSQRTPDZmb
VPDPWSSDZmb
VPDPBUSDZmb
VPSHLDVDZmb
VPSHRDVDZmb
VPMADD52HUQZmb
VPMADD52LUQZmb
VPSHLDVQZmb
VPSHRDVQZmb
VPDPWSSDSZmb
VPDPBUSDSZmb
VFMADDSUB231PSZmb
VFMSUB231PSZmb
VFNMSUB231PSZmb
VFMSUBADD231PSZmb
VFMADD231PSZmb
VFNMADD231PSZmb
VFMADDSUB132PSZmb
VFMSUB132PSZmb
VFNMSUB132PSZmb
VFMSUBADD132PSZmb
VFMADD132PSZmb
VFNMADD132PSZmb
VEXP2PSZmb
VFMADDSUB213PSZmb
VFMSUB213PSZmb
VFNMSUB213PSZmb
VFMSUBADD213PSZmb
VFMADD213PSZmb
VFNMADD213PSZmb
VRCP14PSZmb
VRSQRT14PSZmb
VRCP28PSZmb
VRSQRT28PSZmb
VGETEXPPSZmb
VSQRTPSZmb
VPERMI2D256rmb
VPERMT2D256rmb
VPERMI2PD256rmb
VPERMT2PD256rmb
VPERMI2Q256rmb
VPERMT2Q256rmb
VPERMI2PS256rmb
VPERMT2PS256rmb
VPMULTISHIFTQBZ256rmb
VPSUBDZ256rmb
VPADDDZ256rmb
VPANDDZ256rmb
VPMULLDZ256rmb
VPBLENDMDZ256rmb
VPTESTNMDZ256rmb
VPERMDZ256rmb
VPTESTMDZ256rmb
VPANDNDZ256rmb
VCVTDQ2PDZ256rmb
VCVTUDQ2PDZ256rmb
VCVTQQ2PDZ256rmb
VCVTUQQ2PDZ256rmb
VCVTPS2PDZ256rmb
VSUBPDZ256rmb
VMINCPDZ256rmb
VMAXCPDZ256rmb
VADDPDZ256rmb
VANDPDZ256rmb
VSCALEFPDZ256rmb
VUNPCKHPDZ256rmb
VPERMILPDZ256rmb
VUNPCKLPDZ256rmb
VMULPDZ256rmb
VBLENDMPDZ256rmb
VPERMPDZ256rmb
VANDNPDZ256rmb
VMINPDZ256rmb
VORPDZ256rmb
VXORPDZ256rmb
VFPCLASSPDZ256rmb
VDIVPDZ256rmb
VMAXPDZ256rmb
VPCMPEQDZ256rmb
VPORDZ256rmb
VPXORDZ256rmb
VPABSDZ256rmb
VPMINSDZ256rmb
VPMAXSDZ256rmb
VPCONFLICTDZ256rmb
VPCMPGTDZ256rmb
VPOPCNTDZ256rmb
VPLZCNTDZ256rmb
VPMINUDZ256rmb
VPMAXUDZ256rmb
VPSRAVDZ256rmb
VPSLLVDZ256rmb
VPROLVDZ256rmb
VPSRLVDZ256rmb
VPRORVDZ256rmb
VPSUBQZ256rmb
VCVTTPD2DQZ256rmb
VCVTPD2DQZ256rmb
VCVTTPS2DQZ256rmb
VCVTPS2DQZ256rmb
VPADDQZ256rmb
VPUNPCKHDQZ256rmb
VPUNPCKLDQZ256rmb
VPMULDQZ256rmb
VPANDQZ256rmb
VPUNPCKHQDQZ256rmb
VPUNPCKLQDQZ256rmb
VCVTTPD2UDQZ256rmb
VCVTPD2UDQZ256rmb
VCVTTPS2UDQZ256rmb
VCVTPS2UDQZ256rmb
VPMULUDQZ256rmb
VPMULLQZ256rmb
VPBLENDMQZ256rmb
VPTESTNMQZ256rmb
VPERMQZ256rmb
VPTESTMQZ256rmb
VPANDNQZ256rmb
VCVTTPD2QQZ256rmb
VCVTPD2QQZ256rmb
VCVTTPS2QQZ256rmb
VCVTPS2QQZ256rmb
VPCMPEQQZ256rmb
VCVTTPD2UQQZ256rmb
VCVTPD2UQQZ256rmb
VCVTTPS2UQQZ256rmb
VCVTPS2UQQZ256rmb
VPORQZ256rmb
VPXORQZ256rmb
VPABSQZ256rmb
VPMINSQZ256rmb
VPMAXSQZ256rmb
VPCONFLICTQZ256rmb
VPCMPGTQZ256rmb
VPOPCNTQZ256rmb
VPLZCNTQZ256rmb
VPMINUQZ256rmb
VPMAXUQZ256rmb
VPSRAVQZ256rmb
VPSLLVQZ256rmb
VPROLVQZ256rmb
VPSRLVQZ256rmb
VPRORVQZ256rmb
VCVTPD2PSZ256rmb
VCVTDQ2PSZ256rmb
VCVTUDQ2PSZ256rmb
VCVTQQ2PSZ256rmb
VCVTUQQ2PSZ256rmb
VSUBPSZ256rmb
VMINCPSZ256rmb
VMAXCPSZ256rmb
VADDPSZ256rmb
VANDPSZ256rmb
VSCALEFPSZ256rmb
VUNPCKHPSZ256rmb
VPERMILPSZ256rmb
VUNPCKLPSZ256rmb
VMULPSZ256rmb
VBLENDMPSZ256rmb
VPERMPSZ256rmb
VANDNPSZ256rmb
VMINPSZ256rmb
VORPSZ256rmb
VXORPSZ256rmb
VFPCLASSPSZ256rmb
VDIVPSZ256rmb
VMAXPSZ256rmb
VPACKSSDWZ256rmb
VPACKUSDWZ256rmb
VPERMI2D128rmb
VPERMT2D128rmb
VPERMI2PD128rmb
VPERMT2PD128rmb
VPERMI2Q128rmb
VPERMT2Q128rmb
VPERMI2PS128rmb
VPERMT2PS128rmb
VPMULTISHIFTQBZ128rmb
VPSUBDZ128rmb
VPADDDZ128rmb
VPANDDZ128rmb
VPMULLDZ128rmb
VPBLENDMDZ128rmb
VPTESTNMDZ128rmb
VPTESTMDZ128rmb
VPANDNDZ128rmb
VCVTDQ2PDZ128rmb
VCVTUDQ2PDZ128rmb
VCVTQQ2PDZ128rmb
VCVTUQQ2PDZ128rmb
VCVTPS2PDZ128rmb
VSUBPDZ128rmb
VMINCPDZ128rmb
VMAXCPDZ128rmb
VADDPDZ128rmb
VANDPDZ128rmb
VSCALEFPDZ128rmb
VUNPCKHPDZ128rmb
VPERMILPDZ128rmb
VUNPCKLPDZ128rmb
VMULPDZ128rmb
VBLENDMPDZ128rmb
VANDNPDZ128rmb
VMINPDZ128rmb
VORPDZ128rmb
VXORPDZ128rmb
VFPCLASSPDZ128rmb
VDIVPDZ128rmb
VMAXPDZ128rmb
VPCMPEQDZ128rmb
VPORDZ128rmb
VPXORDZ128rmb
VPABSDZ128rmb
VPMINSDZ128rmb
VPMAXSDZ128rmb
VPCONFLICTDZ128rmb
VPCMPGTDZ128rmb
VPOPCNTDZ128rmb
VPLZCNTDZ128rmb
VPMINUDZ128rmb
VPMAXUDZ128rmb
VPSRAVDZ128rmb
VPSLLVDZ128rmb
VPROLVDZ128rmb
VPSRLVDZ128rmb
VPRORVDZ128rmb
VPSUBQZ128rmb
VCVTTPD2DQZ128rmb
VCVTPD2DQZ128rmb
VCVTTPS2DQZ128rmb
VCVTPS2DQZ128rmb
VPADDQZ128rmb
VPUNPCKHDQZ128rmb
VPUNPCKLDQZ128rmb
VPMULDQZ128rmb
VPANDQZ128rmb
VPUNPCKHQDQZ128rmb
VPUNPCKLQDQZ128rmb
VCVTTPD2UDQZ128rmb
VCVTPD2UDQZ128rmb
VCVTTPS2UDQZ128rmb
VCVTPS2UDQZ128rmb
VPMULUDQZ128rmb
VPMULLQZ128rmb
VPBLENDMQZ128rmb
VPTESTNMQZ128rmb
VPTESTMQZ128rmb
VPANDNQZ128rmb
VCVTTPD2QQZ128rmb
VCVTPD2QQZ128rmb
VCVTTPS2QQZ128rmb
VCVTPS2QQZ128rmb
VPCMPEQQZ128rmb
VCVTTPD2UQQZ128rmb
VCVTPD2UQQZ128rmb
VCVTTPS2UQQZ128rmb
VCVTPS2UQQZ128rmb
VPORQZ128rmb
VPXORQZ128rmb
VPABSQZ128rmb
VPMINSQZ128rmb
VPMAXSQZ128rmb
VPCONFLICTQZ128rmb
VPCMPGTQZ128rmb
VPOPCNTQZ128rmb
VPLZCNTQZ128rmb
VPMINUQZ128rmb
VPMAXUQZ128rmb
VPSRAVQZ128rmb
VPSLLVQZ128rmb
VPROLVQZ128rmb
VPSRLVQZ128rmb
VPRORVQZ128rmb
VCVTPD2PSZ128rmb
VCVTDQ2PSZ128rmb
VCVTUDQ2PSZ128rmb
VCVTQQ2PSZ128rmb
VCVTUQQ2PSZ128rmb
VSUBPSZ128rmb
VMINCPSZ128rmb
VMAXCPSZ128rmb
VADDPSZ128rmb
VANDPSZ128rmb
VSCALEFPSZ128rmb
VUNPCKHPSZ128rmb
VPERMILPSZ128rmb
VUNPCKLPSZ128rmb
VMULPSZ128rmb
VBLENDMPSZ128rmb
VANDNPSZ128rmb
VMINPSZ128rmb
VORPSZ128rmb
VXORPSZ128rmb
VFPCLASSPSZ128rmb
VDIVPSZ128rmb
VMAXPSZ128rmb
VPACKSSDWZ128rmb
VPACKUSDWZ128rmb
VPERMI2Drmb
VPERMT2Drmb
VPERMI2PDrmb
VPERMT2PDrmb
VPERMI2Qrmb
VPERMT2Qrmb
VPERMI2PSrmb
VPERMT2PSrmb
VPMULTISHIFTQBZrmb
VPSUBDZrmb
VPADDDZrmb
VPANDDZrmb
VPMULLDZrmb
VPBLENDMDZrmb
VPTESTNMDZrmb
VPERMDZrmb
VPTESTMDZrmb
VPANDNDZrmb
VCVTDQ2PDZrmb
VCVTUDQ2PDZrmb
VCVTQQ2PDZrmb
VCVTUQQ2PDZrmb
VCVTPS2PDZrmb
VSUBPDZrmb
VMINCPDZrmb
VMAXCPDZrmb
VADDPDZrmb
VANDPDZrmb
VSCALEFPDZrmb
VUNPCKHPDZrmb
VPERMILPDZrmb
VUNPCKLPDZrmb
VMULPDZrmb
VBLENDMPDZrmb
VPERMPDZrmb
VANDNPDZrmb
VMINPDZrmb
VORPDZrmb
VXORPDZrmb
VFPCLASSPDZrmb
VDIVPDZrmb
VMAXPDZrmb
VPCMPEQDZrmb
VPORDZrmb
VPXORDZrmb
VPABSDZrmb
VPMINSDZrmb
VPMAXSDZrmb
VPCONFLICTDZrmb
VPCMPGTDZrmb
VPOPCNTDZrmb
VPLZCNTDZrmb
VPMINUDZrmb
VPMAXUDZrmb
VPSRAVDZrmb
VPSLLVDZrmb
VPROLVDZrmb
VPSRLVDZrmb
VPRORVDZrmb
VPSUBQZrmb
VCVTTPD2DQZrmb
VCVTPD2DQZrmb
VCVTTPS2DQZrmb
VCVTPS2DQZrmb
VPADDQZrmb
VPUNPCKHDQZrmb
VPUNPCKLDQZrmb
VPMULDQZrmb
VPANDQZrmb
VPUNPCKHQDQZrmb
VPUNPCKLQDQZrmb
VCVTTPD2UDQZrmb
VCVTPD2UDQZrmb
VCVTTPS2UDQZrmb
VCVTPS2UDQZrmb
VPMULUDQZrmb
VPMULLQZrmb
VPBLENDMQZrmb
VPTESTNMQZrmb
VPERMQZrmb
VPTESTMQZrmb
VPANDNQZrmb
VCVTTPD2QQZrmb
VCVTPD2QQZrmb
VCVTTPS2QQZrmb
VCVTPS2QQZrmb
VPCMPEQQZrmb
VCVTTPD2UQQZrmb
VCVTPD2UQQZrmb
VCVTTPS2UQQZrmb
VCVTPS2UQQZrmb
VPORQZrmb
VPXORQZrmb
VPABSQZrmb
VPMINSQZrmb
VPMAXSQZrmb
VPCONFLICTQZrmb
VPCMPGTQZrmb
VPOPCNTQZrmb
VPLZCNTQZrmb
VPMINUQZrmb
VPMAXUQZrmb
VPSRAVQZrmb
VPSLLVQZrmb
VPROLVQZrmb
VPSRLVQZrmb
VPRORVQZrmb
VCVTPD2PSZrmb
VCVTDQ2PSZrmb
VCVTUDQ2PSZrmb
VCVTQQ2PSZrmb
VCVTUQQ2PSZrmb
VSUBPSZrmb
VMINCPSZrmb
VMAXCPSZrmb
VADDPSZrmb
VANDPSZrmb
VSCALEFPSZrmb
VUNPCKHPSZrmb
VPERMILPSZrmb
VUNPCKLPSZrmb
VMULPSZrmb
VBLENDMPSZrmb
VPERMPSZrmb
VANDNPSZrmb
VMINPSZrmb
VORPSZrmb
VXORPSZrmb
VFPCLASSPSZrmb
VDIVPSZrmb
VMAXPSZrmb
VPACKSSDWZrmb
VPACKUSDWZrmb
VFMADDSUB231PDZrb
VFMSUB231PDZrb
VFNMSUB231PDZrb
VFMSUBADD231PDZrb
VFMADD231PDZrb
VFNMADD231PDZrb
VFMADDSUB132PDZrb
VFMSUB132PDZrb
VFNMSUB132PDZrb
VFMSUBADD132PDZrb
VFMADD132PDZrb
VFNMADD132PDZrb
VEXP2PDZrb
VFMADDSUB213PDZrb
VFMSUB213PDZrb
VFNMSUB213PDZrb
VFMSUBADD213PDZrb
VFMADD213PDZrb
VFNMADD213PDZrb
VRCP28PDZrb
VRSQRT28PDZrb
VGETEXPPDZrb
VSQRTPDZrb
VFMSUB231SDZrb
VFNMSUB231SDZrb
VFMADD231SDZrb
VFNMADD231SDZrb
VFMSUB132SDZrb
VFNMSUB132SDZrb
VFMADD132SDZrb
VFNMADD132SDZrb
VFMSUB213SDZrb
VFNMSUB213SDZrb
VFMADD213SDZrb
VFNMADD213SDZrb
VRCP28SDZrb
VRSQRT28SDZrb
VGETEXPSDZrb
VFMADDSUB231PSZrb
VFMSUB231PSZrb
VFNMSUB231PSZrb
VFMSUBADD231PSZrb
VFMADD231PSZrb
VFNMADD231PSZrb
VFMADDSUB132PSZrb
VFMSUB132PSZrb
VFNMSUB132PSZrb
VFMSUBADD132PSZrb
VFMADD132PSZrb
VFNMADD132PSZrb
VEXP2PSZrb
VFMADDSUB213PSZrb
VFMSUB213PSZrb
VFNMSUB213PSZrb
VFMSUBADD213PSZrb
VFMADD213PSZrb
VFNMADD213PSZrb
VRCP28PSZrb
VRSQRT28PSZrb
VGETEXPPSZrb
VSQRTPSZrb
VFMSUB231SSZrb
VFNMSUB231SSZrb
VFMADD231SSZrb
VFNMADD231SSZrb
VFMSUB132SSZrb
VFNMSUB132SSZrb
VFMADD132SSZrb
VFNMADD132SSZrb
VFMSUB213SSZrb
VFNMSUB213SSZrb
VFMADD213SSZrb
VFNMADD213SSZrb
VRCP28SSZrb
VRSQRT28SSZrb
VGETEXPSSZrb
VCVTQQ2PDZrrb
VCVTUQQ2PDZrrb
VCVTPS2PDZrrb
VSUBPDZrrb
VADDPDZrrb
VSCALEFPDZrrb
VMULPDZrrb
VMINPDZrrb
VDIVPDZrrb
VMAXPDZrrb
VUCOMISDZrrb
VCOMISDZrrb
VCVTPS2PHZrrb
VCVTTPD2DQZrrb
VCVTPD2DQZrrb
VCVTTPS2DQZrrb
VCVTPS2DQZrrb
VCVTTPD2UDQZrrb
VCVTPD2UDQZrrb
VCVTTPS2UDQZrrb
VCVTPS2UDQZrrb
VCVTTPD2QQZrrb
VCVTPD2QQZrrb
VCVTTPS2QQZrrb
VCVTPS2QQZrrb
VCVTTPD2UQQZrrb
VCVTPD2UQQZrrb
VCVTTPS2UQQZrrb
VCVTPS2UQQZrrb
VCVTPD2PSZrrb
VCVTPH2PSZrrb
VCVTDQ2PSZrrb
VCVTUDQ2PSZrrb
VCVTQQ2PSZrrb
VCVTUQQ2PSZrrb
VSUBPSZrrb
VADDPSZrrb
VSCALEFPSZrrb
VMULPSZrrb
VMINPSZrrb
VDIVPSZrrb
VMAXPSZrrb
VUCOMISSZrrb
VCOMISSZrrb
TCRETURNdi64cc
TCRETURNdicc
SEH_StackAlloc
MOV32rc
MOV64rc
TAILJMPd
OR32mrLocked
MOV32rd
MOV64rd
SEH_PushFrame
SEH_SetFrame
SEH_Epilogue
SEH_EndPrologue
SEH_SaveReg
SEH_PushReg
Int_eh_sjlj_setup_dispatch
FARCALL32i
FARJMP32i
FARCALL16i
FARJMP16i
VPSRADZ256mbi
VPSHUFDZ256mbi
VPSLLDZ256mbi
VPROLDZ256mbi
VPSRLDZ256mbi
VPERMILPDZ256mbi
VPERMPDZ256mbi
VPRORDZ256mbi
VPSRAQZ256mbi
VPSLLQZ256mbi
VPROLQZ256mbi
VPSRLQZ256mbi
VPERMQZ256mbi
VPRORQZ256mbi
VPERMILPSZ256mbi
VPSRADZ128mbi
VPSHUFDZ128mbi
VPSLLDZ128mbi
VPROLDZ128mbi
VPSRLDZ128mbi
VPERMILPDZ128mbi
VPRORDZ128mbi
VPSRAQZ128mbi
VPSLLQZ128mbi
VPROLQZ128mbi
VPSRLQZ128mbi
VPRORQZ128mbi
VPERMILPSZ128mbi
VPSRADZmbi
VPSHUFDZmbi
VPSLLDZmbi
VPROLDZmbi
VPSRLDZmbi
VPERMILPDZmbi
VPERMPDZmbi
VPRORDZmbi
VPSRAQZmbi
VPSLLQZmbi
VPROLQZmbi
VPSRLQZmbi
VPERMQZmbi
VPRORQZmbi
VPERMILPSZmbi
VSHUFF64X2Z256rmbi
VSHUFI64X2Z256rmbi
VSHUFF32X4Z256rmbi
VSHUFI32X4Z256rmbi
VGF2P8AFFINEQBZ256rmbi
VGF2P8AFFINEINVQBZ256rmbi
VPSHLDDZ256rmbi
VPSHRDDZ256rmbi
VPTERNLOGDZ256rmbi
VALIGNDZ256rmbi
VREDUCEPDZ256rmbi
VRANGEPDZ256rmbi
VRNDSCALEPDZ256rmbi
VSHUFPDZ256rmbi
VFIXUPIMMPDZ256rmbi
VCMPPDZ256rmbi
VGETMANTPDZ256rmbi
VPSHLDQZ256rmbi
VPSHRDQZ256rmbi
VPTERNLOGQZ256rmbi
VALIGNQZ256rmbi
VREDUCEPSZ256rmbi
VRANGEPSZ256rmbi
VRNDSCALEPSZ256rmbi
VSHUFPSZ256rmbi
VFIXUPIMMPSZ256rmbi
VCMPPSZ256rmbi
VGETMANTPSZ256rmbi
VGF2P8AFFINEQBZ128rmbi
VGF2P8AFFINEINVQBZ128rmbi
VPSHLDDZ128rmbi
VPSHRDDZ128rmbi
VPTERNLOGDZ128rmbi
VALIGNDZ128rmbi
VREDUCEPDZ128rmbi
VRANGEPDZ128rmbi
VRNDSCALEPDZ128rmbi
VSHUFPDZ128rmbi
VFIXUPIMMPDZ128rmbi
VCMPPDZ128rmbi
VGETMANTPDZ128rmbi
VPSHLDQZ128rmbi
VPSHRDQZ128rmbi
VPTERNLOGQZ128rmbi
VALIGNQZ128rmbi
VREDUCEPSZ128rmbi
VRANGEPSZ128rmbi
VRNDSCALEPSZ128rmbi
VSHUFPSZ128rmbi
VFIXUPIMMPSZ128rmbi
VCMPPSZ128rmbi
VGETMANTPSZ128rmbi
VSHUFF64X2Zrmbi
VSHUFI64X2Zrmbi
VSHUFF32X4Zrmbi
VSHUFI32X4Zrmbi
VGF2P8AFFINEQBZrmbi
VGF2P8AFFINEINVQBZrmbi
VPSHLDDZrmbi
VPSHRDDZrmbi
VPTERNLOGDZrmbi
VALIGNDZrmbi
VREDUCEPDZrmbi
VRANGEPDZrmbi
VRNDSCALEPDZrmbi
VSHUFPDZrmbi
VFIXUPIMMPDZrmbi
VCMPPDZrmbi
VGETMANTPDZrmbi
VPSHLDQZrmbi
VPSHRDQZrmbi
VPTERNLOGQZrmbi
VALIGNQZrmbi
VREDUCEPSZrmbi
VRANGEPSZrmbi
VRNDSCALEPSZrmbi
VSHUFPSZrmbi
VFIXUPIMMPSZrmbi
VCMPPSZrmbi
VGETMANTPSZrmbi
TCRETURNdi
SBB32mi
LOCK_SUB32mi
ADC32mi
RELEASE_ADD32mi
LOCK_ADD32mi
RELEASE_AND32mi
LOCK_AND32mi
BEXTRI32mi
RCL32mi
SHL32mi
ROL32mi
CMP32mi
SAR32mi
RCR32mi
SHR32mi
ROR32mi
RELEASE_XOR32mi
LOCK_XOR32mi
RELEASE_OR32mi
LOCK_OR32mi
TEST32mi
RELEASE_MOV32mi
RORX32mi
BEXTRI64mi
RCL64mi
SHL64mi
ROL64mi
SAR64mi
RCR64mi
SHR64mi
ROR64mi
RORX64mi
SBB16mi
LOCK_SUB16mi
ADC16mi
LOCK_ADD16mi
LOCK_AND16mi
RCL16mi
SHL16mi
ROL16mi
CMP16mi
SAR16mi
RCR16mi
SHR16mi
ROR16mi
LOCK_XOR16mi
LOCK_OR16mi
TEST16mi
RELEASE_MOV16mi
VPSRADZ256mi
VPSHUFDZ256mi
VPSLLDZ256mi
VPROLDZ256mi
VPSRLDZ256mi
VPERMILPDZ256mi
VPERMPDZ256mi
VPRORDZ256mi
VPSRAQZ256mi
VPSLLQZ256mi
VPROLQZ256mi
VPSRLQZ256mi
VPERMQZ256mi
VPRORQZ256mi
VPERMILPSZ256mi
VPSRAWZ256mi
VPSHUFHWZ256mi
VPSHUFLWZ256mi
VPSLLWZ256mi
VPSRLWZ256mi
VPSRADZ128mi
VPSHUFDZ128mi
VPSLLDZ128mi
VPROLDZ128mi
VPSRLDZ128mi
VPERMILPDZ128mi
VPRORDZ128mi
VPSRAQZ128mi
VPSLLQZ128mi
VPROLQZ128mi
VPSRLQZ128mi
VPRORQZ128mi
VPERMILPSZ128mi
VPSRAWZ128mi
VPSHUFHWZ128mi
VPSHUFLWZ128mi
VPSLLWZ128mi
VPSRLWZ128mi
SBB8mi
LOCK_SUB8mi
ADC8mi
RELEASE_ADD8mi
LOCK_ADD8mi
RELEASE_AND8mi
LOCK_AND8mi
RCL8mi
SHL8mi
ROL8mi
CMP8mi
SAR8mi
RCR8mi
SHR8mi
ROR8mi
RELEASE_XOR8mi
LOCK_XOR8mi
RELEASE_OR8mi
LOCK_OR8mi
TEST8mi
RELEASE_MOV8mi
VPCOMBmi
VPROTBmi
VPCOMUBmi
VPSHUFDmi
VPCOMDmi
VPERMILPDmi
VPROTDmi
VPCOMUDmi
TCRETURNmi
VPCOMQmi
VPROTQmi
VPCOMUQmi
VPERMILPSmi
MMX_PSHUFWmi
VPSHUFHWmi
VPSHUFLWmi
VPCOMWmi
VPROTWmi
VPCOMUWmi
VPSHUFDYmi
VPERMILPDYmi
VPERMPDYmi
VPERMQYmi
VPERMILPSYmi
VPSHUFHWYmi
VPSHUFLWYmi
VPSRADZmi
VPSHUFDZmi
VPSLLDZmi
VPROLDZmi
VPSRLDZmi
VPERMILPDZmi
VPERMPDZmi
VPRORDZmi
VPSRAQZmi
VPSLLQZmi
VPROLQZmi
VPSRLQZmi
VPERMQZmi
VPRORQZmi
VPERMILPSZmi
VPSRAWZmi
VPSHUFHWZmi
VPSHUFLWZmi
VPSLLWZmi
VPSRLWZmi
LWPVAL32rmi
IMUL32rmi
LWPINS32rmi
LWPVAL64rmi
LWPINS64rmi
SHA1RNDS4rmi
IMUL16rmi
VSHUFF64X2Z256rmi
VSHUFI64X2Z256rmi
VSHUFF32X4Z256rmi
VSHUFI32X4Z256rmi
VPCMPBZ256rmi
VGF2P8AFFINEQBZ256rmi
VGF2P8AFFINEINVQBZ256rmi
VPCMPUBZ256rmi
VPSHLDDZ256rmi
VPSHRDDZ256rmi
VPTERNLOGDZ256rmi
VALIGNDZ256rmi
VREDUCEPDZ256rmi
VRANGEPDZ256rmi
VRNDSCALEPDZ256rmi
VSHUFPDZ256rmi
VPCMPDZ256rmi
VFIXUPIMMPDZ256rmi
VCMPPDZ256rmi
VGETMANTPDZ256rmi
VPCMPUDZ256rmi
VPSHLDQZ256rmi
VPSHRDQZ256rmi
VPTERNLOGQZ256rmi
VALIGNQZ256rmi
VPCMPQZ256rmi
VPCMPUQZ256rmi
VPALIGNRZ256rmi
VREDUCEPSZ256rmi
VRANGEPSZ256rmi
VRNDSCALEPSZ256rmi
VSHUFPSZ256rmi
VFIXUPIMMPSZ256rmi
VCMPPSZ256rmi
VGETMANTPSZ256rmi
VDBPSADBWZ256rmi
VPSHLDWZ256rmi
VPSHRDWZ256rmi
VPCMPWZ256rmi
VPCMPUWZ256rmi
VPCMPBZ128rmi
VGF2P8AFFINEQBZ128rmi
VGF2P8AFFINEINVQBZ128rmi
VPCMPUBZ128rmi
VPSHLDDZ128rmi
VPSHRDDZ128rmi
VPTERNLOGDZ128rmi
VALIGNDZ128rmi
VREDUCEPDZ128rmi
VRANGEPDZ128rmi
VRNDSCALEPDZ128rmi
VSHUFPDZ128rmi
VPCMPDZ128rmi
VFIXUPIMMPDZ128rmi
VCMPPDZ128rmi
VGETMANTPDZ128rmi
VPCMPUDZ128rmi
VPSHLDQZ128rmi
VPSHRDQZ128rmi
VPTERNLOGQZ128rmi
VALIGNQZ128rmi
VPCMPQZ128rmi
VPCMPUQZ128rmi
VPALIGNRZ128rmi
VREDUCEPSZ128rmi
VRANGEPSZ128rmi
VRNDSCALEPSZ128rmi
VSHUFPSZ128rmi
VFIXUPIMMPSZ128rmi
VCMPPSZ128rmi
VGETMANTPSZ128rmi
VDBPSADBWZ128rmi
VPSHLDWZ128rmi
VPSHRDWZ128rmi
VPCMPWZ128rmi
VPCMPUWZ128rmi
VGF2P8AFFINEQBrmi
VGF2P8AFFINEINVQBrmi
VPBLENDDrmi
VBLENDPDrmi
VSHUFPDrmi
VDPPDrmi
VCMPPDrmi
VPALIGNRrmi
MMX_PALIGNRrmi
VBLENDPSrmi
VSHUFPSrmi
VDPPSrmi
VCMPPSrmi
VMPSADBWrmi
VPBLENDWrmi
VGF2P8AFFINEQBYrmi
VGF2P8AFFINEINVQBYrmi
VPBLENDDYrmi
VBLENDPDYrmi
VSHUFPDYrmi
VCMPPDYrmi
VPALIGNRYrmi
VBLENDPSYrmi
VSHUFPSYrmi
VDPPSYrmi
VCMPPSYrmi
VMPSADBWYrmi
VPBLENDWYrmi
VSHUFF64X2Zrmi
VSHUFI64X2Zrmi
VSHUFF32X4Zrmi
VSHUFI32X4Zrmi
VPCMPBZrmi
VGF2P8AFFINEQBZrmi
VGF2P8AFFINEINVQBZrmi
VPCMPUBZrmi
VPSHLDDZrmi
VPSHRDDZrmi
VPTERNLOGDZrmi
VALIGNDZrmi
VREDUCEPDZrmi
VRANGEPDZrmi
VRNDSCALEPDZrmi
VSHUFPDZrmi
VPCMPDZrmi
VFIXUPIMMPDZrmi
VCMPPDZrmi
VGETMANTPDZrmi
VREDUCESDZrmi
VRANGESDZrmi
VFIXUPIMMSDZrmi
VGETMANTSDZrmi
VPCMPUDZrmi
VPSHLDQZrmi
VPSHRDQZrmi
VPTERNLOGQZrmi
VALIGNQZrmi
VPCMPQZrmi
VPCMPUQZrmi
VPALIGNRZrmi
VREDUCEPSZrmi
VRANGEPSZrmi
VRNDSCALEPSZrmi
VSHUFPSZrmi
VFIXUPIMMPSZrmi
VCMPPSZrmi
VGETMANTPSZrmi
VREDUCESSZrmi
VRANGESSZrmi
VFIXUPIMMSSZrmi
VGETMANTSSZrmi
VDBPSADBWZrmi
VPSHLDWZrmi
VPSHRDWZrmi
VPCMPWZrmi
VPCMPUWZrmi
SBB32ri
SUB32ri
ADC32ri
ADD32ri
AND32ri
BEXTRI32ri
RCL32ri
SHL32ri
ROL32ri
IN32ri
CMP32ri
SAR32ri
RCR32ri
SHR32ri
ROR32ri
XOR32ri
TEST32ri
MOV32ri
RORX32ri
BEXTRI64ri
RCL64ri
SHL64ri
ROL64ri
SAR64ri
RCR64ri
SHR64ri
ROR64ri
MOV64ri
RORX64ri
SBB16ri
SUB16ri
ADC16ri
ADD16ri
AND16ri
RCL16ri
SHL16ri
ROL16ri
IN16ri
CMP16ri
SAR16ri
RCR16ri
SHR16ri
ROR16ri
XOR16ri
TEST16ri
MOV16ri
VPSRADZ256ri
VPSHUFDZ256ri
VPSLLDZ256ri
VPROLDZ256ri
VPSRLDZ256ri
VPERMILPDZ256ri
VPERMPDZ256ri
VPRORDZ256ri
VPSRAQZ256ri
VPSLLQZ256ri
VPROLQZ256ri
VPSRLQZ256ri
VPERMQZ256ri
VPRORQZ256ri
VPERMILPSZ256ri
VPSRAWZ256ri
VPSHUFHWZ256ri
VPSHUFLWZ256ri
VPSLLWZ256ri
VPSRLWZ256ri
VPSRADZ128ri
VPSHUFDZ128ri
VPSLLDZ128ri
VPROLDZ128ri
VPSRLDZ128ri
VPERMILPDZ128ri
VPRORDZ128ri
VPSRAQZ128ri
VPSLLQZ128ri
VPROLQZ128ri
VPSRLQZ128ri
VPRORQZ128ri
VPERMILPSZ128ri
VPSRAWZ128ri
VPSHUFHWZ128ri
VPSHUFLWZ128ri
VPSLLWZ128ri
VPSRLWZ128ri
SBB8ri
SUB8ri
ADC8ri
ADD8ri
AND8ri
RCL8ri
SHL8ri
ROL8ri
IN8ri
CMP8ri
SAR8ri
RCR8ri
SHR8ri
ROR8ri
XOR8ri
TEST8ri
MOV8ri
KSHIFTLBri
VPCOMBri
KSHIFTRBri
VPROTBri
VPCOMUBri
VPSRADri
MMX_PSRADri
VPSHUFDri
VPSLLDri
MMX_PSLLDri
VPSRLDri
MMX_PSRLDri
KSHIFTLDri
VPCOMDri
VPERMILPDri
KSHIFTRDri
VPROTDri
VPCOMUDri
TCRETURNri
VPSLLDQri
VPSRLDQri
VPSLLQri
MMX_PSLLQri
VPSRLQri
MMX_PSRLQri
KSHIFTLQri
VPCOMQri
KSHIFTRQri
VPROTQri
VPCOMUQri
VPERMILPSri
VPSRAWri
MMX_PSRAWri
MMX_PSHUFWri
VPSHUFHWri
VPSHUFLWri
VPSLLWri
MMX_PSLLWri
VPSRLWri
MMX_PSRLWri
KSHIFTLWri
VPCOMWri
KSHIFTRWri
VPROTWri
VPCOMUWri
VPSRADYri
VPSHUFDYri
VPSLLDYri
VPSRLDYri
VPERMILPDYri
VPERMPDYri
VPSLLDQYri
VPSRLDQYri
VPSLLQYri
VPSRLQYri
VPERMQYri
VPERMILPSYri
VPSRAWYri
VPSHUFHWYri
VPSHUFLWYri
VPSLLWYri
VPSRLWYri
VPSRADZri
VPSHUFDZri
VPSLLDZri
VPROLDZri
VPSRLDZri
VPERMILPDZri
VPERMPDZri
VPRORDZri
VPSRAQZri
VPSLLQZri
VPROLQZri
VPSRLQZri
VPERMQZri
VPRORQZri
VPERMILPSZri
VPSRAWZri
VPSHUFHWZri
VPSHUFLWZri
VPSLLWZri
VPSRLWZri
LWPVAL32rri
IMUL32rri
LWPINS32rri
LWPVAL64rri
LWPINS64rri
SHA1RNDS4rri
IMUL16rri
VSHUFF64X2Z256rri
VSHUFI64X2Z256rri
VSHUFF32X4Z256rri
VSHUFI32X4Z256rri
VPCMPBZ256rri
VGF2P8AFFINEQBZ256rri
VGF2P8AFFINEINVQBZ256rri
VPCMPUBZ256rri
VPSHLDDZ256rri
VPSHRDDZ256rri
VPTERNLOGDZ256rri
VALIGNDZ256rri
VREDUCEPDZ256rri
VRANGEPDZ256rri
VRNDSCALEPDZ256rri
VSHUFPDZ256rri
VPCMPDZ256rri
VFIXUPIMMPDZ256rri
VCMPPDZ256rri
VGETMANTPDZ256rri
VPCMPUDZ256rri
VPSHLDQZ256rri
VPSHRDQZ256rri
VPTERNLOGQZ256rri
VALIGNQZ256rri
VPCMPQZ256rri
VPCMPUQZ256rri
VPALIGNRZ256rri
VREDUCEPSZ256rri
VRANGEPSZ256rri
VRNDSCALEPSZ256rri
VSHUFPSZ256rri
VFIXUPIMMPSZ256rri
VCMPPSZ256rri
VGETMANTPSZ256rri
VDBPSADBWZ256rri
VPSHLDWZ256rri
VPSHRDWZ256rri
VPCMPWZ256rri
VPCMPUWZ256rri
VPCMPBZ128rri
VGF2P8AFFINEQBZ128rri
VGF2P8AFFINEINVQBZ128rri
VPCMPUBZ128rri
VPSHLDDZ128rri
VPSHRDDZ128rri
VPTERNLOGDZ128rri
VALIGNDZ128rri
VREDUCEPDZ128rri
VRANGEPDZ128rri
VRNDSCALEPDZ128rri
VSHUFPDZ128rri
VPCMPDZ128rri
VFIXUPIMMPDZ128rri
VCMPPDZ128rri
VGETMANTPDZ128rri
VPCMPUDZ128rri
VPSHLDQZ128rri
VPSHRDQZ128rri
VPTERNLOGQZ128rri
VALIGNQZ128rri
VPCMPQZ128rri
VPCMPUQZ128rri
VPALIGNRZ128rri
VREDUCEPSZ128rri
VRANGEPSZ128rri
VRNDSCALEPSZ128rri
VSHUFPSZ128rri
VFIXUPIMMPSZ128rri
VCMPPSZ128rri
VGETMANTPSZ128rri
VDBPSADBWZ128rri
VPSHLDWZ128rri
VPSHRDWZ128rri
VPCMPWZ128rri
VPCMPUWZ128rri
VGF2P8AFFINEQBrri
VGF2P8AFFINEINVQBrri
VPBLENDDrri
VBLENDPDrri
VSHUFPDrri
VDPPDrri
VCMPPDrri
VPALIGNRrri
MMX_PALIGNRrri
VBLENDPSrri
VSHUFPSrri
VDPPSrri
VCMPPSrri
VMPSADBWrri
VPBLENDWrri
VGF2P8AFFINEQBYrri
VGF2P8AFFINEINVQBYrri
VPBLENDDYrri
VBLENDPDYrri
VSHUFPDYrri
VCMPPDYrri
VPALIGNRYrri
VBLENDPSYrri
VSHUFPSYrri
VDPPSYrri
VCMPPSYrri
VMPSADBWYrri
VPBLENDWYrri
VSHUFF64X2Zrri
VSHUFI64X2Zrri
VSHUFF32X4Zrri
VSHUFI32X4Zrri
VPCMPBZrri
VGF2P8AFFINEQBZrri
VGF2P8AFFINEINVQBZrri
VPCMPUBZrri
VPSHLDDZrri
VPSHRDDZrri
VPTERNLOGDZrri
VALIGNDZrri
VREDUCEPDZrri
VRANGEPDZrri
VRNDSCALEPDZrri
VSHUFPDZrri
VPCMPDZrri
VFIXUPIMMPDZrri
VCMPPDZrri
VGETMANTPDZrri
VREDUCESDZrri
VRANGESDZrri
VFIXUPIMMSDZrri
VGETMANTSDZrri
VPCMPUDZrri
VPSHLDQZrri
VPSHRDQZrri
VPTERNLOGQZrri
VALIGNQZrri
VPCMPQZrri
VPCMPUQZrri
VPALIGNRZrri
VREDUCEPSZrri
VRANGEPSZrri
VRNDSCALEPSZrri
VSHUFPSZrri
VFIXUPIMMPSZrri
VCMPPSZrri
VGETMANTPSZrri
VREDUCESSZrri
VRANGESSZrri
VFIXUPIMMSSZrri
VGETMANTSSZrri
VDBPSADBWZrri
VPSHLDWZrri
VPSHRDWZrri
VPCMPWZrri
VPCMPUWZrri
VPCMPDZ256rmibk
VPCMPUDZ256rmibk
VPCMPQZ256rmibk
VPCMPUQZ256rmibk
VPCMPDZ128rmibk
VPCMPUDZ128rmibk
VPCMPQZ128rmibk
VPCMPUQZ128rmibk
VPCMPDZrmibk
VPCMPUDZrmibk
VPCMPQZrmibk
VPCMPUQZrmibk
VREDUCEPDZrribk
VRANGEPDZrribk
VRNDSCALEPDZrribk
VFIXUPIMMPDZrribk
VCMPPDZrribk
VGETMANTPDZrribk
VREDUCESDZrribk
VRANGESDZrribk
VFIXUPIMMSDZrribk
VGETMANTSDZrribk
VREDUCEPSZrribk
VRANGEPSZrribk
VRNDSCALEPSZrribk
VFIXUPIMMPSZrribk
VCMPPSZrribk
VGETMANTPSZrribk
VREDUCESSZrribk
VRANGESSZrribk
VFIXUPIMMSSZrribk
VGETMANTSSZrribk
VFMADDSUB231PDZ256mbk
VFMSUB231PDZ256mbk
VFNMSUB231PDZ256mbk
VFMSUBADD231PDZ256mbk
VFMADD231PDZ256mbk
VFNMADD231PDZ256mbk
VFMADDSUB132PDZ256mbk
VFMSUB132PDZ256mbk
VFNMSUB132PDZ256mbk
VFMSUBADD132PDZ256mbk
VFMADD132PDZ256mbk
VFNMADD132PDZ256mbk
VFMADDSUB213PDZ256mbk
VFMSUB213PDZ256mbk
VFNMSUB213PDZ256mbk
VFMSUBADD213PDZ256mbk
VFMADD213PDZ256mbk
VFNMADD213PDZ256mbk
VRCP14PDZ256mbk
VRSQRT14PDZ256mbk
VGETEXPPDZ256mbk
VSQRTPDZ256mbk
VPDPWSSDZ256mbk
VPDPBUSDZ256mbk
VPSHLDVDZ256mbk
VPSHRDVDZ256mbk
VPMADD52HUQZ256mbk
VPMADD52LUQZ256mbk
VPSHLDVQZ256mbk
VPSHRDVQZ256mbk
VPDPWSSDSZ256mbk
VPDPBUSDSZ256mbk
VFMADDSUB231PSZ256mbk
VFMSUB231PSZ256mbk
VFNMSUB231PSZ256mbk
VFMSUBADD231PSZ256mbk
VFMADD231PSZ256mbk
VFNMADD231PSZ256mbk
VFMADDSUB132PSZ256mbk
VFMSUB132PSZ256mbk
VFNMSUB132PSZ256mbk
VFMSUBADD132PSZ256mbk
VFMADD132PSZ256mbk
VFNMADD132PSZ256mbk
VFMADDSUB213PSZ256mbk
VFMSUB213PSZ256mbk
VFNMSUB213PSZ256mbk
VFMSUBADD213PSZ256mbk
VFMADD213PSZ256mbk
VFNMADD213PSZ256mbk
VRCP14PSZ256mbk
VRSQRT14PSZ256mbk
VGETEXPPSZ256mbk
VSQRTPSZ256mbk
VFMADDSUB231PDZ128mbk
VFMSUB231PDZ128mbk
VFNMSUB231PDZ128mbk
VFMSUBADD231PDZ128mbk
VFMADD231PDZ128mbk
VFNMADD231PDZ128mbk
VFMADDSUB132PDZ128mbk
VFMSUB132PDZ128mbk
VFNMSUB132PDZ128mbk
VFMSUBADD132PDZ128mbk
VFMADD132PDZ128mbk
VFNMADD132PDZ128mbk
VFMADDSUB213PDZ128mbk
VFMSUB213PDZ128mbk
VFNMSUB213PDZ128mbk
VFMSUBADD213PDZ128mbk
VFMADD213PDZ128mbk
VFNMADD213PDZ128mbk
VRCP14PDZ128mbk
VRSQRT14PDZ128mbk
VGETEXPPDZ128mbk
VSQRTPDZ128mbk
VPDPWSSDZ128mbk
VPDPBUSDZ128mbk
VPSHLDVDZ128mbk
VPSHRDVDZ128mbk
VPMADD52HUQZ128mbk
VPMADD52LUQZ128mbk
VPSHLDVQZ128mbk
VPSHRDVQZ128mbk
VPDPWSSDSZ128mbk
VPDPBUSDSZ128mbk
VFMADDSUB231PSZ128mbk
VFMSUB231PSZ128mbk
VFNMSUB231PSZ128mbk
VFMSUBADD231PSZ128mbk
VFMADD231PSZ128mbk
VFNMADD231PSZ128mbk
VFMADDSUB132PSZ128mbk
VFMSUB132PSZ128mbk
VFNMSUB132PSZ128mbk
VFMSUBADD132PSZ128mbk
VFMADD132PSZ128mbk
VFNMADD132PSZ128mbk
VFMADDSUB213PSZ128mbk
VFMSUB213PSZ128mbk
VFNMSUB213PSZ128mbk
VFMSUBADD213PSZ128mbk
VFMADD213PSZ128mbk
VFNMADD213PSZ128mbk
VRCP14PSZ128mbk
VRSQRT14PSZ128mbk
VGETEXPPSZ128mbk
VSQRTPSZ128mbk
VFMADDSUB231PDZmbk
VFMSUB231PDZmbk
VFNMSUB231PDZmbk
VFMSUBADD231PDZmbk
VFMADD231PDZmbk
VFNMADD231PDZmbk
VFMADDSUB132PDZmbk
VFMSUB132PDZmbk
VFNMSUB132PDZmbk
VFMSUBADD132PDZmbk
VFMADD132PDZmbk
VFNMADD132PDZmbk
VEXP2PDZmbk
VFMADDSUB213PDZmbk
VFMSUB213PDZmbk
VFNMSUB213PDZmbk
VFMSUBADD213PDZmbk
VFMADD213PDZmbk
VFNMADD213PDZmbk
VRCP14PDZmbk
VRSQRT14PDZmbk
VRCP28PDZmbk
VRSQRT28PDZmbk
VGETEXPPDZmbk
VSQRTPDZmbk
VPDPWSSDZmbk
VPDPBUSDZmbk
VPSHLDVDZmbk
VPSHRDVDZmbk
VPMADD52HUQZmbk
VPMADD52LUQZmbk
VPSHLDVQZmbk
VPSHRDVQZmbk
VPDPWSSDSZmbk
VPDPBUSDSZmbk
VFMADDSUB231PSZmbk
VFMSUB231PSZmbk
VFNMSUB231PSZmbk
VFMSUBADD231PSZmbk
VFMADD231PSZmbk
VFNMADD231PSZmbk
VFMADDSUB132PSZmbk
VFMSUB132PSZmbk
VFNMSUB132PSZmbk
VFMSUBADD132PSZmbk
VFMADD132PSZmbk
VFNMADD132PSZmbk
VEXP2PSZmbk
VFMADDSUB213PSZmbk
VFMSUB213PSZmbk
VFNMSUB213PSZmbk
VFMSUBADD213PSZmbk
VFMADD213PSZmbk
VFNMADD213PSZmbk
VRCP14PSZmbk
VRSQRT14PSZmbk
VRCP28PSZmbk
VRSQRT28PSZmbk
VGETEXPPSZmbk
VSQRTPSZmbk
VPERMI2D256rmbk
VPERMT2D256rmbk
VPERMI2PD256rmbk
VPERMT2PD256rmbk
VPERMI2Q256rmbk
VPERMT2Q256rmbk
VPERMI2PS256rmbk
VPERMT2PS256rmbk
VPMULTISHIFTQBZ256rmbk
VPSUBDZ256rmbk
VPADDDZ256rmbk
VPANDDZ256rmbk
VPMULLDZ256rmbk
VPBLENDMDZ256rmbk
VPTESTNMDZ256rmbk
VPERMDZ256rmbk
VPTESTMDZ256rmbk
VPANDNDZ256rmbk
VCVTDQ2PDZ256rmbk
VCVTUDQ2PDZ256rmbk
VCVTQQ2PDZ256rmbk
VCVTUQQ2PDZ256rmbk
VCVTPS2PDZ256rmbk
VSUBPDZ256rmbk
VMINCPDZ256rmbk
VMAXCPDZ256rmbk
VADDPDZ256rmbk
VANDPDZ256rmbk
VSCALEFPDZ256rmbk
VUNPCKHPDZ256rmbk
VPERMILPDZ256rmbk
VUNPCKLPDZ256rmbk
VMULPDZ256rmbk
VBLENDMPDZ256rmbk
VPERMPDZ256rmbk
VANDNPDZ256rmbk
VMINPDZ256rmbk
VORPDZ256rmbk
VXORPDZ256rmbk
VFPCLASSPDZ256rmbk
VDIVPDZ256rmbk
VMAXPDZ256rmbk
VPCMPEQDZ256rmbk
VPORDZ256rmbk
VPXORDZ256rmbk
VPABSDZ256rmbk
VPMINSDZ256rmbk
VPMAXSDZ256rmbk
VPCONFLICTDZ256rmbk
VPCMPGTDZ256rmbk
VPOPCNTDZ256rmbk
VPLZCNTDZ256rmbk
VPMINUDZ256rmbk
VPMAXUDZ256rmbk
VPSRAVDZ256rmbk
VPSLLVDZ256rmbk
VPROLVDZ256rmbk
VPSRLVDZ256rmbk
VPRORVDZ256rmbk
VPSUBQZ256rmbk
VCVTTPD2DQZ256rmbk
VCVTPD2DQZ256rmbk
VCVTTPS2DQZ256rmbk
VCVTPS2DQZ256rmbk
VPADDQZ256rmbk
VPUNPCKHDQZ256rmbk
VPUNPCKLDQZ256rmbk
VPMULDQZ256rmbk
VPANDQZ256rmbk
VPUNPCKHQDQZ256rmbk
VPUNPCKLQDQZ256rmbk
VCVTTPD2UDQZ256rmbk
VCVTPD2UDQZ256rmbk
VCVTTPS2UDQZ256rmbk
VCVTPS2UDQZ256rmbk
VPMULUDQZ256rmbk
VPMULLQZ256rmbk
VPBLENDMQZ256rmbk
VPTESTNMQZ256rmbk
VPERMQZ256rmbk
VPTESTMQZ256rmbk
VPANDNQZ256rmbk
VCVTTPD2QQZ256rmbk
VCVTPD2QQZ256rmbk
VCVTTPS2QQZ256rmbk
VCVTPS2QQZ256rmbk
VPCMPEQQZ256rmbk
VCVTTPD2UQQZ256rmbk
VCVTPD2UQQZ256rmbk
VCVTTPS2UQQZ256rmbk
VCVTPS2UQQZ256rmbk
VPORQZ256rmbk
VPXORQZ256rmbk
VPABSQZ256rmbk
VPMINSQZ256rmbk
VPMAXSQZ256rmbk
VPCONFLICTQZ256rmbk
VPCMPGTQZ256rmbk
VPOPCNTQZ256rmbk
VPLZCNTQZ256rmbk
VPMINUQZ256rmbk
VPMAXUQZ256rmbk
VPSRAVQZ256rmbk
VPSLLVQZ256rmbk
VPROLVQZ256rmbk
VPSRLVQZ256rmbk
VPRORVQZ256rmbk
VCVTPD2PSZ256rmbk
VCVTDQ2PSZ256rmbk
VCVTUDQ2PSZ256rmbk
VCVTQQ2PSZ256rmbk
VCVTUQQ2PSZ256rmbk
VSUBPSZ256rmbk
VMINCPSZ256rmbk
VMAXCPSZ256rmbk
VADDPSZ256rmbk
VANDPSZ256rmbk
VSCALEFPSZ256rmbk
VUNPCKHPSZ256rmbk
VPERMILPSZ256rmbk
VUNPCKLPSZ256rmbk
VMULPSZ256rmbk
VBLENDMPSZ256rmbk
VPERMPSZ256rmbk
VANDNPSZ256rmbk
VMINPSZ256rmbk
VORPSZ256rmbk
VXORPSZ256rmbk
VFPCLASSPSZ256rmbk
VDIVPSZ256rmbk
VMAXPSZ256rmbk
VPACKSSDWZ256rmbk
VPACKUSDWZ256rmbk
VPERMI2D128rmbk
VPERMT2D128rmbk
VPERMI2PD128rmbk
VPERMT2PD128rmbk
VPERMI2Q128rmbk
VPERMT2Q128rmbk
VPERMI2PS128rmbk
VPERMT2PS128rmbk
VPMULTISHIFTQBZ128rmbk
VPSUBDZ128rmbk
VPADDDZ128rmbk
VPANDDZ128rmbk
VPMULLDZ128rmbk
VPBLENDMDZ128rmbk
VPTESTNMDZ128rmbk
VPTESTMDZ128rmbk
VPANDNDZ128rmbk
VCVTDQ2PDZ128rmbk
VCVTUDQ2PDZ128rmbk
VCVTQQ2PDZ128rmbk
VCVTUQQ2PDZ128rmbk
VCVTPS2PDZ128rmbk
VSUBPDZ128rmbk
VMINCPDZ128rmbk
VMAXCPDZ128rmbk
VADDPDZ128rmbk
VANDPDZ128rmbk
VSCALEFPDZ128rmbk
VUNPCKHPDZ128rmbk
VPERMILPDZ128rmbk
VUNPCKLPDZ128rmbk
VMULPDZ128rmbk
VBLENDMPDZ128rmbk
VANDNPDZ128rmbk
VMINPDZ128rmbk
VORPDZ128rmbk
VXORPDZ128rmbk
VFPCLASSPDZ128rmbk
VDIVPDZ128rmbk
VMAXPDZ128rmbk
VPCMPEQDZ128rmbk
VPORDZ128rmbk
VPXORDZ128rmbk
VPABSDZ128rmbk
VPMINSDZ128rmbk
VPMAXSDZ128rmbk
VPCONFLICTDZ128rmbk
VPCMPGTDZ128rmbk
VPOPCNTDZ128rmbk
VPLZCNTDZ128rmbk
VPMINUDZ128rmbk
VPMAXUDZ128rmbk
VPSRAVDZ128rmbk
VPSLLVDZ128rmbk
VPROLVDZ128rmbk
VPSRLVDZ128rmbk
VPRORVDZ128rmbk
VPSUBQZ128rmbk
VCVTTPD2DQZ128rmbk
VCVTPD2DQZ128rmbk
VCVTTPS2DQZ128rmbk
VCVTPS2DQZ128rmbk
VPADDQZ128rmbk
VPUNPCKHDQZ128rmbk
VPUNPCKLDQZ128rmbk
VPMULDQZ128rmbk
VPANDQZ128rmbk
VPUNPCKHQDQZ128rmbk
VPUNPCKLQDQZ128rmbk
VCVTTPD2UDQZ128rmbk
VCVTPD2UDQZ128rmbk
VCVTTPS2UDQZ128rmbk
VCVTPS2UDQZ128rmbk
VPMULUDQZ128rmbk
VPMULLQZ128rmbk
VPBLENDMQZ128rmbk
VPTESTNMQZ128rmbk
VPTESTMQZ128rmbk
VPANDNQZ128rmbk
VCVTTPD2QQZ128rmbk
VCVTPD2QQZ128rmbk
VCVTTPS2QQZ128rmbk
VCVTPS2QQZ128rmbk
VPCMPEQQZ128rmbk
VCVTTPD2UQQZ128rmbk
VCVTPD2UQQZ128rmbk
VCVTTPS2UQQZ128rmbk
VCVTPS2UQQZ128rmbk
VPORQZ128rmbk
VPXORQZ128rmbk
VPABSQZ128rmbk
VPMINSQZ128rmbk
VPMAXSQZ128rmbk
VPCONFLICTQZ128rmbk
VPCMPGTQZ128rmbk
VPOPCNTQZ128rmbk
VPLZCNTQZ128rmbk
VPMINUQZ128rmbk
VPMAXUQZ128rmbk
VPSRAVQZ128rmbk
VPSLLVQZ128rmbk
VPROLVQZ128rmbk
VPSRLVQZ128rmbk
VPRORVQZ128rmbk
VCVTPD2PSZ128rmbk
VCVTDQ2PSZ128rmbk
VCVTUDQ2PSZ128rmbk
VCVTQQ2PSZ128rmbk
VCVTUQQ2PSZ128rmbk
VSUBPSZ128rmbk
VMINCPSZ128rmbk
VMAXCPSZ128rmbk
VADDPSZ128rmbk
VANDPSZ128rmbk
VSCALEFPSZ128rmbk
VUNPCKHPSZ128rmbk
VPERMILPSZ128rmbk
VUNPCKLPSZ128rmbk
VMULPSZ128rmbk
VBLENDMPSZ128rmbk
VANDNPSZ128rmbk
VMINPSZ128rmbk
VORPSZ128rmbk
VXORPSZ128rmbk
VFPCLASSPSZ128rmbk
VDIVPSZ128rmbk
VMAXPSZ128rmbk
VPACKSSDWZ128rmbk
VPACKUSDWZ128rmbk
VPERMI2Drmbk
VPERMT2Drmbk
VPERMI2PDrmbk
VPERMT2PDrmbk
VPERMI2Qrmbk
VPERMT2Qrmbk
VPERMI2PSrmbk
VPERMT2PSrmbk
VPMULTISHIFTQBZrmbk
VPSUBDZrmbk
VPADDDZrmbk
VPANDDZrmbk
VPMULLDZrmbk
VPBLENDMDZrmbk
VPTESTNMDZrmbk
VPERMDZrmbk
VPTESTMDZrmbk
VPANDNDZrmbk
VCVTDQ2PDZrmbk
VCVTUDQ2PDZrmbk
VCVTQQ2PDZrmbk
VCVTUQQ2PDZrmbk
VCVTPS2PDZrmbk
VSUBPDZrmbk
VMINCPDZrmbk
VMAXCPDZrmbk
VADDPDZrmbk
VANDPDZrmbk
VSCALEFPDZrmbk
VUNPCKHPDZrmbk
VPERMILPDZrmbk
VUNPCKLPDZrmbk
VMULPDZrmbk
VBLENDMPDZrmbk
VPERMPDZrmbk
VANDNPDZrmbk
VMINPDZrmbk
VORPDZrmbk
VXORPDZrmbk
VFPCLASSPDZrmbk
VDIVPDZrmbk
VMAXPDZrmbk
VPCMPEQDZrmbk
VPORDZrmbk
VPXORDZrmbk
VPABSDZrmbk
VPMINSDZrmbk
VPMAXSDZrmbk
VPCONFLICTDZrmbk
VPCMPGTDZrmbk
VPOPCNTDZrmbk
VPLZCNTDZrmbk
VPMINUDZrmbk
VPMAXUDZrmbk
VPSRAVDZrmbk
VPSLLVDZrmbk
VPROLVDZrmbk
VPSRLVDZrmbk
VPRORVDZrmbk
VPSUBQZrmbk
VCVTTPD2DQZrmbk
VCVTPD2DQZrmbk
VCVTTPS2DQZrmbk
VCVTPS2DQZrmbk
VPADDQZrmbk
VPUNPCKHDQZrmbk
VPUNPCKLDQZrmbk
VPMULDQZrmbk
VPANDQZrmbk
VPUNPCKHQDQZrmbk
VPUNPCKLQDQZrmbk
VCVTTPD2UDQZrmbk
VCVTPD2UDQZrmbk
VCVTTPS2UDQZrmbk
VCVTPS2UDQZrmbk
VPMULUDQZrmbk
VPMULLQZrmbk
VPBLENDMQZrmbk
VPTESTNMQZrmbk
VPERMQZrmbk
VPTESTMQZrmbk
VPANDNQZrmbk
VCVTTPD2QQZrmbk
VCVTPD2QQZrmbk
VCVTTPS2QQZrmbk
VCVTPS2QQZrmbk
VPCMPEQQZrmbk
VCVTTPD2UQQZrmbk
VCVTPD2UQQZrmbk
VCVTTPS2UQQZrmbk
VCVTPS2UQQZrmbk
VPORQZrmbk
VPXORQZrmbk
VPABSQZrmbk
VPMINSQZrmbk
VPMAXSQZrmbk
VPCONFLICTQZrmbk
VPCMPGTQZrmbk
VPOPCNTQZrmbk
VPLZCNTQZrmbk
VPMINUQZrmbk
VPMAXUQZrmbk
VPSRAVQZrmbk
VPSLLVQZrmbk
VPROLVQZrmbk
VPSRLVQZrmbk
VPRORVQZrmbk
VCVTPD2PSZrmbk
VCVTDQ2PSZrmbk
VCVTUDQ2PSZrmbk
VCVTQQ2PSZrmbk
VCVTUQQ2PSZrmbk
VSUBPSZrmbk
VMINCPSZrmbk
VMAXCPSZrmbk
VADDPSZrmbk
VANDPSZrmbk
VSCALEFPSZrmbk
VUNPCKHPSZrmbk
VPERMILPSZrmbk
VUNPCKLPSZrmbk
VMULPSZrmbk
VBLENDMPSZrmbk
VPERMPSZrmbk
VANDNPSZrmbk
VMINPSZrmbk
VORPSZrmbk
VXORPSZrmbk
VFPCLASSPSZrmbk
VDIVPSZrmbk
VMAXPSZrmbk
VPACKSSDWZrmbk
VPACKUSDWZrmbk
VFMADDSUB231PDZrbk
VFMSUB231PDZrbk
VFNMSUB231PDZrbk
VFMSUBADD231PDZrbk
VFMADD231PDZrbk
VFNMADD231PDZrbk
VFMADDSUB132PDZrbk
VFMSUB132PDZrbk
VFNMSUB132PDZrbk
VFMSUBADD132PDZrbk
VFMADD132PDZrbk
VFNMADD132PDZrbk
VEXP2PDZrbk
VFMADDSUB213PDZrbk
VFMSUB213PDZrbk
VFNMSUB213PDZrbk
VFMSUBADD213PDZrbk
VFMADD213PDZrbk
VFNMADD213PDZrbk
VRCP28PDZrbk
VRSQRT28PDZrbk
VGETEXPPDZrbk
VSQRTPDZrbk
VRCP28SDZrbk
VRSQRT28SDZrbk
VGETEXPSDZrbk
VFMADDSUB231PSZrbk
VFMSUB231PSZrbk
VFNMSUB231PSZrbk
VFMSUBADD231PSZrbk
VFMADD231PSZrbk
VFNMADD231PSZrbk
VFMADDSUB132PSZrbk
VFMSUB132PSZrbk
VFNMSUB132PSZrbk
VFMSUBADD132PSZrbk
VFMADD132PSZrbk
VFNMADD132PSZrbk
VEXP2PSZrbk
VFMADDSUB213PSZrbk
VFMSUB213PSZrbk
VFNMSUB213PSZrbk
VFMSUBADD213PSZrbk
VFMADD213PSZrbk
VFNMADD213PSZrbk
VRCP28PSZrbk
VRSQRT28PSZrbk
VGETEXPPSZrbk
VSQRTPSZrbk
VRCP28SSZrbk
VRSQRT28SSZrbk
VGETEXPSSZrbk
VCVTQQ2PDZrrbk
VCVTUQQ2PDZrrbk
VCVTPS2PDZrrbk
VSUBPDZrrbk
VADDPDZrrbk
VSCALEFPDZrrbk
VMULPDZrrbk
VMINPDZrrbk
VDIVPDZrrbk
VMAXPDZrrbk
VCVTPS2PHZrrbk
VCVTTPD2DQZrrbk
VCVTPD2DQZrrbk
VCVTTPS2DQZrrbk
VCVTPS2DQZrrbk
VCVTTPD2UDQZrrbk
VCVTPD2UDQZrrbk
VCVTTPS2UDQZrrbk
VCVTPS2UDQZrrbk
VCVTTPD2QQZrrbk
VCVTPD2QQZrrbk
VCVTTPS2QQZrrbk
VCVTPS2QQZrrbk
VCVTTPD2UQQZrrbk
VCVTPD2UQQZrrbk
VCVTTPS2UQQZrrbk
VCVTPS2UQQZrrbk
VCVTPD2PSZrrbk
VCVTPH2PSZrrbk
VCVTDQ2PSZrrbk
VCVTUDQ2PSZrrbk
VCVTQQ2PSZrrbk
VCVTUQQ2PSZrrbk
VSUBPSZrrbk
VADDPSZrrbk
VSCALEFPSZrrbk
VMULPSZrrbk
VMINPSZrrbk
VDIVPSZrrbk
VMAXPSZrrbk
VPSRADZ256mbik
VPSHUFDZ256mbik
VPSLLDZ256mbik
VPROLDZ256mbik
VPSRLDZ256mbik
VPERMILPDZ256mbik
VPERMPDZ256mbik
VPRORDZ256mbik
VPSRAQZ256mbik
VPSLLQZ256mbik
VPROLQZ256mbik
VPSRLQZ256mbik
VPERMQZ256mbik
VPRORQZ256mbik
VPERMILPSZ256mbik
VPSRADZ128mbik
VPSHUFDZ128mbik
VPSLLDZ128mbik
VPROLDZ128mbik
VPSRLDZ128mbik
VPERMILPDZ128mbik
VPRORDZ128mbik
VPSRAQZ128mbik
VPSLLQZ128mbik
VPROLQZ128mbik
VPSRLQZ128mbik
VPRORQZ128mbik
VPERMILPSZ128mbik
VPSRADZmbik
VPSHUFDZmbik
VPSLLDZmbik
VPROLDZmbik
VPSRLDZmbik
VPERMILPDZmbik
VPERMPDZmbik
VPRORDZmbik
VPSRAQZmbik
VPSLLQZmbik
VPROLQZmbik
VPSRLQZmbik
VPERMQZmbik
VPRORQZmbik
VPERMILPSZmbik
VSHUFF64X2Z256rmbik
VSHUFI64X2Z256rmbik
VSHUFF32X4Z256rmbik
VSHUFI32X4Z256rmbik
VGF2P8AFFINEQBZ256rmbik
VGF2P8AFFINEINVQBZ256rmbik
VPSHLDDZ256rmbik
VPSHRDDZ256rmbik
VPTERNLOGDZ256rmbik
VALIGNDZ256rmbik
VREDUCEPDZ256rmbik
VRANGEPDZ256rmbik
VRNDSCALEPDZ256rmbik
VSHUFPDZ256rmbik
VFIXUPIMMPDZ256rmbik
VCMPPDZ256rmbik
VGETMANTPDZ256rmbik
VPSHLDQZ256rmbik
VPSHRDQZ256rmbik
VPTERNLOGQZ256rmbik
VALIGNQZ256rmbik
VREDUCEPSZ256rmbik
VRANGEPSZ256rmbik
VRNDSCALEPSZ256rmbik
VSHUFPSZ256rmbik
VFIXUPIMMPSZ256rmbik
VCMPPSZ256rmbik
VGETMANTPSZ256rmbik
VGF2P8AFFINEQBZ128rmbik
VGF2P8AFFINEINVQBZ128rmbik
VPSHLDDZ128rmbik
VPSHRDDZ128rmbik
VPTERNLOGDZ128rmbik
VALIGNDZ128rmbik
VREDUCEPDZ128rmbik
VRANGEPDZ128rmbik
VRNDSCALEPDZ128rmbik
VSHUFPDZ128rmbik
VFIXUPIMMPDZ128rmbik
VCMPPDZ128rmbik
VGETMANTPDZ128rmbik
VPSHLDQZ128rmbik
VPSHRDQZ128rmbik
VPTERNLOGQZ128rmbik
VALIGNQZ128rmbik
VREDUCEPSZ128rmbik
VRANGEPSZ128rmbik
VRNDSCALEPSZ128rmbik
VSHUFPSZ128rmbik
VFIXUPIMMPSZ128rmbik
VCMPPSZ128rmbik
VGETMANTPSZ128rmbik
VSHUFF64X2Zrmbik
VSHUFI64X2Zrmbik
VSHUFF32X4Zrmbik
VSHUFI32X4Zrmbik
VGF2P8AFFINEQBZrmbik
VGF2P8AFFINEINVQBZrmbik
VPSHLDDZrmbik
VPSHRDDZrmbik
VPTERNLOGDZrmbik
VALIGNDZrmbik
VREDUCEPDZrmbik
VRANGEPDZrmbik
VRNDSCALEPDZrmbik
VSHUFPDZrmbik
VFIXUPIMMPDZrmbik
VCMPPDZrmbik
VGETMANTPDZrmbik
VPSHLDQZrmbik
VPSHRDQZrmbik
VPTERNLOGQZrmbik
VALIGNQZrmbik
VREDUCEPSZrmbik
VRANGEPSZrmbik
VRNDSCALEPSZrmbik
VSHUFPSZrmbik
VFIXUPIMMPSZrmbik
VCMPPSZrmbik
VGETMANTPSZrmbik
VPSRADZ256mik
VPSHUFDZ256mik
VPSLLDZ256mik
VPROLDZ256mik
VPSRLDZ256mik
VPERMILPDZ256mik
VPERMPDZ256mik
VPRORDZ256mik
VPSRAQZ256mik
VPSLLQZ256mik
VPROLQZ256mik
VPSRLQZ256mik
VPERMQZ256mik
VPRORQZ256mik
VPERMILPSZ256mik
VPSRAWZ256mik
VPSHUFHWZ256mik
VPSHUFLWZ256mik
VPSLLWZ256mik
VPSRLWZ256mik
VPSRADZ128mik
VPSHUFDZ128mik
VPSLLDZ128mik
VPROLDZ128mik
VPSRLDZ128mik
VPERMILPDZ128mik
VPRORDZ128mik
VPSRAQZ128mik
VPSLLQZ128mik
VPROLQZ128mik
VPSRLQZ128mik
VPRORQZ128mik
VPERMILPSZ128mik
VPSRAWZ128mik
VPSHUFHWZ128mik
VPSHUFLWZ128mik
VPSLLWZ128mik
VPSRLWZ128mik
VPSRADZmik
VPSHUFDZmik
VPSLLDZmik
VPROLDZmik
VPSRLDZmik
VPERMILPDZmik
VPERMPDZmik
VPRORDZmik
VPSRAQZmik
VPSLLQZmik
VPROLQZmik
VPSRLQZmik
VPERMQZmik
VPRORQZmik
VPERMILPSZmik
VPSRAWZmik
VPSHUFHWZmik
VPSHUFLWZmik
VPSLLWZmik
VPSRLWZmik
VSHUFF64X2Z256rmik
VSHUFI64X2Z256rmik
VSHUFF32X4Z256rmik
VSHUFI32X4Z256rmik
VPCMPBZ256rmik
VGF2P8AFFINEQBZ256rmik
VGF2P8AFFINEINVQBZ256rmik
VPCMPUBZ256rmik
VPSHLDDZ256rmik
VPSHRDDZ256rmik
VPTERNLOGDZ256rmik
VALIGNDZ256rmik
VREDUCEPDZ256rmik
VRANGEPDZ256rmik
VRNDSCALEPDZ256rmik
VSHUFPDZ256rmik
VPCMPDZ256rmik
VFIXUPIMMPDZ256rmik
VCMPPDZ256rmik
VGETMANTPDZ256rmik
VPCMPUDZ256rmik
VPSHLDQZ256rmik
VPSHRDQZ256rmik
VPTERNLOGQZ256rmik
VALIGNQZ256rmik
VPCMPQZ256rmik
VPCMPUQZ256rmik
VPALIGNRZ256rmik
VREDUCEPSZ256rmik
VRANGEPSZ256rmik
VRNDSCALEPSZ256rmik
VSHUFPSZ256rmik
VFIXUPIMMPSZ256rmik
VCMPPSZ256rmik
VGETMANTPSZ256rmik
VDBPSADBWZ256rmik
VPSHLDWZ256rmik
VPSHRDWZ256rmik
VPCMPWZ256rmik
VPCMPUWZ256rmik
VPCMPBZ128rmik
VGF2P8AFFINEQBZ128rmik
VGF2P8AFFINEINVQBZ128rmik
VPCMPUBZ128rmik
VPSHLDDZ128rmik
VPSHRDDZ128rmik
VPTERNLOGDZ128rmik
VALIGNDZ128rmik
VREDUCEPDZ128rmik
VRANGEPDZ128rmik
VRNDSCALEPDZ128rmik
VSHUFPDZ128rmik
VPCMPDZ128rmik
VFIXUPIMMPDZ128rmik
VCMPPDZ128rmik
VGETMANTPDZ128rmik
VPCMPUDZ128rmik
VPSHLDQZ128rmik
VPSHRDQZ128rmik
VPTERNLOGQZ128rmik
VALIGNQZ128rmik
VPCMPQZ128rmik
VPCMPUQZ128rmik
VPALIGNRZ128rmik
VREDUCEPSZ128rmik
VRANGEPSZ128rmik
VRNDSCALEPSZ128rmik
VSHUFPSZ128rmik
VFIXUPIMMPSZ128rmik
VCMPPSZ128rmik
VGETMANTPSZ128rmik
VDBPSADBWZ128rmik
VPSHLDWZ128rmik
VPSHRDWZ128rmik
VPCMPWZ128rmik
VPCMPUWZ128rmik
VSHUFF64X2Zrmik
VSHUFI64X2Zrmik
VSHUFF32X4Zrmik
VSHUFI32X4Zrmik
VPCMPBZrmik
VGF2P8AFFINEQBZrmik
VGF2P8AFFINEINVQBZrmik
VPCMPUBZrmik
VPSHLDDZrmik
VPSHRDDZrmik
VPTERNLOGDZrmik
VALIGNDZrmik
VREDUCEPDZrmik
VRANGEPDZrmik
VRNDSCALEPDZrmik
VSHUFPDZrmik
VPCMPDZrmik
VFIXUPIMMPDZrmik
VCMPPDZrmik
VGETMANTPDZrmik
VREDUCESDZrmik
VRANGESDZrmik
VFIXUPIMMSDZrmik
VGETMANTSDZrmik
VPCMPUDZrmik
VPSHLDQZrmik
VPSHRDQZrmik
VPTERNLOGQZrmik
VALIGNQZrmik
VPCMPQZrmik
VPCMPUQZrmik
VPALIGNRZrmik
VREDUCEPSZrmik
VRANGEPSZrmik
VRNDSCALEPSZrmik
VSHUFPSZrmik
VFIXUPIMMPSZrmik
VCMPPSZrmik
VGETMANTPSZrmik
VREDUCESSZrmik
VRANGESSZrmik
VFIXUPIMMSSZrmik
VGETMANTSSZrmik
VDBPSADBWZrmik
VPSHLDWZrmik
VPSHRDWZrmik
VPCMPWZrmik
VPCMPUWZrmik
VPSRADZ256rik
VPSHUFDZ256rik
VPSLLDZ256rik
VPROLDZ256rik
VPSRLDZ256rik
VPERMILPDZ256rik
VPERMPDZ256rik
VPRORDZ256rik
VPSRAQZ256rik
VPSLLQZ256rik
VPROLQZ256rik
VPSRLQZ256rik
VPERMQZ256rik
VPRORQZ256rik
VPERMILPSZ256rik
VPSRAWZ256rik
VPSHUFHWZ256rik
VPSHUFLWZ256rik
VPSLLWZ256rik
VPSRLWZ256rik
VPSRADZ128rik
VPSHUFDZ128rik
VPSLLDZ128rik
VPROLDZ128rik
VPSRLDZ128rik
VPERMILPDZ128rik
VPRORDZ128rik
VPSRAQZ128rik
VPSLLQZ128rik
VPROLQZ128rik
VPSRLQZ128rik
VPRORQZ128rik
VPERMILPSZ128rik
VPSRAWZ128rik
VPSHUFHWZ128rik
VPSHUFLWZ128rik
VPSLLWZ128rik
VPSRLWZ128rik
VPSRADZrik
VPSHUFDZrik
VPSLLDZrik
VPROLDZrik
VPSRLDZrik
VPERMILPDZrik
VPERMPDZrik
VPRORDZrik
VPSRAQZrik
VPSLLQZrik
VPROLQZrik
VPSRLQZrik
VPERMQZrik
VPRORQZrik
VPERMILPSZrik
VPSRAWZrik
VPSHUFHWZrik
VPSHUFLWZrik
VPSLLWZrik
VPSRLWZrik
VSHUFF64X2Z256rrik
VSHUFI64X2Z256rrik
VSHUFF32X4Z256rrik
VSHUFI32X4Z256rrik
VPCMPBZ256rrik
VGF2P8AFFINEQBZ256rrik
VGF2P8AFFINEINVQBZ256rrik
VPCMPUBZ256rrik
VPSHLDDZ256rrik
VPSHRDDZ256rrik
VPTERNLOGDZ256rrik
VALIGNDZ256rrik
VREDUCEPDZ256rrik
VRANGEPDZ256rrik
VRNDSCALEPDZ256rrik
VSHUFPDZ256rrik
VPCMPDZ256rrik
VFIXUPIMMPDZ256rrik
VCMPPDZ256rrik
VGETMANTPDZ256rrik
VPCMPUDZ256rrik
VPSHLDQZ256rrik
VPSHRDQZ256rrik
VPTERNLOGQZ256rrik
VALIGNQZ256rrik
VPCMPQZ256rrik
VPCMPUQZ256rrik
VPALIGNRZ256rrik
VREDUCEPSZ256rrik
VRANGEPSZ256rrik
VRNDSCALEPSZ256rrik
VSHUFPSZ256rrik
VFIXUPIMMPSZ256rrik
VCMPPSZ256rrik
VGETMANTPSZ256rrik
VDBPSADBWZ256rrik
VPSHLDWZ256rrik
VPSHRDWZ256rrik
VPCMPWZ256rrik
VPCMPUWZ256rrik
VPCMPBZ128rrik
VGF2P8AFFINEQBZ128rrik
VGF2P8AFFINEINVQBZ128rrik
VPCMPUBZ128rrik
VPSHLDDZ128rrik
VPSHRDDZ128rrik
VPTERNLOGDZ128rrik
VALIGNDZ128rrik
VREDUCEPDZ128rrik
VRANGEPDZ128rrik
VRNDSCALEPDZ128rrik
VSHUFPDZ128rrik
VPCMPDZ128rrik
VFIXUPIMMPDZ128rrik
VCMPPDZ128rrik
VGETMANTPDZ128rrik
VPCMPUDZ128rrik
VPSHLDQZ128rrik
VPSHRDQZ128rrik
VPTERNLOGQZ128rrik
VALIGNQZ128rrik
VPCMPQZ128rrik
VPCMPUQZ128rrik
VPALIGNRZ128rrik
VREDUCEPSZ128rrik
VRANGEPSZ128rrik
VRNDSCALEPSZ128rrik
VSHUFPSZ128rrik
VFIXUPIMMPSZ128rrik
VCMPPSZ128rrik
VGETMANTPSZ128rrik
VDBPSADBWZ128rrik
VPSHLDWZ128rrik
VPSHRDWZ128rrik
VPCMPWZ128rrik
VPCMPUWZ128rrik
VSHUFF64X2Zrrik
VSHUFI64X2Zrrik
VSHUFF32X4Zrrik
VSHUFI32X4Zrrik
VPCMPBZrrik
VGF2P8AFFINEQBZrrik
VGF2P8AFFINEINVQBZrrik
VPCMPUBZrrik
VPSHLDDZrrik
VPSHRDDZrrik
VPTERNLOGDZrrik
VALIGNDZrrik
VREDUCEPDZrrik
VRANGEPDZrrik
VRNDSCALEPDZrrik
VSHUFPDZrrik
VPCMPDZrrik
VFIXUPIMMPDZrrik
VCMPPDZrrik
VGETMANTPDZrrik
VREDUCESDZrrik
VRANGESDZrrik
VFIXUPIMMSDZrrik
VGETMANTSDZrrik
VPCMPUDZrrik
VPSHLDQZrrik
VPSHRDQZrrik
VPTERNLOGQZrrik
VALIGNQZrrik
VPCMPQZrrik
VPCMPUQZrrik
VPALIGNRZrrik
VREDUCEPSZrrik
VRANGEPSZrrik
VRNDSCALEPSZrrik
VSHUFPSZrrik
VFIXUPIMMPSZrrik
VCMPPSZrrik
VGETMANTPSZrrik
VREDUCESSZrrik
VRANGESSZrrik
VFIXUPIMMSSZrrik
VGETMANTSSZrrik
VDBPSADBWZrrik
VPSHLDWZrrik
VPSHRDWZrrik
VPCMPWZrrik
VPCMPUWZrrik
KMOVBkk
KMOVDkk
KMOVQkk
KMOVWkk
VBROADCASTF32X2Z256mk
VBROADCASTI32X2Z256mk
VPBROADCASTBZ256mk
VFMADDSUB231PDZ256mk
VFMSUB231PDZ256mk
VFNMSUB231PDZ256mk
VFMSUBADD231PDZ256mk
VFMADD231PDZ256mk
VFNMADD231PDZ256mk
VFMADDSUB132PDZ256mk
VFMSUB132PDZ256mk
VFNMSUB132PDZ256mk
VFMSUBADD132PDZ256mk
VFMADD132PDZ256mk
VFNMADD132PDZ256mk
VFMADDSUB213PDZ256mk
VFMSUB213PDZ256mk
VFNMSUB213PDZ256mk
VFMSUBADD213PDZ256mk
VFMADD213PDZ256mk
VFNMADD213PDZ256mk
VRCP14PDZ256mk
VRSQRT14PDZ256mk
VGETEXPPDZ256mk
VSQRTPDZ256mk
VPDPWSSDZ256mk
VBROADCASTSDZ256mk
VPDPBUSDZ256mk
VPBROADCASTDZ256mk
VPSHLDVDZ256mk
VPSHRDVDZ256mk
VPBROADCASTQZ256mk
VPMADD52HUQZ256mk
VPMADD52LUQZ256mk
VPSHLDVQZ256mk
VPSHRDVQZ256mk
VPDPWSSDSZ256mk
VPDPBUSDSZ256mk
VFMADDSUB231PSZ256mk
VFMSUB231PSZ256mk
VFNMSUB231PSZ256mk
VFMSUBADD231PSZ256mk
VFMADD231PSZ256mk
VFNMADD231PSZ256mk
VFMADDSUB132PSZ256mk
VFMSUB132PSZ256mk
VFNMSUB132PSZ256mk
VFMSUBADD132PSZ256mk
VFMADD132PSZ256mk
VFNMADD132PSZ256mk
VFMADDSUB213PSZ256mk
VFMSUB213PSZ256mk
VFNMSUB213PSZ256mk
VFMSUBADD213PSZ256mk
VFMADD213PSZ256mk
VFNMADD213PSZ256mk
VRCP14PSZ256mk
VRSQRT14PSZ256mk
VGETEXPPSZ256mk
VSQRTPSZ256mk
VBROADCASTSSZ256mk
VPBROADCASTWZ256mk
VPSHLDVWZ256mk
VPSHRDVWZ256mk
VBROADCASTI32X2Z128mk
VPBROADCASTBZ128mk
VFMADDSUB231PDZ128mk
VFMSUB231PDZ128mk
VFNMSUB231PDZ128mk
VFMSUBADD231PDZ128mk
VFMADD231PDZ128mk
VFNMADD231PDZ128mk
VFMADDSUB132PDZ128mk
VFMSUB132PDZ128mk
VFNMSUB132PDZ128mk
VFMSUBADD132PDZ128mk
VFMADD132PDZ128mk
VFNMADD132PDZ128mk
VFMADDSUB213PDZ128mk
VFMSUB213PDZ128mk
VFNMSUB213PDZ128mk
VFMSUBADD213PDZ128mk
VFMADD213PDZ128mk
VFNMADD213PDZ128mk
VRCP14PDZ128mk
VRSQRT14PDZ128mk
VGETEXPPDZ128mk
VSQRTPDZ128mk
VPDPWSSDZ128mk
VPDPBUSDZ128mk
VPBROADCASTDZ128mk
VPSHLDVDZ128mk
VPSHRDVDZ128mk
VPBROADCASTQZ128mk
VPMADD52HUQZ128mk
VPMADD52LUQZ128mk
VPSHLDVQZ128mk
VPSHRDVQZ128mk
VPDPWSSDSZ128mk
VPDPBUSDSZ128mk
VFMADDSUB231PSZ128mk
VFMSUB231PSZ128mk
VFNMSUB231PSZ128mk
VFMSUBADD231PSZ128mk
VFMADD231PSZ128mk
VFNMADD231PSZ128mk
VFMADDSUB132PSZ128mk
VFMSUB132PSZ128mk
VFNMSUB132PSZ128mk
VFMSUBADD132PSZ128mk
VFMADD132PSZ128mk
VFNMADD132PSZ128mk
VFMADDSUB213PSZ128mk
VFMSUB213PSZ128mk
VFNMSUB213PSZ128mk
VFMSUBADD213PSZ128mk
VFMADD213PSZ128mk
VFNMADD213PSZ128mk
VRCP14PSZ128mk
VRSQRT14PSZ128mk
VGETEXPPSZ128mk
VSQRTPSZ128mk
VBROADCASTSSZ128mk
VPBROADCASTWZ128mk
VPSHLDVWZ128mk
VPSHRDVWZ128mk
KMOVBmk
KMOVDmk
KMOVQmk
KMOVWmk
VBROADCASTF32X2Zmk
VBROADCASTI32X2Zmk
VPBROADCASTBZmk
VFMADDSUB231PDZmk
VFMSUB231PDZmk
VFNMSUB231PDZmk
VFMSUBADD231PDZmk
VFMADD231PDZmk
VFNMADD231PDZmk
VFMADDSUB132PDZmk
VFMSUB132PDZmk
VFNMSUB132PDZmk
VFMSUBADD132PDZmk
VFMADD132PDZmk
VFNMADD132PDZmk
VEXP2PDZmk
VFMADDSUB213PDZmk
VFMSUB213PDZmk
VFNMSUB213PDZmk
VFMSUBADD213PDZmk
VFMADD213PDZmk
VFNMADD213PDZmk
VRCP14PDZmk
VRSQRT14PDZmk
VRCP28PDZmk
VRSQRT28PDZmk
VGETEXPPDZmk
VSQRTPDZmk
VRCP28SDZmk
VRSQRT28SDZmk
VGETEXPSDZmk
VPDPWSSDZmk
VBROADCASTSDZmk
VPDPBUSDZmk
VPBROADCASTDZmk
VPSHLDVDZmk
VPSHRDVDZmk
VPBROADCASTQZmk
VPMADD52HUQZmk
VPMADD52LUQZmk
VPSHLDVQZmk
VPSHRDVQZmk
VPDPWSSDSZmk
VPDPBUSDSZmk
VFMADDSUB231PSZmk
VFMSUB231PSZmk
VFNMSUB231PSZmk
VFMSUBADD231PSZmk
VFMADD231PSZmk
VFNMADD231PSZmk
VFMADDSUB132PSZmk
VFMSUB132PSZmk
VFNMSUB132PSZmk
VFMSUBADD132PSZmk
VFMADD132PSZmk
VFNMADD132PSZmk
VEXP2PSZmk
VFMADDSUB213PSZmk
VFMSUB213PSZmk
VFNMSUB213PSZmk
VFMSUBADD213PSZmk
VFMADD213PSZmk
VFNMADD213PSZmk
VRCP14PSZmk
VRSQRT14PSZmk
VRCP28PSZmk
VRSQRT28PSZmk
VGETEXPPSZmk
VSQRTPSZmk
VRCP28SSZmk
VRSQRT28SSZmk
VGETEXPSSZmk
VBROADCASTSSZmk
VPBROADCASTWZmk
VPSHLDVWZmk
VPSHRDVWZmk
VBROADCASTF64X2rmk
VBROADCASTI64X2rmk
VBROADCASTF32X4rmk
VBROADCASTI32X4rmk
VBROADCASTF64X4rmk
VBROADCASTI64X4rmk
VPERMI2B256rmk
VPERMT2B256rmk
VPERMI2D256rmk
VPERMT2D256rmk
VPERMI2PD256rmk
VPERMT2PD256rmk
VPERMI2Q256rmk
VPERMT2Q256rmk
VPERMI2PS256rmk
VPERMT2PS256rmk
VPERMI2W256rmk
VPERMT2W256rmk
VMOVDQA32Z256rmk
VMOVDQU32Z256rmk
VINSERTF64x2Z256rmk
VINSERTI64x2Z256rmk
VMOVDQA64Z256rmk
VMOVDQU64Z256rmk
VBROADCASTF32X4Z256rmk
VBROADCASTI32X4Z256rmk
VINSERTF32x4Z256rmk
VINSERTI32x4Z256rmk
VMOVDQU16Z256rmk
VMOVDQU8Z256rmk
VPSUBBZ256rmk
VPADDBZ256rmk
VPEXPANDBZ256rmk
VPSHUFBZ256rmk
VPAVGBZ256rmk
VGF2P8MULBZ256rmk
VPBLENDMBZ256rmk
VPTESTNMBZ256rmk
VPSHUFBITQMBZ256rmk
VPERMBZ256rmk
VPTESTMBZ256rmk
VPCMPEQBZ256rmk
VPMULTISHIFTQBZ256rmk
VPABSBZ256rmk
VPSUBSBZ256rmk
VPADDSBZ256rmk
VPMINSBZ256rmk
VPSUBUSBZ256rmk
VPADDUSBZ256rmk
VPMAXSBZ256rmk
VPCMPGTBZ256rmk
VPOPCNTBZ256rmk
VPMINUBZ256rmk
VPMAXUBZ256rmk
VPACKSSWBZ256rmk
VPACKUSWBZ256rmk
VPSRADZ256rmk
VPSUBDZ256rmk
VPMOVSXBDZ256rmk
VPMOVZXBDZ256rmk
VPADDDZ256rmk
VPANDDZ256rmk
VPEXPANDDZ256rmk
VPSLLDZ256rmk
VPMULLDZ256rmk
VPSRLDZ256rmk
VPBLENDMDZ256rmk
VPTESTNMDZ256rmk
VPERMDZ256rmk
VPTESTMDZ256rmk
VPANDNDZ256rmk
VCVTDQ2PDZ256rmk
VCVTUDQ2PDZ256rmk
VCVTQQ2PDZ256rmk
VCVTUQQ2PDZ256rmk
VCVTPS2PDZ256rmk
VMOVAPDZ256rmk
VSUBPDZ256rmk
VMINCPDZ256rmk
VMAXCPDZ256rmk
VADDPDZ256rmk
VEXPANDPDZ256rmk
VANDPDZ256rmk
VSCALEFPDZ256rmk
VUNPCKHPDZ256rmk
VPERMILPDZ256rmk
VUNPCKLPDZ256rmk
VMULPDZ256rmk
VBLENDMPDZ256rmk
VPERMPDZ256rmk
VANDNPDZ256rmk
VMINPDZ256rmk
VORPDZ256rmk
VXORPDZ256rmk
VFPCLASSPDZ256rmk
VMOVUPDZ256rmk
VDIVPDZ256rmk
VMAXPDZ256rmk
VPCMPEQDZ256rmk
VPORDZ256rmk
VPXORDZ256rmk
VPABSDZ256rmk
VPMINSDZ256rmk
VPMAXSDZ256rmk
VPCONFLICTDZ256rmk
VPCMPGTDZ256rmk
VPOPCNTDZ256rmk
VPLZCNTDZ256rmk
VPMINUDZ256rmk
VPMAXUDZ256rmk
VPSRAVDZ256rmk
VPSLLVDZ256rmk
VPROLVDZ256rmk
VPSRLVDZ256rmk
VPRORVDZ256rmk
VPMADDWDZ256rmk
VPUNPCKHWDZ256rmk
VPUNPCKLWDZ256rmk
VPMOVSXWDZ256rmk
VPMOVZXWDZ256rmk
VMOVDDUPZ256rmk
VMOVSHDUPZ256rmk
VMOVSLDUPZ256rmk
VPSRAQZ256rmk
VPSUBQZ256rmk
VPMOVSXBQZ256rmk
VPMOVZXBQZ256rmk
VCVTTPD2DQZ256rmk
VCVTPD2DQZ256rmk
VCVTTPS2DQZ256rmk
VCVTPS2DQZ256rmk
VPADDQZ256rmk
VPUNPCKHDQZ256rmk
VPUNPCKLDQZ256rmk
VPMULDQZ256rmk
VPANDQZ256rmk
VPEXPANDQZ256rmk
VPUNPCKHQDQZ256rmk
VPUNPCKLQDQZ256rmk
VCVTTPD2UDQZ256rmk
VCVTPD2UDQZ256rmk
VCVTTPS2UDQZ256rmk
VCVTPS2UDQZ256rmk
VPMULUDQZ256rmk
VPMOVSXDQZ256rmk
VPMOVZXDQZ256rmk
VPSLLQZ256rmk
VPMULLQZ256rmk
VPSRLQZ256rmk
VPBLENDMQZ256rmk
VPTESTNMQZ256rmk
VPERMQZ256rmk
VPTESTMQZ256rmk
VPANDNQZ256rmk
VCVTTPD2QQZ256rmk
VCVTPD2QQZ256rmk
VCVTTPS2QQZ256rmk
VCVTPS2QQZ256rmk
VPCMPEQQZ256rmk
VCVTTPD2UQQZ256rmk
VCVTPD2UQQZ256rmk
VCVTTPS2UQQZ256rmk
VCVTPS2UQQZ256rmk
VPORQZ256rmk
VPXORQZ256rmk
VPABSQZ256rmk
VPMINSQZ256rmk
VPMAXSQZ256rmk
VPCONFLICTQZ256rmk
VPCMPGTQZ256rmk
VPOPCNTQZ256rmk
VPLZCNTQZ256rmk
VPMINUQZ256rmk
VPMAXUQZ256rmk
VPSRAVQZ256rmk
VPSLLVQZ256rmk
VPROLVQZ256rmk
VPSRLVQZ256rmk
VPRORVQZ256rmk
VPMOVSXWQZ256rmk
VPMOVZXWQZ256rmk
VCVTPD2PSZ256rmk
VCVTPH2PSZ256rmk
VCVTDQ2PSZ256rmk
VCVTUDQ2PSZ256rmk
VCVTQQ2PSZ256rmk
VCVTUQQ2PSZ256rmk
VMOVAPSZ256rmk
VSUBPSZ256rmk
VMINCPSZ256rmk
VMAXCPSZ256rmk
VADDPSZ256rmk
VEXPANDPSZ256rmk
VANDPSZ256rmk
VSCALEFPSZ256rmk
VUNPCKHPSZ256rmk
VPERMILPSZ256rmk
VUNPCKLPSZ256rmk
VMULPSZ256rmk
VBLENDMPSZ256rmk
VPERMPSZ256rmk
VANDNPSZ256rmk
VMINPSZ256rmk
VORPSZ256rmk
VXORPSZ256rmk
VFPCLASSPSZ256rmk
VMOVUPSZ256rmk
VDIVPSZ256rmk
VMAXPSZ256rmk
VPSRAWZ256rmk
VPUNPCKHBWZ256rmk
VPUNPCKLBWZ256rmk
VPSUBWZ256rmk
VPMOVSXBWZ256rmk
VPMOVZXBWZ256rmk
VPADDWZ256rmk
VPEXPANDWZ256rmk
VPACKSSDWZ256rmk
VPACKUSDWZ256rmk
VPAVGWZ256rmk
VPMULHWZ256rmk
VPSLLWZ256rmk
VPMULLWZ256rmk
VPSRLWZ256rmk
VPBLENDMWZ256rmk
VPTESTNMWZ256rmk
VPERMWZ256rmk
VPTESTMWZ256rmk
VPCMPEQWZ256rmk
VPABSWZ256rmk
VPMADDUBSWZ256rmk
VPSUBSWZ256rmk
VPADDSWZ256rmk
VPMINSWZ256rmk
VPMULHRSWZ256rmk
VPSUBUSWZ256rmk
VPADDUSWZ256rmk
VPMAXSWZ256rmk
VPCMPGTWZ256rmk
VPOPCNTWZ256rmk
VPMULHUWZ256rmk
VPMINUWZ256rmk
VPMAXUWZ256rmk
VPSRAVWZ256rmk
VPSLLVWZ256rmk
VPSRLVWZ256rmk
VPERMI2B128rmk
VPERMT2B128rmk
VPERMI2D128rmk
VPERMT2D128rmk
VPERMI2PD128rmk
VPERMT2PD128rmk
VPERMI2Q128rmk
VPERMT2Q128rmk
VPERMI2PS128rmk
VPERMT2PS128rmk
VPERMI2W128rmk
VPERMT2W128rmk
VMOVDQA32Z128rmk
VMOVDQU32Z128rmk
VBROADCASTF64X2Z128rmk
VBROADCASTI64X2Z128rmk
VMOVDQA64Z128rmk
VMOVDQU64Z128rmk
VMOVDQU16Z128rmk
VMOVDQU8Z128rmk
VPSUBBZ128rmk
VPADDBZ128rmk
VPEXPANDBZ128rmk
VPSHUFBZ128rmk
VPAVGBZ128rmk
VGF2P8MULBZ128rmk
VPBLENDMBZ128rmk
VPTESTNMBZ128rmk
VPSHUFBITQMBZ128rmk
VPERMBZ128rmk
VPTESTMBZ128rmk
VPCMPEQBZ128rmk
VPMULTISHIFTQBZ128rmk
VPABSBZ128rmk
VPSUBSBZ128rmk
VPADDSBZ128rmk
VPMINSBZ128rmk
VPSUBUSBZ128rmk
VPADDUSBZ128rmk
VPMAXSBZ128rmk
VPCMPGTBZ128rmk
VPOPCNTBZ128rmk
VPMINUBZ128rmk
VPMAXUBZ128rmk
VPACKSSWBZ128rmk
VPACKUSWBZ128rmk
VPSRADZ128rmk
VPSUBDZ128rmk
VPMOVSXBDZ128rmk
VPMOVZXBDZ128rmk
VPADDDZ128rmk
VPANDDZ128rmk
VPEXPANDDZ128rmk
VPSLLDZ128rmk
VPMULLDZ128rmk
VPSRLDZ128rmk
VPBLENDMDZ128rmk
VPTESTNMDZ128rmk
VPTESTMDZ128rmk
VPANDNDZ128rmk
VCVTDQ2PDZ128rmk
VCVTUDQ2PDZ128rmk
VCVTQQ2PDZ128rmk
VCVTUQQ2PDZ128rmk
VCVTPS2PDZ128rmk
VMOVAPDZ128rmk
VSUBPDZ128rmk
VMINCPDZ128rmk
VMAXCPDZ128rmk
VADDPDZ128rmk
VEXPANDPDZ128rmk
VANDPDZ128rmk
VSCALEFPDZ128rmk
VUNPCKHPDZ128rmk
VPERMILPDZ128rmk
VUNPCKLPDZ128rmk
VMULPDZ128rmk
VBLENDMPDZ128rmk
VANDNPDZ128rmk
VMINPDZ128rmk
VORPDZ128rmk
VXORPDZ128rmk
VFPCLASSPDZ128rmk
VMOVUPDZ128rmk
VDIVPDZ128rmk
VMAXPDZ128rmk
VPCMPEQDZ128rmk
VPORDZ128rmk
VPXORDZ128rmk
VPABSDZ128rmk
VPMINSDZ128rmk
VPMAXSDZ128rmk
VPCONFLICTDZ128rmk
VPCMPGTDZ128rmk
VPOPCNTDZ128rmk
VPLZCNTDZ128rmk
VPMINUDZ128rmk
VPMAXUDZ128rmk
VPSRAVDZ128rmk
VPSLLVDZ128rmk
VPROLVDZ128rmk
VPSRLVDZ128rmk
VPRORVDZ128rmk
VPMADDWDZ128rmk
VPUNPCKHWDZ128rmk
VPUNPCKLWDZ128rmk
VPMOVSXWDZ128rmk
VPMOVZXWDZ128rmk
VMOVDDUPZ128rmk
VMOVSHDUPZ128rmk
VMOVSLDUPZ128rmk
VPSRAQZ128rmk
VPSUBQZ128rmk
VPMOVSXBQZ128rmk
VPMOVZXBQZ128rmk
VCVTTPD2DQZ128rmk
VCVTPD2DQZ128rmk
VCVTTPS2DQZ128rmk
VCVTPS2DQZ128rmk
VPADDQZ128rmk
VPUNPCKHDQZ128rmk
VPUNPCKLDQZ128rmk
VPMULDQZ128rmk
VPANDQZ128rmk
VPEXPANDQZ128rmk
VPUNPCKHQDQZ128rmk
VPUNPCKLQDQZ128rmk
VCVTTPD2UDQZ128rmk
VCVTPD2UDQZ128rmk
VCVTTPS2UDQZ128rmk
VCVTPS2UDQZ128rmk
VPMULUDQZ128rmk
VPMOVSXDQZ128rmk
VPMOVZXDQZ128rmk
VPSLLQZ128rmk
VPMULLQZ128rmk
VPSRLQZ128rmk
VPBLENDMQZ128rmk
VPTESTNMQZ128rmk
VPTESTMQZ128rmk
VPANDNQZ128rmk
VCVTTPD2QQZ128rmk
VCVTPD2QQZ128rmk
VCVTTPS2QQZ128rmk
VCVTPS2QQZ128rmk
VPCMPEQQZ128rmk
VCVTTPD2UQQZ128rmk
VCVTPD2UQQZ128rmk
VCVTTPS2UQQZ128rmk
VCVTPS2UQQZ128rmk
VPORQZ128rmk
VPXORQZ128rmk
VPABSQZ128rmk
VPMINSQZ128rmk
VPMAXSQZ128rmk
VPCONFLICTQZ128rmk
VPCMPGTQZ128rmk
VPOPCNTQZ128rmk
VPLZCNTQZ128rmk
VPMINUQZ128rmk
VPMAXUQZ128rmk
VPSRAVQZ128rmk
VPSLLVQZ128rmk
VPROLVQZ128rmk
VPSRLVQZ128rmk
VPRORVQZ128rmk
VPMOVSXWQZ128rmk
VPMOVZXWQZ128rmk
VCVTPD2PSZ128rmk
VCVTPH2PSZ128rmk
VCVTDQ2PSZ128rmk
VCVTUDQ2PSZ128rmk
VCVTQQ2PSZ128rmk
VCVTUQQ2PSZ128rmk
VMOVAPSZ128rmk
VSUBPSZ128rmk
VMINCPSZ128rmk
VMAXCPSZ128rmk
VADDPSZ128rmk
VEXPANDPSZ128rmk
VANDPSZ128rmk
VSCALEFPSZ128rmk
VUNPCKHPSZ128rmk
VPERMILPSZ128rmk
VUNPCKLPSZ128rmk
VMULPSZ128rmk
VBLENDMPSZ128rmk
VANDNPSZ128rmk
VMINPSZ128rmk
VORPSZ128rmk
VXORPSZ128rmk
VFPCLASSPSZ128rmk
VMOVUPSZ128rmk
VDIVPSZ128rmk
VMAXPSZ128rmk
VPSRAWZ128rmk
VPUNPCKHBWZ128rmk
VPUNPCKLBWZ128rmk
VPSUBWZ128rmk
VPMOVSXBWZ128rmk
VPMOVZXBWZ128rmk
VPADDWZ128rmk
VPEXPANDWZ128rmk
VPACKSSDWZ128rmk
VPACKUSDWZ128rmk
VPAVGWZ128rmk
VPMULHWZ128rmk
VPSLLWZ128rmk
VPMULLWZ128rmk
VPSRLWZ128rmk
VPBLENDMWZ128rmk
VPTESTNMWZ128rmk
VPERMWZ128rmk
VPTESTMWZ128rmk
VPCMPEQWZ128rmk
VPABSWZ128rmk
VPMADDUBSWZ128rmk
VPSUBSWZ128rmk
VPADDSWZ128rmk
VPMINSWZ128rmk
VPMULHRSWZ128rmk
VPSUBUSWZ128rmk
VPADDUSWZ128rmk
VPMAXSWZ128rmk
VPCMPGTWZ128rmk
VPOPCNTWZ128rmk
VPMULHUWZ128rmk
VPMINUWZ128rmk
VPMAXUWZ128rmk
VPSRAVWZ128rmk
VPSLLVWZ128rmk
VPSRLVWZ128rmk
VBROADCASTF32X8rmk
VBROADCASTI32X8rmk
VPERMI2Brmk
VPERMT2Brmk
VPERMI2Drmk
VPERMT2Drmk
VPERMI2PDrmk
VPERMT2PDrmk
VP4DPWSSDrmk
VPERMI2Qrmk
VPERMT2Qrmk
VP4DPWSSDSrmk
VPERMI2PSrmk
VPERMT2PSrmk
V4FMADDPSrmk
V4FNMADDPSrmk
V4FMADDSSrmk
V4FNMADDSSrmk
VPERMI2Wrmk
VPERMT2Wrmk
VMOVDQA32Zrmk
VMOVDQU32Zrmk
VINSERTF64x2Zrmk
VINSERTI64x2Zrmk
VMOVDQA64Zrmk
VMOVDQU64Zrmk
VINSERTF32x4Zrmk
VINSERTI32x4Zrmk
VINSERTF64x4Zrmk
VINSERTI64x4Zrmk
VMOVDQU16Zrmk
VMOVDQU8Zrmk
VINSERTF32x8Zrmk
VINSERTI32x8Zrmk
VPSUBBZrmk
VPADDBZrmk
VPEXPANDBZrmk
VPSHUFBZrmk
VPAVGBZrmk
VGF2P8MULBZrmk
VPBLENDMBZrmk
VPTESTNMBZrmk
VPSHUFBITQMBZrmk
VPERMBZrmk
VPTESTMBZrmk
VPCMPEQBZrmk
VPMULTISHIFTQBZrmk
VPABSBZrmk
VPSUBSBZrmk
VPADDSBZrmk
VPMINSBZrmk
VPSUBUSBZrmk
VPADDUSBZrmk
VPMAXSBZrmk
VPCMPGTBZrmk
VPOPCNTBZrmk
VPMINUBZrmk
VPMAXUBZrmk
VPACKSSWBZrmk
VPACKUSWBZrmk
VPSRADZrmk
VPSUBDZrmk
VPMOVSXBDZrmk
VPMOVZXBDZrmk
VPADDDZrmk
VPANDDZrmk
VPEXPANDDZrmk
VPSLLDZrmk
VPMULLDZrmk
VPSRLDZrmk
VPBLENDMDZrmk
VPTESTNMDZrmk
VPERMDZrmk
VPTESTMDZrmk
VPANDNDZrmk
VCVTDQ2PDZrmk
VCVTUDQ2PDZrmk
VCVTQQ2PDZrmk
VCVTUQQ2PDZrmk
VCVTPS2PDZrmk
VMOVAPDZrmk
VSUBPDZrmk
VMINCPDZrmk
VMAXCPDZrmk
VADDPDZrmk
VEXPANDPDZrmk
VANDPDZrmk
VSCALEFPDZrmk
VUNPCKHPDZrmk
VPERMILPDZrmk
VUNPCKLPDZrmk
VMULPDZrmk
VBLENDMPDZrmk
VPERMPDZrmk
VANDNPDZrmk
VMINPDZrmk
VORPDZrmk
VXORPDZrmk
VFPCLASSPDZrmk
VMOVUPDZrmk
VDIVPDZrmk
VMAXPDZrmk
VPCMPEQDZrmk
VPORDZrmk
VPXORDZrmk
VRCP14SDZrmk
VRSQRT14SDZrmk
VPABSDZrmk
VSCALEFSDZrmk
VPMINSDZrmk
VFPCLASSSDZrmk
VMOVSDZrmk
VPMAXSDZrmk
VPCONFLICTDZrmk
VPCMPGTDZrmk
VPOPCNTDZrmk
VPLZCNTDZrmk
VPMINUDZrmk
VPMAXUDZrmk
VPSRAVDZrmk
VPSLLVDZrmk
VPROLVDZrmk
VPSRLVDZrmk
VPRORVDZrmk
VPMADDWDZrmk
VPUNPCKHWDZrmk
VPUNPCKLWDZrmk
VPMOVSXWDZrmk
VPMOVZXWDZrmk
VMOVDDUPZrmk
VMOVSHDUPZrmk
VMOVSLDUPZrmk
VPSRAQZrmk
VPSUBQZrmk
VPMOVSXBQZrmk
VPMOVZXBQZrmk
VCVTTPD2DQZrmk
VCVTPD2DQZrmk
VCVTTPS2DQZrmk
VCVTPS2DQZrmk
VPADDQZrmk
VPUNPCKHDQZrmk
VPUNPCKLDQZrmk
VPMULDQZrmk
VPANDQZrmk
VPEXPANDQZrmk
VPUNPCKHQDQZrmk
VPUNPCKLQDQZrmk
VCVTTPD2UDQZrmk
VCVTPD2UDQZrmk
VCVTTPS2UDQZrmk
VCVTPS2UDQZrmk
VPMULUDQZrmk
VPMOVSXDQZrmk
VPMOVZXDQZrmk
VPSLLQZrmk
VPMULLQZrmk
VPSRLQZrmk
VPBLENDMQZrmk
VPTESTNMQZrmk
VPERMQZrmk
VPTESTMQZrmk
VPANDNQZrmk
VCVTTPD2QQZrmk
VCVTPD2QQZrmk
VCVTTPS2QQZrmk
VCVTPS2QQZrmk
VPCMPEQQZrmk
VCVTTPD2UQQZrmk
VCVTPD2UQQZrmk
VCVTTPS2UQQZrmk
VCVTPS2UQQZrmk
VPORQZrmk
VPXORQZrmk
VPABSQZrmk
VPMINSQZrmk
VPMAXSQZrmk
VPCONFLICTQZrmk
VPCMPGTQZrmk
VPOPCNTQZrmk
VPLZCNTQZrmk
VPMINUQZrmk
VPMAXUQZrmk
VPSRAVQZrmk
VPSLLVQZrmk
VPROLVQZrmk
VPSRLVQZrmk
VPRORVQZrmk
VPMOVSXWQZrmk
VPMOVZXWQZrmk
VCVTPD2PSZrmk
VCVTPH2PSZrmk
VCVTDQ2PSZrmk
VCVTUDQ2PSZrmk
VCVTQQ2PSZrmk
VCVTUQQ2PSZrmk
VMOVAPSZrmk
VSUBPSZrmk
VMINCPSZrmk
VMAXCPSZrmk
VADDPSZrmk
VEXPANDPSZrmk
VANDPSZrmk
VSCALEFPSZrmk
VUNPCKHPSZrmk
VPERMILPSZrmk
VUNPCKLPSZrmk
VMULPSZrmk
VBLENDMPSZrmk
VPERMPSZrmk
VANDNPSZrmk
VMINPSZrmk
VORPSZrmk
VXORPSZrmk
VFPCLASSPSZrmk
VMOVUPSZrmk
VDIVPSZrmk
VMAXPSZrmk
VRCP14SSZrmk
VRSQRT14SSZrmk
VSCALEFSSZrmk
VFPCLASSSSZrmk
VMOVSSZrmk
VPSRAWZrmk
VPUNPCKHBWZrmk
VPUNPCKLBWZrmk
VPSUBWZrmk
VPMOVSXBWZrmk
VPMOVZXBWZrmk
VPADDWZrmk
VPEXPANDWZrmk
VPACKSSDWZrmk
VPACKUSDWZrmk
VPAVGWZrmk
VPMULHWZrmk
VPSLLWZrmk
VPMULLWZrmk
VPSRLWZrmk
VPBLENDMWZrmk
VPTESTNMWZrmk
VPERMWZrmk
VPTESTMWZrmk
VPCMPEQWZrmk
VPABSWZrmk
VPMADDUBSWZrmk
VPSUBSWZrmk
VPADDSWZrmk
VPMINSWZrmk
VPMULHRSWZrmk
VPSUBUSWZrmk
VPADDUSWZrmk
VPMAXSWZrmk
VPCMPGTWZrmk
VPOPCNTWZrmk
VPMULHUWZrmk
VPMINUWZrmk
VPMAXUWZrmk
VPSRAVWZrmk
VPSLLVWZrmk
VPSRLVWZrmk
VBROADCASTF32X2Z256rk
VBROADCASTI32X2Z256rk
VPBROADCASTBZ256rk
VFMADDSUB231PDZ256rk
VFMSUB231PDZ256rk
VFNMSUB231PDZ256rk
VFMSUBADD231PDZ256rk
VFMADD231PDZ256rk
VFNMADD231PDZ256rk
VFMADDSUB132PDZ256rk
VFMSUB132PDZ256rk
VFNMSUB132PDZ256rk
VFMSUBADD132PDZ256rk
VFMADD132PDZ256rk
VFNMADD132PDZ256rk
VFMADDSUB213PDZ256rk
VFMSUB213PDZ256rk
VFNMSUB213PDZ256rk
VFMSUBADD213PDZ256rk
VFMADD213PDZ256rk
VFNMADD213PDZ256rk
VRCP14PDZ256rk
VRSQRT14PDZ256rk
VGETEXPPDZ256rk
VSQRTPDZ256rk
VPDPWSSDZ256rk
VBROADCASTSDZ256rk
VPDPBUSDZ256rk
VPBROADCASTDZ256rk
VPSHLDVDZ256rk
VPSHRDVDZ256rk
VPBROADCASTQZ256rk
VPMADD52HUQZ256rk
VPMADD52LUQZ256rk
VPSHLDVQZ256rk
VPSHRDVQZ256rk
VPDPWSSDSZ256rk
VPDPBUSDSZ256rk
VFMADDSUB231PSZ256rk
VFMSUB231PSZ256rk
VFNMSUB231PSZ256rk
VFMSUBADD231PSZ256rk
VFMADD231PSZ256rk
VFNMADD231PSZ256rk
VFMADDSUB132PSZ256rk
VFMSUB132PSZ256rk
VFNMSUB132PSZ256rk
VFMSUBADD132PSZ256rk
VFMADD132PSZ256rk
VFNMADD132PSZ256rk
VFMADDSUB213PSZ256rk
VFMSUB213PSZ256rk
VFNMSUB213PSZ256rk
VFMSUBADD213PSZ256rk
VFMADD213PSZ256rk
VFNMADD213PSZ256rk
VRCP14PSZ256rk
VRSQRT14PSZ256rk
VGETEXPPSZ256rk
VSQRTPSZ256rk
VBROADCASTSSZ256rk
VPBROADCASTWZ256rk
VPSHLDVWZ256rk
VPSHRDVWZ256rk
VPBROADCASTBrZ256rk
VPBROADCASTDrZ256rk
VPBROADCASTQrZ256rk
VPBROADCASTWrZ256rk
VBROADCASTI32X2Z128rk
VPBROADCASTBZ128rk
VFMADDSUB231PDZ128rk
VFMSUB231PDZ128rk
VFNMSUB231PDZ128rk
VFMSUBADD231PDZ128rk
VFMADD231PDZ128rk
VFNMADD231PDZ128rk
VFMADDSUB132PDZ128rk
VFMSUB132PDZ128rk
VFNMSUB132PDZ128rk
VFMSUBADD132PDZ128rk
VFMADD132PDZ128rk
VFNMADD132PDZ128rk
VFMADDSUB213PDZ128rk
VFMSUB213PDZ128rk
VFNMSUB213PDZ128rk
VFMSUBADD213PDZ128rk
VFMADD213PDZ128rk
VFNMADD213PDZ128rk
VRCP14PDZ128rk
VRSQRT14PDZ128rk
VGETEXPPDZ128rk
VSQRTPDZ128rk
VPDPWSSDZ128rk
VPDPBUSDZ128rk
VPBROADCASTDZ128rk
VPSHLDVDZ128rk
VPSHRDVDZ128rk
VPBROADCASTQZ128rk
VPMADD52HUQZ128rk
VPMADD52LUQZ128rk
VPSHLDVQZ128rk
VPSHRDVQZ128rk
VPDPWSSDSZ128rk
VPDPBUSDSZ128rk
VFMADDSUB231PSZ128rk
VFMSUB231PSZ128rk
VFNMSUB231PSZ128rk
VFMSUBADD231PSZ128rk
VFMADD231PSZ128rk
VFNMADD231PSZ128rk
VFMADDSUB132PSZ128rk
VFMSUB132PSZ128rk
VFNMSUB132PSZ128rk
VFMSUBADD132PSZ128rk
VFMADD132PSZ128rk
VFNMADD132PSZ128rk
VFMADDSUB213PSZ128rk
VFMSUB213PSZ128rk
VFNMSUB213PSZ128rk
VFMSUBADD213PSZ128rk
VFMADD213PSZ128rk
VFNMADD213PSZ128rk
VRCP14PSZ128rk
VRSQRT14PSZ128rk
VGETEXPPSZ128rk
VSQRTPSZ128rk
VBROADCASTSSZ128rk
VPBROADCASTWZ128rk
VPSHLDVWZ128rk
VPSHRDVWZ128rk
VPBROADCASTBrZ128rk
VPBROADCASTDrZ128rk
VPBROADCASTQrZ128rk
VPBROADCASTWrZ128rk
KMOVBrk
KMOVDrk
KMOVQrk
KMOVWrk
VBROADCASTF32X2Zrk
VBROADCASTI32X2Zrk
VPBROADCASTBZrk
VFMADDSUB231PDZrk
VFMSUB231PDZrk
VFNMSUB231PDZrk
VFMSUBADD231PDZrk
VFMADD231PDZrk
VFNMADD231PDZrk
VFMADDSUB132PDZrk
VFMSUB132PDZrk
VFNMSUB132PDZrk
VFMSUBADD132PDZrk
VFMADD132PDZrk
VFNMADD132PDZrk
VEXP2PDZrk
VFMADDSUB213PDZrk
VFMSUB213PDZrk
VFNMSUB213PDZrk
VFMSUBADD213PDZrk
VFMADD213PDZrk
VFNMADD213PDZrk
VRCP14PDZrk
VRSQRT14PDZrk
VRCP28PDZrk
VRSQRT28PDZrk
VGETEXPPDZrk
VSQRTPDZrk
VRCP28SDZrk
VRSQRT28SDZrk
VGETEXPSDZrk
VPDPWSSDZrk
VBROADCASTSDZrk
VPDPBUSDZrk
VPBROADCASTDZrk
VPSHLDVDZrk
VPSHRDVDZrk
VPBROADCASTQZrk
VPMADD52HUQZrk
VPMADD52LUQZrk
VPSHLDVQZrk
VPSHRDVQZrk
VPDPWSSDSZrk
VPDPBUSDSZrk
VFMADDSUB231PSZrk
VFMSUB231PSZrk
VFNMSUB231PSZrk
VFMSUBADD231PSZrk
VFMADD231PSZrk
VFNMADD231PSZrk
VFMADDSUB132PSZrk
VFMSUB132PSZrk
VFNMSUB132PSZrk
VFMSUBADD132PSZrk
VFMADD132PSZrk
VFNMADD132PSZrk
VEXP2PSZrk
VFMADDSUB213PSZrk
VFMSUB213PSZrk
VFNMSUB213PSZrk
VFMSUBADD213PSZrk
VFMADD213PSZrk
VFNMADD213PSZrk
VRCP14PSZrk
VRSQRT14PSZrk
VRCP28PSZrk
VRSQRT28PSZrk
VGETEXPPSZrk
VSQRTPSZrk
VRCP28SSZrk
VRSQRT28SSZrk
VGETEXPSSZrk
VBROADCASTSSZrk
VPBROADCASTWZrk
VPSHLDVWZrk
VPSHRDVWZrk
VPBROADCASTBrZrk
VPBROADCASTDrZrk
VPBROADCASTQrZrk
VPBROADCASTWrZrk
VMOVDQA32Z256mrk
VMOVDQU32Z256mrk
VEXTRACTF64x2Z256mrk
VEXTRACTI64x2Z256mrk
VMOVDQA64Z256mrk
VMOVDQU64Z256mrk
VEXTRACTF32x4Z256mrk
VEXTRACTI32x4Z256mrk
VMOVDQU16Z256mrk
VMOVDQU8Z256mrk
VPMOVUSDBZ256mrk
VPMOVSDBZ256mrk
VPMOVDBZ256mrk
VPMOVUSQBZ256mrk
VPMOVSQBZ256mrk
VPMOVQBZ256mrk
VPCOMPRESSBZ256mrk
VPMOVUSWBZ256mrk
VPMOVSWBZ256mrk
VPMOVWBZ256mrk
VMOVAPDZ256mrk
VCOMPRESSPDZ256mrk
VMOVUPDZ256mrk
VPMOVUSQDZ256mrk
VPMOVSQDZ256mrk
VPMOVQDZ256mrk
VPCOMPRESSDZ256mrk
VCVTPS2PHZ256mrk
VPCOMPRESSQZ256mrk
VMOVAPSZ256mrk
VCOMPRESSPSZ256mrk
VMOVUPSZ256mrk
VPMOVUSDWZ256mrk
VPMOVSDWZ256mrk
VPMOVDWZ256mrk
VPMOVUSQWZ256mrk
VPMOVSQWZ256mrk
VPMOVQWZ256mrk
VPCOMPRESSWZ256mrk
VMOVDQA32Z128mrk
VMOVDQU32Z128mrk
VMOVDQA64Z128mrk
VMOVDQU64Z128mrk
VMOVDQU16Z128mrk
VMOVDQU8Z128mrk
VPMOVUSDBZ128mrk
VPMOVSDBZ128mrk
VPMOVDBZ128mrk
VPMOVUSQBZ128mrk
VPMOVSQBZ128mrk
VPMOVQBZ128mrk
VPCOMPRESSBZ128mrk
VPMOVUSWBZ128mrk
VPMOVSWBZ128mrk
VPMOVWBZ128mrk
VMOVAPDZ128mrk
VCOMPRESSPDZ128mrk
VMOVUPDZ128mrk
VPMOVUSQDZ128mrk
VPMOVSQDZ128mrk
VPMOVQDZ128mrk
VPCOMPRESSDZ128mrk
VCVTPS2PHZ128mrk
VPCOMPRESSQZ128mrk
VMOVAPSZ128mrk
VCOMPRESSPSZ128mrk
VMOVUPSZ128mrk
VPMOVUSDWZ128mrk
VPMOVSDWZ128mrk
VPMOVDWZ128mrk
VPMOVUSQWZ128mrk
VPMOVSQWZ128mrk
VPMOVQWZ128mrk
VPCOMPRESSWZ128mrk
VMOVDQA32Zmrk
VMOVDQU32Zmrk
VEXTRACTF64x2Zmrk
VEXTRACTI64x2Zmrk
VMOVDQA64Zmrk
VMOVDQU64Zmrk
VEXTRACTF32x4Zmrk
VEXTRACTI32x4Zmrk
VEXTRACTF64x4Zmrk
VEXTRACTI64x4Zmrk
VMOVDQU16Zmrk
VMOVDQU8Zmrk
VEXTRACTF32x8Zmrk
VEXTRACTI32x8Zmrk
VPMOVUSDBZmrk
VPMOVSDBZmrk
VPMOVDBZmrk
VPMOVUSQBZmrk
VPMOVSQBZmrk
VPMOVQBZmrk
VPCOMPRESSBZmrk
VPMOVUSWBZmrk
VPMOVSWBZmrk
VPMOVWBZmrk
VMOVAPDZmrk
VCOMPRESSPDZmrk
VMOVUPDZmrk
VPMOVUSQDZmrk
VPMOVSQDZmrk
VPMOVQDZmrk
VPCOMPRESSDZmrk
VMOVSDZmrk
VCVTPS2PHZmrk
VPCOMPRESSQZmrk
VMOVAPSZmrk
VCOMPRESSPSZmrk
VMOVUPSZmrk
VMOVSSZmrk
VPMOVUSDWZmrk
VPMOVSDWZmrk
VPMOVDWZmrk
VPMOVUSQWZmrk
VPMOVSQWZmrk
VPMOVQWZmrk
VPCOMPRESSWZmrk
VPERMI2B256rrk
VPERMT2B256rrk
VPERMI2D256rrk
VPERMT2D256rrk
VPERMI2PD256rrk
VPERMT2PD256rrk
VPERMI2Q256rrk
VPERMT2Q256rrk
VPERMI2PS256rrk
VPERMT2PS256rrk
VPERMI2W256rrk
VPERMT2W256rrk
VMOVDQA32Z256rrk
VMOVDQU32Z256rrk
VEXTRACTF64x2Z256rrk
VINSERTF64x2Z256rrk
VEXTRACTI64x2Z256rrk
VINSERTI64x2Z256rrk
VMOVDQA64Z256rrk
VMOVDQU64Z256rrk
VEXTRACTF32x4Z256rrk
VINSERTF32x4Z256rrk
VEXTRACTI32x4Z256rrk
VINSERTI32x4Z256rrk
VMOVDQU16Z256rrk
VMOVDQU8Z256rrk
VPSUBBZ256rrk
VPADDBZ256rrk
VPEXPANDBZ256rrk
VPMOVUSDBZ256rrk
VPMOVSDBZ256rrk
VPMOVDBZ256rrk
VPSHUFBZ256rrk
VPAVGBZ256rrk
VGF2P8MULBZ256rrk
VPBLENDMBZ256rrk
VPTESTNMBZ256rrk
VPSHUFBITQMBZ256rrk
VPERMBZ256rrk
VPTESTMBZ256rrk
VPCMPEQBZ256rrk
VPMOVUSQBZ256rrk
VPMOVSQBZ256rrk
VPMULTISHIFTQBZ256rrk
VPMOVQBZ256rrk
VPABSBZ256rrk
VPSUBSBZ256rrk
VPADDSBZ256rrk
VPMINSBZ256rrk
VPCOMPRESSBZ256rrk
VPSUBUSBZ256rrk
VPADDUSBZ256rrk
VPMAXSBZ256rrk
VPCMPGTBZ256rrk
VPOPCNTBZ256rrk
VPMINUBZ256rrk
VPMAXUBZ256rrk
VPACKSSWBZ256rrk
VPACKUSWBZ256rrk
VPMOVUSWBZ256rrk
VPMOVSWBZ256rrk
VPMOVWBZ256rrk
VPSRADZ256rrk
VPSUBDZ256rrk
VPMOVSXBDZ256rrk
VPMOVZXBDZ256rrk
VPADDDZ256rrk
VPANDDZ256rrk
VPEXPANDDZ256rrk
VPSLLDZ256rrk
VPMULLDZ256rrk
VPSRLDZ256rrk
VPBLENDMDZ256rrk
VPTESTNMDZ256rrk
VPERMDZ256rrk
VPTESTMDZ256rrk
VPANDNDZ256rrk
VCVTDQ2PDZ256rrk
VCVTUDQ2PDZ256rrk
VCVTQQ2PDZ256rrk
VCVTUQQ2PDZ256rrk
VCVTPS2PDZ256rrk
VMOVAPDZ256rrk
VSUBPDZ256rrk
VMINCPDZ256rrk
VMAXCPDZ256rrk
VADDPDZ256rrk
VEXPANDPDZ256rrk
VANDPDZ256rrk
VSCALEFPDZ256rrk
VUNPCKHPDZ256rrk
VPERMILPDZ256rrk
VUNPCKLPDZ256rrk
VMULPDZ256rrk
VBLENDMPDZ256rrk
VPERMPDZ256rrk
VANDNPDZ256rrk
VMINPDZ256rrk
VORPDZ256rrk
VXORPDZ256rrk
VFPCLASSPDZ256rrk
VCOMPRESSPDZ256rrk
VMOVUPDZ256rrk
VDIVPDZ256rrk
VMAXPDZ256rrk
VPCMPEQDZ256rrk
VPMOVUSQDZ256rrk
VPMOVSQDZ256rrk
VPMOVQDZ256rrk
VPORDZ256rrk
VPXORDZ256rrk
VPABSDZ256rrk
VPMINSDZ256rrk
VPCOMPRESSDZ256rrk
VPMAXSDZ256rrk
VPCONFLICTDZ256rrk
VPCMPGTDZ256rrk
VPOPCNTDZ256rrk
VPLZCNTDZ256rrk
VPMINUDZ256rrk
VPMAXUDZ256rrk
VPSRAVDZ256rrk
VPSLLVDZ256rrk
VPROLVDZ256rrk
VPSRLVDZ256rrk
VPRORVDZ256rrk
VPMADDWDZ256rrk
VPUNPCKHWDZ256rrk
VPUNPCKLWDZ256rrk
VPMOVSXWDZ256rrk
VPMOVZXWDZ256rrk
VCVTPS2PHZ256rrk
VMOVDDUPZ256rrk
VMOVSHDUPZ256rrk
VMOVSLDUPZ256rrk
VPSRAQZ256rrk
VPSUBQZ256rrk
VPMOVSXBQZ256rrk
VPMOVZXBQZ256rrk
VCVTTPD2DQZ256rrk
VCVTPD2DQZ256rrk
VCVTTPS2DQZ256rrk
VCVTPS2DQZ256rrk
VPADDQZ256rrk
VPUNPCKHDQZ256rrk
VPUNPCKLDQZ256rrk
VPMULDQZ256rrk
VPANDQZ256rrk
VPEXPANDQZ256rrk
VPUNPCKHQDQZ256rrk
VPUNPCKLQDQZ256rrk
VCVTTPD2UDQZ256rrk
VCVTPD2UDQZ256rrk
VCVTTPS2UDQZ256rrk
VCVTPS2UDQZ256rrk
VPMULUDQZ256rrk
VPMOVSXDQZ256rrk
VPMOVZXDQZ256rrk
VPSLLQZ256rrk
VPMULLQZ256rrk
VPSRLQZ256rrk
VPBLENDMQZ256rrk
VPTESTNMQZ256rrk
VPERMQZ256rrk
VPTESTMQZ256rrk
VPANDNQZ256rrk
VCVTTPD2QQZ256rrk
VCVTPD2QQZ256rrk
VCVTTPS2QQZ256rrk
VCVTPS2QQZ256rrk
VPCMPEQQZ256rrk
VCVTTPD2UQQZ256rrk
VCVTPD2UQQZ256rrk
VCVTTPS2UQQZ256rrk
VCVTPS2UQQZ256rrk
VPORQZ256rrk
VPXORQZ256rrk
VPABSQZ256rrk
VPMINSQZ256rrk
VPCOMPRESSQZ256rrk
VPMAXSQZ256rrk
VPCONFLICTQZ256rrk
VPCMPGTQZ256rrk
VPOPCNTQZ256rrk
VPLZCNTQZ256rrk
VPMINUQZ256rrk
VPMAXUQZ256rrk
VPSRAVQZ256rrk
VPSLLVQZ256rrk
VPROLVQZ256rrk
VPSRLVQZ256rrk
VPRORVQZ256rrk
VPMOVSXWQZ256rrk
VPMOVZXWQZ256rrk
VCVTPD2PSZ256rrk
VCVTPH2PSZ256rrk
VCVTDQ2PSZ256rrk
VCVTUDQ2PSZ256rrk
VCVTQQ2PSZ256rrk
VCVTUQQ2PSZ256rrk
VMOVAPSZ256rrk
VSUBPSZ256rrk
VMINCPSZ256rrk
VMAXCPSZ256rrk
VADDPSZ256rrk
VEXPANDPSZ256rrk
VANDPSZ256rrk
VSCALEFPSZ256rrk
VUNPCKHPSZ256rrk
VPERMILPSZ256rrk
VUNPCKLPSZ256rrk
VMULPSZ256rrk
VBLENDMPSZ256rrk
VPERMPSZ256rrk
VANDNPSZ256rrk
VMINPSZ256rrk
VORPSZ256rrk
VXORPSZ256rrk
VFPCLASSPSZ256rrk
VCOMPRESSPSZ256rrk
VMOVUPSZ256rrk
VDIVPSZ256rrk
VMAXPSZ256rrk
VPSRAWZ256rrk
VPUNPCKHBWZ256rrk
VPUNPCKLBWZ256rrk
VPSUBWZ256rrk
VPMOVSXBWZ256rrk
VPMOVZXBWZ256rrk
VPADDWZ256rrk
VPEXPANDWZ256rrk
VPACKSSDWZ256rrk
VPACKUSDWZ256rrk
VPMOVUSDWZ256rrk
VPMOVSDWZ256rrk
VPMOVDWZ256rrk
VPAVGWZ256rrk
VPMULHWZ256rrk
VPSLLWZ256rrk
VPMULLWZ256rrk
VPSRLWZ256rrk
VPBLENDMWZ256rrk
VPTESTNMWZ256rrk
VPERMWZ256rrk
VPTESTMWZ256rrk
VPCMPEQWZ256rrk
VPMOVUSQWZ256rrk
VPMOVSQWZ256rrk
VPMOVQWZ256rrk
VPABSWZ256rrk
VPMADDUBSWZ256rrk
VPSUBSWZ256rrk
VPADDSWZ256rrk
VPMINSWZ256rrk
VPMULHRSWZ256rrk
VPCOMPRESSWZ256rrk
VPSUBUSWZ256rrk
VPADDUSWZ256rrk
VPMAXSWZ256rrk
VPCMPGTWZ256rrk
VPOPCNTWZ256rrk
VPMULHUWZ256rrk
VPMINUWZ256rrk
VPMAXUWZ256rrk
VPSRAVWZ256rrk
VPSLLVWZ256rrk
VPSRLVWZ256rrk
VPERMI2B128rrk
VPERMT2B128rrk
VPERMI2D128rrk
VPERMT2D128rrk
VPERMI2PD128rrk
VPERMT2PD128rrk
VPERMI2Q128rrk
VPERMT2Q128rrk
VPERMI2PS128rrk
VPERMT2PS128rrk
VPERMI2W128rrk
VPERMT2W128rrk
VMOVDQA32Z128rrk
VMOVDQU32Z128rrk
VMOVDQA64Z128rrk
VMOVDQU64Z128rrk
VMOVDQU16Z128rrk
VMOVDQU8Z128rrk
VPSUBBZ128rrk
VPADDBZ128rrk
VPEXPANDBZ128rrk
VPMOVUSDBZ128rrk
VPMOVSDBZ128rrk
VPMOVDBZ128rrk
VPSHUFBZ128rrk
VPAVGBZ128rrk
VGF2P8MULBZ128rrk
VPBLENDMBZ128rrk
VPTESTNMBZ128rrk
VPSHUFBITQMBZ128rrk
VPERMBZ128rrk
VPTESTMBZ128rrk
VPCMPEQBZ128rrk
VPMOVUSQBZ128rrk
VPMOVSQBZ128rrk
VPMULTISHIFTQBZ128rrk
VPMOVQBZ128rrk
VPABSBZ128rrk
VPSUBSBZ128rrk
VPADDSBZ128rrk
VPMINSBZ128rrk
VPCOMPRESSBZ128rrk
VPSUBUSBZ128rrk
VPADDUSBZ128rrk
VPMAXSBZ128rrk
VPCMPGTBZ128rrk
VPOPCNTBZ128rrk
VPMINUBZ128rrk
VPMAXUBZ128rrk
VPACKSSWBZ128rrk
VPACKUSWBZ128rrk
VPMOVUSWBZ128rrk
VPMOVSWBZ128rrk
VPMOVWBZ128rrk
VPSRADZ128rrk
VPSUBDZ128rrk
VPMOVSXBDZ128rrk
VPMOVZXBDZ128rrk
VPADDDZ128rrk
VPANDDZ128rrk
VPEXPANDDZ128rrk
VPSLLDZ128rrk
VPMULLDZ128rrk
VPSRLDZ128rrk
VPBLENDMDZ128rrk
VPTESTNMDZ128rrk
VPTESTMDZ128rrk
VPANDNDZ128rrk
VCVTDQ2PDZ128rrk
VCVTUDQ2PDZ128rrk
VCVTQQ2PDZ128rrk
VCVTUQQ2PDZ128rrk
VCVTPS2PDZ128rrk
VMOVAPDZ128rrk
VSUBPDZ128rrk
VMINCPDZ128rrk
VMAXCPDZ128rrk
VADDPDZ128rrk
VEXPANDPDZ128rrk
VANDPDZ128rrk
VSCALEFPDZ128rrk
VUNPCKHPDZ128rrk
VPERMILPDZ128rrk
VUNPCKLPDZ128rrk
VMULPDZ128rrk
VBLENDMPDZ128rrk
VANDNPDZ128rrk
VMINPDZ128rrk
VORPDZ128rrk
VXORPDZ128rrk
VFPCLASSPDZ128rrk
VCOMPRESSPDZ128rrk
VMOVUPDZ128rrk
VDIVPDZ128rrk
VMAXPDZ128rrk
VPCMPEQDZ128rrk
VPMOVUSQDZ128rrk
VPMOVSQDZ128rrk
VPMOVQDZ128rrk
VPORDZ128rrk
VPXORDZ128rrk
VPABSDZ128rrk
VPMINSDZ128rrk
VPCOMPRESSDZ128rrk
VPMAXSDZ128rrk
VPCONFLICTDZ128rrk
VPCMPGTDZ128rrk
VPOPCNTDZ128rrk
VPLZCNTDZ128rrk
VPMINUDZ128rrk
VPMAXUDZ128rrk
VPSRAVDZ128rrk
VPSLLVDZ128rrk
VPROLVDZ128rrk
VPSRLVDZ128rrk
VPRORVDZ128rrk
VPMADDWDZ128rrk
VPUNPCKHWDZ128rrk
VPUNPCKLWDZ128rrk
VPMOVSXWDZ128rrk
VPMOVZXWDZ128rrk
VCVTPS2PHZ128rrk
VMOVDDUPZ128rrk
VMOVSHDUPZ128rrk
VMOVSLDUPZ128rrk
VPSRAQZ128rrk
VPSUBQZ128rrk
VPMOVSXBQZ128rrk
VPMOVZXBQZ128rrk
VCVTTPD2DQZ128rrk
VCVTPD2DQZ128rrk
VCVTTPS2DQZ128rrk
VCVTPS2DQZ128rrk
VPADDQZ128rrk
VPUNPCKHDQZ128rrk
VPUNPCKLDQZ128rrk
VPMULDQZ128rrk
VPANDQZ128rrk
VPEXPANDQZ128rrk
VPUNPCKHQDQZ128rrk
VPUNPCKLQDQZ128rrk
VCVTTPD2UDQZ128rrk
VCVTPD2UDQZ128rrk
VCVTTPS2UDQZ128rrk
VCVTPS2UDQZ128rrk
VPMULUDQZ128rrk
VPMOVSXDQZ128rrk
VPMOVZXDQZ128rrk
VPSLLQZ128rrk
VPMULLQZ128rrk
VPSRLQZ128rrk
VPBLENDMQZ128rrk
VPTESTNMQZ128rrk
VPTESTMQZ128rrk
VPANDNQZ128rrk
VCVTTPD2QQZ128rrk
VCVTPD2QQZ128rrk
VCVTTPS2QQZ128rrk
VCVTPS2QQZ128rrk
VPCMPEQQZ128rrk
VCVTTPD2UQQZ128rrk
VCVTPD2UQQZ128rrk
VCVTTPS2UQQZ128rrk
VCVTPS2UQQZ128rrk
VPORQZ128rrk
VPXORQZ128rrk
VPABSQZ128rrk
VPMINSQZ128rrk
VPCOMPRESSQZ128rrk
VPMAXSQZ128rrk
VPCONFLICTQZ128rrk
VPCMPGTQZ128rrk
VPOPCNTQZ128rrk
VPLZCNTQZ128rrk
VPMINUQZ128rrk
VPMAXUQZ128rrk
VPSRAVQZ128rrk
VPSLLVQZ128rrk
VPROLVQZ128rrk
VPSRLVQZ128rrk
VPRORVQZ128rrk
VPMOVSXWQZ128rrk
VPMOVZXWQZ128rrk
VCVTPD2PSZ128rrk
VCVTPH2PSZ128rrk
VCVTDQ2PSZ128rrk
VCVTUDQ2PSZ128rrk
VCVTQQ2PSZ128rrk
VCVTUQQ2PSZ128rrk
VMOVAPSZ128rrk
VSUBPSZ128rrk
VMINCPSZ128rrk
VMAXCPSZ128rrk
VADDPSZ128rrk
VEXPANDPSZ128rrk
VANDPSZ128rrk
VSCALEFPSZ128rrk
VUNPCKHPSZ128rrk
VPERMILPSZ128rrk
VUNPCKLPSZ128rrk
VMULPSZ128rrk
VBLENDMPSZ128rrk
VANDNPSZ128rrk
VMINPSZ128rrk
VORPSZ128rrk
VXORPSZ128rrk
VFPCLASSPSZ128rrk
VCOMPRESSPSZ128rrk
VMOVUPSZ128rrk
VDIVPSZ128rrk
VMAXPSZ128rrk
VPSRAWZ128rrk
VPUNPCKHBWZ128rrk
VPUNPCKLBWZ128rrk
VPSUBWZ128rrk
VPMOVSXBWZ128rrk
VPMOVZXBWZ128rrk
VPADDWZ128rrk
VPEXPANDWZ128rrk
VPACKSSDWZ128rrk
VPACKUSDWZ128rrk
VPMOVUSDWZ128rrk
VPMOVSDWZ128rrk
VPMOVDWZ128rrk
VPAVGWZ128rrk
VPMULHWZ128rrk
VPSLLWZ128rrk
VPMULLWZ128rrk
VPSRLWZ128rrk
VPBLENDMWZ128rrk
VPTESTNMWZ128rrk
VPERMWZ128rrk
VPTESTMWZ128rrk
VPCMPEQWZ128rrk
VPMOVUSQWZ128rrk
VPMOVSQWZ128rrk
VPMOVQWZ128rrk
VPABSWZ128rrk
VPMADDUBSWZ128rrk
VPSUBSWZ128rrk
VPADDSWZ128rrk
VPMINSWZ128rrk
VPMULHRSWZ128rrk
VPCOMPRESSWZ128rrk
VPSUBUSWZ128rrk
VPADDUSWZ128rrk
VPMAXSWZ128rrk
VPCMPGTWZ128rrk
VPOPCNTWZ128rrk
VPMULHUWZ128rrk
VPMINUWZ128rrk
VPMAXUWZ128rrk
VPSRAVWZ128rrk
VPSLLVWZ128rrk
VPSRLVWZ128rrk
VPERMI2Brrk
VPERMT2Brrk
VPERMI2Drrk
VPERMT2Drrk
VPERMI2PDrrk
VPERMT2PDrrk
VPERMI2Qrrk
VPERMT2Qrrk
VPERMI2PSrrk
VPERMT2PSrrk
VPERMI2Wrrk
VPERMT2Wrrk
VMOVDQA32Zrrk
VMOVDQU32Zrrk
VEXTRACTF64x2Zrrk
VINSERTF64x2Zrrk
VEXTRACTI64x2Zrrk
VINSERTI64x2Zrrk
VMOVDQA64Zrrk
VMOVDQU64Zrrk
VEXTRACTF32x4Zrrk
VINSERTF32x4Zrrk
VEXTRACTI32x4Zrrk
VINSERTI32x4Zrrk
VEXTRACTF64x4Zrrk
VINSERTF64x4Zrrk
VEXTRACTI64x4Zrrk
VINSERTI64x4Zrrk
VMOVDQU16Zrrk
VMOVDQU8Zrrk
VEXTRACTF32x8Zrrk
VINSERTF32x8Zrrk
VEXTRACTI32x8Zrrk
VINSERTI32x8Zrrk
VPSUBBZrrk
VPADDBZrrk
VPEXPANDBZrrk
VPMOVUSDBZrrk
VPMOVSDBZrrk
VPMOVDBZrrk
VPSHUFBZrrk
VPAVGBZrrk
VGF2P8MULBZrrk
VPBLENDMBZrrk
VPTESTNMBZrrk
VPSHUFBITQMBZrrk
VPERMBZrrk
VPTESTMBZrrk
VPCMPEQBZrrk
VPMOVUSQBZrrk
VPMOVSQBZrrk
VPMULTISHIFTQBZrrk
VPMOVQBZrrk
VPABSBZrrk
VPSUBSBZrrk
VPADDSBZrrk
VPMINSBZrrk
VPCOMPRESSBZrrk
VPSUBUSBZrrk
VPADDUSBZrrk
VPMAXSBZrrk
VPCMPGTBZrrk
VPOPCNTBZrrk
VPMINUBZrrk
VPMAXUBZrrk
VPACKSSWBZrrk
VPACKUSWBZrrk
VPMOVUSWBZrrk
VPMOVSWBZrrk
VPMOVWBZrrk
VPSRADZrrk
VPSUBDZrrk
VPMOVSXBDZrrk
VPMOVZXBDZrrk
VPADDDZrrk
VPANDDZrrk
VPEXPANDDZrrk
VPSLLDZrrk
VPMULLDZrrk
VPSRLDZrrk
VPBLENDMDZrrk
VPTESTNMDZrrk
VPERMDZrrk
VPTESTMDZrrk
VPANDNDZrrk
VCVTDQ2PDZrrk
VCVTUDQ2PDZrrk
VCVTQQ2PDZrrk
VCVTUQQ2PDZrrk
VCVTPS2PDZrrk
VMOVAPDZrrk
VSUBPDZrrk
VMINCPDZrrk
VMAXCPDZrrk
VADDPDZrrk
VEXPANDPDZrrk
VANDPDZrrk
VSCALEFPDZrrk
VUNPCKHPDZrrk
VPERMILPDZrrk
VUNPCKLPDZrrk
VMULPDZrrk
VBLENDMPDZrrk
VPERMPDZrrk
VANDNPDZrrk
VMINPDZrrk
VORPDZrrk
VXORPDZrrk
VFPCLASSPDZrrk
VCOMPRESSPDZrrk
VMOVUPDZrrk
VDIVPDZrrk
VMAXPDZrrk
VPCMPEQDZrrk
VPMOVUSQDZrrk
VPMOVSQDZrrk
VPMOVQDZrrk
VPORDZrrk
VPXORDZrrk
VRCP14SDZrrk
VRSQRT14SDZrrk
VPABSDZrrk
VSCALEFSDZrrk
VPMINSDZrrk
VPCOMPRESSDZrrk
VFPCLASSSDZrrk
VMOVSDZrrk
VPMAXSDZrrk
VPCONFLICTDZrrk
VPCMPGTDZrrk
VPOPCNTDZrrk
VPLZCNTDZrrk
VPMINUDZrrk
VPMAXUDZrrk
VPSRAVDZrrk
VPSLLVDZrrk
VPROLVDZrrk
VPSRLVDZrrk
VPRORVDZrrk
VPMADDWDZrrk
VPUNPCKHWDZrrk
VPUNPCKLWDZrrk
VPMOVSXWDZrrk
VPMOVZXWDZrrk
VCVTPS2PHZrrk
VMOVDDUPZrrk
VMOVSHDUPZrrk
VMOVSLDUPZrrk
VPSRAQZrrk
VPSUBQZrrk
VPMOVSXBQZrrk
VPMOVZXBQZrrk
VCVTTPD2DQZrrk
VCVTPD2DQZrrk
VCVTTPS2DQZrrk
VCVTPS2DQZrrk
VPADDQZrrk
VPUNPCKHDQZrrk
VPUNPCKLDQZrrk
VPMULDQZrrk
VPANDQZrrk
VPEXPANDQZrrk
VPUNPCKHQDQZrrk
VPUNPCKLQDQZrrk
VCVTTPD2UDQZrrk
VCVTPD2UDQZrrk
VCVTTPS2UDQZrrk
VCVTPS2UDQZrrk
VPMULUDQZrrk
VPMOVSXDQZrrk
VPMOVZXDQZrrk
VPSLLQZrrk
VPMULLQZrrk
VPSRLQZrrk
VPBLENDMQZrrk
VPTESTNMQZrrk
VPERMQZrrk
VPTESTMQZrrk
VPANDNQZrrk
VCVTTPD2QQZrrk
VCVTPD2QQZrrk
VCVTTPS2QQZrrk
VCVTPS2QQZrrk
VPCMPEQQZrrk
VCVTTPD2UQQZrrk
VCVTPD2UQQZrrk
VCVTTPS2UQQZrrk
VCVTPS2UQQZrrk
VPORQZrrk
VPXORQZrrk
VPABSQZrrk
VPMINSQZrrk
VPCOMPRESSQZrrk
VPMAXSQZrrk
VPCONFLICTQZrrk
VPCMPGTQZrrk
VPOPCNTQZrrk
VPLZCNTQZrrk
VPMINUQZrrk
VPMAXUQZrrk
VPSRAVQZrrk
VPSLLVQZrrk
VPROLVQZrrk
VPSRLVQZrrk
VPRORVQZrrk
VPMOVSXWQZrrk
VPMOVZXWQZrrk
VCVTPD2PSZrrk
VCVTPH2PSZrrk
VCVTDQ2PSZrrk
VCVTUDQ2PSZrrk
VCVTQQ2PSZrrk
VCVTUQQ2PSZrrk
VMOVAPSZrrk
VSUBPSZrrk
VMINCPSZrrk
VMAXCPSZrrk
VADDPSZrrk
VEXPANDPSZrrk
VANDPSZrrk
VSCALEFPSZrrk
VUNPCKHPSZrrk
VPERMILPSZrrk
VUNPCKLPSZrrk
VMULPSZrrk
VBLENDMPSZrrk
VPERMPSZrrk
VANDNPSZrrk
VMINPSZrrk
VORPSZrrk
VXORPSZrrk
VFPCLASSPSZrrk
VCOMPRESSPSZrrk
VMOVUPSZrrk
VDIVPSZrrk
VMAXPSZrrk
VRCP14SSZrrk
VRSQRT14SSZrrk
VSCALEFSSZrrk
VFPCLASSSSZrrk
VMOVSSZrrk
VPSRAWZrrk
VPUNPCKHBWZrrk
VPUNPCKLBWZrrk
VPSUBWZrrk
VPMOVSXBWZrrk
VPMOVZXBWZrrk
VPADDWZrrk
VPEXPANDWZrrk
VPACKSSDWZrrk
VPACKUSDWZrrk
VPMOVUSDWZrrk
VPMOVSDWZrrk
VPMOVDWZrrk
VPAVGWZrrk
VPMULHWZrrk
VPSLLWZrrk
VPMULLWZrrk
VPSRLWZrrk
VPBLENDMWZrrk
VPTESTNMWZrrk
VPERMWZrrk
VPTESTMWZrrk
VPCMPEQWZrrk
VPMOVUSQWZrrk
VPMOVSQWZrrk
VPMOVQWZrrk
VPABSWZrrk
VPMADDUBSWZrrk
VPSUBSWZrrk
VPADDSWZrrk
VPMINSWZrrk
VPMULHRSWZrrk
VPCOMPRESSWZrrk
VPSUBUSWZrrk
VPADDUSWZrrk
VPMAXSWZrrk
VPCMPGTWZrrk
VPOPCNTWZrrk
VPMULHUWZrrk
VPMINUWZrrk
VPMAXUWZrrk
VPSRAVWZrrk
VPSLLVWZrrk
VPSRLVWZrrk
VCMPPDZrrib_altk
VCMPPSZrrib_altk
VCMPSDZrrb_altk
VCMPSSZrrb_altk
VCMPPDZ256rmbi_altk
VCMPPSZ256rmbi_altk
VCMPPDZ128rmbi_altk
VCMPPSZ128rmbi_altk
VCMPPDZrmbi_altk
VCMPPSZrmbi_altk
VCMPPDZ256rmi_altk
VCMPPSZ256rmi_altk
VCMPPDZ128rmi_altk
VCMPPSZ128rmi_altk
VCMPPDZrmi_altk
VCMPSDZrmi_altk
VCMPPSZrmi_altk
VCMPSSZrmi_altk
VCMPPDZ256rri_altk
VCMPPSZ256rri_altk
VCMPPDZ128rri_altk
VCMPPSZ128rri_altk
VCMPPDZrri_altk
VCMPSDZrri_altk
VCMPPSZrri_altk
VCMPSSZrri_altk
VFMSUB231SDZrb_Intk
VFNMSUB231SDZrb_Intk
VFMADD231SDZrb_Intk
VFNMADD231SDZrb_Intk
VFMSUB132SDZrb_Intk
VFNMSUB132SDZrb_Intk
VFMADD132SDZrb_Intk
VFNMADD132SDZrb_Intk
VFMSUB213SDZrb_Intk
VFNMSUB213SDZrb_Intk
VFMADD213SDZrb_Intk
VFNMADD213SDZrb_Intk
VRNDSCALESDZrb_Intk
VSQRTSDZrb_Intk
VFMSUB231SSZrb_Intk
VFNMSUB231SSZrb_Intk
VFMADD231SSZrb_Intk
VFNMADD231SSZrb_Intk
VFMSUB132SSZrb_Intk
VFNMSUB132SSZrb_Intk
VFMADD132SSZrb_Intk
VFNMADD132SSZrb_Intk
VFMSUB213SSZrb_Intk
VFNMSUB213SSZrb_Intk
VFMADD213SSZrb_Intk
VFNMADD213SSZrb_Intk
VRNDSCALESSZrb_Intk
VSQRTSSZrb_Intk
VCVTSS2SDZrrb_Intk
VSUBSDZrrb_Intk
VADDSDZrrb_Intk
VSCALEFSDZrrb_Intk
VMULSDZrrb_Intk
VMINSDZrrb_Intk
VCMPSDZrrb_Intk
VDIVSDZrrb_Intk
VMAXSDZrrb_Intk
VCVTSD2SSZrrb_Intk
VSUBSSZrrb_Intk
VADDSSZrrb_Intk
VSCALEFSSZrrb_Intk
VMULSSZrrb_Intk
VMINSSZrrb_Intk
VCMPSSZrrb_Intk
VDIVSSZrrb_Intk
VMAXSSZrrb_Intk
VFMSUB231SDZm_Intk
VFNMSUB231SDZm_Intk
VFMADD231SDZm_Intk
VFNMADD231SDZm_Intk
VFMSUB132SDZm_Intk
VFNMSUB132SDZm_Intk
VFMADD132SDZm_Intk
VFNMADD132SDZm_Intk
VFMSUB213SDZm_Intk
VFNMSUB213SDZm_Intk
VFMADD213SDZm_Intk
VFNMADD213SDZm_Intk
VRNDSCALESDZm_Intk
VSQRTSDZm_Intk
VFMSUB231SSZm_Intk
VFNMSUB231SSZm_Intk
VFMADD231SSZm_Intk
VFNMADD231SSZm_Intk
VFMSUB132SSZm_Intk
VFNMSUB132SSZm_Intk
VFMADD132SSZm_Intk
VFNMADD132SSZm_Intk
VFMSUB213SSZm_Intk
VFNMSUB213SSZm_Intk
VFMADD213SSZm_Intk
VFNMADD213SSZm_Intk
VRNDSCALESSZm_Intk
VSQRTSSZm_Intk
VCVTSS2SDZrm_Intk
VSUBSDZrm_Intk
VADDSDZrm_Intk
VMULSDZrm_Intk
VMINSDZrm_Intk
VCMPSDZrm_Intk
VDIVSDZrm_Intk
VMAXSDZrm_Intk
VCVTSD2SSZrm_Intk
VSUBSSZrm_Intk
VADDSSZrm_Intk
VMULSSZrm_Intk
VMINSSZrm_Intk
VCMPSSZrm_Intk
VDIVSSZrm_Intk
VMAXSSZrm_Intk
VFMSUB231SDZr_Intk
VFNMSUB231SDZr_Intk
VFMADD231SDZr_Intk
VFNMADD231SDZr_Intk
VFMSUB132SDZr_Intk
VFNMSUB132SDZr_Intk
VFMADD132SDZr_Intk
VFNMADD132SDZr_Intk
VFMSUB213SDZr_Intk
VFNMSUB213SDZr_Intk
VFMADD213SDZr_Intk
VFNMADD213SDZr_Intk
VRNDSCALESDZr_Intk
VSQRTSDZr_Intk
VFMSUB231SSZr_Intk
VFNMSUB231SSZr_Intk
VFMADD231SSZr_Intk
VFNMADD231SSZr_Intk
VFMSUB132SSZr_Intk
VFNMSUB132SSZr_Intk
VFMADD132SSZr_Intk
VFNMADD132SSZr_Intk
VFMSUB213SSZr_Intk
VFNMSUB213SSZr_Intk
VFMADD213SSZr_Intk
VFNMADD213SSZr_Intk
VRNDSCALESSZr_Intk
VSQRTSSZr_Intk
VCVTSS2SDZrr_Intk
VSUBSDZrr_Intk
VADDSDZrr_Intk
VMULSDZrr_Intk
VMINSDZrr_Intk
VCMPSDZrr_Intk
VDIVSDZrr_Intk
VMAXSDZrr_Intk
VCVTSD2SSZrr_Intk
VSUBSSZrr_Intk
VADDSSZrr_Intk
VMULSSZrr_Intk
VMINSSZrr_Intk
VCMPSSZrr_Intk
VDIVSSZrr_Intk
VMAXSSZrr_Intk
LD_F80m
ST_FP80m
ST_FpP80m
LD_Fp80m
RELEASE_DEC32m
LOCK_DEC32m
RELEASE_INC32m
LOCK_INC32m
SUB_F32m
ADD_F32m
ILD_F32m
MUL_F32m
SUBR_F32m
DIVR_F32m
IST_F32m
DIV_F32m
NEG32m
SUB_FI32m
ADD_FI32m
MUL_FI32m
SUBR_FI32m
DIVR_FI32m
DIV_FI32m
FARCALL32m
IMUL32m
FCOM32m
FICOM32m
IST_FP32m
ISTT_FP32m
FARJMP32m
FCOMP32m
FICOMP32m
ST_FpP32m
LGDT32m
SGDT32m
LIDT32m
SIDT32m
NOT32m
IDIV32m
SUB_Fp32m
ADD_Fp32m
LD_Fp32m
MUL_Fp32m
SUBR_Fp32m
DIVR_Fp32m
ST_Fp32m
DIV_Fp32m
RELEASE_DEC64m
LOCK_DEC64m
RELEASE_INC64m
LOCK_INC64m
PTWRITE64m
SUB_F64m
ADD_F64m
ILD_F64m
MUL_F64m
SUBR_F64m
DIVR_F64m
ST_F64m
DIV_F64m
NEG64m
CALL64m
IMUL64m
FCOM64m
IST_FP64m
ISTT_FP64m
JMP64m
FCOMP64m
ST_FpP64m
LGDT64m
SGDT64m
LIDT64m
SIDT64m
NOT64m
IDIV64m
SUB_Fp64m
ADD_Fp64m
LD_Fp64m
MUL_Fp64m
SUBR_Fp64m
DIVR_Fp64m
ST_Fp64m
DIV_Fp64m
RELEASE_DEC16m
LOCK_DEC16m
RELEASE_INC16m
LOCK_INC16m
ILD_F16m
IST_F16m
NEG16m
SUB_FI16m
ADD_FI16m
MUL_FI16m
SUBR_FI16m
DIVR_FI16m
DIV_FI16m
FARCALL16m
IMUL16m
FICOM16m
IST_FP16m
ISTT_FP16m
FARJMP16m
FICOMP16m
LGDT16m
SGDT16m
LIDT16m
SIDT16m
LLDT16m
SLDT16m
NOT16m
IDIV16m
FLDCW16m
FNSTCW16m
LMSW16m
SMSW16m
VBROADCASTF32X2Z256m
VBROADCASTI32X2Z256m
VPBROADCASTBZ256m
VFMADDSUB231PDZ256m
VFMSUB231PDZ256m
VFNMSUB231PDZ256m
VFMSUBADD231PDZ256m
VFMADD231PDZ256m
VFNMADD231PDZ256m
VFMADDSUB132PDZ256m
VFMSUB132PDZ256m
VFNMSUB132PDZ256m
VFMSUBADD132PDZ256m
VFMADD132PDZ256m
VFNMADD132PDZ256m
VFMADDSUB213PDZ256m
VFMSUB213PDZ256m
VFNMSUB213PDZ256m
VFMSUBADD213PDZ256m
VFMADD213PDZ256m
VFNMADD213PDZ256m
VRCP14PDZ256m
VRSQRT14PDZ256m
VGETEXPPDZ256m
VSQRTPDZ256m
VPDPWSSDZ256m
VBROADCASTSDZ256m
VPDPBUSDZ256m
VPBROADCASTDZ256m
VPSHLDVDZ256m
VPSHRDVDZ256m
VPBROADCASTQZ256m
VPMADD52HUQZ256m
VPMADD52LUQZ256m
VPSHLDVQZ256m
VPSHRDVQZ256m
VPDPWSSDSZ256m
VPDPBUSDSZ256m
VFMADDSUB231PSZ256m
VFMSUB231PSZ256m
VFNMSUB231PSZ256m
VFMSUBADD231PSZ256m
VFMADD231PSZ256m
VFNMADD231PSZ256m
VFMADDSUB132PSZ256m
VFMSUB132PSZ256m
VFNMSUB132PSZ256m
VFMSUBADD132PSZ256m
VFMADD132PSZ256m
VFNMADD132PSZ256m
VFMADDSUB213PSZ256m
VFMSUB213PSZ256m
VFNMSUB213PSZ256m
VFMSUBADD213PSZ256m
VFMADD213PSZ256m
VFNMADD213PSZ256m
VRCP14PSZ256m
VRSQRT14PSZ256m
VGETEXPPSZ256m
VSQRTPSZ256m
VBROADCASTSSZ256m
VPBROADCASTWZ256m
VPSHLDVWZ256m
VPSHRDVWZ256m
VBROADCASTI32X2Z128m
VPBROADCASTBZ128m
VFMADDSUB231PDZ128m
VFMSUB231PDZ128m
VFNMSUB231PDZ128m
VFMSUBADD231PDZ128m
VFMADD231PDZ128m
VFNMADD231PDZ128m
VFMADDSUB132PDZ128m
VFMSUB132PDZ128m
VFNMSUB132PDZ128m
VFMSUBADD132PDZ128m
VFMADD132PDZ128m
VFNMADD132PDZ128m
VFMADDSUB213PDZ128m
VFMSUB213PDZ128m
VFNMSUB213PDZ128m
VFMSUBADD213PDZ128m
VFMADD213PDZ128m
VFNMADD213PDZ128m
VRCP14PDZ128m
VRSQRT14PDZ128m
VGETEXPPDZ128m
VSQRTPDZ128m
VPDPWSSDZ128m
VPDPBUSDZ128m
VPBROADCASTDZ128m
VPSHLDVDZ128m
VPSHRDVDZ128m
VPBROADCASTQZ128m
VPMADD52HUQZ128m
VPMADD52LUQZ128m
VPSHLDVQZ128m
VPSHRDVQZ128m
VPDPWSSDSZ128m
VPDPBUSDSZ128m
VFMADDSUB231PSZ128m
VFMSUB231PSZ128m
VFNMSUB231PSZ128m
VFMSUBADD231PSZ128m
VFMADD231PSZ128m
VFNMADD231PSZ128m
VFMADDSUB132PSZ128m
VFMSUB132PSZ128m
VFNMSUB132PSZ128m
VFMSUBADD132PSZ128m
VFMADD132PSZ128m
VFNMADD132PSZ128m
VFMADDSUB213PSZ128m
VFMSUB213PSZ128m
VFNMSUB213PSZ128m
VFMSUBADD213PSZ128m
VFMADD213PSZ128m
VFNMADD213PSZ128m
VRCP14PSZ128m
VRSQRT14PSZ128m
VGETEXPPSZ128m
VSQRTPSZ128m
VBROADCASTSSZ128m
VPBROADCASTWZ128m
VPSHLDVWZ128m
VPSHRDVWZ128m
RELEASE_DEC8m
LOCK_DEC8m
RELEASE_INC8m
LOCK_INC8m
NEG8m
IMUL8m
NOT8m
IDIV8m
SETAm
SETBm
FBLDm
VMPTRLDm
VFMADDSUB231PDm
VFMSUB231PDm
VFNMSUB231PDm
VFMSUBADD231PDm
VFMADD231PDm
VFNMADD231PDm
VFMADDSUB132PDm
VFMSUB132PDm
VFNMSUB132PDm
VFMSUBADD132PDm
VFMADD132PDm
VFNMADD132PDm
VFMADDSUB213PDm
VFMSUB213PDm
VFNMSUB213PDm
VFMSUBADD213PDm
VFMADD213PDm
VFNMADD213PDm
VGATHERPF0DPDm
VSCATTERPF0DPDm
VGATHERPF1DPDm
VSCATTERPF1DPDm
VROUNDPDm
VGATHERPF0QPDm
VSCATTERPF0QPDm
VGATHERPF1QPDm
VSCATTERPF1QPDm
VSQRTPDm
VFMSUB231SDm
VFNMSUB231SDm
VFMADD231SDm
VFNMADD231SDm
VFMSUB132SDm
VFNMSUB132SDm
VFMADD132SDm
VFNMADD132SDm
VFMSUB213SDm
VFNMSUB213SDm
VFMADD213SDm
VFNMADD213SDm
VROUNDSDm
VSQRTSDm
SETAEm
SETBEm
SETGEm
SETLEm
SETNEm
SETEm
PTWRITEm
FSAVEm
SETGm
SETLm
SETNOm
SETOm
TAILJMPm
SETNPm
SETPm
FBSTPm
VMCLEARm
FRSTORm
VERRm
LTRm
STRm
SETNSm
VFMADDSUB231PSm
VFMSUB231PSm
VFNMSUB231PSm
VFMSUBADD231PSm
VFMADD231PSm
VFNMADD231PSm
VFMADDSUB132PSm
VFMSUB132PSm
VFNMSUB132PSm
VFMSUBADD132PSm
VFMADD132PSm
VFNMADD132PSm
VFMADDSUB213PSm
VFMSUB213PSm
VFNMSUB213PSm
VFMSUBADD213PSm
VFMADD213PSm
VFNMADD213PSm
VGATHERPF0DPSm
VSCATTERPF0DPSm
VGATHERPF1DPSm
VSCATTERPF1DPSm
VROUNDPSm
VRCPPSm
VGATHERPF0QPSm
VSCATTERPF0QPSm
VGATHERPF1QPSm
VSCATTERPF1QPSm
VRSQRTPSm
VSQRTPSm
VFMSUB231SSm
VFNMSUB231SSm
VFMADD231SSm
VFNMADD231SSm
VFMSUB132SSm
VFNMSUB132SSm
VFMADD132SSm
VFNMADD132SSm
VFMSUB213SSm
VFNMSUB213SSm
VFMADD213SSm
VFNMADD213SSm
VROUNDSSm
VRCPSSm
VRSQRTSSm
VSQRTSSm
SETSm
VMPTRSTm
FLDENVm
FSTENVm
VERWm
FNSTSWm
VFMADDSUB231PDYm
VFMSUB231PDYm
VFNMSUB231PDYm
VFMSUBADD231PDYm
VFMADD231PDYm
VFNMADD231PDYm
VFMADDSUB132PDYm
VFMSUB132PDYm
VFNMSUB132PDYm
VFMSUBADD132PDYm
VFMADD132PDYm
VFNMADD132PDYm
VFMADDSUB213PDYm
VFMSUB213PDYm
VFNMSUB213PDYm
VFMSUBADD213PDYm
VFMADD213PDYm
VFNMADD213PDYm
VROUNDPDYm
VSQRTPDYm
VFMADDSUB231PSYm
VFMSUB231PSYm
VFNMSUB231PSYm
VFMSUBADD231PSYm
VFMADD231PSYm
VFNMADD231PSYm
VFMADDSUB132PSYm
VFMSUB132PSYm
VFNMSUB132PSYm
VFMSUBADD132PSYm
VFMADD132PSYm
VFNMADD132PSYm
VFMADDSUB213PSYm
VFMSUB213PSYm
VFNMSUB213PSYm
VFMSUBADD213PSYm
VFMADD213PSYm
VFNMADD213PSYm
VROUNDPSYm
VRCPPSYm
VRSQRTPSYm
VSQRTPSYm
VBROADCASTF32X2Zm
VBROADCASTI32X2Zm
VPBROADCASTBZm
VFMADDSUB231PDZm
VFMSUB231PDZm
VFNMSUB231PDZm
VFMSUBADD231PDZm
VFMADD231PDZm
VFNMADD231PDZm
VFMADDSUB132PDZm
VFMSUB132PDZm
VFNMSUB132PDZm
VFMSUBADD132PDZm
VFMADD132PDZm
VFNMADD132PDZm
VEXP2PDZm
VFMADDSUB213PDZm
VFMSUB213PDZm
VFNMSUB213PDZm
VFMSUBADD213PDZm
VFMADD213PDZm
VFNMADD213PDZm
VRCP14PDZm
VRSQRT14PDZm
VRCP28PDZm
VRSQRT28PDZm
VGETEXPPDZm
VSQRTPDZm
VFMSUB231SDZm
VFNMSUB231SDZm
VFMADD231SDZm
VFNMADD231SDZm
VFMSUB132SDZm
VFNMSUB132SDZm
VFMADD132SDZm
VFNMADD132SDZm
VFMSUB213SDZm
VFNMSUB213SDZm
VFMADD213SDZm
VFNMADD213SDZm
VRCP28SDZm
VRSQRT28SDZm
VRNDSCALESDZm
VGETEXPSDZm
VPDPWSSDZm
VSQRTSDZm
VBROADCASTSDZm
VPDPBUSDZm
VPBROADCASTDZm
VPSHLDVDZm
VPSHRDVDZm
VPBROADCASTQZm
VPMADD52HUQZm
VPMADD52LUQZm
VPSHLDVQZm
VPSHRDVQZm
VPDPWSSDSZm
VPDPBUSDSZm
VFMADDSUB231PSZm
VFMSUB231PSZm
VFNMSUB231PSZm
VFMSUBADD231PSZm
VFMADD231PSZm
VFNMADD231PSZm
VFMADDSUB132PSZm
VFMSUB132PSZm
VFNMSUB132PSZm
VFMSUBADD132PSZm
VFMADD132PSZm
VFNMADD132PSZm
VEXP2PSZm
VFMADDSUB213PSZm
VFMSUB213PSZm
VFNMSUB213PSZm
VFMSUBADD213PSZm
VFMADD213PSZm
VFNMADD213PSZm
VRCP14PSZm
VRSQRT14PSZm
VRCP28PSZm
VRSQRT28PSZm
VGETEXPPSZm
VSQRTPSZm
VFMSUB231SSZm
VFNMSUB231SSZm
VFMADD231SSZm
VFNMADD231SSZm
VFMSUB132SSZm
VFNMSUB132SSZm
VFMADD132SSZm
VFNMADD132SSZm
VFMSUB213SSZm
VFNMSUB213SSZm
VFMADD213SSZm
VFNMADD213SSZm
VRCP28SSZm
VRSQRT28SSZm
VRNDSCALESSZm
VGETEXPSSZm
VSQRTSSZm
VBROADCASTSSZm
VPBROADCASTWZm
VPSHLDVWZm
VPSHRDVWZm
KMOVBkm
KMOVDkm
KMOVQkm
KMOVWkm
PUSH32rmm
POP32rmm
PUSH64rmm
POP64rmm
PUSH16rmm
POP16rmm
SHA1MSG1rm
SHA256MSG1rm
PFRCPIT1rm
PFRSQIT1rm
CMOVA32rm
SBB32rm
SUB32rm
CMOVB32rm
ADC32rm
BLCIC32rm
BLSIC32rm
T1MSKC32rm
XADD32rm
AND32rm
CMOVAE32rm
CMOVBE32rm
CMOVGE32rm
CMOVLE32rm
CMOVNE32rm
VMWRITE32rm
CMOVE32rm
BSF32rm
CMPXCHG32rm
CMOVG32rm
BLCI32rm
BZHI32rm
BLSI32rm
BNDMK32rm
BLCMSK32rm
BLSMSK32rm
TZMSK32rm
BNDCL32rm
BLCFILL32rm
BLSFILL32rm
LSL32rm
IMUL32rm
CMOVL32rm
BNDCN32rm
ANDN32rm
CMOVNO32rm
CMOVO32rm
PDEP32rm
CMP32rm
CMOVNP32rm
CMOVP32rm
LAR32rm
XOR32rm
BSR32rm
BLSR32rm
BEXTR32rm
BLCS32rm
LDS32rm
BOUNDS32rm
LES32rm
LFS32rm
LGS32rm
CMOVNS32rm
LSS32rm
CMOVS32rm
POPCNT32rm
LZCNT32rm
TZCNT32rm
PEXT32rm
BNDCU32rm
BNDMOV32rm
ACQUIRE_MOV32rm
ADCX32rm
SHLX32rm
MULX32rm
ADOX32rm
SARX32rm
SHRX32rm
SHA1MSG2rm
SHA256MSG2rm
SHA256RNDS2rm
PFRCPIT2rm
VBROADCASTF64X2rm
VBROADCASTI64X2rm
CMOVA64rm
SBB64rm
SUB64rm
CMOVB64rm
ADC64rm
BLCIC64rm
BLSIC64rm
T1MSKC64rm
XADD64rm
AND64rm
MMX_MOVD64rm
CMOVAE64rm
CMOVBE64rm
CMOVGE64rm
CMOVLE64rm
CMOVNE64rm
VMWRITE64rm
CMOVE64rm
BSF64rm
CMPXCHG64rm
CMOVG64rm
BLCI64rm
BZHI64rm
VCVTTSD2SI64rm
VCVTTSS2SI64rm
BLSI64rm
BNDMK64rm
BLCMSK64rm
BLSMSK64rm
TZMSK64rm
BNDCL64rm
BLCFILL64rm
BLSFILL64rm
LSL64rm
IMUL64rm
CMOVL64rm
BNDCN64rm
ANDN64rm
CMOVNO64rm
CMOVO64rm
PDEP64rm
CMP64rm
CMOVNP64rm
CMOVP64rm
MMX_MOVQ64rm
LAR64rm
XOR64rm
BSR64rm
BLSR64rm
BEXTR64rm
BLCS64rm
LFS64rm
LGS64rm
CMOVNS64rm
LSS64rm
CMOVS64rm
POPCNT64rm
LZCNT64rm
TZCNT64rm
PEXT64rm
BNDCU64rm
BNDMOV64rm
ACQUIRE_MOV64rm
ADCX64rm
SHLX64rm
MULX64rm
ADOX64rm
SARX64rm
SHRX64rm
MMX_MOVD64from64rm
MMX_MOVD64to64rm
VFMADDSUBPD4rm
VFMSUBPD4rm
VFNMSUBPD4rm
VFMSUBADDPD4rm
VFMADDPD4rm
VFNMADDPD4rm
VFMSUBSD4rm
VFNMSUBSD4rm
VFMADDSD4rm
VFNMADDSD4rm
VFMADDSUBPS4rm
VFMSUBPS4rm
VFNMSUBPS4rm
VFMSUBADDPS4rm
VFMADDPS4rm
VFNMADDPS4rm
VFMSUBSS4rm
VFNMSUBSS4rm
VFMADDSS4rm
VFNMADDSS4rm
VBROADCASTF32X4rm
VBROADCASTI32X4rm
VBROADCASTF64X4rm
VBROADCASTI64X4rm
CMOVA16rm
SBB16rm
SUB16rm
CMOVB16rm
ADC16rm
XADD16rm
AND16rm
CMOVAE16rm
CMOVBE16rm
CMOVGE16rm
CMOVLE16rm
CMOVNE16rm
CMOVE16rm
BSF16rm
CMPXCHG16rm
CMOVG16rm
LSL16rm
IMUL16rm
CMOVL16rm
CMOVNO16rm
CMOVO16rm
CMP16rm
CMOVNP16rm
CMOVP16rm
LAR16rm
XOR16rm
BSR16rm
LDS16rm
BOUNDS16rm
LES16rm
LFS16rm
LGS16rm
CMOVNS16rm
LSS16rm
CMOVS16rm
POPCNT16rm
LZCNT16rm
TZCNT16rm
ACQUIRE_MOV16rm
VPERMI2B256rm
VPERMT2B256rm
VPERMI2D256rm
VPERMT2D256rm
VPERMI2PD256rm
VPERMT2PD256rm
VPERMI2Q256rm
VPERMT2Q256rm
VPERMI2PS256rm
VPERMT2PS256rm
VPERMI2W256rm
VPERMT2W256rm
VMOVDQA32Z256rm
VMOVDQU32Z256rm
VINSERTF64x2Z256rm
VINSERTI64x2Z256rm
VMOVDQA64Z256rm
VMOVDQU64Z256rm
VBROADCASTF32X4Z256rm
VBROADCASTI32X4Z256rm
VINSERTF32x4Z256rm
VINSERTI32x4Z256rm
VMOVDQU16Z256rm
VMOVDQU8Z256rm
VMOVNTDQAZ256rm
VPSUBBZ256rm
VPADDBZ256rm
VPEXPANDBZ256rm
VPSHUFBZ256rm
VPAVGBZ256rm
VGF2P8MULBZ256rm
VPBLENDMBZ256rm
VPTESTNMBZ256rm
VPSHUFBITQMBZ256rm
VPERMBZ256rm
VPTESTMBZ256rm
VPCMPEQBZ256rm
VPMULTISHIFTQBZ256rm
VPABSBZ256rm
VPSUBSBZ256rm
VPADDSBZ256rm
VPMINSBZ256rm
VPSUBUSBZ256rm
VPADDUSBZ256rm
VPMAXSBZ256rm
VPCMPGTBZ256rm
VPOPCNTBZ256rm
VPMINUBZ256rm
VPMAXUBZ256rm
VPACKSSWBZ256rm
VPACKUSWBZ256rm
VAESDECZ256rm
VAESENCZ256rm
VPSRADZ256rm
VPSUBDZ256rm
VPMOVSXBDZ256rm
VPMOVZXBDZ256rm
VPADDDZ256rm
VPANDDZ256rm
VPEXPANDDZ256rm
VPGATHERDDZ256rm
VPSLLDZ256rm
VPMULLDZ256rm
VPSRLDZ256rm
VPBLENDMDZ256rm
VPTESTNMDZ256rm
VPERMDZ256rm
VPTESTMDZ256rm
VPANDNDZ256rm
VCVTDQ2PDZ256rm
VCVTUDQ2PDZ256rm
VCVTQQ2PDZ256rm
VCVTUQQ2PDZ256rm
VCVTPS2PDZ256rm
VMOVAPDZ256rm
VSUBPDZ256rm
VMINCPDZ256rm
VMAXCPDZ256rm
VADDPDZ256rm
VEXPANDPDZ256rm
VANDPDZ256rm
VGATHERDPDZ256rm
VSCALEFPDZ256rm
VUNPCKHPDZ256rm
VPERMILPDZ256rm
VUNPCKLPDZ256rm
VMULPDZ256rm
VBLENDMPDZ256rm
VPERMPDZ256rm
VANDNPDZ256rm
VMINPDZ256rm
VGATHERQPDZ256rm
VORPDZ256rm
VXORPDZ256rm
VFPCLASSPDZ256rm
VMOVUPDZ256rm
VDIVPDZ256rm
VMAXPDZ256rm
VPCMPEQDZ256rm
VPGATHERQDZ256rm
VPORDZ256rm
VPXORDZ256rm
VPABSDZ256rm
VPMINSDZ256rm
VPMAXSDZ256rm
VPCONFLICTDZ256rm
VPCMPGTDZ256rm
VPOPCNTDZ256rm
VPLZCNTDZ256rm
VPMINUDZ256rm
VPMAXUDZ256rm
VPSRAVDZ256rm
VPSLLVDZ256rm
VPROLVDZ256rm
VPSRLVDZ256rm
VPRORVDZ256rm
VPMADDWDZ256rm
VPUNPCKHWDZ256rm
VPUNPCKLWDZ256rm
VPMOVSXWDZ256rm
VPMOVZXWDZ256rm
VMOVDDUPZ256rm
VMOVSHDUPZ256rm
VMOVSLDUPZ256rm
VPSRAQZ256rm
VPSUBQZ256rm
VPMOVSXBQZ256rm
VPMOVZXBQZ256rm
VCVTTPD2DQZ256rm
VCVTPD2DQZ256rm
VCVTTPS2DQZ256rm
VCVTPS2DQZ256rm
VPADDQZ256rm
VPUNPCKHDQZ256rm
VPUNPCKLDQZ256rm
VPSLLDQZ256rm
VPSRLDQZ256rm
VPMULDQZ256rm
VPANDQZ256rm
VPEXPANDQZ256rm
VPUNPCKHQDQZ256rm
VPUNPCKLQDQZ256rm
VPCLMULQDQZ256rm
VPGATHERDQZ256rm
VCVTTPD2UDQZ256rm
VCVTPD2UDQZ256rm
VCVTTPS2UDQZ256rm
VCVTPS2UDQZ256rm
VPMULUDQZ256rm
VPMOVSXDQZ256rm
VPMOVZXDQZ256rm
VPSLLQZ256rm
VPMULLQZ256rm
VPSRLQZ256rm
VPBLENDMQZ256rm
VPTESTNMQZ256rm
VPERMQZ256rm
VPTESTMQZ256rm
VPANDNQZ256rm
VCVTTPD2QQZ256rm
VCVTPD2QQZ256rm
VCVTTPS2QQZ256rm
VCVTPS2QQZ256rm
VPCMPEQQZ256rm
VPGATHERQQZ256rm
VCVTTPD2UQQZ256rm
VCVTPD2UQQZ256rm
VCVTTPS2UQQZ256rm
VCVTPS2UQQZ256rm
VPORQZ256rm
VPXORQZ256rm
VPABSQZ256rm
VPMINSQZ256rm
VPMAXSQZ256rm
VPCONFLICTQZ256rm
VPCMPGTQZ256rm
VPOPCNTQZ256rm
VPLZCNTQZ256rm
VPMINUQZ256rm
VPMAXUQZ256rm
VPSRAVQZ256rm
VPSLLVQZ256rm
VPROLVQZ256rm
VPSRLVQZ256rm
VPRORVQZ256rm
VPMOVSXWQZ256rm
VPMOVZXWQZ256rm
VCVTPD2PSZ256rm
VCVTPH2PSZ256rm
VCVTDQ2PSZ256rm
VCVTUDQ2PSZ256rm
VCVTQQ2PSZ256rm
VCVTUQQ2PSZ256rm
VMOVAPSZ256rm
VSUBPSZ256rm
VMINCPSZ256rm
VMAXCPSZ256rm
VADDPSZ256rm
VEXPANDPSZ256rm
VANDPSZ256rm
VGATHERDPSZ256rm
VSCALEFPSZ256rm
VUNPCKHPSZ256rm
VPERMILPSZ256rm
VUNPCKLPSZ256rm
VMULPSZ256rm
VBLENDMPSZ256rm
VPERMPSZ256rm
VANDNPSZ256rm
VMINPSZ256rm
VGATHERQPSZ256rm
VORPSZ256rm
VXORPSZ256rm
VFPCLASSPSZ256rm
VMOVUPSZ256rm
VDIVPSZ256rm
VMAXPSZ256rm
VAESDECLASTZ256rm
VAESENCLASTZ256rm
VPSRAWZ256rm
VPSADBWZ256rm
VPUNPCKHBWZ256rm
VPUNPCKLBWZ256rm
VPSUBWZ256rm
VPMOVSXBWZ256rm
VPMOVZXBWZ256rm
VPADDWZ256rm
VPEXPANDWZ256rm
VPACKSSDWZ256rm
VPACKUSDWZ256rm
VPAVGWZ256rm
VPMULHWZ256rm
VPSLLWZ256rm
VPMULLWZ256rm
VPSRLWZ256rm
VPBLENDMWZ256rm
VPTESTNMWZ256rm
VPERMWZ256rm
VPTESTMWZ256rm
VPCMPEQWZ256rm
VPABSWZ256rm
VPMADDUBSWZ256rm
VPSUBSWZ256rm
VPADDSWZ256rm
VPMINSWZ256rm
VPMULHRSWZ256rm
VPSUBUSWZ256rm
VPADDUSWZ256rm
VPMAXSWZ256rm
VPCMPGTWZ256rm
VPOPCNTWZ256rm
VPMULHUWZ256rm
VPMINUWZ256rm
VPMAXUWZ256rm
VPSRAVWZ256rm
VPSLLVWZ256rm
VPSRLVWZ256rm
VPERMI2B128rm
VPERMT2B128rm
VPERMI2D128rm
VPERMT2D128rm
VPERMI2PD128rm
VPERMT2PD128rm
VPERM2F128rm
VINSERTF128rm
VPERM2I128rm
VINSERTI128rm
VPERMI2Q128rm
VPERMT2Q128rm
VPERMI2PS128rm
VPERMT2PS128rm
VAESKEYGENASSIST128rm
VPERMI2W128rm
VPERMT2W128rm
VMOVDQA32Z128rm
VMOVDQU32Z128rm
VBROADCASTF64X2Z128rm
VBROADCASTI64X2Z128rm
VMOVDQA64Z128rm
VMOVDQU64Z128rm
VMOVDQU16Z128rm
VMOVDQU8Z128rm
VMOVNTDQAZ128rm
VPSUBBZ128rm
VPADDBZ128rm
VPEXPANDBZ128rm
VPSHUFBZ128rm
VPAVGBZ128rm
VGF2P8MULBZ128rm
VPBLENDMBZ128rm
VPTESTNMBZ128rm
VPSHUFBITQMBZ128rm
VPERMBZ128rm
VPTESTMBZ128rm
VPCMPEQBZ128rm
VPMULTISHIFTQBZ128rm
VPABSBZ128rm
VPSUBSBZ128rm
VPADDSBZ128rm
VPMINSBZ128rm
VPSUBUSBZ128rm
VPADDUSBZ128rm
VPMAXSBZ128rm
VPCMPGTBZ128rm
VPOPCNTBZ128rm
VPMINUBZ128rm
VPMAXUBZ128rm
VPACKSSWBZ128rm
VPACKUSWBZ128rm
VAESDECZ128rm
VAESENCZ128rm
VPSRADZ128rm
VPSUBDZ128rm
VPMOVSXBDZ128rm
VPMOVZXBDZ128rm
VPADDDZ128rm
VPANDDZ128rm
VPEXPANDDZ128rm
VPGATHERDDZ128rm
VPSLLDZ128rm
VPMULLDZ128rm
VPSRLDZ128rm
VPBLENDMDZ128rm
VPTESTNMDZ128rm
VPTESTMDZ128rm
VPANDNDZ128rm
VCVTDQ2PDZ128rm
VCVTUDQ2PDZ128rm
VCVTQQ2PDZ128rm
VCVTUQQ2PDZ128rm
VCVTPS2PDZ128rm
VMOVAPDZ128rm
VSUBPDZ128rm
VMINCPDZ128rm
VMAXCPDZ128rm
VADDPDZ128rm
VEXPANDPDZ128rm
VANDPDZ128rm
VGATHERDPDZ128rm
VSCALEFPDZ128rm
VUNPCKHPDZ128rm
VMOVHPDZ128rm
VPERMILPDZ128rm
VUNPCKLPDZ128rm
VMULPDZ128rm
VMOVLPDZ128rm
VBLENDMPDZ128rm
VANDNPDZ128rm
VMINPDZ128rm
VGATHERQPDZ128rm
VORPDZ128rm
VXORPDZ128rm
VFPCLASSPDZ128rm
VMOVUPDZ128rm
VDIVPDZ128rm
VMAXPDZ128rm
VPCMPEQDZ128rm
VPGATHERQDZ128rm
VPORDZ128rm
VPXORDZ128rm
VPABSDZ128rm
VPMINSDZ128rm
VPMAXSDZ128rm
VPCONFLICTDZ128rm
VPCMPGTDZ128rm
VPOPCNTDZ128rm
VPLZCNTDZ128rm
VPMINUDZ128rm
VPMAXUDZ128rm
VPSRAVDZ128rm
VPSLLVDZ128rm
VPROLVDZ128rm
VPSRLVDZ128rm
VPRORVDZ128rm
VPMADDWDZ128rm
VPUNPCKHWDZ128rm
VPUNPCKLWDZ128rm
VPMOVSXWDZ128rm
VPMOVZXWDZ128rm
VMOVDDUPZ128rm
VMOVSHDUPZ128rm
VMOVSLDUPZ128rm
VPSRAQZ128rm
VPSUBQZ128rm
VPMOVSXBQZ128rm
VPMOVZXBQZ128rm
VCVTTPD2DQZ128rm
VCVTPD2DQZ128rm
VCVTTPS2DQZ128rm
VCVTPS2DQZ128rm
VPADDQZ128rm
VPUNPCKHDQZ128rm
VPUNPCKLDQZ128rm
VPSLLDQZ128rm
VPSRLDQZ128rm
VPMULDQZ128rm
VPANDQZ128rm
VPEXPANDQZ128rm
VPUNPCKHQDQZ128rm
VPUNPCKLQDQZ128rm
VPCLMULQDQZ128rm
VPGATHERDQZ128rm
VCVTTPD2UDQZ128rm
VCVTPD2UDQZ128rm
VCVTTPS2UDQZ128rm
VCVTPS2UDQZ128rm
VPMULUDQZ128rm
VPMOVSXDQZ128rm
VPMOVZXDQZ128rm
VPSLLQZ128rm
VPMULLQZ128rm
VPSRLQZ128rm
VPBLENDMQZ128rm
VPTESTNMQZ128rm
VPTESTMQZ128rm
VPANDNQZ128rm
VCVTTPD2QQZ128rm
VCVTPD2QQZ128rm
VCVTTPS2QQZ128rm
VCVTPS2QQZ128rm
VPCMPEQQZ128rm
VPGATHERQQZ128rm
VCVTTPD2UQQZ128rm
VCVTPD2UQQZ128rm
VCVTTPS2UQQZ128rm
VCVTPS2UQQZ128rm
VPORQZ128rm
VPXORQZ128rm
VPABSQZ128rm
VPMINSQZ128rm
VPMAXSQZ128rm
VPCONFLICTQZ128rm
VPCMPGTQZ128rm
VPOPCNTQZ128rm
VPLZCNTQZ128rm
VPMINUQZ128rm
VPMAXUQZ128rm
VPSRAVQZ128rm
VPSLLVQZ128rm
VPROLVQZ128rm
VPSRLVQZ128rm
VPRORVQZ128rm
VPMOVSXWQZ128rm
VPMOVZXWQZ128rm
VCVTPD2PSZ128rm
VCVTPH2PSZ128rm
VCVTDQ2PSZ128rm
VCVTUDQ2PSZ128rm
VCVTQQ2PSZ128rm
VCVTUQQ2PSZ128rm
VMOVAPSZ128rm
VSUBPSZ128rm
VMINCPSZ128rm
VMAXCPSZ128rm
VADDPSZ128rm
VEXPANDPSZ128rm
VANDPSZ128rm
VGATHERDPSZ128rm
VSCALEFPSZ128rm
VUNPCKHPSZ128rm
VMOVHPSZ128rm
VPERMILPSZ128rm
VUNPCKLPSZ128rm
VMULPSZ128rm
VMOVLPSZ128rm
VBLENDMPSZ128rm
VANDNPSZ128rm
VMINPSZ128rm
VGATHERQPSZ128rm
VORPSZ128rm
VXORPSZ128rm
VFPCLASSPSZ128rm
VMOVUPSZ128rm
VDIVPSZ128rm
VMAXPSZ128rm
VAESDECLASTZ128rm
VAESENCLASTZ128rm
VPSRAWZ128rm
VPSADBWZ128rm
VPUNPCKHBWZ128rm
VPUNPCKLBWZ128rm
VPSUBWZ128rm
VPMOVSXBWZ128rm
VPMOVZXBWZ128rm
VPADDWZ128rm
VPEXPANDWZ128rm
VPACKSSDWZ128rm
VPACKUSDWZ128rm
VPAVGWZ128rm
VPMULHWZ128rm
VPSLLWZ128rm
VPMULLWZ128rm
VPSRLWZ128rm
VPBLENDMWZ128rm
VPTESTNMWZ128rm
VPERMWZ128rm
VPTESTMWZ128rm
VPCMPEQWZ128rm
VPABSWZ128rm
VPMADDUBSWZ128rm
VPSUBSWZ128rm
VPADDSWZ128rm
VPMINSWZ128rm
VPMULHRSWZ128rm
VPSUBUSWZ128rm
VPADDUSWZ128rm
VPMAXSWZ128rm
VPCMPGTWZ128rm
VPOPCNTWZ128rm
VPMULHUWZ128rm
VPMINUWZ128rm
VPMAXUWZ128rm
VPSRAVWZ128rm
VPSLLVWZ128rm
VPSRLVWZ128rm
SBB8rm
SUB8rm
ADC8rm
XADD8rm
AND8rm
CMPXCHG8rm
CMP8rm
XOR8rm
ACQUIRE_MOV8rm
VBROADCASTF32X8rm
VBROADCASTI32X8rm
VMOVNTDQArm
VMOVDQArm
VPERMI2Brm
VPERMT2Brm
VPSHABrm
VPSUBBrm
VPADDBrm
VPSHUFBrm
MMX_PSHUFBrm
VPAVGBrm
VPSHLBrm
VGF2P8MULBrm
VPSIGNBrm
MMX_PSIGNBrm
VPCMPEQBrm
VPINSRBrm
VPABSBrm
MMX_PABSBrm
VPSUBSBrm
VPADDSBrm
VPMINSBrm
VPSUBUSBrm
VPADDUSBrm
PAVGUSBrm
VPMAXSBrm
VPCMPGTBrm
VPROTBrm
VPBROADCASTBrm
VPMINUBrm
PFSUBrm
VPMAXUBrm
VPBLENDVBrm
VPACKSSWBrm
VPACKUSWBrm
PFACCrm
PFNACCrm
PFPNACCrm
VAESDECrm
VAESIMCrm
VAESENCrm
VPERMI2Drm
VPERMT2Drm
VPSHADrm
VPSRADrm
MMX_PSRADrm
VPHADDBDrm
VPHADDUBDrm
VPHSUBDrm
MMX_PHSUBDrm
VPSUBDrm
VPMOVSXBDrm
VPMOVZXBDrm
PFADDrm
VPHADDDrm
MMX_PHADDDrm
VPADDDrm
VPGATHERDDrm
VPMACSDDrm
VPMACSSDDrm
PI2FDrm
PF2IDrm
VPSHLDrm
VPSLLDrm
MMX_PSLLDrm
VPMULLDrm
VPSRLDrm
MMX_PSRLDrm
VPANDrm
VPSIGNDrm
MMX_PSIGNDrm
VPERMI2PDrm
VPERMIL2PDrm
VCVTDQ2PDrm
VCVTPS2PDrm
VPERMT2PDrm
VMOVAPDrm
PSWAPDrm
VADDSUBPDrm
VHSUBPDrm
VSUBPDrm
VMINCPDrm
VMAXCPDrm
VHADDPDrm
VADDPDrm
VANDPDrm
VGATHERDPDrm
VUNPCKHPDrm
VMOVHPDrm
VPERMILPDrm
VUNPCKLPDrm
VMULPDrm
VMOVLPDrm
VANDNPDrm
VMINPDrm
VGATHERQPDrm
VORPDrm
VXORPDrm
VTESTPDrm
VMOVUPDrm
VBLENDVPDrm
VDIVPDrm
VMASKMOVPDrm
VMAXPDrm
VFRCZPDrm
VPCMPEQDrm
VPGATHERQDrm
VPINSRDrm
VCVTSI642SDrm
VCVTSI2SDrm
VCVTSS2SDrm
VPABSDrm
MMX_PABSDrm
VSUBSDrm
VMINCSDrm
VMAXCSDrm
VADDSDrm
VUCOMISDrm
VCOMISDrm
VMULSDrm
VPMINSDrm
VMINSDrm
VCMPSDrm
VP4DPWSSDrm
VDIVSDrm
VMOVSDrm
VPMAXSDrm
VMAXSDrm
VFRCZSDrm
VMOV64toSDrm
VPCMPGTDrm
VPROTDrm
VPBROADCASTDrm
VPMINUDrm
VPMAXUDrm
VPSRAVDrm
VPSLLVDrm
VPSRLVDrm
VPMASKMOVDrm
VPHSUBWDrm
VPHADDWDrm
VPMADDWDrm
VPUNPCKHWDrm
VPUNPCKLWDrm
VPMACSWDrm
VPMADCSWDrm
VPMACSSWDrm
VPMADCSSWDrm
VPHADDUWDrm
VPMOVSXWDrm
VPMOVZXWDrm
PFCMPGErm
SHA1NEXTErm
VPMACSDQHrm
VPMACSSDQHrm
VMOVDI2PDIrm
VMOVQI2PQIrm
VMOV64toPQIrm
VPCMPESTRIrm
VPCMPISTRIrm
VCVTTSD2SIrm
VCVTTSS2SIrm
VPMACSDQLrm
VPMACSSDQLrm
PFMULrm
VPCMPESTRMrm
VPCMPISTRMrm
VPANDNrm
PFMINrm
PFRCPrm
VMOVDDUPrm
VMOVSHDUPrm
VMOVSLDUPrm
VPERMI2Qrm
VPERMT2Qrm
VPSHAQrm
VPHADDBQrm
VPHADDUBQrm
VPSUBQrm
VPMOVSXBQrm
VPMOVZXBQrm
VCVTTPD2DQrm
VCVTPD2DQrm
VCVTTPS2DQrm
VCVTPS2DQrm
VPHSUBDQrm
VPADDQrm
VPHADDDQrm
VPUNPCKHDQrm
VPUNPCKLDQrm
VPMULDQrm
VPUNPCKHQDQrm
VPUNPCKLQDQrm
VPCLMULQDQrm
VPGATHERDQrm
VPHADDUDQrm
VPMULUDQrm
VPMOVSXDQrm
VPMOVZXDQrm
PFCMPEQrm
VPSHLQrm
VPSLLQrm
MMX_PSLLQrm
VPSRLQrm
MMX_PSRLQrm
VPCMPEQQrm
VPGATHERQQrm
VPINSRQrm
VPCMPGTQrm
VPROTQrm
VPBROADCASTQrm
VPSLLVQrm
VPSRLVQrm
VPMASKMOVQrm
VPHADDWQrm
VPHADDUWQrm
VPMOVSXWQrm
VPMOVZXWQrm
PFSUBRrm
VPORrm
VPXORrm
VP4DPWSSDSrm
VCVTPD2PSrm
VCVTPH2PSrm
VPERMI2PSrm
VPERMIL2PSrm
VCVTDQ2PSrm
VPERMT2PSrm
VMOVAPSrm
VADDSUBPSrm
VHSUBPSrm
VSUBPSrm
VMINCPSrm
VMAXCPSrm
VHADDPSrm
V4FMADDPSrm
V4FNMADDPSrm
VADDPSrm
VANDPSrm
VGATHERDPSrm
VUNPCKHPSrm
VMOVHPSrm
VPERMILPSrm
VUNPCKLPSrm
VMULPSrm
VMOVLPSrm
VANDNPSrm
VMINPSrm
VGATHERQPSrm
VORPSrm
VXORPSrm
VINSERTPSrm
VTESTPSrm
VMOVUPSrm
VBLENDVPSrm
VDIVPSrm
VMASKMOVPSrm
VMAXPSrm
VFRCZPSrm
VCVTSI642SSrm
VCVTSD2SSrm
VMOVDI2SSrm
VCVTSI2SSrm
VSUBSSrm
VMINCSSrm
VMAXCSSrm
V4FMADDSSrm
V4FNMADDSSrm
VADDSSrm
VUCOMISSrm
VCOMISSrm
VMULSSrm
VMINSSrm
VCMPSSrm
VBROADCASTSSrm
VDIVSSrm
VMOVSSrm
VMAXSSrm
VFRCZSSrm
PFCMPGTrm
PFRSQRTrm
VAESDECLASTrm
VAESENCLASTrm
VPTESTrm
VLDDQUrm
VMOVDQUrm
VPERMI2Wrm
VPERMT2Wrm
VPSHAWrm
VPSRAWrm
MMX_PSRAWrm
VPHSUBBWrm
VPSADBWrm
VPHADDBWrm
VPUNPCKHBWrm
VPUNPCKLBWrm
VPHADDUBWrm
VPHSUBWrm
MMX_PHSUBWrm
VPSUBWrm
VPMOVSXBWrm
VPMOVZXBWrm
VPHADDWrm
MMX_PHADDWrm
VPADDWrm
VPACKSSDWrm
VPACKUSDWrm
PI2FWrm
VPAVGWrm
VPMULHWrm
PF2IWrm
VPSHLWrm
VPSLLWrm
MMX_PSLLWrm
VPMULLWrm
VPSRLWrm
MMX_PSRLWrm
VPSIGNWrm
MMX_PSIGNWrm
VPCMPEQWrm
PMULHRWrm
VPINSRWrm
MMX_PINSRWrm
VPABSWrm
MMX_PABSWrm
VPMADDUBSWrm
MMX_PMADDUBSWrm
VPHSUBSWrm
MMX_PHSUBSWrm
VPSUBSWrm
VPHADDSWrm
MMX_PHADDSWrm
VPADDSWrm
VPMINSWrm
VPMULHRSWrm
MMX_PMULHRSWrm
VPSUBUSWrm
VPADDUSWrm
VPMAXSWrm
VPCMPGTWrm
VPROTWrm
VPBROADCASTWrm
VPMULHUWrm
VPMINUWrm
VPHMINPOSUWrm
VPMAXUWrm
VPMACSWWrm
VPMACSSWWrm
PFMAXrm
BNDLDXrm
VFMADDSUBPD4Yrm
VFMSUBPD4Yrm
VFNMSUBPD4Yrm
VFMSUBADDPD4Yrm
VFMADDPD4Yrm
VFNMADDPD4Yrm
VFMADDSUBPS4Yrm
VFMSUBPS4Yrm
VFNMSUBPS4Yrm
VFMSUBADDPS4Yrm
VFMADDPS4Yrm
VFNMADDPS4Yrm
VMOVNTDQAYrm
VMOVDQAYrm
VPSUBBYrm
VPADDBYrm
VPSHUFBYrm
VPAVGBYrm
VGF2P8MULBYrm
VPSIGNBYrm
VPCMPEQBYrm
VPABSBYrm
VPSUBSBYrm
VPADDSBYrm
VPMINSBYrm
VPSUBUSBYrm
VPADDUSBYrm
VPMAXSBYrm
VPCMPGTBYrm
VPBROADCASTBYrm
VPMINUBYrm
VPMAXUBYrm
VPBLENDVBYrm
VPACKSSWBYrm
VPACKUSWBYrm
VAESDECYrm
VAESENCYrm
VPSRADYrm
VPHSUBDYrm
VPSUBDYrm
VPMOVSXBDYrm
VPMOVZXBDYrm
VPHADDDYrm
VPADDDYrm
VPGATHERDDYrm
VPSLLDYrm
VPMULLDYrm
VPSRLDYrm
VPERMDYrm
VPANDYrm
VPSIGNDYrm
VPERMIL2PDYrm
VCVTDQ2PDYrm
VCVTPS2PDYrm
VMOVAPDYrm
VADDSUBPDYrm
VHSUBPDYrm
VSUBPDYrm
VMINCPDYrm
VMAXCPDYrm
VHADDPDYrm
VADDPDYrm
VANDPDYrm
VGATHERDPDYrm
VUNPCKHPDYrm
VPERMILPDYrm
VUNPCKLPDYrm
VMULPDYrm
VANDNPDYrm
VMINPDYrm
VGATHERQPDYrm
VORPDYrm
VXORPDYrm
VTESTPDYrm
VMOVUPDYrm
VBLENDVPDYrm
VDIVPDYrm
VMASKMOVPDYrm
VMAXPDYrm
VFRCZPDYrm
VPCMPEQDYrm
VPGATHERQDYrm
VPABSDYrm
VPMINSDYrm
VBROADCASTSDYrm
VPMAXSDYrm
VPCMPGTDYrm
VPBROADCASTDYrm
VPMINUDYrm
VPMAXUDYrm
VPSRAVDYrm
VPSLLVDYrm
VPSRLVDYrm
VPMASKMOVDYrm
VPMADDWDYrm
VPUNPCKHWDYrm
VPUNPCKLWDYrm
VPMOVSXWDYrm
VPMOVZXWDYrm
VPANDNYrm
VMOVDDUPYrm
VMOVSHDUPYrm
VMOVSLDUPYrm
VPSUBQYrm
VPMOVSXBQYrm
VPMOVZXBQYrm
VCVTTPD2DQYrm
VCVTPD2DQYrm
VCVTTPS2DQYrm
VCVTPS2DQYrm
VPADDQYrm
VPUNPCKHDQYrm
VPUNPCKLDQYrm
VPMULDQYrm
VPUNPCKHQDQYrm
VPUNPCKLQDQYrm
VPCLMULQDQYrm
VPGATHERDQYrm
VPMULUDQYrm
VPMOVSXDQYrm
VPMOVZXDQYrm
VPSLLQYrm
VPSRLQYrm
VPCMPEQQYrm
VPGATHERQQYrm
VPCMPGTQYrm
VPBROADCASTQYrm
VPSLLVQYrm
VPSRLVQYrm
VPMASKMOVQYrm
VPMOVSXWQYrm
VPMOVZXWQYrm
VPORYrm
VPXORYrm
VCVTPD2PSYrm
VCVTPH2PSYrm
VPERMIL2PSYrm
VCVTDQ2PSYrm
VMOVAPSYrm
VADDSUBPSYrm
VHSUBPSYrm
VSUBPSYrm
VMINCPSYrm
VMAXCPSYrm
VHADDPSYrm
VADDPSYrm
VANDPSYrm
VGATHERDPSYrm
VUNPCKHPSYrm
VPERMILPSYrm
VUNPCKLPSYrm
VMULPSYrm
VPERMPSYrm
VANDNPSYrm
VMINPSYrm
VGATHERQPSYrm
VORPSYrm
VXORPSYrm
VTESTPSYrm
VMOVUPSYrm
VBLENDVPSYrm
VDIVPSYrm
VMASKMOVPSYrm
VMAXPSYrm
VFRCZPSYrm
VBROADCASTSSYrm
VAESDECLASTYrm
VAESENCLASTYrm
VPTESTYrm
VLDDQUYrm
VMOVDQUYrm
VPSRAWYrm
VPSADBWYrm
VPUNPCKHBWYrm
VPUNPCKLBWYrm
VPHSUBWYrm
VPSUBWYrm
VPMOVSXBWYrm
VPMOVZXBWYrm
VPHADDWYrm
VPADDWYrm
VPACKSSDWYrm
VPACKUSDWYrm
VPAVGWYrm
VPMULHWYrm
VPSLLWYrm
VPMULLWYrm
VPSRLWYrm
VPSIGNWYrm
VPCMPEQWYrm
VPABSWYrm
VPMADDUBSWYrm
VPHSUBSWYrm
VPSUBSWYrm
VPHADDSWYrm
VPADDSWYrm
VPMINSWYrm
VPMULHRSWYrm
VPSUBUSWYrm
VPADDUSWYrm
VPMAXSWYrm
VPCMPGTWYrm
VPBROADCASTWYrm
VPMULHUWYrm
VPMINUWYrm
VPMAXUWYrm
VMOVDQA32Zrm
VMOVDQU32Zrm
VINSERTF64x2Zrm
VINSERTI64x2Zrm
VMOVDQA64Zrm
VCVTTSD2SI64Zrm
VCVTTSS2SI64Zrm
VCVTTSD2USI64Zrm
VCVTTSS2USI64Zrm
VMOVDQU64Zrm
VINSERTF32x4Zrm
VINSERTI32x4Zrm
VINSERTF64x4Zrm
VINSERTI64x4Zrm
VMOVDQU16Zrm
VMOVDQU8Zrm
VINSERTF32x8Zrm
VINSERTI32x8Zrm
VMOVNTDQAZrm
VPSUBBZrm
VPADDBZrm
VPEXPANDBZrm
VPSHUFBZrm
VPAVGBZrm
VGF2P8MULBZrm
VPBLENDMBZrm
VPTESTNMBZrm
VPSHUFBITQMBZrm
VPERMBZrm
VPTESTMBZrm
VPCMPEQBZrm
VPMULTISHIFTQBZrm
VPINSRBZrm
VPABSBZrm
VPSUBSBZrm
VPADDSBZrm
VPMINSBZrm
VPSUBUSBZrm
VPADDUSBZrm
VPMAXSBZrm
VPCMPGTBZrm
VPOPCNTBZrm
VPMINUBZrm
VPMAXUBZrm
VPACKSSWBZrm
VPACKUSWBZrm
VAESDECZrm
VAESENCZrm
VPSRADZrm
VPSUBDZrm
VPMOVSXBDZrm
VPMOVZXBDZrm
VPADDDZrm
VPANDDZrm
VPEXPANDDZrm
VPGATHERDDZrm
VPSLLDZrm
VPMULLDZrm
VPSRLDZrm
VPBLENDMDZrm
VPTESTNMDZrm
VPERMDZrm
VPTESTMDZrm
VPANDNDZrm
VCVTDQ2PDZrm
VCVTUDQ2PDZrm
VCVTQQ2PDZrm
VCVTUQQ2PDZrm
VCVTPS2PDZrm
VMOVAPDZrm
VSUBPDZrm
VMINCPDZrm
VMAXCPDZrm
VADDPDZrm
VEXPANDPDZrm
VANDPDZrm
VGATHERDPDZrm
VSCALEFPDZrm
VUNPCKHPDZrm
VPERMILPDZrm
VUNPCKLPDZrm
VMULPDZrm
VBLENDMPDZrm
VPERMPDZrm
VANDNPDZrm
VMINPDZrm
VGATHERQPDZrm
VORPDZrm
VXORPDZrm
VFPCLASSPDZrm
VMOVUPDZrm
VDIVPDZrm
VMAXPDZrm
VPCMPEQDZrm
VPGATHERQDZrm
VPORDZrm
VPXORDZrm
VPINSRDZrm
VCVTSI642SDZrm
VCVTUSI642SDZrm
VCVTSI2SDZrm
VCVTUSI2SDZrm
VCVTSS2SDZrm
VRCP14SDZrm
VRSQRT14SDZrm
VPABSDZrm
VSUBSDZrm
VMINCSDZrm
VMAXCSDZrm
VADDSDZrm
VSCALEFSDZrm
VUCOMISDZrm
VCOMISDZrm
VMULSDZrm
VPMINSDZrm
VMINSDZrm
VCMPSDZrm
VFPCLASSSDZrm
VDIVSDZrm
VMOVSDZrm
VPMAXSDZrm
VMAXSDZrm
VMOV64toSDZrm
VPCONFLICTDZrm
VPCMPGTDZrm
VPOPCNTDZrm
VPLZCNTDZrm
VPMINUDZrm
VPMAXUDZrm
VPSRAVDZrm
VPSLLVDZrm
VPROLVDZrm
VPSRLVDZrm
VPRORVDZrm
VPMADDWDZrm
VPUNPCKHWDZrm
VPUNPCKLWDZrm
VPMOVSXWDZrm
VPMOVZXWDZrm
VMOVDI2PDIZrm
VMOVQI2PQIZrm
VMOV64toPQIZrm
VCVTTSD2SIZrm
VCVTTSS2SIZrm
VCVTTSD2USIZrm
VCVTTSS2USIZrm
VMOVDDUPZrm
VMOVSHDUPZrm
VMOVSLDUPZrm
VPSRAQZrm
VPSUBQZrm
VPMOVSXBQZrm
VPMOVZXBQZrm
VCVTTPD2DQZrm
VCVTPD2DQZrm
VCVTTPS2DQZrm
VCVTPS2DQZrm
VPADDQZrm
VPUNPCKHDQZrm
VPUNPCKLDQZrm
VPSLLDQZrm
VPSRLDQZrm
VPMULDQZrm
VPANDQZrm
VPEXPANDQZrm
VPUNPCKHQDQZrm
VPUNPCKLQDQZrm
VPCLMULQDQZrm
VPGATHERDQZrm
VCVTTPD2UDQZrm
VCVTPD2UDQZrm
VCVTTPS2UDQZrm
VCVTPS2UDQZrm
VPMULUDQZrm
VPMOVSXDQZrm
VPMOVZXDQZrm
VPSLLQZrm
VPMULLQZrm
VPSRLQZrm
VPBLENDMQZrm
VPTESTNMQZrm
VPERMQZrm
VPTESTMQZrm
VPANDNQZrm
VCVTTPD2QQZrm
VCVTPD2QQZrm
VCVTTPS2QQZrm
VCVTPS2QQZrm
VPCMPEQQZrm
VPGATHERQQZrm
VCVTTPD2UQQZrm
VCVTPD2UQQZrm
VCVTTPS2UQQZrm
VCVTPS2UQQZrm
VPORQZrm
VPXORQZrm
VPINSRQZrm
VPABSQZrm
VPMINSQZrm
VPMAXSQZrm
VPCONFLICTQZrm
VPCMPGTQZrm
VPOPCNTQZrm
VPLZCNTQZrm
VPMINUQZrm
VPMAXUQZrm
VPSRAVQZrm
VPSLLVQZrm
VPROLVQZrm
VPSRLVQZrm
VPRORVQZrm
VPMOVSXWQZrm
VPMOVZXWQZrm
VCVTPD2PSZrm
VCVTPH2PSZrm
VCVTDQ2PSZrm
VCVTUDQ2PSZrm
VCVTQQ2PSZrm
VCVTUQQ2PSZrm
VMOVAPSZrm
VSUBPSZrm
VMINCPSZrm
VMAXCPSZrm
VADDPSZrm
VEXPANDPSZrm
VANDPSZrm
VGATHERDPSZrm
VSCALEFPSZrm
VUNPCKHPSZrm
VPERMILPSZrm
VUNPCKLPSZrm
VMULPSZrm
VBLENDMPSZrm
VPERMPSZrm
VANDNPSZrm
VMINPSZrm
VGATHERQPSZrm
VORPSZrm
VXORPSZrm
VFPCLASSPSZrm
VINSERTPSZrm
VMOVUPSZrm
VDIVPSZrm
VMAXPSZrm
VCVTSI642SSZrm
VCVTUSI642SSZrm
VCVTSD2SSZrm
VMOVDI2SSZrm
VCVTSI2SSZrm
VCVTUSI2SSZrm
VRCP14SSZrm
VRSQRT14SSZrm
VSUBSSZrm
VMINCSSZrm
VMAXCSSZrm
VADDSSZrm
VSCALEFSSZrm
VUCOMISSZrm
VCOMISSZrm
VMULSSZrm
VMINSSZrm
VCMPSSZrm
VFPCLASSSSZrm
VDIVSSZrm
VMOVSSZrm
VMAXSSZrm
VAESDECLASTZrm
VAESENCLASTZrm
VPSRAWZrm
VPSADBWZrm
VPUNPCKHBWZrm
VPUNPCKLBWZrm
VPSUBWZrm
VPMOVSXBWZrm
VPMOVZXBWZrm
VPADDWZrm
VPEXPANDWZrm
VPACKSSDWZrm
VPACKUSDWZrm
VPAVGWZrm
VPMULHWZrm
VPSLLWZrm
VPMULLWZrm
VPSRLWZrm
VPBLENDMWZrm
VPTESTNMWZrm
VPERMWZrm
VPTESTMWZrm
VPCMPEQWZrm
VPINSRWZrm
VPABSWZrm
VPMADDUBSWZrm
VPSUBSWZrm
VPADDSWZrm
VPMINSWZrm
VPMULHRSWZrm
VPSUBUSWZrm
VPADDUSWZrm
VPMAXSWZrm
VPCMPGTWZrm
VPOPCNTWZrm
VPMULHUWZrm
VPMINUWZrm
VPMAXUWZrm
VPSRAVWZrm
VPSLLVWZrm
VPSRLVWZrm
MMX_PSUBBirm
MMX_PADDBirm
MMX_PAVGBirm
MMX_PCMPEQBirm
MMX_PSUBSBirm
MMX_PADDSBirm
MMX_PSUBUSBirm
MMX_PADDUSBirm
MMX_PCMPGTBirm
MMX_PMINUBirm
MMX_PMAXUBirm
MMX_PACKSSWBirm
MMX_PACKUSWBirm
MMX_PSUBDirm
MMX_PADDDirm
MMX_PANDirm
MMX_CVTPI2PDirm
MMX_PCMPEQDirm
MMX_PCMPGTDirm
MMX_PMADDWDirm
MMX_PUNPCKHWDirm
MMX_PUNPCKLWDirm
MMX_CVTTPD2PIirm
MMX_CVTPD2PIirm
MMX_CVTTPS2PIirm
MMX_CVTPS2PIirm
MMX_PANDNirm
MMX_PSUBQirm
MMX_PADDQirm
MMX_PUNPCKHDQirm
MMX_PUNPCKLDQirm
MMX_PMULUDQirm
MMX_PORirm
MMX_PXORirm
MMX_CVTPI2PSirm
MMX_PSADBWirm
MMX_PUNPCKHBWirm
MMX_PUNPCKLBWirm
MMX_PSUBWirm
MMX_PADDWirm
MMX_PACKSSDWirm
MMX_PAVGWirm
MMX_PMULHWirm
MMX_PMULLWirm
MMX_PCMPEQWirm
MMX_PSUBSWirm
MMX_PADDSWirm
MMX_PMINSWirm
MMX_PSUBUSWirm
MMX_PADDUSWirm
MMX_PMAXSWirm
MMX_PCMPGTWirm
MMX_PMULHUWirm
VPPERMrrm
VPCMOVrrm
VPCMOVYrrm
MOV16sm
EH_SjLj_Setup
SUB_FST0r
ADD_FST0r
MUL_FST0r
COM_FST0r
COMP_FST0r
SUBR_FST0r
DIVR_FST0r
DIV_FST0r
LEA32r
DEC32r
INC32r
MOVPC32r
SETB_C32r
RDSEED32r
RDRAND32r
NEG32r
PUSH32r
CALL32r
IMUL32r
BSWAP32r
JMP32r
POP32r
STR32r
SLDT32r
NOT32r
IDIV32r
SMSW32r
LEA64_32r
LEA64r
DEC64r
INC64r
SETB_C64r
RDSEED64r
RDRAND64r
PTWRITE64r
NEG64r
PUSH64r
CALL64r
IMUL64r
BSWAP64r
JMP64r
POP64r
STR64r
SLDT64r
MOVGOT64r
NOT64r
IDIV64r
SMSW64r
LEA16r
DEC16r
INC16r
SETB_C16r
RDSEED16r
RDRAND16r
NEG16r
PUSH16r
CALL16r
IMUL16r
JMP16r
POP16r
STR16r
LLDT16r
SLDT16r
NOT16r
IDIV16r
LMSW16r
SMSW16r
FNSTSW16r
VBROADCASTF32X2Z256r
VBROADCASTI32X2Z256r
VPBROADCASTBZ256r
VFMADDSUB231PDZ256r
VFMSUB231PDZ256r
VFNMSUB231PDZ256r
VFMSUBADD231PDZ256r
VFMADD231PDZ256r
VFNMADD231PDZ256r
VFMADDSUB132PDZ256r
VFMSUB132PDZ256r
VFNMSUB132PDZ256r
VFMSUBADD132PDZ256r
VFMADD132PDZ256r
VFNMADD132PDZ256r
VFMADDSUB213PDZ256r
VFMSUB213PDZ256r
VFNMSUB213PDZ256r
VFMSUBADD213PDZ256r
VFMADD213PDZ256r
VFNMADD213PDZ256r
VRCP14PDZ256r
VRSQRT14PDZ256r
VGETEXPPDZ256r
VSQRTPDZ256r
VPDPWSSDZ256r
VBROADCASTSDZ256r
VPDPBUSDZ256r
VPBROADCASTDZ256r
VPSHLDVDZ256r
VPSHRDVDZ256r
VPBROADCASTQZ256r
VPMADD52HUQZ256r
VPMADD52LUQZ256r
VPSHLDVQZ256r
VPSHRDVQZ256r
VPDPWSSDSZ256r
VPDPBUSDSZ256r
VFMADDSUB231PSZ256r
VFMSUB231PSZ256r
VFNMSUB231PSZ256r
VFMSUBADD231PSZ256r
VFMADD231PSZ256r
VFNMADD231PSZ256r
VFMADDSUB132PSZ256r
VFMSUB132PSZ256r
VFNMSUB132PSZ256r
VFMSUBADD132PSZ256r
VFMADD132PSZ256r
VFNMADD132PSZ256r
VFMADDSUB213PSZ256r
VFMSUB213PSZ256r
VFNMSUB213PSZ256r
VFMSUBADD213PSZ256r
VFMADD213PSZ256r
VFNMADD213PSZ256r
VRCP14PSZ256r
VRSQRT14PSZ256r
VGETEXPPSZ256r
VSQRTPSZ256r
VBROADCASTSSZ256r
VPBROADCASTWZ256r
VPSHLDVWZ256r
VPSHRDVWZ256r
VPBROADCASTBrZ256r
VPBROADCASTDrZ256r
VPBROADCASTQrZ256r
VPBROADCASTWrZ256r
VBROADCASTI32X2Z128r
VPBROADCASTBZ128r
VFMADDSUB231PDZ128r
VFMSUB231PDZ128r
VFNMSUB231PDZ128r
VFMSUBADD231PDZ128r
VFMADD231PDZ128r
VFNMADD231PDZ128r
VFMADDSUB132PDZ128r
VFMSUB132PDZ128r
VFNMSUB132PDZ128r
VFMSUBADD132PDZ128r
VFMADD132PDZ128r
VFNMADD132PDZ128r
VFMADDSUB213PDZ128r
VFMSUB213PDZ128r
VFNMSUB213PDZ128r
VFMSUBADD213PDZ128r
VFMADD213PDZ128r
VFNMADD213PDZ128r
VRCP14PDZ128r
VRSQRT14PDZ128r
VGETEXPPDZ128r
VSQRTPDZ128r
VPDPWSSDZ128r
VPDPBUSDZ128r
VPBROADCASTDZ128r
VPSHLDVDZ128r
VPSHRDVDZ128r
VPBROADCASTQZ128r
VPMADD52HUQZ128r
VPMADD52LUQZ128r
VPSHLDVQZ128r
VPSHRDVQZ128r
VPDPWSSDSZ128r
VPDPBUSDSZ128r
VFMADDSUB231PSZ128r
VFMSUB231PSZ128r
VFNMSUB231PSZ128r
VFMSUBADD231PSZ128r
VFMADD231PSZ128r
VFNMADD231PSZ128r
VFMADDSUB132PSZ128r
VFMSUB132PSZ128r
VFNMSUB132PSZ128r
VFMSUBADD132PSZ128r
VFMADD132PSZ128r
VFNMADD132PSZ128r
VFMADDSUB213PSZ128r
VFMSUB213PSZ128r
VFNMSUB213PSZ128r
VFMSUBADD213PSZ128r
VFMADD213PSZ128r
VFNMADD213PSZ128r
VRCP14PSZ128r
VRSQRT14PSZ128r
VGETEXPPSZ128r
VSQRTPSZ128r
VBROADCASTSSZ128r
VPBROADCASTWZ128r
VPSHLDVWZ128r
VPSHRDVWZ128r
VPBROADCASTBrZ128r
VPBROADCASTDrZ128r
VPBROADCASTQrZ128r
VPBROADCASTWrZ128r
DEC8r
INC8r
SETB_C8r
NEG8r
IMUL8r
NOT8r
IDIV8r
SETAr
SETBr
VFMADDSUB231PDr
VFMSUB231PDr
VFNMSUB231PDr
VFMSUBADD231PDr
VFMADD231PDr
VFNMADD231PDr
VFMADDSUB132PDr
VFMSUB132PDr
VFNMSUB132PDr
VFMSUBADD132PDr
VFMADD132PDr
VFNMADD132PDr
VFMADDSUB213PDr
VFMSUB213PDr
VFNMSUB213PDr
VFMSUBADD213PDr
VFMADD213PDr
VFNMADD213PDr
VROUNDPDr
VSQRTPDr
VFMSUB231SDr
VFNMSUB231SDr
VFMADD231SDr
VFNMADD231SDr
VFMSUB132SDr
VFNMSUB132SDr
VFMADD132SDr
VFNMADD132SDr
VFMSUB213SDr
VFNMSUB213SDr
VFMADD213SDr
VFNMADD213SDr
VROUNDSDr
VSQRTSDr
SETAEr
SETBEr
SETGEr
SETLEr
SETNEr
SETEr
PTWRITEr
UCOM_Fr
SETGr
UCOM_FIr
NOOPLr
SETLr
SETNOr
CLZEROr
SETOr
UCOM_FPr
UCOM_FIPr
TAILJMPr
SETNPr
UCOM_FPPr
SETPr
NOOPQr
VERRr
LTRr
SETNSr
VFMADDSUB231PSr
VFMSUB231PSr
VFNMSUB231PSr
VFMSUBADD231PSr
VFMADD231PSr
VFNMADD231PSr
VFMADDSUB132PSr
VFMSUB132PSr
VFNMSUB132PSr
VFMSUBADD132PSr
VFMADD132PSr
VFNMADD132PSr
VFMADDSUB213PSr
VFMSUB213PSr
VFNMSUB213PSr
VFMSUBADD213PSr
VFMADD213PSr
VFNMADD213PSr
VROUNDPSr
VRCPPSr
VRSQRTPSr
VSQRTPSr
VFMSUB231SSr
VFNMSUB231SSr
VFMADD231SSr
VFNMADD231SSr
VFMSUB132SSr
VFNMSUB132SSr
VFMADD132SSr
VFNMADD132SSr
VFMSUB213SSr
VFNMSUB213SSr
VFMADD213SSr
VFNMADD213SSr
VROUNDSSr
VRCPSSr
VRSQRTSSr
VSQRTSSr
SETSr
RDPKRUr
WRPKRUr
NOOPWr
VERWr
VFMADDSUB231PDYr
VFMSUB231PDYr
VFNMSUB231PDYr
VFMSUBADD231PDYr
VFMADD231PDYr
VFNMADD231PDYr
VFMADDSUB132PDYr
VFMSUB132PDYr
VFNMSUB132PDYr
VFMSUBADD132PDYr
VFMADD132PDYr
VFNMADD132PDYr
VFMADDSUB213PDYr
VFMSUB213PDYr
VFNMSUB213PDYr
VFMSUBADD213PDYr
VFMADD213PDYr
VFNMADD213PDYr
VROUNDPDYr
VSQRTPDYr
VFMADDSUB231PSYr
VFMSUB231PSYr
VFNMSUB231PSYr
VFMSUBADD231PSYr
VFMADD231PSYr
VFNMADD231PSYr
VFMADDSUB132PSYr
VFMSUB132PSYr
VFNMSUB132PSYr
VFMSUBADD132PSYr
VFMADD132PSYr
VFNMADD132PSYr
VFMADDSUB213PSYr
VFMSUB213PSYr
VFNMSUB213PSYr
VFMSUBADD213PSYr
VFMADD213PSYr
VFNMADD213PSYr
VROUNDPSYr
VRCPPSYr
VRSQRTPSYr
VSQRTPSYr
VBROADCASTF32X2Zr
VBROADCASTI32X2Zr
VPBROADCASTBZr
VFMADDSUB231PDZr
VFMSUB231PDZr
VFNMSUB231PDZr
VFMSUBADD231PDZr
VFMADD231PDZr
VFNMADD231PDZr
VFMADDSUB132PDZr
VFMSUB132PDZr
VFNMSUB132PDZr
VFMSUBADD132PDZr
VFMADD132PDZr
VFNMADD132PDZr
VEXP2PDZr
VFMADDSUB213PDZr
VFMSUB213PDZr
VFNMSUB213PDZr
VFMSUBADD213PDZr
VFMADD213PDZr
VFNMADD213PDZr
VRCP14PDZr
VRSQRT14PDZr
VRCP28PDZr
VRSQRT28PDZr
VGETEXPPDZr
VSQRTPDZr
VFMSUB231SDZr
VFNMSUB231SDZr
VFMADD231SDZr
VFNMADD231SDZr
VFMSUB132SDZr
VFNMSUB132SDZr
VFMADD132SDZr
VFNMADD132SDZr
VFMSUB213SDZr
VFNMSUB213SDZr
VFMADD213SDZr
VFNMADD213SDZr
VRCP28SDZr
VRSQRT28SDZr
VRNDSCALESDZr
VGETEXPSDZr
VPDPWSSDZr
VSQRTSDZr
VBROADCASTSDZr
VPDPBUSDZr
VPBROADCASTDZr
VPSHLDVDZr
VPSHRDVDZr
VPBROADCASTQZr
VPMADD52HUQZr
VPMADD52LUQZr
VPSHLDVQZr
VPSHRDVQZr
VPDPWSSDSZr
VPDPBUSDSZr
VFMADDSUB231PSZr
VFMSUB231PSZr
VFNMSUB231PSZr
VFMSUBADD231PSZr
VFMADD231PSZr
VFNMADD231PSZr
VFMADDSUB132PSZr
VFMSUB132PSZr
VFNMSUB132PSZr
VFMSUBADD132PSZr
VFMADD132PSZr
VFNMADD132PSZr
VEXP2PSZr
VFMADDSUB213PSZr
VFMSUB213PSZr
VFNMSUB213PSZr
VFMSUBADD213PSZr
VFMADD213PSZr
VFNMADD213PSZr
VRCP14PSZr
VRSQRT14PSZr
VRCP28PSZr
VRSQRT28PSZr
VGETEXPPSZr
VSQRTPSZr
VFMSUB231SSZr
VFNMSUB231SSZr
VFMADD231SSZr
VFNMADD231SSZr
VFMSUB132SSZr
VFNMSUB132SSZr
VFMADD132SSZr
VFNMADD132SSZr
VFMSUB213SSZr
VFNMSUB213SSZr
VFMADD213SSZr
VFNMADD213SSZr
VRCP28SSZr
VRSQRT28SSZr
VRNDSCALESSZr
VGETEXPSSZr
VSQRTSSZr
VBROADCASTSSZr
VPBROADCASTWZr
VPSHLDVWZr
VPSHRDVWZr
VPBROADCASTBrZr
VPBROADCASTDrZr
VPBROADCASTQrZr
VPBROADCASTWrZr
XCHG32ar
XCHG64ar
XCHG16ar
MOV32cr
MOV64cr
MOV32dr
MOV64dr
Int_MemBarrier
OUT32ir
OUT16ir
OUT8ir
KMOVBkr
KMOVDkr
KMOVQkr
KMOVWkr
SBB32mr
LOCK_SUB32mr
ADC32mr
BTC32mr
VMREAD32mr
RELEASE_FADD32mr
RELEASE_ADD32mr
LOCK_ADD32mr
RELEASE_AND32mr
LOCK_AND32mr
MOVBE32mr
CMP32mr
RELEASE_XOR32mr
LOCK_XOR32mr
RELEASE_OR32mr
LOCK_OR32mr
BTR32mr
BTS32mr
BT32mr
TEST32mr
BNDMOV32mr
RELEASE_MOV32mr
SBB64mr
LOCK_SUB64mr
ADC64mr
BTC64mr
VMREAD64mr
RELEASE_FADD64mr
RELEASE_ADD64mr
LOCK_ADD64mr
RELEASE_AND64mr
LOCK_AND64mr
MMX_MOVD64mr
MOVBE64mr
CMP64mr
MMX_MOVQ64mr
RELEASE_XOR64mr
LOCK_XOR64mr
RELEASE_OR64mr
LOCK_OR64mr
BTR64mr
BTS64mr
BT64mr
TEST64mr
BNDMOV64mr
RELEASE_MOV64mr
MOVNTI_64mr
VMOVSDto64mr
VMOVPQIto64mr
VFMADDSUBPD4mr
VFMSUBPD4mr
VFNMSUBPD4mr
VFMSUBADDPD4mr
VFMADDPD4mr
VFNMADDPD4mr
VFMSUBSD4mr
VFNMSUBSD4mr
VFMADDSD4mr
VFNMADDSD4mr
VFMADDSUBPS4mr
VFMSUBPS4mr
VFNMSUBPS4mr
VFMSUBADDPS4mr
VFMADDPS4mr
VFNMADDPS4mr
VFMSUBSS4mr
VFNMSUBSS4mr
VFMADDSS4mr
VFNMADDSS4mr
SBB16mr
LOCK_SUB16mr
ADC16mr
BTC16mr
LOCK_ADD16mr
LOCK_AND16mr
MOVBE16mr
ARPL16mr
CMP16mr
LOCK_XOR16mr
LOCK_OR16mr
BTR16mr
BTS16mr
BT16mr
TEST16mr
RELEASE_MOV16mr
VMOVDQA32Z256mr
VMOVDQU32Z256mr
VEXTRACTF64x2Z256mr
VEXTRACTI64x2Z256mr
VMOVDQA64Z256mr
VMOVDQU64Z256mr
VEXTRACTF32x4Z256mr
VEXTRACTI32x4Z256mr
VMOVDQU16Z256mr
VMOVDQU8Z256mr
VPMOVUSDBZ256mr
VPMOVSDBZ256mr
VPMOVDBZ256mr
VPMOVUSQBZ256mr
VPMOVSQBZ256mr
VPMOVQBZ256mr
VPCOMPRESSBZ256mr
VPMOVUSWBZ256mr
VPMOVSWBZ256mr
VPMOVWBZ256mr
VPSCATTERDDZ256mr
VMOVAPDZ256mr
VSCATTERDPDZ256mr
VSCATTERQPDZ256mr
VCOMPRESSPDZ256mr
VMOVNTPDZ256mr
VMOVUPDZ256mr
VPSCATTERQDZ256mr
VPMOVUSQDZ256mr
VPMOVSQDZ256mr
VPMOVQDZ256mr
VPCOMPRESSDZ256mr
VCVTPS2PHZ256mr
VPSCATTERDQZ256mr
VMOVNTDQZ256mr
VPSCATTERQQZ256mr
VPCOMPRESSQZ256mr
VMOVAPSZ256mr
VSCATTERDPSZ256mr
VSCATTERQPSZ256mr
VCOMPRESSPSZ256mr
VMOVNTPSZ256mr
VMOVUPSZ256mr
VPMOVUSDWZ256mr
VPMOVSDWZ256mr
VPMOVDWZ256mr
VPMOVUSQWZ256mr
VPMOVSQWZ256mr
VPMOVQWZ256mr
VPCOMPRESSWZ256mr
VEXTRACTF128mr
VEXTRACTI128mr
VMOVDQA32Z128mr
VMOVDQU32Z128mr
VMOVDQA64Z128mr
VMOVDQU64Z128mr
VMOVDQU16Z128mr
VMOVDQU8Z128mr
VPMOVUSDBZ128mr
VPMOVSDBZ128mr
VPMOVDBZ128mr
VPMOVUSQBZ128mr
VPMOVSQBZ128mr
VPMOVQBZ128mr
VPCOMPRESSBZ128mr
VPMOVUSWBZ128mr
VPMOVSWBZ128mr
VPMOVWBZ128mr
VPSCATTERDDZ128mr
VMOVAPDZ128mr
VSCATTERDPDZ128mr
VMOVHPDZ128mr
VMOVLPDZ128mr
VSCATTERQPDZ128mr
VCOMPRESSPDZ128mr
VMOVNTPDZ128mr
VMOVUPDZ128mr
VPSCATTERQDZ128mr
VPMOVUSQDZ128mr
VPMOVSQDZ128mr
VPMOVQDZ128mr
VPCOMPRESSDZ128mr
VCVTPS2PHZ128mr
VPSCATTERDQZ128mr
VMOVNTDQZ128mr
VPSCATTERQQZ128mr
VPCOMPRESSQZ128mr
VMOVAPSZ128mr
VSCATTERDPSZ128mr
VMOVHPSZ128mr
VMOVLPSZ128mr
VSCATTERQPSZ128mr
VCOMPRESSPSZ128mr
VMOVNTPSZ128mr
VMOVUPSZ128mr
VPMOVUSDWZ128mr
VPMOVSDWZ128mr
VPMOVDWZ128mr
VPMOVUSQWZ128mr
VPMOVSQWZ128mr
VPMOVQWZ128mr
VPCOMPRESSWZ128mr
SBB8mr
LOCK_SUB8mr
ADC8mr
RELEASE_ADD8mr
LOCK_ADD8mr
RELEASE_AND8mr
LOCK_AND8mr
CMP8mr
RELEASE_XOR8mr
LOCK_XOR8mr
RELEASE_OR8mr
LOCK_OR8mr
TEST8mr
RELEASE_MOV8mr
VMOVDQAmr
VPSHABmr
VPSHLBmr
VPEXTRBmr
VPROTBmr
VPSHADmr
VPSHLDmr
VPERMIL2PDmr
VMOVAPDmr
VMOVHPDmr
VMOVLPDmr
VMOVNTPDmr
VMOVUPDmr
VMASKMOVPDmr
VPEXTRDmr
VMOVSDmr
VPROTDmr
VPMASKMOVDmr
VCVTPS2PHmr
VMOVPDI2DImr
VMOVSS2DImr
VMOVPQI2QImr
MOVNTImr
VPSHAQmr
VMOVNTDQmr
VPSHLQmr
VPEXTRQmr
MMX_MOVNTQmr
VPROTQmr
VPMASKMOVQmr
VPERMIL2PSmr
VMOVAPSmr
VMOVHPSmr
VMOVLPSmr
VEXTRACTPSmr
VMOVNTPSmr
VMOVUPSmr
VMASKMOVPSmr
VMOVSSmr
VMOVDQUmr
VPSHAWmr
VPSHLWmr
VPEXTRWmr
VPROTWmr
BNDSTXmr
VFMADDSUBPD4Ymr
VFMSUBPD4Ymr
VFNMSUBPD4Ymr
VFMSUBADDPD4Ymr
VFMADDPD4Ymr
VFNMADDPD4Ymr
VFMADDSUBPS4Ymr
VFMSUBPS4Ymr
VFNMSUBPS4Ymr
VFMSUBADDPS4Ymr
VFMADDPS4Ymr
VFNMADDPS4Ymr
VMOVDQAYmr
VPERMIL2PDYmr
VMOVAPDYmr
VMOVNTPDYmr
VMOVUPDYmr
VMASKMOVPDYmr
VPMASKMOVDYmr
VCVTPS2PHYmr
VMOVNTDQYmr
VPMASKMOVQYmr
VPERMIL2PSYmr
VMOVAPSYmr
VMOVNTPSYmr
VMOVUPSYmr
VMASKMOVPSYmr
VMOVDQUYmr
VMOVDQA32Zmr
VMOVDQU32Zmr
VEXTRACTF64x2Zmr
VEXTRACTI64x2Zmr
VMOVDQA64Zmr
VMOVDQU64Zmr
VMOVSDto64Zmr
VMOVPQIto64Zmr
VEXTRACTF32x4Zmr
VEXTRACTI32x4Zmr
VEXTRACTF64x4Zmr
VEXTRACTI64x4Zmr
VMOVDQU16Zmr
VMOVDQU8Zmr
VEXTRACTF32x8Zmr
VEXTRACTI32x8Zmr
VPMOVUSDBZmr
VPMOVSDBZmr
VPMOVDBZmr
VPMOVUSQBZmr
VPMOVSQBZmr
VPMOVQBZmr
VPEXTRBZmr
VPCOMPRESSBZmr
VPMOVUSWBZmr
VPMOVSWBZmr
VPMOVWBZmr
VPSCATTERDDZmr
VMOVAPDZmr
VSCATTERDPDZmr
VSCATTERQPDZmr
VCOMPRESSPDZmr
VMOVNTPDZmr
VMOVUPDZmr
VPSCATTERQDZmr
VPMOVUSQDZmr
VPMOVSQDZmr
VPMOVQDZmr
VPEXTRDZmr
VPCOMPRESSDZmr
VMOVSDZmr
VCVTPS2PHZmr
VMOVPDI2DIZmr
VMOVSS2DIZmr
VMOVPQI2QIZmr
VPSCATTERDQZmr
VMOVNTDQZmr
VPSCATTERQQZmr
VPEXTRQZmr
VPCOMPRESSQZmr
VMOVAPSZmr
VSCATTERDPSZmr
VSCATTERQPSZmr
VCOMPRESSPSZmr
VEXTRACTPSZmr
VMOVNTPSZmr
VMOVUPSZmr
VMOVSSZmr
VPMOVUSDWZmr
VPMOVSDWZmr
VPMOVDWZmr
VPMOVUSQWZmr
VPMOVSQWZmr
VPMOVQWZmr
VPEXTRWZmr
VPCOMPRESSWZmr
PUSH32rmr
POP32rmr
PUSH64rmr
POP64rmr
PUSH16rmr
POP16rmr
VPPERMrmr
VPCMOVrmr
VPCMOVYrmr
SHA1MSG1rr
SHA256MSG1rr
PFRCPIT1rr
PFRSQIT1rr
CMOVA32rr
SBB32rr
SUB32rr
CMOVB32rr
ADC32rr
BLCIC32rr
BLSIC32rr
T1MSKC32rr
BTC32rr
VMREAD32rr
XADD32rr
AND32rr
CMOVAE32rr
CMOVBE32rr
CMOVGE32rr
CMOVLE32rr
CMOVNE32rr
VMWRITE32rr
CMOVE32rr
BSF32rr
CMPXCHG32rr
CMOVG32rr
BLCI32rr
BZHI32rr
BLSI32rr
BLCMSK32rr
BLSMSK32rr
TZMSK32rr
BNDCL32rr
BLCFILL32rr
BLSFILL32rr
LSL32rr
IMUL32rr
CMOVL32rr
BNDCN32rr
ANDN32rr
IN32rr
CMOVNO32rr
CMOVO32rr
PDEP32rr
CMP32rr
CMOVNP32rr
CMOVP32rr
LAR32rr
XOR32rr
BSR32rr
BLSR32rr
BTR32rr
BEXTR32rr
BLCS32rr
CMOVNS32rr
BTS32rr
CMOVS32rr
BT32rr
POPCNT32rr
LZCNT32rr
TZCNT32rr
TEST32rr
OUT32rr
PEXT32rr
BNDCU32rr
MOV32rr
ADCX32rr
SHLX32rr
MULX32rr
ADOX32rr
SARX32rr
SHRX32rr
SHA1MSG2rr
SHA256MSG2rr
SHA256RNDS2rr
PFRCPIT2rr
CMOVA64rr
SBB64rr
SUB64rr
CMOVB64rr
ADC64rr
BLCIC64rr
BLSIC64rr
T1MSKC64rr
BTC64rr
VMREAD64rr
XADD64rr
AND64rr
MMX_MOVD64rr
CMOVAE64rr
CMOVBE64rr
CMOVGE64rr
CMOVLE64rr
CMOVNE64rr
VMWRITE64rr
CMOVE64rr
BSF64rr
CMPXCHG64rr
CMOVG64rr
BLCI64rr
BZHI64rr
VCVTTSD2SI64rr
VCVTTSS2SI64rr
BLSI64rr
BLCMSK64rr
BLSMSK64rr
TZMSK64rr
BNDCL64rr
BLCFILL64rr
BLSFILL64rr
LSL64rr
IMUL64rr
CMOVL64rr
BNDCN64rr
ANDN64rr
CMOVNO64rr
CMOVO64rr
PDEP64rr
CMP64rr
CMOVNP64rr
CMOVP64rr
MMX_MOVQ64rr
LAR64rr
MMX_MOVQ2FR64rr
XOR64rr
BSR64rr
BLSR64rr
BTR64rr
BEXTR64rr
BLCS64rr
CMOVNS64rr
BTS64rr
CMOVS64rr
BT64rr
POPCNT64rr
LZCNT64rr
TZCNT64rr
TEST64rr
PEXT64rr
BNDCU64rr
MOV64rr
ADCX64rr
SHLX64rr
MULX64rr
ADOX64rr
SARX64rr
SHRX64rr
MMX_MOVD64from64rr
MMX_MOVD64to64rr
VMOVSDto64rr
VMOVPQIto64rr
VFMADDSUBPD4rr
VFMSUBPD4rr
VFNMSUBPD4rr
VFMSUBADDPD4rr
VFMADDPD4rr
VFNMADDPD4rr
VFMSUBSD4rr
VFNMSUBSD4rr
VFMADDSD4rr
VFNMADDSD4rr
VFMADDSUBPS4rr
VFMSUBPS4rr
VFNMSUBPS4rr
VFMSUBADDPS4rr
VFMADDPS4rr
VFNMADDPS4rr
VFMSUBSS4rr
VFNMSUBSS4rr
VFMADDSS4rr
VFNMADDSS4rr
CMOVA16rr
SBB16rr
SUB16rr
CMOVB16rr
ADC16rr
BTC16rr
XADD16rr
AND16rr
CMOVAE16rr
CMOVBE16rr
CMOVGE16rr
CMOVLE16rr
CMOVNE16rr
CMOVE16rr
BSF16rr
CMPXCHG16rr
CMOVG16rr
ARPL16rr
LSL16rr
IMUL16rr
CMOVL16rr
IN16rr
CMOVNO16rr
CMOVO16rr
CMP16rr
CMOVNP16rr
CMOVP16rr
LAR16rr
XOR16rr
BSR16rr
BTR16rr
CMOVNS16rr
BTS16rr
CMOVS16rr
BT16rr
POPCNT16rr
LZCNT16rr
TZCNT16rr
TEST16rr
OUT16rr
MOV16rr
VPERMI2B256rr
VPERMT2B256rr
VPERMI2D256rr
VPERMT2D256rr
VPERMI2PD256rr
VPERMT2PD256rr
VPERMI2Q256rr
VPERMT2Q256rr
VPERMI2PS256rr
VPERMT2PS256rr
VPERMI2W256rr
VPERMT2W256rr
VMOVDQA32Z256rr
VMOVDQU32Z256rr
VEXTRACTF64x2Z256rr
VINSERTF64x2Z256rr
VEXTRACTI64x2Z256rr
VINSERTI64x2Z256rr
VMOVDQA64Z256rr
VMOVDQU64Z256rr
VEXTRACTF32x4Z256rr
VINSERTF32x4Z256rr
VEXTRACTI32x4Z256rr
VINSERTI32x4Z256rr
VMOVDQU16Z256rr
VMOVDQU8Z256rr
VPMOVM2BZ256rr
VPSUBBZ256rr
VPADDBZ256rr
VPEXPANDBZ256rr
VPMOVUSDBZ256rr
VPMOVSDBZ256rr
VPMOVDBZ256rr
VPSHUFBZ256rr
VPAVGBZ256rr
VGF2P8MULBZ256rr
VPBLENDMBZ256rr
VPTESTNMBZ256rr
VPSHUFBITQMBZ256rr
VPERMBZ256rr
VPTESTMBZ256rr
VPCMPEQBZ256rr
VPMOVUSQBZ256rr
VPMOVSQBZ256rr
VPMULTISHIFTQBZ256rr
VPMOVQBZ256rr
VPABSBZ256rr
VPSUBSBZ256rr
VPADDSBZ256rr
VPMINSBZ256rr
VPCOMPRESSBZ256rr
VPSUBUSBZ256rr
VPADDUSBZ256rr
VPMAXSBZ256rr
VPCMPGTBZ256rr
VPOPCNTBZ256rr
VPMINUBZ256rr
VPMAXUBZ256rr
VPACKSSWBZ256rr
VPACKUSWBZ256rr
VPMOVUSWBZ256rr
VPMOVSWBZ256rr
VPMOVWBZ256rr
VAESDECZ256rr
VAESENCZ256rr
VPMOVM2DZ256rr
VPBROADCASTMW2DZ256rr
VPSRADZ256rr
VPSUBDZ256rr
VPMOVSXBDZ256rr
VPMOVZXBDZ256rr
VPADDDZ256rr
VPANDDZ256rr
VPEXPANDDZ256rr
VPSLLDZ256rr
VPMULLDZ256rr
VPSRLDZ256rr
VPBLENDMDZ256rr
VPTESTNMDZ256rr
VPERMDZ256rr
VPTESTMDZ256rr
VPANDNDZ256rr
VCVTDQ2PDZ256rr
VCVTUDQ2PDZ256rr
VCVTQQ2PDZ256rr
VCVTUQQ2PDZ256rr
VCVTPS2PDZ256rr
VMOVAPDZ256rr
VSUBPDZ256rr
VMINCPDZ256rr
VMAXCPDZ256rr
VADDPDZ256rr
VEXPANDPDZ256rr
VANDPDZ256rr
VSCALEFPDZ256rr
VUNPCKHPDZ256rr
VPERMILPDZ256rr
VUNPCKLPDZ256rr
VMULPDZ256rr
VBLENDMPDZ256rr
VPERMPDZ256rr
VANDNPDZ256rr
VMINPDZ256rr
VORPDZ256rr
VXORPDZ256rr
VFPCLASSPDZ256rr
VCOMPRESSPDZ256rr
VMOVUPDZ256rr
VDIVPDZ256rr
VMAXPDZ256rr
VPCMPEQDZ256rr
VPMOVUSQDZ256rr
VPMOVSQDZ256rr
VPMOVQDZ256rr
VPORDZ256rr
VPXORDZ256rr
VPABSDZ256rr
VPMINSDZ256rr
VPCOMPRESSDZ256rr
VPMAXSDZ256rr
VPCONFLICTDZ256rr
VPCMPGTDZ256rr
VPOPCNTDZ256rr
VPLZCNTDZ256rr
VPMINUDZ256rr
VPMAXUDZ256rr
VPSRAVDZ256rr
VPSLLVDZ256rr
VPROLVDZ256rr
VPSRLVDZ256rr
VPRORVDZ256rr
VPMADDWDZ256rr
VPUNPCKHWDZ256rr
VPUNPCKLWDZ256rr
VPMOVSXWDZ256rr
VPMOVZXWDZ256rr
VCVTPS2PHZ256rr
VPMOVB2MZ256rr
VPMOVD2MZ256rr
VPMOVQ2MZ256rr
VPMOVW2MZ256rr
VMOVDDUPZ256rr
VMOVSHDUPZ256rr
VMOVSLDUPZ256rr
VPBROADCASTMB2QZ256rr
VPMOVM2QZ256rr
VPSRAQZ256rr
VPSUBQZ256rr
VPMOVSXBQZ256rr
VPMOVZXBQZ256rr
VCVTTPD2DQZ256rr
VCVTPD2DQZ256rr
VCVTTPS2DQZ256rr
VCVTPS2DQZ256rr
VPADDQZ256rr
VPUNPCKHDQZ256rr
VPUNPCKLDQZ256rr
VPSLLDQZ256rr
VPSRLDQZ256rr
VPMULDQZ256rr
VPANDQZ256rr
VPEXPANDQZ256rr
VPUNPCKHQDQZ256rr
VPUNPCKLQDQZ256rr
VPCLMULQDQZ256rr
VCVTTPD2UDQZ256rr
VCVTPD2UDQZ256rr
VCVTTPS2UDQZ256rr
VCVTPS2UDQZ256rr
VPMULUDQZ256rr
VPMOVSXDQZ256rr
VPMOVZXDQZ256rr
VPSLLQZ256rr
VPMULLQZ256rr
VPSRLQZ256rr
VPBLENDMQZ256rr
VPTESTNMQZ256rr
VPERMQZ256rr
VPTESTMQZ256rr
VPANDNQZ256rr
VCVTTPD2QQZ256rr
VCVTPD2QQZ256rr
VCVTTPS2QQZ256rr
VCVTPS2QQZ256rr
VPCMPEQQZ256rr
VCVTTPD2UQQZ256rr
VCVTPD2UQQZ256rr
VCVTTPS2UQQZ256rr
VCVTPS2UQQZ256rr
VPORQZ256rr
VPXORQZ256rr
VPABSQZ256rr
VPMINSQZ256rr
VPCOMPRESSQZ256rr
VPMAXSQZ256rr
VPCONFLICTQZ256rr
VPCMPGTQZ256rr
VPOPCNTQZ256rr
VPLZCNTQZ256rr
VPMINUQZ256rr
VPMAXUQZ256rr
VPSRAVQZ256rr
VPSLLVQZ256rr
VPROLVQZ256rr
VPSRLVQZ256rr
VPRORVQZ256rr
VPMOVSXWQZ256rr
VPMOVZXWQZ256rr
VCVTPD2PSZ256rr
VCVTPH2PSZ256rr
VCVTDQ2PSZ256rr
VCVTUDQ2PSZ256rr
VCVTQQ2PSZ256rr
VCVTUQQ2PSZ256rr
VMOVAPSZ256rr
VSUBPSZ256rr
VMINCPSZ256rr
VMAXCPSZ256rr
VADDPSZ256rr
VEXPANDPSZ256rr
VANDPSZ256rr
VSCALEFPSZ256rr
VUNPCKHPSZ256rr
VPERMILPSZ256rr
VUNPCKLPSZ256rr
VMULPSZ256rr
VBLENDMPSZ256rr
VPERMPSZ256rr
VANDNPSZ256rr
VMINPSZ256rr
VORPSZ256rr
VXORPSZ256rr
VFPCLASSPSZ256rr
VCOMPRESSPSZ256rr
VMOVUPSZ256rr
VDIVPSZ256rr
VMAXPSZ256rr
VAESDECLASTZ256rr
VAESENCLASTZ256rr
VPMOVM2WZ256rr
VPSRAWZ256rr
VPSADBWZ256rr
VPUNPCKHBWZ256rr
VPUNPCKLBWZ256rr
VPSUBWZ256rr
VPMOVSXBWZ256rr
VPMOVZXBWZ256rr
VPADDWZ256rr
VPEXPANDWZ256rr
VPACKSSDWZ256rr
VPACKUSDWZ256rr
VPMOVUSDWZ256rr
VPMOVSDWZ256rr
VPMOVDWZ256rr
VPAVGWZ256rr
VPMULHWZ256rr
VPSLLWZ256rr
VPMULLWZ256rr
VPSRLWZ256rr
VPBLENDMWZ256rr
VPTESTNMWZ256rr
VPERMWZ256rr
VPTESTMWZ256rr
VPCMPEQWZ256rr
VPMOVUSQWZ256rr
VPMOVSQWZ256rr
VPMOVQWZ256rr
VPABSWZ256rr
VPMADDUBSWZ256rr
VPSUBSWZ256rr
VPADDSWZ256rr
VPMINSWZ256rr
VPMULHRSWZ256rr
VPCOMPRESSWZ256rr
VPSUBUSWZ256rr
VPADDUSWZ256rr
VPMAXSWZ256rr
VPCMPGTWZ256rr
VPOPCNTWZ256rr
VPMULHUWZ256rr
VPMINUWZ256rr
VPMAXUWZ256rr
VPSRAVWZ256rr
VPSLLVWZ256rr
VPSRLVWZ256rr
VPERMI2B128rr
VPERMT2B128rr
VPERMI2D128rr
VPERMT2D128rr
VPERMI2PD128rr
VPERMT2PD128rr
VPERM2F128rr
VEXTRACTF128rr
VINSERTF128rr
VPERM2I128rr
VEXTRACTI128rr
VINSERTI128rr
VPERMI2Q128rr
VPERMT2Q128rr
VPERMI2PS128rr
VPERMT2PS128rr
VAESKEYGENASSIST128rr
VPERMI2W128rr
VPERMT2W128rr
VMOVDQA32Z128rr
VMOVDQU32Z128rr
VMOVDQA64Z128rr
VMOVDQU64Z128rr
VMOVDQU16Z128rr
VMOVDQU8Z128rr
VPMOVM2BZ128rr
VPSUBBZ128rr
VPADDBZ128rr
VPEXPANDBZ128rr
VPMOVUSDBZ128rr
VPMOVSDBZ128rr
VPMOVDBZ128rr
VPSHUFBZ128rr
VPAVGBZ128rr
VGF2P8MULBZ128rr
VPBLENDMBZ128rr
VPTESTNMBZ128rr
VPSHUFBITQMBZ128rr
VPERMBZ128rr
VPTESTMBZ128rr
VPCMPEQBZ128rr
VPMOVUSQBZ128rr
VPMOVSQBZ128rr
VPMULTISHIFTQBZ128rr
VPMOVQBZ128rr
VPABSBZ128rr
VPSUBSBZ128rr
VPADDSBZ128rr
VPMINSBZ128rr
VPCOMPRESSBZ128rr
VPSUBUSBZ128rr
VPADDUSBZ128rr
VPMAXSBZ128rr
VPCMPGTBZ128rr
VPOPCNTBZ128rr
VPMINUBZ128rr
VPMAXUBZ128rr
VPACKSSWBZ128rr
VPACKUSWBZ128rr
VPMOVUSWBZ128rr
VPMOVSWBZ128rr
VPMOVWBZ128rr
VAESDECZ128rr
VAESENCZ128rr
VPMOVM2DZ128rr
VPBROADCASTMW2DZ128rr
VPSRADZ128rr
VPSUBDZ128rr
VPMOVSXBDZ128rr
VPMOVZXBDZ128rr
VPADDDZ128rr
VPANDDZ128rr
VPEXPANDDZ128rr
VPSLLDZ128rr
VPMULLDZ128rr
VPSRLDZ128rr
VPBLENDMDZ128rr
VPTESTNMDZ128rr
VPTESTMDZ128rr
VPANDNDZ128rr
VCVTDQ2PDZ128rr
VCVTUDQ2PDZ128rr
VCVTQQ2PDZ128rr
VCVTUQQ2PDZ128rr
VCVTPS2PDZ128rr
VMOVAPDZ128rr
VSUBPDZ128rr
VMINCPDZ128rr
VMAXCPDZ128rr
VADDPDZ128rr
VEXPANDPDZ128rr
VANDPDZ128rr
VSCALEFPDZ128rr
VUNPCKHPDZ128rr
VPERMILPDZ128rr
VUNPCKLPDZ128rr
VMULPDZ128rr
VBLENDMPDZ128rr
VANDNPDZ128rr
VMINPDZ128rr
VORPDZ128rr
VXORPDZ128rr
VFPCLASSPDZ128rr
VCOMPRESSPDZ128rr
VMOVUPDZ128rr
VDIVPDZ128rr
VMAXPDZ128rr
VPCMPEQDZ128rr
VPMOVUSQDZ128rr
VPMOVSQDZ128rr
VPMOVQDZ128rr
VPORDZ128rr
VPXORDZ128rr
VPABSDZ128rr
VPMINSDZ128rr
VPCOMPRESSDZ128rr
VPMAXSDZ128rr
VPCONFLICTDZ128rr
VPCMPGTDZ128rr
VPOPCNTDZ128rr
VPLZCNTDZ128rr
VPMINUDZ128rr
VPMAXUDZ128rr
VPSRAVDZ128rr
VPSLLVDZ128rr
VPROLVDZ128rr
VPSRLVDZ128rr
VPRORVDZ128rr
VPMADDWDZ128rr
VPUNPCKHWDZ128rr
VPUNPCKLWDZ128rr
VPMOVSXWDZ128rr
VPMOVZXWDZ128rr
VCVTPS2PHZ128rr
VPMOVB2MZ128rr
VPMOVD2MZ128rr
VPMOVQ2MZ128rr
VPMOVW2MZ128rr
VMOVDDUPZ128rr
VMOVSHDUPZ128rr
VMOVSLDUPZ128rr
VPBROADCASTMB2QZ128rr
VPMOVM2QZ128rr
VPSRAQZ128rr
VPSUBQZ128rr
VPMOVSXBQZ128rr
VPMOVZXBQZ128rr
VCVTTPD2DQZ128rr
VCVTPD2DQZ128rr
VCVTTPS2DQZ128rr
VCVTPS2DQZ128rr
VPADDQZ128rr
VPUNPCKHDQZ128rr
VPUNPCKLDQZ128rr
VPSLLDQZ128rr
VPSRLDQZ128rr
VPMULDQZ128rr
VPANDQZ128rr
VPEXPANDQZ128rr
VPUNPCKHQDQZ128rr
VPUNPCKLQDQZ128rr
VPCLMULQDQZ128rr
VCVTTPD2UDQZ128rr
VCVTPD2UDQZ128rr
VCVTTPS2UDQZ128rr
VCVTPS2UDQZ128rr
VPMULUDQZ128rr
VPMOVSXDQZ128rr
VPMOVZXDQZ128rr
VPSLLQZ128rr
VPMULLQZ128rr
VPSRLQZ128rr
VPBLENDMQZ128rr
VPTESTNMQZ128rr
VPTESTMQZ128rr
VPANDNQZ128rr
VCVTTPD2QQZ128rr
VCVTPD2QQZ128rr
VCVTTPS2QQZ128rr
VCVTPS2QQZ128rr
VPCMPEQQZ128rr
VCVTTPD2UQQZ128rr
VCVTPD2UQQZ128rr
VCVTTPS2UQQZ128rr
VCVTPS2UQQZ128rr
VPORQZ128rr
VPXORQZ128rr
VPABSQZ128rr
VPMINSQZ128rr
VPCOMPRESSQZ128rr
VPMAXSQZ128rr
VPCONFLICTQZ128rr
VPCMPGTQZ128rr
VPOPCNTQZ128rr
VPLZCNTQZ128rr
VPMINUQZ128rr
VPMAXUQZ128rr
VPSRAVQZ128rr
VPSLLVQZ128rr
VPROLVQZ128rr
VPSRLVQZ128rr
VPRORVQZ128rr
VPMOVSXWQZ128rr
VPMOVZXWQZ128rr
VCVTPD2PSZ128rr
VCVTPH2PSZ128rr
VCVTDQ2PSZ128rr
VCVTUDQ2PSZ128rr
VCVTQQ2PSZ128rr
VCVTUQQ2PSZ128rr
VMOVAPSZ128rr
VSUBPSZ128rr
VMINCPSZ128rr
VMAXCPSZ128rr
VADDPSZ128rr
VEXPANDPSZ128rr
VANDPSZ128rr
VSCALEFPSZ128rr
VUNPCKHPSZ128rr
VPERMILPSZ128rr
VUNPCKLPSZ128rr
VMULPSZ128rr
VBLENDMPSZ128rr
VANDNPSZ128rr
VMINPSZ128rr
VORPSZ128rr
VXORPSZ128rr
VFPCLASSPSZ128rr
VCOMPRESSPSZ128rr
VMOVUPSZ128rr
VDIVPSZ128rr
VMAXPSZ128rr
VAESDECLASTZ128rr
VAESENCLASTZ128rr
VPMOVM2WZ128rr
VPSRAWZ128rr
VPSADBWZ128rr
VPUNPCKHBWZ128rr
VPUNPCKLBWZ128rr
VPSUBWZ128rr
VPMOVSXBWZ128rr
VPMOVZXBWZ128rr
VPADDWZ128rr
VPEXPANDWZ128rr
VPACKSSDWZ128rr
VPACKUSDWZ128rr
VPMOVUSDWZ128rr
VPMOVSDWZ128rr
VPMOVDWZ128rr
VPAVGWZ128rr
VPMULHWZ128rr
VPSLLWZ128rr
VPMULLWZ128rr
VPSRLWZ128rr
VPBLENDMWZ128rr
VPTESTNMWZ128rr
VPERMWZ128rr
VPTESTMWZ128rr
VPCMPEQWZ128rr
VPMOVUSQWZ128rr
VPMOVSQWZ128rr
VPMOVQWZ128rr
VPABSWZ128rr
VPMADDUBSWZ128rr
VPSUBSWZ128rr
VPADDSWZ128rr
VPMINSWZ128rr
VPMULHRSWZ128rr
VPCOMPRESSWZ128rr
VPSUBUSWZ128rr
VPADDUSWZ128rr
VPMAXSWZ128rr
VPCMPGTWZ128rr
VPOPCNTWZ128rr
VPMULHUWZ128rr
VPMINUWZ128rr
VPMAXUWZ128rr
VPSRAVWZ128rr
VPSLLVWZ128rr
VPSRLVWZ128rr
SBB8rr
SUB8rr
ADC8rr
XADD8rr
AND8rr
CMPXCHG8rr
IN8rr
CMP8rr
XOR8rr
TEST8rr
OUT8rr
MOV8rr
VMOVDQArr
VPERMI2Brr
VPERMT2Brr
VPSHABrr
VPSUBBrr
KADDBrr
VPADDBrr
KANDBrr
VPSHUFBrr
MMX_PSHUFBrr
VPAVGBrr
VPMOVMSKBrr
MMX_PMOVMSKBrr
VPSHLBrr
VGF2P8MULBrr
KANDNBrr
VPSIGNBrr
MMX_PSIGNBrr
VPCMPEQBrr
KORBrr
KXNORBrr
KXORBrr
VPINSRBrr
VPEXTRBrr
VPABSBrr
MMX_PABSBrr
VPSUBSBrr
VPADDSBrr
VPMINSBrr
VPSUBUSBrr
VPADDUSBrr
PAVGUSBrr
VPMAXSBrr
VPCMPGTBrr
KNOTBrr
VPROTBrr
VPBROADCASTBrr
KTESTBrr
KORTESTBrr
VPMINUBrr
PFSUBrr
VPMAXUBrr
VPBLENDVBrr
VPACKSSWBrr
VPACKUSWBrr
PFACCrr
PFNACCrr
PFPNACCrr
VAESDECrr
VAESIMCrr
VAESENCrr
VPERMI2Drr
VPERMT2Drr
VPSHADrr
VPSRADrr
MMX_PSRADrr
VPHADDBDrr
VPHADDUBDrr
VPHSUBDrr
MMX_PHSUBDrr
VPSUBDrr
VPMOVSXBDrr
VPMOVZXBDrr
PFADDrr
VPHADDDrr
MMX_PHADDDrr
KADDDrr
VPADDDrr
KANDDrr
VPMACSDDrr
VPMACSSDDrr
PI2FDrr
PF2IDrr
VPSHLDrr
VPSLLDrr
MMX_PSLLDrr
VPMULLDrr
VPSRLDrr
MMX_PSRLDrr
VPANDrr
KANDNDrr
VPSIGNDrr
MMX_PSIGNDrr
VPERMI2PDrr
VPERMIL2PDrr
VCVTDQ2PDrr
VCVTPS2PDrr
VPERMT2PDrr
VMOVAPDrr
PSWAPDrr
VADDSUBPDrr
VHSUBPDrr
VSUBPDrr
VMINCPDrr
VMAXCPDrr
VHADDPDrr
VADDPDrr
VANDPDrr
VUNPCKHPDrr
VMOVMSKPDrr
VPERMILPDrr
VUNPCKLPDrr
VMULPDrr
VANDNPDrr
VMINPDrr
VORPDrr
VXORPDrr
VTESTPDrr
VMOVUPDrr
VBLENDVPDrr
VDIVPDrr
VMAXPDrr
VFRCZPDrr
VPCMPEQDrr
KORDrr
KXNORDrr
KXORDrr
VPINSRDrr
VPEXTRDrr
VCVTSI642SDrr
VCVTSI2SDrr
VCVTSS2SDrr
VPABSDrr
MMX_PABSDrr
VSUBSDrr
VMINCSDrr
VMAXCSDrr
VADDSDrr
VUCOMISDrr
VCOMISDrr
VMULSDrr
VPMINSDrr
VMINSDrr
VCMPSDrr
VDIVSDrr
VMOVSDrr
VPMAXSDrr
VMAXSDrr
VFRCZSDrr
VMOV64toSDrr
VPCMPGTDrr
KNOTDrr
VPROTDrr
VPBROADCASTDrr
KTESTDrr
KORTESTDrr
VPMINUDrr
VPMAXUDrr
VPSRAVDrr
VPSLLVDrr
VPSRLVDrr
VPHSUBWDrr
VPHADDWDrr
VPMADDWDrr
VPUNPCKHWDrr
KUNPCKWDrr
VPUNPCKLWDrr
VPMACSWDrr
VPMADCSWDrr
VPMACSSWDrr
VPMADCSSWDrr
VPHADDUWDrr
VPMOVSXWDrr
VPMOVZXWDrr
PFCMPGErr
SHA1NEXTErr
LD_Frr
ST_Frr
VCVTPS2PHrr
VPMACSDQHrr
VPMACSSDQHrr
VMOVPDI2DIrr
VMOVSS2DIrr
VMOVDI2PDIrr
VMOVPQI2QIrr
VMOVZPQILo2PQIrr
VMOV64toPQIrr
VPCMPESTRIrr
VPCMPISTRIrr
VCVTTSD2SIrr
VCVTTSS2SIrr
VPMACSDQLrr
VPMACSSDQLrr
PFMULrr
VPCMPESTRMrr
VPCMPISTRMrr
VPANDNrr
PFMINrr
PFRCPrr
ST_FPrr
VMOVDDUPrr
VMOVSHDUPrr
VMOVSLDUPrr
MMX_MOVFR642Qrr
VPERMI2Qrr
MMX_MOVDQ2Qrr
VPERMT2Qrr
VPSHAQrr
VPHADDBQrr
VPHADDUBQrr
VPSUBQrr
VPMOVSXBQrr
VPMOVZXBQrr
VCVTTPD2DQrr
VCVTPD2DQrr
MMX_MOVQ2DQrr
VCVTTPS2DQrr
VCVTPS2DQrr
VPHSUBDQrr
KADDQrr
VPADDQrr
VPHADDDQrr
VPUNPCKHDQrr
KUNPCKDQrr
VPUNPCKLDQrr
VPMULDQrr
KANDQrr
VPUNPCKHQDQrr
VPUNPCKLQDQrr
VPCLMULQDQrr
VPHADDUDQrr
VPMULUDQrr
VPMOVSXDQrr
VPMOVZXDQrr
PFCMPEQrr
VPSHLQrr
VPSLLQrr
MMX_PSLLQrr
VPSRLQrr
MMX_PSRLQrr
KANDNQrr
VPCMPEQQrr
KORQrr
KXNORQrr
KXORQrr
VPINSRQrr
VPEXTRQrr
VPCMPGTQrr
KNOTQrr
VPROTQrr
VPBROADCASTQrr
KTESTQrr
KORTESTQrr
VPSLLVQrr
VPSRLVQrr
VPHADDWQrr
VPHADDUWQrr
VPMOVSXWQrr
VPMOVZXWQrr
PFSUBRrr
VPORrr
VPXORrr
VCVTPD2PSrr
VCVTPH2PSrr
VPERMI2PSrr
VPERMIL2PSrr
VCVTDQ2PSrr
VPERMT2PSrr
VMOVAPSrr
VADDSUBPSrr
VHSUBPSrr
VSUBPSrr
VMINCPSrr
VMAXCPSrr
VHADDPSrr
VADDPSrr
VANDPSrr
VUNPCKHPSrr
VMOVLHPSrr
VMOVMSKPSrr
VMOVHLPSrr
VPERMILPSrr
VUNPCKLPSrr
VMULPSrr
VANDNPSrr
VMINPSrr
VORPSrr
VXORPSrr
VEXTRACTPSrr
VINSERTPSrr
VTESTPSrr
VMOVUPSrr
VBLENDVPSrr
VDIVPSrr
VMAXPSrr
VFRCZPSrr
VCVTSI642SSrr
VCVTSD2SSrr
VMOVDI2SSrr
VCVTSI2SSrr
VSUBSSrr
VMINCSSrr
VMAXCSSrr
VADDSSrr
VUCOMISSrr
VCOMISSrr
VMULSSrr
VMINSSrr
VCMPSSrr
VBROADCASTSSrr
VDIVSSrr
VMOVSSrr
VMAXSSrr
VFRCZSSrr
PFCMPGTrr
MWAITrr
PFRSQRTrr
VAESDECLASTrr
VAESENCLASTrr
VPTESTrr
VMOVDQUrr
BNDMOVrr
VPERMI2Wrr
VPERMT2Wrr
VPSHAWrr
VPSRAWrr
MMX_PSRAWrr
VPHSUBBWrr
VPSADBWrr
VPHADDBWrr
VPUNPCKHBWrr
KUNPCKBWrr
VPUNPCKLBWrr
VPHADDUBWrr
VPHSUBWrr
MMX_PHSUBWrr
VPSUBWrr
VPMOVSXBWrr
VPMOVZXBWrr
VPHADDWrr
MMX_PHADDWrr
KADDWrr
VPADDWrr
KANDWrr
VPACKSSDWrr
VPACKUSDWrr
PI2FWrr
VPAVGWrr
VPMULHWrr
PF2IWrr
VPSHLWrr
VPSLLWrr
MMX_PSLLWrr
VPMULLWrr
VPSRLWrr
MMX_PSRLWrr
KANDNWrr
VPSIGNWrr
MMX_PSIGNWrr
VPCMPEQWrr
PMULHRWrr
KORWrr
KXNORWrr
KXORWrr
VPINSRWrr
MMX_PINSRWrr
VPEXTRWrr
MMX_PEXTRWrr
VPABSWrr
MMX_PABSWrr
VPMADDUBSWrr
MMX_PMADDUBSWrr
VPHSUBSWrr
MMX_PHSUBSWrr
VPSUBSWrr
VPHADDSWrr
MMX_PHADDSWrr
VPADDSWrr
VPMINSWrr
VPMULHRSWrr
MMX_PMULHRSWrr
VPSUBUSWrr
VPADDUSWrr
VPMAXSWrr
VPCMPGTWrr
KNOTWrr
VPROTWrr
VPBROADCASTWrr
KTESTWrr
KORTESTWrr
VPMULHUWrr
VPMINUWrr
VPHMINPOSUWrr
VPMAXUWrr
VPMACSWWrr
VPMACSSWWrr
PFMAXrr
VFMADDSUBPD4Yrr
VFMSUBPD4Yrr
VFNMSUBPD4Yrr
VFMSUBADDPD4Yrr
VFMADDPD4Yrr
VFNMADDPD4Yrr
VFMADDSUBPS4Yrr
VFMSUBPS4Yrr
VFNMSUBPS4Yrr
VFMSUBADDPS4Yrr
VFMADDPS4Yrr
VFNMADDPS4Yrr
VMOVDQAYrr
VPSUBBYrr
VPADDBYrr
VPSHUFBYrr
VPAVGBYrr
VPMOVMSKBYrr
VGF2P8MULBYrr
VPSIGNBYrr
VPCMPEQBYrr
VPABSBYrr
VPSUBSBYrr
VPADDSBYrr
VPMINSBYrr
VPSUBUSBYrr
VPADDUSBYrr
VPMAXSBYrr
VPCMPGTBYrr
VPBROADCASTBYrr
VPMINUBYrr
VPMAXUBYrr
VPBLENDVBYrr
VPACKSSWBYrr
VPACKUSWBYrr
VAESDECYrr
VAESENCYrr
VPSRADYrr
VPHSUBDYrr
VPSUBDYrr
VPMOVSXBDYrr
VPMOVZXBDYrr
VPHADDDYrr
VPADDDYrr
VPSLLDYrr
VPMULLDYrr
VPSRLDYrr
VPERMDYrr
VPANDYrr
VPSIGNDYrr
VPERMIL2PDYrr
VCVTDQ2PDYrr
VCVTPS2PDYrr
VMOVAPDYrr
VADDSUBPDYrr
VHSUBPDYrr
VSUBPDYrr
VMINCPDYrr
VMAXCPDYrr
VHADDPDYrr
VADDPDYrr
VANDPDYrr
VUNPCKHPDYrr
VMOVMSKPDYrr
VPERMILPDYrr
VUNPCKLPDYrr
VMULPDYrr
VANDNPDYrr
VMINPDYrr
VORPDYrr
VXORPDYrr
VTESTPDYrr
VMOVUPDYrr
VBLENDVPDYrr
VDIVPDYrr
VMAXPDYrr
VFRCZPDYrr
VPCMPEQDYrr
VPABSDYrr
VPMINSDYrr
VBROADCASTSDYrr
VPMAXSDYrr
VPCMPGTDYrr
VPBROADCASTDYrr
VPMINUDYrr
VPMAXUDYrr
VPSRAVDYrr
VPSLLVDYrr
VPSRLVDYrr
VPMADDWDYrr
VPUNPCKHWDYrr
VPUNPCKLWDYrr
VPMOVSXWDYrr
VPMOVZXWDYrr
VCVTPS2PHYrr
VPANDNYrr
VMOVDDUPYrr
VMOVSHDUPYrr
VMOVSLDUPYrr
VPSUBQYrr
VPMOVSXBQYrr
VPMOVZXBQYrr
VCVTTPD2DQYrr
VCVTPD2DQYrr
VCVTTPS2DQYrr
VCVTPS2DQYrr
VPADDQYrr
VPUNPCKHDQYrr
VPUNPCKLDQYrr
VPMULDQYrr
VPUNPCKHQDQYrr
VPUNPCKLQDQYrr
VPCLMULQDQYrr
VPMULUDQYrr
VPMOVSXDQYrr
VPMOVZXDQYrr
VPSLLQYrr
VPSRLQYrr
VPCMPEQQYrr
VPCMPGTQYrr
VPBROADCASTQYrr
VPSLLVQYrr
VPSRLVQYrr
VPMOVSXWQYrr
VPMOVZXWQYrr
VPORYrr
VPXORYrr
VCVTPD2PSYrr
VCVTPH2PSYrr
VPERMIL2PSYrr
VCVTDQ2PSYrr
VMOVAPSYrr
VADDSUBPSYrr
VHSUBPSYrr
VSUBPSYrr
VMINCPSYrr
VMAXCPSYrr
VHADDPSYrr
VADDPSYrr
VANDPSYrr
VUNPCKHPSYrr
VMOVMSKPSYrr
VPERMILPSYrr
VUNPCKLPSYrr
VMULPSYrr
VPERMPSYrr
VANDNPSYrr
VMINPSYrr
VORPSYrr
VXORPSYrr
VTESTPSYrr
VMOVUPSYrr
VBLENDVPSYrr
VDIVPSYrr
VMAXPSYrr
VFRCZPSYrr
VBROADCASTSSYrr
VAESDECLASTYrr
VAESENCLASTYrr
VPTESTYrr
VMOVDQUYrr
VPSRAWYrr
VPSADBWYrr
VPUNPCKHBWYrr
VPUNPCKLBWYrr
VPHSUBWYrr
VPSUBWYrr
VPMOVSXBWYrr
VPMOVZXBWYrr
VPHADDWYrr
VPADDWYrr
VPACKSSDWYrr
VPACKUSDWYrr
VPAVGWYrr
VPMULHWYrr
VPSLLWYrr
VPMULLWYrr
VPSRLWYrr
VPSIGNWYrr
VPCMPEQWYrr
VPABSWYrr
VPMADDUBSWYrr
VPHSUBSWYrr
VPSUBSWYrr
VPHADDSWYrr
VPADDSWYrr
VPMINSWYrr
VPMULHRSWYrr
VPSUBUSWYrr
VPADDUSWYrr
VPMAXSWYrr
VPCMPGTWYrr
VPBROADCASTWYrr
VPMULHUWYrr
VPMINUWYrr
VPMAXUWYrr
VMOVDQA32Zrr
VMOVDQU32Zrr
VEXTRACTF64x2Zrr
VINSERTF64x2Zrr
VEXTRACTI64x2Zrr
VINSERTI64x2Zrr
VMOVDQA64Zrr
VCVTTSD2SI64Zrr
VCVTTSS2SI64Zrr
VCVTTSD2USI64Zrr
VCVTTSS2USI64Zrr
VMOVDQU64Zrr
VMOVSDto64Zrr
VMOVPQIto64Zrr
VEXTRACTF32x4Zrr
VINSERTF32x4Zrr
VEXTRACTI32x4Zrr
VINSERTI32x4Zrr
VEXTRACTF64x4Zrr
VINSERTF64x4Zrr
VEXTRACTI64x4Zrr
VINSERTI64x4Zrr
VMOVDQU16Zrr
VMOVDQU8Zrr
VEXTRACTF32x8Zrr
VINSERTF32x8Zrr
VEXTRACTI32x8Zrr
VINSERTI32x8Zrr
VPMOVM2BZrr
VPSUBBZrr
VPADDBZrr
VPEXPANDBZrr
VPMOVUSDBZrr
VPMOVSDBZrr
VPMOVDBZrr
VPSHUFBZrr
VPAVGBZrr
VGF2P8MULBZrr
VPBLENDMBZrr
VPTESTNMBZrr
VPSHUFBITQMBZrr
VPERMBZrr
VPTESTMBZrr
VPCMPEQBZrr
VPMOVUSQBZrr
VPMOVSQBZrr
VPMULTISHIFTQBZrr
VPMOVQBZrr
VPINSRBZrr
VPEXTRBZrr
VPABSBZrr
VPSUBSBZrr
VPADDSBZrr
VPMINSBZrr
VPCOMPRESSBZrr
VPSUBUSBZrr
VPADDUSBZrr
VPMAXSBZrr
VPCMPGTBZrr
VPOPCNTBZrr
VPMINUBZrr
VPMAXUBZrr
VPACKSSWBZrr
VPACKUSWBZrr
VPMOVUSWBZrr
VPMOVSWBZrr
VPMOVWBZrr
VAESDECZrr
VAESENCZrr
VPMOVM2DZrr
VPBROADCASTMW2DZrr
VPSRADZrr
VPSUBDZrr
VPMOVSXBDZrr
VPMOVZXBDZrr
VPADDDZrr
VPANDDZrr
VPEXPANDDZrr
VPSLLDZrr
VPMULLDZrr
VPSRLDZrr
VPBLENDMDZrr
VPTESTNMDZrr
VPERMDZrr
VPTESTMDZrr
VPANDNDZrr
VCVTDQ2PDZrr
VCVTUDQ2PDZrr
VCVTQQ2PDZrr
VCVTUQQ2PDZrr
VCVTPS2PDZrr
VMOVAPDZrr
VSUBPDZrr
VMINCPDZrr
VMAXCPDZrr
VADDPDZrr
VEXPANDPDZrr
VANDPDZrr
VSCALEFPDZrr
VUNPCKHPDZrr
VPERMILPDZrr
VUNPCKLPDZrr
VMULPDZrr
VBLENDMPDZrr
VPERMPDZrr
VANDNPDZrr
VMINPDZrr
VORPDZrr
VXORPDZrr
VFPCLASSPDZrr
VCOMPRESSPDZrr
VMOVUPDZrr
VDIVPDZrr
VMAXPDZrr
VPCMPEQDZrr
VPMOVUSQDZrr
VPMOVSQDZrr
VPMOVQDZrr
VPORDZrr
VPXORDZrr
VPINSRDZrr
VPEXTRDZrr
VCVTSI642SDZrr
VCVTUSI642SDZrr
VCVTSI2SDZrr
VCVTUSI2SDZrr
VCVTSS2SDZrr
VRCP14SDZrr
VRSQRT14SDZrr
VPABSDZrr
VSUBSDZrr
VMINCSDZrr
VMAXCSDZrr
VADDSDZrr
VSCALEFSDZrr
VUCOMISDZrr
VCOMISDZrr
VMULSDZrr
VPMINSDZrr
VMINSDZrr
VCMPSDZrr
VPCOMPRESSDZrr
VFPCLASSSDZrr
VDIVSDZrr
VMOVSDZrr
VPMAXSDZrr
VMAXSDZrr
VMOV64toSDZrr
VPCONFLICTDZrr
VPCMPGTDZrr
VPOPCNTDZrr
VPLZCNTDZrr
VPMINUDZrr
VPMAXUDZrr
VPSRAVDZrr
VPSLLVDZrr
VPROLVDZrr
VPSRLVDZrr
VPRORVDZrr
VPMADDWDZrr
VPUNPCKHWDZrr
VPUNPCKLWDZrr
VPMOVSXWDZrr
VPMOVZXWDZrr
VCVTPS2PHZrr
VMOVPDI2DIZrr
VMOVSS2DIZrr
VMOVDI2PDIZrr
VMOVPQI2QIZrr
VMOVZPQILo2PQIZrr
VMOV64toPQIZrr
VCVTTSD2SIZrr
VCVTTSS2SIZrr
VCVTTSD2USIZrr
VCVTTSS2USIZrr
VPMOVB2MZrr
VPMOVD2MZrr
VPMOVQ2MZrr
VPMOVW2MZrr
VMOVDDUPZrr
VMOVSHDUPZrr
VMOVSLDUPZrr
VPBROADCASTMB2QZrr
VPMOVM2QZrr
VPSRAQZrr
VPSUBQZrr
VPMOVSXBQZrr
VPMOVZXBQZrr
VCVTTPD2DQZrr
VCVTPD2DQZrr
VCVTTPS2DQZrr
VCVTPS2DQZrr
VPADDQZrr
VPUNPCKHDQZrr
VPUNPCKLDQZrr
VPSLLDQZrr
VPSRLDQZrr
VPMULDQZrr
VPANDQZrr
VPEXPANDQZrr
VPUNPCKHQDQZrr
VPUNPCKLQDQZrr
VPCLMULQDQZrr
VCVTTPD2UDQZrr
VCVTPD2UDQZrr
VCVTTPS2UDQZrr
VCVTPS2UDQZrr
VPMULUDQZrr
VPMOVSXDQZrr
VPMOVZXDQZrr
VPSLLQZrr
VPMULLQZrr
VPSRLQZrr
VPBLENDMQZrr
VPTESTNMQZrr
VPERMQZrr
VPTESTMQZrr
VPANDNQZrr
VCVTTPD2QQZrr
VCVTPD2QQZrr
VCVTTPS2QQZrr
VCVTPS2QQZrr
VPCMPEQQZrr
VCVTTPD2UQQZrr
VCVTPD2UQQZrr
VCVTTPS2UQQZrr
VCVTPS2UQQZrr
VPORQZrr
VPXORQZrr
VPINSRQZrr
VPEXTRQZrr
VPABSQZrr
VPMINSQZrr
VPCOMPRESSQZrr
VPMAXSQZrr
VPCONFLICTQZrr
VPCMPGTQZrr
VPOPCNTQZrr
VPLZCNTQZrr
VPMINUQZrr
VPMAXUQZrr
VPSRAVQZrr
VPSLLVQZrr
VPROLVQZrr
VPSRLVQZrr
VPRORVQZrr
VPMOVSXWQZrr
VPMOVZXWQZrr
VCVTPD2PSZrr
VCVTPH2PSZrr
VCVTDQ2PSZrr
VCVTUDQ2PSZrr
VCVTQQ2PSZrr
VCVTUQQ2PSZrr
VMOVAPSZrr
VSUBPSZrr
VMINCPSZrr
VMAXCPSZrr
VADDPSZrr
VEXPANDPSZrr
VANDPSZrr
VSCALEFPSZrr
VUNPCKHPSZrr
VMOVLHPSZrr
VMOVHLPSZrr
VPERMILPSZrr
VUNPCKLPSZrr
VMULPSZrr
VBLENDMPSZrr
VPERMPSZrr
VANDNPSZrr
VMINPSZrr
VORPSZrr
VXORPSZrr
VFPCLASSPSZrr
VCOMPRESSPSZrr
VEXTRACTPSZrr
VINSERTPSZrr
VMOVUPSZrr
VDIVPSZrr
VMAXPSZrr
VCVTSI642SSZrr
VCVTUSI642SSZrr
VCVTSD2SSZrr
VMOVDI2SSZrr
VCVTSI2SSZrr
VCVTUSI2SSZrr
VRCP14SSZrr
VRSQRT14SSZrr
VSUBSSZrr
VMINCSSZrr
VMAXCSSZrr
VADDSSZrr
VSCALEFSSZrr
VUCOMISSZrr
VCOMISSZrr
VMULSSZrr
VMINSSZrr
VCMPSSZrr
VFPCLASSSSZrr
VDIVSSZrr
VMOVSSZrr
VMAXSSZrr
VAESDECLASTZrr
VAESENCLASTZrr
VPMOVM2WZrr
VPSRAWZrr
VPSADBWZrr
VPUNPCKHBWZrr
VPUNPCKLBWZrr
VPSUBWZrr
VPMOVSXBWZrr
VPMOVZXBWZrr
VPADDWZrr
VPEXPANDWZrr
VPACKSSDWZrr
VPACKUSDWZrr
VPMOVUSDWZrr
VPMOVSDWZrr
VPMOVDWZrr
VPAVGWZrr
VPMULHWZrr
VPSLLWZrr
VPMULLWZrr
VPSRLWZrr
VPBLENDMWZrr
VPTESTNMWZrr
VPERMWZrr
VPTESTMWZrr
VPCMPEQWZrr
VPMOVUSQWZrr
VPMOVSQWZrr
VPMOVQWZrr
VPINSRWZrr
VPEXTRWZrr
VPABSWZrr
VPMADDUBSWZrr
VPSUBSWZrr
VPADDSWZrr
VPMINSWZrr
VPMULHRSWZrr
VPCOMPRESSWZrr
VPSUBUSWZrr
VPADDUSWZrr
VPMAXSWZrr
VPCMPGTWZrr
VPOPCNTWZrr
VPMULHUWZrr
VPMINUWZrr
VPMAXUWZrr
VPSRAVWZrr
VPSLLVWZrr
VPSRLVWZrr
MMX_MOVD64grr
MMX_PSUBBirr
MMX_PADDBirr
MMX_PAVGBirr
MMX_PCMPEQBirr
MMX_PSUBSBirr
MMX_PADDSBirr
MMX_PSUBUSBirr
MMX_PADDUSBirr
MMX_PCMPGTBirr
MMX_PMINUBirr
MMX_PMAXUBirr
MMX_PACKSSWBirr
MMX_PACKUSWBirr
MMX_PSUBDirr
MMX_PADDDirr
MMX_PANDirr
MMX_CVTPI2PDirr
MMX_PCMPEQDirr
MMX_PCMPGTDirr
MMX_PMADDWDirr
MMX_PUNPCKHWDirr
MMX_PUNPCKLWDirr
MMX_CVTTPD2PIirr
MMX_CVTPD2PIirr
MMX_CVTTPS2PIirr
MMX_CVTPS2PIirr
MMX_PANDNirr
MMX_PSUBQirr
MMX_PADDQirr
MMX_PUNPCKHDQirr
MMX_PUNPCKLDQirr
MMX_PMULUDQirr
MMX_PORirr
MMX_PXORirr
MMX_CVTPI2PSirr
MMX_PSADBWirr
MMX_PUNPCKHBWirr
MMX_PUNPCKLBWirr
MMX_PSUBWirr
MMX_PADDWirr
MMX_PACKSSDWirr
MMX_PAVGWirr
MMX_PMULHWirr
MMX_PMULLWirr
MMX_PCMPEQWirr
MMX_PSUBSWirr
MMX_PADDSWirr
MMX_PMINSWirr
MMX_PSUBUSWirr
MMX_PADDUSWirr
MMX_PMAXSWirr
MMX_PCMPGTWirr
MMX_PMULHUWirr
VPPERMrrr
MONITORrrr
VPCMOVrrr
MONITORXrrr
MWAITXrrr
VPCMOVYrrr
MOV32sr
MOV64sr
MOV16sr
MOV16ms
MOV32rs
MOV64rs
MOV16rs
VPCMPDZ256rmib_alt
VPCMPUDZ256rmib_alt
VPCMPQZ256rmib_alt
VPCMPUQZ256rmib_alt
VPCMPDZ128rmib_alt
VPCMPUDZ128rmib_alt
VPCMPQZ128rmib_alt
VPCMPUQZ128rmib_alt
VPCMPDZrmib_alt
VPCMPUDZrmib_alt
VPCMPQZrmib_alt
VPCMPUQZrmib_alt
VCMPPDZrrib_alt
VCMPPSZrrib_alt
VCMPSDZrrb_alt
VCMPSSZrrb_alt
VCMPPDZ256rmbi_alt
VCMPPSZ256rmbi_alt
VCMPPDZ128rmbi_alt
VCMPPSZ128rmbi_alt
VCMPPDZrmbi_alt
VCMPPSZrmbi_alt
VPCOMBmi_alt
VPCOMUBmi_alt
VPCOMDmi_alt
VPCOMUDmi_alt
VPCOMQmi_alt
VPCOMUQmi_alt
VPCOMWmi_alt
VPCOMUWmi_alt
VPCMPBZ256rmi_alt
VPCMPUBZ256rmi_alt
VPCMPDZ256rmi_alt
VCMPPDZ256rmi_alt
VPCMPUDZ256rmi_alt
VPCMPQZ256rmi_alt
VPCMPUQZ256rmi_alt
VCMPPSZ256rmi_alt
VPCMPWZ256rmi_alt
VPCMPUWZ256rmi_alt
VPCMPBZ128rmi_alt
VPCMPUBZ128rmi_alt
VPCMPDZ128rmi_alt
VCMPPDZ128rmi_alt
VPCMPUDZ128rmi_alt
VPCMPQZ128rmi_alt
VPCMPUQZ128rmi_alt
VCMPPSZ128rmi_alt
VPCMPWZ128rmi_alt
VPCMPUWZ128rmi_alt
VCMPPDrmi_alt
VCMPPSrmi_alt
VCMPPDYrmi_alt
VCMPPSYrmi_alt
VPCMPBZrmi_alt
VPCMPUBZrmi_alt
VPCMPDZrmi_alt
VCMPPDZrmi_alt
VCMPSDZrmi_alt
VPCMPUDZrmi_alt
VPCMPQZrmi_alt
VPCMPUQZrmi_alt
VCMPPSZrmi_alt
VCMPSSZrmi_alt
VPCMPWZrmi_alt
VPCMPUWZrmi_alt
MOV32ri_alt
MOV16ri_alt
MOV8ri_alt
VPCOMBri_alt
VPCOMUBri_alt
VPCOMDri_alt
VPCOMUDri_alt
VPCOMQri_alt
VPCOMUQri_alt
VPCOMWri_alt
VPCOMUWri_alt
VPCMPBZ256rri_alt
VPCMPUBZ256rri_alt
VPCMPDZ256rri_alt
VCMPPDZ256rri_alt
VPCMPUDZ256rri_alt
VPCMPQZ256rri_alt
VPCMPUQZ256rri_alt
VCMPPSZ256rri_alt
VPCMPWZ256rri_alt
VPCMPUWZ256rri_alt
VPCMPBZ128rri_alt
VPCMPUBZ128rri_alt
VPCMPDZ128rri_alt
VCMPPDZ128rri_alt
VPCMPUDZ128rri_alt
VPCMPQZ128rri_alt
VPCMPUQZ128rri_alt
VCMPPSZ128rri_alt
VPCMPWZ128rri_alt
VPCMPUWZ128rri_alt
VCMPPDrri_alt
VCMPPSrri_alt
VCMPPDYrri_alt
VCMPPSYrri_alt
VPCMPBZrri_alt
VPCMPUBZrri_alt
VPCMPDZrri_alt
VCMPPDZrri_alt
VCMPSDZrri_alt
VPCMPUDZrri_alt
VPCMPQZrri_alt
VPCMPUQZrri_alt
VCMPPSZrri_alt
VCMPSSZrri_alt
VPCMPWZrri_alt
VPCMPUWZrri_alt
VPCMPDZ256rmibk_alt
VPCMPUDZ256rmibk_alt
VPCMPQZ256rmibk_alt
VPCMPUQZ256rmibk_alt
VPCMPDZ128rmibk_alt
VPCMPUDZ128rmibk_alt
VPCMPQZ128rmibk_alt
VPCMPUQZ128rmibk_alt
VPCMPDZrmibk_alt
VPCMPUDZrmibk_alt
VPCMPQZrmibk_alt
VPCMPUQZrmibk_alt
VPCMPBZ256rmik_alt
VPCMPUBZ256rmik_alt
VPCMPDZ256rmik_alt
VPCMPUDZ256rmik_alt
VPCMPQZ256rmik_alt
VPCMPUQZ256rmik_alt
VPCMPWZ256rmik_alt
VPCMPUWZ256rmik_alt
VPCMPBZ128rmik_alt
VPCMPUBZ128rmik_alt
VPCMPDZ128rmik_alt
VPCMPUDZ128rmik_alt
VPCMPQZ128rmik_alt
VPCMPUQZ128rmik_alt
VPCMPWZ128rmik_alt
VPCMPUWZ128rmik_alt
VPCMPBZrmik_alt
VPCMPUBZrmik_alt
VPCMPDZrmik_alt
VPCMPUDZrmik_alt
VPCMPQZrmik_alt
VPCMPUQZrmik_alt
VPCMPWZrmik_alt
VPCMPUWZrmik_alt
VPCMPBZ256rrik_alt
VPCMPUBZ256rrik_alt
VPCMPDZ256rrik_alt
VPCMPUDZ256rrik_alt
VPCMPQZ256rrik_alt
VPCMPUQZ256rrik_alt
VPCMPWZ256rrik_alt
VPCMPUWZ256rrik_alt
VPCMPBZ128rrik_alt
VPCMPUBZ128rrik_alt
VPCMPDZ128rrik_alt
VPCMPUDZ128rrik_alt
VPCMPQZ128rrik_alt
VPCMPUQZ128rrik_alt
VPCMPWZ128rrik_alt
VPCMPUWZ128rrik_alt
VPCMPBZrrik_alt
VPCMPUBZrrik_alt
VPCMPDZrrik_alt
VPCMPUDZrrik_alt
VPCMPQZrrik_alt
VPCMPUQZrrik_alt
VPCMPWZrrik_alt
VPCMPUWZrrik_alt
VCMPSDrm_alt
VCMPSSrm_alt
DEC32r_alt
INC32r_alt
DEC16r_alt
INC16r_alt
VCMPSDrr_alt
VCMPSSrr_alt
VFMSUB231SDZrb_Int
VFNMSUB231SDZrb_Int
VFMADD231SDZrb_Int
VFNMADD231SDZrb_Int
VFMSUB132SDZrb_Int
VFNMSUB132SDZrb_Int
VFMADD132SDZrb_Int
VFNMADD132SDZrb_Int
VFMSUB213SDZrb_Int
VFNMSUB213SDZrb_Int
VFMADD213SDZrb_Int
VFNMADD213SDZrb_Int
VRNDSCALESDZrb_Int
VSQRTSDZrb_Int
VFMSUB231SSZrb_Int
VFNMSUB231SSZrb_Int
VFMADD231SSZrb_Int
VFNMADD231SSZrb_Int
VFMSUB132SSZrb_Int
VFNMSUB132SSZrb_Int
VFMADD132SSZrb_Int
VFNMADD132SSZrb_Int
VFMSUB213SSZrb_Int
VFNMSUB213SSZrb_Int
VFMADD213SSZrb_Int
VFNMADD213SSZrb_Int
VRNDSCALESSZrb_Int
VSQRTSSZrb_Int
VCVTTSD2SI64Zrrb_Int
VCVTSD2SI64Zrrb_Int
VCVTTSS2SI64Zrrb_Int
VCVTSS2SI64Zrrb_Int
VCVTTSD2USI64Zrrb_Int
VCVTSD2USI64Zrrb_Int
VCVTTSS2USI64Zrrb_Int
VCVTSS2USI64Zrrb_Int
VCVTSI642SDZrrb_Int
VCVTUSI642SDZrrb_Int
VCVTSI2SDZrrb_Int
VCVTSS2SDZrrb_Int
VSUBSDZrrb_Int
VADDSDZrrb_Int
VSCALEFSDZrrb_Int
VMULSDZrrb_Int
VMINSDZrrb_Int
VCMPSDZrrb_Int
VDIVSDZrrb_Int
VMAXSDZrrb_Int
VCVTTSD2SIZrrb_Int
VCVTSD2SIZrrb_Int
VCVTTSS2SIZrrb_Int
VCVTSS2SIZrrb_Int
VCVTTSD2USIZrrb_Int
VCVTSD2USIZrrb_Int
VCVTTSS2USIZrrb_Int
VCVTSS2USIZrrb_Int
VCVTSI642SSZrrb_Int
VCVTUSI642SSZrrb_Int
VCVTSD2SSZrrb_Int
VCVTSI2SSZrrb_Int
VCVTUSI2SSZrrb_Int
VSUBSSZrrb_Int
VADDSSZrrb_Int
VSCALEFSSZrrb_Int
VMULSSZrrb_Int
VMINSSZrrb_Int
VCMPSSZrrb_Int
VDIVSSZrrb_Int
VMAXSSZrrb_Int
VFMSUB231SDm_Int
VFNMSUB231SDm_Int
VFMADD231SDm_Int
VFNMADD231SDm_Int
VFMSUB132SDm_Int
VFNMSUB132SDm_Int
VFMADD132SDm_Int
VFNMADD132SDm_Int
VFMSUB213SDm_Int
VFNMSUB213SDm_Int
VFMADD213SDm_Int
VFNMADD213SDm_Int
VROUNDSDm_Int
VSQRTSDm_Int
VFMSUB231SSm_Int
VFNMSUB231SSm_Int
VFMADD231SSm_Int
VFNMADD231SSm_Int
VFMSUB132SSm_Int
VFNMSUB132SSm_Int
VFMADD132SSm_Int
VFNMADD132SSm_Int
VFMSUB213SSm_Int
VFNMSUB213SSm_Int
VFMADD213SSm_Int
VFNMADD213SSm_Int
VROUNDSSm_Int
VRCPSSm_Int
VRSQRTSSm_Int
VSQRTSSm_Int
VFMSUB231SDZm_Int
VFNMSUB231SDZm_Int
VFMADD231SDZm_Int
VFNMADD231SDZm_Int
VFMSUB132SDZm_Int
VFNMSUB132SDZm_Int
VFMADD132SDZm_Int
VFNMADD132SDZm_Int
VFMSUB213SDZm_Int
VFNMSUB213SDZm_Int
VFMADD213SDZm_Int
VFNMADD213SDZm_Int
VRNDSCALESDZm_Int
VSQRTSDZm_Int
VFMSUB231SSZm_Int
VFNMSUB231SSZm_Int
VFMADD231SSZm_Int
VFNMADD231SSZm_Int
VFMSUB132SSZm_Int
VFNMSUB132SSZm_Int
VFMADD132SSZm_Int
VFNMADD132SSZm_Int
VFMSUB213SSZm_Int
VFNMSUB213SSZm_Int
VFMADD213SSZm_Int
VFNMADD213SSZm_Int
VRNDSCALESSZm_Int
VSQRTSSZm_Int
VCVTTSD2SI64rm_Int
VCVTSD2SI64rm_Int
VCVTTSS2SI64rm_Int
VCVTSS2SI64rm_Int
VFMSUBSD4rm_Int
VFNMSUBSD4rm_Int
VFMADDSD4rm_Int
VFNMADDSD4rm_Int
VFMSUBSS4rm_Int
VFNMSUBSS4rm_Int
VFMADDSS4rm_Int
VFNMADDSS4rm_Int
VCVTSI642SDrm_Int
VCVTSI2SDrm_Int
VCVTSS2SDrm_Int
VSUBSDrm_Int
VADDSDrm_Int
VUCOMISDrm_Int
VCOMISDrm_Int
VMULSDrm_Int
VMINSDrm_Int
VCMPSDrm_Int
VDIVSDrm_Int
VMAXSDrm_Int
VCVTTSD2SIrm_Int
VCVTSD2SIrm_Int
VCVTTSS2SIrm_Int
VCVTSS2SIrm_Int
VCVTSI642SSrm_Int
VCVTSD2SSrm_Int
VCVTSI2SSrm_Int
VSUBSSrm_Int
VADDSSrm_Int
VUCOMISSrm_Int
VCOMISSrm_Int
VMULSSrm_Int
VMINSSrm_Int
VCMPSSrm_Int
VDIVSSrm_Int
VMAXSSrm_Int
VCVTTSD2SI64Zrm_Int
VCVTSD2SI64Zrm_Int
VCVTTSS2SI64Zrm_Int
VCVTSS2SI64Zrm_Int
VCVTTSD2USI64Zrm_Int
VCVTSD2USI64Zrm_Int
VCVTTSS2USI64Zrm_Int
VCVTSS2USI64Zrm_Int
VCVTSI642SDZrm_Int
VCVTUSI642SDZrm_Int
VCVTSI2SDZrm_Int
VCVTUSI2SDZrm_Int
VCVTSS2SDZrm_Int
VSUBSDZrm_Int
VADDSDZrm_Int
VUCOMISDZrm_Int
VCOMISDZrm_Int
VMULSDZrm_Int
VMINSDZrm_Int
VCMPSDZrm_Int
VDIVSDZrm_Int
VMAXSDZrm_Int
VCVTTSD2SIZrm_Int
VCVTSD2SIZrm_Int
VCVTTSS2SIZrm_Int
VCVTSS2SIZrm_Int
VCVTTSD2USIZrm_Int
VCVTSD2USIZrm_Int
VCVTTSS2USIZrm_Int
VCVTSS2USIZrm_Int
VCVTSI642SSZrm_Int
VCVTUSI642SSZrm_Int
VCVTSD2SSZrm_Int
VCVTSI2SSZrm_Int
VCVTUSI2SSZrm_Int
VSUBSSZrm_Int
VADDSSZrm_Int
VUCOMISSZrm_Int
VCOMISSZrm_Int
VMULSSZrm_Int
VMINSSZrm_Int
VCMPSSZrm_Int
VDIVSSZrm_Int
VMAXSSZrm_Int
VFMSUB231SDr_Int
VFNMSUB231SDr_Int
VFMADD231SDr_Int
VFNMADD231SDr_Int
VFMSUB132SDr_Int
VFNMSUB132SDr_Int
VFMADD132SDr_Int
VFNMADD132SDr_Int
VFMSUB213SDr_Int
VFNMSUB213SDr_Int
VFMADD213SDr_Int
VFNMADD213SDr_Int
VROUNDSDr_Int
VSQRTSDr_Int
VFMSUB231SSr_Int
VFNMSUB231SSr_Int
VFMADD231SSr_Int
VFNMADD231SSr_Int
VFMSUB132SSr_Int
VFNMSUB132SSr_Int
VFMADD132SSr_Int
VFNMADD132SSr_Int
VFMSUB213SSr_Int
VFNMSUB213SSr_Int
VFMADD213SSr_Int
VFNMADD213SSr_Int
VROUNDSSr_Int
VRCPSSr_Int
VRSQRTSSr_Int
VSQRTSSr_Int
VFMSUB231SDZr_Int
VFNMSUB231SDZr_Int
VFMADD231SDZr_Int
VFNMADD231SDZr_Int
VFMSUB132SDZr_Int
VFNMSUB132SDZr_Int
VFMADD132SDZr_Int
VFNMADD132SDZr_Int
VFMSUB213SDZr_Int
VFNMSUB213SDZr_Int
VFMADD213SDZr_Int
VFNMADD213SDZr_Int
VRNDSCALESDZr_Int
VSQRTSDZr_Int
VFMSUB231SSZr_Int
VFNMSUB231SSZr_Int
VFMADD231SSZr_Int
VFNMADD231SSZr_Int
VFMSUB132SSZr_Int
VFNMSUB132SSZr_Int
VFMADD132SSZr_Int
VFNMADD132SSZr_Int
VFMSUB213SSZr_Int
VFNMSUB213SSZr_Int
VFMADD213SSZr_Int
VFNMADD213SSZr_Int
VRNDSCALESSZr_Int
VSQRTSSZr_Int
VFMSUBSD4mr_Int
VFNMSUBSD4mr_Int
VFMADDSD4mr_Int
VFNMADDSD4mr_Int
VFMSUBSS4mr_Int
VFNMSUBSS4mr_Int
VFMADDSS4mr_Int
VFNMADDSS4mr_Int
VCVTTSD2SI64rr_Int
VCVTSD2SI64rr_Int
VCVTTSS2SI64rr_Int
VCVTSS2SI64rr_Int
VFMSUBSD4rr_Int
VFNMSUBSD4rr_Int
VFMADDSD4rr_Int
VFNMADDSD4rr_Int
VFMSUBSS4rr_Int
VFNMSUBSS4rr_Int
VFMADDSS4rr_Int
VFNMADDSS4rr_Int
VCVTSI642SDrr_Int
VCVTSI2SDrr_Int
VCVTSS2SDrr_Int
VSUBSDrr_Int
VADDSDrr_Int
VUCOMISDrr_Int
VCOMISDrr_Int
VMULSDrr_Int
VMINSDrr_Int
VCMPSDrr_Int
VDIVSDrr_Int
VMAXSDrr_Int
VCVTTSD2SIrr_Int
VCVTSD2SIrr_Int
VCVTTSS2SIrr_Int
VCVTSS2SIrr_Int
VCVTSI642SSrr_Int
VCVTSD2SSrr_Int
VCVTSI2SSrr_Int
VSUBSSrr_Int
VADDSSrr_Int
VUCOMISSrr_Int
VCOMISSrr_Int
VMULSSrr_Int
VMINSSrr_Int
VCMPSSrr_Int
VDIVSSrr_Int
VMAXSSrr_Int
VCVTTSD2SI64Zrr_Int
VCVTSD2SI64Zrr_Int
VCVTTSS2SI64Zrr_Int
VCVTSS2SI64Zrr_Int
VCVTTSD2USI64Zrr_Int
VCVTSD2USI64Zrr_Int
VCVTTSS2USI64Zrr_Int
VCVTSS2USI64Zrr_Int
VCVTSI642SDZrr_Int
VCVTUSI642SDZrr_Int
VCVTSI2SDZrr_Int
VCVTUSI2SDZrr_Int
VCVTSS2SDZrr_Int
VSUBSDZrr_Int
VADDSDZrr_Int
VUCOMISDZrr_Int
VCOMISDZrr_Int
VMULSDZrr_Int
VMINSDZrr_Int
VCMPSDZrr_Int
VDIVSDZrr_Int
VMAXSDZrr_Int
VCVTTSD2SIZrr_Int
VCVTSD2SIZrr_Int
VCVTTSS2SIZrr_Int
VCVTSS2SIZrr_Int
VCVTTSD2USIZrr_Int
VCVTSD2USIZrr_Int
VCVTTSS2USIZrr_Int
VCVTSS2USIZrr_Int
VCVTSI642SSZrr_Int
VCVTUSI642SSZrr_Int
VCVTSD2SSZrr_Int
VCVTSI2SSZrr_Int
VCVTUSI2SSZrr_Int
VSUBSSZrr_Int
VADDSSZrr_Int
VUCOMISSZrr_Int
VCOMISSZrr_Int
VMULSSZrr_Int
VMINSSZrr_Int
VCMPSSZrr_Int
VDIVSSZrr_Int
VMAXSSZrr_Int
VREDUCEPDZrribkz
VRANGEPDZrribkz
VRNDSCALEPDZrribkz
VFIXUPIMMPDZrribkz
VGETMANTPDZrribkz
VREDUCESDZrribkz
VRANGESDZrribkz
VFIXUPIMMSDZrribkz
VGETMANTSDZrribkz
VREDUCEPSZrribkz
VRANGEPSZrribkz
VRNDSCALEPSZrribkz
VFIXUPIMMPSZrribkz
VGETMANTPSZrribkz
VREDUCESSZrribkz
VRANGESSZrribkz
VFIXUPIMMSSZrribkz
VGETMANTSSZrribkz
VFMADDSUB231PDZ256mbkz
VFMSUB231PDZ256mbkz
VFNMSUB231PDZ256mbkz
VFMSUBADD231PDZ256mbkz
VFMADD231PDZ256mbkz
VFNMADD231PDZ256mbkz
VFMADDSUB132PDZ256mbkz
VFMSUB132PDZ256mbkz
VFNMSUB132PDZ256mbkz
VFMSUBADD132PDZ256mbkz
VFMADD132PDZ256mbkz
VFNMADD132PDZ256mbkz
VFMADDSUB213PDZ256mbkz
VFMSUB213PDZ256mbkz
VFNMSUB213PDZ256mbkz
VFMSUBADD213PDZ256mbkz
VFMADD213PDZ256mbkz
VFNMADD213PDZ256mbkz
VRCP14PDZ256mbkz
VRSQRT14PDZ256mbkz
VGETEXPPDZ256mbkz
VSQRTPDZ256mbkz
VPDPWSSDZ256mbkz
VPDPBUSDZ256mbkz
VPSHLDVDZ256mbkz
VPSHRDVDZ256mbkz
VPMADD52HUQZ256mbkz
VPMADD52LUQZ256mbkz
VPSHLDVQZ256mbkz
VPSHRDVQZ256mbkz
VPDPWSSDSZ256mbkz
VPDPBUSDSZ256mbkz
VFMADDSUB231PSZ256mbkz
VFMSUB231PSZ256mbkz
VFNMSUB231PSZ256mbkz
VFMSUBADD231PSZ256mbkz
VFMADD231PSZ256mbkz
VFNMADD231PSZ256mbkz
VFMADDSUB132PSZ256mbkz
VFMSUB132PSZ256mbkz
VFNMSUB132PSZ256mbkz
VFMSUBADD132PSZ256mbkz
VFMADD132PSZ256mbkz
VFNMADD132PSZ256mbkz
VFMADDSUB213PSZ256mbkz
VFMSUB213PSZ256mbkz
VFNMSUB213PSZ256mbkz
VFMSUBADD213PSZ256mbkz
VFMADD213PSZ256mbkz
VFNMADD213PSZ256mbkz
VRCP14PSZ256mbkz
VRSQRT14PSZ256mbkz
VGETEXPPSZ256mbkz
VSQRTPSZ256mbkz
VFMADDSUB231PDZ128mbkz
VFMSUB231PDZ128mbkz
VFNMSUB231PDZ128mbkz
VFMSUBADD231PDZ128mbkz
VFMADD231PDZ128mbkz
VFNMADD231PDZ128mbkz
VFMADDSUB132PDZ128mbkz
VFMSUB132PDZ128mbkz
VFNMSUB132PDZ128mbkz
VFMSUBADD132PDZ128mbkz
VFMADD132PDZ128mbkz
VFNMADD132PDZ128mbkz
VFMADDSUB213PDZ128mbkz
VFMSUB213PDZ128mbkz
VFNMSUB213PDZ128mbkz
VFMSUBADD213PDZ128mbkz
VFMADD213PDZ128mbkz
VFNMADD213PDZ128mbkz
VRCP14PDZ128mbkz
VRSQRT14PDZ128mbkz
VGETEXPPDZ128mbkz
VSQRTPDZ128mbkz
VPDPWSSDZ128mbkz
VPDPBUSDZ128mbkz
VPSHLDVDZ128mbkz
VPSHRDVDZ128mbkz
VPMADD52HUQZ128mbkz
VPMADD52LUQZ128mbkz
VPSHLDVQZ128mbkz
VPSHRDVQZ128mbkz
VPDPWSSDSZ128mbkz
VPDPBUSDSZ128mbkz
VFMADDSUB231PSZ128mbkz
VFMSUB231PSZ128mbkz
VFNMSUB231PSZ128mbkz
VFMSUBADD231PSZ128mbkz
VFMADD231PSZ128mbkz
VFNMADD231PSZ128mbkz
VFMADDSUB132PSZ128mbkz
VFMSUB132PSZ128mbkz
VFNMSUB132PSZ128mbkz
VFMSUBADD132PSZ128mbkz
VFMADD132PSZ128mbkz
VFNMADD132PSZ128mbkz
VFMADDSUB213PSZ128mbkz
VFMSUB213PSZ128mbkz
VFNMSUB213PSZ128mbkz
VFMSUBADD213PSZ128mbkz
VFMADD213PSZ128mbkz
VFNMADD213PSZ128mbkz
VRCP14PSZ128mbkz
VRSQRT14PSZ128mbkz
VGETEXPPSZ128mbkz
VSQRTPSZ128mbkz
VFMADDSUB231PDZmbkz
VFMSUB231PDZmbkz
VFNMSUB231PDZmbkz
VFMSUBADD231PDZmbkz
VFMADD231PDZmbkz
VFNMADD231PDZmbkz
VFMADDSUB132PDZmbkz
VFMSUB132PDZmbkz
VFNMSUB132PDZmbkz
VFMSUBADD132PDZmbkz
VFMADD132PDZmbkz
VFNMADD132PDZmbkz
VEXP2PDZmbkz
VFMADDSUB213PDZmbkz
VFMSUB213PDZmbkz
VFNMSUB213PDZmbkz
VFMSUBADD213PDZmbkz
VFMADD213PDZmbkz
VFNMADD213PDZmbkz
VRCP14PDZmbkz
VRSQRT14PDZmbkz
VRCP28PDZmbkz
VRSQRT28PDZmbkz
VGETEXPPDZmbkz
VSQRTPDZmbkz
VPDPWSSDZmbkz
VPDPBUSDZmbkz
VPSHLDVDZmbkz
VPSHRDVDZmbkz
VPMADD52HUQZmbkz
VPMADD52LUQZmbkz
VPSHLDVQZmbkz
VPSHRDVQZmbkz
VPDPWSSDSZmbkz
VPDPBUSDSZmbkz
VFMADDSUB231PSZmbkz
VFMSUB231PSZmbkz
VFNMSUB231PSZmbkz
VFMSUBADD231PSZmbkz
VFMADD231PSZmbkz
VFNMADD231PSZmbkz
VFMADDSUB132PSZmbkz
VFMSUB132PSZmbkz
VFNMSUB132PSZmbkz
VFMSUBADD132PSZmbkz
VFMADD132PSZmbkz
VFNMADD132PSZmbkz
VEXP2PSZmbkz
VFMADDSUB213PSZmbkz
VFMSUB213PSZmbkz
VFNMSUB213PSZmbkz
VFMSUBADD213PSZmbkz
VFMADD213PSZmbkz
VFNMADD213PSZmbkz
VRCP14PSZmbkz
VRSQRT14PSZmbkz
VRCP28PSZmbkz
VRSQRT28PSZmbkz
VGETEXPPSZmbkz
VSQRTPSZmbkz
VPERMI2D256rmbkz
VPERMT2D256rmbkz
VPERMI2PD256rmbkz
VPERMT2PD256rmbkz
VPERMI2Q256rmbkz
VPERMT2Q256rmbkz
VPERMI2PS256rmbkz
VPERMT2PS256rmbkz
VPMULTISHIFTQBZ256rmbkz
VPSUBDZ256rmbkz
VPADDDZ256rmbkz
VPANDDZ256rmbkz
VPMULLDZ256rmbkz
VPBLENDMDZ256rmbkz
VPERMDZ256rmbkz
VPANDNDZ256rmbkz
VCVTDQ2PDZ256rmbkz
VCVTUDQ2PDZ256rmbkz
VCVTQQ2PDZ256rmbkz
VCVTUQQ2PDZ256rmbkz
VCVTPS2PDZ256rmbkz
VSUBPDZ256rmbkz
VMINCPDZ256rmbkz
VMAXCPDZ256rmbkz
VADDPDZ256rmbkz
VANDPDZ256rmbkz
VSCALEFPDZ256rmbkz
VUNPCKHPDZ256rmbkz
VPERMILPDZ256rmbkz
VUNPCKLPDZ256rmbkz
VMULPDZ256rmbkz
VBLENDMPDZ256rmbkz
VPERMPDZ256rmbkz
VANDNPDZ256rmbkz
VMINPDZ256rmbkz
VORPDZ256rmbkz
VXORPDZ256rmbkz
VDIVPDZ256rmbkz
VMAXPDZ256rmbkz
VPORDZ256rmbkz
VPXORDZ256rmbkz
VPABSDZ256rmbkz
VPMINSDZ256rmbkz
VPMAXSDZ256rmbkz
VPCONFLICTDZ256rmbkz
VPOPCNTDZ256rmbkz
VPLZCNTDZ256rmbkz
VPMINUDZ256rmbkz
VPMAXUDZ256rmbkz
VPSRAVDZ256rmbkz
VPSLLVDZ256rmbkz
VPROLVDZ256rmbkz
VPSRLVDZ256rmbkz
VPRORVDZ256rmbkz
VPSUBQZ256rmbkz
VCVTTPD2DQZ256rmbkz
VCVTPD2DQZ256rmbkz
VCVTTPS2DQZ256rmbkz
VCVTPS2DQZ256rmbkz
VPADDQZ256rmbkz
VPUNPCKHDQZ256rmbkz
VPUNPCKLDQZ256rmbkz
VPMULDQZ256rmbkz
VPANDQZ256rmbkz
VPUNPCKHQDQZ256rmbkz
VPUNPCKLQDQZ256rmbkz
VCVTTPD2UDQZ256rmbkz
VCVTPD2UDQZ256rmbkz
VCVTTPS2UDQZ256rmbkz
VCVTPS2UDQZ256rmbkz
VPMULUDQZ256rmbkz
VPMULLQZ256rmbkz
VPBLENDMQZ256rmbkz
VPERMQZ256rmbkz
VPANDNQZ256rmbkz
VCVTTPD2QQZ256rmbkz
VCVTPD2QQZ256rmbkz
VCVTTPS2QQZ256rmbkz
VCVTPS2QQZ256rmbkz
VCVTTPD2UQQZ256rmbkz
VCVTPD2UQQZ256rmbkz
VCVTTPS2UQQZ256rmbkz
VCVTPS2UQQZ256rmbkz
VPORQZ256rmbkz
VPXORQZ256rmbkz
VPABSQZ256rmbkz
VPMINSQZ256rmbkz
VPMAXSQZ256rmbkz
VPCONFLICTQZ256rmbkz
VPOPCNTQZ256rmbkz
VPLZCNTQZ256rmbkz
VPMINUQZ256rmbkz
VPMAXUQZ256rmbkz
VPSRAVQZ256rmbkz
VPSLLVQZ256rmbkz
VPROLVQZ256rmbkz
VPSRLVQZ256rmbkz
VPRORVQZ256rmbkz
VCVTPD2PSZ256rmbkz
VCVTDQ2PSZ256rmbkz
VCVTUDQ2PSZ256rmbkz
VCVTQQ2PSZ256rmbkz
VCVTUQQ2PSZ256rmbkz
VSUBPSZ256rmbkz
VMINCPSZ256rmbkz
VMAXCPSZ256rmbkz
VADDPSZ256rmbkz
VANDPSZ256rmbkz
VSCALEFPSZ256rmbkz
VUNPCKHPSZ256rmbkz
VPERMILPSZ256rmbkz
VUNPCKLPSZ256rmbkz
VMULPSZ256rmbkz
VBLENDMPSZ256rmbkz
VPERMPSZ256rmbkz
VANDNPSZ256rmbkz
VMINPSZ256rmbkz
VORPSZ256rmbkz
VXORPSZ256rmbkz
VDIVPSZ256rmbkz
VMAXPSZ256rmbkz
VPACKSSDWZ256rmbkz
VPACKUSDWZ256rmbkz
VPERMI2D128rmbkz
VPERMT2D128rmbkz
VPERMI2PD128rmbkz
VPERMT2PD128rmbkz
VPERMI2Q128rmbkz
VPERMT2Q128rmbkz
VPERMI2PS128rmbkz
VPERMT2PS128rmbkz
VPMULTISHIFTQBZ128rmbkz
VPSUBDZ128rmbkz
VPADDDZ128rmbkz
VPANDDZ128rmbkz
VPMULLDZ128rmbkz
VPBLENDMDZ128rmbkz
VPANDNDZ128rmbkz
VCVTDQ2PDZ128rmbkz
VCVTUDQ2PDZ128rmbkz
VCVTQQ2PDZ128rmbkz
VCVTUQQ2PDZ128rmbkz
VCVTPS2PDZ128rmbkz
VSUBPDZ128rmbkz
VMINCPDZ128rmbkz
VMAXCPDZ128rmbkz
VADDPDZ128rmbkz
VANDPDZ128rmbkz
VSCALEFPDZ128rmbkz
VUNPCKHPDZ128rmbkz
VPERMILPDZ128rmbkz
VUNPCKLPDZ128rmbkz
VMULPDZ128rmbkz
VBLENDMPDZ128rmbkz
VANDNPDZ128rmbkz
VMINPDZ128rmbkz
VORPDZ128rmbkz
VXORPDZ128rmbkz
VDIVPDZ128rmbkz
VMAXPDZ128rmbkz
VPORDZ128rmbkz
VPXORDZ128rmbkz
VPABSDZ128rmbkz
VPMINSDZ128rmbkz
VPMAXSDZ128rmbkz
VPCONFLICTDZ128rmbkz
VPOPCNTDZ128rmbkz
VPLZCNTDZ128rmbkz
VPMINUDZ128rmbkz
VPMAXUDZ128rmbkz
VPSRAVDZ128rmbkz
VPSLLVDZ128rmbkz
VPROLVDZ128rmbkz
VPSRLVDZ128rmbkz
VPRORVDZ128rmbkz
VPSUBQZ128rmbkz
VCVTTPD2DQZ128rmbkz
VCVTPD2DQZ128rmbkz
VCVTTPS2DQZ128rmbkz
VCVTPS2DQZ128rmbkz
VPADDQZ128rmbkz
VPUNPCKHDQZ128rmbkz
VPUNPCKLDQZ128rmbkz
VPMULDQZ128rmbkz
VPANDQZ128rmbkz
VPUNPCKHQDQZ128rmbkz
VPUNPCKLQDQZ128rmbkz
VCVTTPD2UDQZ128rmbkz
VCVTPD2UDQZ128rmbkz
VCVTTPS2UDQZ128rmbkz
VCVTPS2UDQZ128rmbkz
VPMULUDQZ128rmbkz
VPMULLQZ128rmbkz
VPBLENDMQZ128rmbkz
VPANDNQZ128rmbkz
VCVTTPD2QQZ128rmbkz
VCVTPD2QQZ128rmbkz
VCVTTPS2QQZ128rmbkz
VCVTPS2QQZ128rmbkz
VCVTTPD2UQQZ128rmbkz
VCVTPD2UQQZ128rmbkz
VCVTTPS2UQQZ128rmbkz
VCVTPS2UQQZ128rmbkz
VPORQZ128rmbkz
VPXORQZ128rmbkz
VPABSQZ128rmbkz
VPMINSQZ128rmbkz
VPMAXSQZ128rmbkz
VPCONFLICTQZ128rmbkz
VPOPCNTQZ128rmbkz
VPLZCNTQZ128rmbkz
VPMINUQZ128rmbkz
VPMAXUQZ128rmbkz
VPSRAVQZ128rmbkz
VPSLLVQZ128rmbkz
VPROLVQZ128rmbkz
VPSRLVQZ128rmbkz
VPRORVQZ128rmbkz
VCVTPD2PSZ128rmbkz
VCVTDQ2PSZ128rmbkz
VCVTUDQ2PSZ128rmbkz
VCVTQQ2PSZ128rmbkz
VCVTUQQ2PSZ128rmbkz
VSUBPSZ128rmbkz
VMINCPSZ128rmbkz
VMAXCPSZ128rmbkz
VADDPSZ128rmbkz
VANDPSZ128rmbkz
VSCALEFPSZ128rmbkz
VUNPCKHPSZ128rmbkz
VPERMILPSZ128rmbkz
VUNPCKLPSZ128rmbkz
VMULPSZ128rmbkz
VBLENDMPSZ128rmbkz
VANDNPSZ128rmbkz
VMINPSZ128rmbkz
VORPSZ128rmbkz
VXORPSZ128rmbkz
VDIVPSZ128rmbkz
VMAXPSZ128rmbkz
VPACKSSDWZ128rmbkz
VPACKUSDWZ128rmbkz
VPERMI2Drmbkz
VPERMT2Drmbkz
VPERMI2PDrmbkz
VPERMT2PDrmbkz
VPERMI2Qrmbkz
VPERMT2Qrmbkz
VPERMI2PSrmbkz
VPERMT2PSrmbkz
VPMULTISHIFTQBZrmbkz
VPSUBDZrmbkz
VPADDDZrmbkz
VPANDDZrmbkz
VPMULLDZrmbkz
VPBLENDMDZrmbkz
VPERMDZrmbkz
VPANDNDZrmbkz
VCVTDQ2PDZrmbkz
VCVTUDQ2PDZrmbkz
VCVTQQ2PDZrmbkz
VCVTUQQ2PDZrmbkz
VCVTPS2PDZrmbkz
VSUBPDZrmbkz
VMINCPDZrmbkz
VMAXCPDZrmbkz
VADDPDZrmbkz
VANDPDZrmbkz
VSCALEFPDZrmbkz
VUNPCKHPDZrmbkz
VPERMILPDZrmbkz
VUNPCKLPDZrmbkz
VMULPDZrmbkz
VBLENDMPDZrmbkz
VPERMPDZrmbkz
VANDNPDZrmbkz
VMINPDZrmbkz
VORPDZrmbkz
VXORPDZrmbkz
VDIVPDZrmbkz
VMAXPDZrmbkz
VPORDZrmbkz
VPXORDZrmbkz
VPABSDZrmbkz
VPMINSDZrmbkz
VPMAXSDZrmbkz
VPCONFLICTDZrmbkz
VPOPCNTDZrmbkz
VPLZCNTDZrmbkz
VPMINUDZrmbkz
VPMAXUDZrmbkz
VPSRAVDZrmbkz
VPSLLVDZrmbkz
VPROLVDZrmbkz
VPSRLVDZrmbkz
VPRORVDZrmbkz
VPSUBQZrmbkz
VCVTTPD2DQZrmbkz
VCVTPD2DQZrmbkz
VCVTTPS2DQZrmbkz
VCVTPS2DQZrmbkz
VPADDQZrmbkz
VPUNPCKHDQZrmbkz
VPUNPCKLDQZrmbkz
VPMULDQZrmbkz
VPANDQZrmbkz
VPUNPCKHQDQZrmbkz
VPUNPCKLQDQZrmbkz
VCVTTPD2UDQZrmbkz
VCVTPD2UDQZrmbkz
VCVTTPS2UDQZrmbkz
VCVTPS2UDQZrmbkz
VPMULUDQZrmbkz
VPMULLQZrmbkz
VPBLENDMQZrmbkz
VPERMQZrmbkz
VPANDNQZrmbkz
VCVTTPD2QQZrmbkz
VCVTPD2QQZrmbkz
VCVTTPS2QQZrmbkz
VCVTPS2QQZrmbkz
VCVTTPD2UQQZrmbkz
VCVTPD2UQQZrmbkz
VCVTTPS2UQQZrmbkz
VCVTPS2UQQZrmbkz
VPORQZrmbkz
VPXORQZrmbkz
VPABSQZrmbkz
VPMINSQZrmbkz
VPMAXSQZrmbkz
VPCONFLICTQZrmbkz
VPOPCNTQZrmbkz
VPLZCNTQZrmbkz
VPMINUQZrmbkz
VPMAXUQZrmbkz
VPSRAVQZrmbkz
VPSLLVQZrmbkz
VPROLVQZrmbkz
VPSRLVQZrmbkz
VPRORVQZrmbkz
VCVTPD2PSZrmbkz
VCVTDQ2PSZrmbkz
VCVTUDQ2PSZrmbkz
VCVTQQ2PSZrmbkz
VCVTUQQ2PSZrmbkz
VSUBPSZrmbkz
VMINCPSZrmbkz
VMAXCPSZrmbkz
VADDPSZrmbkz
VANDPSZrmbkz
VSCALEFPSZrmbkz
VUNPCKHPSZrmbkz
VPERMILPSZrmbkz
VUNPCKLPSZrmbkz
VMULPSZrmbkz
VBLENDMPSZrmbkz
VPERMPSZrmbkz
VANDNPSZrmbkz
VMINPSZrmbkz
VORPSZrmbkz
VXORPSZrmbkz
VDIVPSZrmbkz
VMAXPSZrmbkz
VPACKSSDWZrmbkz
VPACKUSDWZrmbkz
VFMADDSUB231PDZrbkz
VFMSUB231PDZrbkz
VFNMSUB231PDZrbkz
VFMSUBADD231PDZrbkz
VFMADD231PDZrbkz
VFNMADD231PDZrbkz
VFMADDSUB132PDZrbkz
VFMSUB132PDZrbkz
VFNMSUB132PDZrbkz
VFMSUBADD132PDZrbkz
VFMADD132PDZrbkz
VFNMADD132PDZrbkz
VEXP2PDZrbkz
VFMADDSUB213PDZrbkz
VFMSUB213PDZrbkz
VFNMSUB213PDZrbkz
VFMSUBADD213PDZrbkz
VFMADD213PDZrbkz
VFNMADD213PDZrbkz
VRCP28PDZrbkz
VRSQRT28PDZrbkz
VGETEXPPDZrbkz
VSQRTPDZrbkz
VRCP28SDZrbkz
VRSQRT28SDZrbkz
VGETEXPSDZrbkz
VFMADDSUB231PSZrbkz
VFMSUB231PSZrbkz
VFNMSUB231PSZrbkz
VFMSUBADD231PSZrbkz
VFMADD231PSZrbkz
VFNMADD231PSZrbkz
VFMADDSUB132PSZrbkz
VFMSUB132PSZrbkz
VFNMSUB132PSZrbkz
VFMSUBADD132PSZrbkz
VFMADD132PSZrbkz
VFNMADD132PSZrbkz
VEXP2PSZrbkz
VFMADDSUB213PSZrbkz
VFMSUB213PSZrbkz
VFNMSUB213PSZrbkz
VFMSUBADD213PSZrbkz
VFMADD213PSZrbkz
VFNMADD213PSZrbkz
VRCP28PSZrbkz
VRSQRT28PSZrbkz
VGETEXPPSZrbkz
VSQRTPSZrbkz
VRCP28SSZrbkz
VRSQRT28SSZrbkz
VGETEXPSSZrbkz
VCVTQQ2PDZrrbkz
VCVTUQQ2PDZrrbkz
VCVTPS2PDZrrbkz
VSUBPDZrrbkz
VADDPDZrrbkz
VSCALEFPDZrrbkz
VMULPDZrrbkz
VMINPDZrrbkz
VDIVPDZrrbkz
VMAXPDZrrbkz
VCVTPS2PHZrrbkz
VCVTTPD2DQZrrbkz
VCVTPD2DQZrrbkz
VCVTTPS2DQZrrbkz
VCVTPS2DQZrrbkz
VCVTTPD2UDQZrrbkz
VCVTPD2UDQZrrbkz
VCVTTPS2UDQZrrbkz
VCVTPS2UDQZrrbkz
VCVTTPD2QQZrrbkz
VCVTPD2QQZrrbkz
VCVTTPS2QQZrrbkz
VCVTPS2QQZrrbkz
VCVTTPD2UQQZrrbkz
VCVTPD2UQQZrrbkz
VCVTTPS2UQQZrrbkz
VCVTPS2UQQZrrbkz
VCVTPD2PSZrrbkz
VCVTPH2PSZrrbkz
VCVTDQ2PSZrrbkz
VCVTUDQ2PSZrrbkz
VCVTQQ2PSZrrbkz
VCVTUQQ2PSZrrbkz
VSUBPSZrrbkz
VADDPSZrrbkz
VSCALEFPSZrrbkz
VMULPSZrrbkz
VMINPSZrrbkz
VDIVPSZrrbkz
VMAXPSZrrbkz
VPSRADZ256mbikz
VPSHUFDZ256mbikz
VPSLLDZ256mbikz
VPROLDZ256mbikz
VPSRLDZ256mbikz
VPERMILPDZ256mbikz
VPERMPDZ256mbikz
VPRORDZ256mbikz
VPSRAQZ256mbikz
VPSLLQZ256mbikz
VPROLQZ256mbikz
VPSRLQZ256mbikz
VPERMQZ256mbikz
VPRORQZ256mbikz
VPERMILPSZ256mbikz
VPSRADZ128mbikz
VPSHUFDZ128mbikz
VPSLLDZ128mbikz
VPROLDZ128mbikz
VPSRLDZ128mbikz
VPERMILPDZ128mbikz
VPRORDZ128mbikz
VPSRAQZ128mbikz
VPSLLQZ128mbikz
VPROLQZ128mbikz
VPSRLQZ128mbikz
VPRORQZ128mbikz
VPERMILPSZ128mbikz
VPSRADZmbikz
VPSHUFDZmbikz
VPSLLDZmbikz
VPROLDZmbikz
VPSRLDZmbikz
VPERMILPDZmbikz
VPERMPDZmbikz
VPRORDZmbikz
VPSRAQZmbikz
VPSLLQZmbikz
VPROLQZmbikz
VPSRLQZmbikz
VPERMQZmbikz
VPRORQZmbikz
VPERMILPSZmbikz
VSHUFF64X2Z256rmbikz
VSHUFI64X2Z256rmbikz
VSHUFF32X4Z256rmbikz
VSHUFI32X4Z256rmbikz
VGF2P8AFFINEQBZ256rmbikz
VGF2P8AFFINEINVQBZ256rmbikz
VPSHLDDZ256rmbikz
VPSHRDDZ256rmbikz
VPTERNLOGDZ256rmbikz
VALIGNDZ256rmbikz
VREDUCEPDZ256rmbikz
VRANGEPDZ256rmbikz
VRNDSCALEPDZ256rmbikz
VSHUFPDZ256rmbikz
VFIXUPIMMPDZ256rmbikz
VGETMANTPDZ256rmbikz
VPSHLDQZ256rmbikz
VPSHRDQZ256rmbikz
VPTERNLOGQZ256rmbikz
VALIGNQZ256rmbikz
VREDUCEPSZ256rmbikz
VRANGEPSZ256rmbikz
VRNDSCALEPSZ256rmbikz
VSHUFPSZ256rmbikz
VFIXUPIMMPSZ256rmbikz
VGETMANTPSZ256rmbikz
VGF2P8AFFINEQBZ128rmbikz
VGF2P8AFFINEINVQBZ128rmbikz
VPSHLDDZ128rmbikz
VPSHRDDZ128rmbikz
VPTERNLOGDZ128rmbikz
VALIGNDZ128rmbikz
VREDUCEPDZ128rmbikz
VRANGEPDZ128rmbikz
VRNDSCALEPDZ128rmbikz
VSHUFPDZ128rmbikz
VFIXUPIMMPDZ128rmbikz
VGETMANTPDZ128rmbikz
VPSHLDQZ128rmbikz
VPSHRDQZ128rmbikz
VPTERNLOGQZ128rmbikz
VALIGNQZ128rmbikz
VREDUCEPSZ128rmbikz
VRANGEPSZ128rmbikz
VRNDSCALEPSZ128rmbikz
VSHUFPSZ128rmbikz
VFIXUPIMMPSZ128rmbikz
VGETMANTPSZ128rmbikz
VSHUFF64X2Zrmbikz
VSHUFI64X2Zrmbikz
VSHUFF32X4Zrmbikz
VSHUFI32X4Zrmbikz
VGF2P8AFFINEQBZrmbikz
VGF2P8AFFINEINVQBZrmbikz
VPSHLDDZrmbikz
VPSHRDDZrmbikz
VPTERNLOGDZrmbikz
VALIGNDZrmbikz
VREDUCEPDZrmbikz
VRANGEPDZrmbikz
VRNDSCALEPDZrmbikz
VSHUFPDZrmbikz
VFIXUPIMMPDZrmbikz
VGETMANTPDZrmbikz
VPSHLDQZrmbikz
VPSHRDQZrmbikz
VPTERNLOGQZrmbikz
VALIGNQZrmbikz
VREDUCEPSZrmbikz
VRANGEPSZrmbikz
VRNDSCALEPSZrmbikz
VSHUFPSZrmbikz
VFIXUPIMMPSZrmbikz
VGETMANTPSZrmbikz
VPSRADZ256mikz
VPSHUFDZ256mikz
VPSLLDZ256mikz
VPROLDZ256mikz
VPSRLDZ256mikz
VPERMILPDZ256mikz
VPERMPDZ256mikz
VPRORDZ256mikz
VPSRAQZ256mikz
VPSLLQZ256mikz
VPROLQZ256mikz
VPSRLQZ256mikz
VPERMQZ256mikz
VPRORQZ256mikz
VPERMILPSZ256mikz
VPSRAWZ256mikz
VPSHUFHWZ256mikz
VPSHUFLWZ256mikz
VPSLLWZ256mikz
VPSRLWZ256mikz
VPSRADZ128mikz
VPSHUFDZ128mikz
VPSLLDZ128mikz
VPROLDZ128mikz
VPSRLDZ128mikz
VPERMILPDZ128mikz
VPRORDZ128mikz
VPSRAQZ128mikz
VPSLLQZ128mikz
VPROLQZ128mikz
VPSRLQZ128mikz
VPRORQZ128mikz
VPERMILPSZ128mikz
VPSRAWZ128mikz
VPSHUFHWZ128mikz
VPSHUFLWZ128mikz
VPSLLWZ128mikz
VPSRLWZ128mikz
VPSRADZmikz
VPSHUFDZmikz
VPSLLDZmikz
VPROLDZmikz
VPSRLDZmikz
VPERMILPDZmikz
VPERMPDZmikz
VPRORDZmikz
VPSRAQZmikz
VPSLLQZmikz
VPROLQZmikz
VPSRLQZmikz
VPERMQZmikz
VPRORQZmikz
VPERMILPSZmikz
VPSRAWZmikz
VPSHUFHWZmikz
VPSHUFLWZmikz
VPSLLWZmikz
VPSRLWZmikz
VSHUFF64X2Z256rmikz
VSHUFI64X2Z256rmikz
VSHUFF32X4Z256rmikz
VSHUFI32X4Z256rmikz
VGF2P8AFFINEQBZ256rmikz
VGF2P8AFFINEINVQBZ256rmikz
VPSHLDDZ256rmikz
VPSHRDDZ256rmikz
VPTERNLOGDZ256rmikz
VALIGNDZ256rmikz
VREDUCEPDZ256rmikz
VRANGEPDZ256rmikz
VRNDSCALEPDZ256rmikz
VSHUFPDZ256rmikz
VFIXUPIMMPDZ256rmikz
VGETMANTPDZ256rmikz
VPSHLDQZ256rmikz
VPSHRDQZ256rmikz
VPTERNLOGQZ256rmikz
VALIGNQZ256rmikz
VPALIGNRZ256rmikz
VREDUCEPSZ256rmikz
VRANGEPSZ256rmikz
VRNDSCALEPSZ256rmikz
VSHUFPSZ256rmikz
VFIXUPIMMPSZ256rmikz
VGETMANTPSZ256rmikz
VDBPSADBWZ256rmikz
VPSHLDWZ256rmikz
VPSHRDWZ256rmikz
VGF2P8AFFINEQBZ128rmikz
VGF2P8AFFINEINVQBZ128rmikz
VPSHLDDZ128rmikz
VPSHRDDZ128rmikz
VPTERNLOGDZ128rmikz
VALIGNDZ128rmikz
VREDUCEPDZ128rmikz
VRANGEPDZ128rmikz
VRNDSCALEPDZ128rmikz
VSHUFPDZ128rmikz
VFIXUPIMMPDZ128rmikz
VGETMANTPDZ128rmikz
VPSHLDQZ128rmikz
VPSHRDQZ128rmikz
VPTERNLOGQZ128rmikz
VALIGNQZ128rmikz
VPALIGNRZ128rmikz
VREDUCEPSZ128rmikz
VRANGEPSZ128rmikz
VRNDSCALEPSZ128rmikz
VSHUFPSZ128rmikz
VFIXUPIMMPSZ128rmikz
VGETMANTPSZ128rmikz
VDBPSADBWZ128rmikz
VPSHLDWZ128rmikz
VPSHRDWZ128rmikz
VSHUFF64X2Zrmikz
VSHUFI64X2Zrmikz
VSHUFF32X4Zrmikz
VSHUFI32X4Zrmikz
VGF2P8AFFINEQBZrmikz
VGF2P8AFFINEINVQBZrmikz
VPSHLDDZrmikz
VPSHRDDZrmikz
VPTERNLOGDZrmikz
VALIGNDZrmikz
VREDUCEPDZrmikz
VRANGEPDZrmikz
VRNDSCALEPDZrmikz
VSHUFPDZrmikz
VFIXUPIMMPDZrmikz
VGETMANTPDZrmikz
VREDUCESDZrmikz
VRANGESDZrmikz
VFIXUPIMMSDZrmikz
VGETMANTSDZrmikz
VPSHLDQZrmikz
VPSHRDQZrmikz
VPTERNLOGQZrmikz
VALIGNQZrmikz
VPALIGNRZrmikz
VREDUCEPSZrmikz
VRANGEPSZrmikz
VRNDSCALEPSZrmikz
VSHUFPSZrmikz
VFIXUPIMMPSZrmikz
VGETMANTPSZrmikz
VREDUCESSZrmikz
VRANGESSZrmikz
VFIXUPIMMSSZrmikz
VGETMANTSSZrmikz
VDBPSADBWZrmikz
VPSHLDWZrmikz
VPSHRDWZrmikz
VPSRADZ256rikz
VPSHUFDZ256rikz
VPSLLDZ256rikz
VPROLDZ256rikz
VPSRLDZ256rikz
VPERMILPDZ256rikz
VPERMPDZ256rikz
VPRORDZ256rikz
VPSRAQZ256rikz
VPSLLQZ256rikz
VPROLQZ256rikz
VPSRLQZ256rikz
VPERMQZ256rikz
VPRORQZ256rikz
VPERMILPSZ256rikz
VPSRAWZ256rikz
VPSHUFHWZ256rikz
VPSHUFLWZ256rikz
VPSLLWZ256rikz
VPSRLWZ256rikz
VPSRADZ128rikz
VPSHUFDZ128rikz
VPSLLDZ128rikz
VPROLDZ128rikz
VPSRLDZ128rikz
VPERMILPDZ128rikz
VPRORDZ128rikz
VPSRAQZ128rikz
VPSLLQZ128rikz
VPROLQZ128rikz
VPSRLQZ128rikz
VPRORQZ128rikz
VPERMILPSZ128rikz
VPSRAWZ128rikz
VPSHUFHWZ128rikz
VPSHUFLWZ128rikz
VPSLLWZ128rikz
VPSRLWZ128rikz
VPSRADZrikz
VPSHUFDZrikz
VPSLLDZrikz
VPROLDZrikz
VPSRLDZrikz
VPERMILPDZrikz
VPERMPDZrikz
VPRORDZrikz
VPSRAQZrikz
VPSLLQZrikz
VPROLQZrikz
VPSRLQZrikz
VPERMQZrikz
VPRORQZrikz
VPERMILPSZrikz
VPSRAWZrikz
VPSHUFHWZrikz
VPSHUFLWZrikz
VPSLLWZrikz
VPSRLWZrikz
VSHUFF64X2Z256rrikz
VSHUFI64X2Z256rrikz
VSHUFF32X4Z256rrikz
VSHUFI32X4Z256rrikz
VGF2P8AFFINEQBZ256rrikz
VGF2P8AFFINEINVQBZ256rrikz
VPSHLDDZ256rrikz
VPSHRDDZ256rrikz
VPTERNLOGDZ256rrikz
VALIGNDZ256rrikz
VREDUCEPDZ256rrikz
VRANGEPDZ256rrikz
VRNDSCALEPDZ256rrikz
VSHUFPDZ256rrikz
VFIXUPIMMPDZ256rrikz
VGETMANTPDZ256rrikz
VPSHLDQZ256rrikz
VPSHRDQZ256rrikz
VPTERNLOGQZ256rrikz
VALIGNQZ256rrikz
VPALIGNRZ256rrikz
VREDUCEPSZ256rrikz
VRANGEPSZ256rrikz
VRNDSCALEPSZ256rrikz
VSHUFPSZ256rrikz
VFIXUPIMMPSZ256rrikz
VGETMANTPSZ256rrikz
VDBPSADBWZ256rrikz
VPSHLDWZ256rrikz
VPSHRDWZ256rrikz
VGF2P8AFFINEQBZ128rrikz
VGF2P8AFFINEINVQBZ128rrikz
VPSHLDDZ128rrikz
VPSHRDDZ128rrikz
VPTERNLOGDZ128rrikz
VALIGNDZ128rrikz
VREDUCEPDZ128rrikz
VRANGEPDZ128rrikz
VRNDSCALEPDZ128rrikz
VSHUFPDZ128rrikz
VFIXUPIMMPDZ128rrikz
VGETMANTPDZ128rrikz
VPSHLDQZ128rrikz
VPSHRDQZ128rrikz
VPTERNLOGQZ128rrikz
VALIGNQZ128rrikz
VPALIGNRZ128rrikz
VREDUCEPSZ128rrikz
VRANGEPSZ128rrikz
VRNDSCALEPSZ128rrikz
VSHUFPSZ128rrikz
VFIXUPIMMPSZ128rrikz
VGETMANTPSZ128rrikz
VDBPSADBWZ128rrikz
VPSHLDWZ128rrikz
VPSHRDWZ128rrikz
VSHUFF64X2Zrrikz
VSHUFI64X2Zrrikz
VSHUFF32X4Zrrikz
VSHUFI32X4Zrrikz
VGF2P8AFFINEQBZrrikz
VGF2P8AFFINEINVQBZrrikz
VPSHLDDZrrikz
VPSHRDDZrrikz
VPTERNLOGDZrrikz
VALIGNDZrrikz
VREDUCEPDZrrikz
VRANGEPDZrrikz
VRNDSCALEPDZrrikz
VSHUFPDZrrikz
VFIXUPIMMPDZrrikz
VGETMANTPDZrrikz
VREDUCESDZrrikz
VRANGESDZrrikz
VFIXUPIMMSDZrrikz
VGETMANTSDZrrikz
VPSHLDQZrrikz
VPSHRDQZrrikz
VPTERNLOGQZrrikz
VALIGNQZrrikz
VPALIGNRZrrikz
VREDUCEPSZrrikz
VRANGEPSZrrikz
VRNDSCALEPSZrrikz
VSHUFPSZrrikz
VFIXUPIMMPSZrrikz
VGETMANTPSZrrikz
VREDUCESSZrrikz
VRANGESSZrrikz
VFIXUPIMMSSZrrikz
VGETMANTSSZrrikz
VDBPSADBWZrrikz
VPSHLDWZrrikz
VPSHRDWZrrikz
VBROADCASTF32X2Z256mkz
VBROADCASTI32X2Z256mkz
VPBROADCASTBZ256mkz
VFMADDSUB231PDZ256mkz
VFMSUB231PDZ256mkz
VFNMSUB231PDZ256mkz
VFMSUBADD231PDZ256mkz
VFMADD231PDZ256mkz
VFNMADD231PDZ256mkz
VFMADDSUB132PDZ256mkz
VFMSUB132PDZ256mkz
VFNMSUB132PDZ256mkz
VFMSUBADD132PDZ256mkz
VFMADD132PDZ256mkz
VFNMADD132PDZ256mkz
VFMADDSUB213PDZ256mkz
VFMSUB213PDZ256mkz
VFNMSUB213PDZ256mkz
VFMSUBADD213PDZ256mkz
VFMADD213PDZ256mkz
VFNMADD213PDZ256mkz
VRCP14PDZ256mkz
VRSQRT14PDZ256mkz
VGETEXPPDZ256mkz
VSQRTPDZ256mkz
VPDPWSSDZ256mkz
VBROADCASTSDZ256mkz
VPDPBUSDZ256mkz
VPBROADCASTDZ256mkz
VPSHLDVDZ256mkz
VPSHRDVDZ256mkz
VPBROADCASTQZ256mkz
VPMADD52HUQZ256mkz
VPMADD52LUQZ256mkz
VPSHLDVQZ256mkz
VPSHRDVQZ256mkz
VPDPWSSDSZ256mkz
VPDPBUSDSZ256mkz
VFMADDSUB231PSZ256mkz
VFMSUB231PSZ256mkz
VFNMSUB231PSZ256mkz
VFMSUBADD231PSZ256mkz
VFMADD231PSZ256mkz
VFNMADD231PSZ256mkz
VFMADDSUB132PSZ256mkz
VFMSUB132PSZ256mkz
VFNMSUB132PSZ256mkz
VFMSUBADD132PSZ256mkz
VFMADD132PSZ256mkz
VFNMADD132PSZ256mkz
VFMADDSUB213PSZ256mkz
VFMSUB213PSZ256mkz
VFNMSUB213PSZ256mkz
VFMSUBADD213PSZ256mkz
VFMADD213PSZ256mkz
VFNMADD213PSZ256mkz
VRCP14PSZ256mkz
VRSQRT14PSZ256mkz
VGETEXPPSZ256mkz
VSQRTPSZ256mkz
VBROADCASTSSZ256mkz
VPBROADCASTWZ256mkz
VPSHLDVWZ256mkz
VPSHRDVWZ256mkz
VBROADCASTI32X2Z128mkz
VPBROADCASTBZ128mkz
VFMADDSUB231PDZ128mkz
VFMSUB231PDZ128mkz
VFNMSUB231PDZ128mkz
VFMSUBADD231PDZ128mkz
VFMADD231PDZ128mkz
VFNMADD231PDZ128mkz
VFMADDSUB132PDZ128mkz
VFMSUB132PDZ128mkz
VFNMSUB132PDZ128mkz
VFMSUBADD132PDZ128mkz
VFMADD132PDZ128mkz
VFNMADD132PDZ128mkz
VFMADDSUB213PDZ128mkz
VFMSUB213PDZ128mkz
VFNMSUB213PDZ128mkz
VFMSUBADD213PDZ128mkz
VFMADD213PDZ128mkz
VFNMADD213PDZ128mkz
VRCP14PDZ128mkz
VRSQRT14PDZ128mkz
VGETEXPPDZ128mkz
VSQRTPDZ128mkz
VPDPWSSDZ128mkz
VPDPBUSDZ128mkz
VPBROADCASTDZ128mkz
VPSHLDVDZ128mkz
VPSHRDVDZ128mkz
VPBROADCASTQZ128mkz
VPMADD52HUQZ128mkz
VPMADD52LUQZ128mkz
VPSHLDVQZ128mkz
VPSHRDVQZ128mkz
VPDPWSSDSZ128mkz
VPDPBUSDSZ128mkz
VFMADDSUB231PSZ128mkz
VFMSUB231PSZ128mkz
VFNMSUB231PSZ128mkz
VFMSUBADD231PSZ128mkz
VFMADD231PSZ128mkz
VFNMADD231PSZ128mkz
VFMADDSUB132PSZ128mkz
VFMSUB132PSZ128mkz
VFNMSUB132PSZ128mkz
VFMSUBADD132PSZ128mkz
VFMADD132PSZ128mkz
VFNMADD132PSZ128mkz
VFMADDSUB213PSZ128mkz
VFMSUB213PSZ128mkz
VFNMSUB213PSZ128mkz
VFMSUBADD213PSZ128mkz
VFMADD213PSZ128mkz
VFNMADD213PSZ128mkz
VRCP14PSZ128mkz
VRSQRT14PSZ128mkz
VGETEXPPSZ128mkz
VSQRTPSZ128mkz
VBROADCASTSSZ128mkz
VPBROADCASTWZ128mkz
VPSHLDVWZ128mkz
VPSHRDVWZ128mkz
VBROADCASTF32X2Zmkz
VBROADCASTI32X2Zmkz
VPBROADCASTBZmkz
VFMADDSUB231PDZmkz
VFMSUB231PDZmkz
VFNMSUB231PDZmkz
VFMSUBADD231PDZmkz
VFMADD231PDZmkz
VFNMADD231PDZmkz
VFMADDSUB132PDZmkz
VFMSUB132PDZmkz
VFNMSUB132PDZmkz
VFMSUBADD132PDZmkz
VFMADD132PDZmkz
VFNMADD132PDZmkz
VEXP2PDZmkz
VFMADDSUB213PDZmkz
VFMSUB213PDZmkz
VFNMSUB213PDZmkz
VFMSUBADD213PDZmkz
VFMADD213PDZmkz
VFNMADD213PDZmkz
VRCP14PDZmkz
VRSQRT14PDZmkz
VRCP28PDZmkz
VRSQRT28PDZmkz
VGETEXPPDZmkz
VSQRTPDZmkz
VRCP28SDZmkz
VRSQRT28SDZmkz
VGETEXPSDZmkz
VPDPWSSDZmkz
VBROADCASTSDZmkz
VPDPBUSDZmkz
VPBROADCASTDZmkz
VPSHLDVDZmkz
VPSHRDVDZmkz
VPBROADCASTQZmkz
VPMADD52HUQZmkz
VPMADD52LUQZmkz
VPSHLDVQZmkz
VPSHRDVQZmkz
VPDPWSSDSZmkz
VPDPBUSDSZmkz
VFMADDSUB231PSZmkz
VFMSUB231PSZmkz
VFNMSUB231PSZmkz
VFMSUBADD231PSZmkz
VFMADD231PSZmkz
VFNMADD231PSZmkz
VFMADDSUB132PSZmkz
VFMSUB132PSZmkz
VFNMSUB132PSZmkz
VFMSUBADD132PSZmkz
VFMADD132PSZmkz
VFNMADD132PSZmkz
VEXP2PSZmkz
VFMADDSUB213PSZmkz
VFMSUB213PSZmkz
VFNMSUB213PSZmkz
VFMSUBADD213PSZmkz
VFMADD213PSZmkz
VFNMADD213PSZmkz
VRCP14PSZmkz
VRSQRT14PSZmkz
VRCP28PSZmkz
VRSQRT28PSZmkz
VGETEXPPSZmkz
VSQRTPSZmkz
VRCP28SSZmkz
VRSQRT28SSZmkz
VGETEXPSSZmkz
VBROADCASTSSZmkz
VPBROADCASTWZmkz
VPSHLDVWZmkz
VPSHRDVWZmkz
VBROADCASTF64X2rmkz
VBROADCASTI64X2rmkz
VBROADCASTF32X4rmkz
VBROADCASTI32X4rmkz
VBROADCASTF64X4rmkz
VBROADCASTI64X4rmkz
VPERMI2B256rmkz
VPERMT2B256rmkz
VPERMI2D256rmkz
VPERMT2D256rmkz
VPERMI2PD256rmkz
VPERMT2PD256rmkz
VPERMI2Q256rmkz
VPERMT2Q256rmkz
VPERMI2PS256rmkz
VPERMT2PS256rmkz
VPERMI2W256rmkz
VPERMT2W256rmkz
VMOVDQA32Z256rmkz
VMOVDQU32Z256rmkz
VINSERTF64x2Z256rmkz
VINSERTI64x2Z256rmkz
VMOVDQA64Z256rmkz
VMOVDQU64Z256rmkz
VBROADCASTF32X4Z256rmkz
VBROADCASTI32X4Z256rmkz
VINSERTF32x4Z256rmkz
VINSERTI32x4Z256rmkz
VMOVDQU16Z256rmkz
VMOVDQU8Z256rmkz
VPSUBBZ256rmkz
VPADDBZ256rmkz
VPEXPANDBZ256rmkz
VPSHUFBZ256rmkz
VPAVGBZ256rmkz
VGF2P8MULBZ256rmkz
VPBLENDMBZ256rmkz
VPERMBZ256rmkz
VPMULTISHIFTQBZ256rmkz
VPABSBZ256rmkz
VPSUBSBZ256rmkz
VPADDSBZ256rmkz
VPMINSBZ256rmkz
VPSUBUSBZ256rmkz
VPADDUSBZ256rmkz
VPMAXSBZ256rmkz
VPOPCNTBZ256rmkz
VPMINUBZ256rmkz
VPMAXUBZ256rmkz
VPACKSSWBZ256rmkz
VPACKUSWBZ256rmkz
VPSRADZ256rmkz
VPSUBDZ256rmkz
VPMOVSXBDZ256rmkz
VPMOVZXBDZ256rmkz
VPADDDZ256rmkz
VPANDDZ256rmkz
VPEXPANDDZ256rmkz
VPSLLDZ256rmkz
VPMULLDZ256rmkz
VPSRLDZ256rmkz
VPBLENDMDZ256rmkz
VPERMDZ256rmkz
VPANDNDZ256rmkz
VCVTDQ2PDZ256rmkz
VCVTUDQ2PDZ256rmkz
VCVTQQ2PDZ256rmkz
VCVTUQQ2PDZ256rmkz
VCVTPS2PDZ256rmkz
VMOVAPDZ256rmkz
VSUBPDZ256rmkz
VMINCPDZ256rmkz
VMAXCPDZ256rmkz
VADDPDZ256rmkz
VEXPANDPDZ256rmkz
VANDPDZ256rmkz
VSCALEFPDZ256rmkz
VUNPCKHPDZ256rmkz
VPERMILPDZ256rmkz
VUNPCKLPDZ256rmkz
VMULPDZ256rmkz
VBLENDMPDZ256rmkz
VPERMPDZ256rmkz
VANDNPDZ256rmkz
VMINPDZ256rmkz
VORPDZ256rmkz
VXORPDZ256rmkz
VMOVUPDZ256rmkz
VDIVPDZ256rmkz
VMAXPDZ256rmkz
VPORDZ256rmkz
VPXORDZ256rmkz
VPABSDZ256rmkz
VPMINSDZ256rmkz
VPMAXSDZ256rmkz
VPCONFLICTDZ256rmkz
VPOPCNTDZ256rmkz
VPLZCNTDZ256rmkz
VPMINUDZ256rmkz
VPMAXUDZ256rmkz
VPSRAVDZ256rmkz
VPSLLVDZ256rmkz
VPROLVDZ256rmkz
VPSRLVDZ256rmkz
VPRORVDZ256rmkz
VPMADDWDZ256rmkz
VPUNPCKHWDZ256rmkz
VPUNPCKLWDZ256rmkz
VPMOVSXWDZ256rmkz
VPMOVZXWDZ256rmkz
VMOVDDUPZ256rmkz
VMOVSHDUPZ256rmkz
VMOVSLDUPZ256rmkz
VPSRAQZ256rmkz
VPSUBQZ256rmkz
VPMOVSXBQZ256rmkz
VPMOVZXBQZ256rmkz
VCVTTPD2DQZ256rmkz
VCVTPD2DQZ256rmkz
VCVTTPS2DQZ256rmkz
VCVTPS2DQZ256rmkz
VPADDQZ256rmkz
VPUNPCKHDQZ256rmkz
VPUNPCKLDQZ256rmkz
VPMULDQZ256rmkz
VPANDQZ256rmkz
VPEXPANDQZ256rmkz
VPUNPCKHQDQZ256rmkz
VPUNPCKLQDQZ256rmkz
VCVTTPD2UDQZ256rmkz
VCVTPD2UDQZ256rmkz
VCVTTPS2UDQZ256rmkz
VCVTPS2UDQZ256rmkz
VPMULUDQZ256rmkz
VPMOVSXDQZ256rmkz
VPMOVZXDQZ256rmkz
VPSLLQZ256rmkz
VPMULLQZ256rmkz
VPSRLQZ256rmkz
VPBLENDMQZ256rmkz
VPERMQZ256rmkz
VPANDNQZ256rmkz
VCVTTPD2QQZ256rmkz
VCVTPD2QQZ256rmkz
VCVTTPS2QQZ256rmkz
VCVTPS2QQZ256rmkz
VCVTTPD2UQQZ256rmkz
VCVTPD2UQQZ256rmkz
VCVTTPS2UQQZ256rmkz
VCVTPS2UQQZ256rmkz
VPORQZ256rmkz
VPXORQZ256rmkz
VPABSQZ256rmkz
VPMINSQZ256rmkz
VPMAXSQZ256rmkz
VPCONFLICTQZ256rmkz
VPOPCNTQZ256rmkz
VPLZCNTQZ256rmkz
VPMINUQZ256rmkz
VPMAXUQZ256rmkz
VPSRAVQZ256rmkz
VPSLLVQZ256rmkz
VPROLVQZ256rmkz
VPSRLVQZ256rmkz
VPRORVQZ256rmkz
VPMOVSXWQZ256rmkz
VPMOVZXWQZ256rmkz
VCVTPD2PSZ256rmkz
VCVTPH2PSZ256rmkz
VCVTDQ2PSZ256rmkz
VCVTUDQ2PSZ256rmkz
VCVTQQ2PSZ256rmkz
VCVTUQQ2PSZ256rmkz
VMOVAPSZ256rmkz
VSUBPSZ256rmkz
VMINCPSZ256rmkz
VMAXCPSZ256rmkz
VADDPSZ256rmkz
VEXPANDPSZ256rmkz
VANDPSZ256rmkz
VSCALEFPSZ256rmkz
VUNPCKHPSZ256rmkz
VPERMILPSZ256rmkz
VUNPCKLPSZ256rmkz
VMULPSZ256rmkz
VBLENDMPSZ256rmkz
VPERMPSZ256rmkz
VANDNPSZ256rmkz
VMINPSZ256rmkz
VORPSZ256rmkz
VXORPSZ256rmkz
VMOVUPSZ256rmkz
VDIVPSZ256rmkz
VMAXPSZ256rmkz
VPSRAWZ256rmkz
VPUNPCKHBWZ256rmkz
VPUNPCKLBWZ256rmkz
VPSUBWZ256rmkz
VPMOVSXBWZ256rmkz
VPMOVZXBWZ256rmkz
VPADDWZ256rmkz
VPEXPANDWZ256rmkz
VPACKSSDWZ256rmkz
VPACKUSDWZ256rmkz
VPAVGWZ256rmkz
VPMULHWZ256rmkz
VPSLLWZ256rmkz
VPMULLWZ256rmkz
VPSRLWZ256rmkz
VPBLENDMWZ256rmkz
VPERMWZ256rmkz
VPABSWZ256rmkz
VPMADDUBSWZ256rmkz
VPSUBSWZ256rmkz
VPADDSWZ256rmkz
VPMINSWZ256rmkz
VPMULHRSWZ256rmkz
VPSUBUSWZ256rmkz
VPADDUSWZ256rmkz
VPMAXSWZ256rmkz
VPOPCNTWZ256rmkz
VPMULHUWZ256rmkz
VPMINUWZ256rmkz
VPMAXUWZ256rmkz
VPSRAVWZ256rmkz
VPSLLVWZ256rmkz
VPSRLVWZ256rmkz
VPERMI2B128rmkz
VPERMT2B128rmkz
VPERMI2D128rmkz
VPERMT2D128rmkz
VPERMI2PD128rmkz
VPERMT2PD128rmkz
VPERMI2Q128rmkz
VPERMT2Q128rmkz
VPERMI2PS128rmkz
VPERMT2PS128rmkz
VPERMI2W128rmkz
VPERMT2W128rmkz
VMOVDQA32Z128rmkz
VMOVDQU32Z128rmkz
VBROADCASTF64X2Z128rmkz
VBROADCASTI64X2Z128rmkz
VMOVDQA64Z128rmkz
VMOVDQU64Z128rmkz
VMOVDQU16Z128rmkz
VMOVDQU8Z128rmkz
VPSUBBZ128rmkz
VPADDBZ128rmkz
VPEXPANDBZ128rmkz
VPSHUFBZ128rmkz
VPAVGBZ128rmkz
VGF2P8MULBZ128rmkz
VPBLENDMBZ128rmkz
VPERMBZ128rmkz
VPMULTISHIFTQBZ128rmkz
VPABSBZ128rmkz
VPSUBSBZ128rmkz
VPADDSBZ128rmkz
VPMINSBZ128rmkz
VPSUBUSBZ128rmkz
VPADDUSBZ128rmkz
VPMAXSBZ128rmkz
VPOPCNTBZ128rmkz
VPMINUBZ128rmkz
VPMAXUBZ128rmkz
VPACKSSWBZ128rmkz
VPACKUSWBZ128rmkz
VPSRADZ128rmkz
VPSUBDZ128rmkz
VPMOVSXBDZ128rmkz
VPMOVZXBDZ128rmkz
VPADDDZ128rmkz
VPANDDZ128rmkz
VPEXPANDDZ128rmkz
VPSLLDZ128rmkz
VPMULLDZ128rmkz
VPSRLDZ128rmkz
VPBLENDMDZ128rmkz
VPANDNDZ128rmkz
VCVTDQ2PDZ128rmkz
VCVTUDQ2PDZ128rmkz
VCVTQQ2PDZ128rmkz
VCVTUQQ2PDZ128rmkz
VCVTPS2PDZ128rmkz
VMOVAPDZ128rmkz
VSUBPDZ128rmkz
VMINCPDZ128rmkz
VMAXCPDZ128rmkz
VADDPDZ128rmkz
VEXPANDPDZ128rmkz
VANDPDZ128rmkz
VSCALEFPDZ128rmkz
VUNPCKHPDZ128rmkz
VPERMILPDZ128rmkz
VUNPCKLPDZ128rmkz
VMULPDZ128rmkz
VBLENDMPDZ128rmkz
VANDNPDZ128rmkz
VMINPDZ128rmkz
VORPDZ128rmkz
VXORPDZ128rmkz
VMOVUPDZ128rmkz
VDIVPDZ128rmkz
VMAXPDZ128rmkz
VPORDZ128rmkz
VPXORDZ128rmkz
VPABSDZ128rmkz
VPMINSDZ128rmkz
VPMAXSDZ128rmkz
VPCONFLICTDZ128rmkz
VPOPCNTDZ128rmkz
VPLZCNTDZ128rmkz
VPMINUDZ128rmkz
VPMAXUDZ128rmkz
VPSRAVDZ128rmkz
VPSLLVDZ128rmkz
VPROLVDZ128rmkz
VPSRLVDZ128rmkz
VPRORVDZ128rmkz
VPMADDWDZ128rmkz
VPUNPCKHWDZ128rmkz
VPUNPCKLWDZ128rmkz
VPMOVSXWDZ128rmkz
VPMOVZXWDZ128rmkz
VMOVDDUPZ128rmkz
VMOVSHDUPZ128rmkz
VMOVSLDUPZ128rmkz
VPSRAQZ128rmkz
VPSUBQZ128rmkz
VPMOVSXBQZ128rmkz
VPMOVZXBQZ128rmkz
VCVTTPD2DQZ128rmkz
VCVTPD2DQZ128rmkz
VCVTTPS2DQZ128rmkz
VCVTPS2DQZ128rmkz
VPADDQZ128rmkz
VPUNPCKHDQZ128rmkz
VPUNPCKLDQZ128rmkz
VPMULDQZ128rmkz
VPANDQZ128rmkz
VPEXPANDQZ128rmkz
VPUNPCKHQDQZ128rmkz
VPUNPCKLQDQZ128rmkz
VCVTTPD2UDQZ128rmkz
VCVTPD2UDQZ128rmkz
VCVTTPS2UDQZ128rmkz
VCVTPS2UDQZ128rmkz
VPMULUDQZ128rmkz
VPMOVSXDQZ128rmkz
VPMOVZXDQZ128rmkz
VPSLLQZ128rmkz
VPMULLQZ128rmkz
VPSRLQZ128rmkz
VPBLENDMQZ128rmkz
VPANDNQZ128rmkz
VCVTTPD2QQZ128rmkz
VCVTPD2QQZ128rmkz
VCVTTPS2QQZ128rmkz
VCVTPS2QQZ128rmkz
VCVTTPD2UQQZ128rmkz
VCVTPD2UQQZ128rmkz
VCVTTPS2UQQZ128rmkz
VCVTPS2UQQZ128rmkz
VPORQZ128rmkz
VPXORQZ128rmkz
VPABSQZ128rmkz
VPMINSQZ128rmkz
VPMAXSQZ128rmkz
VPCONFLICTQZ128rmkz
VPOPCNTQZ128rmkz
VPLZCNTQZ128rmkz
VPMINUQZ128rmkz
VPMAXUQZ128rmkz
VPSRAVQZ128rmkz
VPSLLVQZ128rmkz
VPROLVQZ128rmkz
VPSRLVQZ128rmkz
VPRORVQZ128rmkz
VPMOVSXWQZ128rmkz
VPMOVZXWQZ128rmkz
VCVTPD2PSZ128rmkz
VCVTPH2PSZ128rmkz
VCVTDQ2PSZ128rmkz
VCVTUDQ2PSZ128rmkz
VCVTQQ2PSZ128rmkz
VCVTUQQ2PSZ128rmkz
VMOVAPSZ128rmkz
VSUBPSZ128rmkz
VMINCPSZ128rmkz
VMAXCPSZ128rmkz
VADDPSZ128rmkz
VEXPANDPSZ128rmkz
VANDPSZ128rmkz
VSCALEFPSZ128rmkz
VUNPCKHPSZ128rmkz
VPERMILPSZ128rmkz
VUNPCKLPSZ128rmkz
VMULPSZ128rmkz
VBLENDMPSZ128rmkz
VANDNPSZ128rmkz
VMINPSZ128rmkz
VORPSZ128rmkz
VXORPSZ128rmkz
VMOVUPSZ128rmkz
VDIVPSZ128rmkz
VMAXPSZ128rmkz
VPSRAWZ128rmkz
VPUNPCKHBWZ128rmkz
VPUNPCKLBWZ128rmkz
VPSUBWZ128rmkz
VPMOVSXBWZ128rmkz
VPMOVZXBWZ128rmkz
VPADDWZ128rmkz
VPEXPANDWZ128rmkz
VPACKSSDWZ128rmkz
VPACKUSDWZ128rmkz
VPAVGWZ128rmkz
VPMULHWZ128rmkz
VPSLLWZ128rmkz
VPMULLWZ128rmkz
VPSRLWZ128rmkz
VPBLENDMWZ128rmkz
VPERMWZ128rmkz
VPABSWZ128rmkz
VPMADDUBSWZ128rmkz
VPSUBSWZ128rmkz
VPADDSWZ128rmkz
VPMINSWZ128rmkz
VPMULHRSWZ128rmkz
VPSUBUSWZ128rmkz
VPADDUSWZ128rmkz
VPMAXSWZ128rmkz
VPOPCNTWZ128rmkz
VPMULHUWZ128rmkz
VPMINUWZ128rmkz
VPMAXUWZ128rmkz
VPSRAVWZ128rmkz
VPSLLVWZ128rmkz
VPSRLVWZ128rmkz
VBROADCASTF32X8rmkz
VBROADCASTI32X8rmkz
VPERMI2Brmkz
VPERMT2Brmkz
VPERMI2Drmkz
VPERMT2Drmkz
VPERMI2PDrmkz
VPERMT2PDrmkz
VP4DPWSSDrmkz
VPERMI2Qrmkz
VPERMT2Qrmkz
VP4DPWSSDSrmkz
VPERMI2PSrmkz
VPERMT2PSrmkz
V4FMADDPSrmkz
V4FNMADDPSrmkz
V4FMADDSSrmkz
V4FNMADDSSrmkz
VPERMI2Wrmkz
VPERMT2Wrmkz
VMOVDQA32Zrmkz
VMOVDQU32Zrmkz
VINSERTF64x2Zrmkz
VINSERTI64x2Zrmkz
VMOVDQA64Zrmkz
VMOVDQU64Zrmkz
VINSERTF32x4Zrmkz
VINSERTI32x4Zrmkz
VINSERTF64x4Zrmkz
VINSERTI64x4Zrmkz
VMOVDQU16Zrmkz
VMOVDQU8Zrmkz
VINSERTF32x8Zrmkz
VINSERTI32x8Zrmkz
VPSUBBZrmkz
VPADDBZrmkz
VPEXPANDBZrmkz
VPSHUFBZrmkz
VPAVGBZrmkz
VGF2P8MULBZrmkz
VPBLENDMBZrmkz
VPERMBZrmkz
VPMULTISHIFTQBZrmkz
VPABSBZrmkz
VPSUBSBZrmkz
VPADDSBZrmkz
VPMINSBZrmkz
VPSUBUSBZrmkz
VPADDUSBZrmkz
VPMAXSBZrmkz
VPOPCNTBZrmkz
VPMINUBZrmkz
VPMAXUBZrmkz
VPACKSSWBZrmkz
VPACKUSWBZrmkz
VPSRADZrmkz
VPSUBDZrmkz
VPMOVSXBDZrmkz
VPMOVZXBDZrmkz
VPADDDZrmkz
VPANDDZrmkz
VPEXPANDDZrmkz
VPSLLDZrmkz
VPMULLDZrmkz
VPSRLDZrmkz
VPBLENDMDZrmkz
VPERMDZrmkz
VPANDNDZrmkz
VCVTDQ2PDZrmkz
VCVTUDQ2PDZrmkz
VCVTQQ2PDZrmkz
VCVTUQQ2PDZrmkz
VCVTPS2PDZrmkz
VMOVAPDZrmkz
VSUBPDZrmkz
VMINCPDZrmkz
VMAXCPDZrmkz
VADDPDZrmkz
VEXPANDPDZrmkz
VANDPDZrmkz
VSCALEFPDZrmkz
VUNPCKHPDZrmkz
VPERMILPDZrmkz
VUNPCKLPDZrmkz
VMULPDZrmkz
VBLENDMPDZrmkz
VPERMPDZrmkz
VANDNPDZrmkz
VMINPDZrmkz
VORPDZrmkz
VXORPDZrmkz
VMOVUPDZrmkz
VDIVPDZrmkz
VMAXPDZrmkz
VPORDZrmkz
VPXORDZrmkz
VRCP14SDZrmkz
VRSQRT14SDZrmkz
VPABSDZrmkz
VSCALEFSDZrmkz
VPMINSDZrmkz
VMOVSDZrmkz
VPMAXSDZrmkz
VPCONFLICTDZrmkz
VPOPCNTDZrmkz
VPLZCNTDZrmkz
VPMINUDZrmkz
VPMAXUDZrmkz
VPSRAVDZrmkz
VPSLLVDZrmkz
VPROLVDZrmkz
VPSRLVDZrmkz
VPRORVDZrmkz
VPMADDWDZrmkz
VPUNPCKHWDZrmkz
VPUNPCKLWDZrmkz
VPMOVSXWDZrmkz
VPMOVZXWDZrmkz
VMOVDDUPZrmkz
VMOVSHDUPZrmkz
VMOVSLDUPZrmkz
VPSRAQZrmkz
VPSUBQZrmkz
VPMOVSXBQZrmkz
VPMOVZXBQZrmkz
VCVTTPD2DQZrmkz
VCVTPD2DQZrmkz
VCVTTPS2DQZrmkz
VCVTPS2DQZrmkz
VPADDQZrmkz
VPUNPCKHDQZrmkz
VPUNPCKLDQZrmkz
VPMULDQZrmkz
VPANDQZrmkz
VPEXPANDQZrmkz
VPUNPCKHQDQZrmkz
VPUNPCKLQDQZrmkz
VCVTTPD2UDQZrmkz
VCVTPD2UDQZrmkz
VCVTTPS2UDQZrmkz
VCVTPS2UDQZrmkz
VPMULUDQZrmkz
VPMOVSXDQZrmkz
VPMOVZXDQZrmkz
VPSLLQZrmkz
VPMULLQZrmkz
VPSRLQZrmkz
VPBLENDMQZrmkz
VPERMQZrmkz
VPANDNQZrmkz
VCVTTPD2QQZrmkz
VCVTPD2QQZrmkz
VCVTTPS2QQZrmkz
VCVTPS2QQZrmkz
VCVTTPD2UQQZrmkz
VCVTPD2UQQZrmkz
VCVTTPS2UQQZrmkz
VCVTPS2UQQZrmkz
VPORQZrmkz
VPXORQZrmkz
VPABSQZrmkz
VPMINSQZrmkz
VPMAXSQZrmkz
VPCONFLICTQZrmkz
VPOPCNTQZrmkz
VPLZCNTQZrmkz
VPMINUQZrmkz
VPMAXUQZrmkz
VPSRAVQZrmkz
VPSLLVQZrmkz
VPROLVQZrmkz
VPSRLVQZrmkz
VPRORVQZrmkz
VPMOVSXWQZrmkz
VPMOVZXWQZrmkz
VCVTPD2PSZrmkz
VCVTPH2PSZrmkz
VCVTDQ2PSZrmkz
VCVTUDQ2PSZrmkz
VCVTQQ2PSZrmkz
VCVTUQQ2PSZrmkz
VMOVAPSZrmkz
VSUBPSZrmkz
VMINCPSZrmkz
VMAXCPSZrmkz
VADDPSZrmkz
VEXPANDPSZrmkz
VANDPSZrmkz
VSCALEFPSZrmkz
VUNPCKHPSZrmkz
VPERMILPSZrmkz
VUNPCKLPSZrmkz
VMULPSZrmkz
VBLENDMPSZrmkz
VPERMPSZrmkz
VANDNPSZrmkz
VMINPSZrmkz
VORPSZrmkz
VXORPSZrmkz
VMOVUPSZrmkz
VDIVPSZrmkz
VMAXPSZrmkz
VRCP14SSZrmkz
VRSQRT14SSZrmkz
VSCALEFSSZrmkz
VMOVSSZrmkz
VPSRAWZrmkz
VPUNPCKHBWZrmkz
VPUNPCKLBWZrmkz
VPSUBWZrmkz
VPMOVSXBWZrmkz
VPMOVZXBWZrmkz
VPADDWZrmkz
VPEXPANDWZrmkz
VPACKSSDWZrmkz
VPACKUSDWZrmkz
VPAVGWZrmkz
VPMULHWZrmkz
VPSLLWZrmkz
VPMULLWZrmkz
VPSRLWZrmkz
VPBLENDMWZrmkz
VPERMWZrmkz
VPABSWZrmkz
VPMADDUBSWZrmkz
VPSUBSWZrmkz
VPADDSWZrmkz
VPMINSWZrmkz
VPMULHRSWZrmkz
VPSUBUSWZrmkz
VPADDUSWZrmkz
VPMAXSWZrmkz
VPOPCNTWZrmkz
VPMULHUWZrmkz
VPMINUWZrmkz
VPMAXUWZrmkz
VPSRAVWZrmkz
VPSLLVWZrmkz
VPSRLVWZrmkz
VBROADCASTF32X2Z256rkz
VBROADCASTI32X2Z256rkz
VPBROADCASTBZ256rkz
VFMADDSUB231PDZ256rkz
VFMSUB231PDZ256rkz
VFNMSUB231PDZ256rkz
VFMSUBADD231PDZ256rkz
VFMADD231PDZ256rkz
VFNMADD231PDZ256rkz
VFMADDSUB132PDZ256rkz
VFMSUB132PDZ256rkz
VFNMSUB132PDZ256rkz
VFMSUBADD132PDZ256rkz
VFMADD132PDZ256rkz
VFNMADD132PDZ256rkz
VFMADDSUB213PDZ256rkz
VFMSUB213PDZ256rkz
VFNMSUB213PDZ256rkz
VFMSUBADD213PDZ256rkz
VFMADD213PDZ256rkz
VFNMADD213PDZ256rkz
VRCP14PDZ256rkz
VRSQRT14PDZ256rkz
VGETEXPPDZ256rkz
VSQRTPDZ256rkz
VPDPWSSDZ256rkz
VBROADCASTSDZ256rkz
VPDPBUSDZ256rkz
VPBROADCASTDZ256rkz
VPSHLDVDZ256rkz
VPSHRDVDZ256rkz
VPBROADCASTQZ256rkz
VPMADD52HUQZ256rkz
VPMADD52LUQZ256rkz
VPSHLDVQZ256rkz
VPSHRDVQZ256rkz
VPDPWSSDSZ256rkz
VPDPBUSDSZ256rkz
VFMADDSUB231PSZ256rkz
VFMSUB231PSZ256rkz
VFNMSUB231PSZ256rkz
VFMSUBADD231PSZ256rkz
VFMADD231PSZ256rkz
VFNMADD231PSZ256rkz
VFMADDSUB132PSZ256rkz
VFMSUB132PSZ256rkz
VFNMSUB132PSZ256rkz
VFMSUBADD132PSZ256rkz
VFMADD132PSZ256rkz
VFNMADD132PSZ256rkz
VFMADDSUB213PSZ256rkz
VFMSUB213PSZ256rkz
VFNMSUB213PSZ256rkz
VFMSUBADD213PSZ256rkz
VFMADD213PSZ256rkz
VFNMADD213PSZ256rkz
VRCP14PSZ256rkz
VRSQRT14PSZ256rkz
VGETEXPPSZ256rkz
VSQRTPSZ256rkz
VBROADCASTSSZ256rkz
VPBROADCASTWZ256rkz
VPSHLDVWZ256rkz
VPSHRDVWZ256rkz
VPBROADCASTBrZ256rkz
VPBROADCASTDrZ256rkz
VPBROADCASTQrZ256rkz
VPBROADCASTWrZ256rkz
VBROADCASTI32X2Z128rkz
VPBROADCASTBZ128rkz
VFMADDSUB231PDZ128rkz
VFMSUB231PDZ128rkz
VFNMSUB231PDZ128rkz
VFMSUBADD231PDZ128rkz
VFMADD231PDZ128rkz
VFNMADD231PDZ128rkz
VFMADDSUB132PDZ128rkz
VFMSUB132PDZ128rkz
VFNMSUB132PDZ128rkz
VFMSUBADD132PDZ128rkz
VFMADD132PDZ128rkz
VFNMADD132PDZ128rkz
VFMADDSUB213PDZ128rkz
VFMSUB213PDZ128rkz
VFNMSUB213PDZ128rkz
VFMSUBADD213PDZ128rkz
VFMADD213PDZ128rkz
VFNMADD213PDZ128rkz
VRCP14PDZ128rkz
VRSQRT14PDZ128rkz
VGETEXPPDZ128rkz
VSQRTPDZ128rkz
VPDPWSSDZ128rkz
VPDPBUSDZ128rkz
VPBROADCASTDZ128rkz
VPSHLDVDZ128rkz
VPSHRDVDZ128rkz
VPBROADCASTQZ128rkz
VPMADD52HUQZ128rkz
VPMADD52LUQZ128rkz
VPSHLDVQZ128rkz
VPSHRDVQZ128rkz
VPDPWSSDSZ128rkz
VPDPBUSDSZ128rkz
VFMADDSUB231PSZ128rkz
VFMSUB231PSZ128rkz
VFNMSUB231PSZ128rkz
VFMSUBADD231PSZ128rkz
VFMADD231PSZ128rkz
VFNMADD231PSZ128rkz
VFMADDSUB132PSZ128rkz
VFMSUB132PSZ128rkz
VFNMSUB132PSZ128rkz
VFMSUBADD132PSZ128rkz
VFMADD132PSZ128rkz
VFNMADD132PSZ128rkz
VFMADDSUB213PSZ128rkz
VFMSUB213PSZ128rkz
VFNMSUB213PSZ128rkz
VFMSUBADD213PSZ128rkz
VFMADD213PSZ128rkz
VFNMADD213PSZ128rkz
VRCP14PSZ128rkz
VRSQRT14PSZ128rkz
VGETEXPPSZ128rkz
VSQRTPSZ128rkz
VBROADCASTSSZ128rkz
VPBROADCASTWZ128rkz
VPSHLDVWZ128rkz
VPSHRDVWZ128rkz
VPBROADCASTBrZ128rkz
VPBROADCASTDrZ128rkz
VPBROADCASTQrZ128rkz
VPBROADCASTWrZ128rkz
VBROADCASTF32X2Zrkz
VBROADCASTI32X2Zrkz
VPBROADCASTBZrkz
VFMADDSUB231PDZrkz
VFMSUB231PDZrkz
VFNMSUB231PDZrkz
VFMSUBADD231PDZrkz
VFMADD231PDZrkz
VFNMADD231PDZrkz
VFMADDSUB132PDZrkz
VFMSUB132PDZrkz
VFNMSUB132PDZrkz
VFMSUBADD132PDZrkz
VFMADD132PDZrkz
VFNMADD132PDZrkz
VEXP2PDZrkz
VFMADDSUB213PDZrkz
VFMSUB213PDZrkz
VFNMSUB213PDZrkz
VFMSUBADD213PDZrkz
VFMADD213PDZrkz
VFNMADD213PDZrkz
VRCP14PDZrkz
VRSQRT14PDZrkz
VRCP28PDZrkz
VRSQRT28PDZrkz
VGETEXPPDZrkz
VSQRTPDZrkz
VRCP28SDZrkz
VRSQRT28SDZrkz
VGETEXPSDZrkz
VPDPWSSDZrkz
VBROADCASTSDZrkz
VPDPBUSDZrkz
VPBROADCASTDZrkz
VPSHLDVDZrkz
VPSHRDVDZrkz
VPBROADCASTQZrkz
VPMADD52HUQZrkz
VPMADD52LUQZrkz
VPSHLDVQZrkz
VPSHRDVQZrkz
VPDPWSSDSZrkz
VPDPBUSDSZrkz
VFMADDSUB231PSZrkz
VFMSUB231PSZrkz
VFNMSUB231PSZrkz
VFMSUBADD231PSZrkz
VFMADD231PSZrkz
VFNMADD231PSZrkz
VFMADDSUB132PSZrkz
VFMSUB132PSZrkz
VFNMSUB132PSZrkz
VFMSUBADD132PSZrkz
VFMADD132PSZrkz
VFNMADD132PSZrkz
VEXP2PSZrkz
VFMADDSUB213PSZrkz
VFMSUB213PSZrkz
VFNMSUB213PSZrkz
VFMSUBADD213PSZrkz
VFMADD213PSZrkz
VFNMADD213PSZrkz
VRCP14PSZrkz
VRSQRT14PSZrkz
VRCP28PSZrkz
VRSQRT28PSZrkz
VGETEXPPSZrkz
VSQRTPSZrkz
VRCP28SSZrkz
VRSQRT28SSZrkz
VGETEXPSSZrkz
VBROADCASTSSZrkz
VPBROADCASTWZrkz
VPSHLDVWZrkz
VPSHRDVWZrkz
VPBROADCASTBrZrkz
VPBROADCASTDrZrkz
VPBROADCASTQrZrkz
VPBROADCASTWrZrkz
VPERMI2B256rrkz
VPERMT2B256rrkz
VPERMI2D256rrkz
VPERMT2D256rrkz
VPERMI2PD256rrkz
VPERMT2PD256rrkz
VPERMI2Q256rrkz
VPERMT2Q256rrkz
VPERMI2PS256rrkz
VPERMT2PS256rrkz
VPERMI2W256rrkz
VPERMT2W256rrkz
VMOVDQA32Z256rrkz
VMOVDQU32Z256rrkz
VEXTRACTF64x2Z256rrkz
VINSERTF64x2Z256rrkz
VEXTRACTI64x2Z256rrkz
VINSERTI64x2Z256rrkz
VMOVDQA64Z256rrkz
VMOVDQU64Z256rrkz
VEXTRACTF32x4Z256rrkz
VINSERTF32x4Z256rrkz
VEXTRACTI32x4Z256rrkz
VINSERTI32x4Z256rrkz
VMOVDQU16Z256rrkz
VMOVDQU8Z256rrkz
VPSUBBZ256rrkz
VPADDBZ256rrkz
VPEXPANDBZ256rrkz
VPMOVUSDBZ256rrkz
VPMOVSDBZ256rrkz
VPMOVDBZ256rrkz
VPSHUFBZ256rrkz
VPAVGBZ256rrkz
VGF2P8MULBZ256rrkz
VPBLENDMBZ256rrkz
VPERMBZ256rrkz
VPMOVUSQBZ256rrkz
VPMOVSQBZ256rrkz
VPMULTISHIFTQBZ256rrkz
VPMOVQBZ256rrkz
VPABSBZ256rrkz
VPSUBSBZ256rrkz
VPADDSBZ256rrkz
VPMINSBZ256rrkz
VPCOMPRESSBZ256rrkz
VPSUBUSBZ256rrkz
VPADDUSBZ256rrkz
VPMAXSBZ256rrkz
VPOPCNTBZ256rrkz
VPMINUBZ256rrkz
VPMAXUBZ256rrkz
VPACKSSWBZ256rrkz
VPACKUSWBZ256rrkz
VPMOVUSWBZ256rrkz
VPMOVSWBZ256rrkz
VPMOVWBZ256rrkz
VPSRADZ256rrkz
VPSUBDZ256rrkz
VPMOVSXBDZ256rrkz
VPMOVZXBDZ256rrkz
VPADDDZ256rrkz
VPANDDZ256rrkz
VPEXPANDDZ256rrkz
VPSLLDZ256rrkz
VPMULLDZ256rrkz
VPSRLDZ256rrkz
VPBLENDMDZ256rrkz
VPERMDZ256rrkz
VPANDNDZ256rrkz
VCVTDQ2PDZ256rrkz
VCVTUDQ2PDZ256rrkz
VCVTQQ2PDZ256rrkz
VCVTUQQ2PDZ256rrkz
VCVTPS2PDZ256rrkz
VMOVAPDZ256rrkz
VSUBPDZ256rrkz
VMINCPDZ256rrkz
VMAXCPDZ256rrkz
VADDPDZ256rrkz
VEXPANDPDZ256rrkz
VANDPDZ256rrkz
VSCALEFPDZ256rrkz
VUNPCKHPDZ256rrkz
VPERMILPDZ256rrkz
VUNPCKLPDZ256rrkz
VMULPDZ256rrkz
VBLENDMPDZ256rrkz
VPERMPDZ256rrkz
VANDNPDZ256rrkz
VMINPDZ256rrkz
VORPDZ256rrkz
VXORPDZ256rrkz
VCOMPRESSPDZ256rrkz
VMOVUPDZ256rrkz
VDIVPDZ256rrkz
VMAXPDZ256rrkz
VPMOVUSQDZ256rrkz
VPMOVSQDZ256rrkz
VPMOVQDZ256rrkz
VPORDZ256rrkz
VPXORDZ256rrkz
VPABSDZ256rrkz
VPMINSDZ256rrkz
VPCOMPRESSDZ256rrkz
VPMAXSDZ256rrkz
VPCONFLICTDZ256rrkz
VPOPCNTDZ256rrkz
VPLZCNTDZ256rrkz
VPMINUDZ256rrkz
VPMAXUDZ256rrkz
VPSRAVDZ256rrkz
VPSLLVDZ256rrkz
VPROLVDZ256rrkz
VPSRLVDZ256rrkz
VPRORVDZ256rrkz
VPMADDWDZ256rrkz
VPUNPCKHWDZ256rrkz
VPUNPCKLWDZ256rrkz
VPMOVSXWDZ256rrkz
VPMOVZXWDZ256rrkz
VCVTPS2PHZ256rrkz
VMOVDDUPZ256rrkz
VMOVSHDUPZ256rrkz
VMOVSLDUPZ256rrkz
VPSRAQZ256rrkz
VPSUBQZ256rrkz
VPMOVSXBQZ256rrkz
VPMOVZXBQZ256rrkz
VCVTTPD2DQZ256rrkz
VCVTPD2DQZ256rrkz
VCVTTPS2DQZ256rrkz
VCVTPS2DQZ256rrkz
VPADDQZ256rrkz
VPUNPCKHDQZ256rrkz
VPUNPCKLDQZ256rrkz
VPMULDQZ256rrkz
VPANDQZ256rrkz
VPEXPANDQZ256rrkz
VPUNPCKHQDQZ256rrkz
VPUNPCKLQDQZ256rrkz
VCVTTPD2UDQZ256rrkz
VCVTPD2UDQZ256rrkz
VCVTTPS2UDQZ256rrkz
VCVTPS2UDQZ256rrkz
VPMULUDQZ256rrkz
VPMOVSXDQZ256rrkz
VPMOVZXDQZ256rrkz
VPSLLQZ256rrkz
VPMULLQZ256rrkz
VPSRLQZ256rrkz
VPBLENDMQZ256rrkz
VPERMQZ256rrkz
VPANDNQZ256rrkz
VCVTTPD2QQZ256rrkz
VCVTPD2QQZ256rrkz
VCVTTPS2QQZ256rrkz
VCVTPS2QQZ256rrkz
VCVTTPD2UQQZ256rrkz
VCVTPD2UQQZ256rrkz
VCVTTPS2UQQZ256rrkz
VCVTPS2UQQZ256rrkz
VPORQZ256rrkz
VPXORQZ256rrkz
VPABSQZ256rrkz
VPMINSQZ256rrkz
VPCOMPRESSQZ256rrkz
VPMAXSQZ256rrkz
VPCONFLICTQZ256rrkz
VPOPCNTQZ256rrkz
VPLZCNTQZ256rrkz
VPMINUQZ256rrkz
VPMAXUQZ256rrkz
VPSRAVQZ256rrkz
VPSLLVQZ256rrkz
VPROLVQZ256rrkz
VPSRLVQZ256rrkz
VPRORVQZ256rrkz
VPMOVSXWQZ256rrkz
VPMOVZXWQZ256rrkz
VCVTPD2PSZ256rrkz
VCVTPH2PSZ256rrkz
VCVTDQ2PSZ256rrkz
VCVTUDQ2PSZ256rrkz
VCVTQQ2PSZ256rrkz
VCVTUQQ2PSZ256rrkz
VMOVAPSZ256rrkz
VSUBPSZ256rrkz
VMINCPSZ256rrkz
VMAXCPSZ256rrkz
VADDPSZ256rrkz
VEXPANDPSZ256rrkz
VANDPSZ256rrkz
VSCALEFPSZ256rrkz
VUNPCKHPSZ256rrkz
VPERMILPSZ256rrkz
VUNPCKLPSZ256rrkz
VMULPSZ256rrkz
VBLENDMPSZ256rrkz
VPERMPSZ256rrkz
VANDNPSZ256rrkz
VMINPSZ256rrkz
VORPSZ256rrkz
VXORPSZ256rrkz
VCOMPRESSPSZ256rrkz
VMOVUPSZ256rrkz
VDIVPSZ256rrkz
VMAXPSZ256rrkz
VPSRAWZ256rrkz
VPUNPCKHBWZ256rrkz
VPUNPCKLBWZ256rrkz
VPSUBWZ256rrkz
VPMOVSXBWZ256rrkz
VPMOVZXBWZ256rrkz
VPADDWZ256rrkz
VPEXPANDWZ256rrkz
VPACKSSDWZ256rrkz
VPACKUSDWZ256rrkz
VPMOVUSDWZ256rrkz
VPMOVSDWZ256rrkz
VPMOVDWZ256rrkz
VPAVGWZ256rrkz
VPMULHWZ256rrkz
VPSLLWZ256rrkz
VPMULLWZ256rrkz
VPSRLWZ256rrkz
VPBLENDMWZ256rrkz
VPERMWZ256rrkz
VPMOVUSQWZ256rrkz
VPMOVSQWZ256rrkz
VPMOVQWZ256rrkz
VPABSWZ256rrkz
VPMADDUBSWZ256rrkz
VPSUBSWZ256rrkz
VPADDSWZ256rrkz
VPMINSWZ256rrkz
VPMULHRSWZ256rrkz
VPCOMPRESSWZ256rrkz
VPSUBUSWZ256rrkz
VPADDUSWZ256rrkz
VPMAXSWZ256rrkz
VPOPCNTWZ256rrkz
VPMULHUWZ256rrkz
VPMINUWZ256rrkz
VPMAXUWZ256rrkz
VPSRAVWZ256rrkz
VPSLLVWZ256rrkz
VPSRLVWZ256rrkz
VPERMI2B128rrkz
VPERMT2B128rrkz
VPERMI2D128rrkz
VPERMT2D128rrkz
VPERMI2PD128rrkz
VPERMT2PD128rrkz
VPERMI2Q128rrkz
VPERMT2Q128rrkz
VPERMI2PS128rrkz
VPERMT2PS128rrkz
VPERMI2W128rrkz
VPERMT2W128rrkz
VMOVDQA32Z128rrkz
VMOVDQU32Z128rrkz
VMOVDQA64Z128rrkz
VMOVDQU64Z128rrkz
VMOVDQU16Z128rrkz
VMOVDQU8Z128rrkz
VPSUBBZ128rrkz
VPADDBZ128rrkz
VPEXPANDBZ128rrkz
VPMOVUSDBZ128rrkz
VPMOVSDBZ128rrkz
VPMOVDBZ128rrkz
VPSHUFBZ128rrkz
VPAVGBZ128rrkz
VGF2P8MULBZ128rrkz
VPBLENDMBZ128rrkz
VPERMBZ128rrkz
VPMOVUSQBZ128rrkz
VPMOVSQBZ128rrkz
VPMULTISHIFTQBZ128rrkz
VPMOVQBZ128rrkz
VPABSBZ128rrkz
VPSUBSBZ128rrkz
VPADDSBZ128rrkz
VPMINSBZ128rrkz
VPCOMPRESSBZ128rrkz
VPSUBUSBZ128rrkz
VPADDUSBZ128rrkz
VPMAXSBZ128rrkz
VPOPCNTBZ128rrkz
VPMINUBZ128rrkz
VPMAXUBZ128rrkz
VPACKSSWBZ128rrkz
VPACKUSWBZ128rrkz
VPMOVUSWBZ128rrkz
VPMOVSWBZ128rrkz
VPMOVWBZ128rrkz
VPSRADZ128rrkz
VPSUBDZ128rrkz
VPMOVSXBDZ128rrkz
VPMOVZXBDZ128rrkz
VPADDDZ128rrkz
VPANDDZ128rrkz
VPEXPANDDZ128rrkz
VPSLLDZ128rrkz
VPMULLDZ128rrkz
VPSRLDZ128rrkz
VPBLENDMDZ128rrkz
VPANDNDZ128rrkz
VCVTDQ2PDZ128rrkz
VCVTUDQ2PDZ128rrkz
VCVTQQ2PDZ128rrkz
VCVTUQQ2PDZ128rrkz
VCVTPS2PDZ128rrkz
VMOVAPDZ128rrkz
VSUBPDZ128rrkz
VMINCPDZ128rrkz
VMAXCPDZ128rrkz
VADDPDZ128rrkz
VEXPANDPDZ128rrkz
VANDPDZ128rrkz
VSCALEFPDZ128rrkz
VUNPCKHPDZ128rrkz
VPERMILPDZ128rrkz
VUNPCKLPDZ128rrkz
VMULPDZ128rrkz
VBLENDMPDZ128rrkz
VANDNPDZ128rrkz
VMINPDZ128rrkz
VORPDZ128rrkz
VXORPDZ128rrkz
VCOMPRESSPDZ128rrkz
VMOVUPDZ128rrkz
VDIVPDZ128rrkz
VMAXPDZ128rrkz
VPMOVUSQDZ128rrkz
VPMOVSQDZ128rrkz
VPMOVQDZ128rrkz
VPORDZ128rrkz
VPXORDZ128rrkz
VPABSDZ128rrkz
VPMINSDZ128rrkz
VPCOMPRESSDZ128rrkz
VPMAXSDZ128rrkz
VPCONFLICTDZ128rrkz
VPOPCNTDZ128rrkz
VPLZCNTDZ128rrkz
VPMINUDZ128rrkz
VPMAXUDZ128rrkz
VPSRAVDZ128rrkz
VPSLLVDZ128rrkz
VPROLVDZ128rrkz
VPSRLVDZ128rrkz
VPRORVDZ128rrkz
VPMADDWDZ128rrkz
VPUNPCKHWDZ128rrkz
VPUNPCKLWDZ128rrkz
VPMOVSXWDZ128rrkz
VPMOVZXWDZ128rrkz
VCVTPS2PHZ128rrkz
VMOVDDUPZ128rrkz
VMOVSHDUPZ128rrkz
VMOVSLDUPZ128rrkz
VPSRAQZ128rrkz
VPSUBQZ128rrkz
VPMOVSXBQZ128rrkz
VPMOVZXBQZ128rrkz
VCVTTPD2DQZ128rrkz
VCVTPD2DQZ128rrkz
VCVTTPS2DQZ128rrkz
VCVTPS2DQZ128rrkz
VPADDQZ128rrkz
VPUNPCKHDQZ128rrkz
VPUNPCKLDQZ128rrkz
VPMULDQZ128rrkz
VPANDQZ128rrkz
VPEXPANDQZ128rrkz
VPUNPCKHQDQZ128rrkz
VPUNPCKLQDQZ128rrkz
VCVTTPD2UDQZ128rrkz
VCVTPD2UDQZ128rrkz
VCVTTPS2UDQZ128rrkz
VCVTPS2UDQZ128rrkz
VPMULUDQZ128rrkz
VPMOVSXDQZ128rrkz
VPMOVZXDQZ128rrkz
VPSLLQZ128rrkz
VPMULLQZ128rrkz
VPSRLQZ128rrkz
VPBLENDMQZ128rrkz
VPANDNQZ128rrkz
VCVTTPD2QQZ128rrkz
VCVTPD2QQZ128rrkz
VCVTTPS2QQZ128rrkz
VCVTPS2QQZ128rrkz
VCVTTPD2UQQZ128rrkz
VCVTPD2UQQZ128rrkz
VCVTTPS2UQQZ128rrkz
VCVTPS2UQQZ128rrkz
VPORQZ128rrkz
VPXORQZ128rrkz
VPABSQZ128rrkz
VPMINSQZ128rrkz
VPCOMPRESSQZ128rrkz
VPMAXSQZ128rrkz
VPCONFLICTQZ128rrkz
VPOPCNTQZ128rrkz
VPLZCNTQZ128rrkz
VPMINUQZ128rrkz
VPMAXUQZ128rrkz
VPSRAVQZ128rrkz
VPSLLVQZ128rrkz
VPROLVQZ128rrkz
VPSRLVQZ128rrkz
VPRORVQZ128rrkz
VPMOVSXWQZ128rrkz
VPMOVZXWQZ128rrkz
VCVTPD2PSZ128rrkz
VCVTPH2PSZ128rrkz
VCVTDQ2PSZ128rrkz
VCVTUDQ2PSZ128rrkz
VCVTQQ2PSZ128rrkz
VCVTUQQ2PSZ128rrkz
VMOVAPSZ128rrkz
VSUBPSZ128rrkz
VMINCPSZ128rrkz
VMAXCPSZ128rrkz
VADDPSZ128rrkz
VEXPANDPSZ128rrkz
VANDPSZ128rrkz
VSCALEFPSZ128rrkz
VUNPCKHPSZ128rrkz
VPERMILPSZ128rrkz
VUNPCKLPSZ128rrkz
VMULPSZ128rrkz
VBLENDMPSZ128rrkz
VANDNPSZ128rrkz
VMINPSZ128rrkz
VORPSZ128rrkz
VXORPSZ128rrkz
VCOMPRESSPSZ128rrkz
VMOVUPSZ128rrkz
VDIVPSZ128rrkz
VMAXPSZ128rrkz
VPSRAWZ128rrkz
VPUNPCKHBWZ128rrkz
VPUNPCKLBWZ128rrkz
VPSUBWZ128rrkz
VPMOVSXBWZ128rrkz
VPMOVZXBWZ128rrkz
VPADDWZ128rrkz
VPEXPANDWZ128rrkz
VPACKSSDWZ128rrkz
VPACKUSDWZ128rrkz
VPMOVUSDWZ128rrkz
VPMOVSDWZ128rrkz
VPMOVDWZ128rrkz
VPAVGWZ128rrkz
VPMULHWZ128rrkz
VPSLLWZ128rrkz
VPMULLWZ128rrkz
VPSRLWZ128rrkz
VPBLENDMWZ128rrkz
VPERMWZ128rrkz
VPMOVUSQWZ128rrkz
VPMOVSQWZ128rrkz
VPMOVQWZ128rrkz
VPABSWZ128rrkz
VPMADDUBSWZ128rrkz
VPSUBSWZ128rrkz
VPADDSWZ128rrkz
VPMINSWZ128rrkz
VPMULHRSWZ128rrkz
VPCOMPRESSWZ128rrkz
VPSUBUSWZ128rrkz
VPADDUSWZ128rrkz
VPMAXSWZ128rrkz
VPOPCNTWZ128rrkz
VPMULHUWZ128rrkz
VPMINUWZ128rrkz
VPMAXUWZ128rrkz
VPSRAVWZ128rrkz
VPSLLVWZ128rrkz
VPSRLVWZ128rrkz
VPERMI2Brrkz
VPERMT2Brrkz
VPERMI2Drrkz
VPERMT2Drrkz
VPERMI2PDrrkz
VPERMT2PDrrkz
VPERMI2Qrrkz
VPERMT2Qrrkz
VPERMI2PSrrkz
VPERMT2PSrrkz
VPERMI2Wrrkz
VPERMT2Wrrkz
VMOVDQA32Zrrkz
VMOVDQU32Zrrkz
VEXTRACTF64x2Zrrkz
VINSERTF64x2Zrrkz
VEXTRACTI64x2Zrrkz
VINSERTI64x2Zrrkz
VMOVDQA64Zrrkz
VMOVDQU64Zrrkz
VEXTRACTF32x4Zrrkz
VINSERTF32x4Zrrkz
VEXTRACTI32x4Zrrkz
VINSERTI32x4Zrrkz
VEXTRACTF64x4Zrrkz
VINSERTF64x4Zrrkz
VEXTRACTI64x4Zrrkz
VINSERTI64x4Zrrkz
VMOVDQU16Zrrkz
VMOVDQU8Zrrkz
VEXTRACTF32x8Zrrkz
VINSERTF32x8Zrrkz
VEXTRACTI32x8Zrrkz
VINSERTI32x8Zrrkz
VPSUBBZrrkz
VPADDBZrrkz
VPEXPANDBZrrkz
VPMOVUSDBZrrkz
VPMOVSDBZrrkz
VPMOVDBZrrkz
VPSHUFBZrrkz
VPAVGBZrrkz
VGF2P8MULBZrrkz
VPBLENDMBZrrkz
VPERMBZrrkz
VPMOVUSQBZrrkz
VPMOVSQBZrrkz
VPMULTISHIFTQBZrrkz
VPMOVQBZrrkz
VPABSBZrrkz
VPSUBSBZrrkz
VPADDSBZrrkz
VPMINSBZrrkz
VPCOMPRESSBZrrkz
VPSUBUSBZrrkz
VPADDUSBZrrkz
VPMAXSBZrrkz
VPOPCNTBZrrkz
VPMINUBZrrkz
VPMAXUBZrrkz
VPACKSSWBZrrkz
VPACKUSWBZrrkz
VPMOVUSWBZrrkz
VPMOVSWBZrrkz
VPMOVWBZrrkz
VPSRADZrrkz
VPSUBDZrrkz
VPMOVSXBDZrrkz
VPMOVZXBDZrrkz
VPADDDZrrkz
VPANDDZrrkz
VPEXPANDDZrrkz
VPSLLDZrrkz
VPMULLDZrrkz
VPSRLDZrrkz
VPBLENDMDZrrkz
VPERMDZrrkz
VPANDNDZrrkz
VCVTDQ2PDZrrkz
VCVTUDQ2PDZrrkz
VCVTQQ2PDZrrkz
VCVTUQQ2PDZrrkz
VCVTPS2PDZrrkz
VMOVAPDZrrkz
VSUBPDZrrkz
VMINCPDZrrkz
VMAXCPDZrrkz
VADDPDZrrkz
VEXPANDPDZrrkz
VANDPDZrrkz
VSCALEFPDZrrkz
VUNPCKHPDZrrkz
VPERMILPDZrrkz
VUNPCKLPDZrrkz
VMULPDZrrkz
VBLENDMPDZrrkz
VPERMPDZrrkz
VANDNPDZrrkz
VMINPDZrrkz
VORPDZrrkz
VXORPDZrrkz
VCOMPRESSPDZrrkz
VMOVUPDZrrkz
VDIVPDZrrkz
VMAXPDZrrkz
VPMOVUSQDZrrkz
VPMOVSQDZrrkz
VPMOVQDZrrkz
VPORDZrrkz
VPXORDZrrkz
VRCP14SDZrrkz
VRSQRT14SDZrrkz
VPABSDZrrkz
VSCALEFSDZrrkz
VPMINSDZrrkz
VPCOMPRESSDZrrkz
VMOVSDZrrkz
VPMAXSDZrrkz
VPCONFLICTDZrrkz
VPOPCNTDZrrkz
VPLZCNTDZrrkz
VPMINUDZrrkz
VPMAXUDZrrkz
VPSRAVDZrrkz
VPSLLVDZrrkz
VPROLVDZrrkz
VPSRLVDZrrkz
VPRORVDZrrkz
VPMADDWDZrrkz
VPUNPCKHWDZrrkz
VPUNPCKLWDZrrkz
VPMOVSXWDZrrkz
VPMOVZXWDZrrkz
VCVTPS2PHZrrkz
VMOVDDUPZrrkz
VMOVSHDUPZrrkz
VMOVSLDUPZrrkz
VPSRAQZrrkz
VPSUBQZrrkz
VPMOVSXBQZrrkz
VPMOVZXBQZrrkz
VCVTTPD2DQZrrkz
VCVTPD2DQZrrkz
VCVTTPS2DQZrrkz
VCVTPS2DQZrrkz
VPADDQZrrkz
VPUNPCKHDQZrrkz
VPUNPCKLDQZrrkz
VPMULDQZrrkz
VPANDQZrrkz
VPEXPANDQZrrkz
VPUNPCKHQDQZrrkz
VPUNPCKLQDQZrrkz
VCVTTPD2UDQZrrkz
VCVTPD2UDQZrrkz
VCVTTPS2UDQZrrkz
VCVTPS2UDQZrrkz
VPMULUDQZrrkz
VPMOVSXDQZrrkz
VPMOVZXDQZrrkz
VPSLLQZrrkz
VPMULLQZrrkz
VPSRLQZrrkz
VPBLENDMQZrrkz
VPERMQZrrkz
VPANDNQZrrkz
VCVTTPD2QQZrrkz
VCVTPD2QQZrrkz
VCVTTPS2QQZrrkz
VCVTPS2QQZrrkz
VCVTTPD2UQQZrrkz
VCVTPD2UQQZrrkz
VCVTTPS2UQQZrrkz
VCVTPS2UQQZrrkz
VPORQZrrkz
VPXORQZrrkz
VPABSQZrrkz
VPMINSQZrrkz
VPCOMPRESSQZrrkz
VPMAXSQZrrkz
VPCONFLICTQZrrkz
VPOPCNTQZrrkz
VPLZCNTQZrrkz
VPMINUQZrrkz
VPMAXUQZrrkz
VPSRAVQZrrkz
VPSLLVQZrrkz
VPROLVQZrrkz
VPSRLVQZrrkz
VPRORVQZrrkz
VPMOVSXWQZrrkz
VPMOVZXWQZrrkz
VCVTPD2PSZrrkz
VCVTPH2PSZrrkz
VCVTDQ2PSZrrkz
VCVTUDQ2PSZrrkz
VCVTQQ2PSZrrkz
VCVTUQQ2PSZrrkz
VMOVAPSZrrkz
VSUBPSZrrkz
VMINCPSZrrkz
VMAXCPSZrrkz
VADDPSZrrkz
VEXPANDPSZrrkz
VANDPSZrrkz
VSCALEFPSZrrkz
VUNPCKHPSZrrkz
VPERMILPSZrrkz
VUNPCKLPSZrrkz
VMULPSZrrkz
VBLENDMPSZrrkz
VPERMPSZrrkz
VANDNPSZrrkz
VMINPSZrrkz
VORPSZrrkz
VXORPSZrrkz
VCOMPRESSPSZrrkz
VMOVUPSZrrkz
VDIVPSZrrkz
VMAXPSZrrkz
VRCP14SSZrrkz
VRSQRT14SSZrrkz
VSCALEFSSZrrkz
VMOVSSZrrkz
VPSRAWZrrkz
VPUNPCKHBWZrrkz
VPUNPCKLBWZrrkz
VPSUBWZrrkz
VPMOVSXBWZrrkz
VPMOVZXBWZrrkz
VPADDWZrrkz
VPEXPANDWZrrkz
VPACKSSDWZrrkz
VPACKUSDWZrrkz
VPMOVUSDWZrrkz
VPMOVSDWZrrkz
VPMOVDWZrrkz
VPAVGWZrrkz
VPMULHWZrrkz
VPSLLWZrrkz
VPMULLWZrrkz
VPSRLWZrrkz
VPBLENDMWZrrkz
VPERMWZrrkz
VPMOVUSQWZrrkz
VPMOVSQWZrrkz
VPMOVQWZrrkz
VPABSWZrrkz
VPMADDUBSWZrrkz
VPSUBSWZrrkz
VPADDSWZrrkz
VPMINSWZrrkz
VPMULHRSWZrrkz
VPCOMPRESSWZrrkz
VPSUBUSWZrrkz
VPADDUSWZrrkz
VPMAXSWZrrkz
VPOPCNTWZrrkz
VPMULHUWZrrkz
VPMINUWZrrkz
VPMAXUWZrrkz
VPSRAVWZrrkz
VPSLLVWZrrkz
VPSRLVWZrrkz
VFMSUB231SDZrb_Intkz
VFNMSUB231SDZrb_Intkz
VFMADD231SDZrb_Intkz
VFNMADD231SDZrb_Intkz
VFMSUB132SDZrb_Intkz
VFNMSUB132SDZrb_Intkz
VFMADD132SDZrb_Intkz
VFNMADD132SDZrb_Intkz
VFMSUB213SDZrb_Intkz
VFNMSUB213SDZrb_Intkz
VFMADD213SDZrb_Intkz
VFNMADD213SDZrb_Intkz
VRNDSCALESDZrb_Intkz
VSQRTSDZrb_Intkz
VFMSUB231SSZrb_Intkz
VFNMSUB231SSZrb_Intkz
VFMADD231SSZrb_Intkz
VFNMADD231SSZrb_Intkz
VFMSUB132SSZrb_Intkz
VFNMSUB132SSZrb_Intkz
VFMADD132SSZrb_Intkz
VFNMADD132SSZrb_Intkz
VFMSUB213SSZrb_Intkz
VFNMSUB213SSZrb_Intkz
VFMADD213SSZrb_Intkz
VFNMADD213SSZrb_Intkz
VRNDSCALESSZrb_Intkz
VSQRTSSZrb_Intkz
VCVTSS2SDZrrb_Intkz
VSUBSDZrrb_Intkz
VADDSDZrrb_Intkz
VSCALEFSDZrrb_Intkz
VMULSDZrrb_Intkz
VMINSDZrrb_Intkz
VDIVSDZrrb_Intkz
VMAXSDZrrb_Intkz
VCVTSD2SSZrrb_Intkz
VSUBSSZrrb_Intkz
VADDSSZrrb_Intkz
VSCALEFSSZrrb_Intkz
VMULSSZrrb_Intkz
VMINSSZrrb_Intkz
VDIVSSZrrb_Intkz
VMAXSSZrrb_Intkz
VFMSUB231SDZm_Intkz
VFNMSUB231SDZm_Intkz
VFMADD231SDZm_Intkz
VFNMADD231SDZm_Intkz
VFMSUB132SDZm_Intkz
VFNMSUB132SDZm_Intkz
VFMADD132SDZm_Intkz
VFNMADD132SDZm_Intkz
VFMSUB213SDZm_Intkz
VFNMSUB213SDZm_Intkz
VFMADD213SDZm_Intkz
VFNMADD213SDZm_Intkz
VRNDSCALESDZm_Intkz
VSQRTSDZm_Intkz
VFMSUB231SSZm_Intkz
VFNMSUB231SSZm_Intkz
VFMADD231SSZm_Intkz
VFNMADD231SSZm_Intkz
VFMSUB132SSZm_Intkz
VFNMSUB132SSZm_Intkz
VFMADD132SSZm_Intkz
VFNMADD132SSZm_Intkz
VFMSUB213SSZm_Intkz
VFNMSUB213SSZm_Intkz
VFMADD213SSZm_Intkz
VFNMADD213SSZm_Intkz
VRNDSCALESSZm_Intkz
VSQRTSSZm_Intkz
VCVTSS2SDZrm_Intkz
VSUBSDZrm_Intkz
VADDSDZrm_Intkz
VMULSDZrm_Intkz
VMINSDZrm_Intkz
VDIVSDZrm_Intkz
VMAXSDZrm_Intkz
VCVTSD2SSZrm_Intkz
VSUBSSZrm_Intkz
VADDSSZrm_Intkz
VMULSSZrm_Intkz
VMINSSZrm_Intkz
VDIVSSZrm_Intkz
VMAXSSZrm_Intkz
VFMSUB231SDZr_Intkz
VFNMSUB231SDZr_Intkz
VFMADD231SDZr_Intkz
VFNMADD231SDZr_Intkz
VFMSUB132SDZr_Intkz
VFNMSUB132SDZr_Intkz
VFMADD132SDZr_Intkz
VFNMADD132SDZr_Intkz
VFMSUB213SDZr_Intkz
VFNMSUB213SDZr_Intkz
VFMADD213SDZr_Intkz
VFNMADD213SDZr_Intkz
VRNDSCALESDZr_Intkz
VSQRTSDZr_Intkz
VFMSUB231SSZr_Intkz
VFNMSUB231SSZr_Intkz
VFMADD231SSZr_Intkz
VFNMADD231SSZr_Intkz
VFMSUB132SSZr_Intkz
VFNMSUB132SSZr_Intkz
VFMADD132SSZr_Intkz
VFNMADD132SSZr_Intkz
VFMSUB213SSZr_Intkz
VFNMSUB213SSZr_Intkz
VFMADD213SSZr_Intkz
VFNMADD213SSZr_Intkz
VRNDSCALESSZr_Intkz
VSQRTSSZr_Intkz
VCVTSS2SDZrr_Intkz
VSUBSDZrr_Intkz
VADDSDZrr_Intkz
VMULSDZrr_Intkz
VMINSDZrr_Intkz
VDIVSDZrr_Intkz
VMAXSDZrr_Intkz
VCVTSD2SSZrr_Intkz
VSUBSSZrr_Intkz
VADDSSZrr_Intkz
VMULSSZrr_Intkz
VMINSSZrr_Intkz
VDIVSSZrr_Intkz
VMAXSSZrr_Intkz
N4llvm6X86_MC18X86MCInstrAnalysisE
N4llvm15MCSubtargetInfoE
N4llvm21X86GenMCSubtargetInfoE
N4llvm18X86MCAsmInfoDarwinE
N4llvm21X86_64MCAsmInfoDarwinE
N4llvm15X86ELFMCAsmInfoE
N4llvm21X86MCAsmInfoMicrosoftE
N4llvm19X86MCAsmInfoGNUCOFFE
N4llvm2cl6parserI17AsmWriterFlavorTyEE
N4llvm2cl11OptionValueI17AsmWriterFlavorTyEE
N4llvm2cl15OptionValueBaseI17AsmWriterFlavorTyLb0EEE
N4llvm2cl15OptionValueCopyI17AsmWriterFlavorTyEE
N4llvm2cl3optI17AsmWriterFlavorTyLb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageI17AsmWriterFlavorTyLb0ELb0EEE
N12_GLOBAL__N_116X86MCCodeEmitterE
N12_GLOBAL__N_119X86MachObjectWriterE
N12_GLOBAL__N_118X86ELFObjectWriterE
N12_GLOBAL__N_122X86WinCOFFObjectWriterE
N12_GLOBAL__N_118X86WinCOFFStreamerE
N12_GLOBAL__N_127X86WinCOFFAsmTargetStreamerE
N4llvm17X86TargetStreamerE
ZL11printFPORegPKN4llvm14MCRegisterInfoEjE3$_0
NSt3__110__function6__funcIZL11printFPORegPKN4llvm14MCRegisterInfoEjE3$_0NS_9allocatorIS6_EEFvRNS2_11raw_ostreamEEEE
NSt3__110__function6__baseIFvRN4llvm11raw_ostreamEEEE
N12_GLOBAL__N_124X86WinCOFFTargetStreamerE
#$N12_GLOBAL__N_122X86GenericDisassemblerE
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$(((((((())**++++--..////,,,,,,,,00000000))**++++--..////,,,,,,,,00000000))**++++--..////,,,,,,,,00000000))**++++--..////,,,,,,,,00000000))**++++--..////,,,,,,,,00000000))**++++--..////,,,,,,,,00000000))**++++--..////,,,,,,,,00000000))**++++--..////,,,,,,,,00000000
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((1122333355667777444444448888888811223333556677774444444488888888112233335566777744444444888888881122333355667777444444448888888811223333556677774444444488888888112233335566777744444444888888881122333355667777444444448888888811223333556677774444444488888888
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@99::;;;;==>>????<<<<<<<<@@@@@@@@
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((AABBCCCCEEFFGGGGDDDDDDDDHHHHHHHHAABBCCCCEEFFGGGGDDDDDDDDHHHHHHHHAABBCCCCEEFFGGGGDDDDDDDDHHHHHHHHAABBCCCCEEFFGGGGDDDDDDDDHHHHHHHHAABBCCCCEEFFGGGGDDDDDDDDHHHHHHHHAABBCCCCEEFFGGGGDDDDDDDDHHHHHHHHAABBCCCCEEFFGGGGDDDDDDDDHHHHHHHHAABBCCCCEEFFGGGGDDDDDDDDHHHHHHHH
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((IIJJKKKKMMNNOOOOLLLLLLLLPPPPPPPPIIJJKKKKMMNNOOOOLLLLLLLLPPPPPPPPIIJJKKKKMMNNOOOOLLLLLLLLPPPPPPPPIIJJKKKKMMNNOOOOLLLLLLLLPPPPPPPPIIJJKKKKMMNNOOOOLLLLLLLLPPPPPPPPIIJJKKKKMMNNOOOOLLLLLLLLPPPPPPPPIIJJKKKKMMNNOOOOLLLLLLLLPPPPPPPPIIJJKKKKMMNNOOOOLLLLLLLLPPPPPPPP
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((QQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXX
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((QQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXXQQRRSSSSUUVVWWWWTTTTTTTTXXXXXXXX
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((YYZZ[[[[]]^^____\\\\\\\\````````YYZZ[[[[]]^^____\\\\\\\\````````YYZZ[[[[]]^^____\\\\\\\\````````YYZZ[[[[]]^^____\\\\\\\\````````YYZZ[[[[]]^^____\\\\\\\\````````YYZZ[[[[]]^^____\\\\\\\\````````YYZZ[[[[]]^^____\\\\\\\\````````YYZZ[[[[]]^^____\\\\\\\\````````
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((aabbcccceeffggggddddddddhhhhhhhhaabbcccceeffggggddddddddhhhhhhhhaabbcccceeffggggddddddddhhhhhhhhaabbcccceeffggggddddddddhhhhhhhhaabbcccceeffggggddddddddhhhhhhhhaabbcccceeffggggddddddddhhhhhhhhaabbcccceeffggggddddddddhhhhhhhhaabbcccceeffggggddddddddhhhhhhhh
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((iijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllpppppppp
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((iijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllppppppppiijjkkkkmmnnoooollllllllpppppppp
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((qqrrssssuuvvwwwwttttttttxxxxxxxxqqrrssssuuvvwwwwttttttttxxxxxxxxqqrrssssuuvvwwwwttttttttxxxxxxxxqqrrssssuuvvwwwwttttttttxxxxxxxxqqrrssssuuvvwwwwttttttttxxxxxxxxqqrrssssuuvvwwwwttttttttxxxxxxxxqqrrssssuuvvwwwwttttttttxxxxxxxxqqrrssssuuvvwwwwttttttttxxxxxxxx
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((yyzz{{{{}}~~
||||||||
yyzz{{{{}}~~
||||||||
yyzz{{{{}}~~
||||||||
yyzz{{{{}}~~
||||||||
yyzz{{{{}}~~
||||||||
yyzz{{{{}}~~
||||||||
yyzz{{{{}}~~
||||||||
yyzz{{{{}}~~
||||||||
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
        
        !!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((!!""####%%&&''''$$$$$$$$((((((((
<z<]
f<g<a<b<
h<h<h<h<h<h<h<h<
%%%%%%%%A
.'
$$$$$$$$@
t<x<w<y<q<
^<_<
d<e<
:;67I
 ";
j k 
X<Y<T<U<
<h i 
l m 
8945G
R<S<

V<W<S
<h i 

E<G<`
E<G<`
F<F<F<F<F<F<F<F<H<H<H<H<H<H<H<H<^
22222222
33333333
<h i 

_ ` ^ a 
!<<=<
J;K;
f;h;.
W;Y;
6 7 5 8 
w;y;
<ij
(;);
G7H7
7f7g7
$7%8%
61727
u2v2
S5T5
4A"B"
+9#:#
#O#P#k4l4
3e#f#
/W"X"m"n"
3V/W/
i5j5
"""#"
: ; 9 < 
< <kl
*;+;
w2x2|
<IJs t [
3747
7I7J7
$)%*%
!h7i7
X2Y2
g:h:
,5-5v4w4
4$"%"
+7#8#o"p"
#;#<#D4E4
3Q#R#
/C"D"Y"Z"
7n3o3
29/:/
0U5V5
6k5l5
? B = C 
{;};
!!<'<ms
,;2;
\;`;$
y2|2n
5787
7K7Q7
$+%-%
]2`2
)4575
"q"t"
"=#@#L4O4
3S#V#
/E"H"["^"
7v3y3
0W5Z5
6m5s5
M;Q;
r;t;
<KQu { ]
j7p7
l:o:
4&","
2;/A/
5J M H N 
!*<0<v|
5;;;
;7>7
7T7Z7
$/%1%
6%7(7
f2i2
@5C5
"w"z"
"C#F#X4[4
3Y#\#
/K"N"a"d"
0]5`5
66v5|5
! $ 
<TZ~ 
s7y7
u:x:
4/"5"%#+#
3D/J/
5U X S Y 
!3<9<
>;D;
A7D7
7]7c7
$3%5%
6+7.7
o2r2
L5O5
"I#L#d4g4
3_#b#
/Q"T"g"j"
0c5f5
, / * 0 
<]c
48">".#4#
3M/S/
5@ D > E 
!%<(<qt
0;3;
];a;%
z2}2v
6797
7O7R7
$,%.%
6 7#7
^2a2
5585
"r"u"
">#A#M4P4
3T#W#
/F"I"\"_"
7w3z3
*X5[5
6q5t5
N;R;
<ORy | a
n7q7
m:p:
4*"-" ###
2?/B/
5K O I P 
!!.<1<z}
9;<;
<7?7
7X7[7
$0%2%
6&7)7
g2j2
A5D5
"x"{"
"D#G#Y4\4
3Z#]#
/L"O"b"e"
*^5a5
6z5}5
" &   ' 
<X[
w7z7
v:y:
43"6")#,#
3H/K/
5V Z T [ 
!7<:<
B;H;
B7E7
7a7d7
$4%6%
6,7/7
p2s2
M5P5
"J#M#e4h4
3`#c#
/R"U"h"k"
*d5g5
- 1 + 2 
<ag
 ;&;
4<"?"2#5#
3Q/T/
-;E;
Ldv 
6;E;
Ud
?;E;
^d
.;F;
Mew 
;$;
x00
7;F;
Ve
@;F;
_e
/;G;
Nfx 
8;G;
Wf
A;G;
`f
A F 
!&<)<ru
1;4;
^;b;&
{2~2w
77:7
7P7S7
6!7$7
_2b2
6595
"s"v"
"?#B#N4Q4
3U#X#
/G"J"]"`"
7x3{3
*Y5\5
6r5u5
O;S;
<PSz } b
o7r7
n:q:
4+"."!#$#
2@/C/
5L Q 
!/<2<{~
:;=;
=7@7
7Y7\7
6'7*7
h2k2
B5E5
"y"|"
"E#H#Z4]4
3[#^#
/M"P"c"f"
*_5b5
6{5~5
# ( 
<Y\
x7{7
w:z:
44"7"*#-#
3I/L/
5W \ 
!8<;<
C;I;
C7F7
7b7e7
6-707
q2t2
N5Q5
"K#N#f4i4
3a#d#
/S"V"i"l"
*e5h5
. 3 
<bh
!;';
4="@"3#6#
3R/U/
V2W2
.3(4(
'p;q;l;m;
3!4!
!R!S!9-:-
-#-$-e-f-{-|-O-P-
).*.
.U.V.k.l.?.@.'%(%
+;,<,
*o+p+>+?+
4:3;3
$.$/$
#M$N$
5Y3Z3
B2C2
)q*r*
'n;o;j;k;
[(\(
! !o!p!5!6!%-&-
-Q-R-g-h-;-<-m.n.
.A.B.W.X.+.,.
%q+r+
+',(,
*[+\+!+"+
#0$1$
4<3=3
-C,E,r,t,R,T,
D2G2s*v*
0&0,0,
!!$!q!t!7!=!'-*-
-S-V-i-l-=-@-M6O6Y6]6
.C.F.Y.\.-.0.s+v+
+),,,
*]+`+#+)+
3%3@8F8a8d8d9j9
&X/[/j/p/
7):)
k#n#@1F1
'+'1'a'g'
#2$5$
I)L)
&6282
M&S&
51444[3^3
0A0G0T!Z!}6
6k6o6o.u.
*@+F+
4>3D3%8+8[8^8I9O9
$m)p)&&(&
#v1y1[1a1
'F'L'
[)^)
&%)()
V*\*;*A*
h&n&
-H,J,w,y,W,Y,
$J2M2y*|*
0/050](c(2
'!*!w!z!@!F!--0-
-Y-\-o-r-C-F-Q6S6_6c6
.I.L._.b.3.6.
'y+|+
+/,2,
*c+f+,+2+
4(3.3I8O8m9s9
&^/a/s/y/
=)@)
q#t#I1O1
'"'4':'j'p'
#8$;$
O)R)
&:2<2
V&\&d
5"574:4a3d3
0J0P0@(F(
]!c!
6q6u6x.~.
*I+O+
4%4G3M3.848R9X9
s)v)+&-&
1d1j1
'O'U'
('/-/
a)d)
&+).)
_*e*D*J*%
q&w&
-M,O,|,~,\,^,
P2S2
.((.(
080>0f(l(8
-!0!}!
!I!O!3-6-
- -_-b-u-x-I-L-U6W6e6i6
9#.&.
.O.R.e.h.9.<.
+5,8,
*i+l+5+;+
41373R8X8v9|9
&d/g/|/
C)F)
w#z#R1X1
1%'('='C's'y'
#>$A$
U)X)
'>2@2
_&e&
s8y8
'%5(5=4@4g3j3
0S0Y0R(X($
f!l!
6w6{6
(!%%%
*R+X+
5(4.4P3V378=8[9a9
y)|)0&2&
1m1s1
'X'^'
(0/6/
g)j)
!&#&1)4)
h*n*M*S*.
g8m8
-D,F,s,u,S,U,
E2H2t*w*
0*0-0-
"!%!r!u!;!>!(-+-
-T-W-j-m->-A-N6P6\6^6
.D.G.Z.]...1.t+w+
+*,-,
*^+a+'+*+
4#3&3D8G8b8e8h9k9
&Y/\/n/q/
8);)
l#o#D1G1
'/'2'e'h'
#3$6$
J)M)
&7292
Q&T&
52454\3_3
0E0H0X![!~6
6n6p6s.v.
*D+G+
4B3E3)8,8\8_8M9P9
$n)q)'&)&
#w1z1_1b1
'J'M'
("/%/
\)_)
&&)))
Z*]*?*B* 
l&o&
-I,K,x,z,X,Z,
,K2N2z*}*
03060a(d(3
(!+!x!{!D!G!.-1-
-Z-]-p-s-D-G-R6T6b6d6
.J.M.`.c.4.7.
'z+}+
+0,3,
*d+g+0+3+
4,3/3M8P8q9t9
&_/b/w/z/
>)A)
r#u#M1P1
1 '#'8';'n'q'
#9$<$
P)S)
&;2=2
Z&]&e
' 5#584;4b3e3
0N0Q0D(G(
a!d!
6t6v6|.
*M+P+
55#4&4K3N32858V9Y9
t)w),&.&
1h1k1
'S'V'
(+/./
b)e)
&,)/)
c*f*H*K*)
u&x&
-N,P,},
,],_,
Q2T2
.,(/(
0<0?0j(m(9
.!1!~!
!M!P!4-7-
-!-`-c-v-y-J-M-V6X6h6j6
9$.'.
.P.S.f.i.:.=.
+6,9,
*j+m+9+<+
45383V8Y8z9}9
&e/h/
D)G)
x#{#V1Y1
1&')'A'D'w'z'
#?$B$
V)Y)
'?2A2
c&f&
w8}8
'&5)5>4A4h3k3
0W0Z0V(Y(%
j!m!
6z6|6
($%&%
+",%,
*V+Y+
5,4/4T3W3;8>8_9b9
/ $#$
z)})1&3&
1q1t1
'\'_'
,$ )#)
(4/7/
h)k)
"&$&2)5)
l*o*Q*T*2
k8q8
t8z8
h8n8
u8{8
i8o8
v8|8
j8p8
F2I2u*x*
0+0.0.
#!&!s!v!<!?!)-,-
-U-X-k-n-?-B-
.E.H.[.^./.2.u+x+
++,.,
*_+b+(+++
4$3'3E8H8c8f8i9l9
&Z/]/o/r/
9)<)
m#p#E1H1
'0'3'f'i'
#4$7$
K)N)
R&U&
53464]3`3
0F0I0Y!\!t.w.
*E+H+
4C3F3*8-8]8`8N9Q9
$o)r)
#x1{1`1c1
'K'N'
(#/&/
])`)
&')*)
[*^*@*C*!
m&p&
,L2O2{*~*
04070b(e(4
)!,!y!|!E!H!/-2-
-[-^-q-t-E-H-
..K.N.a.d.5.8.'
'{+~+
+1,4,
*e+h+1+4+
4-303N8Q8r9u9
&`/c/x/{/
?)B)
s#v#N1Q1
1!'$'9'<'o'r'
#:$=$
Q)T)
[&^&f
'!5$594<4c3f3
0O0R0E(H( 
b!e!}.
*N+Q+
5$4'4L3O33868W9Z9
u)x)
1i1l1
'T'W'
(,///
c)f)
 &-)0)
d*g*I*L**
v&y&
R2U2
.-(0(
0=0@0k(n(:
/!2!
!N!Q!5-8-
-"-a-d-w-z-K-N-
9%.(.
.Q.T.g.j.;.>.
+7,:,
*k+n+:+=+
46393W8Z8{9~9
&f/i/
E)H)
y#|#W1Z1
1''*'B'E'x'{'
#@$C$
W)Z)
d&g&
x8~8
''5*5?4B4i3l3
0X0[0W(Z(&
k!n!
+#,&,
*W+Z+
5-404U3X3<8?8`9c9
/!$$$
{)~)
1r1u1 2#2
']'`'
-$!)$)
(5/8/
i)l)
%&3)6)
m*p*R*U*3
l8r8
i#j#1(2(
'?9@9;9<9E9G9A9C9
f g W$X$
$;%<%9%:%~
g#h#
&=9>999:9
d e O$P$
o(p(5(6(
9/939
a%e%a$e$
Q$R$
8$9(9
%=%E%
)5686
1(1+1$2'2
$":%:#6&6
i%m%i$m$
F:I:S$T$
1t(w(:(=(
%I%Q%4:7:>6A6
%X:[:
11141*2-2
"(%(
$+:.:,6/6
q%u%q$u$
O:R:U$V$
(L(O(
%U%]%=:@:G6J6
%a:d:
1:1=10232
990949
c%g%c$g$
8%9)9
%C%G%6696
1)1,1%2(2
$#:&:$6'6
k%o%k$o$
G:J:
1u(x(;(>(
%O%S%5:8:?6B6
%Y:\:
12151+2.2
#(&(
$,:/:-606
s%w%s$w$
P:S:
 1#1
(M(P(
%[%_%>:A:H6K6
%b:e:
1;1>11242
-946
9 9!:
9 9*:
91959
8&9*976:6
1*1-1&2)2
$:':%6(6
H:K:
1v(y(<(?(
6:9:@6C6
Z:]:
13161,2/2
$('(
-:0:.616
Q:T:8
8!1$1
(N(Q(
?:B:I6L6
c:f:
1<1?12252
1*2*/*0*-*.*)***+*,*5*6*3*4*'*(*#*$*%*&*]$_$
/7*8*9*:*
%I&K&
%5&7&9&;&E&G&=&?&A&C&^$`$
/Y$[$Z$\$
N4llvm2cl15OptionValueCopyINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEEEE
N4llvm2cl6parserINS_15MCTargetOptions18AsmInstrumentationEEE
N4llvm2cl11OptionValueINS_15MCTargetOptions18AsmInstrumentationEEE
N4llvm2cl15OptionValueBaseINS_15MCTargetOptions18AsmInstrumentationELb0EEE
N4llvm2cl15OptionValueCopyINS_15MCTargetOptions18AsmInstrumentationEEE
N4llvm2cl3optINS_15MCTargetOptions18AsmInstrumentationELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_15MCTargetOptions18AsmInstrumentationELb0ELb0EEE
N12_GLOBAL__N_112MCMyStreamerE
N12_GLOBAL__N_116AnalyzerAsmInputE
N4llvm17agxclauseanalyzer13AnalyzerInputE
N12_GLOBAL__N_116AnalyzerObjInputE
N4llvm17agxclauseanalyzer27BranchTargetResolutionErrorE
N4llvm9ErrorInfoINS_17agxclauseanalyzer27BranchTargetResolutionErrorENS_13ErrorInfoBaseEEE
N4llvm17agxclauseanalyzer17AGXClauseAnalyzerE
N4llvm13format_objectIJyEEE
N12_GLOBAL__N_19IRPrinterE
N4llvm19raw_ostream_wrapperE
N4llvm3AGX14TextDiagnosticE
N4llvm3AGX10DiagnosticE
N4llvm3AGX14InfoDiagnosticE
N4llvm3AGX15ErrorDiagnosticE
N4llvm3AGX17WarningDiagnosticE
N12_GLOBAL__N_120AGXDiagnosticHandlerE
NSt3__115basic_stringbufIcNS_11char_traitsIcEENS_9allocatorIcEEEE
NSt3__118basic_stringstreamIcNS_11char_traitsIcEENS_9allocatorIcEEEE
N4llvm3AGX21PerformanceDiagnosticE
N4llvm3AGX16TimingDiagnosticE
ZN12_GLOBAL__N_116PipelineInstance26addDriverCorrectnessPassesERKNS_14PipelineConfigEEUlvE_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance26addDriverCorrectnessPassesERKNS2_14PipelineConfigEEUlvE_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
NSt3__110__function6__baseIFPN4llvm4PassEvEEE
PFPN4llvm4PassEvE
FPN4llvm4PassEvE
NSt3__110__function6__funcIPFPN4llvm4PassEvENS_9allocatorIS6_EES5_EE
ZN12_GLOBAL__N_116PipelineInstance27addDriverOptimizationPassesERKNS_14PipelineConfigEEUlvE0_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance27addDriverOptimizationPassesERKNS2_14PipelineConfigEEUlvE0_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance27addDriverOptimizationPassesERKNS_14PipelineConfigEEUlvE_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance27addDriverOptimizationPassesERKNS2_14PipelineConfigEEUlvE_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE24_
ZZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbENKUlvE24_clEvEUlRKN4llvm11GlobalValueEE_
NSt3__110__function6__funcIZZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbENKUlvE24_clEvEUlRKN4llvm11GlobalValueEE_NS_9allocatorISC_EEFbSB_EEE
NSt3__110__function6__baseIFbRKN4llvm11GlobalValueEEEE
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE24_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE23_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE23_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE22_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE22_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE21_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE21_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE20_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE20_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE19_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE19_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE18_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE18_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE17_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE17_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE16_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE16_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE15_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE15_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE14_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE14_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE13_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE13_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
NSt3__16__bindIRFPN4llvm12FunctionPassEbEJbEEE
NSt3__118__weak_result_typeIPFPN4llvm12FunctionPassEbEEE
NSt3__114unary_functionIbPN4llvm12FunctionPassEEE
NSt3__110__function6__funcINS_6__bindIRFPN4llvm12FunctionPassEbEJbEEENS_9allocatorIS8_EEFPNS3_4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE12_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE12_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE11_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE11_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE10_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE10_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE9_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE9_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE8_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE8_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE7_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE7_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE6_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE6_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE5_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE5_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
PFPN4llvm10ModulePassEvE
FPN4llvm10ModulePassEvE
NSt3__110__function6__funcIPFPN4llvm10ModulePassEvENS_9allocatorIS6_EEFPNS2_4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE3_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE3_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
PFPN4llvm12FunctionPassEvE
FPN4llvm12FunctionPassEvE
NSt3__110__function6__funcIPFPN4llvm12FunctionPassEvENS_9allocatorIS6_EEFPNS2_4PassEvEEE
PFPN4llvm13ImmutablePassEvE
FPN4llvm13ImmutablePassEvE
NSt3__110__function6__funcIPFPN4llvm13ImmutablePassEvENS_9allocatorIS6_EEFPNS2_4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS_14PipelineConfigEbEUlvE_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance21addOptimizationPassesERKNS2_14PipelineConfigEbEUlvE_NS_9allocatorIS7_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance12addMinPassesEvEUlvE_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance12addMinPassesEvEUlvE_NS_9allocatorIS4_EEFPN4llvm4PassEvEEE
ZN12_GLOBAL__N_116PipelineInstance16addInitialPassesEvEUlvE_
NSt3__110__function6__funcIZN12_GLOBAL__N_116PipelineInstance16addInitialPassesEvEUlvE_NS_9allocatorIS4_EEFPN4llvm4PassEvEEE
N4llvm3AGX18AssemblyDiagnosticE
NSt3__119basic_ostringstreamIcNS_11char_traitsIcEENS_9allocatorIcEEEE
N4llvm15raw_std_ostreamE
N12_GLOBAL__N_132AggressiveInstCombinerLegacyPassE
N4llvm9AAResults5ModelINS_17CFLSteensAAResultEEE
N4llvm9AAResults7ConceptE
N4llvm9AAResults5ModelINS_17CFLAndersAAResultEEE
N4llvm9AAResults5ModelINS_12SCEVAAResultEEE
N4llvm9AAResults5ModelINS_15GlobalsAAResultEEE
N4llvm9AAResults5ModelINS_7objcarc15ObjCARCAAResultEEE
N4llvm9AAResults5ModelINS_17TypeBasedAAResultEEE
N4llvm9AAResults5ModelINS_21ScopedNoAliasAAResultEEE
N4llvm9AAResults5ModelINS_11GPUAAResultEEE
N4llvm9AAResults5ModelINS_13BasicAAResultEEE
N4llvm20AAResultsWrapperPassE
N12_GLOBAL__N_121ExternalAAWrapperPassE
N4llvm16AAEvalLegacyPassE
N4llvm15AliasSetTracker13ASTCallbackVHE
N12_GLOBAL__N_115AliasSetPrinterE
N4llvm15AssumptionCache23AffectedValueCallbackVHE
N4llvm22AssumptionCacheTracker18FunctionCallbackVHE
N4llvm22AssumptionCacheTrackerE
N4llvm18BasicAAWrapperPassE
N4llvm13format_objectIJdEEE
N4llvm22BlockFrequencyInfoImplINS_10BasicBlockEEE
N4llvm29BlockFrequencyInfoWrapperPassE
N4llvm2cl6parserINS_17PGOViewCountsTypeEEE
N4llvm2cl11OptionValueINS_17PGOViewCountsTypeEEE
N4llvm2cl15OptionValueBaseINS_17PGOViewCountsTypeELb0EEE
N4llvm2cl15OptionValueCopyINS_17PGOViewCountsTypeEEE
N4llvm2cl3optINS_17PGOViewCountsTypeELb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageINS_17PGOViewCountsTypeELb0ELb0EEE
N4llvm2cl6parserINS_9GVDAGTypeEEE
N4llvm2cl11OptionValueINS_9GVDAGTypeEEE
N4llvm2cl15OptionValueBaseINS_9GVDAGTypeELb0EEE
N4llvm2cl15OptionValueCopyINS_9GVDAGTypeEEE
N4llvm2cl3optINS_9GVDAGTypeELb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageINS_9GVDAGTypeELb0ELb0EEE
N4llvm26BlockFrequencyInfoImplBaseE
N4llvm21BranchProbabilityInfo20BasicBlockCallbackVHE
N4llvm32BranchProbabilityInfoWrapperPassE
N12_GLOBAL__N_119CFGViewerLegacyPassE
N12_GLOBAL__N_123CFGOnlyViewerLegacyPassE
N12_GLOBAL__N_120CFGPrinterLegacyPassE
N12_GLOBAL__N_124CFGOnlyPrinterLegacyPassE
N4llvm22CFLAndersAAWrapperPassE
N4llvm5cflaa14FunctionHandleINS_17CFLAndersAAResultEEE
N4llvm22CFLSteensAAWrapperPassE
N4llvm5cflaa14FunctionHandleINS_17CFLSteensAAResultEEE
N4llvm20CallGraphWrapperPassE
N12_GLOBAL__N_126CallGraphPrinterLegacyPassE
N12_GLOBAL__N_113CGPassManagerE
N12_GLOBAL__N_118PrintCallGraphPassE
N4llvm16CallGraphSCCPassE
N4llvm14DummyCGSCCPassE
N4llvm26DOTGraphTraitsModuleViewerINS_20CallGraphWrapperPassELb1EPNS_9CallGraphENS_34AnalysisCallGraphWrapperPassTraitsEEE
N12_GLOBAL__N_115CallGraphViewerE
N4llvm27DOTGraphTraitsModulePrinterINS_20CallGraphWrapperPassELb1EPNS_9CallGraphENS_34AnalysisCallGraphWrapperPassTraitsEEE
N12_GLOBAL__N_119CallGraphDOTPrinterE
N4llvm14CaptureTrackerE
N12_GLOBAL__N_120SimpleCaptureTrackerE
N12_GLOBAL__N_114CapturesBeforeE
N4llvm2cl6parserINS_19TargetTransformInfo14TargetCostKindEEE
N4llvm2cl11OptionValueINS_19TargetTransformInfo14TargetCostKindEEE
N4llvm2cl15OptionValueBaseINS_19TargetTransformInfo14TargetCostKindELb0EEE
N4llvm2cl15OptionValueCopyINS_19TargetTransformInfo14TargetCostKindEEE
N4llvm2cl3optINS_19TargetTransformInfo14TargetCostKindELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_19TargetTransformInfo14TargetCostKindELb0ELb0EEE
Cost Model Analysis
N12_GLOBAL__N_117CostModelAnalysisE
Delinearization
N12_GLOBAL__N_115DelinearizationE
N4llvm23DemandedBitsWrapperPassE
N4llvm14FullDependenceE
N4llvm10DependenceE
N4llvm29DependenceAnalysisWrapperPassE
N4llvm18DivergenceAnalysisE
N12_GLOBAL__N_19DomViewerE
N4llvm20DOTGraphTraitsViewerINS_24DominatorTreeWrapperPassELb0EPNS_13DominatorTreeEN12_GLOBAL__N_143DominatorTreeWrapperPassAnalysisGraphTraitsEEE
N12_GLOBAL__N_113DomOnlyViewerE
N4llvm20DOTGraphTraitsViewerINS_24DominatorTreeWrapperPassELb1EPNS_13DominatorTreeEN12_GLOBAL__N_143DominatorTreeWrapperPassAnalysisGraphTraitsEEE
N12_GLOBAL__N_113PostDomViewerE
N4llvm20DOTGraphTraitsViewerINS_28PostDominatorTreeWrapperPassELb0EPNS_17PostDominatorTreeEN12_GLOBAL__N_147PostDominatorTreeWrapperPassAnalysisGraphTraitsEEE
N12_GLOBAL__N_117PostDomOnlyViewerE
N4llvm20DOTGraphTraitsViewerINS_28PostDominatorTreeWrapperPassELb1EPNS_17PostDominatorTreeEN12_GLOBAL__N_147PostDominatorTreeWrapperPassAnalysisGraphTraitsEEE
N12_GLOBAL__N_110DomPrinterE
N4llvm21DOTGraphTraitsPrinterINS_24DominatorTreeWrapperPassELb0EPNS_13DominatorTreeEN12_GLOBAL__N_143DominatorTreeWrapperPassAnalysisGraphTraitsEEE
N12_GLOBAL__N_114DomOnlyPrinterE
N4llvm21DOTGraphTraitsPrinterINS_24DominatorTreeWrapperPassELb1EPNS_13DominatorTreeEN12_GLOBAL__N_143DominatorTreeWrapperPassAnalysisGraphTraitsEEE
N12_GLOBAL__N_114PostDomPrinterE
N4llvm21DOTGraphTraitsPrinterINS_28PostDominatorTreeWrapperPassELb0EPNS_17PostDominatorTreeEN12_GLOBAL__N_147PostDominatorTreeWrapperPassAnalysisGraphTraitsEEE
N12_GLOBAL__N_118PostDomOnlyPrinterE
N4llvm21DOTGraphTraitsPrinterINS_28PostDominatorTreeWrapperPassELb1EPNS_17PostDominatorTreeEN12_GLOBAL__N_147PostDominatorTreeWrapperPassAnalysisGraphTraitsEEE
N4llvm28DominanceFrontierWrapperPassE
N4llvm15GlobalsAAResult22DeletionCallbackHandleE
N4llvm20GlobalsAAWrapperPassE
N4llvm16GPUAAWrapperPassE
N4llvm18ValueMapCallbackVHIPNS_5ValueENSt3__110unique_ptrINS_13FunctionGroupENS3_14default_deleteIS5_EEEENS_14ValueMapConfigIS2_NS_3sys10SmartMutexILb0EEEEEEE
N4llvm18ValueMapCallbackVHIPNS_5ValueENS_14SmallSetVectorIPNS_8FunctionELj4EEENS_14ValueMapConfigIS2_NS_3sys10SmartMutexILb0EEEEEEE
N29FunctionPointerCaptureTracker19CaptureTrackerStateE
N20ComplexFunctionGroup27SubGroupSetDataIteratorImplIPKN4llvm11GlobalValueEPKPNS1_13FunctionGroupENS1_25FunctionGroupDataIteratorIS4_EENS_31GlobalResourceSetIteratorGetterENSA_4ImplEEE
N4llvm25FunctionGroupDataIteratorIPKNS_11GlobalValueEE4ImplE
N20ComplexFunctionGroup27SubGroupSetDataIteratorImplIPN4llvm8FunctionEPKPNS1_13FunctionGroupENS1_25FunctionGroupDataIteratorIS3_EENS_33FunctionGroupMemberIteratorGetterENS9_4ImplEEE
N4llvm25FunctionGroupDataIteratorIPNS_8FunctionEE4ImplE
20ComplexFunctionGroup
N4llvm13FunctionGroupE
N4llvm33FunctionGroupVarGettersAndSettersE
N19SimpleFunctionGroup29FunctionGroupDataIteratorImplIjPKjN4llvm25FunctionGroupDataIteratorIjE4ImplEEE
N4llvm25FunctionGroupDataIteratorIjE4ImplE
N19SimpleFunctionGroup29FunctionGroupDataIteratorImplIN4llvm17BoundCheckUniInfoEPKS2_NS1_25FunctionGroupDataIteratorIS2_E4ImplEEE
N4llvm25FunctionGroupDataIteratorINS_17BoundCheckUniInfoEE4ImplE
N19SimpleFunctionGroup29FunctionGroupDataIteratorImplINSt3__14pairIPKN4llvm11GlobalValueEjEEPKS7_NS3_25FunctionGroupDataIteratorIS7_E4ImplEEE
N4llvm25FunctionGroupDataIteratorINSt3__14pairIPKNS_11GlobalValueEjEEE4ImplE
N19SimpleFunctionGroup29FunctionGroupDataIteratorImplIPKN4llvm11GlobalValueEPKS4_NS1_25FunctionGroupDataIteratorIS4_E4ImplEEE
N19SimpleFunctionGroup29FunctionGroupDataIteratorImplIPN4llvm8FunctionEPKS3_NS1_25FunctionGroupDataIteratorIS3_E4ImplEEE
19SimpleFunctionGroup
N4llvm22AGX2CommonRegisterInfoE
N4llvm21GPUCommonRegisterInfoE
N4llvm22AGX1CommonRegisterInfoE
N4llvm23AGX01CommonRegisterInfoE
N4llvm22AGX0CommonRegisterInfoE
21FunctionGroupInfoImpl
N4llvm17FunctionGroupInfoE
N4llvm28FunctionGroupInfoWrapperPassE
N4llvm11IVStrideUseE
N4llvm10ilist_nodeINS_11IVStrideUseEJEEE
N4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11IVStrideUseELb0ELb0EvEEEE
N4llvm15ilist_node_baseILb0EEE
N4llvm18IVUsersWrapperPassE
N12_GLOBAL__N_19InstCountE
N4llvm11InstVisitorIN12_GLOBAL__N_19InstCountEvEE
N4llvm17IntervalPartitionE
N4llvm29LazyBranchProbabilityInfoPassE
N4llvm26LazyBlockFrequencyInfoPassE
N4llvm24LazyValueInfoWrapperPassE
N12_GLOBAL__N_114LVIValueHandleE
N12_GLOBAL__N_128LazyValueInfoAnnotatedWriterE
N12_GLOBAL__N_120LazyValueInfoPrinterE
N12_GLOBAL__N_14LintE
N4llvm11InstVisitorIN12_GLOBAL__N_14LintEvEE
N4llvm24LoopAccessLegacyAnalysisE
N4llvm2cl3optIjLb1ENS0_6parserIjEEEE
N4llvm2cl11opt_storageIjLb1ELb0EEE
Loop Access Analysis
N4llvm19LoopInfoWrapperPassE
N4llvm2cl3optIbLb1ENS0_6parserIbEEEE
N4llvm2cl11opt_storageIbLb1ELb0EEE
N4llvm13LPPassManagerE
N12_GLOBAL__N_120PrintLoopPassWrapperE
N4llvm8LoopPassE
N4llvm21LCSSAVerificationPassE
N12_GLOBAL__N_113MemDepPrinterE
N12_GLOBAL__N_115MemDerefPrinterE
N4llvm27MemoryDependenceWrapperPassE
liveOnEntry
N4llvm24MemorySSAAnnotatedWriterE
N4llvm26MemorySSAPrinterLegacyPassE
N4llvm9MemorySSA13CachingWalkerE
N4llvm15MemorySSAWalkerE
N4llvm20MemorySSAWrapperPassE
N4llvm24DoNothingMemorySSAWalkerE
N12_GLOBAL__N_122ModuleDebugInfoPrinterE
N4llvm18GlobalValueSummaryE
N4llvm12AliasSummaryE
N4llvm16GlobalVarSummaryE
N4llvm15FunctionSummaryE
ZN4llvm29ModuleSummaryIndexWrapperPass11runOnModuleERNS_6ModuleEE3$_4
NSt3__110__function6__funcIZN4llvm29ModuleSummaryIndexWrapperPass11runOnModuleERNS2_6ModuleEE3$_4NS_9allocatorIS6_EEFPNS2_18BlockFrequencyInfoERKNS2_8FunctionEEEE
NSt3__110__function6__baseIFPN4llvm18BlockFrequencyInfoERKNS2_8FunctionEEEE
N4llvm29ModuleSummaryIndexWrapperPassE
N4llvm2cl6parserINS_15FunctionSummary23ForceSummaryHotnessTypeEEE
N4llvm2cl11OptionValueINS_15FunctionSummary23ForceSummaryHotnessTypeEEE
N4llvm2cl15OptionValueBaseINS_15FunctionSummary23ForceSummaryHotnessTypeELb0EEE
N4llvm2cl15OptionValueCopyINS_15FunctionSummary23ForceSummaryHotnessTypeEEE
N4llvm2cl3optINS_15FunctionSummary23ForceSummaryHotnessTypeELb1ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_15FunctionSummary23ForceSummaryHotnessTypeELb1ELb0EEE
ZN4llvm26ModuleSummaryIndexAnalysis3runERNS_6ModuleERNS_15AnalysisManagerIS1_JEEEE3$_3
NSt3__110__function6__funcIZN4llvm26ModuleSummaryIndexAnalysis3runERNS2_6ModuleERNS2_15AnalysisManagerIS4_JEEEE3$_3NS_9allocatorIS9_EEFPNS2_18BlockFrequencyInfoERKNS2_8FunctionEEEE
N12_GLOBAL__N_126MustExecuteAnnotatedWriterE
N12_GLOBAL__N_118MustExecutePrinterE
N4llvm7objcarc20ObjCARCAAWrapperPassE
N4llvm36OptimizationRemarkEmitterWrapperPassE
Optimization Remark Emitter
N4llvm20PhiValuesWrapperPassE
N4llvm28PostDominatorTreeWrapperPassE
N4llvm29ProfileSummaryInfoWrapperPassE
N4llvm14RegionInfoBaseINS_12RegionTraitsINS_8FunctionEEEEE
N4llvm10RegionInfoE
N4llvm14RegionInfoPassE
N4llvm2cl6parserINS_10RegionBaseINS_12RegionTraitsINS_8FunctionEEEE10PrintStyleEEE
N4llvm2cl11OptionValueINS_10RegionBaseINS_12RegionTraitsINS_8FunctionEEEE10PrintStyleEEE
N4llvm2cl15OptionValueBaseINS_10RegionBaseINS_12RegionTraitsINS_8FunctionEEEE10PrintStyleELb0EEE
N4llvm2cl15OptionValueCopyINS_10RegionBaseINS_12RegionTraitsINS_8FunctionEEEE10PrintStyleEEE
N4llvm2cl3optINS_10RegionBaseINS_12RegionTraitsINS_8FunctionEEEE10PrintStyleELb1ENS0_6parserIS7_EEEE
N4llvm2cl11opt_storageINS_10RegionBaseINS_12RegionTraitsINS_8FunctionEEEE10PrintStyleELb1ELb0EEE
N4llvm13RGPassManagerE
N12_GLOBAL__N_115PrintRegionPassE
N4llvm10RegionPassE
N12_GLOBAL__N_113RegionPrinterE
N4llvm21DOTGraphTraitsPrinterINS_14RegionInfoPassELb0EPNS_10RegionInfoEN12_GLOBAL__N_125RegionInfoPassGraphTraitsEEE
N12_GLOBAL__N_117RegionOnlyPrinterE
N4llvm21DOTGraphTraitsPrinterINS_14RegionInfoPassELb1EPNS_10RegionInfoEN12_GLOBAL__N_125RegionInfoPassGraphTraitsEEE
N12_GLOBAL__N_112RegionViewerE
N4llvm20DOTGraphTraitsViewerINS_14RegionInfoPassELb0EPNS_10RegionInfoEN12_GLOBAL__N_125RegionInfoPassGraphTraitsEEE
N12_GLOBAL__N_116RegionOnlyViewerE
N4llvm20DOTGraphTraitsViewerINS_14RegionInfoPassELb1EPNS_10RegionInfoEN12_GLOBAL__N_125RegionInfoPassGraphTraitsEEE
N4llvm15ScalarEvolution14SCEVCallbackVHE
N4llvm18SCEVUnionPredicateE
N4llvm13SCEVPredicateE
N4llvm14FoldingSetBase4NodeE
N4llvm10FoldingSetINS_13SCEVPredicateEEE
N4llvm14FoldingSetImplINS_13SCEVPredicateEEE
N4llvm10FoldingSetINS_4SCEVEEE
N4llvm14FoldingSetImplINS_4SCEVEEE
N4llvm11SCEVUnknownE
N4llvm4SCEVE
N4llvm18SCEVEqualPredicateE
N4llvm17SCEVWrapPredicateE
N4llvm26ScalarEvolutionWrapperPassE
N4llvm18ValueMapCallbackVHIPNS_5ValueENS_17SCEVWrapPredicate18IncrementWrapFlagsENS_14ValueMapConfigIS2_NS_3sys10SmartMutexILb0EEEEEEE
N4llvm17SCEVAAWrapperPassE
N4llvm28TargetLibraryInfoWrapperPassE
N4llvm2cl6parserINS_21TargetLibraryInfoImpl13VectorLibraryEEE
N4llvm2cl11OptionValueINS_21TargetLibraryInfoImpl13VectorLibraryEEE
N4llvm2cl15OptionValueBaseINS_21TargetLibraryInfoImpl13VectorLibraryELb0EEE
N4llvm2cl15OptionValueCopyINS_21TargetLibraryInfoImpl13VectorLibraryEEE
N4llvm2cl3optINS_21TargetLibraryInfoImpl13VectorLibraryELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_21TargetLibraryInfoImpl13VectorLibraryELb0ELb0EEE
N4llvm30TargetTransformInfoWrapperPassE
N4llvm19TargetTransformInfo5ModelIN12_GLOBAL__N_19NoTTIImplEEE
PFN4llvm19TargetTransformInfoERKNS_8FunctionEE
FN4llvm19TargetTransformInfoERKNS_8FunctionEE
NSt3__110__function6__funcIPFN4llvm19TargetTransformInfoERKNS2_8FunctionEENS_9allocatorIS8_EES7_EE
NSt3__110__function6__baseIFN4llvm19TargetTransformInfoERKNS2_8FunctionEEEE
N4llvm22TypeBasedAAWrapperPassE
N4llvm26ScopedNoAliasAAWrapperPassE
FORM
NSt3__121__empty_non_own_stateIcEE
NSt3__115__has_one_stateIcEE
NSt3__16__nodeIcEE
NSt3__116__owns_one_stateIcEE
NSt3__117__owns_two_statesIcEE
NSt3__111__alternateIcEE
NSt3__117__repeat_one_loopIcEE
NSt3__16__loopIcEE
NSt3__110__l_anchorIcEE
NSt3__110__r_anchorIcEE
NSt3__126__end_marked_subexpressionIcEE
NSt3__128__begin_marked_subexpressionIcEE
NSt3__112__match_charIcEE
NSt3__120__match_char_collateIcNS_12regex_traitsIcEEEE
NSt3__118__match_char_icaseIcNS_12regex_traitsIcEEEE
NSt3__120__bracket_expressionIcNS_12regex_traitsIcEEEE
NSt3__111__match_anyIcEE
NSt3__110__back_refIcEE
NSt3__118__back_ref_collateIcNS_12regex_traitsIcEEEE
NSt3__116__back_ref_icaseIcNS_12regex_traitsIcEEEE
NSt3__123__match_any_but_newlineIcEE
NSt3__111__lookaheadIcNS_12regex_traitsIcEEEE
NSt3__115__word_boundaryIcNS_12regex_traitsIcEEEE
NSt3__114default_deleteINS_13__empty_stateIcEEEE
NSt3__120__shared_ptr_pointerIPNS_13__empty_stateIcEENS_14default_deleteIS2_EENS_9allocatorIS2_EEEE
NSt3__113__empty_stateIcEE
NSt3__111__end_stateIcEE
N12_GLOBAL__N_124BitcodeErrorCategoryTypeE
ZN12_GLOBAL__N_113BitcodeReader16parseBitcodeIntoEPN4llvm6ModuleEbbE3$_2
NSt3__110__function6__funcIZN12_GLOBAL__N_113BitcodeReader16parseBitcodeIntoEPN4llvm6ModuleEbbE3$_2NS_9allocatorIS7_EEFPNS4_4TypeEjEEE
NSt3__110__function6__baseIFPN4llvm4TypeEjEEE
N12_GLOBAL__N_113BitcodeReaderE
N12_GLOBAL__N_117BitcodeReaderBaseE
NSt3__120__shared_ptr_emplaceIN4llvm13BitCodeAbbrevENS_9allocatorIS2_EEEE
N12_GLOBAL__N_116WriteBitcodePassE
N4llvm24AggressiveAntiDepBreakerE
N12_GLOBAL__N_112AtomicExpandE
N12_GLOBAL__N_116BranchFolderPassE
N4llvm13format_objectIJjEEE
N4llvm13format_objectIJijEEE
N12_GLOBAL__N_116BranchRelaxationE
N4llvm14BreakFalseDepsE
N4llvm10GCStrategyE
N12_GLOBAL__N_19CoreCLRGCE
N12_GLOBAL__N_112StatepointGCE
N12_GLOBAL__N_113ShadowStackGCE
N12_GLOBAL__N_17OcamlGCE
N12_GLOBAL__N_18ErlangGCE
N12_GLOBAL__N_116CFIInstrInserterE
N4llvm18ValueMapCallbackVHIPNS_5ValueENS_14WeakTrackingVHENS_14ValueMapConfigIS2_NS_3sys10SmartMutexILb0EEEEEEE
N12_GLOBAL__N_124TypePromotionTransaction13OperandSetterE
N12_GLOBAL__N_124TypePromotionTransaction19TypePromotionActionE
N12_GLOBAL__N_124TypePromotionTransaction12UsesReplacerE
N12_GLOBAL__N_124TypePromotionTransaction13OperandsHiderE
N12_GLOBAL__N_124TypePromotionTransaction18InstructionRemoverE
N12_GLOBAL__N_124TypePromotionTransaction11ZExtBuilderE
N12_GLOBAL__N_124TypePromotionTransaction21InstructionMoveBeforeE
N12_GLOBAL__N_124TypePromotionTransaction11SExtBuilderE
N12_GLOBAL__N_124TypePromotionTransaction11TypeMutatorE
N12_GLOBAL__N_124TypePromotionTransaction12TruncBuilderE
N12_GLOBAL__N_114CodeGenPrepareE
N4llvm22CriticalAntiDepBreakerE
N12_GLOBAL__N_126DeadMachineInstructionElimE
N12_GLOBAL__N_115DetectDeadLanesE
N12_GLOBAL__N_114DwarfEHPrepareE
N12_GLOBAL__N_116EarlyIfConverterE
N4llvm11EdgeBundlesE
N4llvm18ExecutionDomainFixE
N12_GLOBAL__N_117ExpandISelPseudosE
N12_GLOBAL__N_116ExpandMemCmpPassE
N12_GLOBAL__N_112ExpandPostRAE
N12_GLOBAL__N_116ExpandReductionsE
N12_GLOBAL__N_114FEntryInserterE
N12_GLOBAL__N_113FuncletLayoutE
N4llvm12GCModuleInfoE
N12_GLOBAL__N_17PrinterE
N4llvm17GCMetadataPrinterE
N12_GLOBAL__N_115LowerIntrinsicsE
N12_GLOBAL__N_121GCMachineCodeAnalysisE
N12_GLOBAL__N_111IfConverterE
N12_GLOBAL__N_118ImplicitNullChecksE
N12_GLOBAL__N_120IndirectBrExpandPassE
N4llvm7SpillerE
N12_GLOBAL__N_116HoistSpillHelperE
N12_GLOBAL__N_113InlineSpillerE
N12_GLOBAL__N_117InterleavedAccessE
N4llvm20LatencyPriorityQueueE
N4llvm33LazyMachineBlockFrequencyInfoPassE
N12_GLOBAL__N_115LiveDebugValuesE
N4llvm18LiveDebugVariablesE
N4llvm13LiveIntervalsE
ZN4llvm13PrintLaneMaskENS_11LaneBitmaskEEUlRNS_11raw_ostreamEE_
NSt3__110__function6__funcIZN4llvm13PrintLaneMaskENS2_11LaneBitmaskEEUlRNS2_11raw_ostreamEE_NS_9allocatorIS6_EEFvS5_EEE
ZN4llvm13LiveRangeCalc9calculateERNS_12LiveIntervalEbE3$_0
NSt3__110__function6__funcIZN4llvm13LiveRangeCalc9calculateERNS2_12LiveIntervalEbE3$_0NS_9allocatorIS6_EEFvRNS4_8SubRangeEEEE
NSt3__110__function6__baseIFvRN4llvm12LiveInterval8SubRangeEEEE
N4llvm13LiveRangeEditE
N4llvm13LiveRangeEdit8DelegateE
N12_GLOBAL__N_115LiveRangeShrinkE
N4llvm13LiveRegMatrixE
N4llvm10LiveStacksE
N4llvm13LiveVariablesE
N4llvm19TargetTransformInfo5ModelINS_12BasicTTIImplEEE
N4llvm17LLVMTargetMachineE
N12_GLOBAL__N_118LocalStackSlotPassE
N12_GLOBAL__N_111LowerEmuTLSE
ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockEE3$_0
NSt3__110__function6__funcIZN4llvm17printMBBReferenceERKNS2_17MachineBasicBlockEE3$_0NS_9allocatorIS6_EEFvRNS2_11raw_ostreamEEEE
N4llvm22BlockFrequencyInfoImplINS_17MachineBasicBlockEEE
N4llvm25MachineBlockFrequencyInfoE
N12_GLOBAL__N_121MachineBlockPlacementE
N12_GLOBAL__N_126MachineBlockPlacementStatsE
N4llvm28MachineBranchProbabilityInfoE
N12_GLOBAL__N_115MachineCombinerE
N12_GLOBAL__N_122MachineCopyPropagationE
N12_GLOBAL__N_110MachineCSEE
ZN12_GLOBAL__N_121DebugifyMachineModule11runOnModuleERN4llvm6ModuleEEUlRNS1_9DIBuilderERNS1_8FunctionEE_
NSt3__110__function6__funcIZN12_GLOBAL__N_121DebugifyMachineModule11runOnModuleERN4llvm6ModuleEEUlRNS4_9DIBuilderERNS4_8FunctionEE_NS_9allocatorISB_EEFbS8_SA_EEE
NSt3__110__function6__baseIFbRN4llvm9DIBuilderERNS2_8FunctionEEEE
N12_GLOBAL__N_121DebugifyMachineModuleE
N4llvm24MachineDominanceFrontierE
N4llvm20MachineDominatorTreeE
N4llvm15MachineFunction8DelegateE
N4llvm19MachineFunctionInfoE
ZN4llvm28printJumpTableEntryReferenceEjE3$_0
NSt3__110__function6__funcIZN4llvm28printJumpTableEntryReferenceEjE3$_0NS_9allocatorIS3_EEFvRNS2_11raw_ostreamEEEE
N4llvm19MachineFunctionPassE
N12_GLOBAL__N_126MachineFunctionPrinterPassE
N12_GLOBAL__N_120UnpackMachineBundlesE
N12_GLOBAL__N_122FinalizeMachineBundlesE
N12_GLOBAL__N_115MachineLICMBaseE
N12_GLOBAL__N_111MachineLICME
N12_GLOBAL__N_116EarlyMachineLICME
N4llvm15MachineLoopInfoE
N4llvm17MachineModuleInfoE
N4llvm21MachineModuleInfoImplE
N4llvm26MMIAddrLabelMapCallbackPtrE
N12_GLOBAL__N_119FreeMachineFunctionE
N4llvm22MachineModuleInfoMachOE
N4llvm20MachineModuleInfoELFE
N4llvm13format_objectIJhEEE
N4llvm36MachineOptimizationRemarkEmitterPassE
Machine Optimization Remark Emitter
N4llvm25MachineOptimizationRemarkE
N4llvm29DiagnosticInfoMIROptimizationE
N4llvm31MachineOptimizationRemarkMissedE
N12_GLOBAL__N_115MachineOutlinerE
N4llvm27MachinePassRegistryListenerE
N12_GLOBAL__N_117SwingSchedulerDAGE
N12_GLOBAL__N_116MachinePipelinerE
N4llvm24MachinePostDominatorTreeE
N4llvm14RegionInfoBaseINS_12RegionTraitsINS_15MachineFunctionEEEEE
N4llvm17MachineRegionInfoE
N4llvm21MachineRegionInfoPassE
N4llvm19MachineRegisterInfo8DelegateE
N4llvm19MachineSchedContextE
N4llvm13ScheduleDAGMIE
N4llvm17ScheduleDAGMILiveE
N4llvm20MachineSchedStrategyE
N4llvm20GenericSchedulerBaseE
N4llvm16GenericSchedulerE
N4llvm20PostGenericSchedulerE
N4llvm19ScheduleDAGMutationE
N12_GLOBAL__N_112ILPSchedulerE
N12_GLOBAL__N_113CopyConstrainE
N4llvm2cl6parserIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEEEE
N4llvm2cl15OptionValueCopyIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEEEE
N4llvm2cl11OptionValueIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEEEE
N4llvm2cl15OptionValueBaseIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEELb0EEE
N4llvm18RegisterPassParserINS_20MachineSchedRegistryEEE
N4llvm2cl3optIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEELb0ENS_18RegisterPassParserINS_20MachineSchedRegistryEEEEE
N4llvm2cl11opt_storageIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEELb0ELb0EEE
N12_GLOBAL__N_116MachineSchedulerE
N12_GLOBAL__N_120MachineSchedulerBaseE
N12_GLOBAL__N_120PostMachineSchedulerE
N12_GLOBAL__N_114MachineSinkingE
N12_GLOBAL__N_120PostRAMachineSinkingE
N12_GLOBAL__N_123StripDebugMachineModuleE
N4llvm19MachineTraceMetricsE
N4llvm19MachineTraceMetrics8EnsembleE
N12_GLOBAL__N_121MinInstrCountEnsembleE
N12_GLOBAL__N_119MachineVerifierPassE
N12_GLOBAL__N_117PatchableFunctionE
-?:\,[]{}#&*!|>'"%@`
01234567
0123456789abcdefABCDEF
0123456789
N12_GLOBAL__N_115MIRPrintingPassE
N12_GLOBAL__N_111MacroFusionE
N4llvm2cl4listINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEEbNS0_6parserIS8_EEEE
N4llvm2cl12list_storageINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEEbEE
N4llvm10ObfuscatorE
ZL21obfuscateModuleModifyRN4llvm6ModuleEPKNS_13TargetMachineERNS_10ObfuscatorENSt3__18functionIFbNS_9StringRefES9_EEEE3$_4
NSt3__110__function6__funcIZL21obfuscateModuleModifyRN4llvm6ModuleEPKNS2_13TargetMachineERNS2_10ObfuscatorENS_8functionIFbNS2_9StringRefESB_EEEE3$_4NS_9allocatorISE_EEFSB_SB_EEE
NSt3__110__function6__baseIFN4llvm9StringRefES3_EEE
ZL21obfuscateModuleModifyRN4llvm6ModuleEPKNS_13TargetMachineERNS_10ObfuscatorENSt3__18functionIFbNS_9StringRefES9_EEEE3$_3
NSt3__110__function6__funcIZL21obfuscateModuleModifyRN4llvm6ModuleEPKNS2_13TargetMachineERNS2_10ObfuscatorENS_8functionIFbNS2_9StringRefESB_EEEE3$_3NS_9allocatorISE_EEFSB_SB_EEE
ZN4llvm15obfuscateModuleERNS_6ModuleEPKNS_13TargetMachineERNS_10ObfuscatorERNS_9StringSetINS_15MallocAllocatorEEEE3$_2
NSt3__110__function6__funcIZN4llvm15obfuscateModuleERNS2_6ModuleEPKNS2_13TargetMachineERNS2_10ObfuscatorERNS2_9StringSetINS2_15MallocAllocatorEEEE3$_2NS_9allocatorISE_EEFbNS2_9StringRefESH_EEE
NSt3__110__function6__baseIFbN4llvm9StringRefES3_EEE
N12_GLOBAL__N_115ObfuscateModuleE
N12_GLOBAL__N_112OptimizePHIsE
NSt3__110__function6__baseIFvvEEE
N12_GLOBAL__N_119RegSequenceRewriterE
N12_GLOBAL__N_18RewriterE
N12_GLOBAL__N_121ExtractSubregRewriterE
N12_GLOBAL__N_120InsertSubregRewriterE
N12_GLOBAL__N_112CopyRewriterE
N12_GLOBAL__N_121UncoalescableRewriterE
N12_GLOBAL__N_117PeepholeOptimizerE
N12_GLOBAL__N_114PHIEliminationE
N12_GLOBAL__N_122PostRAHazardRecognizerE
N4llvm14AntiDepBreakerE
N12_GLOBAL__N_120SchedulePostRATDListE
N12_GLOBAL__N_115PostRASchedulerE
N12_GLOBAL__N_134PreISelIntrinsicLoweringLegacyPassE
N12_GLOBAL__N_119ProcessImplicitDefsE
N4llvm33MachineOptimizationRemarkAnalysisE
N12_GLOBAL__N_13PEIE
N4llvm17PseudoSourceValueE
N4llvm27FixedStackPseudoSourceValueE
N4llvm18ValueMapCallbackVHIPKNS_11GlobalValueENSt3__110unique_ptrIKNS_28GlobalValuePseudoSourceValueENS4_14default_deleteIS7_EEEENS_14ValueMapConfigIS3_NS_3sys10SmartMutexILb0EEEEEEE
N4llvm19ReachingDefAnalysisE
Register Allocation
N4llvm12RegAllocBaseE
N12_GLOBAL__N_17RABasicE
N12_GLOBAL__N_112RegAllocFastE
N12_GLOBAL__N_18RAGreedyE
N4llvm2cl6parserINS_11SplitEditor19ComplementSpillModeEEE
N4llvm2cl11OptionValueINS_11SplitEditor19ComplementSpillModeEEE
N4llvm2cl15OptionValueBaseINS_11SplitEditor19ComplementSpillModeELb0EEE
N4llvm2cl15OptionValueCopyINS_11SplitEditor19ComplementSpillModeEEE
N4llvm2cl3optINS_11SplitEditor19ComplementSpillModeELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_11SplitEditor19ComplementSpillModeELb0ELb0EEE
N4llvm16PBQPRAConstraintE
N4llvm20PBQPRAConstraintListE
NSt3__120__shared_ptr_emplaceIN4llvm4PBQP9ValuePoolINS2_8MDMatrixINS2_8RegAlloc14MatrixMetadataEEEE9PoolEntryENS_9allocatorIS9_EEEE
NSt3__120__shared_ptr_emplaceIN4llvm4PBQP9ValuePoolINS2_6VectorEE9PoolEntryENS_9allocatorIS6_EEEE
NSt3__120__shared_ptr_emplaceIN4llvm4PBQP9ValuePoolINS2_8RegAlloc16AllowedRegVectorEE9PoolEntryENS_9allocatorIS7_EEEE
N12_GLOBAL__N_110CoalescingE
N12_GLOBAL__N_112InterferenceE
N12_GLOBAL__N_110SpillCostsE
N12_GLOBAL__N_112RegAllocPBQPE
ZL13PrintNodeInfojRKN4llvm4PBQP8RegAlloc11PBQPRAGraphEE3$_0
NSt3__110__function6__funcIZL13PrintNodeInfojRKN4llvm4PBQP8RegAlloc11PBQPRAGraphEE3$_0NS_9allocatorIS8_EEFvRNS2_11raw_ostreamEEEE
ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrEE3$_0
NSt3__110__function6__funcIZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS4_12MachineInstrEE3$_0NS_9allocatorISA_EEFvRNS4_12LiveInterval8SubRangeEEEE
ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairEE3$_1
NSt3__110__function6__funcIZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS4_9LiveRangeENS4_11LaneBitmaskERNS4_13CoalescerPairEE3$_1NS_9allocatorISD_EEFvRNS5_8SubRangeEEEE
N12_GLOBAL__N_117RegisterCoalescerE
N12_GLOBAL__N_124RenameIndependentSubregsE
N12_GLOBAL__N_18MIRNamerE
ZL21rescheduleCanonicallyRjPN4llvm17MachineBasicBlockEE3$_2
NSt3__110__function6__funcIZL21rescheduleCanonicallyRjPN4llvm17MachineBasicBlockEE3$_2NS_9allocatorIS6_EEFNS3_26MachineInstrBundleIteratorINS3_12MachineInstrELb0EEEvEEE
NSt3__110__function6__baseIFN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEvEEE
ZL21rescheduleCanonicallyRjPN4llvm17MachineBasicBlockEE3$_3
NSt3__110__function6__funcIZL21rescheduleCanonicallyRjPN4llvm17MachineBasicBlockEE3$_3NS_9allocatorIS6_EEFNS3_26MachineInstrBundleIteratorINS3_12MachineInstrELb0EEEvEEE
N12_GLOBAL__N_116MIRCanonicalizerE
N4llvm25PhysicalRegisterUsageInfoE
N12_GLOBAL__N_121RegUsageInfoCollectorE
N12_GLOBAL__N_123RegUsageInfoPropagationE
N12_GLOBAL__N_120ResetMachineFunctionE
N12_GLOBAL__N_119SafeStackLegacyPassE
N12_GLOBAL__N_124ScalarizeMaskedMemIntrinE
N4llvm11ScheduleDAGE
N4llvm23SchedulingPriorityQueueE
N4llvm24ScheduleHazardRecognizerE
N4llvm17ScheduleDAGInstrsE
N4llvm26ScoreboardHazardRecognizerE
N12_GLOBAL__N_121ShadowStackGCLoweringE
N12_GLOBAL__N_110ShrinkWrapE
N12_GLOBAL__N_113SjLjEHPrepareE
N4llvm11SlotIndexesE
N4llvm14SpillPlacementE
ZN4llvm11SplitEditor21buildSingleSubRegCopyEjjRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRNS_12LiveIntervalEbNS_9SlotIndexEE3$_1
NSt3__110__function6__funcIZN4llvm11SplitEditor21buildSingleSubRegCopyEjjRNS2_17MachineBasicBlockENS2_26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjRNS2_12LiveIntervalEbNS2_9SlotIndexEE3$_1NS_9allocatorISC_EEFvRNS9_8SubRangeEEEE
N12_GLOBAL__N_113StackColoringE
N12_GLOBAL__N_116StackMapLivenessE
N4llvm14StackProtectorE
N12_GLOBAL__N_117StackSlotColoringE
N12_GLOBAL__N_113TailDuplicateE
N12_GLOBAL__N_117TailDuplicateBaseE
N12_GLOBAL__N_118EarlyTailDuplicateE
N4llvm19TargetFrameLoweringE
N4llvm15TargetInstrInfoE
N4llvm11MCInstrInfoE
N4llvm18TargetLoweringBaseE
N4llvm29TargetLoweringObjectFileMachOE
N4llvm27TargetLoweringObjectFileELFE
N4llvm28TargetLoweringObjectFileCOFFE
N4llvm13CSEConfigBaseE
N4llvm16TargetPassConfigE
regalloc
N4llvm2cl6parserIPFPNS_12FunctionPassEvEEE
N4llvm2cl15OptionValueCopyIPFPNS_12FunctionPassEvEEE
N4llvm2cl11OptionValueIPFPNS_12FunctionPassEvEEE
N4llvm2cl15OptionValueBaseIPFPNS_12FunctionPassEvELb0EEE
N4llvm18RegisterPassParserINS_16RegisterRegAllocEEE
N4llvm2cl3optIPFPNS_12FunctionPassEvELb0ENS_18RegisterPassParserINS_16RegisterRegAllocEEEEE
N4llvm2cl11opt_storageIPFPNS_12FunctionPassEvELb0ELb0EEE
N4llvm2cl6parserI9CFLAATypeEE
N4llvm2cl11OptionValueI9CFLAATypeEE
N4llvm2cl15OptionValueBaseI9CFLAATypeLb0EEE
N4llvm2cl15OptionValueCopyI9CFLAATypeEE
N4llvm2cl3optI9CFLAATypeLb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageI9CFLAATypeLb0ELb0EEE
N4llvm2cl6parserINS_19GlobalISelAbortModeEEE
N4llvm2cl11OptionValueINS_19GlobalISelAbortModeEEE
N4llvm2cl15OptionValueBaseINS_19GlobalISelAbortModeELb0EEE
N4llvm2cl15OptionValueCopyINS_19GlobalISelAbortModeEEE
N4llvm2cl3optINS_19GlobalISelAbortModeELb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageINS_19GlobalISelAbortModeELb0ELb0EEE
N4llvm2cl6parserI11RunOutlinerEE
N4llvm2cl11OptionValueI11RunOutlinerEE
N4llvm2cl15OptionValueBaseI11RunOutlinerLb0EEE
N4llvm2cl15OptionValueCopyI11RunOutlinerEE
N4llvm2cl3optI11RunOutlinerLb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageI11RunOutlinerLb0ELb0EEE
N4llvm18TargetRegisterInfoE
N4llvm14MCRegisterInfoE
ZN4llvm8printRegENS_8RegisterEPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoEE3$_0
NSt3__110__function6__funcIZN4llvm8printRegENS2_8RegisterEPKNS2_18TargetRegisterInfoEjPKNS2_19MachineRegisterInfoEE3$_0NS_9allocatorISA_EEFvRNS2_11raw_ostreamEEEE
ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoEE3$_1
NSt3__110__function6__funcIZN4llvm12printRegUnitEjPKNS2_18TargetRegisterInfoEE3$_1NS_9allocatorIS6_EEFvRNS2_11raw_ostreamEEEE
ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoEE3$_2
NSt3__110__function6__funcIZN4llvm15printVRegOrUnitEjPKNS2_18TargetRegisterInfoEE3$_2NS_9allocatorIS6_EEFvRNS2_11raw_ostreamEEEE
ZN4llvm19printRegClassOrBankEjRKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoEE3$_3
NSt3__110__function6__funcIZN4llvm19printRegClassOrBankEjRKNS2_19MachineRegisterInfoEPKNS2_18TargetRegisterInfoEE3$_3NS_9allocatorIS9_EEFvRNS2_11raw_ostreamEEEE
N4llvm19TargetSubtargetInfoE
N12_GLOBAL__N_125TwoAddressInstructionPassE
N12_GLOBAL__N_130UnreachableBlockElimLegacyPassE
N12_GLOBAL__N_127UnreachableMachineBlockElimE
N4llvm10VirtRegMapE
N12_GLOBAL__N_115VirtRegRewriterE
N12_GLOBAL__N_113WasmEHPrepareE
N4llvm18ValueMapCallbackVHIPKNS_5ValueENS_14WeakTrackingVHENS_14ValueMapConfigIS3_NS_3sys10SmartMutexILb0EEEEEEE
N12_GLOBAL__N_112WinEHPrepareE
N12_GLOBAL__N_119XRayInstrumentationE
N4llvm24AssemblyAnnotationWriterE
N4llvm13AttributeImplE
N4llvm17EnumAttributeImplE
N4llvm16IntAttributeImplE
N4llvm19StringAttributeImplE
N4llvm17TypeAttributeImplE
ZNK4llvm10BasicBlock24instructionsWithoutDebugEvE3$_0
NSt3__110__function6__funcIZNK4llvm10BasicBlock24instructionsWithoutDebugEvE3$_0NS_9allocatorIS4_EEFbRKNS2_11InstructionEEEE
NSt3__110__function6__baseIFbRKN4llvm11InstructionEEEE
ZN4llvm10BasicBlock24instructionsWithoutDebugEvE3$_1
NSt3__110__function6__funcIZN4llvm10BasicBlock24instructionsWithoutDebugEvE3$_1NS_9allocatorIS4_EEFbRNS2_11InstructionEEEE
NSt3__110__function6__baseIFbRN4llvm11InstructionEEEE
N4llvm17DiagnosticHandlerE
NSt3__120__shared_ptr_emplaceIN4llvm5RegexENS_9allocatorIS2_EEEE
N4llvm2cl3optIN12_GLOBAL__N_114PassRemarksOptELb1ENS0_6parserINSt3__112basic_stringIcNS5_11char_traitsIcEENS5_9allocatorIcEEEEEEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_114PassRemarksOptELb1ELb1EEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_114PassRemarksOptEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_114PassRemarksOptELb1EEE
N4llvm23DiagnosticInfoInlineAsmE
N4llvm14DiagnosticInfoE
N4llvm30DiagnosticInfoOptimizationBaseE
N4llvm30DiagnosticInfoWithLocationBaseE
N4llvm18OptimizationRemarkE
N4llvm28DiagnosticInfoIROptimizationE
N4llvm24OptimizationRemarkMissedE
N4llvm26OptimizationRemarkAnalysisE
N4llvm33DiagnosticInfoOptimizationFailureE
N4llvm27DiagnosticInfoResourceLimitE
N4llvm23DiagnosticInfoStackSizeE
N4llvm34DiagnosticInfoDebugMetadataVersionE
N4llvm42DiagnosticInfoIgnoringInvalidDebugMetadataE
N4llvm27DiagnosticInfoSampleProfileE
N4llvm24DiagnosticInfoPGOProfileE
N4llvm35OptimizationRemarkAnalysisFPCommuteE
N4llvm34OptimizationRemarkAnalysisAliasingE
N4llvm23DiagnosticInfoMIRParserE
N4llvm26DiagnosticInfoISelFallbackE
N4llvm25DiagnosticInfoUnsupportedE
N4llvm27DiagnosticPrinterRawOStreamE
N4llvm17DiagnosticPrinterE
N4llvm24DominatorTreeWrapperPassE
N4llvm14DomTreeUpdater18CallBackOnDeletionE
////////.
{{{{
----KKK
B|||C
 K.D0L.D [.D [.D
GB,,,
|L|CJ
[BJzJ
L|LC
BYzY
[{[BJzJ
L|LCYzY
[{[B
BzYz
{[{B
[BL|LCYzY
[{[BJzJ
L|LCYzY
[{[B|L|C
BzYz
{[{B
Bzzz
|||C
|<|C;z
B|||C
B|||C
 K.D0L.D [.D [.D
JJJJKKKKLLLLJJJJKKKKLLLLJJJJKKKKLLLLJJJJKKKKLLLLJJJJKKKKLLLL;;;;<<<<====
zzJz{{K{||L|YYYYZZZZ[[[[,,,,----
YYYYZZZZ[[[[YYYYZZZZ[[[[JJJ
JJJJ.
zzzz
,,,,;;
B,$V
YYY"?
JJJJYJJYYJJYJJJJYJJYYJJYJ;;J;;;;J;;J;;;;J;;JJ;;J,,,,,,,
__builtin_adjust_trampoline
__builtin_debugtrap
__builtin_unwind_init
__builtin_flt_rounds
__builtin_init_trampoline
__builtin_object_size
__builtin_stack_restore
__builtin_stack_save
__builtin_thread_pointer
__builtin_trap
__builtin_ia32_pavgusb
__builtin_ia32_pf2id
__builtin_ia32_pfacc
__builtin_ia32_pfadd
__builtin_ia32_pfcmpeq
__builtin_ia32_pfcmpge
__builtin_ia32_pfcmpgt
__builtin_ia32_pfmax
__builtin_ia32_pfmin
__builtin_ia32_pfmul
__builtin_ia32_pfrcp
__builtin_ia32_pfrcpit1
__builtin_ia32_pfrcpit2
__builtin_ia32_pfrsqit1
__builtin_ia32_pfrsqrt
__builtin_ia32_pfsub
__builtin_ia32_pfsubr
__builtin_ia32_pi2fd
__builtin_ia32_pmulhrw
__builtin_ia32_pf2iw
__builtin_ia32_pfnacc
__builtin_ia32_pfpnacc
__builtin_ia32_pi2fw
__builtin_ia32_addcarry_u32
__builtin_ia32_addcarry_u64
__builtin_ia32_addcarryx_u32
__builtin_ia32_addcarryx_u64
__builtin_ia32_aesdec128
__builtin_ia32_aesdec256
__builtin_ia32_aesdec512
__builtin_ia32_aesdeclast128
__builtin_ia32_aesdeclast256
__builtin_ia32_aesdeclast512
__builtin_ia32_aesenc128
__builtin_ia32_aesenc256
__builtin_ia32_aesenc512
__builtin_ia32_aesenclast128
__builtin_ia32_aesenclast256
__builtin_ia32_aesenclast512
__builtin_ia32_aesimc128
__builtin_ia32_aeskeygenassist128
__builtin_ia32_addsubpd256
__builtin_ia32_addsubps256
__builtin_ia32_blendvpd256
__builtin_ia32_blendvps256
__builtin_ia32_cvtpd2ps256
__builtin_ia32_cvtpd2dq256
__builtin_ia32_cvtps2dq256
__builtin_ia32_cvttpd2dq256
__builtin_ia32_cvttps2dq256
__builtin_ia32_dpps256
__builtin_ia32_haddpd256
__builtin_ia32_haddps256
__builtin_ia32_hsubpd256
__builtin_ia32_hsubps256
__builtin_ia32_lddqu256
__builtin_ia32_maskloadpd
__builtin_ia32_maskloadpd256
__builtin_ia32_maskloadps
__builtin_ia32_maskloadps256
__builtin_ia32_maskstorepd
__builtin_ia32_maskstorepd256
__builtin_ia32_maskstoreps
__builtin_ia32_maskstoreps256
__builtin_ia32_maxpd256
__builtin_ia32_maxps256
__builtin_ia32_minpd256
__builtin_ia32_minps256
__builtin_ia32_movmskpd256
__builtin_ia32_movmskps256
__builtin_ia32_ptestc256
__builtin_ia32_ptestnzc256
__builtin_ia32_ptestz256
__builtin_ia32_rcpps256
__builtin_ia32_roundpd256
__builtin_ia32_roundps256
__builtin_ia32_rsqrtps256
__builtin_ia32_vpermilvarpd
__builtin_ia32_vpermilvarpd256
__builtin_ia32_vpermilvarps
__builtin_ia32_vpermilvarps256
__builtin_ia32_vtestcpd
__builtin_ia32_vtestcpd256
__builtin_ia32_vtestcps
__builtin_ia32_vtestcps256
__builtin_ia32_vtestnzcpd
__builtin_ia32_vtestnzcpd256
__builtin_ia32_vtestnzcps
__builtin_ia32_vtestnzcps256
__builtin_ia32_vtestzpd
__builtin_ia32_vtestzpd256
__builtin_ia32_vtestzps
__builtin_ia32_vtestzps256
__builtin_ia32_vzeroall
__builtin_ia32_vzeroupper
__builtin_ia32_gatherd_d
__builtin_ia32_gatherd_d256
__builtin_ia32_gatherd_pd
__builtin_ia32_gatherd_pd256
__builtin_ia32_gatherd_ps
__builtin_ia32_gatherd_ps256
__builtin_ia32_gatherd_q
__builtin_ia32_gatherd_q256
__builtin_ia32_gatherq_d
__builtin_ia32_gatherq_d256
__builtin_ia32_gatherq_pd
__builtin_ia32_gatherq_pd256
__builtin_ia32_gatherq_ps
__builtin_ia32_gatherq_ps256
__builtin_ia32_gatherq_q
__builtin_ia32_gatherq_q256
__builtin_ia32_maskloadd
__builtin_ia32_maskloadd256
__builtin_ia32_maskloadq
__builtin_ia32_maskloadq256
__builtin_ia32_maskstored
__builtin_ia32_maskstored256
__builtin_ia32_maskstoreq
__builtin_ia32_maskstoreq256
__builtin_ia32_mpsadbw256
__builtin_ia32_packssdw256
__builtin_ia32_packsswb256
__builtin_ia32_packusdw256
__builtin_ia32_packuswb256
__builtin_ia32_paddsb256
__builtin_ia32_paddsw256
__builtin_ia32_paddusb256
__builtin_ia32_paddusw256
__builtin_ia32_pblendvb256
__builtin_ia32_permvarsi256
__builtin_ia32_permvarsf256
__builtin_ia32_phaddd256
__builtin_ia32_phaddsw256
__builtin_ia32_phaddw256
__builtin_ia32_phsubd256
__builtin_ia32_phsubsw256
__builtin_ia32_phsubw256
__builtin_ia32_pmaddubsw256
__builtin_ia32_pmaddwd256
__builtin_ia32_pmovmskb256
__builtin_ia32_pmulhrsw256
__builtin_ia32_pmulhw256
__builtin_ia32_pmulhuw256
__builtin_ia32_psadbw256
__builtin_ia32_pshufb256
__builtin_ia32_psignb256
__builtin_ia32_psignd256
__builtin_ia32_psignw256
__builtin_ia32_pslld256
__builtin_ia32_psllq256
__builtin_ia32_psllw256
__builtin_ia32_pslldi256
__builtin_ia32_psllqi256
__builtin_ia32_psllwi256
__builtin_ia32_psllv4si
__builtin_ia32_psllv8si
__builtin_ia32_psllv2di
__builtin_ia32_psllv4di
__builtin_ia32_psrad256
__builtin_ia32_psraw256
__builtin_ia32_psradi256
__builtin_ia32_psrawi256
__builtin_ia32_psrav4si
__builtin_ia32_psrav8si
__builtin_ia32_psrld256
__builtin_ia32_psrlq256
__builtin_ia32_psrlw256
__builtin_ia32_psrldi256
__builtin_ia32_psrlqi256
__builtin_ia32_psrlwi256
__builtin_ia32_psrlv4si
__builtin_ia32_psrlv8si
__builtin_ia32_psrlv2di
__builtin_ia32_psrlv4di
__builtin_ia32_psubsb256
__builtin_ia32_psubsw256
__builtin_ia32_psubusb256
__builtin_ia32_psubusw256
__builtin_ia32_addpd512
__builtin_ia32_addps512
__builtin_ia32_broadcastmb128
__builtin_ia32_broadcastmb256
__builtin_ia32_broadcastmb512
__builtin_ia32_broadcastmw128
__builtin_ia32_broadcastmw256
__builtin_ia32_broadcastmw512
__builtin_ia32_cvtsi2sd64
__builtin_ia32_cvtsi2ss32
__builtin_ia32_cvtsi2ss64
__builtin_ia32_vcvttsd2si32
__builtin_ia32_vcvttsd2si64
__builtin_ia32_vcvttsd2usi32
__builtin_ia32_vcvttsd2usi64
__builtin_ia32_vcvttss2si32
__builtin_ia32_vcvttss2si64
__builtin_ia32_vcvttss2usi32
__builtin_ia32_vcvttss2usi64
__builtin_ia32_cvtusi2ss32
__builtin_ia32_cvtusi2sd64
__builtin_ia32_cvtusi2ss64
__builtin_ia32_dbpsadbw128
__builtin_ia32_dbpsadbw256
__builtin_ia32_dbpsadbw512
__builtin_ia32_divpd512
__builtin_ia32_divps512
__builtin_ia32_exp2pd_mask
__builtin_ia32_exp2ps_mask
__builtin_ia32_gathersiv8df
__builtin_ia32_gathersiv16si
__builtin_ia32_gathersiv8di
__builtin_ia32_gathersiv16sf
__builtin_ia32_gatherdiv8df
__builtin_ia32_gatherdiv16si
__builtin_ia32_gatherdiv8di
__builtin_ia32_gatherdiv16sf
__builtin_ia32_gather3div2df
__builtin_ia32_gather3div2di
__builtin_ia32_gather3div4df
__builtin_ia32_gather3div4di
__builtin_ia32_gather3div4sf
__builtin_ia32_gather3div4si
__builtin_ia32_gather3div8sf
__builtin_ia32_gather3div8si
__builtin_ia32_gather3siv2df
__builtin_ia32_gather3siv2di
__builtin_ia32_gather3siv4df
__builtin_ia32_gather3siv4di
__builtin_ia32_gather3siv4sf
__builtin_ia32_gather3siv4si
__builtin_ia32_gather3siv8sf
__builtin_ia32_gather3siv8si
__builtin_ia32_gatherpfdpd
__builtin_ia32_gatherpfdps
__builtin_ia32_gatherpfqpd
__builtin_ia32_gatherpfqps
__builtin_ia32_addsd_round_mask
__builtin_ia32_addss_round_mask
__builtin_ia32_cmpsd_mask
__builtin_ia32_cmpss_mask
__builtin_ia32_compressqi128_mask
__builtin_ia32_compressqi256_mask
__builtin_ia32_compressqi512_mask
__builtin_ia32_compresssi128_mask
__builtin_ia32_compresssi256_mask
__builtin_ia32_compresssi512_mask
__builtin_ia32_compressdf128_mask
__builtin_ia32_compressdf256_mask
__builtin_ia32_compressdf512_mask
__builtin_ia32_compresssf128_mask
__builtin_ia32_compresssf256_mask
__builtin_ia32_compresssf512_mask
__builtin_ia32_compressdi128_mask
__builtin_ia32_compressdi256_mask
__builtin_ia32_compressdi512_mask
__builtin_ia32_compresshi128_mask
__builtin_ia32_compresshi256_mask
__builtin_ia32_compresshi512_mask
__builtin_ia32_vpconflictsi_128_mask
__builtin_ia32_vpconflictsi_256_mask
__builtin_ia32_vpconflictsi_512_mask
__builtin_ia32_vpconflictdi_128_mask
__builtin_ia32_vpconflictdi_256_mask
__builtin_ia32_vpconflictdi_512_mask
__builtin_ia32_cvtdq2ps512_mask
__builtin_ia32_cvtpd2dq128_mask
__builtin_ia32_cvtpd2dq512_mask
__builtin_ia32_cvtpd2ps_mask
__builtin_ia32_cvtpd2ps512_mask
__builtin_ia32_cvtpd2qq128_mask
__builtin_ia32_cvtpd2qq256_mask
__builtin_ia32_cvtpd2qq512_mask
__builtin_ia32_cvtpd2udq128_mask
__builtin_ia32_cvtpd2udq256_mask
__builtin_ia32_cvtpd2udq512_mask
__builtin_ia32_cvtpd2uqq128_mask
__builtin_ia32_cvtpd2uqq256_mask
__builtin_ia32_cvtpd2uqq512_mask
__builtin_ia32_cvtps2dq128_mask
__builtin_ia32_cvtps2dq256_mask
__builtin_ia32_cvtps2dq512_mask
__builtin_ia32_cvtps2pd512_mask
__builtin_ia32_cvtps2qq128_mask
__builtin_ia32_cvtps2qq256_mask
__builtin_ia32_cvtps2qq512_mask
__builtin_ia32_cvtps2udq128_mask
__builtin_ia32_cvtps2udq256_mask
__builtin_ia32_cvtps2udq512_mask
__builtin_ia32_cvtps2uqq128_mask
__builtin_ia32_cvtps2uqq256_mask
__builtin_ia32_cvtps2uqq512_mask
__builtin_ia32_cvtqq2pd512_mask
__builtin_ia32_cvtqq2ps128_mask
__builtin_ia32_cvtqq2ps256_mask
__builtin_ia32_cvtqq2ps512_mask
__builtin_ia32_cvtsd2ss_round_mask
__builtin_ia32_cvtss2sd_round_mask
__builtin_ia32_cvttpd2dq128_mask
__builtin_ia32_cvttpd2dq512_mask
__builtin_ia32_cvttpd2qq128_mask
__builtin_ia32_cvttpd2qq256_mask
__builtin_ia32_cvttpd2qq512_mask
__builtin_ia32_cvttpd2udq128_mask
__builtin_ia32_cvttpd2udq256_mask
__builtin_ia32_cvttpd2udq512_mask
__builtin_ia32_cvttpd2uqq128_mask
__builtin_ia32_cvttpd2uqq256_mask
__builtin_ia32_cvttpd2uqq512_mask
__builtin_ia32_cvttps2dq512_mask
__builtin_ia32_cvttps2qq128_mask
__builtin_ia32_cvttps2qq256_mask
__builtin_ia32_cvttps2qq512_mask
__builtin_ia32_cvttps2udq128_mask
__builtin_ia32_cvttps2udq256_mask
__builtin_ia32_cvttps2udq512_mask
__builtin_ia32_cvttps2uqq128_mask
__builtin_ia32_cvttps2uqq256_mask
__builtin_ia32_cvttps2uqq512_mask
__builtin_ia32_cvtudq2ps512_mask
__builtin_ia32_cvtuqq2pd512_mask
__builtin_ia32_cvtuqq2ps128_mask
__builtin_ia32_cvtuqq2ps256_mask
__builtin_ia32_cvtuqq2ps512_mask
__builtin_ia32_divsd_round_mask
__builtin_ia32_divss_round_mask
__builtin_ia32_expandqi128_mask
__builtin_ia32_expandqi256_mask
__builtin_ia32_expandqi512_mask
__builtin_ia32_expandsi128_mask
__builtin_ia32_expandsi256_mask
__builtin_ia32_expandsi512_mask
__builtin_ia32_expanddf128_mask
__builtin_ia32_expanddf256_mask
__builtin_ia32_expanddf512_mask
__builtin_ia32_expandsf128_mask
__builtin_ia32_expandsf256_mask
__builtin_ia32_expandsf512_mask
__builtin_ia32_expanddi128_mask
__builtin_ia32_expanddi256_mask
__builtin_ia32_expanddi512_mask
__builtin_ia32_expandhi128_mask
__builtin_ia32_expandhi256_mask
__builtin_ia32_expandhi512_mask
__builtin_ia32_fixupimmpd128_mask
__builtin_ia32_fixupimmpd256_mask
__builtin_ia32_fixupimmpd512_mask
__builtin_ia32_fixupimmps128_mask
__builtin_ia32_fixupimmps256_mask
__builtin_ia32_fixupimmps512_mask
__builtin_ia32_fixupimmsd_mask
__builtin_ia32_fixupimmss_mask
__builtin_ia32_fpclasssd_mask
__builtin_ia32_fpclassss_mask
__builtin_ia32_getexppd128_mask
__builtin_ia32_getexppd256_mask
__builtin_ia32_getexppd512_mask
__builtin_ia32_getexpps128_mask
__builtin_ia32_getexpps256_mask
__builtin_ia32_getexpps512_mask
__builtin_ia32_getexpsd128_round_mask
__builtin_ia32_getexpss128_round_mask
__builtin_ia32_getmantpd128_mask
__builtin_ia32_getmantpd256_mask
__builtin_ia32_getmantpd512_mask
__builtin_ia32_getmantps128_mask
__builtin_ia32_getmantps256_mask
__builtin_ia32_getmantps512_mask
__builtin_ia32_getmantsd_round_mask
__builtin_ia32_getmantss_round_mask
__builtin_ia32_maxsd_round_mask
__builtin_ia32_maxss_round_mask
__builtin_ia32_minsd_round_mask
__builtin_ia32_minss_round_mask
__builtin_ia32_mulsd_round_mask
__builtin_ia32_mulss_round_mask
__builtin_ia32_paddsb512_mask
__builtin_ia32_paddsw512_mask
__builtin_ia32_paddusb512_mask
__builtin_ia32_paddusw512_mask
__builtin_ia32_pmovdb128_mask
__builtin_ia32_pmovdb256_mask
__builtin_ia32_pmovdb128mem_mask
__builtin_ia32_pmovdb256mem_mask
__builtin_ia32_pmovdb512mem_mask
__builtin_ia32_pmovdw128_mask
__builtin_ia32_pmovdw256_mask
__builtin_ia32_pmovdw128mem_mask
__builtin_ia32_pmovdw256mem_mask
__builtin_ia32_pmovdw512mem_mask
__builtin_ia32_pmovqb128_mask
__builtin_ia32_pmovqb256_mask
__builtin_ia32_pmovqb512_mask
__builtin_ia32_pmovqb128mem_mask
__builtin_ia32_pmovqb256mem_mask
__builtin_ia32_pmovqb512mem_mask
__builtin_ia32_pmovqd128_mask
__builtin_ia32_pmovqd128mem_mask
__builtin_ia32_pmovqd256mem_mask
__builtin_ia32_pmovqd512mem_mask
__builtin_ia32_pmovqw128_mask
__builtin_ia32_pmovqw256_mask
__builtin_ia32_pmovqw128mem_mask
__builtin_ia32_pmovqw256mem_mask
__builtin_ia32_pmovqw512mem_mask
__builtin_ia32_pmovwb128_mask
__builtin_ia32_pmovwb128mem_mask
__builtin_ia32_pmovwb256mem_mask
__builtin_ia32_pmovwb512mem_mask
__builtin_ia32_pmovsdb128_mask
__builtin_ia32_pmovsdb256_mask
__builtin_ia32_pmovsdb512_mask
__builtin_ia32_pmovsdb128mem_mask
__builtin_ia32_pmovsdb256mem_mask
__builtin_ia32_pmovsdb512mem_mask
__builtin_ia32_pmovsdw128_mask
__builtin_ia32_pmovsdw256_mask
__builtin_ia32_pmovsdw512_mask
__builtin_ia32_pmovsdw128mem_mask
__builtin_ia32_pmovsdw256mem_mask
__builtin_ia32_pmovsdw512mem_mask
__builtin_ia32_pmovsqb128_mask
__builtin_ia32_pmovsqb256_mask
__builtin_ia32_pmovsqb512_mask
__builtin_ia32_pmovsqb128mem_mask
__builtin_ia32_pmovsqb256mem_mask
__builtin_ia32_pmovsqb512mem_mask
__builtin_ia32_pmovsqd128_mask
__builtin_ia32_pmovsqd256_mask
__builtin_ia32_pmovsqd512_mask
__builtin_ia32_pmovsqd128mem_mask
__builtin_ia32_pmovsqd256mem_mask
__builtin_ia32_pmovsqd512mem_mask
__builtin_ia32_pmovsqw128_mask
__builtin_ia32_pmovsqw256_mask
__builtin_ia32_pmovsqw512_mask
__builtin_ia32_pmovsqw128mem_mask
__builtin_ia32_pmovsqw256mem_mask
__builtin_ia32_pmovsqw512mem_mask
__builtin_ia32_pmovswb128_mask
__builtin_ia32_pmovswb256_mask
__builtin_ia32_pmovswb512_mask
__builtin_ia32_pmovswb128mem_mask
__builtin_ia32_pmovswb256mem_mask
__builtin_ia32_pmovswb512mem_mask
__builtin_ia32_pmovusdb128_mask
__builtin_ia32_pmovusdb256_mask
__builtin_ia32_pmovusdb512_mask
__builtin_ia32_pmovusdb128mem_mask
__builtin_ia32_pmovusdb256mem_mask
__builtin_ia32_pmovusdb512mem_mask
__builtin_ia32_pmovusdw128_mask
__builtin_ia32_pmovusdw256_mask
__builtin_ia32_pmovusdw512_mask
__builtin_ia32_pmovusdw128mem_mask
__builtin_ia32_pmovusdw256mem_mask
__builtin_ia32_pmovusdw512mem_mask
__builtin_ia32_pmovusqb128_mask
__builtin_ia32_pmovusqb256_mask
__builtin_ia32_pmovusqb512_mask
__builtin_ia32_pmovusqb128mem_mask
__builtin_ia32_pmovusqb256mem_mask
__builtin_ia32_pmovusqb512mem_mask
__builtin_ia32_pmovusqd128_mask
__builtin_ia32_pmovusqd256_mask
__builtin_ia32_pmovusqd512_mask
__builtin_ia32_pmovusqd128mem_mask
__builtin_ia32_pmovusqd256mem_mask
__builtin_ia32_pmovusqd512mem_mask
__builtin_ia32_pmovusqw128_mask
__builtin_ia32_pmovusqw256_mask
__builtin_ia32_pmovusqw512_mask
__builtin_ia32_pmovusqw128mem_mask
__builtin_ia32_pmovusqw256mem_mask
__builtin_ia32_pmovusqw512mem_mask
__builtin_ia32_pmovuswb128_mask
__builtin_ia32_pmovuswb256_mask
__builtin_ia32_pmovuswb512_mask
__builtin_ia32_pmovuswb128mem_mask
__builtin_ia32_pmovuswb256mem_mask
__builtin_ia32_pmovuswb512mem_mask
__builtin_ia32_vpmultishiftqb128_mask
__builtin_ia32_vpmultishiftqb256_mask
__builtin_ia32_vpmultishiftqb512_mask
__builtin_ia32_psubsb512_mask
__builtin_ia32_psubsw512_mask
__builtin_ia32_psubusb512_mask
__builtin_ia32_psubusw512_mask
__builtin_ia32_rangepd128_mask
__builtin_ia32_rangepd256_mask
__builtin_ia32_rangepd512_mask
__builtin_ia32_rangeps128_mask
__builtin_ia32_rangeps256_mask
__builtin_ia32_rangeps512_mask
__builtin_ia32_rangesd128_round_mask
__builtin_ia32_rangess128_round_mask
__builtin_ia32_reducepd128_mask
__builtin_ia32_reducepd256_mask
__builtin_ia32_reducepd512_mask
__builtin_ia32_reduceps128_mask
__builtin_ia32_reduceps256_mask
__builtin_ia32_reduceps512_mask
__builtin_ia32_reducesd_mask
__builtin_ia32_reducess_mask
__builtin_ia32_rndscalepd_128_mask
__builtin_ia32_rndscalepd_256_mask
__builtin_ia32_rndscalepd_mask
__builtin_ia32_rndscaleps_128_mask
__builtin_ia32_rndscaleps_256_mask
__builtin_ia32_rndscaleps_mask
__builtin_ia32_rndscalesd_round_mask
__builtin_ia32_rndscaless_round_mask
__builtin_ia32_scalefpd128_mask
__builtin_ia32_scalefpd256_mask
__builtin_ia32_scalefpd512_mask
__builtin_ia32_scalefps128_mask
__builtin_ia32_scalefps256_mask
__builtin_ia32_scalefps512_mask
__builtin_ia32_scalefsd_round_mask
__builtin_ia32_scalefss_round_mask
__builtin_ia32_subsd_round_mask
__builtin_ia32_subss_round_mask
__builtin_ia32_vcvtph2ps_mask
__builtin_ia32_vcvtph2ps256_mask
__builtin_ia32_vcvtph2ps512_mask
__builtin_ia32_vcvtps2ph_mask
__builtin_ia32_vcvtps2ph256_mask
__builtin_ia32_vcvtps2ph512_mask
__builtin_ia32_vpshldvd128_mask
__builtin_ia32_vpshldvd256_mask
__builtin_ia32_vpshldvd512_mask
__builtin_ia32_vpshldvq128_mask
__builtin_ia32_vpshldvq256_mask
__builtin_ia32_vpshldvq512_mask
__builtin_ia32_vpshldvw128_mask
__builtin_ia32_vpshldvw256_mask
__builtin_ia32_vpshldvw512_mask
__builtin_ia32_vpshrdvd128_mask
__builtin_ia32_vpshrdvd256_mask
__builtin_ia32_vpshrdvd512_mask
__builtin_ia32_vpshrdvq128_mask
__builtin_ia32_vpshrdvq256_mask
__builtin_ia32_vpshrdvq512_mask
__builtin_ia32_vpshrdvw128_mask
__builtin_ia32_vpshrdvw256_mask
__builtin_ia32_vpshrdvw512_mask
__builtin_ia32_vpshufbitqmb128_mask
__builtin_ia32_vpshufbitqmb256_mask
__builtin_ia32_vpshufbitqmb512_mask
__builtin_ia32_fixupimmpd128_maskz
__builtin_ia32_fixupimmpd256_maskz
__builtin_ia32_fixupimmpd512_maskz
__builtin_ia32_fixupimmps128_maskz
__builtin_ia32_fixupimmps256_maskz
__builtin_ia32_fixupimmps512_maskz
__builtin_ia32_fixupimmsd_maskz
__builtin_ia32_fixupimmss_maskz
__builtin_ia32_vpshldvd128_maskz
__builtin_ia32_vpshldvd256_maskz
__builtin_ia32_vpshldvd512_maskz
__builtin_ia32_vpshldvq128_maskz
__builtin_ia32_vpshldvq256_maskz
__builtin_ia32_vpshldvq512_maskz
__builtin_ia32_vpshldvw128_maskz
__builtin_ia32_vpshldvw256_maskz
__builtin_ia32_vpshldvw512_maskz
__builtin_ia32_vpshrdvd128_maskz
__builtin_ia32_vpshrdvd256_maskz
__builtin_ia32_vpshrdvd512_maskz
__builtin_ia32_vpshrdvq128_maskz
__builtin_ia32_vpshrdvq256_maskz
__builtin_ia32_vpshrdvq512_maskz
__builtin_ia32_vpshrdvw128_maskz
__builtin_ia32_vpshrdvw256_maskz
__builtin_ia32_vpshrdvw512_maskz
__builtin_ia32_maxpd512
__builtin_ia32_maxps512
__builtin_ia32_minpd512
__builtin_ia32_minps512
__builtin_ia32_mulpd512
__builtin_ia32_mulps512
__builtin_ia32_packssdw512
__builtin_ia32_packsswb512
__builtin_ia32_packusdw512
__builtin_ia32_packuswb512
__builtin_ia32_permvardf256
__builtin_ia32_permvardf512
__builtin_ia32_permvardi256
__builtin_ia32_permvardi512
__builtin_ia32_permvarhi128
__builtin_ia32_permvarhi256
__builtin_ia32_permvarhi512
__builtin_ia32_permvarqi128
__builtin_ia32_permvarqi256
__builtin_ia32_permvarqi512
__builtin_ia32_permvarsf512
__builtin_ia32_permvarsi512
__builtin_ia32_pmaddubsw512
__builtin_ia32_pmaddwd512
__builtin_ia32_pmulhrsw512
__builtin_ia32_pmulhw512
__builtin_ia32_pmulhuw512
__builtin_ia32_prold128
__builtin_ia32_prold256
__builtin_ia32_prold512
__builtin_ia32_prolq128
__builtin_ia32_prolq256
__builtin_ia32_prolq512
__builtin_ia32_prolvd128
__builtin_ia32_prolvd256
__builtin_ia32_prolvd512
__builtin_ia32_prolvq128
__builtin_ia32_prolvq256
__builtin_ia32_prolvq512
__builtin_ia32_prord128
__builtin_ia32_prord256
__builtin_ia32_prord512
__builtin_ia32_prorq128
__builtin_ia32_prorq256
__builtin_ia32_prorq512
__builtin_ia32_prorvd128
__builtin_ia32_prorvd256
__builtin_ia32_prorvd512
__builtin_ia32_prorvq128
__builtin_ia32_prorvq256
__builtin_ia32_prorvq512
__builtin_ia32_psadbw512
__builtin_ia32_pshufb512
__builtin_ia32_pslld512
__builtin_ia32_psllq512
__builtin_ia32_psllw512
__builtin_ia32_pslldi512
__builtin_ia32_psllqi512
__builtin_ia32_psllwi512
__builtin_ia32_psllv16si
__builtin_ia32_psllv8di
__builtin_ia32_psllv8hi
__builtin_ia32_psllv16hi
__builtin_ia32_psllv32hi
__builtin_ia32_psrad512
__builtin_ia32_psraq128
__builtin_ia32_psraq256
__builtin_ia32_psraq512
__builtin_ia32_psraw512
__builtin_ia32_psradi512
__builtin_ia32_psraqi128
__builtin_ia32_psraqi256
__builtin_ia32_psraqi512
__builtin_ia32_psrawi512
__builtin_ia32_psrav16si
__builtin_ia32_psravq128
__builtin_ia32_psravq256
__builtin_ia32_psrav8di
__builtin_ia32_psrav8hi
__builtin_ia32_psrav16hi
__builtin_ia32_psrav32hi
__builtin_ia32_psrld512
__builtin_ia32_psrlq512
__builtin_ia32_psrlw512
__builtin_ia32_psrldi512
__builtin_ia32_psrlqi512
__builtin_ia32_psrlwi512
__builtin_ia32_psrlv16si
__builtin_ia32_psrlv8di
__builtin_ia32_psrlv8hi
__builtin_ia32_psrlv16hi
__builtin_ia32_psrlv32hi
__builtin_ia32_pternlogd128
__builtin_ia32_pternlogd256
__builtin_ia32_pternlogd512
__builtin_ia32_pternlogq128
__builtin_ia32_pternlogq256
__builtin_ia32_pternlogq512
__builtin_ia32_rcp14pd128_mask
__builtin_ia32_rcp14pd256_mask
__builtin_ia32_rcp14pd512_mask
__builtin_ia32_rcp14ps128_mask
__builtin_ia32_rcp14ps256_mask
__builtin_ia32_rcp14ps512_mask
__builtin_ia32_rcp14sd_mask
__builtin_ia32_rcp14ss_mask
__builtin_ia32_rcp28pd_mask
__builtin_ia32_rcp28ps_mask
__builtin_ia32_rcp28sd_round_mask
__builtin_ia32_rcp28ss_round_mask
__builtin_ia32_rsqrt14pd128_mask
__builtin_ia32_rsqrt14pd256_mask
__builtin_ia32_rsqrt14pd512_mask
__builtin_ia32_rsqrt14ps128_mask
__builtin_ia32_rsqrt14ps256_mask
__builtin_ia32_rsqrt14ps512_mask
__builtin_ia32_rsqrt14sd_mask
__builtin_ia32_rsqrt14ss_mask
__builtin_ia32_rsqrt28pd_mask
__builtin_ia32_rsqrt28ps_mask
__builtin_ia32_rsqrt28sd_round_mask
__builtin_ia32_rsqrt28ss_round_mask
__builtin_ia32_scattersiv8df
__builtin_ia32_scattersiv16si
__builtin_ia32_scattersiv8di
__builtin_ia32_scattersiv16sf
__builtin_ia32_scatterdiv8df
__builtin_ia32_scatterdiv16si
__builtin_ia32_scatterdiv8di
__builtin_ia32_scatterdiv16sf
__builtin_ia32_scatterdiv2df
__builtin_ia32_scatterdiv2di
__builtin_ia32_scatterdiv4df
__builtin_ia32_scatterdiv4di
__builtin_ia32_scatterdiv4sf
__builtin_ia32_scatterdiv4si
__builtin_ia32_scatterdiv8sf
__builtin_ia32_scatterdiv8si
__builtin_ia32_scatterpfdpd
__builtin_ia32_scatterpfdps
__builtin_ia32_scatterpfqpd
__builtin_ia32_scatterpfqps
__builtin_ia32_scattersiv2df
__builtin_ia32_scattersiv2di
__builtin_ia32_scattersiv4df
__builtin_ia32_scattersiv4di
__builtin_ia32_scattersiv4sf
__builtin_ia32_scattersiv4si
__builtin_ia32_scattersiv8sf
__builtin_ia32_scattersiv8si
__builtin_ia32_subpd512
__builtin_ia32_subps512
__builtin_ia32_vcomisd
__builtin_ia32_vcomiss
__builtin_ia32_vcvtsd2si32
__builtin_ia32_vcvtsd2si64
__builtin_ia32_vcvtsd2usi32
__builtin_ia32_vcvtsd2usi64
__builtin_ia32_vcvtss2si32
__builtin_ia32_vcvtss2si64
__builtin_ia32_vcvtss2usi32
__builtin_ia32_vcvtss2usi64
__builtin_ia32_vpdpbusd128
__builtin_ia32_vpdpbusd256
__builtin_ia32_vpdpbusd512
__builtin_ia32_vpdpbusds128
__builtin_ia32_vpdpbusds256
__builtin_ia32_vpdpbusds512
__builtin_ia32_vpdpwssd128
__builtin_ia32_vpdpwssd256
__builtin_ia32_vpdpwssd512
__builtin_ia32_vpdpwssds128
__builtin_ia32_vpdpwssds256
__builtin_ia32_vpdpwssds512
__builtin_ia32_vpermi2vard128
__builtin_ia32_vpermi2vard256
__builtin_ia32_vpermi2vard512
__builtin_ia32_vpermi2varhi128
__builtin_ia32_vpermi2varhi256
__builtin_ia32_vpermi2varhi512
__builtin_ia32_vpermi2varpd128
__builtin_ia32_vpermi2varpd256
__builtin_ia32_vpermi2varpd512
__builtin_ia32_vpermi2varps128
__builtin_ia32_vpermi2varps256
__builtin_ia32_vpermi2varps512
__builtin_ia32_vpermi2varq128
__builtin_ia32_vpermi2varq256
__builtin_ia32_vpermi2varq512
__builtin_ia32_vpermi2varqi128
__builtin_ia32_vpermi2varqi256
__builtin_ia32_vpermi2varqi512
__builtin_ia32_vpermilvarpd512
__builtin_ia32_vpermilvarps512
__builtin_ia32_vpmadd52huq128
__builtin_ia32_vpmadd52huq256
__builtin_ia32_vpmadd52huq512
__builtin_ia32_vpmadd52luq128
__builtin_ia32_vpmadd52luq256
__builtin_ia32_vpmadd52luq512
__builtin_ia32_vpshldd128
__builtin_ia32_vpshldd256
__builtin_ia32_vpshldd512
__builtin_ia32_vpshldq128
__builtin_ia32_vpshldq256
__builtin_ia32_vpshldq512
__builtin_ia32_vpshldw128
__builtin_ia32_vpshldw256
__builtin_ia32_vpshldw512
__builtin_ia32_vpshrdd128
__builtin_ia32_vpshrdd256
__builtin_ia32_vpshrdd512
__builtin_ia32_vpshrdq128
__builtin_ia32_vpshrdq256
__builtin_ia32_vpshrdq512
__builtin_ia32_vpshrdw128
__builtin_ia32_vpshrdw256
__builtin_ia32_vpshrdw512
__builtin_ia32_bextr_u32
__builtin_ia32_bextr_u64
__builtin_ia32_bzhi_si
__builtin_ia32_bzhi_di
__builtin_ia32_pdep_si
__builtin_ia32_pdep_di
__builtin_ia32_pext_si
__builtin_ia32_pext_di
__builtin_ia32_cldemote
__builtin_ia32_clflushopt
__builtin_ia32_clrssbsy
__builtin_ia32_clwb
__builtin_ia32_clzero
__builtin_ia32_directstore_u32
__builtin_ia32_directstore_u64
__builtin_ia32_readeflags_u32
__builtin_ia32_readeflags_u64
__builtin_ia32_writeeflags_u32
__builtin_ia32_writeeflags_u64
__builtin_ia32_fxrstor
__builtin_ia32_fxrstor64
__builtin_ia32_fxsave
__builtin_ia32_fxsave64
__builtin_ia32_incsspd
__builtin_ia32_incsspq
__builtin_ia32_invpcid
__builtin_ia32_llwpcb
__builtin_ia32_lwpins32
__builtin_ia32_lwpins64
__builtin_ia32_lwpval32
__builtin_ia32_lwpval64
__builtin_ia32_emms
__builtin_ia32_femms
__builtin_ia32_maskmovq
__builtin_ia32_movntq
__builtin_ia32_packssdw
__builtin_ia32_packsswb
__builtin_ia32_packuswb
__builtin_ia32_paddb
__builtin_ia32_paddd
__builtin_ia32_paddq
__builtin_ia32_paddw
__builtin_ia32_paddsb
__builtin_ia32_paddsw
__builtin_ia32_paddusb
__builtin_ia32_paddusw
__builtin_ia32_palignr
__builtin_ia32_pand
__builtin_ia32_pandn
__builtin_ia32_pavgb
__builtin_ia32_pavgw
__builtin_ia32_pcmpeqb
__builtin_ia32_pcmpeqd
__builtin_ia32_pcmpeqw
__builtin_ia32_pcmpgtb
__builtin_ia32_pcmpgtd
__builtin_ia32_pcmpgtw
__builtin_ia32_vec_ext_v4hi
__builtin_ia32_vec_set_v4hi
__builtin_ia32_pmaddwd
__builtin_ia32_pmaxsw
__builtin_ia32_pmaxub
__builtin_ia32_pminsw
__builtin_ia32_pminub
__builtin_ia32_pmovmskb
__builtin_ia32_pmulhw
__builtin_ia32_pmulhuw
__builtin_ia32_pmullw
__builtin_ia32_pmuludq
__builtin_ia32_por
__builtin_ia32_psadbw
__builtin_ia32_pslld
__builtin_ia32_psllq
__builtin_ia32_psllw
__builtin_ia32_pslldi
__builtin_ia32_psllqi
__builtin_ia32_psllwi
__builtin_ia32_psrad
__builtin_ia32_psraw
__builtin_ia32_psradi
__builtin_ia32_psrawi
__builtin_ia32_psrld
__builtin_ia32_psrlq
__builtin_ia32_psrlw
__builtin_ia32_psrldi
__builtin_ia32_psrlqi
__builtin_ia32_psrlwi
__builtin_ia32_psubb
__builtin_ia32_psubd
__builtin_ia32_psubq
__builtin_ia32_psubw
__builtin_ia32_psubsb
__builtin_ia32_psubsw
__builtin_ia32_psubusb
__builtin_ia32_psubusw
__builtin_ia32_punpckhbw
__builtin_ia32_punpckhdq
__builtin_ia32_punpckhwd
__builtin_ia32_punpcklbw
__builtin_ia32_punpckldq
__builtin_ia32_punpcklwd
__builtin_ia32_pxor
__builtin_ia32_monitorx
__builtin_ia32_movdir64b
__builtin_ia32_mwaitx
__builtin_ia32_pclmulqdq128
__builtin_ia32_pclmulqdq256
__builtin_ia32_pclmulqdq512
__builtin_ia32_ptwrite32
__builtin_ia32_ptwrite64
__builtin_ia32_rdfsbase32
__builtin_ia32_rdfsbase64
__builtin_ia32_rdgsbase32
__builtin_ia32_rdgsbase64
__builtin_ia32_rdpid
__builtin_ia32_rdpkru
__builtin_ia32_rdpmc
__builtin_ia32_rdsspd
__builtin_ia32_rdsspq
__builtin_ia32_rdtsc
__builtin_ia32_rdtscp
__builtin_ia32_rstorssp
__builtin_ia32_saveprevssp
__builtin_ia32_setssbsy
__builtin_ia32_sha1msg1
__builtin_ia32_sha1msg2
__builtin_ia32_sha1nexte
__builtin_ia32_sha1rnds4
__builtin_ia32_sha256msg1
__builtin_ia32_sha256msg2
__builtin_ia32_sha256rnds2
__builtin_ia32_slwpcb
__builtin_ia32_cmpss
__builtin_ia32_comieq
__builtin_ia32_comige
__builtin_ia32_comigt
__builtin_ia32_comile
__builtin_ia32_comilt
__builtin_ia32_comineq
__builtin_ia32_cvtpd2pi
__builtin_ia32_cvtpi2pd
__builtin_ia32_cvtpi2ps
__builtin_ia32_cvtps2pi
__builtin_ia32_cvtss2si
__builtin_ia32_cvtss2si64
__builtin_ia32_cvttpd2pi
__builtin_ia32_cvttps2pi
__builtin_ia32_cvttss2si
__builtin_ia32_cvttss2si64
__builtin_ia32_maxps
__builtin_ia32_maxss
__builtin_ia32_minps
__builtin_ia32_minss
__builtin_ia32_movmskps
__builtin_ia32_pshufw
__builtin_ia32_rcpps
__builtin_ia32_rcpss
__builtin_ia32_rsqrtps
__builtin_ia32_rsqrtss
__builtin_ia32_sfence
__builtin_ia32_ucomieq
__builtin_ia32_ucomige
__builtin_ia32_ucomigt
__builtin_ia32_ucomile
__builtin_ia32_ucomilt
__builtin_ia32_ucomineq
__builtin_ia32_clflush
__builtin_ia32_cmpsd
__builtin_ia32_comisdeq
__builtin_ia32_comisdge
__builtin_ia32_comisdgt
__builtin_ia32_comisdle
__builtin_ia32_comisdlt
__builtin_ia32_comisdneq
__builtin_ia32_cvtpd2dq
__builtin_ia32_cvtpd2ps
__builtin_ia32_cvtps2dq
__builtin_ia32_cvtsd2si
__builtin_ia32_cvtsd2si64
__builtin_ia32_cvtsd2ss
__builtin_ia32_cvttpd2dq
__builtin_ia32_cvttps2dq
__builtin_ia32_cvttsd2si
__builtin_ia32_cvttsd2si64
__builtin_ia32_lfence
__builtin_ia32_maskmovdqu
__builtin_ia32_maxpd
__builtin_ia32_maxsd
__builtin_ia32_mfence
__builtin_ia32_minpd
__builtin_ia32_minsd
__builtin_ia32_movmskpd
__builtin_ia32_packssdw128
__builtin_ia32_packsswb128
__builtin_ia32_packuswb128
__builtin_ia32_paddsb128
__builtin_ia32_paddsw128
__builtin_ia32_paddusb128
__builtin_ia32_paddusw128
__builtin_ia32_pause
__builtin_ia32_pmaddwd128
__builtin_ia32_pmovmskb128
__builtin_ia32_pmulhw128
__builtin_ia32_pmulhuw128
__builtin_ia32_psadbw128
__builtin_ia32_pslld128
__builtin_ia32_psllq128
__builtin_ia32_psllw128
__builtin_ia32_pslldi128
__builtin_ia32_psllqi128
__builtin_ia32_psllwi128
__builtin_ia32_psrad128
__builtin_ia32_psraw128
__builtin_ia32_psradi128
__builtin_ia32_psrawi128
__builtin_ia32_psrld128
__builtin_ia32_psrlq128
__builtin_ia32_psrlw128
__builtin_ia32_psrldi128
__builtin_ia32_psrlqi128
__builtin_ia32_psrlwi128
__builtin_ia32_psubsb128
__builtin_ia32_psubsw128
__builtin_ia32_psubusb128
__builtin_ia32_psubusw128
__builtin_ia32_ucomisdeq
__builtin_ia32_ucomisdge
__builtin_ia32_ucomisdgt
__builtin_ia32_ucomisdle
__builtin_ia32_ucomisdlt
__builtin_ia32_ucomisdneq
__builtin_ia32_addsubpd
__builtin_ia32_addsubps
__builtin_ia32_haddpd
__builtin_ia32_haddps
__builtin_ia32_hsubpd
__builtin_ia32_hsubps
__builtin_ia32_lddqu
__builtin_ia32_monitor
__builtin_ia32_mwait
__builtin_ia32_blendvpd
__builtin_ia32_blendvps
__builtin_ia32_dppd
__builtin_ia32_dpps
__builtin_ia32_insertps128
__builtin_ia32_mpsadbw128
__builtin_ia32_packusdw128
__builtin_ia32_pblendvb128
__builtin_ia32_phminposuw128
__builtin_ia32_ptestc128
__builtin_ia32_ptestnzc128
__builtin_ia32_ptestz128
__builtin_ia32_roundpd
__builtin_ia32_roundps
__builtin_ia32_roundsd
__builtin_ia32_roundss
__builtin_ia32_crc32hi
__builtin_ia32_crc32si
__builtin_ia32_crc32qi
__builtin_ia32_crc32di
__builtin_ia32_pcmpestri128
__builtin_ia32_pcmpestria128
__builtin_ia32_pcmpestric128
__builtin_ia32_pcmpestrio128
__builtin_ia32_pcmpestris128
__builtin_ia32_pcmpestriz128
__builtin_ia32_pcmpestrm128
__builtin_ia32_pcmpistri128
__builtin_ia32_pcmpistria128
__builtin_ia32_pcmpistric128
__builtin_ia32_pcmpistrio128
__builtin_ia32_pcmpistris128
__builtin_ia32_pcmpistriz128
__builtin_ia32_pcmpistrm128
__builtin_ia32_extrq
__builtin_ia32_extrqi
__builtin_ia32_insertq
__builtin_ia32_insertqi
__builtin_ia32_pabsb
__builtin_ia32_pabsd
__builtin_ia32_pabsw
__builtin_ia32_phaddd
__builtin_ia32_phaddd128
__builtin_ia32_phaddsw
__builtin_ia32_phaddsw128
__builtin_ia32_phaddw
__builtin_ia32_phaddw128
__builtin_ia32_phsubd
__builtin_ia32_phsubd128
__builtin_ia32_phsubsw
__builtin_ia32_phsubsw128
__builtin_ia32_phsubw
__builtin_ia32_phsubw128
__builtin_ia32_pmaddubsw
__builtin_ia32_pmaddubsw128
__builtin_ia32_pmulhrsw
__builtin_ia32_pmulhrsw128
__builtin_ia32_pshufb
__builtin_ia32_pshufb128
__builtin_ia32_psignb
__builtin_ia32_psignb128
__builtin_ia32_psignd
__builtin_ia32_psignd128
__builtin_ia32_psignw
__builtin_ia32_psignw128
__builtin_ia32_subborrow_u32
__builtin_ia32_subborrow_u64
__builtin_ia32_bextri_u32
__builtin_ia32_bextri_u64
__builtin_ia32_tpause
__builtin_ia32_umonitor
__builtin_ia32_umwait
__builtin_ia32_vcvtph2ps
__builtin_ia32_vcvtph2ps256
__builtin_ia32_vcvtps2ph
__builtin_ia32_vcvtps2ph256
__builtin_ia32_vgf2p8affineinvqb_v16qi
__builtin_ia32_vgf2p8affineinvqb_v32qi
__builtin_ia32_vgf2p8affineinvqb_v64qi
__builtin_ia32_vgf2p8affineqb_v16qi
__builtin_ia32_vgf2p8affineqb_v32qi
__builtin_ia32_vgf2p8affineqb_v64qi
__builtin_ia32_vgf2p8mulb_v16qi
__builtin_ia32_vgf2p8mulb_v32qi
__builtin_ia32_vgf2p8mulb_v64qi
__builtin_ia32_wbinvd
__builtin_ia32_wbnoinvd
__builtin_ia32_wrfsbase32
__builtin_ia32_wrfsbase64
__builtin_ia32_wrgsbase32
__builtin_ia32_wrgsbase64
__builtin_ia32_wrpkru
__builtin_ia32_wrssd
__builtin_ia32_wrssq
__builtin_ia32_wrussd
__builtin_ia32_wrussq
__builtin_ia32_xabort
__builtin_ia32_xbegin
__builtin_ia32_xend
__builtin_ia32_vfrczpd
__builtin_ia32_vfrczpd256
__builtin_ia32_vfrczps
__builtin_ia32_vfrczps256
__builtin_ia32_vfrczsd
__builtin_ia32_vfrczss
__builtin_ia32_vpcomb
__builtin_ia32_vpcomd
__builtin_ia32_vpcomq
__builtin_ia32_vpcomub
__builtin_ia32_vpcomud
__builtin_ia32_vpcomuq
__builtin_ia32_vpcomuw
__builtin_ia32_vpcomw
__builtin_ia32_vpermil2pd
__builtin_ia32_vpermil2pd256
__builtin_ia32_vpermil2ps
__builtin_ia32_vpermil2ps256
__builtin_ia32_vphaddbd
__builtin_ia32_vphaddbq
__builtin_ia32_vphaddbw
__builtin_ia32_vphadddq
__builtin_ia32_vphaddubd
__builtin_ia32_vphaddubq
__builtin_ia32_vphaddubw
__builtin_ia32_vphaddudq
__builtin_ia32_vphadduwd
__builtin_ia32_vphadduwq
__builtin_ia32_vphaddwd
__builtin_ia32_vphaddwq
__builtin_ia32_vphsubbw
__builtin_ia32_vphsubdq
__builtin_ia32_vphsubwd
__builtin_ia32_vpmacsdd
__builtin_ia32_vpmacsdqh
__builtin_ia32_vpmacsdql
__builtin_ia32_vpmacssdd
__builtin_ia32_vpmacssdqh
__builtin_ia32_vpmacssdql
__builtin_ia32_vpmacsswd
__builtin_ia32_vpmacssww
__builtin_ia32_vpmacswd
__builtin_ia32_vpmacsww
__builtin_ia32_vpmadcsswd
__builtin_ia32_vpmadcswd
__builtin_ia32_vpperm
__builtin_ia32_vprotb
__builtin_ia32_vprotbi
__builtin_ia32_vprotd
__builtin_ia32_vprotdi
__builtin_ia32_vprotq
__builtin_ia32_vprotqi
__builtin_ia32_vprotw
__builtin_ia32_vprotwi
__builtin_ia32_vpshab
__builtin_ia32_vpshad
__builtin_ia32_vpshaq
__builtin_ia32_vpshaw
__builtin_ia32_vpshlb
__builtin_ia32_vpshld
__builtin_ia32_vpshlq
__builtin_ia32_vpshlw
__builtin_ia32_xtest
__builtin_arm_dmb
__builtin_arm_dsb
__builtin_arm_isb
__builtin_amdgcn_buffer_wbinvl1
__builtin_amdgcn_buffer_wbinvl1_sc
__builtin_amdgcn_buffer_wbinvl1_vol
__builtin_amdgcn_cubeid
__builtin_amdgcn_cubema
__builtin_amdgcn_cubesc
__builtin_amdgcn_cubetc
__builtin_amdgcn_cvt_pk_u8_f32
__builtin_amdgcn_dispatch_id
__builtin_amdgcn_dispatch_ptr
__builtin_amdgcn_ds_bpermute
__builtin_amdgcn_ds_faddf
__builtin_amdgcn_ds_fmaxf
__builtin_amdgcn_ds_fminf
__builtin_amdgcn_ds_permute
__builtin_amdgcn_ds_swizzle
__builtin_amdgcn_fdot2
__builtin_amdgcn_fmed3
__builtin_amdgcn_fmul_legacy
__builtin_amdgcn_groupstaticsize
__builtin_amdgcn_implicit_buffer_ptr
__builtin_amdgcn_implicitarg_ptr
__builtin_amdgcn_interp_mov
__builtin_amdgcn_interp_p1
__builtin_amdgcn_interp_p2
__builtin_amdgcn_kernarg_segment_ptr
__builtin_amdgcn_lerp
__builtin_amdgcn_mbcnt_hi
__builtin_amdgcn_mbcnt_lo
__builtin_amdgcn_mqsad_pk_u16_u8
__builtin_amdgcn_mqsad_u32_u8
__builtin_amdgcn_msad_u8
__builtin_amdgcn_qsad_pk_u16_u8
__builtin_amdgcn_queue_ptr
__builtin_amdgcn_rcp_legacy
__builtin_amdgcn_readfirstlane
__builtin_amdgcn_readlane
__builtin_amdgcn_rsq_legacy
__builtin_amdgcn_s_barrier
__builtin_amdgcn_s_dcache_inv
__builtin_amdgcn_s_dcache_inv_vol
__builtin_amdgcn_s_dcache_wb
__builtin_amdgcn_s_dcache_wb_vol
__builtin_amdgcn_s_decperflevel
__builtin_amdgcn_s_getpc
__builtin_amdgcn_s_getreg
__builtin_amdgcn_s_incperflevel
__builtin_amdgcn_s_memrealtime
__builtin_amdgcn_s_memtime
__builtin_amdgcn_s_sendmsg
__builtin_amdgcn_s_sendmsghalt
__builtin_amdgcn_s_sleep
__builtin_amdgcn_s_waitcnt
__builtin_amdgcn_sad_hi_u8
__builtin_amdgcn_sad_u16
__builtin_amdgcn_sad_u8
__builtin_amdgcn_sdot2
__builtin_amdgcn_sdot4
__builtin_amdgcn_sdot8
__builtin_amdgcn_udot2
__builtin_amdgcn_udot4
__builtin_amdgcn_udot8
__builtin_amdgcn_wave_barrier
__builtin_amdgcn_workgroup_id_x
__builtin_amdgcn_workgroup_id_y
__builtin_amdgcn_workgroup_id_z
__builtin_amdgcn_writelane
__builtin_arm_cdp
__builtin_arm_cdp2
__builtin_arm_get_fpscr
__builtin_arm_ldc
__builtin_arm_ldc2
__builtin_arm_ldc2l
__builtin_arm_ldcl
__builtin_arm_mcr
__builtin_arm_mcr2
__builtin_arm_mrc
__builtin_arm_mrc2
__builtin_arm_qadd
__builtin_arm_qadd16
__builtin_arm_qadd8
__builtin_arm_qasx
__builtin_arm_qsax
__builtin_arm_qsub
__builtin_arm_qsub16
__builtin_arm_qsub8
__builtin_arm_sadd16
__builtin_arm_sadd8
__builtin_arm_sasx
__builtin_arm_sel
__builtin_arm_set_fpscr
__builtin_arm_shadd16
__builtin_arm_shadd8
__builtin_arm_shasx
__builtin_arm_shsax
__builtin_arm_shsub16
__builtin_arm_shsub8
__builtin_arm_smlabb
__builtin_arm_smlabt
__builtin_arm_smlad
__builtin_arm_smladx
__builtin_arm_smlald
__builtin_arm_smlaldx
__builtin_arm_smlatb
__builtin_arm_smlatt
__builtin_arm_smlawb
__builtin_arm_smlawt
__builtin_arm_smlsd
__builtin_arm_smlsdx
__builtin_arm_smlsld
__builtin_arm_smlsldx
__builtin_arm_smuad
__builtin_arm_smuadx
__builtin_arm_smulbb
__builtin_arm_smulbt
__builtin_arm_smultb
__builtin_arm_smultt
__builtin_arm_smulwb
__builtin_arm_smulwt
__builtin_arm_smusd
__builtin_arm_smusdx
__builtin_arm_ssat
__builtin_arm_ssat16
__builtin_arm_ssax
__builtin_arm_ssub16
__builtin_arm_ssub8
__builtin_arm_stc
__builtin_arm_stc2
__builtin_arm_stc2l
__builtin_arm_stcl
__builtin_arm_sxtab16
__builtin_arm_sxtb16
__builtin_arm_uadd16
__builtin_arm_uadd8
__builtin_arm_uasx
__builtin_arm_uhadd16
__builtin_arm_uhadd8
__builtin_arm_uhasx
__builtin_arm_uhsax
__builtin_arm_uhsub16
__builtin_arm_uhsub8
__builtin_arm_uqadd16
__builtin_arm_uqadd8
__builtin_arm_uqasx
__builtin_arm_uqsax
__builtin_arm_uqsub16
__builtin_arm_uqsub8
__builtin_arm_usad8
__builtin_arm_usada8
__builtin_arm_usat
__builtin_arm_usat16
__builtin_arm_usax
__builtin_arm_usub16
__builtin_arm_usub8
__builtin_arm_uxtab16
__builtin_arm_uxtb16
__builtin_bpf_load_byte
__builtin_bpf_load_half
__builtin_bpf_load_word
__builtin_bpf_pseudo
__builtin_HEXAGON_A2_abs
__builtin_HEXAGON_A2_absp
__builtin_HEXAGON_A2_abssat
__builtin_HEXAGON_A2_add
__builtin_HEXAGON_A2_addh_h16_hh
__builtin_HEXAGON_A2_addh_h16_hl
__builtin_HEXAGON_A2_addh_h16_lh
__builtin_HEXAGON_A2_addh_h16_ll
__builtin_HEXAGON_A2_addh_h16_sat_hh
__builtin_HEXAGON_A2_addh_h16_sat_hl
__builtin_HEXAGON_A2_addh_h16_sat_lh
__builtin_HEXAGON_A2_addh_h16_sat_ll
__builtin_HEXAGON_A2_addh_l16_hl
__builtin_HEXAGON_A2_addh_l16_ll
__builtin_HEXAGON_A2_addh_l16_sat_hl
__builtin_HEXAGON_A2_addh_l16_sat_ll
__builtin_HEXAGON_A2_addi
__builtin_HEXAGON_A2_addp
__builtin_HEXAGON_A2_addpsat
__builtin_HEXAGON_A2_addsat
__builtin_HEXAGON_A2_addsp
__builtin_HEXAGON_A2_and
__builtin_HEXAGON_A2_andir
__builtin_HEXAGON_A2_andp
__builtin_HEXAGON_A2_aslh
__builtin_HEXAGON_A2_asrh
__builtin_HEXAGON_A2_combine_hh
__builtin_HEXAGON_A2_combine_hl
__builtin_HEXAGON_A2_combine_lh
__builtin_HEXAGON_A2_combine_ll
__builtin_HEXAGON_A2_combineii
__builtin_HEXAGON_A2_combinew
__builtin_HEXAGON_A2_max
__builtin_HEXAGON_A2_maxp
__builtin_HEXAGON_A2_maxu
__builtin_HEXAGON_A2_maxup
__builtin_HEXAGON_A2_min
__builtin_HEXAGON_A2_minp
__builtin_HEXAGON_A2_minu
__builtin_HEXAGON_A2_minup
__builtin_HEXAGON_A2_neg
__builtin_HEXAGON_A2_negp
__builtin_HEXAGON_A2_negsat
__builtin_HEXAGON_A2_not
__builtin_HEXAGON_A2_notp
__builtin_HEXAGON_A2_or
__builtin_HEXAGON_A2_orir
__builtin_HEXAGON_A2_orp
__builtin_HEXAGON_A2_roundsat
__builtin_HEXAGON_A2_sat
__builtin_HEXAGON_A2_satb
__builtin_HEXAGON_A2_sath
__builtin_HEXAGON_A2_satub
__builtin_HEXAGON_A2_satuh
__builtin_HEXAGON_A2_sub
__builtin_HEXAGON_A2_subh_h16_hh
__builtin_HEXAGON_A2_subh_h16_hl
__builtin_HEXAGON_A2_subh_h16_lh
__builtin_HEXAGON_A2_subh_h16_ll
__builtin_HEXAGON_A2_subh_h16_sat_hh
__builtin_HEXAGON_A2_subh_h16_sat_hl
__builtin_HEXAGON_A2_subh_h16_sat_lh
__builtin_HEXAGON_A2_subh_h16_sat_ll
__builtin_HEXAGON_A2_subh_l16_hl
__builtin_HEXAGON_A2_subh_l16_ll
__builtin_HEXAGON_A2_subh_l16_sat_hl
__builtin_HEXAGON_A2_subh_l16_sat_ll
__builtin_HEXAGON_A2_subp
__builtin_HEXAGON_A2_subri
__builtin_HEXAGON_A2_subsat
__builtin_HEXAGON_A2_svaddh
__builtin_HEXAGON_A2_svaddhs
__builtin_HEXAGON_A2_svadduhs
__builtin_HEXAGON_A2_svavgh
__builtin_HEXAGON_A2_svavghs
__builtin_HEXAGON_A2_svnavgh
__builtin_HEXAGON_A2_svsubh
__builtin_HEXAGON_A2_svsubhs
__builtin_HEXAGON_A2_svsubuhs
__builtin_HEXAGON_A2_swiz
__builtin_HEXAGON_A2_sxtb
__builtin_HEXAGON_A2_sxth
__builtin_HEXAGON_A2_sxtw
__builtin_HEXAGON_A2_tfr
__builtin_HEXAGON_A2_tfrih
__builtin_HEXAGON_A2_tfril
__builtin_HEXAGON_A2_tfrp
__builtin_HEXAGON_A2_tfrpi
__builtin_HEXAGON_A2_tfrsi
__builtin_HEXAGON_A2_vabsh
__builtin_HEXAGON_A2_vabshsat
__builtin_HEXAGON_A2_vabsw
__builtin_HEXAGON_A2_vabswsat
__builtin_HEXAGON_A2_vaddb_map
__builtin_HEXAGON_A2_vaddh
__builtin_HEXAGON_A2_vaddhs
__builtin_HEXAGON_A2_vaddub
__builtin_HEXAGON_A2_vaddubs
__builtin_HEXAGON_A2_vadduhs
__builtin_HEXAGON_A2_vaddw
__builtin_HEXAGON_A2_vaddws
__builtin_HEXAGON_A2_vavgh
__builtin_HEXAGON_A2_vavghcr
__builtin_HEXAGON_A2_vavghr
__builtin_HEXAGON_A2_vavgub
__builtin_HEXAGON_A2_vavgubr
__builtin_HEXAGON_A2_vavguh
__builtin_HEXAGON_A2_vavguhr
__builtin_HEXAGON_A2_vavguw
__builtin_HEXAGON_A2_vavguwr
__builtin_HEXAGON_A2_vavgw
__builtin_HEXAGON_A2_vavgwcr
__builtin_HEXAGON_A2_vavgwr
__builtin_HEXAGON_A2_vcmpbeq
__builtin_HEXAGON_A2_vcmpbgtu
__builtin_HEXAGON_A2_vcmpheq
__builtin_HEXAGON_A2_vcmphgt
__builtin_HEXAGON_A2_vcmphgtu
__builtin_HEXAGON_A2_vcmpweq
__builtin_HEXAGON_A2_vcmpwgt
__builtin_HEXAGON_A2_vcmpwgtu
__builtin_HEXAGON_A2_vconj
__builtin_HEXAGON_A2_vmaxb
__builtin_HEXAGON_A2_vmaxh
__builtin_HEXAGON_A2_vmaxub
__builtin_HEXAGON_A2_vmaxuh
__builtin_HEXAGON_A2_vmaxuw
__builtin_HEXAGON_A2_vmaxw
__builtin_HEXAGON_A2_vminb
__builtin_HEXAGON_A2_vminh
__builtin_HEXAGON_A2_vminub
__builtin_HEXAGON_A2_vminuh
__builtin_HEXAGON_A2_vminuw
__builtin_HEXAGON_A2_vminw
__builtin_HEXAGON_A2_vnavgh
__builtin_HEXAGON_A2_vnavghcr
__builtin_HEXAGON_A2_vnavghr
__builtin_HEXAGON_A2_vnavgw
__builtin_HEXAGON_A2_vnavgwcr
__builtin_HEXAGON_A2_vnavgwr
__builtin_HEXAGON_A2_vraddub
__builtin_HEXAGON_A2_vraddub_acc
__builtin_HEXAGON_A2_vrsadub
__builtin_HEXAGON_A2_vrsadub_acc
__builtin_HEXAGON_A2_vsubb_map
__builtin_HEXAGON_A2_vsubh
__builtin_HEXAGON_A2_vsubhs
__builtin_HEXAGON_A2_vsubub
__builtin_HEXAGON_A2_vsububs
__builtin_HEXAGON_A2_vsubuhs
__builtin_HEXAGON_A2_vsubw
__builtin_HEXAGON_A2_vsubws
__builtin_HEXAGON_A2_xor
__builtin_HEXAGON_A2_xorp
__builtin_HEXAGON_A2_zxtb
__builtin_HEXAGON_A2_zxth
__builtin_HEXAGON_A4_andn
__builtin_HEXAGON_A4_andnp
__builtin_HEXAGON_A4_bitsplit
__builtin_HEXAGON_A4_bitspliti
__builtin_HEXAGON_A4_boundscheck
__builtin_HEXAGON_A4_cmpbeq
__builtin_HEXAGON_A4_cmpbeqi
__builtin_HEXAGON_A4_cmpbgt
__builtin_HEXAGON_A4_cmpbgti
__builtin_HEXAGON_A4_cmpbgtu
__builtin_HEXAGON_A4_cmpbgtui
__builtin_HEXAGON_A4_cmpheq
__builtin_HEXAGON_A4_cmpheqi
__builtin_HEXAGON_A4_cmphgt
__builtin_HEXAGON_A4_cmphgti
__builtin_HEXAGON_A4_cmphgtu
__builtin_HEXAGON_A4_cmphgtui
__builtin_HEXAGON_A4_combineir
__builtin_HEXAGON_A4_combineri
__builtin_HEXAGON_A4_cround_ri
__builtin_HEXAGON_A4_cround_rr
__builtin_HEXAGON_A4_modwrapu
__builtin_HEXAGON_A4_orn
__builtin_HEXAGON_A4_ornp
__builtin_HEXAGON_A4_rcmpeq
__builtin_HEXAGON_A4_rcmpeqi
__builtin_HEXAGON_A4_rcmpneq
__builtin_HEXAGON_A4_rcmpneqi
__builtin_HEXAGON_A4_round_ri
__builtin_HEXAGON_A4_round_ri_sat
__builtin_HEXAGON_A4_round_rr
__builtin_HEXAGON_A4_round_rr_sat
__builtin_HEXAGON_A4_tlbmatch
__builtin_HEXAGON_A4_vcmpbeq_any
__builtin_HEXAGON_A4_vcmpbeqi
__builtin_HEXAGON_A4_vcmpbgt
__builtin_HEXAGON_A4_vcmpbgti
__builtin_HEXAGON_A4_vcmpbgtui
__builtin_HEXAGON_A4_vcmpheqi
__builtin_HEXAGON_A4_vcmphgti
__builtin_HEXAGON_A4_vcmphgtui
__builtin_HEXAGON_A4_vcmpweqi
__builtin_HEXAGON_A4_vcmpwgti
__builtin_HEXAGON_A4_vcmpwgtui
__builtin_HEXAGON_A4_vrmaxh
__builtin_HEXAGON_A4_vrmaxuh
__builtin_HEXAGON_A4_vrmaxuw
__builtin_HEXAGON_A4_vrmaxw
__builtin_HEXAGON_A4_vrminh
__builtin_HEXAGON_A4_vrminuh
__builtin_HEXAGON_A4_vrminuw
__builtin_HEXAGON_A4_vrminw
__builtin_HEXAGON_A5_vaddhubs
__builtin_HEXAGON_A6_vcmpbeq_notany
__builtin_HEXAGON_A6_vcmpbeq_notany_128B
__builtin_HEXAGON_C2_all8
__builtin_HEXAGON_C2_and
__builtin_HEXAGON_C2_andn
__builtin_HEXAGON_C2_any8
__builtin_HEXAGON_C2_bitsclr
__builtin_HEXAGON_C2_bitsclri
__builtin_HEXAGON_C2_bitsset
__builtin_HEXAGON_C2_cmpeq
__builtin_HEXAGON_C2_cmpeqi
__builtin_HEXAGON_C2_cmpeqp
__builtin_HEXAGON_C2_cmpgei
__builtin_HEXAGON_C2_cmpgeui
__builtin_HEXAGON_C2_cmpgt
__builtin_HEXAGON_C2_cmpgti
__builtin_HEXAGON_C2_cmpgtp
__builtin_HEXAGON_C2_cmpgtu
__builtin_HEXAGON_C2_cmpgtui
__builtin_HEXAGON_C2_cmpgtup
__builtin_HEXAGON_C2_cmplt
__builtin_HEXAGON_C2_cmpltu
__builtin_HEXAGON_C2_mask
__builtin_HEXAGON_C2_mux
__builtin_HEXAGON_C2_muxii
__builtin_HEXAGON_C2_muxir
__builtin_HEXAGON_C2_muxri
__builtin_HEXAGON_C2_not
__builtin_HEXAGON_C2_or
__builtin_HEXAGON_C2_orn
__builtin_HEXAGON_C2_pxfer_map
__builtin_HEXAGON_C2_tfrpr
__builtin_HEXAGON_C2_tfrrp
__builtin_HEXAGON_C2_vitpack
__builtin_HEXAGON_C2_vmux
__builtin_HEXAGON_C2_xor
__builtin_HEXAGON_C4_and_and
__builtin_HEXAGON_C4_and_andn
__builtin_HEXAGON_C4_and_or
__builtin_HEXAGON_C4_and_orn
__builtin_HEXAGON_C4_cmplte
__builtin_HEXAGON_C4_cmpltei
__builtin_HEXAGON_C4_cmplteu
__builtin_HEXAGON_C4_cmplteui
__builtin_HEXAGON_C4_cmpneq
__builtin_HEXAGON_C4_cmpneqi
__builtin_HEXAGON_C4_fastcorner9
__builtin_HEXAGON_C4_fastcorner9_not
__builtin_HEXAGON_C4_nbitsclr
__builtin_HEXAGON_C4_nbitsclri
__builtin_HEXAGON_C4_nbitsset
__builtin_HEXAGON_C4_or_and
__builtin_HEXAGON_C4_or_andn
__builtin_HEXAGON_C4_or_or
__builtin_HEXAGON_C4_or_orn
__builtin_HEXAGON_F2_conv_d2df
__builtin_HEXAGON_F2_conv_d2sf
__builtin_HEXAGON_F2_conv_df2d
__builtin_HEXAGON_F2_conv_df2d_chop
__builtin_HEXAGON_F2_conv_df2sf
__builtin_HEXAGON_F2_conv_df2ud
__builtin_HEXAGON_F2_conv_df2ud_chop
__builtin_HEXAGON_F2_conv_df2uw
__builtin_HEXAGON_F2_conv_df2uw_chop
__builtin_HEXAGON_F2_conv_df2w
__builtin_HEXAGON_F2_conv_df2w_chop
__builtin_HEXAGON_F2_conv_sf2d
__builtin_HEXAGON_F2_conv_sf2d_chop
__builtin_HEXAGON_F2_conv_sf2df
__builtin_HEXAGON_F2_conv_sf2ud
__builtin_HEXAGON_F2_conv_sf2ud_chop
__builtin_HEXAGON_F2_conv_sf2uw
__builtin_HEXAGON_F2_conv_sf2uw_chop
__builtin_HEXAGON_F2_conv_sf2w
__builtin_HEXAGON_F2_conv_sf2w_chop
__builtin_HEXAGON_F2_conv_ud2df
__builtin_HEXAGON_F2_conv_ud2sf
__builtin_HEXAGON_F2_conv_uw2df
__builtin_HEXAGON_F2_conv_uw2sf
__builtin_HEXAGON_F2_conv_w2df
__builtin_HEXAGON_F2_conv_w2sf
__builtin_HEXAGON_F2_dfclass
__builtin_HEXAGON_F2_dfcmpeq
__builtin_HEXAGON_F2_dfcmpge
__builtin_HEXAGON_F2_dfcmpgt
__builtin_HEXAGON_F2_dfcmpuo
__builtin_HEXAGON_F2_dfimm_n
__builtin_HEXAGON_F2_dfimm_p
__builtin_HEXAGON_F2_sfadd
__builtin_HEXAGON_F2_sfclass
__builtin_HEXAGON_F2_sfcmpeq
__builtin_HEXAGON_F2_sfcmpge
__builtin_HEXAGON_F2_sfcmpgt
__builtin_HEXAGON_F2_sfcmpuo
__builtin_HEXAGON_F2_sffixupd
__builtin_HEXAGON_F2_sffixupn
__builtin_HEXAGON_F2_sffixupr
__builtin_HEXAGON_F2_sffma
__builtin_HEXAGON_F2_sffma_lib
__builtin_HEXAGON_F2_sffma_sc
__builtin_HEXAGON_F2_sffms
__builtin_HEXAGON_F2_sffms_lib
__builtin_HEXAGON_F2_sfimm_n
__builtin_HEXAGON_F2_sfimm_p
__builtin_HEXAGON_F2_sfmax
__builtin_HEXAGON_F2_sfmin
__builtin_HEXAGON_F2_sfmpy
__builtin_HEXAGON_F2_sfsub
__builtin_HEXAGON_L2_loadw_locked
__builtin_HEXAGON_L4_loadd_locked
__builtin_HEXAGON_M2_acci
__builtin_HEXAGON_M2_accii
__builtin_HEXAGON_M2_cmaci_s0
__builtin_HEXAGON_M2_cmacr_s0
__builtin_HEXAGON_M2_cmacs_s0
__builtin_HEXAGON_M2_cmacs_s1
__builtin_HEXAGON_M2_cmacsc_s0
__builtin_HEXAGON_M2_cmacsc_s1
__builtin_HEXAGON_M2_cmpyi_s0
__builtin_HEXAGON_M2_cmpyr_s0
__builtin_HEXAGON_M2_cmpyrs_s0
__builtin_HEXAGON_M2_cmpyrs_s1
__builtin_HEXAGON_M2_cmpyrsc_s0
__builtin_HEXAGON_M2_cmpyrsc_s1
__builtin_HEXAGON_M2_cmpys_s0
__builtin_HEXAGON_M2_cmpys_s1
__builtin_HEXAGON_M2_cmpysc_s0
__builtin_HEXAGON_M2_cmpysc_s1
__builtin_HEXAGON_M2_cnacs_s0
__builtin_HEXAGON_M2_cnacs_s1
__builtin_HEXAGON_M2_cnacsc_s0
__builtin_HEXAGON_M2_cnacsc_s1
__builtin_HEXAGON_M2_dpmpyss_acc_s0
__builtin_HEXAGON_M2_dpmpyss_nac_s0
__builtin_HEXAGON_M2_dpmpyss_rnd_s0
__builtin_HEXAGON_M2_dpmpyss_s0
__builtin_HEXAGON_M2_dpmpyuu_acc_s0
__builtin_HEXAGON_M2_dpmpyuu_nac_s0
__builtin_HEXAGON_M2_dpmpyuu_s0
__builtin_HEXAGON_M2_hmmpyh_rs1
__builtin_HEXAGON_M2_hmmpyh_s1
__builtin_HEXAGON_M2_hmmpyl_rs1
__builtin_HEXAGON_M2_hmmpyl_s1
__builtin_HEXAGON_M2_maci
__builtin_HEXAGON_M2_macsin
__builtin_HEXAGON_M2_macsip
__builtin_HEXAGON_M2_mmachs_rs0
__builtin_HEXAGON_M2_mmachs_rs1
__builtin_HEXAGON_M2_mmachs_s0
__builtin_HEXAGON_M2_mmachs_s1
__builtin_HEXAGON_M2_mmacls_rs0
__builtin_HEXAGON_M2_mmacls_rs1
__builtin_HEXAGON_M2_mmacls_s0
__builtin_HEXAGON_M2_mmacls_s1
__builtin_HEXAGON_M2_mmacuhs_rs0
__builtin_HEXAGON_M2_mmacuhs_rs1
__builtin_HEXAGON_M2_mmacuhs_s0
__builtin_HEXAGON_M2_mmacuhs_s1
__builtin_HEXAGON_M2_mmaculs_rs0
__builtin_HEXAGON_M2_mmaculs_rs1
__builtin_HEXAGON_M2_mmaculs_s0
__builtin_HEXAGON_M2_mmaculs_s1
__builtin_HEXAGON_M2_mmpyh_rs0
__builtin_HEXAGON_M2_mmpyh_rs1
__builtin_HEXAGON_M2_mmpyh_s0
__builtin_HEXAGON_M2_mmpyh_s1
__builtin_HEXAGON_M2_mmpyl_rs0
__builtin_HEXAGON_M2_mmpyl_rs1
__builtin_HEXAGON_M2_mmpyl_s0
__builtin_HEXAGON_M2_mmpyl_s1
__builtin_HEXAGON_M2_mmpyuh_rs0
__builtin_HEXAGON_M2_mmpyuh_rs1
__builtin_HEXAGON_M2_mmpyuh_s0
__builtin_HEXAGON_M2_mmpyuh_s1
__builtin_HEXAGON_M2_mmpyul_rs0
__builtin_HEXAGON_M2_mmpyul_rs1
__builtin_HEXAGON_M2_mmpyul_s0
__builtin_HEXAGON_M2_mmpyul_s1
__builtin_HEXAGON_M2_mpy_acc_hh_s0
__builtin_HEXAGON_M2_mpy_acc_hh_s1
__builtin_HEXAGON_M2_mpy_acc_hl_s0
__builtin_HEXAGON_M2_mpy_acc_hl_s1
__builtin_HEXAGON_M2_mpy_acc_lh_s0
__builtin_HEXAGON_M2_mpy_acc_lh_s1
__builtin_HEXAGON_M2_mpy_acc_ll_s0
__builtin_HEXAGON_M2_mpy_acc_ll_s1
__builtin_HEXAGON_M2_mpy_acc_sat_hh_s0
__builtin_HEXAGON_M2_mpy_acc_sat_hh_s1
__builtin_HEXAGON_M2_mpy_acc_sat_hl_s0
__builtin_HEXAGON_M2_mpy_acc_sat_hl_s1
__builtin_HEXAGON_M2_mpy_acc_sat_lh_s0
__builtin_HEXAGON_M2_mpy_acc_sat_lh_s1
__builtin_HEXAGON_M2_mpy_acc_sat_ll_s0
__builtin_HEXAGON_M2_mpy_acc_sat_ll_s1
__builtin_HEXAGON_M2_mpy_hh_s0
__builtin_HEXAGON_M2_mpy_hh_s1
__builtin_HEXAGON_M2_mpy_hl_s0
__builtin_HEXAGON_M2_mpy_hl_s1
__builtin_HEXAGON_M2_mpy_lh_s0
__builtin_HEXAGON_M2_mpy_lh_s1
__builtin_HEXAGON_M2_mpy_ll_s0
__builtin_HEXAGON_M2_mpy_ll_s1
__builtin_HEXAGON_M2_mpy_nac_hh_s0
__builtin_HEXAGON_M2_mpy_nac_hh_s1
__builtin_HEXAGON_M2_mpy_nac_hl_s0
__builtin_HEXAGON_M2_mpy_nac_hl_s1
__builtin_HEXAGON_M2_mpy_nac_lh_s0
__builtin_HEXAGON_M2_mpy_nac_lh_s1
__builtin_HEXAGON_M2_mpy_nac_ll_s0
__builtin_HEXAGON_M2_mpy_nac_ll_s1
__builtin_HEXAGON_M2_mpy_nac_sat_hh_s0
__builtin_HEXAGON_M2_mpy_nac_sat_hh_s1
__builtin_HEXAGON_M2_mpy_nac_sat_hl_s0
__builtin_HEXAGON_M2_mpy_nac_sat_hl_s1
__builtin_HEXAGON_M2_mpy_nac_sat_lh_s0
__builtin_HEXAGON_M2_mpy_nac_sat_lh_s1
__builtin_HEXAGON_M2_mpy_nac_sat_ll_s0
__builtin_HEXAGON_M2_mpy_nac_sat_ll_s1
__builtin_HEXAGON_M2_mpy_rnd_hh_s0
__builtin_HEXAGON_M2_mpy_rnd_hh_s1
__builtin_HEXAGON_M2_mpy_rnd_hl_s0
__builtin_HEXAGON_M2_mpy_rnd_hl_s1
__builtin_HEXAGON_M2_mpy_rnd_lh_s0
__builtin_HEXAGON_M2_mpy_rnd_lh_s1
__builtin_HEXAGON_M2_mpy_rnd_ll_s0
__builtin_HEXAGON_M2_mpy_rnd_ll_s1
__builtin_HEXAGON_M2_mpy_sat_hh_s0
__builtin_HEXAGON_M2_mpy_sat_hh_s1
__builtin_HEXAGON_M2_mpy_sat_hl_s0
__builtin_HEXAGON_M2_mpy_sat_hl_s1
__builtin_HEXAGON_M2_mpy_sat_lh_s0
__builtin_HEXAGON_M2_mpy_sat_lh_s1
__builtin_HEXAGON_M2_mpy_sat_ll_s0
__builtin_HEXAGON_M2_mpy_sat_ll_s1
__builtin_HEXAGON_M2_mpy_sat_rnd_hh_s0
__builtin_HEXAGON_M2_mpy_sat_rnd_hh_s1
__builtin_HEXAGON_M2_mpy_sat_rnd_hl_s0
__builtin_HEXAGON_M2_mpy_sat_rnd_hl_s1
__builtin_HEXAGON_M2_mpy_sat_rnd_lh_s0
__builtin_HEXAGON_M2_mpy_sat_rnd_lh_s1
__builtin_HEXAGON_M2_mpy_sat_rnd_ll_s0
__builtin_HEXAGON_M2_mpy_sat_rnd_ll_s1
__builtin_HEXAGON_M2_mpy_up
__builtin_HEXAGON_M2_mpy_up_s1
__builtin_HEXAGON_M2_mpy_up_s1_sat
__builtin_HEXAGON_M2_mpyd_acc_hh_s0
__builtin_HEXAGON_M2_mpyd_acc_hh_s1
__builtin_HEXAGON_M2_mpyd_acc_hl_s0
__builtin_HEXAGON_M2_mpyd_acc_hl_s1
__builtin_HEXAGON_M2_mpyd_acc_lh_s0
__builtin_HEXAGON_M2_mpyd_acc_lh_s1
__builtin_HEXAGON_M2_mpyd_acc_ll_s0
__builtin_HEXAGON_M2_mpyd_acc_ll_s1
__builtin_HEXAGON_M2_mpyd_hh_s0
__builtin_HEXAGON_M2_mpyd_hh_s1
__builtin_HEXAGON_M2_mpyd_hl_s0
__builtin_HEXAGON_M2_mpyd_hl_s1
__builtin_HEXAGON_M2_mpyd_lh_s0
__builtin_HEXAGON_M2_mpyd_lh_s1
__builtin_HEXAGON_M2_mpyd_ll_s0
__builtin_HEXAGON_M2_mpyd_ll_s1
__builtin_HEXAGON_M2_mpyd_nac_hh_s0
__builtin_HEXAGON_M2_mpyd_nac_hh_s1
__builtin_HEXAGON_M2_mpyd_nac_hl_s0
__builtin_HEXAGON_M2_mpyd_nac_hl_s1
__builtin_HEXAGON_M2_mpyd_nac_lh_s0
__builtin_HEXAGON_M2_mpyd_nac_lh_s1
__builtin_HEXAGON_M2_mpyd_nac_ll_s0
__builtin_HEXAGON_M2_mpyd_nac_ll_s1
__builtin_HEXAGON_M2_mpyd_rnd_hh_s0
__builtin_HEXAGON_M2_mpyd_rnd_hh_s1
__builtin_HEXAGON_M2_mpyd_rnd_hl_s0
__builtin_HEXAGON_M2_mpyd_rnd_hl_s1
__builtin_HEXAGON_M2_mpyd_rnd_lh_s0
__builtin_HEXAGON_M2_mpyd_rnd_lh_s1
__builtin_HEXAGON_M2_mpyd_rnd_ll_s0
__builtin_HEXAGON_M2_mpyd_rnd_ll_s1
__builtin_HEXAGON_M2_mpyi
__builtin_HEXAGON_M2_mpysmi
__builtin_HEXAGON_M2_mpysu_up
__builtin_HEXAGON_M2_mpyu_acc_hh_s0
__builtin_HEXAGON_M2_mpyu_acc_hh_s1
__builtin_HEXAGON_M2_mpyu_acc_hl_s0
__builtin_HEXAGON_M2_mpyu_acc_hl_s1
__builtin_HEXAGON_M2_mpyu_acc_lh_s0
__builtin_HEXAGON_M2_mpyu_acc_lh_s1
__builtin_HEXAGON_M2_mpyu_acc_ll_s0
__builtin_HEXAGON_M2_mpyu_acc_ll_s1
__builtin_HEXAGON_M2_mpyu_hh_s0
__builtin_HEXAGON_M2_mpyu_hh_s1
__builtin_HEXAGON_M2_mpyu_hl_s0
__builtin_HEXAGON_M2_mpyu_hl_s1
__builtin_HEXAGON_M2_mpyu_lh_s0
__builtin_HEXAGON_M2_mpyu_lh_s1
__builtin_HEXAGON_M2_mpyu_ll_s0
__builtin_HEXAGON_M2_mpyu_ll_s1
__builtin_HEXAGON_M2_mpyu_nac_hh_s0
__builtin_HEXAGON_M2_mpyu_nac_hh_s1
__builtin_HEXAGON_M2_mpyu_nac_hl_s0
__builtin_HEXAGON_M2_mpyu_nac_hl_s1
__builtin_HEXAGON_M2_mpyu_nac_lh_s0
__builtin_HEXAGON_M2_mpyu_nac_lh_s1
__builtin_HEXAGON_M2_mpyu_nac_ll_s0
__builtin_HEXAGON_M2_mpyu_nac_ll_s1
__builtin_HEXAGON_M2_mpyu_up
__builtin_HEXAGON_M2_mpyud_acc_hh_s0
__builtin_HEXAGON_M2_mpyud_acc_hh_s1
__builtin_HEXAGON_M2_mpyud_acc_hl_s0
__builtin_HEXAGON_M2_mpyud_acc_hl_s1
__builtin_HEXAGON_M2_mpyud_acc_lh_s0
__builtin_HEXAGON_M2_mpyud_acc_lh_s1
__builtin_HEXAGON_M2_mpyud_acc_ll_s0
__builtin_HEXAGON_M2_mpyud_acc_ll_s1
__builtin_HEXAGON_M2_mpyud_hh_s0
__builtin_HEXAGON_M2_mpyud_hh_s1
__builtin_HEXAGON_M2_mpyud_hl_s0
__builtin_HEXAGON_M2_mpyud_hl_s1
__builtin_HEXAGON_M2_mpyud_lh_s0
__builtin_HEXAGON_M2_mpyud_lh_s1
__builtin_HEXAGON_M2_mpyud_ll_s0
__builtin_HEXAGON_M2_mpyud_ll_s1
__builtin_HEXAGON_M2_mpyud_nac_hh_s0
__builtin_HEXAGON_M2_mpyud_nac_hh_s1
__builtin_HEXAGON_M2_mpyud_nac_hl_s0
__builtin_HEXAGON_M2_mpyud_nac_hl_s1
__builtin_HEXAGON_M2_mpyud_nac_lh_s0
__builtin_HEXAGON_M2_mpyud_nac_lh_s1
__builtin_HEXAGON_M2_mpyud_nac_ll_s0
__builtin_HEXAGON_M2_mpyud_nac_ll_s1
__builtin_HEXAGON_M2_mpyui
__builtin_HEXAGON_M2_nacci
__builtin_HEXAGON_M2_naccii
__builtin_HEXAGON_M2_subacc
__builtin_HEXAGON_M2_vabsdiffh
__builtin_HEXAGON_M2_vabsdiffw
__builtin_HEXAGON_M2_vcmac_s0_sat_i
__builtin_HEXAGON_M2_vcmac_s0_sat_r
__builtin_HEXAGON_M2_vcmpy_s0_sat_i
__builtin_HEXAGON_M2_vcmpy_s0_sat_r
__builtin_HEXAGON_M2_vcmpy_s1_sat_i
__builtin_HEXAGON_M2_vcmpy_s1_sat_r
__builtin_HEXAGON_M2_vdmacs_s0
__builtin_HEXAGON_M2_vdmacs_s1
__builtin_HEXAGON_M2_vdmpyrs_s0
__builtin_HEXAGON_M2_vdmpyrs_s1
__builtin_HEXAGON_M2_vdmpys_s0
__builtin_HEXAGON_M2_vdmpys_s1
__builtin_HEXAGON_M2_vmac2
__builtin_HEXAGON_M2_vmac2es
__builtin_HEXAGON_M2_vmac2es_s0
__builtin_HEXAGON_M2_vmac2es_s1
__builtin_HEXAGON_M2_vmac2s_s0
__builtin_HEXAGON_M2_vmac2s_s1
__builtin_HEXAGON_M2_vmac2su_s0
__builtin_HEXAGON_M2_vmac2su_s1
__builtin_HEXAGON_M2_vmpy2es_s0
__builtin_HEXAGON_M2_vmpy2es_s1
__builtin_HEXAGON_M2_vmpy2s_s0
__builtin_HEXAGON_M2_vmpy2s_s0pack
__builtin_HEXAGON_M2_vmpy2s_s1
__builtin_HEXAGON_M2_vmpy2s_s1pack
__builtin_HEXAGON_M2_vmpy2su_s0
__builtin_HEXAGON_M2_vmpy2su_s1
__builtin_HEXAGON_M2_vraddh
__builtin_HEXAGON_M2_vradduh
__builtin_HEXAGON_M2_vrcmaci_s0
__builtin_HEXAGON_M2_vrcmaci_s0c
__builtin_HEXAGON_M2_vrcmacr_s0
__builtin_HEXAGON_M2_vrcmacr_s0c
__builtin_HEXAGON_M2_vrcmpyi_s0
__builtin_HEXAGON_M2_vrcmpyi_s0c
__builtin_HEXAGON_M2_vrcmpyr_s0
__builtin_HEXAGON_M2_vrcmpyr_s0c
__builtin_HEXAGON_M2_vrcmpys_acc_s1
__builtin_HEXAGON_M2_vrcmpys_s1
__builtin_HEXAGON_M2_vrcmpys_s1rp
__builtin_HEXAGON_M2_vrmac_s0
__builtin_HEXAGON_M2_vrmpy_s0
__builtin_HEXAGON_M2_xor_xacc
__builtin_HEXAGON_M4_and_and
__builtin_HEXAGON_M4_and_andn
__builtin_HEXAGON_M4_and_or
__builtin_HEXAGON_M4_and_xor
__builtin_HEXAGON_M4_cmpyi_wh
__builtin_HEXAGON_M4_cmpyi_whc
__builtin_HEXAGON_M4_cmpyr_wh
__builtin_HEXAGON_M4_cmpyr_whc
__builtin_HEXAGON_M4_mac_up_s1_sat
__builtin_HEXAGON_M4_mpyri_addi
__builtin_HEXAGON_M4_mpyri_addr
__builtin_HEXAGON_M4_mpyri_addr_u2
__builtin_HEXAGON_M4_mpyrr_addi
__builtin_HEXAGON_M4_mpyrr_addr
__builtin_HEXAGON_M4_nac_up_s1_sat
__builtin_HEXAGON_M4_or_and
__builtin_HEXAGON_M4_or_andn
__builtin_HEXAGON_M4_or_or
__builtin_HEXAGON_M4_or_xor
__builtin_HEXAGON_M4_pmpyw
__builtin_HEXAGON_M4_pmpyw_acc
__builtin_HEXAGON_M4_vpmpyh
__builtin_HEXAGON_M4_vpmpyh_acc
__builtin_HEXAGON_M4_vrmpyeh_acc_s0
__builtin_HEXAGON_M4_vrmpyeh_acc_s1
__builtin_HEXAGON_M4_vrmpyeh_s0
__builtin_HEXAGON_M4_vrmpyeh_s1
__builtin_HEXAGON_M4_vrmpyoh_acc_s0
__builtin_HEXAGON_M4_vrmpyoh_acc_s1
__builtin_HEXAGON_M4_vrmpyoh_s0
__builtin_HEXAGON_M4_vrmpyoh_s1
__builtin_HEXAGON_M4_xor_and
__builtin_HEXAGON_M4_xor_andn
__builtin_HEXAGON_M4_xor_or
__builtin_HEXAGON_M4_xor_xacc
__builtin_HEXAGON_M5_vdmacbsu
__builtin_HEXAGON_M5_vdmpybsu
__builtin_HEXAGON_M5_vmacbsu
__builtin_HEXAGON_M5_vmacbuu
__builtin_HEXAGON_M5_vmpybsu
__builtin_HEXAGON_M5_vmpybuu
__builtin_HEXAGON_M5_vrmacbsu
__builtin_HEXAGON_M5_vrmacbuu
__builtin_HEXAGON_M5_vrmpybsu
__builtin_HEXAGON_M5_vrmpybuu
__builtin_HEXAGON_M6_vabsdiffb
__builtin_HEXAGON_M6_vabsdiffub
__builtin_HEXAGON_S2_addasl_rrri
__builtin_HEXAGON_S2_asl_i_p
__builtin_HEXAGON_S2_asl_i_p_acc
__builtin_HEXAGON_S2_asl_i_p_and
__builtin_HEXAGON_S2_asl_i_p_nac
__builtin_HEXAGON_S2_asl_i_p_or
__builtin_HEXAGON_S2_asl_i_p_xacc
__builtin_HEXAGON_S2_asl_i_r
__builtin_HEXAGON_S2_asl_i_r_acc
__builtin_HEXAGON_S2_asl_i_r_and
__builtin_HEXAGON_S2_asl_i_r_nac
__builtin_HEXAGON_S2_asl_i_r_or
__builtin_HEXAGON_S2_asl_i_r_sat
__builtin_HEXAGON_S2_asl_i_r_xacc
__builtin_HEXAGON_S2_asl_i_vh
__builtin_HEXAGON_S2_asl_i_vw
__builtin_HEXAGON_S2_asl_r_p
__builtin_HEXAGON_S2_asl_r_p_acc
__builtin_HEXAGON_S2_asl_r_p_and
__builtin_HEXAGON_S2_asl_r_p_nac
__builtin_HEXAGON_S2_asl_r_p_or
__builtin_HEXAGON_S2_asl_r_p_xor
__builtin_HEXAGON_S2_asl_r_r
__builtin_HEXAGON_S2_asl_r_r_acc
__builtin_HEXAGON_S2_asl_r_r_and
__builtin_HEXAGON_S2_asl_r_r_nac
__builtin_HEXAGON_S2_asl_r_r_or
__builtin_HEXAGON_S2_asl_r_r_sat
__builtin_HEXAGON_S2_asl_r_vh
__builtin_HEXAGON_S2_asl_r_vw
__builtin_HEXAGON_S2_asr_i_p
__builtin_HEXAGON_S2_asr_i_p_acc
__builtin_HEXAGON_S2_asr_i_p_and
__builtin_HEXAGON_S2_asr_i_p_nac
__builtin_HEXAGON_S2_asr_i_p_or
__builtin_HEXAGON_S2_asr_i_p_rnd
__builtin_HEXAGON_S2_asr_i_p_rnd_goodsyntax
__builtin_HEXAGON_S2_asr_i_r
__builtin_HEXAGON_S2_asr_i_r_acc
__builtin_HEXAGON_S2_asr_i_r_and
__builtin_HEXAGON_S2_asr_i_r_nac
__builtin_HEXAGON_S2_asr_i_r_or
__builtin_HEXAGON_S2_asr_i_r_rnd
__builtin_HEXAGON_S2_asr_i_r_rnd_goodsyntax
__builtin_HEXAGON_S2_asr_i_svw_trun
__builtin_HEXAGON_S2_asr_i_vh
__builtin_HEXAGON_S2_asr_i_vw
__builtin_HEXAGON_S2_asr_r_p
__builtin_HEXAGON_S2_asr_r_p_acc
__builtin_HEXAGON_S2_asr_r_p_and
__builtin_HEXAGON_S2_asr_r_p_nac
__builtin_HEXAGON_S2_asr_r_p_or
__builtin_HEXAGON_S2_asr_r_p_xor
__builtin_HEXAGON_S2_asr_r_r
__builtin_HEXAGON_S2_asr_r_r_acc
__builtin_HEXAGON_S2_asr_r_r_and
__builtin_HEXAGON_S2_asr_r_r_nac
__builtin_HEXAGON_S2_asr_r_r_or
__builtin_HEXAGON_S2_asr_r_r_sat
__builtin_HEXAGON_S2_asr_r_svw_trun
__builtin_HEXAGON_S2_asr_r_vh
__builtin_HEXAGON_S2_asr_r_vw
__builtin_HEXAGON_S2_brev
__builtin_HEXAGON_S2_brevp
__builtin_HEXAGON_S2_cabacencbin
__builtin_HEXAGON_S2_cl0
__builtin_HEXAGON_S2_cl0p
__builtin_HEXAGON_S2_cl1
__builtin_HEXAGON_S2_cl1p
__builtin_HEXAGON_S2_clb
__builtin_HEXAGON_S2_clbnorm
__builtin_HEXAGON_S2_clbp
__builtin_HEXAGON_S2_clrbit_i
__builtin_HEXAGON_S2_clrbit_r
__builtin_HEXAGON_S2_ct0
__builtin_HEXAGON_S2_ct0p
__builtin_HEXAGON_S2_ct1
__builtin_HEXAGON_S2_ct1p
__builtin_HEXAGON_S2_deinterleave
__builtin_HEXAGON_S2_extractu
__builtin_HEXAGON_S2_extractu_rp
__builtin_HEXAGON_S2_extractup
__builtin_HEXAGON_S2_extractup_rp
__builtin_HEXAGON_S2_insert
__builtin_HEXAGON_S2_insert_rp
__builtin_HEXAGON_S2_insertp
__builtin_HEXAGON_S2_insertp_rp
__builtin_HEXAGON_S2_interleave
__builtin_HEXAGON_S2_lfsp
__builtin_HEXAGON_S2_lsl_r_p
__builtin_HEXAGON_S2_lsl_r_p_acc
__builtin_HEXAGON_S2_lsl_r_p_and
__builtin_HEXAGON_S2_lsl_r_p_nac
__builtin_HEXAGON_S2_lsl_r_p_or
__builtin_HEXAGON_S2_lsl_r_p_xor
__builtin_HEXAGON_S2_lsl_r_r
__builtin_HEXAGON_S2_lsl_r_r_acc
__builtin_HEXAGON_S2_lsl_r_r_and
__builtin_HEXAGON_S2_lsl_r_r_nac
__builtin_HEXAGON_S2_lsl_r_r_or
__builtin_HEXAGON_S2_lsl_r_vh
__builtin_HEXAGON_S2_lsl_r_vw
__builtin_HEXAGON_S2_lsr_i_p
__builtin_HEXAGON_S2_lsr_i_p_acc
__builtin_HEXAGON_S2_lsr_i_p_and
__builtin_HEXAGON_S2_lsr_i_p_nac
__builtin_HEXAGON_S2_lsr_i_p_or
__builtin_HEXAGON_S2_lsr_i_p_xacc
__builtin_HEXAGON_S2_lsr_i_r
__builtin_HEXAGON_S2_lsr_i_r_acc
__builtin_HEXAGON_S2_lsr_i_r_and
__builtin_HEXAGON_S2_lsr_i_r_nac
__builtin_HEXAGON_S2_lsr_i_r_or
__builtin_HEXAGON_S2_lsr_i_r_xacc
__builtin_HEXAGON_S2_lsr_i_vh
__builtin_HEXAGON_S2_lsr_i_vw
__builtin_HEXAGON_S2_lsr_r_p
__builtin_HEXAGON_S2_lsr_r_p_acc
__builtin_HEXAGON_S2_lsr_r_p_and
__builtin_HEXAGON_S2_lsr_r_p_nac
__builtin_HEXAGON_S2_lsr_r_p_or
__builtin_HEXAGON_S2_lsr_r_p_xor
__builtin_HEXAGON_S2_lsr_r_r
__builtin_HEXAGON_S2_lsr_r_r_acc
__builtin_HEXAGON_S2_lsr_r_r_and
__builtin_HEXAGON_S2_lsr_r_r_nac
__builtin_HEXAGON_S2_lsr_r_r_or
__builtin_HEXAGON_S2_lsr_r_vh
__builtin_HEXAGON_S2_lsr_r_vw
__builtin_HEXAGON_S2_packhl
__builtin_HEXAGON_S2_parityp
__builtin_HEXAGON_S2_setbit_i
__builtin_HEXAGON_S2_setbit_r
__builtin_HEXAGON_S2_shuffeb
__builtin_HEXAGON_S2_shuffeh
__builtin_HEXAGON_S2_shuffob
__builtin_HEXAGON_S2_shuffoh
__builtin_brev_stb
__builtin_brev_std
__builtin_brev_sthhi
__builtin_brev_sth
__builtin_brev_stw
__builtin_HEXAGON_S2_storew_locked
__builtin_HEXAGON_S2_svsathb
__builtin_HEXAGON_S2_svsathub
__builtin_HEXAGON_S2_tableidxb_goodsyntax
__builtin_HEXAGON_S2_tableidxd_goodsyntax
__builtin_HEXAGON_S2_tableidxh_goodsyntax
__builtin_HEXAGON_S2_tableidxw_goodsyntax
__builtin_HEXAGON_S2_togglebit_i
__builtin_HEXAGON_S2_togglebit_r
__builtin_HEXAGON_S2_tstbit_i
__builtin_HEXAGON_S2_tstbit_r
__builtin_HEXAGON_S2_valignib
__builtin_HEXAGON_S2_valignrb
__builtin_HEXAGON_S2_vcnegh
__builtin_HEXAGON_S2_vcrotate
__builtin_HEXAGON_S2_vrcnegh
__builtin_HEXAGON_S2_vrndpackwh
__builtin_HEXAGON_S2_vrndpackwhs
__builtin_HEXAGON_S2_vsathb
__builtin_HEXAGON_S2_vsathb_nopack
__builtin_HEXAGON_S2_vsathub
__builtin_HEXAGON_S2_vsathub_nopack
__builtin_HEXAGON_S2_vsatwh
__builtin_HEXAGON_S2_vsatwh_nopack
__builtin_HEXAGON_S2_vsatwuh
__builtin_HEXAGON_S2_vsatwuh_nopack
__builtin_HEXAGON_S2_vsplatrb
__builtin_HEXAGON_S2_vsplatrh
__builtin_HEXAGON_S2_vspliceib
__builtin_HEXAGON_S2_vsplicerb
__builtin_HEXAGON_S2_vsxtbh
__builtin_HEXAGON_S2_vsxthw
__builtin_HEXAGON_S2_vtrunehb
__builtin_HEXAGON_S2_vtrunewh
__builtin_HEXAGON_S2_vtrunohb
__builtin_HEXAGON_S2_vtrunowh
__builtin_HEXAGON_S2_vzxtbh
__builtin_HEXAGON_S2_vzxthw
__builtin_HEXAGON_S4_addaddi
__builtin_HEXAGON_S4_addi_asl_ri
__builtin_HEXAGON_S4_addi_lsr_ri
__builtin_HEXAGON_S4_andi_asl_ri
__builtin_HEXAGON_S4_andi_lsr_ri
__builtin_HEXAGON_S4_clbaddi
__builtin_HEXAGON_S4_clbpaddi
__builtin_HEXAGON_S4_clbpnorm
__builtin_HEXAGON_S4_extract
__builtin_HEXAGON_S4_extract_rp
__builtin_HEXAGON_S4_extractp
__builtin_HEXAGON_S4_extractp_rp
__builtin_HEXAGON_S4_lsli
__builtin_HEXAGON_S4_ntstbit_i
__builtin_HEXAGON_S4_ntstbit_r
__builtin_HEXAGON_S4_or_andi
__builtin_HEXAGON_S4_or_andix
__builtin_HEXAGON_S4_or_ori
__builtin_HEXAGON_S4_ori_asl_ri
__builtin_HEXAGON_S4_ori_lsr_ri
__builtin_HEXAGON_S4_parity
__builtin_HEXAGON_S4_stored_locked
__builtin_HEXAGON_S4_subaddi
__builtin_HEXAGON_S4_subi_asl_ri
__builtin_HEXAGON_S4_subi_lsr_ri
__builtin_HEXAGON_S4_vrcrotate
__builtin_HEXAGON_S4_vrcrotate_acc
__builtin_HEXAGON_S4_vxaddsubh
__builtin_HEXAGON_S4_vxaddsubhr
__builtin_HEXAGON_S4_vxaddsubw
__builtin_HEXAGON_S4_vxsubaddh
__builtin_HEXAGON_S4_vxsubaddhr
__builtin_HEXAGON_S4_vxsubaddw
__builtin_HEXAGON_S5_asrhub_rnd_sat_goodsyntax
__builtin_HEXAGON_S5_asrhub_sat
__builtin_HEXAGON_S5_popcountp
__builtin_HEXAGON_S5_vasrhrnd_goodsyntax
__builtin_HEXAGON_S6_rol_i_p
__builtin_HEXAGON_S6_rol_i_p_acc
__builtin_HEXAGON_S6_rol_i_p_and
__builtin_HEXAGON_S6_rol_i_p_nac
__builtin_HEXAGON_S6_rol_i_p_or
__builtin_HEXAGON_S6_rol_i_p_xacc
__builtin_HEXAGON_S6_rol_i_r
__builtin_HEXAGON_S6_rol_i_r_acc
__builtin_HEXAGON_S6_rol_i_r_and
__builtin_HEXAGON_S6_rol_i_r_nac
__builtin_HEXAGON_S6_rol_i_r_or
__builtin_HEXAGON_S6_rol_i_r_xacc
__builtin_HEXAGON_S6_vsplatrbp
__builtin_HEXAGON_S6_vtrunehb_ppp
__builtin_HEXAGON_S6_vtrunohb_ppp
__builtin_HEXAGON_V6_extractw
__builtin_HEXAGON_V6_extractw_128B
__builtin_HEXAGON_V6_hi
__builtin_HEXAGON_V6_hi_128B
__builtin_HEXAGON_V6_lo
__builtin_HEXAGON_V6_lo_128B
__builtin_HEXAGON_V6_lvsplatb
__builtin_HEXAGON_V6_lvsplatb_128B
__builtin_HEXAGON_V6_lvsplath
__builtin_HEXAGON_V6_lvsplath_128B
__builtin_HEXAGON_V6_lvsplatw
__builtin_HEXAGON_V6_lvsplatw_128B
__builtin_HEXAGON_V6_pred_and
__builtin_HEXAGON_V6_pred_and_128B
__builtin_HEXAGON_V6_pred_and_n
__builtin_HEXAGON_V6_pred_and_n_128B
__builtin_HEXAGON_V6_pred_not
__builtin_HEXAGON_V6_pred_not_128B
__builtin_HEXAGON_V6_pred_or
__builtin_HEXAGON_V6_pred_or_128B
__builtin_HEXAGON_V6_pred_or_n
__builtin_HEXAGON_V6_pred_or_n_128B
__builtin_HEXAGON_V6_pred_scalar2
__builtin_HEXAGON_V6_pred_scalar2_128B
__builtin_HEXAGON_V6_pred_scalar2v2
__builtin_HEXAGON_V6_pred_scalar2v2_128B
__builtin_HEXAGON_V6_pred_xor
__builtin_HEXAGON_V6_pred_xor_128B
__builtin_HEXAGON_V6_shuffeqh
__builtin_HEXAGON_V6_shuffeqh_128B
__builtin_HEXAGON_V6_shuffeqw
__builtin_HEXAGON_V6_shuffeqw_128B
__builtin_HEXAGON_V6_vS32b_nqpred_ai
__builtin_HEXAGON_V6_vS32b_nqpred_ai_128B
__builtin_HEXAGON_V6_vS32b_nt_nqpred_ai
__builtin_HEXAGON_V6_vS32b_nt_nqpred_ai_128B
__builtin_HEXAGON_V6_vS32b_nt_qpred_ai
__builtin_HEXAGON_V6_vS32b_nt_qpred_ai_128B
__builtin_HEXAGON_V6_vS32b_qpred_ai
__builtin_HEXAGON_V6_vS32b_qpred_ai_128B
__builtin_HEXAGON_V6_vabsb
__builtin_HEXAGON_V6_vabsb_128B
__builtin_HEXAGON_V6_vabsb_sat
__builtin_HEXAGON_V6_vabsb_sat_128B
__builtin_HEXAGON_V6_vabsdiffh
__builtin_HEXAGON_V6_vabsdiffh_128B
__builtin_HEXAGON_V6_vabsdiffub
__builtin_HEXAGON_V6_vabsdiffub_128B
__builtin_HEXAGON_V6_vabsdiffuh
__builtin_HEXAGON_V6_vabsdiffuh_128B
__builtin_HEXAGON_V6_vabsdiffw
__builtin_HEXAGON_V6_vabsdiffw_128B
__builtin_HEXAGON_V6_vabsh
__builtin_HEXAGON_V6_vabsh_128B
__builtin_HEXAGON_V6_vabsh_sat
__builtin_HEXAGON_V6_vabsh_sat_128B
__builtin_HEXAGON_V6_vabsw
__builtin_HEXAGON_V6_vabsw_128B
__builtin_HEXAGON_V6_vabsw_sat
__builtin_HEXAGON_V6_vabsw_sat_128B
__builtin_HEXAGON_V6_vaddb
__builtin_HEXAGON_V6_vaddb_128B
__builtin_HEXAGON_V6_vaddb_dv
__builtin_HEXAGON_V6_vaddb_dv_128B
__builtin_HEXAGON_V6_vaddbnq
__builtin_HEXAGON_V6_vaddbnq_128B
__builtin_HEXAGON_V6_vaddbq
__builtin_HEXAGON_V6_vaddbq_128B
__builtin_HEXAGON_V6_vaddbsat
__builtin_HEXAGON_V6_vaddbsat_128B
__builtin_HEXAGON_V6_vaddbsat_dv
__builtin_HEXAGON_V6_vaddbsat_dv_128B
__builtin_HEXAGON_v6_vaddcarry
__builtin_HEXAGON_v6_vaddcarry_128B
__builtin_HEXAGON_V6_vaddclbh
__builtin_HEXAGON_V6_vaddclbh_128B
__builtin_HEXAGON_V6_vaddclbw
__builtin_HEXAGON_V6_vaddclbw_128B
__builtin_HEXAGON_V6_vaddh
__builtin_HEXAGON_V6_vaddh_128B
__builtin_HEXAGON_V6_vaddh_dv
__builtin_HEXAGON_V6_vaddh_dv_128B
__builtin_HEXAGON_V6_vaddhnq
__builtin_HEXAGON_V6_vaddhnq_128B
__builtin_HEXAGON_V6_vaddhq
__builtin_HEXAGON_V6_vaddhq_128B
__builtin_HEXAGON_V6_vaddhsat
__builtin_HEXAGON_V6_vaddhsat_128B
__builtin_HEXAGON_V6_vaddhsat_dv
__builtin_HEXAGON_V6_vaddhsat_dv_128B
__builtin_HEXAGON_V6_vaddhw
__builtin_HEXAGON_V6_vaddhw_128B
__builtin_HEXAGON_V6_vaddhw_acc
__builtin_HEXAGON_V6_vaddhw_acc_128B
__builtin_HEXAGON_V6_vaddubh
__builtin_HEXAGON_V6_vaddubh_128B
__builtin_HEXAGON_V6_vaddubh_acc
__builtin_HEXAGON_V6_vaddubh_acc_128B
__builtin_HEXAGON_V6_vaddubsat
__builtin_HEXAGON_V6_vaddubsat_128B
__builtin_HEXAGON_V6_vaddubsat_dv
__builtin_HEXAGON_V6_vaddubsat_dv_128B
__builtin_HEXAGON_V6_vaddububb_sat
__builtin_HEXAGON_V6_vaddububb_sat_128B
__builtin_HEXAGON_V6_vadduhsat
__builtin_HEXAGON_V6_vadduhsat_128B
__builtin_HEXAGON_V6_vadduhsat_dv
__builtin_HEXAGON_V6_vadduhsat_dv_128B
__builtin_HEXAGON_V6_vadduhw
__builtin_HEXAGON_V6_vadduhw_128B
__builtin_HEXAGON_V6_vadduhw_acc
__builtin_HEXAGON_V6_vadduhw_acc_128B
__builtin_HEXAGON_V6_vadduwsat
__builtin_HEXAGON_V6_vadduwsat_128B
__builtin_HEXAGON_V6_vadduwsat_dv
__builtin_HEXAGON_V6_vadduwsat_dv_128B
__builtin_HEXAGON_V6_vaddw
__builtin_HEXAGON_V6_vaddw_128B
__builtin_HEXAGON_V6_vaddw_dv
__builtin_HEXAGON_V6_vaddw_dv_128B
__builtin_HEXAGON_V6_vaddwnq
__builtin_HEXAGON_V6_vaddwnq_128B
__builtin_HEXAGON_V6_vaddwq
__builtin_HEXAGON_V6_vaddwq_128B
__builtin_HEXAGON_V6_vaddwsat
__builtin_HEXAGON_V6_vaddwsat_128B
__builtin_HEXAGON_V6_vaddwsat_dv
__builtin_HEXAGON_V6_vaddwsat_dv_128B
__builtin_HEXAGON_V6_valignb
__builtin_HEXAGON_V6_valignb_128B
__builtin_HEXAGON_V6_valignbi
__builtin_HEXAGON_V6_valignbi_128B
__builtin_HEXAGON_V6_vand
__builtin_HEXAGON_V6_vand_128B
__builtin_HEXAGON_V6_vandnqrt
__builtin_HEXAGON_V6_vandnqrt_128B
__builtin_HEXAGON_V6_vandnqrt_acc
__builtin_HEXAGON_V6_vandnqrt_acc_128B
__builtin_HEXAGON_V6_vandqrt
__builtin_HEXAGON_V6_vandqrt_128B
__builtin_HEXAGON_V6_vandqrt_acc
__builtin_HEXAGON_V6_vandqrt_acc_128B
__builtin_HEXAGON_V6_vandvnqv
__builtin_HEXAGON_V6_vandvnqv_128B
__builtin_HEXAGON_V6_vandvqv
__builtin_HEXAGON_V6_vandvqv_128B
__builtin_HEXAGON_V6_vandvrt
__builtin_HEXAGON_V6_vandvrt_128B
__builtin_HEXAGON_V6_vandvrt_acc
__builtin_HEXAGON_V6_vandvrt_acc_128B
__builtin_HEXAGON_V6_vaslh
__builtin_HEXAGON_V6_vaslh_128B
__builtin_HEXAGON_V6_vaslh_acc
__builtin_HEXAGON_V6_vaslh_acc_128B
__builtin_HEXAGON_V6_vaslhv
__builtin_HEXAGON_V6_vaslhv_128B
__builtin_HEXAGON_V6_vaslw
__builtin_HEXAGON_V6_vaslw_128B
__builtin_HEXAGON_V6_vaslw_acc
__builtin_HEXAGON_V6_vaslw_acc_128B
__builtin_HEXAGON_V6_vaslwv
__builtin_HEXAGON_V6_vaslwv_128B
__builtin_HEXAGON_V6_vasrh
__builtin_HEXAGON_V6_vasrh_128B
__builtin_HEXAGON_V6_vasrh_acc
__builtin_HEXAGON_V6_vasrh_acc_128B
__builtin_HEXAGON_V6_vasrhbrndsat
__builtin_HEXAGON_V6_vasrhbrndsat_128B
__builtin_HEXAGON_V6_vasrhbsat
__builtin_HEXAGON_V6_vasrhbsat_128B
__builtin_HEXAGON_V6_vasrhubrndsat
__builtin_HEXAGON_V6_vasrhubrndsat_128B
__builtin_HEXAGON_V6_vasrhubsat
__builtin_HEXAGON_V6_vasrhubsat_128B
__builtin_HEXAGON_V6_vasrhv
__builtin_HEXAGON_V6_vasrhv_128B
__builtin_HEXAGON_V6_vasruhubrndsat
__builtin_HEXAGON_V6_vasruhubrndsat_128B
__builtin_HEXAGON_V6_vasruhubsat
__builtin_HEXAGON_V6_vasruhubsat_128B
__builtin_HEXAGON_V6_vasruwuhrndsat
__builtin_HEXAGON_V6_vasruwuhrndsat_128B
__builtin_HEXAGON_V6_vasruwuhsat
__builtin_HEXAGON_V6_vasruwuhsat_128B
__builtin_HEXAGON_V6_vasrw
__builtin_HEXAGON_V6_vasrw_128B
__builtin_HEXAGON_V6_vasrw_acc
__builtin_HEXAGON_V6_vasrw_acc_128B
__builtin_HEXAGON_V6_vasrwh
__builtin_HEXAGON_V6_vasrwh_128B
__builtin_HEXAGON_V6_vasrwhrndsat
__builtin_HEXAGON_V6_vasrwhrndsat_128B
__builtin_HEXAGON_V6_vasrwhsat
__builtin_HEXAGON_V6_vasrwhsat_128B
__builtin_HEXAGON_V6_vasrwuhrndsat
__builtin_HEXAGON_V6_vasrwuhrndsat_128B
__builtin_HEXAGON_V6_vasrwuhsat
__builtin_HEXAGON_V6_vasrwuhsat_128B
__builtin_HEXAGON_V6_vasrwv
__builtin_HEXAGON_V6_vasrwv_128B
__builtin_HEXAGON_V6_vassign
__builtin_HEXAGON_V6_vassign_128B
__builtin_HEXAGON_V6_vassignp
__builtin_HEXAGON_V6_vassignp_128B
__builtin_HEXAGON_V6_vavgb
__builtin_HEXAGON_V6_vavgb_128B
__builtin_HEXAGON_V6_vavgbrnd
__builtin_HEXAGON_V6_vavgbrnd_128B
__builtin_HEXAGON_V6_vavgh
__builtin_HEXAGON_V6_vavgh_128B
__builtin_HEXAGON_V6_vavghrnd
__builtin_HEXAGON_V6_vavghrnd_128B
__builtin_HEXAGON_V6_vavgub
__builtin_HEXAGON_V6_vavgub_128B
__builtin_HEXAGON_V6_vavgubrnd
__builtin_HEXAGON_V6_vavgubrnd_128B
__builtin_HEXAGON_V6_vavguh
__builtin_HEXAGON_V6_vavguh_128B
__builtin_HEXAGON_V6_vavguhrnd
__builtin_HEXAGON_V6_vavguhrnd_128B
__builtin_HEXAGON_V6_vavguw
__builtin_HEXAGON_V6_vavguw_128B
__builtin_HEXAGON_V6_vavguwrnd
__builtin_HEXAGON_V6_vavguwrnd_128B
__builtin_HEXAGON_V6_vavgw
__builtin_HEXAGON_V6_vavgw_128B
__builtin_HEXAGON_V6_vavgwrnd
__builtin_HEXAGON_V6_vavgwrnd_128B
__builtin_HEXAGON_V6_vcl0h
__builtin_HEXAGON_V6_vcl0h_128B
__builtin_HEXAGON_V6_vcl0w
__builtin_HEXAGON_V6_vcl0w_128B
__builtin_HEXAGON_V6_vcombine
__builtin_HEXAGON_V6_vcombine_128B
__builtin_HEXAGON_V6_vd0
__builtin_HEXAGON_V6_vd0_128B
__builtin_HEXAGON_V6_vdd0
__builtin_HEXAGON_V6_vdd0_128B
__builtin_HEXAGON_V6_vdealb
__builtin_HEXAGON_V6_vdealb_128B
__builtin_HEXAGON_V6_vdealb4w
__builtin_HEXAGON_V6_vdealb4w_128B
__builtin_HEXAGON_V6_vdealh
__builtin_HEXAGON_V6_vdealh_128B
__builtin_HEXAGON_V6_vdealvdd
__builtin_HEXAGON_V6_vdealvdd_128B
__builtin_HEXAGON_V6_vdelta
__builtin_HEXAGON_V6_vdelta_128B
__builtin_HEXAGON_V6_vdmpybus
__builtin_HEXAGON_V6_vdmpybus_128B
__builtin_HEXAGON_V6_vdmpybus_acc
__builtin_HEXAGON_V6_vdmpybus_acc_128B
__builtin_HEXAGON_V6_vdmpybus_dv
__builtin_HEXAGON_V6_vdmpybus_dv_128B
__builtin_HEXAGON_V6_vdmpybus_dv_acc
__builtin_HEXAGON_V6_vdmpybus_dv_acc_128B
__builtin_HEXAGON_V6_vdmpyhb
__builtin_HEXAGON_V6_vdmpyhb_128B
__builtin_HEXAGON_V6_vdmpyhb_acc
__builtin_HEXAGON_V6_vdmpyhb_acc_128B
__builtin_HEXAGON_V6_vdmpyhb_dv
__builtin_HEXAGON_V6_vdmpyhb_dv_128B
__builtin_HEXAGON_V6_vdmpyhb_dv_acc
__builtin_HEXAGON_V6_vdmpyhb_dv_acc_128B
__builtin_HEXAGON_V6_vdmpyhisat
__builtin_HEXAGON_V6_vdmpyhisat_128B
__builtin_HEXAGON_V6_vdmpyhisat_acc
__builtin_HEXAGON_V6_vdmpyhisat_acc_128B
__builtin_HEXAGON_V6_vdmpyhsat
__builtin_HEXAGON_V6_vdmpyhsat_128B
__builtin_HEXAGON_V6_vdmpyhsat_acc
__builtin_HEXAGON_V6_vdmpyhsat_acc_128B
__builtin_HEXAGON_V6_vdmpyhsuisat
__builtin_HEXAGON_V6_vdmpyhsuisat_128B
__builtin_HEXAGON_V6_vdmpyhsuisat_acc
__builtin_HEXAGON_V6_vdmpyhsuisat_acc_128B
__builtin_HEXAGON_V6_vdmpyhsusat
__builtin_HEXAGON_V6_vdmpyhsusat_128B
__builtin_HEXAGON_V6_vdmpyhsusat_acc
__builtin_HEXAGON_V6_vdmpyhsusat_acc_128B
__builtin_HEXAGON_V6_vdmpyhvsat
__builtin_HEXAGON_V6_vdmpyhvsat_128B
__builtin_HEXAGON_V6_vdmpyhvsat_acc
__builtin_HEXAGON_V6_vdmpyhvsat_acc_128B
__builtin_HEXAGON_V6_vdsaduh
__builtin_HEXAGON_V6_vdsaduh_128B
__builtin_HEXAGON_V6_vdsaduh_acc
__builtin_HEXAGON_V6_vdsaduh_acc_128B
__builtin_HEXAGON_V6_veqb
__builtin_HEXAGON_V6_veqb_128B
__builtin_HEXAGON_V6_veqb_and
__builtin_HEXAGON_V6_veqb_and_128B
__builtin_HEXAGON_V6_veqb_or
__builtin_HEXAGON_V6_veqb_or_128B
__builtin_HEXAGON_V6_veqb_xor
__builtin_HEXAGON_V6_veqb_xor_128B
__builtin_HEXAGON_V6_veqh
__builtin_HEXAGON_V6_veqh_128B
__builtin_HEXAGON_V6_veqh_and
__builtin_HEXAGON_V6_veqh_and_128B
__builtin_HEXAGON_V6_veqh_or
__builtin_HEXAGON_V6_veqh_or_128B
__builtin_HEXAGON_V6_veqh_xor
__builtin_HEXAGON_V6_veqh_xor_128B
__builtin_HEXAGON_V6_veqw
__builtin_HEXAGON_V6_veqw_128B
__builtin_HEXAGON_V6_veqw_and
__builtin_HEXAGON_V6_veqw_and_128B
__builtin_HEXAGON_V6_veqw_or
__builtin_HEXAGON_V6_veqw_or_128B
__builtin_HEXAGON_V6_veqw_xor
__builtin_HEXAGON_V6_veqw_xor_128B
__builtin_HEXAGON_V6_vgathermh
__builtin_HEXAGON_V6_vgathermh_128B
__builtin_HEXAGON_V6_vgathermhq
__builtin_HEXAGON_V6_vgathermhq_128B
__builtin_HEXAGON_V6_vgathermhw
__builtin_HEXAGON_V6_vgathermhw_128B
__builtin_HEXAGON_V6_vgathermhwq
__builtin_HEXAGON_V6_vgathermhwq_128B
__builtin_HEXAGON_V6_vgathermw
__builtin_HEXAGON_V6_vgathermw_128B
__builtin_HEXAGON_V6_vgathermwq
__builtin_HEXAGON_V6_vgathermwq_128B
__builtin_HEXAGON_V6_vgtb
__builtin_HEXAGON_V6_vgtb_128B
__builtin_HEXAGON_V6_vgtb_and
__builtin_HEXAGON_V6_vgtb_and_128B
__builtin_HEXAGON_V6_vgtb_or
__builtin_HEXAGON_V6_vgtb_or_128B
__builtin_HEXAGON_V6_vgtb_xor
__builtin_HEXAGON_V6_vgtb_xor_128B
__builtin_HEXAGON_V6_vgth
__builtin_HEXAGON_V6_vgth_128B
__builtin_HEXAGON_V6_vgth_and
__builtin_HEXAGON_V6_vgth_and_128B
__builtin_HEXAGON_V6_vgth_or
__builtin_HEXAGON_V6_vgth_or_128B
__builtin_HEXAGON_V6_vgth_xor
__builtin_HEXAGON_V6_vgth_xor_128B
__builtin_HEXAGON_V6_vgtub
__builtin_HEXAGON_V6_vgtub_128B
__builtin_HEXAGON_V6_vgtub_and
__builtin_HEXAGON_V6_vgtub_and_128B
__builtin_HEXAGON_V6_vgtub_or
__builtin_HEXAGON_V6_vgtub_or_128B
__builtin_HEXAGON_V6_vgtub_xor
__builtin_HEXAGON_V6_vgtub_xor_128B
__builtin_HEXAGON_V6_vgtuh
__builtin_HEXAGON_V6_vgtuh_128B
__builtin_HEXAGON_V6_vgtuh_and
__builtin_HEXAGON_V6_vgtuh_and_128B
__builtin_HEXAGON_V6_vgtuh_or
__builtin_HEXAGON_V6_vgtuh_or_128B
__builtin_HEXAGON_V6_vgtuh_xor
__builtin_HEXAGON_V6_vgtuh_xor_128B
__builtin_HEXAGON_V6_vgtuw
__builtin_HEXAGON_V6_vgtuw_128B
__builtin_HEXAGON_V6_vgtuw_and
__builtin_HEXAGON_V6_vgtuw_and_128B
__builtin_HEXAGON_V6_vgtuw_or
__builtin_HEXAGON_V6_vgtuw_or_128B
__builtin_HEXAGON_V6_vgtuw_xor
__builtin_HEXAGON_V6_vgtuw_xor_128B
__builtin_HEXAGON_V6_vgtw
__builtin_HEXAGON_V6_vgtw_128B
__builtin_HEXAGON_V6_vgtw_and
__builtin_HEXAGON_V6_vgtw_and_128B
__builtin_HEXAGON_V6_vgtw_or
__builtin_HEXAGON_V6_vgtw_or_128B
__builtin_HEXAGON_V6_vgtw_xor
__builtin_HEXAGON_V6_vgtw_xor_128B
__builtin_HEXAGON_V6_vinsertwr
__builtin_HEXAGON_V6_vinsertwr_128B
__builtin_HEXAGON_V6_vlalignb
__builtin_HEXAGON_V6_vlalignb_128B
__builtin_HEXAGON_V6_vlalignbi
__builtin_HEXAGON_V6_vlalignbi_128B
__builtin_HEXAGON_V6_vlsrb
__builtin_HEXAGON_V6_vlsrb_128B
__builtin_HEXAGON_V6_vlsrh
__builtin_HEXAGON_V6_vlsrh_128B
__builtin_HEXAGON_V6_vlsrhv
__builtin_HEXAGON_V6_vlsrhv_128B
__builtin_HEXAGON_V6_vlsrw
__builtin_HEXAGON_V6_vlsrw_128B
__builtin_HEXAGON_V6_vlsrwv
__builtin_HEXAGON_V6_vlsrwv_128B
__builtin_HEXAGON_V6_vlut4
__builtin_HEXAGON_V6_vlut4_128B
__builtin_HEXAGON_V6_vlutvvb
__builtin_HEXAGON_V6_vlutvvb_128B
__builtin_HEXAGON_V6_vlutvvb_nm
__builtin_HEXAGON_V6_vlutvvb_nm_128B
__builtin_HEXAGON_V6_vlutvvb_oracc
__builtin_HEXAGON_V6_vlutvvb_oracc_128B
__builtin_HEXAGON_V6_vlutvvb_oracci
__builtin_HEXAGON_V6_vlutvvb_oracci_128B
__builtin_HEXAGON_V6_vlutvvbi
__builtin_HEXAGON_V6_vlutvvbi_128B
__builtin_HEXAGON_V6_vlutvwh
__builtin_HEXAGON_V6_vlutvwh_128B
__builtin_HEXAGON_V6_vlutvwh_nm
__builtin_HEXAGON_V6_vlutvwh_nm_128B
__builtin_HEXAGON_V6_vlutvwh_oracc
__builtin_HEXAGON_V6_vlutvwh_oracc_128B
__builtin_HEXAGON_V6_vlutvwh_oracci
__builtin_HEXAGON_V6_vlutvwh_oracci_128B
__builtin_HEXAGON_V6_vlutvwhi
__builtin_HEXAGON_V6_vlutvwhi_128B
__builtin_HEXAGON_V6_vmaskedstorenq
__builtin_HEXAGON_V6_vmaskedstorenq_128B
__builtin_HEXAGON_V6_vmaskedstorentnq
__builtin_HEXAGON_V6_vmaskedstorentnq_128B
__builtin_HEXAGON_V6_vmaskedstorentq
__builtin_HEXAGON_V6_vmaskedstorentq_128B
__builtin_HEXAGON_V6_vmaskedstoreq
__builtin_HEXAGON_V6_vmaskedstoreq_128B
__builtin_HEXAGON_V6_vmaxb
__builtin_HEXAGON_V6_vmaxb_128B
__builtin_HEXAGON_V6_vmaxh
__builtin_HEXAGON_V6_vmaxh_128B
__builtin_HEXAGON_V6_vmaxub
__builtin_HEXAGON_V6_vmaxub_128B
__builtin_HEXAGON_V6_vmaxuh
__builtin_HEXAGON_V6_vmaxuh_128B
__builtin_HEXAGON_V6_vmaxw
__builtin_HEXAGON_V6_vmaxw_128B
__builtin_HEXAGON_V6_vminb
__builtin_HEXAGON_V6_vminb_128B
__builtin_HEXAGON_V6_vminh
__builtin_HEXAGON_V6_vminh_128B
__builtin_HEXAGON_V6_vminub
__builtin_HEXAGON_V6_vminub_128B
__builtin_HEXAGON_V6_vminuh
__builtin_HEXAGON_V6_vminuh_128B
__builtin_HEXAGON_V6_vminw
__builtin_HEXAGON_V6_vminw_128B
__builtin_HEXAGON_V6_vmpabus
__builtin_HEXAGON_V6_vmpabus_128B
__builtin_HEXAGON_V6_vmpabus_acc
__builtin_HEXAGON_V6_vmpabus_acc_128B
__builtin_HEXAGON_V6_vmpabusv
__builtin_HEXAGON_V6_vmpabusv_128B
__builtin_HEXAGON_V6_vmpabuu
__builtin_HEXAGON_V6_vmpabuu_128B
__builtin_HEXAGON_V6_vmpabuu_acc
__builtin_HEXAGON_V6_vmpabuu_acc_128B
__builtin_HEXAGON_V6_vmpabuuv
__builtin_HEXAGON_V6_vmpabuuv_128B
__builtin_HEXAGON_V6_vmpahb
__builtin_HEXAGON_V6_vmpahb_128B
__builtin_HEXAGON_V6_vmpahb_acc
__builtin_HEXAGON_V6_vmpahb_acc_128B
__builtin_HEXAGON_V6_vmpahhsat
__builtin_HEXAGON_V6_vmpahhsat_128B
__builtin_HEXAGON_V6_vmpauhb
__builtin_HEXAGON_V6_vmpauhb_128B
__builtin_HEXAGON_V6_vmpauhb_acc
__builtin_HEXAGON_V6_vmpauhb_acc_128B
__builtin_HEXAGON_V6_vmpauhuhsat
__builtin_HEXAGON_V6_vmpauhuhsat_128B
__builtin_HEXAGON_V6_vmpsuhuhsat
__builtin_HEXAGON_V6_vmpsuhuhsat_128B
__builtin_HEXAGON_V6_vmpybus
__builtin_HEXAGON_V6_vmpybus_128B
__builtin_HEXAGON_V6_vmpybus_acc
__builtin_HEXAGON_V6_vmpybus_acc_128B
__builtin_HEXAGON_V6_vmpybusv
__builtin_HEXAGON_V6_vmpybusv_128B
__builtin_HEXAGON_V6_vmpybusv_acc
__builtin_HEXAGON_V6_vmpybusv_acc_128B
__builtin_HEXAGON_V6_vmpybv
__builtin_HEXAGON_V6_vmpybv_128B
__builtin_HEXAGON_V6_vmpybv_acc
__builtin_HEXAGON_V6_vmpybv_acc_128B
__builtin_HEXAGON_V6_vmpyewuh
__builtin_HEXAGON_V6_vmpyewuh_128B
__builtin_HEXAGON_V6_vmpyewuh_64
__builtin_HEXAGON_V6_vmpyewuh_64_128B
__builtin_HEXAGON_V6_vmpyh
__builtin_HEXAGON_V6_vmpyh_128B
__builtin_HEXAGON_V6_vmpyh_acc
__builtin_HEXAGON_V6_vmpyh_acc_128B
__builtin_HEXAGON_V6_vmpyhsat_acc
__builtin_HEXAGON_V6_vmpyhsat_acc_128B
__builtin_HEXAGON_V6_vmpyhsrs
__builtin_HEXAGON_V6_vmpyhsrs_128B
__builtin_HEXAGON_V6_vmpyhss
__builtin_HEXAGON_V6_vmpyhss_128B
__builtin_HEXAGON_V6_vmpyhus
__builtin_HEXAGON_V6_vmpyhus_128B
__builtin_HEXAGON_V6_vmpyhus_acc
__builtin_HEXAGON_V6_vmpyhus_acc_128B
__builtin_HEXAGON_V6_vmpyhv
__builtin_HEXAGON_V6_vmpyhv_128B
__builtin_HEXAGON_V6_vmpyhv_acc
__builtin_HEXAGON_V6_vmpyhv_acc_128B
__builtin_HEXAGON_V6_vmpyhvsrs
__builtin_HEXAGON_V6_vmpyhvsrs_128B
__builtin_HEXAGON_V6_vmpyieoh
__builtin_HEXAGON_V6_vmpyieoh_128B
__builtin_HEXAGON_V6_vmpyiewh_acc
__builtin_HEXAGON_V6_vmpyiewh_acc_128B
__builtin_HEXAGON_V6_vmpyiewuh
__builtin_HEXAGON_V6_vmpyiewuh_128B
__builtin_HEXAGON_V6_vmpyiewuh_acc
__builtin_HEXAGON_V6_vmpyiewuh_acc_128B
__builtin_HEXAGON_V6_vmpyih
__builtin_HEXAGON_V6_vmpyih_128B
__builtin_HEXAGON_V6_vmpyih_acc
__builtin_HEXAGON_V6_vmpyih_acc_128B
__builtin_HEXAGON_V6_vmpyihb
__builtin_HEXAGON_V6_vmpyihb_128B
__builtin_HEXAGON_V6_vmpyihb_acc
__builtin_HEXAGON_V6_vmpyihb_acc_128B
__builtin_HEXAGON_V6_vmpyiowh
__builtin_HEXAGON_V6_vmpyiowh_128B
__builtin_HEXAGON_V6_vmpyiwb
__builtin_HEXAGON_V6_vmpyiwb_128B
__builtin_HEXAGON_V6_vmpyiwb_acc
__builtin_HEXAGON_V6_vmpyiwb_acc_128B
__builtin_HEXAGON_V6_vmpyiwh
__builtin_HEXAGON_V6_vmpyiwh_128B
__builtin_HEXAGON_V6_vmpyiwh_acc
__builtin_HEXAGON_V6_vmpyiwh_acc_128B
__builtin_HEXAGON_V6_vmpyiwub
__builtin_HEXAGON_V6_vmpyiwub_128B
__builtin_HEXAGON_V6_vmpyiwub_acc
__builtin_HEXAGON_V6_vmpyiwub_acc_128B
__builtin_HEXAGON_V6_vmpyowh
__builtin_HEXAGON_V6_vmpyowh_128B
__builtin_HEXAGON_V6_vmpyowh_64_acc
__builtin_HEXAGON_V6_vmpyowh_64_acc_128B
__builtin_HEXAGON_V6_vmpyowh_rnd
__builtin_HEXAGON_V6_vmpyowh_rnd_128B
__builtin_HEXAGON_V6_vmpyowh_rnd_sacc
__builtin_HEXAGON_V6_vmpyowh_rnd_sacc_128B
__builtin_HEXAGON_V6_vmpyowh_sacc
__builtin_HEXAGON_V6_vmpyowh_sacc_128B
__builtin_HEXAGON_V6_vmpyub
__builtin_HEXAGON_V6_vmpyub_128B
__builtin_HEXAGON_V6_vmpyub_acc
__builtin_HEXAGON_V6_vmpyub_acc_128B
__builtin_HEXAGON_V6_vmpyubv
__builtin_HEXAGON_V6_vmpyubv_128B
__builtin_HEXAGON_V6_vmpyubv_acc
__builtin_HEXAGON_V6_vmpyubv_acc_128B
__builtin_HEXAGON_V6_vmpyuh
__builtin_HEXAGON_V6_vmpyuh_128B
__builtin_HEXAGON_V6_vmpyuh_acc
__builtin_HEXAGON_V6_vmpyuh_acc_128B
__builtin_HEXAGON_V6_vmpyuhe
__builtin_HEXAGON_V6_vmpyuhe_128B
__builtin_HEXAGON_V6_vmpyuhe_acc
__builtin_HEXAGON_V6_vmpyuhe_acc_128B
__builtin_HEXAGON_V6_vmpyuhv
__builtin_HEXAGON_V6_vmpyuhv_128B
__builtin_HEXAGON_V6_vmpyuhv_acc
__builtin_HEXAGON_V6_vmpyuhv_acc_128B
__builtin_HEXAGON_V6_vmux
__builtin_HEXAGON_V6_vmux_128B
__builtin_HEXAGON_V6_vnavgb
__builtin_HEXAGON_V6_vnavgb_128B
__builtin_HEXAGON_V6_vnavgh
__builtin_HEXAGON_V6_vnavgh_128B
__builtin_HEXAGON_V6_vnavgub
__builtin_HEXAGON_V6_vnavgub_128B
__builtin_HEXAGON_V6_vnavgw
__builtin_HEXAGON_V6_vnavgw_128B
__builtin_HEXAGON_V6_vnormamth
__builtin_HEXAGON_V6_vnormamth_128B
__builtin_HEXAGON_V6_vnormamtw
__builtin_HEXAGON_V6_vnormamtw_128B
__builtin_HEXAGON_V6_vnot
__builtin_HEXAGON_V6_vnot_128B
__builtin_HEXAGON_V6_vor
__builtin_HEXAGON_V6_vor_128B
__builtin_HEXAGON_V6_vpackeb
__builtin_HEXAGON_V6_vpackeb_128B
__builtin_HEXAGON_V6_vpackeh
__builtin_HEXAGON_V6_vpackeh_128B
__builtin_HEXAGON_V6_vpackhb_sat
__builtin_HEXAGON_V6_vpackhb_sat_128B
__builtin_HEXAGON_V6_vpackhub_sat
__builtin_HEXAGON_V6_vpackhub_sat_128B
__builtin_HEXAGON_V6_vpackob
__builtin_HEXAGON_V6_vpackob_128B
__builtin_HEXAGON_V6_vpackoh
__builtin_HEXAGON_V6_vpackoh_128B
__builtin_HEXAGON_V6_vpackwh_sat
__builtin_HEXAGON_V6_vpackwh_sat_128B
__builtin_HEXAGON_V6_vpackwuh_sat
__builtin_HEXAGON_V6_vpackwuh_sat_128B
__builtin_HEXAGON_V6_vpopcounth
__builtin_HEXAGON_V6_vpopcounth_128B
__builtin_HEXAGON_V6_vprefixqb
__builtin_HEXAGON_V6_vprefixqb_128B
__builtin_HEXAGON_V6_vprefixqh
__builtin_HEXAGON_V6_vprefixqh_128B
__builtin_HEXAGON_V6_vprefixqw
__builtin_HEXAGON_V6_vprefixqw_128B
__builtin_HEXAGON_V6_vrdelta
__builtin_HEXAGON_V6_vrdelta_128B
__builtin_HEXAGON_V6_vrmpybub_rtt
__builtin_HEXAGON_V6_vrmpybub_rtt_128B
__builtin_HEXAGON_V6_vrmpybub_rtt_acc
__builtin_HEXAGON_V6_vrmpybub_rtt_acc_128B
__builtin_HEXAGON_V6_vrmpybus
__builtin_HEXAGON_V6_vrmpybus_128B
__builtin_HEXAGON_V6_vrmpybus_acc
__builtin_HEXAGON_V6_vrmpybus_acc_128B
__builtin_HEXAGON_V6_vrmpybusi
__builtin_HEXAGON_V6_vrmpybusi_128B
__builtin_HEXAGON_V6_vrmpybusi_acc
__builtin_HEXAGON_V6_vrmpybusi_acc_128B
__builtin_HEXAGON_V6_vrmpybusv
__builtin_HEXAGON_V6_vrmpybusv_128B
__builtin_HEXAGON_V6_vrmpybusv_acc
__builtin_HEXAGON_V6_vrmpybusv_acc_128B
__builtin_HEXAGON_V6_vrmpybv
__builtin_HEXAGON_V6_vrmpybv_128B
__builtin_HEXAGON_V6_vrmpybv_acc
__builtin_HEXAGON_V6_vrmpybv_acc_128B
__builtin_HEXAGON_V6_vrmpyub
__builtin_HEXAGON_V6_vrmpyub_128B
__builtin_HEXAGON_V6_vrmpyub_acc
__builtin_HEXAGON_V6_vrmpyub_acc_128B
__builtin_HEXAGON_V6_vrmpyub_rtt
__builtin_HEXAGON_V6_vrmpyub_rtt_128B
__builtin_HEXAGON_V6_vrmpyub_rtt_acc
__builtin_HEXAGON_V6_vrmpyub_rtt_acc_128B
__builtin_HEXAGON_V6_vrmpyubi
__builtin_HEXAGON_V6_vrmpyubi_128B
__builtin_HEXAGON_V6_vrmpyubi_acc
__builtin_HEXAGON_V6_vrmpyubi_acc_128B
__builtin_HEXAGON_V6_vrmpyubv
__builtin_HEXAGON_V6_vrmpyubv_128B
__builtin_HEXAGON_V6_vrmpyubv_acc
__builtin_HEXAGON_V6_vrmpyubv_acc_128B
__builtin_HEXAGON_V6_vror
__builtin_HEXAGON_V6_vror_128B
__builtin_HEXAGON_V6_vroundhb
__builtin_HEXAGON_V6_vroundhb_128B
__builtin_HEXAGON_V6_vroundhub
__builtin_HEXAGON_V6_vroundhub_128B
__builtin_HEXAGON_V6_vrounduhub
__builtin_HEXAGON_V6_vrounduhub_128B
__builtin_HEXAGON_V6_vrounduwuh
__builtin_HEXAGON_V6_vrounduwuh_128B
__builtin_HEXAGON_V6_vroundwh
__builtin_HEXAGON_V6_vroundwh_128B
__builtin_HEXAGON_V6_vroundwuh
__builtin_HEXAGON_V6_vroundwuh_128B
__builtin_HEXAGON_V6_vrsadubi
__builtin_HEXAGON_V6_vrsadubi_128B
__builtin_HEXAGON_V6_vrsadubi_acc
__builtin_HEXAGON_V6_vrsadubi_acc_128B
__builtin_HEXAGON_V6_vsathub
__builtin_HEXAGON_V6_vsathub_128B
__builtin_HEXAGON_V6_vsatuwuh
__builtin_HEXAGON_V6_vsatuwuh_128B
__builtin_HEXAGON_V6_vsatwh
__builtin_HEXAGON_V6_vsatwh_128B
__builtin_HEXAGON_V6_vsb
__builtin_HEXAGON_V6_vsb_128B
__builtin_HEXAGON_V6_vscattermh
__builtin_HEXAGON_V6_vscattermh_128B
__builtin_HEXAGON_V6_vscattermh_add
__builtin_HEXAGON_V6_vscattermh_add_128B
__builtin_HEXAGON_V6_vscattermhq
__builtin_HEXAGON_V6_vscattermhq_128B
__builtin_HEXAGON_V6_vscattermhw
__builtin_HEXAGON_V6_vscattermhw_128B
__builtin_HEXAGON_V6_vscattermhw_add
__builtin_HEXAGON_V6_vscattermhw_add_128B
__builtin_HEXAGON_V6_vscattermhwq
__builtin_HEXAGON_V6_vscattermhwq_128B
__builtin_HEXAGON_V6_vscattermw
__builtin_HEXAGON_V6_vscattermw_128B
__builtin_HEXAGON_V6_vscattermw_add
__builtin_HEXAGON_V6_vscattermw_add_128B
__builtin_HEXAGON_V6_vscattermwq
__builtin_HEXAGON_V6_vscattermwq_128B
__builtin_HEXAGON_V6_vsh
__builtin_HEXAGON_V6_vsh_128B
__builtin_HEXAGON_V6_vshufeh
__builtin_HEXAGON_V6_vshufeh_128B
__builtin_HEXAGON_V6_vshuffb
__builtin_HEXAGON_V6_vshuffb_128B
__builtin_HEXAGON_V6_vshuffeb
__builtin_HEXAGON_V6_vshuffeb_128B
__builtin_HEXAGON_V6_vshuffh
__builtin_HEXAGON_V6_vshuffh_128B
__builtin_HEXAGON_V6_vshuffob
__builtin_HEXAGON_V6_vshuffob_128B
__builtin_HEXAGON_V6_vshuffvdd
__builtin_HEXAGON_V6_vshuffvdd_128B
__builtin_HEXAGON_V6_vshufoeb
__builtin_HEXAGON_V6_vshufoeb_128B
__builtin_HEXAGON_V6_vshufoeh
__builtin_HEXAGON_V6_vshufoeh_128B
__builtin_HEXAGON_V6_vshufoh
__builtin_HEXAGON_V6_vshufoh_128B
__builtin_HEXAGON_V6_vsubb
__builtin_HEXAGON_V6_vsubb_128B
__builtin_HEXAGON_V6_vsubb_dv
__builtin_HEXAGON_V6_vsubb_dv_128B
__builtin_HEXAGON_V6_vsubbnq
__builtin_HEXAGON_V6_vsubbnq_128B
__builtin_HEXAGON_V6_vsubbq
__builtin_HEXAGON_V6_vsubbq_128B
__builtin_HEXAGON_V6_vsubbsat
__builtin_HEXAGON_V6_vsubbsat_128B
__builtin_HEXAGON_V6_vsubbsat_dv
__builtin_HEXAGON_V6_vsubbsat_dv_128B
__builtin_HEXAGON_v6_vsubcarry
__builtin_HEXAGON_v6_vsubcarry_128B
__builtin_HEXAGON_V6_vsubh
__builtin_HEXAGON_V6_vsubh_128B
__builtin_HEXAGON_V6_vsubh_dv
__builtin_HEXAGON_V6_vsubh_dv_128B
__builtin_HEXAGON_V6_vsubhnq
__builtin_HEXAGON_V6_vsubhnq_128B
__builtin_HEXAGON_V6_vsubhq
__builtin_HEXAGON_V6_vsubhq_128B
__builtin_HEXAGON_V6_vsubhsat
__builtin_HEXAGON_V6_vsubhsat_128B
__builtin_HEXAGON_V6_vsubhsat_dv
__builtin_HEXAGON_V6_vsubhsat_dv_128B
__builtin_HEXAGON_V6_vsubhw
__builtin_HEXAGON_V6_vsubhw_128B
__builtin_HEXAGON_V6_vsububh
__builtin_HEXAGON_V6_vsububh_128B
__builtin_HEXAGON_V6_vsububsat
__builtin_HEXAGON_V6_vsububsat_128B
__builtin_HEXAGON_V6_vsububsat_dv
__builtin_HEXAGON_V6_vsububsat_dv_128B
__builtin_HEXAGON_V6_vsubububb_sat
__builtin_HEXAGON_V6_vsubububb_sat_128B
__builtin_HEXAGON_V6_vsubuhsat
__builtin_HEXAGON_V6_vsubuhsat_128B
__builtin_HEXAGON_V6_vsubuhsat_dv
__builtin_HEXAGON_V6_vsubuhsat_dv_128B
__builtin_HEXAGON_V6_vsubuhw
__builtin_HEXAGON_V6_vsubuhw_128B
__builtin_HEXAGON_V6_vsubuwsat
__builtin_HEXAGON_V6_vsubuwsat_128B
__builtin_HEXAGON_V6_vsubuwsat_dv
__builtin_HEXAGON_V6_vsubuwsat_dv_128B
__builtin_HEXAGON_V6_vsubw
__builtin_HEXAGON_V6_vsubw_128B
__builtin_HEXAGON_V6_vsubw_dv
__builtin_HEXAGON_V6_vsubw_dv_128B
__builtin_HEXAGON_V6_vsubwnq
__builtin_HEXAGON_V6_vsubwnq_128B
__builtin_HEXAGON_V6_vsubwq
__builtin_HEXAGON_V6_vsubwq_128B
__builtin_HEXAGON_V6_vsubwsat
__builtin_HEXAGON_V6_vsubwsat_128B
__builtin_HEXAGON_V6_vsubwsat_dv
__builtin_HEXAGON_V6_vsubwsat_dv_128B
__builtin_HEXAGON_V6_vswap
__builtin_HEXAGON_V6_vswap_128B
__builtin_HEXAGON_V6_vtmpyb
__builtin_HEXAGON_V6_vtmpyb_128B
__builtin_HEXAGON_V6_vtmpyb_acc
__builtin_HEXAGON_V6_vtmpyb_acc_128B
__builtin_HEXAGON_V6_vtmpybus
__builtin_HEXAGON_V6_vtmpybus_128B
__builtin_HEXAGON_V6_vtmpybus_acc
__builtin_HEXAGON_V6_vtmpybus_acc_128B
__builtin_HEXAGON_V6_vtmpyhb
__builtin_HEXAGON_V6_vtmpyhb_128B
__builtin_HEXAGON_V6_vtmpyhb_acc
__builtin_HEXAGON_V6_vtmpyhb_acc_128B
__builtin_HEXAGON_V6_vunpackb
__builtin_HEXAGON_V6_vunpackb_128B
__builtin_HEXAGON_V6_vunpackh
__builtin_HEXAGON_V6_vunpackh_128B
__builtin_HEXAGON_V6_vunpackob
__builtin_HEXAGON_V6_vunpackob_128B
__builtin_HEXAGON_V6_vunpackoh
__builtin_HEXAGON_V6_vunpackoh_128B
__builtin_HEXAGON_V6_vunpackub
__builtin_HEXAGON_V6_vunpackub_128B
__builtin_HEXAGON_V6_vunpackuh
__builtin_HEXAGON_V6_vunpackuh_128B
__builtin_HEXAGON_V6_vxor
__builtin_HEXAGON_V6_vxor_128B
__builtin_HEXAGON_V6_vzb
__builtin_HEXAGON_V6_vzb_128B
__builtin_HEXAGON_V6_vzh
__builtin_HEXAGON_V6_vzh_128B
__builtin_HEXAGON_Y2_dccleana
__builtin_HEXAGON_Y2_dccleaninva
__builtin_HEXAGON_Y2_dcinva
__builtin_HEXAGON_Y2_dczeroa
__builtin_HEXAGON_Y4_l2fetch
__builtin_HEXAGON_Y5_l2fetch
__builtin_circ_ldb
__builtin_circ_ldd
__builtin_circ_ldh
__builtin_circ_ldub
__builtin_circ_lduh
__builtin_circ_ldw
__builtin_circ_stb
__builtin_circ_std
__builtin_circ_sth
__builtin_circ_sthhi
__builtin_circ_stw
__builtin__mm256i_vaddw
__builtin_HEXAGON_prefetch
__builtin_mips_absq_s_ph
__builtin_mips_absq_s_qb
__builtin_mips_absq_s_w
__builtin_msa_add_a_b
__builtin_msa_add_a_d
__builtin_msa_add_a_h
__builtin_msa_add_a_w
__builtin_mips_addq_ph
__builtin_mips_addq_s_ph
__builtin_mips_addq_s_w
__builtin_mips_addqh_ph
__builtin_mips_addqh_r_ph
__builtin_mips_addqh_r_w
__builtin_mips_addqh_w
__builtin_msa_adds_a_b
__builtin_msa_adds_a_d
__builtin_msa_adds_a_h
__builtin_msa_adds_a_w
__builtin_msa_adds_s_b
__builtin_msa_adds_s_d
__builtin_msa_adds_s_h
__builtin_msa_adds_s_w
__builtin_msa_adds_u_b
__builtin_msa_adds_u_d
__builtin_msa_adds_u_h
__builtin_msa_adds_u_w
__builtin_mips_addsc
__builtin_mips_addu_ph
__builtin_mips_addu_qb
__builtin_mips_addu_s_ph
__builtin_mips_addu_s_qb
__builtin_mips_adduh_qb
__builtin_mips_adduh_r_qb
__builtin_msa_addv_b
__builtin_msa_addv_d
__builtin_msa_addv_h
__builtin_msa_addv_w
__builtin_msa_addvi_b
__builtin_msa_addvi_d
__builtin_msa_addvi_h
__builtin_msa_addvi_w
__builtin_mips_addwc
__builtin_msa_and_v
__builtin_msa_andi_b
__builtin_mips_append
__builtin_msa_asub_s_b
__builtin_msa_asub_s_d
__builtin_msa_asub_s_h
__builtin_msa_asub_s_w
__builtin_msa_asub_u_b
__builtin_msa_asub_u_d
__builtin_msa_asub_u_h
__builtin_msa_asub_u_w
__builtin_msa_ave_s_b
__builtin_msa_ave_s_d
__builtin_msa_ave_s_h
__builtin_msa_ave_s_w
__builtin_msa_ave_u_b
__builtin_msa_ave_u_d
__builtin_msa_ave_u_h
__builtin_msa_ave_u_w
__builtin_msa_aver_s_b
__builtin_msa_aver_s_d
__builtin_msa_aver_s_h
__builtin_msa_aver_s_w
__builtin_msa_aver_u_b
__builtin_msa_aver_u_d
__builtin_msa_aver_u_h
__builtin_msa_aver_u_w
__builtin_mips_balign
__builtin_msa_bclr_b
__builtin_msa_bclr_d
__builtin_msa_bclr_h
__builtin_msa_bclr_w
__builtin_msa_bclri_b
__builtin_msa_bclri_d
__builtin_msa_bclri_h
__builtin_msa_bclri_w
__builtin_msa_binsl_b
__builtin_msa_binsl_d
__builtin_msa_binsl_h
__builtin_msa_binsl_w
__builtin_msa_binsli_b
__builtin_msa_binsli_d
__builtin_msa_binsli_h
__builtin_msa_binsli_w
__builtin_msa_binsr_b
__builtin_msa_binsr_d
__builtin_msa_binsr_h
__builtin_msa_binsr_w
__builtin_msa_binsri_b
__builtin_msa_binsri_d
__builtin_msa_binsri_h
__builtin_msa_binsri_w
__builtin_mips_bitrev
__builtin_msa_bmnz_v
__builtin_msa_bmnzi_b
__builtin_msa_bmz_v
__builtin_msa_bmzi_b
__builtin_msa_bneg_b
__builtin_msa_bneg_d
__builtin_msa_bneg_h
__builtin_msa_bneg_w
__builtin_msa_bnegi_b
__builtin_msa_bnegi_d
__builtin_msa_bnegi_h
__builtin_msa_bnegi_w
__builtin_msa_bnz_b
__builtin_msa_bnz_d
__builtin_msa_bnz_h
__builtin_msa_bnz_v
__builtin_msa_bnz_w
__builtin_mips_bposge32
__builtin_msa_bsel_v
__builtin_msa_bseli_b
__builtin_msa_bset_b
__builtin_msa_bset_d
__builtin_msa_bset_h
__builtin_msa_bset_w
__builtin_msa_bseti_b
__builtin_msa_bseti_d
__builtin_msa_bseti_h
__builtin_msa_bseti_w
__builtin_msa_bz_b
__builtin_msa_bz_d
__builtin_msa_bz_h
__builtin_msa_bz_v
__builtin_msa_bz_w
__builtin_msa_ceq_b
__builtin_msa_ceq_d
__builtin_msa_ceq_h
__builtin_msa_ceq_w
__builtin_msa_ceqi_b
__builtin_msa_ceqi_d
__builtin_msa_ceqi_h
__builtin_msa_ceqi_w
__builtin_msa_cfcmsa
__builtin_msa_cle_s_b
__builtin_msa_cle_s_d
__builtin_msa_cle_s_h
__builtin_msa_cle_s_w
__builtin_msa_cle_u_b
__builtin_msa_cle_u_d
__builtin_msa_cle_u_h
__builtin_msa_cle_u_w
__builtin_msa_clei_s_b
__builtin_msa_clei_s_d
__builtin_msa_clei_s_h
__builtin_msa_clei_s_w
__builtin_msa_clei_u_b
__builtin_msa_clei_u_d
__builtin_msa_clei_u_h
__builtin_msa_clei_u_w
__builtin_msa_clt_s_b
__builtin_msa_clt_s_d
__builtin_msa_clt_s_h
__builtin_msa_clt_s_w
__builtin_msa_clt_u_b
__builtin_msa_clt_u_d
__builtin_msa_clt_u_h
__builtin_msa_clt_u_w
__builtin_msa_clti_s_b
__builtin_msa_clti_s_d
__builtin_msa_clti_s_h
__builtin_msa_clti_s_w
__builtin_msa_clti_u_b
__builtin_msa_clti_u_d
__builtin_msa_clti_u_h
__builtin_msa_clti_u_w
__builtin_mips_cmp_eq_ph
__builtin_mips_cmp_le_ph
__builtin_mips_cmp_lt_ph
__builtin_mips_cmpgdu_eq_qb
__builtin_mips_cmpgdu_le_qb
__builtin_mips_cmpgdu_lt_qb
__builtin_mips_cmpgu_eq_qb
__builtin_mips_cmpgu_le_qb
__builtin_mips_cmpgu_lt_qb
__builtin_mips_cmpu_eq_qb
__builtin_mips_cmpu_le_qb
__builtin_mips_cmpu_lt_qb
__builtin_msa_copy_s_b
__builtin_msa_copy_s_d
__builtin_msa_copy_s_h
__builtin_msa_copy_s_w
__builtin_msa_copy_u_b
__builtin_msa_copy_u_d
__builtin_msa_copy_u_h
__builtin_msa_copy_u_w
__builtin_msa_ctcmsa
__builtin_msa_div_s_b
__builtin_msa_div_s_d
__builtin_msa_div_s_h
__builtin_msa_div_s_w
__builtin_msa_div_u_b
__builtin_msa_div_u_d
__builtin_msa_div_u_h
__builtin_msa_div_u_w
__builtin_mips_dlsa
__builtin_msa_dotp_s_d
__builtin_msa_dotp_s_h
__builtin_msa_dotp_s_w
__builtin_msa_dotp_u_d
__builtin_msa_dotp_u_h
__builtin_msa_dotp_u_w
__builtin_mips_dpa_w_ph
__builtin_msa_dpadd_s_d
__builtin_msa_dpadd_s_h
__builtin_msa_dpadd_s_w
__builtin_msa_dpadd_u_d
__builtin_msa_dpadd_u_h
__builtin_msa_dpadd_u_w
__builtin_mips_dpaq_s_w_ph
__builtin_mips_dpaq_sa_l_w
__builtin_mips_dpaqx_s_w_ph
__builtin_mips_dpaqx_sa_w_ph
__builtin_mips_dpau_h_qbl
__builtin_mips_dpau_h_qbr
__builtin_mips_dpax_w_ph
__builtin_mips_dps_w_ph
__builtin_mips_dpsq_s_w_ph
__builtin_mips_dpsq_sa_l_w
__builtin_mips_dpsqx_s_w_ph
__builtin_mips_dpsqx_sa_w_ph
__builtin_mips_dpsu_h_qbl
__builtin_mips_dpsu_h_qbr
__builtin_msa_dpsub_s_d
__builtin_msa_dpsub_s_h
__builtin_msa_dpsub_s_w
__builtin_msa_dpsub_u_d
__builtin_msa_dpsub_u_h
__builtin_msa_dpsub_u_w
__builtin_mips_dpsx_w_ph
__builtin_mips_extp
__builtin_mips_extpdp
__builtin_mips_extr_r_w
__builtin_mips_extr_rs_w
__builtin_mips_extr_s_h
__builtin_mips_extr_w
__builtin_msa_fadd_d
__builtin_msa_fadd_w
__builtin_msa_fcaf_d
__builtin_msa_fcaf_w
__builtin_msa_fceq_d
__builtin_msa_fceq_w
__builtin_msa_fclass_d
__builtin_msa_fclass_w
__builtin_msa_fcle_d
__builtin_msa_fcle_w
__builtin_msa_fclt_d
__builtin_msa_fclt_w
__builtin_msa_fcne_d
__builtin_msa_fcne_w
__builtin_msa_fcor_d
__builtin_msa_fcor_w
__builtin_msa_fcueq_d
__builtin_msa_fcueq_w
__builtin_msa_fcule_d
__builtin_msa_fcule_w
__builtin_msa_fcult_d
__builtin_msa_fcult_w
__builtin_msa_fcun_d
__builtin_msa_fcun_w
__builtin_msa_fcune_d
__builtin_msa_fcune_w
__builtin_msa_fdiv_d
__builtin_msa_fdiv_w
__builtin_msa_fexdo_h
__builtin_msa_fexdo_w
__builtin_msa_fexp2_d
__builtin_msa_fexp2_w
__builtin_msa_fexupl_d
__builtin_msa_fexupl_w
__builtin_msa_fexupr_d
__builtin_msa_fexupr_w
__builtin_msa_ffint_s_d
__builtin_msa_ffint_s_w
__builtin_msa_ffint_u_d
__builtin_msa_ffint_u_w
__builtin_msa_ffql_d
__builtin_msa_ffql_w
__builtin_msa_ffqr_d
__builtin_msa_ffqr_w
__builtin_msa_fill_b
__builtin_msa_fill_d
__builtin_msa_fill_h
__builtin_msa_fill_w
__builtin_msa_flog2_d
__builtin_msa_flog2_w
__builtin_msa_fmadd_d
__builtin_msa_fmadd_w
__builtin_msa_fmax_a_d
__builtin_msa_fmax_a_w
__builtin_msa_fmax_d
__builtin_msa_fmax_w
__builtin_msa_fmin_a_d
__builtin_msa_fmin_a_w
__builtin_msa_fmin_d
__builtin_msa_fmin_w
__builtin_msa_fmsub_d
__builtin_msa_fmsub_w
__builtin_msa_fmul_d
__builtin_msa_fmul_w
__builtin_msa_frcp_d
__builtin_msa_frcp_w
__builtin_msa_frint_d
__builtin_msa_frint_w
__builtin_msa_frsqrt_d
__builtin_msa_frsqrt_w
__builtin_msa_fsaf_d
__builtin_msa_fsaf_w
__builtin_msa_fseq_d
__builtin_msa_fseq_w
__builtin_msa_fsle_d
__builtin_msa_fsle_w
__builtin_msa_fslt_d
__builtin_msa_fslt_w
__builtin_msa_fsne_d
__builtin_msa_fsne_w
__builtin_msa_fsor_d
__builtin_msa_fsor_w
__builtin_msa_fsqrt_d
__builtin_msa_fsqrt_w
__builtin_msa_fsub_d
__builtin_msa_fsub_w
__builtin_msa_fsueq_d
__builtin_msa_fsueq_w
__builtin_msa_fsule_d
__builtin_msa_fsule_w
__builtin_msa_fsult_d
__builtin_msa_fsult_w
__builtin_msa_fsun_d
__builtin_msa_fsun_w
__builtin_msa_fsune_d
__builtin_msa_fsune_w
__builtin_msa_ftint_s_d
__builtin_msa_ftint_s_w
__builtin_msa_ftint_u_d
__builtin_msa_ftint_u_w
__builtin_msa_ftq_h
__builtin_msa_ftq_w
__builtin_msa_ftrunc_s_d
__builtin_msa_ftrunc_s_w
__builtin_msa_ftrunc_u_d
__builtin_msa_ftrunc_u_w
__builtin_msa_hadd_s_d
__builtin_msa_hadd_s_h
__builtin_msa_hadd_s_w
__builtin_msa_hadd_u_d
__builtin_msa_hadd_u_h
__builtin_msa_hadd_u_w
__builtin_msa_hsub_s_d
__builtin_msa_hsub_s_h
__builtin_msa_hsub_s_w
__builtin_msa_hsub_u_d
__builtin_msa_hsub_u_h
__builtin_msa_hsub_u_w
__builtin_msa_ilvev_b
__builtin_msa_ilvev_d
__builtin_msa_ilvev_h
__builtin_msa_ilvev_w
__builtin_msa_ilvl_b
__builtin_msa_ilvl_d
__builtin_msa_ilvl_h
__builtin_msa_ilvl_w
__builtin_msa_ilvod_b
__builtin_msa_ilvod_d
__builtin_msa_ilvod_h
__builtin_msa_ilvod_w
__builtin_msa_ilvr_b
__builtin_msa_ilvr_d
__builtin_msa_ilvr_h
__builtin_msa_ilvr_w
__builtin_msa_insert_b
__builtin_msa_insert_d
__builtin_msa_insert_h
__builtin_msa_insert_w
__builtin_mips_insv
__builtin_msa_insve_b
__builtin_msa_insve_d
__builtin_msa_insve_h
__builtin_msa_insve_w
__builtin_mips_lbux
__builtin_msa_ld_b
__builtin_msa_ld_d
__builtin_msa_ld_h
__builtin_msa_ld_w
__builtin_msa_ldi_b
__builtin_msa_ldi_d
__builtin_msa_ldi_h
__builtin_msa_ldi_w
__builtin_mips_lhx
__builtin_mips_lsa
__builtin_mips_lwx
__builtin_mips_madd
__builtin_msa_madd_q_h
__builtin_msa_madd_q_w
__builtin_msa_maddr_q_h
__builtin_msa_maddr_q_w
__builtin_mips_maddu
__builtin_msa_maddv_b
__builtin_msa_maddv_d
__builtin_msa_maddv_h
__builtin_msa_maddv_w
__builtin_mips_maq_s_w_phl
__builtin_mips_maq_s_w_phr
__builtin_mips_maq_sa_w_phl
__builtin_mips_maq_sa_w_phr
__builtin_msa_max_a_b
__builtin_msa_max_a_d
__builtin_msa_max_a_h
__builtin_msa_max_a_w
__builtin_msa_max_s_b
__builtin_msa_max_s_d
__builtin_msa_max_s_h
__builtin_msa_max_s_w
__builtin_msa_max_u_b
__builtin_msa_max_u_d
__builtin_msa_max_u_h
__builtin_msa_max_u_w
__builtin_msa_maxi_s_b
__builtin_msa_maxi_s_d
__builtin_msa_maxi_s_h
__builtin_msa_maxi_s_w
__builtin_msa_maxi_u_b
__builtin_msa_maxi_u_d
__builtin_msa_maxi_u_h
__builtin_msa_maxi_u_w
__builtin_msa_min_a_b
__builtin_msa_min_a_d
__builtin_msa_min_a_h
__builtin_msa_min_a_w
__builtin_msa_min_s_b
__builtin_msa_min_s_d
__builtin_msa_min_s_h
__builtin_msa_min_s_w
__builtin_msa_min_u_b
__builtin_msa_min_u_d
__builtin_msa_min_u_h
__builtin_msa_min_u_w
__builtin_msa_mini_s_b
__builtin_msa_mini_s_d
__builtin_msa_mini_s_h
__builtin_msa_mini_s_w
__builtin_msa_mini_u_b
__builtin_msa_mini_u_d
__builtin_msa_mini_u_h
__builtin_msa_mini_u_w
__builtin_msa_mod_s_b
__builtin_msa_mod_s_d
__builtin_msa_mod_s_h
__builtin_msa_mod_s_w
__builtin_msa_mod_u_b
__builtin_msa_mod_u_d
__builtin_msa_mod_u_h
__builtin_msa_mod_u_w
__builtin_mips_modsub
__builtin_msa_move_v
__builtin_mips_msub
__builtin_msa_msub_q_h
__builtin_msa_msub_q_w
__builtin_msa_msubr_q_h
__builtin_msa_msubr_q_w
__builtin_mips_msubu
__builtin_msa_msubv_b
__builtin_msa_msubv_d
__builtin_msa_msubv_h
__builtin_msa_msubv_w
__builtin_mips_mthlip
__builtin_mips_mul_ph
__builtin_msa_mul_q_h
__builtin_msa_mul_q_w
__builtin_mips_mul_s_ph
__builtin_mips_muleq_s_w_phl
__builtin_mips_muleq_s_w_phr
__builtin_mips_muleu_s_ph_qbl
__builtin_mips_muleu_s_ph_qbr
__builtin_mips_mulq_rs_ph
__builtin_mips_mulq_rs_w
__builtin_mips_mulq_s_ph
__builtin_mips_mulq_s_w
__builtin_msa_mulr_q_h
__builtin_msa_mulr_q_w
__builtin_mips_mulsa_w_ph
__builtin_mips_mulsaq_s_w_ph
__builtin_mips_mult
__builtin_mips_multu
__builtin_msa_mulv_b
__builtin_msa_mulv_d
__builtin_msa_mulv_h
__builtin_msa_mulv_w
__builtin_msa_nloc_b
__builtin_msa_nloc_d
__builtin_msa_nloc_h
__builtin_msa_nloc_w
__builtin_msa_nlzc_b
__builtin_msa_nlzc_d
__builtin_msa_nlzc_h
__builtin_msa_nlzc_w
__builtin_msa_nor_v
__builtin_msa_nori_b
__builtin_msa_or_v
__builtin_msa_ori_b
__builtin_mips_packrl_ph
__builtin_msa_pckev_b
__builtin_msa_pckev_d
__builtin_msa_pckev_h
__builtin_msa_pckev_w
__builtin_msa_pckod_b
__builtin_msa_pckod_d
__builtin_msa_pckod_h
__builtin_msa_pckod_w
__builtin_msa_pcnt_b
__builtin_msa_pcnt_d
__builtin_msa_pcnt_h
__builtin_msa_pcnt_w
__builtin_mips_pick_ph
__builtin_mips_pick_qb
__builtin_mips_preceq_w_phl
__builtin_mips_preceq_w_phr
__builtin_mips_precequ_ph_qbl
__builtin_mips_precequ_ph_qbla
__builtin_mips_precequ_ph_qbr
__builtin_mips_precequ_ph_qbra
__builtin_mips_preceu_ph_qbl
__builtin_mips_preceu_ph_qbla
__builtin_mips_preceu_ph_qbr
__builtin_mips_preceu_ph_qbra
__builtin_mips_precr_qb_ph
__builtin_mips_precr_sra_ph_w
__builtin_mips_precr_sra_r_ph_w
__builtin_mips_precrq_ph_w
__builtin_mips_precrq_qb_ph
__builtin_mips_precrq_rs_ph_w
__builtin_mips_precrqu_s_qb_ph
__builtin_mips_prepend
__builtin_mips_raddu_w_qb
__builtin_mips_rddsp
__builtin_mips_repl_ph
__builtin_mips_repl_qb
__builtin_msa_sat_s_b
__builtin_msa_sat_s_d
__builtin_msa_sat_s_h
__builtin_msa_sat_s_w
__builtin_msa_sat_u_b
__builtin_msa_sat_u_d
__builtin_msa_sat_u_h
__builtin_msa_sat_u_w
__builtin_msa_shf_b
__builtin_msa_shf_h
__builtin_msa_shf_w
__builtin_mips_shilo
__builtin_mips_shll_ph
__builtin_mips_shll_qb
__builtin_mips_shll_s_ph
__builtin_mips_shll_s_w
__builtin_mips_shra_ph
__builtin_mips_shra_qb
__builtin_mips_shra_r_ph
__builtin_mips_shra_r_qb
__builtin_mips_shra_r_w
__builtin_mips_shrl_ph
__builtin_mips_shrl_qb
__builtin_msa_sld_b
__builtin_msa_sld_d
__builtin_msa_sld_h
__builtin_msa_sld_w
__builtin_msa_sldi_b
__builtin_msa_sldi_d
__builtin_msa_sldi_h
__builtin_msa_sldi_w
__builtin_msa_sll_b
__builtin_msa_sll_d
__builtin_msa_sll_h
__builtin_msa_sll_w
__builtin_msa_slli_b
__builtin_msa_slli_d
__builtin_msa_slli_h
__builtin_msa_slli_w
__builtin_msa_splat_b
__builtin_msa_splat_d
__builtin_msa_splat_h
__builtin_msa_splat_w
__builtin_msa_splati_b
__builtin_msa_splati_d
__builtin_msa_splati_h
__builtin_msa_splati_w
__builtin_msa_sra_b
__builtin_msa_sra_d
__builtin_msa_sra_h
__builtin_msa_sra_w
__builtin_msa_srai_b
__builtin_msa_srai_d
__builtin_msa_srai_h
__builtin_msa_srai_w
__builtin_msa_srar_b
__builtin_msa_srar_d
__builtin_msa_srar_h
__builtin_msa_srar_w
__builtin_msa_srari_b
__builtin_msa_srari_d
__builtin_msa_srari_h
__builtin_msa_srari_w
__builtin_msa_srl_b
__builtin_msa_srl_d
__builtin_msa_srl_h
__builtin_msa_srl_w
__builtin_msa_srli_b
__builtin_msa_srli_d
__builtin_msa_srli_h
__builtin_msa_srli_w
__builtin_msa_srlr_b
__builtin_msa_srlr_d
__builtin_msa_srlr_h
__builtin_msa_srlr_w
__builtin_msa_srlri_b
__builtin_msa_srlri_d
__builtin_msa_srlri_h
__builtin_msa_srlri_w
__builtin_msa_st_b
__builtin_msa_st_d
__builtin_msa_st_h
__builtin_msa_st_w
__builtin_mips_subq_ph
__builtin_mips_subq_s_ph
__builtin_mips_subq_s_w
__builtin_mips_subqh_ph
__builtin_mips_subqh_r_ph
__builtin_mips_subqh_r_w
__builtin_mips_subqh_w
__builtin_msa_subs_s_b
__builtin_msa_subs_s_d
__builtin_msa_subs_s_h
__builtin_msa_subs_s_w
__builtin_msa_subs_u_b
__builtin_msa_subs_u_d
__builtin_msa_subs_u_h
__builtin_msa_subs_u_w
__builtin_msa_subsus_u_b
__builtin_msa_subsus_u_d
__builtin_msa_subsus_u_h
__builtin_msa_subsus_u_w
__builtin_msa_subsuu_s_b
__builtin_msa_subsuu_s_d
__builtin_msa_subsuu_s_h
__builtin_msa_subsuu_s_w
__builtin_mips_subu_ph
__builtin_mips_subu_qb
__builtin_mips_subu_s_ph
__builtin_mips_subu_s_qb
__builtin_mips_subuh_qb
__builtin_mips_subuh_r_qb
__builtin_msa_subv_b
__builtin_msa_subv_d
__builtin_msa_subv_h
__builtin_msa_subv_w
__builtin_msa_subvi_b
__builtin_msa_subvi_d
__builtin_msa_subvi_h
__builtin_msa_subvi_w
__builtin_msa_vshf_b
__builtin_msa_vshf_d
__builtin_msa_vshf_h
__builtin_msa_vshf_w
__builtin_mips_wrdsp
__builtin_msa_xor_v
__builtin_msa_xori_b
__nvvm_add_rm_d
__nvvm_add_rm_f
__nvvm_add_rm_ftz_f
__nvvm_add_rn_d
__nvvm_add_rn_f
__nvvm_add_rn_ftz_f
__nvvm_add_rp_d
__nvvm_add_rp_f
__nvvm_add_rp_ftz_f
__nvvm_add_rz_d
__nvvm_add_rz_f
__nvvm_add_rz_ftz_f
__nvvm_bar_sync
__nvvm_bar_warp_sync
__nvvm_bar
__nvvm_bar_n
__nvvm_barrier_sync
__nvvm_barrier_sync_cnt
__syncthreads
__nvvm_bar0_and
__nvvm_bar0_or
__nvvm_bar0_popc
__nvvm_bitcast_d2ll
__nvvm_bitcast_f2i
__nvvm_bitcast_i2f
__nvvm_bitcast_ll2d
__nvvm_ceil_d
__nvvm_ceil_f
__nvvm_ceil_ftz_f
__nvvm_cos_approx_f
__nvvm_cos_approx_ftz_f
__nvvm_d2f_rm
__nvvm_d2f_rm_ftz
__nvvm_d2f_rn
__nvvm_d2f_rn_ftz
__nvvm_d2f_rp
__nvvm_d2f_rp_ftz
__nvvm_d2f_rz
__nvvm_d2f_rz_ftz
__nvvm_d2i_hi
__nvvm_d2i_lo
__nvvm_d2i_rm
__nvvm_d2i_rn
__nvvm_d2i_rp
__nvvm_d2i_rz
__nvvm_d2ll_rm
__nvvm_d2ll_rn
__nvvm_d2ll_rp
__nvvm_d2ll_rz
__nvvm_d2ui_rm
__nvvm_d2ui_rn
__nvvm_d2ui_rp
__nvvm_d2ui_rz
__nvvm_d2ull_rm
__nvvm_d2ull_rn
__nvvm_d2ull_rp
__nvvm_d2ull_rz
__nvvm_div_approx_f
__nvvm_div_approx_ftz_f
__nvvm_div_rm_d
__nvvm_div_rm_f
__nvvm_div_rm_ftz_f
__nvvm_div_rn_d
__nvvm_div_rn_f
__nvvm_div_rn_ftz_f
__nvvm_div_rp_d
__nvvm_div_rp_f
__nvvm_div_rp_ftz_f
__nvvm_div_rz_d
__nvvm_div_rz_f
__nvvm_div_rz_ftz_f
__nvvm_ex2_approx_d
__nvvm_ex2_approx_f
__nvvm_ex2_approx_ftz_f
__nvvm_f2h_rn
__nvvm_f2h_rn_ftz
__nvvm_f2i_rm
__nvvm_f2i_rm_ftz
__nvvm_f2i_rn
__nvvm_f2i_rn_ftz
__nvvm_f2i_rp
__nvvm_f2i_rp_ftz
__nvvm_f2i_rz
__nvvm_f2i_rz_ftz
__nvvm_f2ll_rm
__nvvm_f2ll_rm_ftz
__nvvm_f2ll_rn
__nvvm_f2ll_rn_ftz
__nvvm_f2ll_rp
__nvvm_f2ll_rp_ftz
__nvvm_f2ll_rz
__nvvm_f2ll_rz_ftz
__nvvm_f2ui_rm
__nvvm_f2ui_rm_ftz
__nvvm_f2ui_rn
__nvvm_f2ui_rn_ftz
__nvvm_f2ui_rp
__nvvm_f2ui_rp_ftz
__nvvm_f2ui_rz
__nvvm_f2ui_rz_ftz
__nvvm_f2ull_rm
__nvvm_f2ull_rm_ftz
__nvvm_f2ull_rn
__nvvm_f2ull_rn_ftz
__nvvm_f2ull_rp
__nvvm_f2ull_rp_ftz
__nvvm_f2ull_rz
__nvvm_f2ull_rz_ftz
__nvvm_fabs_d
__nvvm_fabs_f
__nvvm_fabs_ftz_f
__nvvm_floor_d
__nvvm_floor_f
__nvvm_floor_ftz_f
__nvvm_fma_rm_d
__nvvm_fma_rm_f
__nvvm_fma_rm_ftz_f
__nvvm_fma_rn_d
__nvvm_fma_rn_f
__nvvm_fma_rn_ftz_f
__nvvm_fma_rp_d
__nvvm_fma_rp_f
__nvvm_fma_rp_ftz_f
__nvvm_fma_rz_d
__nvvm_fma_rz_f
__nvvm_fma_rz_ftz_f
__nvvm_fmax_d
__nvvm_fmax_f
__nvvm_fmax_ftz_f
__nvvm_fmin_d
__nvvm_fmin_f
__nvvm_fmin_ftz_f
__nvvm_fns
__nvvm_i2d_rm
__nvvm_i2d_rn
__nvvm_i2d_rp
__nvvm_i2d_rz
__nvvm_i2f_rm
__nvvm_i2f_rn
__nvvm_i2f_rp
__nvvm_i2f_rz
__nvvm_isspacep_const
__nvvm_isspacep_global
__nvvm_isspacep_local
__nvvm_isspacep_shared
__nvvm_istypep_sampler
__nvvm_istypep_surface
__nvvm_istypep_texture
__nvvm_lg2_approx_d
__nvvm_lg2_approx_f
__nvvm_lg2_approx_ftz_f
__nvvm_ll2d_rm
__nvvm_ll2d_rn
__nvvm_ll2d_rp
__nvvm_ll2d_rz
__nvvm_ll2f_rm
__nvvm_ll2f_rn
__nvvm_ll2f_rp
__nvvm_ll2f_rz
__nvvm_lohi_i2d
__nvvm_match_any_sync_i32
__nvvm_match_any_sync_i64
__nvvm_membar_cta
__nvvm_membar_gl
__nvvm_membar_sys
__nvvm_mul_rm_d
__nvvm_mul_rm_f
__nvvm_mul_rm_ftz_f
__nvvm_mul_rn_d
__nvvm_mul_rn_f
__nvvm_mul_rn_ftz_f
__nvvm_mul_rp_d
__nvvm_mul_rp_f
__nvvm_mul_rp_ftz_f
__nvvm_mul_rz_d
__nvvm_mul_rz_f
__nvvm_mul_rz_ftz_f
__nvvm_mul24_i
__nvvm_mul24_ui
__nvvm_mulhi_i
__nvvm_mulhi_ll
__nvvm_mulhi_ui
__nvvm_mulhi_ull
__nvvm_prmt
__nvvm_rcp_approx_ftz_d
__nvvm_rcp_rm_d
__nvvm_rcp_rm_f
__nvvm_rcp_rm_ftz_f
__nvvm_rcp_rn_d
__nvvm_rcp_rn_f
__nvvm_rcp_rn_ftz_f
__nvvm_rcp_rp_d
__nvvm_rcp_rp_f
__nvvm_rcp_rp_ftz_f
__nvvm_rcp_rz_d
__nvvm_rcp_rz_f
__nvvm_rcp_rz_ftz_f
__nvvm_read_ptx_sreg_clock
__nvvm_read_ptx_sreg_clock64
__nvvm_read_ptx_sreg_ctaid_w
__nvvm_read_ptx_sreg_ctaid_x
__nvvm_read_ptx_sreg_ctaid_y
__nvvm_read_ptx_sreg_ctaid_z
__nvvm_read_ptx_sreg_envreg0
__nvvm_read_ptx_sreg_envreg1
__nvvm_read_ptx_sreg_envreg10
__nvvm_read_ptx_sreg_envreg11
__nvvm_read_ptx_sreg_envreg12
__nvvm_read_ptx_sreg_envreg13
__nvvm_read_ptx_sreg_envreg14
__nvvm_read_ptx_sreg_envreg15
__nvvm_read_ptx_sreg_envreg16
__nvvm_read_ptx_sreg_envreg17
__nvvm_read_ptx_sreg_envreg18
__nvvm_read_ptx_sreg_envreg19
__nvvm_read_ptx_sreg_envreg2
__nvvm_read_ptx_sreg_envreg20
__nvvm_read_ptx_sreg_envreg21
__nvvm_read_ptx_sreg_envreg22
__nvvm_read_ptx_sreg_envreg23
__nvvm_read_ptx_sreg_envreg24
__nvvm_read_ptx_sreg_envreg25
__nvvm_read_ptx_sreg_envreg26
__nvvm_read_ptx_sreg_envreg27
__nvvm_read_ptx_sreg_envreg28
__nvvm_read_ptx_sreg_envreg29
__nvvm_read_ptx_sreg_envreg3
__nvvm_read_ptx_sreg_envreg30
__nvvm_read_ptx_sreg_envreg31
__nvvm_read_ptx_sreg_envreg4
__nvvm_read_ptx_sreg_envreg5
__nvvm_read_ptx_sreg_envreg6
__nvvm_read_ptx_sreg_envreg7
__nvvm_read_ptx_sreg_envreg8
__nvvm_read_ptx_sreg_envreg9
__nvvm_read_ptx_sreg_gridid
__nvvm_read_ptx_sreg_laneid
__nvvm_read_ptx_sreg_lanemask_eq
__nvvm_read_ptx_sreg_lanemask_ge
__nvvm_read_ptx_sreg_lanemask_gt
__nvvm_read_ptx_sreg_lanemask_le
__nvvm_read_ptx_sreg_lanemask_lt
__nvvm_read_ptx_sreg_nctaid_w
__nvvm_read_ptx_sreg_nctaid_x
__nvvm_read_ptx_sreg_nctaid_y
__nvvm_read_ptx_sreg_nctaid_z
__nvvm_read_ptx_sreg_nsmid
__nvvm_read_ptx_sreg_ntid_w
__nvvm_read_ptx_sreg_ntid_x
__nvvm_read_ptx_sreg_ntid_y
__nvvm_read_ptx_sreg_ntid_z
__nvvm_read_ptx_sreg_nwarpid
__nvvm_read_ptx_sreg_pm0
__nvvm_read_ptx_sreg_pm1
__nvvm_read_ptx_sreg_pm2
__nvvm_read_ptx_sreg_pm3
__nvvm_read_ptx_sreg_smid
__nvvm_read_ptx_sreg_tid_w
__nvvm_read_ptx_sreg_tid_x
__nvvm_read_ptx_sreg_tid_y
__nvvm_read_ptx_sreg_tid_z
__nvvm_read_ptx_sreg_warpid
__nvvm_read_ptx_sreg_warpsize
__nvvm_rotate_b32
__nvvm_rotate_b64
__nvvm_rotate_right_b64
__nvvm_round_d
__nvvm_round_f
__nvvm_round_ftz_f
__nvvm_rsqrt_approx_d
__nvvm_rsqrt_approx_f
__nvvm_rsqrt_approx_ftz_f
__nvvm_sad_i
__nvvm_sad_ui
__nvvm_saturate_d
__nvvm_saturate_f
__nvvm_saturate_ftz_f
__nvvm_shfl_bfly_f32
__nvvm_shfl_bfly_i32
__nvvm_shfl_down_f32
__nvvm_shfl_down_i32
__nvvm_shfl_idx_f32
__nvvm_shfl_idx_i32
__nvvm_shfl_sync_bfly_f32
__nvvm_shfl_sync_bfly_i32
__nvvm_shfl_sync_down_f32
__nvvm_shfl_sync_down_i32
__nvvm_shfl_sync_idx_f32
__nvvm_shfl_sync_idx_i32
__nvvm_shfl_sync_up_f32
__nvvm_shfl_sync_up_i32
__nvvm_shfl_up_f32
__nvvm_shfl_up_i32
__nvvm_sin_approx_f
__nvvm_sin_approx_ftz_f
__nvvm_sqrt_approx_f
__nvvm_sqrt_approx_ftz_f
__nvvm_sqrt_f
__nvvm_sqrt_rm_d
__nvvm_sqrt_rm_f
__nvvm_sqrt_rm_ftz_f
__nvvm_sqrt_rn_d
__nvvm_sqrt_rn_f
__nvvm_sqrt_rn_ftz_f
__nvvm_sqrt_rp_d
__nvvm_sqrt_rp_f
__nvvm_sqrt_rp_ftz_f
__nvvm_sqrt_rz_d
__nvvm_sqrt_rz_f
__nvvm_sqrt_rz_ftz_f
__nvvm_suq_array_size
__nvvm_suq_channel_data_type
__nvvm_suq_channel_order
__nvvm_suq_depth
__nvvm_suq_height
__nvvm_suq_width
__nvvm_sust_b_1d_array_i16_clamp
__nvvm_sust_b_1d_array_i16_trap
__nvvm_sust_b_1d_array_i16_zero
__nvvm_sust_b_1d_array_i32_clamp
__nvvm_sust_b_1d_array_i32_trap
__nvvm_sust_b_1d_array_i32_zero
__nvvm_sust_b_1d_array_i64_clamp
__nvvm_sust_b_1d_array_i64_trap
__nvvm_sust_b_1d_array_i64_zero
__nvvm_sust_b_1d_array_i8_clamp
__nvvm_sust_b_1d_array_i8_trap
__nvvm_sust_b_1d_array_i8_zero
__nvvm_sust_b_1d_array_v2i16_clamp
__nvvm_sust_b_1d_array_v2i16_trap
__nvvm_sust_b_1d_array_v2i16_zero
__nvvm_sust_b_1d_array_v2i32_clamp
__nvvm_sust_b_1d_array_v2i32_trap
__nvvm_sust_b_1d_array_v2i32_zero
__nvvm_sust_b_1d_array_v2i64_clamp
__nvvm_sust_b_1d_array_v2i64_trap
__nvvm_sust_b_1d_array_v2i64_zero
__nvvm_sust_b_1d_array_v2i8_clamp
__nvvm_sust_b_1d_array_v2i8_trap
__nvvm_sust_b_1d_array_v2i8_zero
__nvvm_sust_b_1d_array_v4i16_clamp
__nvvm_sust_b_1d_array_v4i16_trap
__nvvm_sust_b_1d_array_v4i16_zero
__nvvm_sust_b_1d_array_v4i32_clamp
__nvvm_sust_b_1d_array_v4i32_trap
__nvvm_sust_b_1d_array_v4i32_zero
__nvvm_sust_b_1d_array_v4i8_clamp
__nvvm_sust_b_1d_array_v4i8_trap
__nvvm_sust_b_1d_array_v4i8_zero
__nvvm_sust_b_1d_i16_clamp
__nvvm_sust_b_1d_i16_trap
__nvvm_sust_b_1d_i16_zero
__nvvm_sust_b_1d_i32_clamp
__nvvm_sust_b_1d_i32_trap
__nvvm_sust_b_1d_i32_zero
__nvvm_sust_b_1d_i64_clamp
__nvvm_sust_b_1d_i64_trap
__nvvm_sust_b_1d_i64_zero
__nvvm_sust_b_1d_i8_clamp
__nvvm_sust_b_1d_i8_trap
__nvvm_sust_b_1d_i8_zero
__nvvm_sust_b_1d_v2i16_clamp
__nvvm_sust_b_1d_v2i16_trap
__nvvm_sust_b_1d_v2i16_zero
__nvvm_sust_b_1d_v2i32_clamp
__nvvm_sust_b_1d_v2i32_trap
__nvvm_sust_b_1d_v2i32_zero
__nvvm_sust_b_1d_v2i64_clamp
__nvvm_sust_b_1d_v2i64_trap
__nvvm_sust_b_1d_v2i64_zero
__nvvm_sust_b_1d_v2i8_clamp
__nvvm_sust_b_1d_v2i8_trap
__nvvm_sust_b_1d_v2i8_zero
__nvvm_sust_b_1d_v4i16_clamp
__nvvm_sust_b_1d_v4i16_trap
__nvvm_sust_b_1d_v4i16_zero
__nvvm_sust_b_1d_v4i32_clamp
__nvvm_sust_b_1d_v4i32_trap
__nvvm_sust_b_1d_v4i32_zero
__nvvm_sust_b_1d_v4i8_clamp
__nvvm_sust_b_1d_v4i8_trap
__nvvm_sust_b_1d_v4i8_zero
__nvvm_sust_b_2d_array_i16_clamp
__nvvm_sust_b_2d_array_i16_trap
__nvvm_sust_b_2d_array_i16_zero
__nvvm_sust_b_2d_array_i32_clamp
__nvvm_sust_b_2d_array_i32_trap
__nvvm_sust_b_2d_array_i32_zero
__nvvm_sust_b_2d_array_i64_clamp
__nvvm_sust_b_2d_array_i64_trap
__nvvm_sust_b_2d_array_i64_zero
__nvvm_sust_b_2d_array_i8_clamp
__nvvm_sust_b_2d_array_i8_trap
__nvvm_sust_b_2d_array_i8_zero
__nvvm_sust_b_2d_array_v2i16_clamp
__nvvm_sust_b_2d_array_v2i16_trap
__nvvm_sust_b_2d_array_v2i16_zero
__nvvm_sust_b_2d_array_v2i32_clamp
__nvvm_sust_b_2d_array_v2i32_trap
__nvvm_sust_b_2d_array_v2i32_zero
__nvvm_sust_b_2d_array_v2i64_clamp
__nvvm_sust_b_2d_array_v2i64_trap
__nvvm_sust_b_2d_array_v2i64_zero
__nvvm_sust_b_2d_array_v2i8_clamp
__nvvm_sust_b_2d_array_v2i8_trap
__nvvm_sust_b_2d_array_v2i8_zero
__nvvm_sust_b_2d_array_v4i16_clamp
__nvvm_sust_b_2d_array_v4i16_trap
__nvvm_sust_b_2d_array_v4i16_zero
__nvvm_sust_b_2d_array_v4i32_clamp
__nvvm_sust_b_2d_array_v4i32_trap
__nvvm_sust_b_2d_array_v4i32_zero
__nvvm_sust_b_2d_array_v4i8_clamp
__nvvm_sust_b_2d_array_v4i8_trap
__nvvm_sust_b_2d_array_v4i8_zero
__nvvm_sust_b_2d_i16_clamp
__nvvm_sust_b_2d_i16_trap
__nvvm_sust_b_2d_i16_zero
__nvvm_sust_b_2d_i32_clamp
__nvvm_sust_b_2d_i32_trap
__nvvm_sust_b_2d_i32_zero
__nvvm_sust_b_2d_i64_clamp
__nvvm_sust_b_2d_i64_trap
__nvvm_sust_b_2d_i64_zero
__nvvm_sust_b_2d_i8_clamp
__nvvm_sust_b_2d_i8_trap
__nvvm_sust_b_2d_i8_zero
__nvvm_sust_b_2d_v2i16_clamp
__nvvm_sust_b_2d_v2i16_trap
__nvvm_sust_b_2d_v2i16_zero
__nvvm_sust_b_2d_v2i32_clamp
__nvvm_sust_b_2d_v2i32_trap
__nvvm_sust_b_2d_v2i32_zero
__nvvm_sust_b_2d_v2i64_clamp
__nvvm_sust_b_2d_v2i64_trap
__nvvm_sust_b_2d_v2i64_zero
__nvvm_sust_b_2d_v2i8_clamp
__nvvm_sust_b_2d_v2i8_trap
__nvvm_sust_b_2d_v2i8_zero
__nvvm_sust_b_2d_v4i16_clamp
__nvvm_sust_b_2d_v4i16_trap
__nvvm_sust_b_2d_v4i16_zero
__nvvm_sust_b_2d_v4i32_clamp
__nvvm_sust_b_2d_v4i32_trap
__nvvm_sust_b_2d_v4i32_zero
__nvvm_sust_b_2d_v4i8_clamp
__nvvm_sust_b_2d_v4i8_trap
__nvvm_sust_b_2d_v4i8_zero
__nvvm_sust_b_3d_i16_clamp
__nvvm_sust_b_3d_i16_trap
__nvvm_sust_b_3d_i16_zero
__nvvm_sust_b_3d_i32_clamp
__nvvm_sust_b_3d_i32_trap
__nvvm_sust_b_3d_i32_zero
__nvvm_sust_b_3d_i64_clamp
__nvvm_sust_b_3d_i64_trap
__nvvm_sust_b_3d_i64_zero
__nvvm_sust_b_3d_i8_clamp
__nvvm_sust_b_3d_i8_trap
__nvvm_sust_b_3d_i8_zero
__nvvm_sust_b_3d_v2i16_clamp
__nvvm_sust_b_3d_v2i16_trap
__nvvm_sust_b_3d_v2i16_zero
__nvvm_sust_b_3d_v2i32_clamp
__nvvm_sust_b_3d_v2i32_trap
__nvvm_sust_b_3d_v2i32_zero
__nvvm_sust_b_3d_v2i64_clamp
__nvvm_sust_b_3d_v2i64_trap
__nvvm_sust_b_3d_v2i64_zero
__nvvm_sust_b_3d_v2i8_clamp
__nvvm_sust_b_3d_v2i8_trap
__nvvm_sust_b_3d_v2i8_zero
__nvvm_sust_b_3d_v4i16_clamp
__nvvm_sust_b_3d_v4i16_trap
__nvvm_sust_b_3d_v4i16_zero
__nvvm_sust_b_3d_v4i32_clamp
__nvvm_sust_b_3d_v4i32_trap
__nvvm_sust_b_3d_v4i32_zero
__nvvm_sust_b_3d_v4i8_clamp
__nvvm_sust_b_3d_v4i8_trap
__nvvm_sust_b_3d_v4i8_zero
__nvvm_sust_p_1d_array_i16_trap
__nvvm_sust_p_1d_array_i32_trap
__nvvm_sust_p_1d_array_i8_trap
__nvvm_sust_p_1d_array_v2i16_trap
__nvvm_sust_p_1d_array_v2i32_trap
__nvvm_sust_p_1d_array_v2i8_trap
__nvvm_sust_p_1d_array_v4i16_trap
__nvvm_sust_p_1d_array_v4i32_trap
__nvvm_sust_p_1d_array_v4i8_trap
__nvvm_sust_p_1d_i16_trap
__nvvm_sust_p_1d_i32_trap
__nvvm_sust_p_1d_i8_trap
__nvvm_sust_p_1d_v2i16_trap
__nvvm_sust_p_1d_v2i32_trap
__nvvm_sust_p_1d_v2i8_trap
__nvvm_sust_p_1d_v4i16_trap
__nvvm_sust_p_1d_v4i32_trap
__nvvm_sust_p_1d_v4i8_trap
__nvvm_sust_p_2d_array_i16_trap
__nvvm_sust_p_2d_array_i32_trap
__nvvm_sust_p_2d_array_i8_trap
__nvvm_sust_p_2d_array_v2i16_trap
__nvvm_sust_p_2d_array_v2i32_trap
__nvvm_sust_p_2d_array_v2i8_trap
__nvvm_sust_p_2d_array_v4i16_trap
__nvvm_sust_p_2d_array_v4i32_trap
__nvvm_sust_p_2d_array_v4i8_trap
__nvvm_sust_p_2d_i16_trap
__nvvm_sust_p_2d_i32_trap
__nvvm_sust_p_2d_i8_trap
__nvvm_sust_p_2d_v2i16_trap
__nvvm_sust_p_2d_v2i32_trap
__nvvm_sust_p_2d_v2i8_trap
__nvvm_sust_p_2d_v4i16_trap
__nvvm_sust_p_2d_v4i32_trap
__nvvm_sust_p_2d_v4i8_trap
__nvvm_sust_p_3d_i16_trap
__nvvm_sust_p_3d_i32_trap
__nvvm_sust_p_3d_i8_trap
__nvvm_sust_p_3d_v2i16_trap
__nvvm_sust_p_3d_v2i32_trap
__nvvm_sust_p_3d_v2i8_trap
__nvvm_sust_p_3d_v4i16_trap
__nvvm_sust_p_3d_v4i32_trap
__nvvm_sust_p_3d_v4i8_trap
__nvvm_swap_lo_hi_b64
__nvvm_trunc_d
__nvvm_trunc_f
__nvvm_trunc_ftz_f
__nvvm_txq_array_size
__nvvm_txq_channel_data_type
__nvvm_txq_channel_order
__nvvm_txq_depth
__nvvm_txq_height
__nvvm_txq_num_mipmap_levels
__nvvm_txq_num_samples
__nvvm_txq_width
__nvvm_ui2d_rm
__nvvm_ui2d_rn
__nvvm_ui2d_rp
__nvvm_ui2d_rz
__nvvm_ui2f_rm
__nvvm_ui2f_rn
__nvvm_ui2f_rp
__nvvm_ui2f_rz
__nvvm_ull2d_rm
__nvvm_ull2d_rn
__nvvm_ull2d_rp
__nvvm_ull2d_rz
__nvvm_ull2f_rm
__nvvm_ull2f_rn
__nvvm_ull2f_rp
__nvvm_ull2f_rz
__nvvm_vote_all
__nvvm_vote_all_sync
__nvvm_vote_any
__nvvm_vote_any_sync
__nvvm_vote_ballot
__nvvm_vote_ballot_sync
__nvvm_vote_uni
__nvvm_vote_uni_sync
__builtin_addf128_round_to_odd
__builtin_altivec_crypto_vcipher
__builtin_altivec_crypto_vcipherlast
__builtin_altivec_crypto_vncipher
__builtin_altivec_crypto_vncipherlast
__builtin_altivec_crypto_vpermxor
__builtin_altivec_crypto_vpmsumb
__builtin_altivec_crypto_vpmsumd
__builtin_altivec_crypto_vpmsumh
__builtin_altivec_crypto_vpmsumw
__builtin_altivec_crypto_vsbox
__builtin_altivec_crypto_vshasigmad
__builtin_altivec_crypto_vshasigmaw
__builtin_altivec_dss
__builtin_altivec_dssall
__builtin_altivec_dst
__builtin_altivec_dstst
__builtin_altivec_dststt
__builtin_altivec_dstt
__builtin_altivec_mfvscr
__builtin_altivec_mtvscr
__builtin_altivec_vabsdub
__builtin_altivec_vabsduh
__builtin_altivec_vabsduw
__builtin_altivec_vaddcuq
__builtin_altivec_vaddcuw
__builtin_altivec_vaddecuq
__builtin_altivec_vaddeuqm
__builtin_altivec_vaddsbs
__builtin_altivec_vaddshs
__builtin_altivec_vaddsws
__builtin_altivec_vaddubs
__builtin_altivec_vadduhs
__builtin_altivec_vadduws
__builtin_altivec_vavgsb
__builtin_altivec_vavgsh
__builtin_altivec_vavgsw
__builtin_altivec_vavgub
__builtin_altivec_vavguh
__builtin_altivec_vavguw
__builtin_altivec_vbpermq
__builtin_altivec_vcfsx
__builtin_altivec_vcfux
__builtin_altivec_vclzlsbb
__builtin_altivec_vcmpbfp
__builtin_altivec_vcmpbfp_p
__builtin_altivec_vcmpeqfp
__builtin_altivec_vcmpeqfp_p
__builtin_altivec_vcmpequb
__builtin_altivec_vcmpequb_p
__builtin_altivec_vcmpequd
__builtin_altivec_vcmpequd_p
__builtin_altivec_vcmpequh
__builtin_altivec_vcmpequh_p
__builtin_altivec_vcmpequw
__builtin_altivec_vcmpequw_p
__builtin_altivec_vcmpgefp
__builtin_altivec_vcmpgefp_p
__builtin_altivec_vcmpgtfp
__builtin_altivec_vcmpgtfp_p
__builtin_altivec_vcmpgtsb
__builtin_altivec_vcmpgtsb_p
__builtin_altivec_vcmpgtsd
__builtin_altivec_vcmpgtsd_p
__builtin_altivec_vcmpgtsh
__builtin_altivec_vcmpgtsh_p
__builtin_altivec_vcmpgtsw
__builtin_altivec_vcmpgtsw_p
__builtin_altivec_vcmpgtub
__builtin_altivec_vcmpgtub_p
__builtin_altivec_vcmpgtud
__builtin_altivec_vcmpgtud_p
__builtin_altivec_vcmpgtuh
__builtin_altivec_vcmpgtuh_p
__builtin_altivec_vcmpgtuw
__builtin_altivec_vcmpgtuw_p
__builtin_altivec_vcmpneb
__builtin_altivec_vcmpneb_p
__builtin_altivec_vcmpneh
__builtin_altivec_vcmpneh_p
__builtin_altivec_vcmpnew
__builtin_altivec_vcmpnew_p
__builtin_altivec_vcmpnezb
__builtin_altivec_vcmpnezb_p
__builtin_altivec_vcmpnezh
__builtin_altivec_vcmpnezh_p
__builtin_altivec_vcmpnezw
__builtin_altivec_vcmpnezw_p
__builtin_altivec_vctsxs
__builtin_altivec_vctuxs
__builtin_altivec_vctzlsbb
__builtin_altivec_vexptefp
__builtin_altivec_vgbbd
__builtin_altivec_vlogefp
__builtin_altivec_vmaddfp
__builtin_altivec_vmaxfp
__builtin_altivec_vmaxsb
__builtin_altivec_vmaxsd
__builtin_altivec_vmaxsh
__builtin_altivec_vmaxsw
__builtin_altivec_vmaxub
__builtin_altivec_vmaxud
__builtin_altivec_vmaxuh
__builtin_altivec_vmaxuw
__builtin_altivec_vmhaddshs
__builtin_altivec_vmhraddshs
__builtin_altivec_vminfp
__builtin_altivec_vminsb
__builtin_altivec_vminsd
__builtin_altivec_vminsh
__builtin_altivec_vminsw
__builtin_altivec_vminub
__builtin_altivec_vminud
__builtin_altivec_vminuh
__builtin_altivec_vminuw
__builtin_altivec_vmladduhm
__builtin_altivec_vmsummbm
__builtin_altivec_vmsumshm
__builtin_altivec_vmsumshs
__builtin_altivec_vmsumubm
__builtin_altivec_vmsumuhm
__builtin_altivec_vmsumuhs
__builtin_altivec_vmulesb
__builtin_altivec_vmulesh
__builtin_altivec_vmulesw
__builtin_altivec_vmuleub
__builtin_altivec_vmuleuh
__builtin_altivec_vmuleuw
__builtin_altivec_vmulosb
__builtin_altivec_vmulosh
__builtin_altivec_vmulosw
__builtin_altivec_vmuloub
__builtin_altivec_vmulouh
__builtin_altivec_vmulouw
__builtin_altivec_vnmsubfp
__builtin_altivec_vperm_4si
__builtin_altivec_vpkpx
__builtin_altivec_vpksdss
__builtin_altivec_vpksdus
__builtin_altivec_vpkshss
__builtin_altivec_vpkshus
__builtin_altivec_vpkswss
__builtin_altivec_vpkswus
__builtin_altivec_vpkudus
__builtin_altivec_vpkuhus
__builtin_altivec_vpkuwus
__builtin_altivec_vprtybd
__builtin_altivec_vprtybq
__builtin_altivec_vprtybw
__builtin_altivec_vrefp
__builtin_altivec_vrfim
__builtin_altivec_vrfin
__builtin_altivec_vrfip
__builtin_altivec_vrfiz
__builtin_altivec_vrlb
__builtin_altivec_vrld
__builtin_altivec_vrldmi
__builtin_altivec_vrldnm
__builtin_altivec_vrlh
__builtin_altivec_vrlw
__builtin_altivec_vrlwmi
__builtin_altivec_vrlwnm
__builtin_altivec_vrsqrtefp
__builtin_altivec_vsel_4si
__builtin_altivec_vsl
__builtin_altivec_vslb
__builtin_altivec_vslh
__builtin_altivec_vslo
__builtin_altivec_vslv
__builtin_altivec_vslw
__builtin_altivec_vsr
__builtin_altivec_vsrab
__builtin_altivec_vsrah
__builtin_altivec_vsraw
__builtin_altivec_vsrb
__builtin_altivec_vsrh
__builtin_altivec_vsro
__builtin_altivec_vsrv
__builtin_altivec_vsrw
__builtin_altivec_vsubcuq
__builtin_altivec_vsubcuw
__builtin_altivec_vsubecuq
__builtin_altivec_vsubeuqm
__builtin_altivec_vsubsbs
__builtin_altivec_vsubshs
__builtin_altivec_vsubsws
__builtin_altivec_vsububs
__builtin_altivec_vsubuhs
__builtin_altivec_vsubuws
__builtin_altivec_vsum2sws
__builtin_altivec_vsum4sbs
__builtin_altivec_vsum4shs
__builtin_altivec_vsum4ubs
__builtin_altivec_vsumsws
__builtin_altivec_vupkhpx
__builtin_altivec_vupkhsb
__builtin_altivec_vupkhsh
__builtin_altivec_vupkhsw
__builtin_altivec_vupklpx
__builtin_altivec_vupklsb
__builtin_altivec_vupklsh
__builtin_altivec_vupklsw
__builtin_bpermd
__builtin_divde
__builtin_divdeu
__builtin_divf128_round_to_odd
__builtin_divwe
__builtin_divweu
__builtin_fmaf128_round_to_odd
__builtin_get_texasr
__builtin_get_texasru
__builtin_get_tfhar
__builtin_get_tfiar
__builtin_mulf128_round_to_odd
__builtin_qpx_qvfabs
__builtin_qpx_qvfadd
__builtin_qpx_qvfadds
__builtin_qpx_qvfcfid
__builtin_qpx_qvfcfids
__builtin_qpx_qvfcfidu
__builtin_qpx_qvfcfidus
__builtin_qpx_qvfcmpeq
__builtin_qpx_qvfcmpgt
__builtin_qpx_qvfcmplt
__builtin_qpx_qvfcpsgn
__builtin_qpx_qvfctid
__builtin_qpx_qvfctidu
__builtin_qpx_qvfctiduz
__builtin_qpx_qvfctidz
__builtin_qpx_qvfctiw
__builtin_qpx_qvfctiwu
__builtin_qpx_qvfctiwuz
__builtin_qpx_qvfctiwz
__builtin_qpx_qvflogical
__builtin_qpx_qvfmadd
__builtin_qpx_qvfmadds
__builtin_qpx_qvfmsub
__builtin_qpx_qvfmsubs
__builtin_qpx_qvfmul
__builtin_qpx_qvfmuls
__builtin_qpx_qvfnabs
__builtin_qpx_qvfneg
__builtin_qpx_qvfnmadd
__builtin_qpx_qvfnmadds
__builtin_qpx_qvfnmsub
__builtin_qpx_qvfnmsubs
__builtin_qpx_qvfperm
__builtin_qpx_qvfre
__builtin_qpx_qvfres
__builtin_qpx_qvfrim
__builtin_qpx_qvfrin
__builtin_qpx_qvfrip
__builtin_qpx_qvfriz
__builtin_qpx_qvfrsp
__builtin_qpx_qvfrsqrte
__builtin_qpx_qvfrsqrtes
__builtin_qpx_qvfsel
__builtin_qpx_qvfsub
__builtin_qpx_qvfsubs
__builtin_qpx_qvftstnan
__builtin_qpx_qvfxmadd
__builtin_qpx_qvfxmadds
__builtin_qpx_qvfxmul
__builtin_qpx_qvfxmuls
__builtin_qpx_qvfxxcpnmadd
__builtin_qpx_qvfxxcpnmadds
__builtin_qpx_qvfxxmadd
__builtin_qpx_qvfxxmadds
__builtin_qpx_qvfxxnpmadd
__builtin_qpx_qvfxxnpmadds
__builtin_qpx_qvgpci
__builtin_qpx_qvlfcd
__builtin_qpx_qvlfcda
__builtin_qpx_qvlfcs
__builtin_qpx_qvlfcsa
__builtin_qpx_qvlfd
__builtin_qpx_qvlfda
__builtin_qpx_qvlfiwa
__builtin_qpx_qvlfiwaa
__builtin_qpx_qvlfiwz
__builtin_qpx_qvlfiwza
__builtin_qpx_qvlfs
__builtin_qpx_qvlfsa
__builtin_qpx_qvlpcld
__builtin_qpx_qvlpcls
__builtin_qpx_qvlpcrd
__builtin_qpx_qvlpcrs
__builtin_qpx_qvstfcd
__builtin_qpx_qvstfcda
__builtin_qpx_qvstfcs
__builtin_qpx_qvstfcsa
__builtin_qpx_qvstfd
__builtin_qpx_qvstfda
__builtin_qpx_qvstfiw
__builtin_qpx_qvstfiwa
__builtin_qpx_qvstfs
__builtin_qpx_qvstfsa
__builtin_set_texasr
__builtin_set_texasru
__builtin_set_tfhar
__builtin_set_tfiar
__builtin_sqrtf128_round_to_odd
__builtin_subf128_round_to_odd
__builtin_tabort
__builtin_tabortdc
__builtin_tabortdci
__builtin_tabortwc
__builtin_tabortwci
__builtin_tbegin
__builtin_tcheck
__builtin_tend
__builtin_tendall
__builtin_trechkpt
__builtin_treclaim
__builtin_tresume
__builtin_truncf128_round_to_odd
__builtin_tsr
__builtin_tsuspend
__builtin_ttest
__builtin_vsx_xsmaxdp
__builtin_vsx_xsmindp
__builtin_vsx_xvcmpeqdp
__builtin_vsx_xvcmpeqdp_p
__builtin_vsx_xvcmpeqsp
__builtin_vsx_xvcmpeqsp_p
__builtin_vsx_xvcmpgedp
__builtin_vsx_xvcmpgedp_p
__builtin_vsx_xvcmpgesp
__builtin_vsx_xvcmpgesp_p
__builtin_vsx_xvcmpgtdp
__builtin_vsx_xvcmpgtdp_p
__builtin_vsx_xvcmpgtsp
__builtin_vsx_xvcmpgtsp_p
__builtin_vsx_xvcvdpsp
__builtin_vsx_xvcvdpsxws
__builtin_vsx_xvcvdpuxws
__builtin_vsx_xvcvhpsp
__builtin_vsx_xvcvspdp
__builtin_vsx_xvcvsphp
__builtin_vsx_xvcvsxdsp
__builtin_vsx_xvcvsxwdp
__builtin_vsx_xvcvuxdsp
__builtin_vsx_xvcvuxwdp
__builtin_vsx_xvdivdp
__builtin_vsx_xvdivsp
__builtin_vsx_xviexpdp
__builtin_vsx_xviexpsp
__builtin_vsx_xvmaxdp
__builtin_vsx_xvmaxsp
__builtin_vsx_xvmindp
__builtin_vsx_xvminsp
__builtin_vsx_xvredp
__builtin_vsx_xvresp
__builtin_vsx_xvrsqrtedp
__builtin_vsx_xvrsqrtesp
__builtin_vsx_xvtstdcdp
__builtin_vsx_xvtstdcsp
__builtin_vsx_xvxexpdp
__builtin_vsx_xvxexpsp
__builtin_vsx_xvxsigdp
__builtin_vsx_xvxsigsp
__builtin_vsx_xxextractuw
__builtin_vsx_xxinsertw
__builtin_vsx_xxleqv
__builtin_r600_group_barrier
__builtin_r600_implicitarg_ptr
__builtin_r600_rat_store_typed
__builtin_r600_read_global_size_x
__builtin_r600_read_global_size_y
__builtin_r600_read_global_size_z
__builtin_r600_read_ngroups_x
__builtin_r600_read_ngroups_y
__builtin_r600_read_ngroups_z
__builtin_r600_read_tgid_x
__builtin_r600_read_tgid_y
__builtin_r600_read_tgid_z
__builtin_s390_efpc
__builtin_tx_nesting_depth
__builtin_s390_lcbb
__builtin_tx_assist
__builtin_s390_sfpc
__builtin_s390_vaccb
__builtin_s390_vacccq
__builtin_s390_vaccf
__builtin_s390_vaccg
__builtin_s390_vacch
__builtin_s390_vaccq
__builtin_s390_vacq
__builtin_s390_vaq
__builtin_s390_vavgb
__builtin_s390_vavgf
__builtin_s390_vavgg
__builtin_s390_vavgh
__builtin_s390_vavglb
__builtin_s390_vavglf
__builtin_s390_vavglg
__builtin_s390_vavglh
__builtin_s390_vbperm
__builtin_s390_vcksm
__builtin_s390_verimb
__builtin_s390_verimf
__builtin_s390_verimg
__builtin_s390_verimh
__builtin_s390_verllb
__builtin_s390_verllf
__builtin_s390_verllg
__builtin_s390_verllh
__builtin_s390_verllvb
__builtin_s390_verllvf
__builtin_s390_verllvg
__builtin_s390_verllvh
__builtin_s390_vfaeb
__builtin_s390_vfaef
__builtin_s390_vfaeh
__builtin_s390_vfaezb
__builtin_s390_vfaezf
__builtin_s390_vfaezh
__builtin_s390_vfeeb
__builtin_s390_vfeef
__builtin_s390_vfeeh
__builtin_s390_vfeezb
__builtin_s390_vfeezf
__builtin_s390_vfeezh
__builtin_s390_vfeneb
__builtin_s390_vfenef
__builtin_s390_vfeneh
__builtin_s390_vfenezb
__builtin_s390_vfenezf
__builtin_s390_vfenezh
__builtin_s390_vgfmab
__builtin_s390_vgfmaf
__builtin_s390_vgfmag
__builtin_s390_vgfmah
__builtin_s390_vgfmb
__builtin_s390_vgfmf
__builtin_s390_vgfmg
__builtin_s390_vgfmh
__builtin_s390_vistrb
__builtin_s390_vistrf
__builtin_s390_vistrh
__builtin_s390_vlbb
__builtin_s390_vll
__builtin_s390_vlrl
__builtin_s390_vmaeb
__builtin_s390_vmaef
__builtin_s390_vmaeh
__builtin_s390_vmahb
__builtin_s390_vmahf
__builtin_s390_vmahh
__builtin_s390_vmaleb
__builtin_s390_vmalef
__builtin_s390_vmaleh
__builtin_s390_vmalhb
__builtin_s390_vmalhf
__builtin_s390_vmalhh
__builtin_s390_vmalob
__builtin_s390_vmalof
__builtin_s390_vmaloh
__builtin_s390_vmaob
__builtin_s390_vmaof
__builtin_s390_vmaoh
__builtin_s390_vmeb
__builtin_s390_vmef
__builtin_s390_vmeh
__builtin_s390_vmhb
__builtin_s390_vmhf
__builtin_s390_vmhh
__builtin_s390_vmleb
__builtin_s390_vmlef
__builtin_s390_vmleh
__builtin_s390_vmlhb
__builtin_s390_vmlhf
__builtin_s390_vmlhh
__builtin_s390_vmlob
__builtin_s390_vmlof
__builtin_s390_vmloh
__builtin_s390_vmob
__builtin_s390_vmof
__builtin_s390_vmoh
__builtin_s390_vmslg
__builtin_s390_vpdi
__builtin_s390_vperm
__builtin_s390_vpklsf
__builtin_s390_vpklsg
__builtin_s390_vpklsh
__builtin_s390_vpksf
__builtin_s390_vpksg
__builtin_s390_vpksh
__builtin_s390_vsbcbiq
__builtin_s390_vsbiq
__builtin_s390_vscbib
__builtin_s390_vscbif
__builtin_s390_vscbig
__builtin_s390_vscbih
__builtin_s390_vscbiq
__builtin_s390_vsl
__builtin_s390_vslb
__builtin_s390_vsldb
__builtin_s390_vsq
__builtin_s390_vsra
__builtin_s390_vsrab
__builtin_s390_vsrl
__builtin_s390_vsrlb
__builtin_s390_vstl
__builtin_s390_vstrcb
__builtin_s390_vstrcf
__builtin_s390_vstrch
__builtin_s390_vstrczb
__builtin_s390_vstrczf
__builtin_s390_vstrczh
__builtin_s390_vstrl
__builtin_s390_vsumb
__builtin_s390_vsumgf
__builtin_s390_vsumgh
__builtin_s390_vsumh
__builtin_s390_vsumqf
__builtin_s390_vsumqg
__builtin_s390_vtm
__builtin_s390_vuphb
__builtin_s390_vuphf
__builtin_s390_vuphh
__builtin_s390_vuplb
__builtin_s390_vuplf
__builtin_s390_vuplhb
__builtin_s390_vuplhf
__builtin_s390_vuplhh
__builtin_s390_vuplhw
__builtin_s390_vupllb
__builtin_s390_vupllf
__builtin_s390_vupllh
__builtin_bitrev
__builtin_getid
__builtin_getps
__builtin_setps
__dmb
__dsb
__isb
_MoveFromCoprocessor
_MoveFromCoprocessor2
N4llvm14GVMaterializerE
N12_GLOBAL__N_122PrintModulePassWrapperE
N12_GLOBAL__N_124PrintFunctionPassWrapperE
N12_GLOBAL__N_119PrintBasicBlockPassE
ccccccccc
N4llvm10FoldingSetINS_16AttributeSetNodeEEE
N4llvm14FoldingSetImplINS_16AttributeSetNodeEEE
N4llvm10FoldingSetINS_17AttributeListImplEEE
N4llvm14FoldingSetImplINS_17AttributeListImplEEE
N4llvm10FoldingSetINS_13AttributeImplEEE
N4llvm14FoldingSetImplINS_13AttributeImplEEE
N4llvm17PMTopLevelManagerE
N4llvm13PMDataManagerE
N4llvm6legacy19FunctionPassManagerE
N4llvm6legacy15PassManagerBaseE
N4llvm6legacy11PassManagerE
N4llvm27PassManagerPrettyStackEntryE
N4llvm13FPPassManagerE
N4llvm6legacy23FunctionPassManagerImplE
N4llvm6legacy15PassManagerImplE
N4llvm2cl4listIPKNS_8PassInfoEbNS_14PassNameParserEEE
N4llvm2cl12list_storageIPKNS_8PassInfoEbEE
N4llvm2cl15OptionValueCopyIN12_GLOBAL__N_114PassDebugLevelEEE
N4llvm2cl6parserIN12_GLOBAL__N_114PassDebugLevelEEE
N4llvm2cl3optIN12_GLOBAL__N_114PassDebugLevelELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_114PassDebugLevelELb0ELb0EEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_114PassDebugLevelEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_114PassDebugLevelELb0EEE
N4llvm10FoldingSetINS_17PMTopLevelManager16AUFoldingSetNodeEEE
N4llvm14FoldingSetImplINS_17PMTopLevelManager16AUFoldingSetNodeEEE
N12_GLOBAL__N_113MPPassManagerE
N12_GLOBAL__N_113BBPassManagerE
N4llvm9OptBisectE
N4llvm11OptPassGateE
N4llvm4PassE
N4llvm2cl6parserIPKNS_8PassInfoEEE
N4llvm2cl15OptionValueCopyIPKNS_8PassInfoEEE
N4llvm2cl11OptionValueIPKNS_8PassInfoEEE
N4llvm2cl15OptionValueBaseIPKNS_8PassInfoELb0EEE
N4llvm14PassNameParserE
N4llvm24PassRegistrationListenerE
N4llvm10ModulePassE
N4llvm13ImmutablePassE
N4llvm12FunctionPassE
N4llvm14BasicBlockPassE
N12_GLOBAL__N_116GetCFGOnlyPassesE
N12_GLOBAL__N_119SafepointIRVerifierE
N4llvm10CallbackVHE
N4llvm15ValueHandleBaseE
N12_GLOBAL__N_118VerifierLegacyPassE
N12_GLOBAL__N_132CoverageMappingErrorCategoryTypeE
N4llvm8coverage16CoverageMapErrorE
N4llvm9ErrorInfoINS_8coverage16CoverageMapErrorENS_13ErrorInfoBaseEEE
N4llvm8coverage20BinaryCoverageReaderE
N4llvm8coverage21CoverageMappingReaderE
N12_GLOBAL__N_131VersionedCovMapFuncRecordReaderILN4llvm8coverage13CovMapVersionE2EyLNS1_7support10endiannessE0EEE
N12_GLOBAL__N_122CovMapFuncRecordReaderE
N12_GLOBAL__N_131VersionedCovMapFuncRecordReaderILN4llvm8coverage13CovMapVersionE1EyLNS1_7support10endiannessE0EEE
N12_GLOBAL__N_131VersionedCovMapFuncRecordReaderILN4llvm8coverage13CovMapVersionE0EyLNS1_7support10endiannessE0EEE
N12_GLOBAL__N_131VersionedCovMapFuncRecordReaderILN4llvm8coverage13CovMapVersionE2EyLNS1_7support10endiannessE1EEE
N12_GLOBAL__N_131VersionedCovMapFuncRecordReaderILN4llvm8coverage13CovMapVersionE1EyLNS1_7support10endiannessE1EEE
N12_GLOBAL__N_131VersionedCovMapFuncRecordReaderILN4llvm8coverage13CovMapVersionE0EyLNS1_7support10endiannessE1EEE
N12_GLOBAL__N_131VersionedCovMapFuncRecordReaderILN4llvm8coverage13CovMapVersionE2EjLNS1_7support10endiannessE0EEE
N12_GLOBAL__N_131VersionedCovMapFuncRecordReaderILN4llvm8coverage13CovMapVersionE1EjLNS1_7support10endiannessE0EEE
N12_GLOBAL__N_131VersionedCovMapFuncRecordReaderILN4llvm8coverage13CovMapVersionE0EjLNS1_7support10endiannessE0EEE
N12_GLOBAL__N_131VersionedCovMapFuncRecordReaderILN4llvm8coverage13CovMapVersionE2EjLNS1_7support10endiannessE1EEE
N12_GLOBAL__N_131VersionedCovMapFuncRecordReaderILN4llvm8coverage13CovMapVersionE1EjLNS1_7support10endiannessE1EEE
N12_GLOBAL__N_131VersionedCovMapFuncRecordReaderILN4llvm8coverage13CovMapVersionE0EjLNS1_7support10endiannessE1EEE
N4llvm19GISelChangeObserverE
N4llvm12GISelCSEInfoE
N4llvm27GISelCSEAnalysisWrapperPassE
N4llvm13CSEConfigFullE
N4llvm10FoldingSetINS_18UniqueMachineInstrEEE
N4llvm14FoldingSetImplINS_18UniqueMachineInstrEEE
N4llvm13CSEMIRBuilderE
N4llvm12CallLowering12ValueHandlerE
N4llvm12CallLoweringE
N4llvm20GISelObserverWrapperE
ZN4llvm12IRTranslator13translateCallERKNS_4UserERNS_16MachineIRBuilderEE3$_0
NSt3__110__function6__funcIZN4llvm12IRTranslator13translateCallERKNS2_4UserERNS2_16MachineIRBuilderEE3$_0NS_9allocatorIS9_EEFjvEEE
NSt3__110__function6__baseIFjvEEE
ZN4llvm12IRTranslator15translateInvokeERKNS_4UserERNS_16MachineIRBuilderEE3$_1
NSt3__110__function6__funcIZN4llvm12IRTranslator15translateInvokeERKNS2_4UserERNS2_16MachineIRBuilderEE3$_1NS_9allocatorIS9_EEFjvEEE
N4llvm12IRTranslatorE
N4llvm17InstructionSelectE
ZN4llvm18LegalityPredicates9typeInSetEjSt16initializer_listINS_3LLTEEE3$_1
NSt3__110__function6__funcIZN4llvm18LegalityPredicates9typeInSetEjSt16initializer_listINS2_3LLTEEE3$_1NS_9allocatorIS7_EEFbRKNS2_13LegalityQueryEEEE
ZN4llvm18LegalityPredicates13typePairInSetEjjSt16initializer_listINSt3__14pairINS_3LLTES4_EEEE3$_2
NSt3__110__function6__funcIZN4llvm18LegalityPredicates13typePairInSetEjjSt16initializer_listINS_4pairINS2_3LLTES6_EEEE3$_2NS_9allocatorIS9_EEFbRKNS2_13LegalityQueryEEEE
ZN4llvm18LegalityPredicates12narrowerThanEjjE3$_9
NSt3__110__function6__funcIZN4llvm18LegalityPredicates12narrowerThanEjjE3$_9NS_9allocatorIS4_EEFbRKNS2_13LegalityQueryEEEE
ZN4llvm18LegalityPredicates9widerThanEjjE4$_10
NSt3__110__function6__funcIZN4llvm18LegalityPredicates9widerThanEjjE4$_10NS_9allocatorIS4_EEFbRKNS2_13LegalityQueryEEEE
ZN4llvm18LegalityPredicates11sizeNotPow2EjE4$_14
NSt3__110__function6__funcIZN4llvm18LegalityPredicates11sizeNotPow2EjE4$_14NS_9allocatorIS4_EEFbRKNS2_13LegalityQueryEEEE
ZN4llvm17LegalizeMutations8changeToEjNS_3LLTEE3$_0
NSt3__110__function6__funcIZN4llvm17LegalizeMutations8changeToEjNS2_3LLTEE3$_0NS_9allocatorIS5_EEFNS_4pairIjS4_EERKNS2_13LegalityQueryEEEE
NSt3__110__function6__baseIFNS_4pairIjN4llvm3LLTEEERKNS3_13LegalityQueryEEEE
ZN4llvm17LegalizeMutations26widenScalarOrEltToNextPow2EjjE3$_4
NSt3__110__function6__funcIZN4llvm17LegalizeMutations26widenScalarOrEltToNextPow2EjjE3$_4NS_9allocatorIS4_EEFNS_4pairIjNS2_3LLTEEERKNS2_13LegalityQueryEEEE
24LegalizerWorkListManager
N4llvm9LegalizerE
N4llvm13LegalizerInfoE
N4llvm9LocalizerE
ZN4llvm9LocalizerC1EvE3$_0
NSt3__110__function6__funcIZN4llvm9LocalizerC1EvE3$_0NS_9allocatorIS4_EEFbRKNS2_15MachineFunctionEEEE
NSt3__110__function6__baseIFbRKN4llvm15MachineFunctionEEEE
N4llvm20LostDebugLocObserverE
N4llvm16MachineIRBuilderE
N4llvm13RegBankSelect14MBBInsertPointE
N4llvm13RegBankSelect11InsertPointE
N4llvm13RegBankSelect15EdgeInsertPointE
N4llvm13RegBankSelect16InstrInsertPointE
N4llvm13RegBankSelectE
N4llvm2cl6parserINS_13RegBankSelect4ModeEEE
N4llvm2cl11OptionValueINS_13RegBankSelect4ModeEEE
N4llvm2cl15OptionValueBaseINS_13RegBankSelect4ModeELb0EEE
N4llvm2cl15OptionValueCopyINS_13RegBankSelect4ModeEEE
N4llvm2cl3optINS_13RegBankSelect4ModeELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_13RegBankSelect4ModeELb0ELb0EEE
N4llvm16RegisterBankInfoE
N4llvm22AGXPseudoWaitPlacementE
N12_GLOBAL__N_114GPUCFGLoweringE
N12_GLOBAL__N_123GPUConditionalFlattenerE
N4llvm11GPUFastISelE
N12_GLOBAL__N_111GPUIselImplIjPKN4llvm5ValueEPKNS1_11InstructionENS1_19MachineInstrBuilderEjNS1_14MachineOperandELb1EEE
N12_GLOBAL__N_111GPUIselBaseE
NSt3__113basic_filebufIcNS_11char_traitsIcEEEE
NSt3__114basic_ifstreamIcNS_11char_traitsIcEEEE
ZNK4llvm9GPUSDISel8GetInstrERKNS_10SampleInfoEPNS_6SDNodeEjNS_8OptionalINS_7SDValueEEES8_S8_S8_NS_8ArrayRefIS7_EESA_SA_SA_bbbN11GPUBaseInfo7LODModeEjE3$_1
NSt3__110__function6__funcIZNK4llvm9GPUSDISel8GetInstrERKNS2_10SampleInfoEPNS2_6SDNodeEjNS2_8OptionalINS2_7SDValueEEESB_SB_SB_NS2_8ArrayRefISA_EESD_SD_SD_bbbN11GPUBaseInfo7LODModeEjE3$_1NS_9allocatorISG_EEFSA_RKSA_EEE
NSt3__110__function6__baseIFN4llvm7SDValueERKS3_EEE
ZNK4llvm9GPUSDISel8GetInstrERKNS_10SampleInfoEPNS_6SDNodeEjNS_8OptionalINS_7SDValueEEES8_S8_S8_NS_8ArrayRefIS7_EESA_SA_SA_bbbN11GPUBaseInfo7LODModeEjE3$_0
NSt3__110__function6__funcIZNK4llvm9GPUSDISel8GetInstrERKNS2_10SampleInfoEPNS2_6SDNodeEjNS2_8OptionalINS2_7SDValueEEESB_SB_SB_NS2_8ArrayRefISA_EESD_SD_SD_bbbN11GPUBaseInfo7LODModeEjE3$_0NS_9allocatorISG_EEFSA_jEEE
NSt3__110__function6__baseIFN4llvm7SDValueEjEEE
N4llvm9GPUSDISelE
N12_GLOBAL__N_111GPUIselImplIPN4llvm6SDNodeENS1_7SDValueES3_S3_S4_S4_Lb0EEE
N12_GLOBAL__N_111GPUIselBaseE
N12_GLOBAL__N_117GPUIterateCombineE
N12_GLOBAL__N_113GPUSampleSinkE
N4llvm18GPUTargetInstrInfoE
N12_GLOBAL__N_120GPUWaitPlacementPassE
N4llvm3AGX24PerformanceStatisticDiagE
17AGXExpandBuiltins
N12_GLOBAL__N_110InlinePrepE
N12_GLOBAL__N_115AddAlwaysInlineE
ZN12_GLOBAL__N_110AGXInliner13getInlineCostEN4llvm8CallSiteEE3$_0
NSt3__110__function6__funcIZN12_GLOBAL__N_110AGXInliner13getInlineCostEN4llvm8CallSiteEE3$_0NS_9allocatorIS6_EEFRNS4_15AssumptionCacheERNS4_8FunctionEEEE
NSt3__110__function6__baseIFRN4llvm15AssumptionCacheERNS2_8FunctionEEEE
N12_GLOBAL__N_110AGXInlinerE
PFbPKN4llvm5ValueERKNS_10DataLayoutERNS_13SmallDenseMapIPNS_14GlobalVariableENS_5AGXIR12BufferTriviaELj16ENS_12DenseMapInfoIS8_EENS_6detail12DenseMapPairIS8_SA_EEEEE
FbPKN4llvm5ValueERKNS_10DataLayoutERNS_13SmallDenseMapIPNS_14GlobalVariableENS_5AGXIR12BufferTriviaELj16ENS_12DenseMapInfoIS8_EENS_6detail12DenseMapPairIS8_SA_EEEEE
NSt3__110__function6__funcIPFbPKN4llvm5ValueERKNS2_10DataLayoutERNS2_13SmallDenseMapIPNS2_14GlobalVariableENS2_5AGXIR12BufferTriviaELj16ENS2_12DenseMapInfoISB_EENS2_6detail12DenseMapPairISB_SD_EEEEENS_9allocatorISM_EESL_EE
NSt3__110__function6__baseIFbPKN4llvm5ValueERKNS2_10DataLayoutERNS2_13SmallDenseMapIPNS2_14GlobalVariableENS2_5AGXIR12BufferTriviaELj16ENS2_12DenseMapInfoISB_EENS2_6detail12DenseMapPairISB_SD_EEEEEEE
NSt3__110__function6__baseIFbRKN4llvm8FunctionEEEE
N4llvm2cl4listIjbNS0_6parserIjEEEE
N4llvm2cl12list_storageIjbEE
NSt3__110__function6__baseIFvPN4llvm4LoopEEEE
N12_GLOBAL__N_130ConservativeLocalMemoryFencingE
N12_GLOBAL__N_122ExtendMemoryReferencesE
N12_GLOBAL__N_113ExpandAllocasE
N12_GLOBAL__N_118FlattenControlFlowE
N12_GLOBAL__N_126GPUSpecificNoAliasMetadataE
N12_GLOBAL__N_110LSShrinkerE
N12_GLOBAL__N_116LoopNoopAnalysisE
N4llvm2cl3optIyLb0ENS0_6parserIyEEEE
N4llvm2cl11opt_storageIyLb0ELb0EEE
N4llvm2cl11OptionValueIyEE
N4llvm2cl15OptionValueBaseIyLb0EEE
N4llvm2cl15OptionValueCopyIyEE
N12_GLOBAL__N_118LowerMemIntrinsicsE
NSt3__110__function6__baseIFvPN4llvm11InstructionEEEE
N12_GLOBAL__N_19ScalarizeE
N12_GLOBAL__N_119TailCallFlagRemovalE
N12_GLOBAL__N_120TrivialCallPromotionE
N12_GLOBAL__N_115OptimizeAllocasE
N12_GLOBAL__N_123AlwaysInlinerLegacyPassE
N12_GLOBAL__N_112ArgPromotionE
N12_GLOBAL__N_111BarrierNoopE
N12_GLOBAL__N_114BlockExtractorE
N12_GLOBAL__N_114CVPLatticeFuncE
N4llvm23AbstractLatticeFunctionINS_14PointerIntPairIPNS_5ValueELj2EN12_GLOBAL__N_111IPOGroupingENS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj2ES7_EEEENS4_13CVPLatticeValEEE
N12_GLOBAL__N_132CalledValuePropagationLegacyPassE
N12_GLOBAL__N_123ConstantMergeLegacyPassE
N12_GLOBAL__N_111CrossDSOCFIE
N12_GLOBAL__N_13DAEE
N12_GLOBAL__N_13DAHE
N12_GLOBAL__N_138EliminateAvailableExternallyLegacyPassE
N12_GLOBAL__N_115GVExtractorPassE
N12_GLOBAL__N_128ForceFunctionAttrsLegacyPassE
ZL28inferAttrsFromFunctionBodiesRKN4llvm14SmallSetVectorIPNS_8FunctionELj8EEEE4$_10
NSt3__110__function6__funcIZL28inferAttrsFromFunctionBodiesRKN4llvm14SmallSetVectorIPNS2_8FunctionELj8EEEE4$_10NS_9allocatorIS9_EEFvRS4_EEE
NSt3__110__function6__baseIFvRN4llvm8FunctionEEEE
ZL28inferAttrsFromFunctionBodiesRKN4llvm14SmallSetVectorIPNS_8FunctionELj8EEEE3$_9
NSt3__110__function6__funcIZL28inferAttrsFromFunctionBodiesRKN4llvm14SmallSetVectorIPNS2_8FunctionELj8EEEE3$_9NS_9allocatorIS9_EEFbRNS2_11InstructionEEEE
ZL28inferAttrsFromFunctionBodiesRKN4llvm14SmallSetVectorIPNS_8FunctionELj8EEEE3$_8
NSt3__110__function6__funcIZL28inferAttrsFromFunctionBodiesRKN4llvm14SmallSetVectorIPNS2_8FunctionELj8EEEE3$_8NS_9allocatorIS9_EEFbRKS4_EEE
ZL28inferAttrsFromFunctionBodiesRKN4llvm14SmallSetVectorIPNS_8FunctionELj8EEEE3$_7
NSt3__110__function6__funcIZL28inferAttrsFromFunctionBodiesRKN4llvm14SmallSetVectorIPNS2_8FunctionELj8EEEE3$_7NS_9allocatorIS9_EEFvRS4_EEE
ZL28inferAttrsFromFunctionBodiesRKN4llvm14SmallSetVectorIPNS_8FunctionELj8EEEE3$_6
NSt3__110__function6__funcIZL28inferAttrsFromFunctionBodiesRKN4llvm14SmallSetVectorIPNS2_8FunctionELj8EEEE3$_6NS_9allocatorIS9_EEFbRNS2_11InstructionEEEE
ZL28inferAttrsFromFunctionBodiesRKN4llvm14SmallSetVectorIPNS_8FunctionELj8EEEE3$_5
NSt3__110__function6__funcIZL28inferAttrsFromFunctionBodiesRKN4llvm14SmallSetVectorIPNS2_8FunctionELj8EEEE3$_5NS_9allocatorIS9_EEFbRKS4_EEE
N12_GLOBAL__N_119ArgumentUsesTrackerE
N12_GLOBAL__N_132PostOrderFunctionAttrsLegacyPassE
N12_GLOBAL__N_139ReversePostOrderFunctionAttrsLegacyPassE
N4llvm2cl3optIfLb0ENS0_6parserIfEEEE
N4llvm2cl11opt_storageIfLb0ELb0EEE
N4llvm2cl11OptionValueIfEE
N4llvm2cl15OptionValueBaseIfLb0EEE
N4llvm2cl15OptionValueCopyIfEE
ZN4llvm24thinLTOInternalizeModuleERNS_6ModuleERKNS_8DenseMapIyPNS_18GlobalValueSummaryENS_12DenseMapInfoIyEENS_6detail12DenseMapPairIyS4_EEEEE3$_2
NSt3__110__function6__funcIZN4llvm24thinLTOInternalizeModuleERNS2_6ModuleERKNS2_8DenseMapIyPNS2_18GlobalValueSummaryENS2_12DenseMapInfoIyEENS2_6detail12DenseMapPairIyS7_EEEEE3$_2NS_9allocatorISG_EEFbRKNS2_11GlobalValueEEEE
ZN4llvm16FunctionImporter15importFunctionsERNS_6ModuleERKNS_9StringMapINSt3__113unordered_setIyNS4_4hashIyEENS4_8equal_toIyEENS4_9allocatorIyEEEENS_15MallocAllocatorEEEE3$_3
NSt3__110__function6__funcIZN4llvm16FunctionImporter15importFunctionsERNS2_6ModuleERKNS2_9StringMapINS_13unordered_setIyNS_4hashIyEENS_8equal_toIyEENS_9allocatorIyEEEENS2_15MallocAllocatorEEEE3$_3NSC_ISJ_EEFvRNS2_11GlobalValueENS_8functionIFvSM_EEEEEE
NSt3__110__function6__baseIFvRN4llvm11GlobalValueENS_8functionIFvS4_EEEEEE
ZL20doImportingForModuleRN4llvm6ModuleEE3$_5
NSt3__110__function6__funcIZL20doImportingForModuleRN4llvm6ModuleEE3$_5NS_9allocatorIS5_EEFNS2_8ExpectedINS_10unique_ptrIS3_NS_14default_deleteIS3_EEEEEENS2_9StringRefEEEE
NSt3__110__function6__baseIFN4llvm8ExpectedINS_10unique_ptrINS2_6ModuleENS_14default_deleteIS5_EEEEEENS2_9StringRefEEEE
N12_GLOBAL__N_124FunctionImportLegacyPassE
N4llvm6detail19AnalysisResultModelINS_6ModuleENS_25InnerAnalysisManagerProxyINS_15AnalysisManagerINS_8FunctionEJEEES2_JEEENS7_6ResultENS_17PreservedAnalysesENS4_IS2_JEE11InvalidatorELb1EEE
N4llvm6detail21AnalysisResultConceptINS_6ModuleENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEEE
N4llvm6detail17AnalysisPassModelINS_6ModuleENS_25InnerAnalysisManagerProxyINS_15AnalysisManagerINS_8FunctionEJEEES2_JEEENS_17PreservedAnalysesENS4_IS2_JEE11InvalidatorEJEEE
N4llvm6detail19AnalysisPassConceptINS_6ModuleENS_17PreservedAnalysesENS_15AnalysisManagerIS2_JEE11InvalidatorEJEEE
N12_GLOBAL__N_119GlobalDCELegacyPassE
N12_GLOBAL__N_119GlobalOptLegacyPassE
N12_GLOBAL__N_111GlobalSplitE
ZN4llvm20HotColdSplittingPass3runERNS_6ModuleERNS_15AnalysisManagerIS1_JEEEE3$_3
NSt3__110__function6__funcIZN4llvm20HotColdSplittingPass3runERNS2_6ModuleERNS2_15AnalysisManagerIS4_JEEEE3$_3NS_9allocatorIS9_EEFRNS2_25OptimizationRemarkEmitterERNS2_8FunctionEEEE
NSt3__110__function6__baseIFRN4llvm25OptimizationRemarkEmitterERNS2_8FunctionEEEE
ZN4llvm20HotColdSplittingPass3runERNS_6ModuleERNS_15AnalysisManagerIS1_JEEEE3$_2
NSt3__110__function6__funcIZN4llvm20HotColdSplittingPass3runERNS2_6ModuleERNS2_15AnalysisManagerIS4_JEEEE3$_2NS_9allocatorIS9_EEFRNS2_19TargetTransformInfoERNS2_8FunctionEEEE
NSt3__110__function6__baseIFRN4llvm19TargetTransformInfoERNS2_8FunctionEEEE
ZN4llvm20HotColdSplittingPass3runERNS_6ModuleERNS_15AnalysisManagerIS1_JEEEE3$_0
NSt3__110__function6__funcIZN4llvm20HotColdSplittingPass3runERNS2_6ModuleERNS2_15AnalysisManagerIS4_JEEEE3$_0NS_9allocatorIS9_EEFRNS2_15AssumptionCacheERNS2_8FunctionEEEE
ZN12_GLOBAL__N_126HotColdSplittingLegacyPass11runOnModuleERN4llvm6ModuleEE3$_7
NSt3__110__function6__funcIZN12_GLOBAL__N_126HotColdSplittingLegacyPass11runOnModuleERN4llvm6ModuleEE3$_7NS_9allocatorIS7_EEFRNS4_25OptimizationRemarkEmitterERNS4_8FunctionEEEE
N12_GLOBAL__N_126HotColdSplittingLegacyPassE
N12_GLOBAL__N_14IPCPE
Z22LLVMAddInternalizePassE3$_0
NSt3__110__function6__funcIZ22LLVMAddInternalizePassE3$_0NS_9allocatorIS2_EEFbRKN4llvm11GlobalValueEEEE
N12_GLOBAL__N_128InferFunctionAttrsLegacyPassE
ZN12_GLOBAL__N_113SimpleInliner13getInlineCostEN4llvm8CallSiteEEUlRNS1_8FunctionEE_
NSt3__110__function6__funcIZN12_GLOBAL__N_113SimpleInliner13getInlineCostEN4llvm8CallSiteEEUlRNS4_8FunctionEE_NS_9allocatorIS8_EEFRNS4_15AssumptionCacheES7_EEE
N12_GLOBAL__N_113SimpleInlinerE
ZN4llvm17LegacyInlinerBase11inlineCallsERNS_12CallGraphSCCEE3$_0
NSt3__110__function6__funcIZN4llvm17LegacyInlinerBase11inlineCallsERNS2_12CallGraphSCCEE3$_0NS_9allocatorIS6_EEFRNS2_15AssumptionCacheERNS2_8FunctionEEEE
N4llvm17LegacyInlinerBaseE
N4llvm2cl15OptionValueCopyIN12_GLOBAL__N_130InlinerFunctionImportStatsOptsEEE
N4llvm2cl6parserIN12_GLOBAL__N_130InlinerFunctionImportStatsOptsEEE
N4llvm2cl3optIN12_GLOBAL__N_130InlinerFunctionImportStatsOptsELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_130InlinerFunctionImportStatsOptsELb0ELb0EEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_130InlinerFunctionImportStatsOptsEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_130InlinerFunctionImportStatsOptsELb0EEE
ZN4llvm11InlinerPass3runERNS_13LazyCallGraph3SCCERNS_15AnalysisManagerIS2_JRS1_EEES5_RNS_17CGSCCUpdateResultEE3$_4
NSt3__110__function6__funcIZN4llvm11InlinerPass3runERNS2_13LazyCallGraph3SCCERNS2_15AnalysisManagerIS5_JRS4_EEES8_RNS2_17CGSCCUpdateResultEE3$_4NS_9allocatorISD_EEFRNS2_15AssumptionCacheERNS2_8FunctionEEEE
N12_GLOBAL__N_115PreserveAPIListE
NSt3__110__function6__funcIN12_GLOBAL__N_115PreserveAPIListENS_9allocatorIS3_EEFbRKN4llvm11GlobalValueEEEE
N12_GLOBAL__N_121InternalizeLegacyPassE
N12_GLOBAL__N_113LoopExtractorE
N12_GLOBAL__N_119SingleLoopExtractorE
N4llvm2cl6parserINS_17PassSummaryActionEEE
N4llvm2cl11OptionValueINS_17PassSummaryActionEEE
N4llvm2cl15OptionValueBaseINS_17PassSummaryActionELb0EEE
N4llvm2cl15OptionValueCopyINS_17PassSummaryActionEEE
N4llvm2cl3optINS_17PassSummaryActionELb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageINS_17PassSummaryActionELb0ELb0EEE
Args
ZN4llvm11ExitOnErrorC1ENSt3__112basic_stringIcNS1_11char_traitsIcEENS1_9allocatorIcEEEEiEUlRKNS_5ErrorEE_
NSt3__110__function6__funcIZN4llvm11ExitOnErrorC1ENS_12basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEEiEUlRKNS2_5ErrorEE_NS7_ISD_EEFiSC_EEE
NSt3__110__function6__baseIFiRKN4llvm5ErrorEEEE
N12_GLOBAL__N_114LowerTypeTestsE
N4llvm18ValueMapCallbackVHIPNS_8FunctionENSt3__121__tree_const_iteratorIN12_GLOBAL__N_112FunctionNodeEPNS3_11__tree_nodeIS6_PvEElEENS_14ValueMapConfigIS2_NS_3sys10SmartMutexILb0EEEEEEE
N4llvm18ValueMapCallbackVHIPNS_11GlobalValueEyNS_17GlobalNumberState6ConfigEEE
N12_GLOBAL__N_114MergeFunctionsE
ZN12_GLOBAL__N_124PartialInlinerLegacyPass11runOnModuleERN4llvm6ModuleEEUlRNS1_8FunctionEE0_
NSt3__110__function6__funcIZN12_GLOBAL__N_124PartialInlinerLegacyPass11runOnModuleERN4llvm6ModuleEEUlRNS4_8FunctionEE0_NS_9allocatorIS9_EEFRNS4_19TargetTransformInfoES8_EEE
ZN12_GLOBAL__N_124PartialInlinerLegacyPass11runOnModuleERN4llvm6ModuleEEUlRNS1_8FunctionEE_
NSt3__110__function6__funcIZN12_GLOBAL__N_124PartialInlinerLegacyPass11runOnModuleERN4llvm6ModuleEEUlRNS4_8FunctionEE_NS_9allocatorIS9_EEFRNS4_15AssumptionCacheES8_EEE
N12_GLOBAL__N_124PartialInlinerLegacyPassE
ZN4llvm18PartialInlinerPass3runERNS_6ModuleERNS_15AnalysisManagerIS1_JEEEE3$_2
NSt3__110__function6__funcIZN4llvm18PartialInlinerPass3runERNS2_6ModuleERNS2_15AnalysisManagerIS4_JEEEE3$_2NS_9allocatorIS9_EEFRNS2_19TargetTransformInfoERNS2_8FunctionEEEE
ZN4llvm18PartialInlinerPass3runERNS_6ModuleERNS_15AnalysisManagerIS1_JEEEE3$_1
NSt3__110__function6__funcIZN4llvm18PartialInlinerPass3runERNS2_6ModuleERNS2_15AnalysisManagerIS4_JEEEE3$_1NS_9allocatorIS9_EEFRNS2_18BlockFrequencyInfoERNS2_8FunctionEEEE
NSt3__110__function6__baseIFRN4llvm18BlockFrequencyInfoERNS2_8FunctionEEEE
ZN4llvm18PartialInlinerPass3runERNS_6ModuleERNS_15AnalysisManagerIS1_JEEEE3$_0
NSt3__110__function6__funcIZN4llvm18PartialInlinerPass3runERNS2_6ModuleERNS2_15AnalysisManagerIS4_JEEEE3$_0NS_9allocatorIS9_EEFRNS2_15AssumptionCacheERNS2_8FunctionEEEE
N12_GLOBAL__N_17PruneEHE
ZN12_GLOBAL__N_129SampleProfileLoaderLegacyPassC1EN4llvm9StringRefEbEUlRNS1_8FunctionEE0_
NSt3__110__function6__funcIZN12_GLOBAL__N_129SampleProfileLoaderLegacyPassC1EN4llvm9StringRefEbEUlRNS4_8FunctionEE0_NS_9allocatorIS8_EEFRNS4_19TargetTransformInfoES7_EEE
ZN12_GLOBAL__N_129SampleProfileLoaderLegacyPassC1EN4llvm9StringRefEbEUlRNS1_8FunctionEE_
NSt3__110__function6__funcIZN12_GLOBAL__N_129SampleProfileLoaderLegacyPassC1EN4llvm9StringRefEbEUlRNS4_8FunctionEE_NS_9allocatorIS8_EEFRNS4_15AssumptionCacheES7_EEE
N12_GLOBAL__N_129SampleProfileLoaderLegacyPassE
ZN4llvm23SampleProfileLoaderPass3runERNS_6ModuleERNS_15AnalysisManagerIS1_JEEEE3$_1
NSt3__110__function6__funcIZN4llvm23SampleProfileLoaderPass3runERNS2_6ModuleERNS2_15AnalysisManagerIS4_JEEEE3$_1NS_9allocatorIS9_EEFRNS2_19TargetTransformInfoERNS2_8FunctionEEEE
ZN4llvm23SampleProfileLoaderPass3runERNS_6ModuleERNS_15AnalysisManagerIS1_JEEEE3$_0
NSt3__110__function6__funcIZN4llvm23SampleProfileLoaderPass3runERNS2_6ModuleERNS2_15AnalysisManagerIS4_JEEEE3$_0NS_9allocatorIS9_EEFRNS2_15AssumptionCacheERNS2_8FunctionEEEE
N12_GLOBAL__N_116IPSCCPLegacyPassE
N12_GLOBAL__N_129StripDeadPrototypesLegacyPassE
N12_GLOBAL__N_112StripSymbolsE
N12_GLOBAL__N_120StripNonDebugSymbolsE
N12_GLOBAL__N_117StripDebugDeclareE
N12_GLOBAL__N_118StripDeadDebugInfoE
N12_GLOBAL__N_119WriteThinLTOBitcodeE
N12_GLOBAL__N_118WholeProgramDevirtE
ZL31combineInstructionsOverFunctionRN4llvm8FunctionERNS_19InstCombineWorklistEPNS_9AAResultsERNS_15AssumptionCacheERNS_17TargetLibraryInfoERNS_13DominatorTreeERNS_25OptimizationRemarkEmitterEbPNS_8LoopInfoEE3$_2
NSt3__110__function6__funcIZL31combineInstructionsOverFunctionRN4llvm8FunctionERNS2_19InstCombineWorklistEPNS2_9AAResultsERNS2_15AssumptionCacheERNS2_17TargetLibraryInfoERNS2_13DominatorTreeERNS2_25OptimizationRemarkEmitterEbPNS2_8LoopInfoEE3$_2NS_9allocatorISJ_EEFvPNS2_11InstructionEEEE
N4llvm24InstructionCombiningPassE
N12_GLOBAL__N_116AddressSanitizerE
N12_GLOBAL__N_122AddressSanitizerModuleE
N12_GLOBAL__N_124BoundsCheckingLegacyPassE
N12_GLOBAL__N_117DataFlowSanitizerE
N12_GLOBAL__N_122GCOVProfilerLegacyPassE
N4llvm18ValueMapCallbackVHIPNS_5ValueES2_NS_14ValueMapConfigIS2_NS_3sys10SmartMutexILb0EEEEEEE
N12_GLOBAL__N_116VarArgNoOpHelperE
N12_GLOBAL__N_112VarArgHelperE
N12_GLOBAL__N_121VarArgPowerPC64HelperE
N12_GLOBAL__N_119VarArgAArch64HelperE
N12_GLOBAL__N_118VarArgMIPS64HelperE
N12_GLOBAL__N_117VarArgAMD64HelperE
N12_GLOBAL__N_115MemorySanitizerE
N12_GLOBAL__N_134PGOIndirectCallPromotionLegacyPassE
N4llvm2cl3optIdLb0ENS0_6parserIdEEEE
N4llvm2cl11opt_storageIdLb0ELb0EEE
N4llvm2cl11OptionValueIdEE
N4llvm2cl15OptionValueBaseIdLb0EEE
N4llvm2cl15OptionValueCopyIdEE
N12_GLOBAL__N_124PGOCounterPromoterHelperE
N12_GLOBAL__N_124InstrProfilingLegacyPassE
N12_GLOBAL__N_131PGOInstrumentationGenLegacyPassE
N12_GLOBAL__N_131PGOInstrumentationUseLegacyPassE
N12_GLOBAL__N_125PGOMemOPSizeOptLegacyPassE
N12_GLOBAL__N_123SanitizerCoverageModuleE
N12_GLOBAL__N_125SoftPointerAuthLegacyPassE
N12_GLOBAL__N_115ThreadSanitizerE
N12_GLOBAL__N_119EfficiencySanitizerE
N12_GLOBAL__N_118HWAddressSanitizerE
N4llvm18LinkDiagnosticInfoE
ZN12_GLOBAL__N_18IRLinker10shouldLinkEPN4llvm11GlobalValueERS2_E3$_1
NSt3__110__function6__funcIZN12_GLOBAL__N_18IRLinker10shouldLinkEPN4llvm11GlobalValueERS5_E3$_1NS_9allocatorIS8_EEFvS7_EEE
NSt3__110__function6__baseIFvRN4llvm11GlobalValueEEEE
N12_GLOBAL__N_122LocalValueMaterializerE
N12_GLOBAL__N_123GlobalValueMaterializerE
N12_GLOBAL__N_19TypeMapTyE
ZN12_GLOBAL__N_112ModuleLinker3runEvE3$_0
NSt3__110__function6__funcIZN12_GLOBAL__N_112ModuleLinker3runEvE3$_0NS_9allocatorIS4_EEFvRN4llvm11GlobalValueENS_8functionIFvS9_EEEEEE
N12_GLOBAL__N_121ELFSingleObjectWriterE
N12_GLOBAL__N_115ELFObjectWriterE
N12_GLOBAL__N_118ELFDwoObjectWriterE
N4llvm12MCAsmBackendE
N4llvm9MCAsmInfoE
N4llvm2cl6parserI12DefaultOnOffEE
N4llvm2cl11OptionValueI12DefaultOnOffEE
N4llvm2cl15OptionValueBaseI12DefaultOnOffLb0EEE
N4llvm2cl15OptionValueCopyI12DefaultOnOffEE
N4llvm2cl3optI12DefaultOnOffLb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageI12DefaultOnOffLb0ELb0EEE
N4llvm13MCAsmInfoCOFFE
N4llvm18MCAsmInfoMicrosoftE
N4llvm16MCAsmInfoGNUCOFFE
N4llvm15MCAsmInfoDarwinE
N4llvm12MCAsmInfoELFE
N4llvm13MCAsmInfoWasmE
N12_GLOBAL__N_113MCAsmStreamerE
N4llvm13MCCodeEmitterE
N4llvm12MCCodePadderE
N4llvm2cl6parserIPcEE
N4llvm2cl11OptionValueIPcEE
N4llvm2cl15OptionValueBaseIPcLb0EEE
N4llvm2cl15OptionValueCopyIPcEE
N4llvm2cl3optIPcLb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageIPcLb0ELb0EEE
N4llvm23MCELFObjectTargetWriterE
N4llvm20MCObjectTargetWriterE
N4llvm13MCELFStreamerE
N4llvm12MCTargetExprE
N4llvm6MCExprE
N4llvm13MCInstPrinterE
N4llvm13format_objectIJxEEE
N4llvm15MCInstrAnalysisE
ZNK4llvm14MCLOHDirective11getEmitSizeERKNS_16MachObjectWriterERKNS_11MCAsmLayoutEE20raw_counting_ostream
N12_GLOBAL__N_115MCMachOStreamerE
N4llvm24MCMachObjectTargetWriterE
N12_GLOBAL__N_114MCNullStreamerE
N4llvm16MCObjectStreamerE
N4llvm14MCObjectWriterE
N4llvm9MCSectionE
N4llvm13MCSectionCOFFE
N4llvm12MCSectionELFE
N4llvm14MCSectionMachOE
N4llvm13MCSectionWasmE
N4llvm16MCTargetStreamerE
N4llvm10MCStreamerE
N4llvm24MCWasmObjectTargetWriterE
N4llvm14MCWasmStreamerE
N4llvm7Win64EH13UnwindEmitterE
N4llvm17MCWinCOFFStreamerE
N4llvm5WinEH13UnwindEmitterE
N4llvm16MachObjectWriterE
N4llvm13format_objectIJjPKcS2_EEE
asmN12_GLOBAL__N_116WasmObjectWriterE
N4llvm27MCWinCOFFObjectTargetWriterE
N12_GLOBAL__N_119WinCOFFObjectWriterE
N4llvm14MCDisassemblerE
N4llvm20MCExternalSymbolizerE
N4llvm16MCRelocationInfoE
N4llvm12MCSymbolizerE
N12_GLOBAL__N_110ObjCARCOptE
N12_GLOBAL__N_113ObjCARCExpandE
N12_GLOBAL__N_113ObjCARCAPElimE
N12_GLOBAL__N_115ObjCARCContractE
N12_GLOBAL__N_16PAEvalE
N4llvm6object7ArchiveE
N4llvm6object6BinaryE
N4llvm6object14COFFObjectFileE
N4llvm18BinaryStreamReaderE
N4llvm6object17ELFObjectFileBaseE
N4llvm6object13ELFObjectFileINS0_7ELFTypeILNS_7support10endiannessE0ELb1EEEEE
N4llvm6object13ELFObjectFileINS0_7ELFTypeILNS_7support10endiannessE1ELb1EEEEE
N4llvm6object13ELFObjectFileINS0_7ELFTypeILNS_7support10endiannessE0ELb0EEEEE
N4llvm6object13ELFObjectFileINS0_7ELFTypeILNS_7support10endiannessE1ELb0EEEEE
N4llvm6object18GenericBinaryErrorE
N4llvm9ErrorInfoINS_6object18GenericBinaryErrorENS1_11BinaryErrorEEE
N4llvm6object11BinaryErrorE
N4llvm9ErrorInfoINS_6object11BinaryErrorENS_7ECErrorEEE
N12_GLOBAL__N_122_object_error_categoryE
N4llvm6object12IRObjectFileE
N4llvm6object15MachOObjectFileE
N4llvm6object20MachOUniversalBinaryE
N4llvm6object10ObjectFileE
N4llvm14RecordStreamerE
N4llvm6object12SymbolicFileE
N4llvm6object14COFFImportFileE
N4llvm6object14WasmObjectFileE
N4llvm16BinaryByteStreamE
N4llvm12BinaryStreamE
N4llvm6object15WindowsResourceE
N4llvm6object13EmptyResErrorE
N4llvm6detail23provider_format_adapterIjEE
N4llvm3opt12InputArgListE
N4llvm3opt7ArgListE
N4llvm3opt14DerivedArgListE
N4llvm13format_objectIJdjEEE
N4llvm13format_objectIJjjEEE
N12_GLOBAL__N_126InstrProfErrorCategoryTypeE
N4llvm14InstrProfErrorE
N4llvm9ErrorInfoINS_14InstrProfErrorENS_13ErrorInfoBaseEEE
N4llvm15InstrProfReaderE
N4llvm18RawInstrProfReaderIjEE
N4llvm18RawInstrProfReaderIyEE
N4llvm19TextInstrProfReaderE
N4llvm20InstrProfReaderIndexINS_30OnDiskIterableChainedHashTableINS_20InstrProfLookupTraitEEEEE
N4llvm24InstrProfReaderIndexBaseE
N4llvm22IndexedInstrProfReaderE
N12_GLOBAL__N_127SampleProfErrorCategoryTypeE
N4llvm10sampleprof19SampleProfileReaderE
N4llvm10sampleprof23SampleProfileReaderTextE
N4llvm10sampleprof25SampleProfileReaderBinaryE
N4llvm10sampleprof28SampleProfileReaderRawBinaryE
N4llvm10sampleprof32SampleProfileReaderCompactBinaryE
N4llvm10sampleprof22SampleProfileReaderGCCE
N4llvm10sampleprof19SampleProfileWriterE
N4llvm10sampleprof23SampleProfileWriterTextE
N4llvm10sampleprof25SampleProfileWriterBinaryE
N4llvm10sampleprof28SampleProfileWriterRawBinaryE
N4llvm10sampleprof32SampleProfileWriterCompactBinaryE
N12_GLOBAL__N_114ADCELegacyPassE
Alignment from assumptions
N12_GLOBAL__N_124AlignmentFromAssumptionsE
N12_GLOBAL__N_114BDCELegacyPassE
N12_GLOBAL__N_127CallSiteSplittingLegacyPassE
N12_GLOBAL__N_126ConstantHoistingLegacyPassE
N12_GLOBAL__N_119ConstantPropagationE
N12_GLOBAL__N_126CorrelatedValuePropagationE
N12_GLOBAL__N_119DeadInstEliminationE
N12_GLOBAL__N_113DCELegacyPassE
N12_GLOBAL__N_113DSELegacyPassE
N12_GLOBAL__N_121DivRemPairsLegacyPassE
N12_GLOBAL__N_124EarlyCSELegacyCommonPassILb0EEE
N12_GLOBAL__N_124EarlyCSELegacyCommonPassILb1EEE
N12_GLOBAL__N_114FlattenCFGPassE
ZN4llvm13Float2IntPass12walkForwardsEvE3$_2
NSt3__110__function6__funcIZN4llvm13Float2IntPass12walkForwardsEvE3$_2NS_9allocatorIS4_EEFNS2_13ConstantRangeENS2_8ArrayRefIS7_EEEEE
NSt3__110__function6__baseIFN4llvm13ConstantRangeENS2_8ArrayRefIS3_EEEEE
ZN4llvm13Float2IntPass12walkForwardsEvE3$_1
NSt3__110__function6__funcIZN4llvm13Float2IntPass12walkForwardsEvE3$_1NS_9allocatorIS4_EEFNS2_13ConstantRangeENS2_8ArrayRefIS7_EEEEE
ZN4llvm13Float2IntPass12walkForwardsEvE3$_0
NSt3__110__function6__funcIZN4llvm13Float2IntPass12walkForwardsEvE3$_0NS_9allocatorIS4_EEFNS2_13ConstantRangeENS2_8ArrayRefIS7_EEEEE
N12_GLOBAL__N_119Float2IntLegacyPassE
ZN4llvm17GuardWideningPass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEEE3$_0
NSt3__110__function6__funcIZN4llvm17GuardWideningPass3runERNS2_8FunctionERNS2_15AnalysisManagerIS4_JEEEE3$_0NS_9allocatorIS9_EEFbPNS2_10BasicBlockEEEE
NSt3__110__function6__baseIFbPN4llvm10BasicBlockEEEE
ZN12_GLOBAL__N_123GuardWideningLegacyPass13runOnFunctionERN4llvm8FunctionEEUlPNS1_10BasicBlockEE_
NSt3__110__function6__funcIZN12_GLOBAL__N_123GuardWideningLegacyPass13runOnFunctionERN4llvm8FunctionEEUlPNS4_10BasicBlockEE_NS_9allocatorIS9_EEFbS8_EEE
N12_GLOBAL__N_123GuardWideningLegacyPassE
ZN12_GLOBAL__N_127LoopGuardWideningLegacyPass9runOnLoopEPN4llvm4LoopERNS1_13LPPassManagerEEUlPNS1_10BasicBlockEE_
NSt3__110__function6__funcIZN12_GLOBAL__N_127LoopGuardWideningLegacyPass9runOnLoopEPN4llvm4LoopERNS4_13LPPassManagerEEUlPNS4_10BasicBlockEE_NS_9allocatorISB_EEFbSA_EEE
N12_GLOBAL__N_127LoopGuardWideningLegacyPassE
N4llvm3gvn13GVNLegacyPassE
N4llvm18GVNHoistLegacyPassE
N12_GLOBAL__N_118InstructionUseExprE
N12_GLOBAL__N_117GVNSinkLegacyPassE
N12_GLOBAL__N_114IRCELegacyPassE
N4llvm2cl6parserI14ReplaceExitValEE
N4llvm2cl11OptionValueI14ReplaceExitValEE
N4llvm2cl15OptionValueBaseI14ReplaceExitValLb0EEE
N4llvm2cl15OptionValueCopyI14ReplaceExitValEE
N4llvm2cl3optI14ReplaceExitValLb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageI14ReplaceExitValLb0ELb0EEE
N12_GLOBAL__N_121IndVarSimplifyVisitorE
N12_GLOBAL__N_124IndVarSimplifyLegacyPassE
N12_GLOBAL__N_118InferAddressSpacesE
N12_GLOBAL__N_122InstSimplifyLegacyPassE
N12_GLOBAL__N_113JumpThreadingE
N12_GLOBAL__N_112LoopPromoterE
N12_GLOBAL__N_114LegacyLICMPassE
N12_GLOBAL__N_118LegacyLoopSinkPassE
N12_GLOBAL__N_122LoopDeletionLegacyPassE
N12_GLOBAL__N_126LoopDataPrefetchLegacyPassE
ZN4llvm18LoopDistributePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEEE3$_0
NSt3__110__function6__funcIZN4llvm18LoopDistributePass3runERNS2_8FunctionERNS2_15AnalysisManagerIS4_JEEEE3$_0NS_9allocatorIS9_EEFRKNS2_14LoopAccessInfoERNS2_4LoopEEEE
NSt3__110__function6__baseIFRKN4llvm14LoopAccessInfoERNS2_4LoopEEEE
Loop Distribution
ZN12_GLOBAL__N_120LoopDistributeLegacy13runOnFunctionERN4llvm8FunctionEEUlRNS1_4LoopEE_
NSt3__110__function6__funcIZN12_GLOBAL__N_120LoopDistributeLegacy13runOnFunctionERN4llvm8FunctionEEUlRNS4_4LoopEE_NS_9allocatorIS9_EEFRKNS4_14LoopAccessInfoES8_EEE
N12_GLOBAL__N_120LoopDistributeLegacyE
N12_GLOBAL__N_128LoopIdiomRecognizeLegacyPassE
N12_GLOBAL__N_126LoopInstSimplifyLegacyPassE
N12_GLOBAL__N_115LoopInterchangeE
Loop Load Elimination
N12_GLOBAL__N_119LoopLoadEliminationE
N12_GLOBAL__N_125LoopPredicationLegacyPassE
N12_GLOBAL__N_110LoopRerollE
N12_GLOBAL__N_120LoopRotateLegacyPassE
N12_GLOBAL__N_125LoopSimplifyCFGLegacyPassE
N12_GLOBAL__N_118LoopStrengthReduceE
N12_GLOBAL__N_110LoopUnrollE
N12_GLOBAL__N_116LoopUnrollAndJamE
N12_GLOBAL__N_112LoopUnswitchE
N12_GLOBAL__N_118LoopVersioningLICME
N12_GLOBAL__N_121LowerAtomicLegacyPassE
N12_GLOBAL__N_120LowerExpectIntrinsicE
N12_GLOBAL__N_129LowerGuardIntrinsicLegacyPassE
N12_GLOBAL__N_125LowerMatrixTypeLegacyPassE
ZN12_GLOBAL__N_119MemCpyOptLegacyPass13runOnFunctionERN4llvm8FunctionEE3$_8
NSt3__110__function6__funcIZN12_GLOBAL__N_119MemCpyOptLegacyPass13runOnFunctionERN4llvm8FunctionEE3$_8NS_9allocatorIS7_EEFRNS4_13DominatorTreeEvEEE
NSt3__110__function6__baseIFRN4llvm13DominatorTreeEvEEE
ZN12_GLOBAL__N_119MemCpyOptLegacyPass13runOnFunctionERN4llvm8FunctionEE3$_7
NSt3__110__function6__funcIZN12_GLOBAL__N_119MemCpyOptLegacyPass13runOnFunctionERN4llvm8FunctionEE3$_7NS_9allocatorIS7_EEFRNS4_15AssumptionCacheEvEEE
NSt3__110__function6__baseIFRN4llvm15AssumptionCacheEvEEE
ZN12_GLOBAL__N_119MemCpyOptLegacyPass13runOnFunctionERN4llvm8FunctionEE3$_6
NSt3__110__function6__funcIZN12_GLOBAL__N_119MemCpyOptLegacyPass13runOnFunctionERN4llvm8FunctionEE3$_6NS_9allocatorIS7_EEFRNS4_9AAResultsEvEEE
NSt3__110__function6__baseIFRN4llvm9AAResultsEvEEE
N12_GLOBAL__N_119MemCpyOptLegacyPassE
ZN4llvm13MemCpyOptPass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEEE3$_2
NSt3__110__function6__funcIZN4llvm13MemCpyOptPass3runERNS2_8FunctionERNS2_15AnalysisManagerIS4_JEEEE3$_2NS_9allocatorIS9_EEFRNS2_13DominatorTreeEvEEE
ZN4llvm13MemCpyOptPass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEEE3$_1
NSt3__110__function6__funcIZN4llvm13MemCpyOptPass3runERNS2_8FunctionERNS2_15AnalysisManagerIS4_JEEEE3$_1NS_9allocatorIS9_EEFRNS2_15AssumptionCacheEvEEE
ZN4llvm13MemCpyOptPass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEEE3$_0
NSt3__110__function6__funcIZN4llvm13MemCpyOptPass3runERNS2_8FunctionERNS2_15AnalysisManagerIS4_JEEEE3$_0NS_9allocatorIS9_EEFRNS2_9AAResultsEvEEE
N12_GLOBAL__N_110MergeICmpsE
N12_GLOBAL__N_131MergedLoadStoreMotionLegacyPassE
N12_GLOBAL__N_125NaryReassociateLegacyPassE
N4llvm13GVNExpression10ExpressionE
N4llvm13GVNExpression15BasicExpressionE
N4llvm13GVNExpression14CallExpressionE
N4llvm13GVNExpression16MemoryExpressionE
N4llvm13GVNExpression14LoadExpressionE
N4llvm13GVNExpression15StoreExpressionE
N4llvm13GVNExpression24AggregateValueExpressionE
N4llvm13GVNExpression13PHIExpressionE
N4llvm13GVNExpression18VariableExpressionE
N4llvm13GVNExpression18ConstantExpressionE
N4llvm13GVNExpression17UnknownExpressionE
N4llvm13GVNExpression14DeadExpressionE
N12_GLOBAL__N_116NewGVNLegacyPassE
N12_GLOBAL__N_133PartiallyInlineLibCallsLegacyPassE
N12_GLOBAL__N_127PlaceBackedgeSafepointsImplE
N12_GLOBAL__N_115PlaceSafepointsE
N12_GLOBAL__N_121ReassociateLegacyPassE
N12_GLOBAL__N_18RegToMemE
N12_GLOBAL__N_133RewriteStatepointsForGCLegacyPassE
N12_GLOBAL__N_114SCCPLegacyPassE
N4llvm4sroa14SROALegacyPassE
N12_GLOBAL__N_110ScalarizerE
N4llvm11InstVisitorIN12_GLOBAL__N_110ScalarizerEbEE
N12_GLOBAL__N_126SeparateConstOffsetFromGEPE
N12_GLOBAL__N_128SimpleLoopUnswitchLegacyPassE
N12_GLOBAL__N_115CFGSimplifyPassE
N12_GLOBAL__N_117SinkingLegacyPassE
N12_GLOBAL__N_130SpeculativeExecutionLegacyPassE
N12_GLOBAL__N_126StraightLineStrengthReduceE
N12_GLOBAL__N_114StructurizeCFGE
N12_GLOBAL__N_112TailCallElimE
N12_GLOBAL__N_115WorklistRemoverE
ZN12_GLOBAL__N_111DAGCombiner8visitSRLEPN4llvm6SDNodeEE4$_14
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner8visitSRLEPN4llvm6SDNodeEE4$_14NS_9allocatorIS7_EEFbPNS4_14ConstantSDNodeESB_EEE
ZN12_GLOBAL__N_111DAGCombiner8visitSRLEPN4llvm6SDNodeEE4$_13
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner8visitSRLEPN4llvm6SDNodeEE4$_13NS_9allocatorIS7_EEFbPNS4_14ConstantSDNodeESB_EEE
ZN12_GLOBAL__N_111DAGCombiner8visitSRLEPN4llvm6SDNodeEE4$_12
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner8visitSRLEPN4llvm6SDNodeEE4$_12NS_9allocatorIS7_EEFbPNS4_14ConstantSDNodeEEEE
NSt3__110__function6__baseIFbPN4llvm14ConstantSDNodeEEEE
ZN12_GLOBAL__N_111DAGCombiner8visitSRAEPN4llvm6SDNodeEE4$_11
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner8visitSRAEPN4llvm6SDNodeEE4$_11NS_9allocatorIS7_EEFbPNS4_14ConstantSDNodeESB_EEE
ZN12_GLOBAL__N_111DAGCombiner8visitSRAEPN4llvm6SDNodeEE4$_10
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner8visitSRAEPN4llvm6SDNodeEE4$_10NS_9allocatorIS7_EEFbPNS4_14ConstantSDNodeESB_EEE
ZN12_GLOBAL__N_111DAGCombiner8visitSRAEPN4llvm6SDNodeEE3$_9
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner8visitSRAEPN4llvm6SDNodeEE3$_9NS_9allocatorIS7_EEFbPNS4_14ConstantSDNodeEEEE
ZN12_GLOBAL__N_111DAGCombiner8visitSHLEPN4llvm6SDNodeEE3$_8
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner8visitSHLEPN4llvm6SDNodeEE3$_8NS_9allocatorIS7_EEFbPNS4_14ConstantSDNodeESB_EEE
ZN12_GLOBAL__N_111DAGCombiner8visitSHLEPN4llvm6SDNodeEE3$_7
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner8visitSHLEPN4llvm6SDNodeEE3$_7NS_9allocatorIS7_EEFbPNS4_14ConstantSDNodeESB_EEE
ZN12_GLOBAL__N_111DAGCombiner8visitSHLEPN4llvm6SDNodeEE3$_6
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner8visitSHLEPN4llvm6SDNodeEE3$_6NS_9allocatorIS7_EEFbPNS4_14ConstantSDNodeEEEE
ZN12_GLOBAL__N_111DAGCombiner16MatchLoadCombineEPN4llvm6SDNodeEE3$_5
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner16MatchLoadCombineEPN4llvm6SDNodeEE3$_5NS_9allocatorIS7_EEFjjjEEE
NSt3__110__function6__baseIFjjjEEE
ZN12_GLOBAL__N_111DAGCombiner16MatchLoadCombineEPN4llvm6SDNodeEE3$_4
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner16MatchLoadCombineEPN4llvm6SDNodeEE3$_4NS_9allocatorIS7_EEFjjjEEE
ZN12_GLOBAL__N_111DAGCombiner11MatchRotateEN4llvm7SDValueES2_RKNS1_5SDLocEE3$_3
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner11MatchRotateEN4llvm7SDValueES5_RKNS4_5SDLocEE3$_3NS_9allocatorIS9_EEFbPNS4_14ConstantSDNodeESD_EEE
ZN12_GLOBAL__N_111DAGCombiner7visitOREPN4llvm6SDNodeEE3$_2
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner7visitOREPN4llvm6SDNodeEE3$_2NS_9allocatorIS7_EEFbPNS4_14ConstantSDNodeESB_EEE
ZN12_GLOBAL__N_111DAGCombiner8visitANDEPN4llvm6SDNodeEE3$_1
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner8visitANDEPN4llvm6SDNodeEE3$_1NS_9allocatorIS7_EEFbPNS4_14ConstantSDNodeESB_EEE
ZN12_GLOBAL__N_111DAGCombiner13visitSDIVLikeEN4llvm7SDValueES2_PNS1_6SDNodeEE3$_0
NSt3__110__function6__funcIZN12_GLOBAL__N_111DAGCombiner13visitSDIVLikeEN4llvm7SDValueES5_PNS4_6SDNodeEE3$_0NS_9allocatorIS8_EEFbPNS4_14ConstantSDNodeEEEE
N4llvm8FastISelE
ZN4llvm12SelectionDAG8LegalizeEvE3$_0
NSt3__110__function6__funcIZN4llvm12SelectionDAG8LegalizeEvE3$_0NS_9allocatorIS4_EEFvPNS2_6SDNodeES8_EEE
NSt3__110__function6__baseIFvPN4llvm6SDNodeES4_EEE
N12_GLOBAL__N_118NodeUpdateListenerE
N4llvm21ResourcePriorityQueueE
N12_GLOBAL__N_120ScheduleDAGLinearizeE
N12_GLOBAL__N_115ScheduleDAGFastE
N12_GLOBAL__N_117ScheduleDAGRRListE
N12_GLOBAL__N_118RegReductionPQBaseE
N12_GLOBAL__N_125RegReductionPriorityQueueINS_14ilp_ls_rr_sortEEE
N12_GLOBAL__N_125RegReductionPriorityQueueINS_17hybrid_ls_rr_sortEEE
N12_GLOBAL__N_125RegReductionPriorityQueueINS_14src_ls_rr_sortEEE
N12_GLOBAL__N_125RegReductionPriorityQueueINS_13bu_ls_rr_sortEEE
N4llvm18ScheduleDAGSDNodesE
N12_GLOBAL__N_115ScheduleDAGVLIWE
N4llvm12SelectionDAG17DAGUpdateListenerE
N4llvm12SelectionDAG22DAGNodeDeletedListenerE
N12_GLOBAL__N_118RAUWUpdateListenerE
N4llvm10FoldingSetINS_12SDVTListNodeEEE
N4llvm14FoldingSetImplINS_12SDVTListNodeEEE
N4llvm10FoldingSetINS_6SDNodeEEE
N4llvm14FoldingSetImplINS_6SDNodeEEE
ZNK4llvm12SelectionDAG16isKnownNeverZeroENS_7SDValueEE3$_2
NSt3__110__function6__funcIZNK4llvm12SelectionDAG16isKnownNeverZeroENS2_7SDValueEE3$_2NS_9allocatorIS5_EEFbPNS2_14ConstantSDNodeEEEE
ZL11PrintNodeIdRKN4llvm6SDNodeEE3$_0
NSt3__110__function6__funcIZL11PrintNodeIdRKN4llvm6SDNodeEE3$_0NS_9allocatorIS6_EEFvRNS2_11raw_ostreamEEEE
ValueType
N12_GLOBAL__N_111ISelUpdaterE
N4llvm16SelectionDAGISelE
N4llvm2cl6parserIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEEEE
N4llvm2cl15OptionValueCopyIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEEEE
N4llvm2cl11OptionValueIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEEEE
N4llvm2cl15OptionValueBaseIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEELb0EEE
N4llvm18RegisterPassParserINS_17RegisterSchedulerEEE
N4llvm2cl3optIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEELb0ENS_18RegisterPassParserINS_17RegisterSchedulerEEEEE
N4llvm2cl11opt_storageIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEELb0ELb0EEE
ZN4llvm16SelectionDAGISel12UpdateChainsEPNS_6SDNodeENS_7SDValueERNS_15SmallVectorImplIS2_EEbE3$_0
NSt3__110__function6__funcIZN4llvm16SelectionDAGISel12UpdateChainsEPNS2_6SDNodeENS2_7SDValueERNS2_15SmallVectorImplIS5_EEbE3$_0NS_9allocatorISA_EEFvS5_S5_EEE
ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhjE3$_1
NSt3__110__function6__funcIZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS2_6SDNodeEPKhjE3$_1NS_9allocatorIS8_EEFvS5_S5_EEE
ZL22HandleMergeInputChainsRN4llvm15SmallVectorImplIPNS_6SDNodeEEEPNS_12SelectionDAGEE3$_2
NSt3__110__function6__funcIZL22HandleMergeInputChainsRN4llvm15SmallVectorImplIPNS2_6SDNodeEEEPNS2_12SelectionDAGEE3$_2NS_9allocatorISA_EEFvNS2_7SDValueEEEE
NSt3__110__function6__baseIFvN4llvm7SDValueEEEE
N12_GLOBAL__N_117MatchStateUpdaterE
N4llvm22SelectionDAGTargetInfoE
N4llvm14TargetLoweringE
Version
Printf
Kernels
SymbolName
Language
LanguageVersion
Attrs
CodeProps
DebugProps
DebuggerABIVersion
ReservedNumVGPRs
ReservedFirstVGPR
PrivateSegmentBufferSGPR
WavefrontPrivateSegmentOffsetSGPR
KernargSegmentSize
GroupSegmentFixedSize
PrivateSegmentFixedSize
KernargSegmentAlign
WavefrontSize
NumSGPRs
NumVGPRs
MaxFlatWorkGroupSize
IsDynamicCallStack
IsXNACKEnabled
NumSpilledSGPRs
NumSpilledVGPRs
Name
TypeName
Align
ValueKind
PointeeAlign
AddrSpaceQual
AccQual
ActualAccQual
IsPipe
ReqdWorkGroupSize
WorkGroupSizeHint
VecTypeHint
RuntimeHandle
0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ
Size
N4llvm17BinaryStreamErrorE
N4llvm9ErrorInfoINS_17BinaryStreamErrorENS_13ErrorInfoBaseEEE
N12_GLOBAL__N_112ArrayRefImplE
NSt3__120__shared_ptr_emplaceIN12_GLOBAL__N_112ArrayRefImplENS_9allocatorIS2_EEEE
N4llvm23MutableBinaryByteStreamE
N4llvm20WritableBinaryStreamE
N12_GLOBAL__N_119MutableArrayRefImplE
NSt3__120__shared_ptr_emplaceIN12_GLOBAL__N_119MutableArrayRefImplENS_9allocatorIS2_EEEE
N4llvm18BinaryStreamWriterE
N4llvm13format_objectIJjjdEEE
NSt3__120__shared_ptr_emplaceIN4llvm3sys2fs6detail12DirIterStateENS_9allocatorIS5_EEEE
N4llvm20circular_raw_ostreamE
N4llvm13format_objectIJlEEE
N4llvm2cl12basic_parserIbEE
N4llvm2cl17basic_parser_implE
N4llvm2cl12basic_parserINS0_13boolOrDefaultEEE
N4llvm2cl12basic_parserIiEE
N4llvm2cl12basic_parserIjEE
N4llvm2cl12basic_parserIyEE
N4llvm2cl12basic_parserIdEE
N4llvm2cl12basic_parserIfEE
N4llvm2cl12basic_parserINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEEEE
N4llvm2cl12basic_parserIcEE
N4llvm2cl6OptionE
N4llvm2cl18GenericOptionValueE
N4llvm2cl11OptionValueINS0_13boolOrDefaultEEE
N4llvm2cl15OptionValueCopyINS0_13boolOrDefaultEEE
N4llvm2cl11OptionValueINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEEEE
N4llvm2cl19generic_parser_baseE
N4llvm2cl6parserIbEE
N4llvm2cl6parserINS0_13boolOrDefaultEEE
N4llvm2cl6parserIiEE
N4llvm2cl6parserIjEE
N4llvm2cl6parserIyEE
N4llvm2cl6parserIdEE
N4llvm2cl6parserIfEE
N4llvm2cl6parserINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEEEE
N4llvm2cl6parserIcEE
N4llvm2cl3optIjLb0ENS0_6parserIjEEEE
N4llvm2cl11opt_storageIjLb0ELb0EEE
N4llvm2cl3optIiLb0ENS0_6parserIiEEEE
N4llvm2cl11opt_storageIiLb0ELb0EEE
N4llvm2cl3optINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEELb0ENS0_6parserIS8_EEEE
N4llvm2cl11opt_storageINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEELb0ELb1EEE
NSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEE
NSt3__121__basic_string_commonILb1EEE
N4llvm2cl11OptionValueIcEE
N4llvm2cl15OptionValueBaseIcLb0EEE
N4llvm2cl15OptionValueCopyIcEE
N4llvm2cl3optIcLb0ENS0_6parserIcEEEE
N4llvm2cl11opt_storageIcLb0ELb0EEE
N4llvm2cl3optIbLb0ENS0_6parserIbEEEE
N4llvm2cl11opt_storageIbLb0ELb0EEE
N4llvm2cl5aliasE
N4llvm2cl3optIN12_GLOBAL__N_114VersionPrinterELb1ENS0_6parserIbEEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_114VersionPrinterELb1ELb1EEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_114VersionPrinterEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_114VersionPrinterELb1EEE
N4llvm2cl3optIN12_GLOBAL__N_118HelpPrinterWrapperELb1ENS0_6parserIbEEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_118HelpPrinterWrapperELb1ELb1EEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_118HelpPrinterWrapperEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_118HelpPrinterWrapperELb1EEE
N4llvm2cl3optIN12_GLOBAL__N_111HelpPrinterELb1ENS0_6parserIbEEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_111HelpPrinterELb1ELb1EEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_111HelpPrinterEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_111HelpPrinterELb1EEE
N12_GLOBAL__N_122CategorizedHelpPrinterE
N12_GLOBAL__N_111HelpPrinterE
N4llvm27CrashRecoveryContextCleanupE
N4llvm3sys11ThreadLocalIKN12_GLOBAL__N_124CrashRecoveryContextImplEEE
N4llvm3sys11ThreadLocalIKNS_20CrashRecoveryContextEEE
N4llvm2cl4listINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEENS_12DebugCounterENS0_6parserIS8_EEEE
N4llvm2cl12list_storageINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEENS_12DebugCounterEEE
N12_GLOBAL__N_116DebugCounterListE
N4llvm14DeltaAlgorithmE
N4llvm17DAGDeltaAlgorithmE
N12_GLOBAL__N_120DeltaActiveSetHelperE
N4llvm11StringErrorE
N4llvm9ErrorInfoINS_11StringErrorENS_13ErrorInfoBaseEEE
N4llvm13ErrorInfoBaseE
N12_GLOBAL__N_118ErrorErrorCategoryE
N4llvm9ErrorListE
N4llvm9ErrorInfoINS_9ErrorListENS_13ErrorInfoBaseEEE
N4llvm7ECErrorE
N4llvm9ErrorInfoINS_7ECErrorENS_13ErrorInfoBaseEEE
N12_GLOBAL__N_114InMemoryBufferE
N4llvm16FileOutputBufferE
N12_GLOBAL__N_112OnDiskBufferE
N4llvm14FoldingSetBaseE
N4llvm21formatted_raw_ostreamE
N4llvm6detail14format_adapterE
 n;^
Qkkbal
i]Wb
9a&g
MGiI
wn>Jj
#.zf
+o*7
N4llvm6detail23provider_format_adapterIRKPKcEE
N4llvm6detail23provider_format_adapterIRKjEE
N4llvm4json10ParseErrorE
N4llvm9ErrorInfoINS_4json10ParseErrorENS_13ErrorInfoBaseEEE
N4llvm13format_objectIJidEEE
N4llvm23SmallVectorMemoryBufferE
N4llvm12MemoryBufferE
N12_GLOBAL__N_115MemoryBufferMemIN4llvm12MemoryBufferEEE
N12_GLOBAL__N_115MemoryBufferMemIN4llvm20WritableMemoryBufferEEE
N4llvm20WritableMemoryBufferE
N12_GLOBAL__N_120MemoryBufferMMapFileIN4llvm12MemoryBufferEEE
N12_GLOBAL__N_120MemoryBufferMMapFileIN4llvm20WritableMemoryBufferEEE
N12_GLOBAL__N_120MemoryBufferMMapFileIN4llvm24WriteThroughMemoryBufferEEE
N4llvm24WriteThroughMemoryBufferE
N4llvm15Rot13ObfuscatorE
N4llvm19IncrementObfuscatorE
ZN4llvm8parallel6detail9TaskGroup5spawnENSt3__18functionIFvvEEEE3$_0
NSt3__110__function6__funcIZN4llvm8parallel6detail9TaskGroup5spawnENS_8functionIFvvEEEE3$_0NS_9allocatorIS9_EES7_EE
N12_GLOBAL__N_118ThreadPoolExecutorE
N12_GLOBAL__N_18ExecutorE
N4llvm21PrettyStackTraceEntryE
N4llvm22PrettyStackTraceFormatE
N4llvm22PrettyStackTraceStringE
N4llvm23PrettyStackTraceProgramE
()^$|*+?.[]\{}
N4llvm13format_objectIJjjjPKcS2_EEE
NSt3__120__packaged_task_funcINS_8functionIFvvEEENS_9allocatorIS3_EES2_EE
NSt3__120__packaged_task_baseIFvvEEE
N4llvm2cl3optINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEELb1ENS0_6parserIS8_EEEE
N4llvm2cl11opt_storageINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEELb1ELb1EEE
N4llvm13format_objectIJddEEE
()^$|+?[]\{}
N4llvm4yaml4NodeE
N4llvm4yaml8NullNodeE
N4llvm4yaml10ScalarNodeE
N4llvm4yaml15BlockScalarNodeE
N4llvm4yaml11MappingNodeE
N4llvm4yaml12SequenceNodeE
N4llvm4yaml9AliasNodeE
N4llvm4yaml12KeyValueNodeE
N4llvm4yaml2IOE
N4llvm4yaml5InputE
N4llvm4yaml6OutputE
N4llvm4yaml5Input5HNodeE
N4llvm4yaml5Input10EmptyHNodeE
N4llvm4yaml5Input11ScalarHNodeE
N4llvm4yaml5Input8MapHNodeE
N4llvm4yaml5Input13SequenceHNodeE
N4llvm13format_objectIJfEEE
N4llvm13format_objectIJtEEE
N4llvm14raw_os_ostreamE
N4llvm11raw_ostreamE
N4llvm14raw_fd_ostreamE
N4llvm17raw_pwrite_streamE
N4llvm18raw_string_ostreamE
N4llvm19raw_svector_ostreamE
N4llvm16raw_null_ostreamE
N4llvm14buffer_ostreamE
N4llvm18format_object_baseE
                                                                                
[0;30m
[0;31m
[0;32m
[0;33m
[0;34m
[0;35m
[0;36m
[0;37m
[0;1;30m
[0;1;31m
[0;1;32m
[0;1;33m
[0;1;34m
[0;1;35m
[0;1;36m
[0;1;37m
[0;40m
[0;41m
[0;42m
[0;43m
[0;44m
[0;45m
[0;46m
[0;47m
[0;1;40m
[0;1;41m
[0;1;42m
[0;1;43m
[0;1;44m
[0;1;45m
[0;1;46m
[0;1;47m
N4llvm3sys15ThreadLocalImplE
N4llvm19TargetIntrinsicInfoE
N4llvm24TargetLoweringObjectFileE
N4llvm16MCObjectFileInfoE
N4llvm13TargetMachineE
ZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0
NSt3__110__function6__funcIZN4llvm13TargetMachine19getTargetIRAnalysisEvE3$_0NS_9allocatorIS4_EEFNS2_19TargetTransformInfoERKNS2_8FunctionEEEE
N4llvm2cl15OptionValueCopyIN12_GLOBAL__N_110ModeOptionEEE
N4llvm2cl6parserIN12_GLOBAL__N_110ModeOptionEEE
N4llvm2cl3optIN12_GLOBAL__N_110ModeOptionELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_110ModeOptionELb0ELb0EEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_110ModeOptionEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_110ModeOptionELb0EEE
ZN12_GLOBAL__N_122AGXShaderCanonicalizer11runOnModuleERN4llvm6ModuleEEUlPNS1_6MDNodeERNS1_14SmallSetVectorIS5_Lj16EEERNS1_11LLVMContextEE0_
NSt3__110__function6__funcIZN12_GLOBAL__N_122AGXShaderCanonicalizer11runOnModuleERN4llvm6ModuleEEUlPNS4_6MDNodeERNS4_14SmallSetVectorIS8_Lj16EEERNS4_11LLVMContextEE0_NS_9allocatorISE_EEFvS8_SB_SD_EEE
NSt3__110__function6__baseIFvPN4llvm6MDNodeERNS2_14SmallSetVectorIS4_Lj16EEERNS2_11LLVMContextEEEE
ZN12_GLOBAL__N_122AGXShaderCanonicalizer11runOnModuleERN4llvm6ModuleEEUlPNS1_6MDNodeERNS1_14SmallSetVectorIS5_Lj16EEERNS1_11LLVMContextEE_
NSt3__110__function6__funcIZN12_GLOBAL__N_122AGXShaderCanonicalizer11runOnModuleERN4llvm6ModuleEEUlPNS4_6MDNodeERNS4_14SmallSetVectorIS8_Lj16EEERNS4_11LLVMContextEE_NS_9allocatorISE_EEFvS8_SB_SD_EEE
N12_GLOBAL__N_122AGXShaderCanonicalizerE
N12_GLOBAL__N_127AddDiscriminatorsLegacyPassE
N12_GLOBAL__N_118BreakCriticalEdgesE
N12_GLOBAL__N_125CheckDebugifyFunctionPassE
N12_GLOBAL__N_120DebugifyFunctionPassE
N12_GLOBAL__N_123CheckDebugifyModulePassE
N12_GLOBAL__N_118DebugifyModulePassE
N4llvm2cl15OptionValueCopyIN12_GLOBAL__N_15LevelEEE
N4llvm2cl6parserIN12_GLOBAL__N_15LevelEEE
N4llvm2cl3optIN12_GLOBAL__N_15LevelELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_15LevelELb0ELb0EEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_15LevelEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_15LevelELb0EEE
ZN4llvm17DivergenceTracker19propagateDivergenceERNS_15SmallVectorImplIPKNS_5ValueEEEE3$_1
NSt3__110__function6__funcIZN4llvm17DivergenceTracker19propagateDivergenceERNS2_15SmallVectorImplIPKNS2_5ValueEEEE3$_1NS_9allocatorISA_EEFvS7_EEE
NSt3__110__function6__baseIFvPKN4llvm5ValueEEEE
N12_GLOBAL__N_121EntryExitInstrumenterE
N12_GLOBAL__N_131PostInlineEntryExitInstrumenterE
N12_GLOBAL__N_19InstNamerE
N12_GLOBAL__N_116LCSSAWrapperPassE
N12_GLOBAL__N_128LibCallsShrinkWrapLegacyPassE
N12_GLOBAL__N_112LoopSimplifyE
ZN4llvm27createSimpleTargetReductionERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPKNS_19TargetTransformInfoEjPNS_5ValueENS5_14ReductionFlagsENS_8ArrayRefIS9_EEE4$_13
NSt3__110__function6__funcIZN4llvm27createSimpleTargetReductionERNS2_9IRBuilderINS2_14ConstantFolderENS2_24IRBuilderDefaultInserterEEEPKNS2_19TargetTransformInfoEjPNS2_5ValueENS8_14ReductionFlagsENS2_8ArrayRefISC_EEE4$_13NS_9allocatorISG_EEFSC_vEEE
NSt3__110__function6__baseIFPN4llvm5ValueEvEEE
ZN4llvm27createSimpleTargetReductionERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPKNS_19TargetTransformInfoEjPNS_5ValueENS5_14ReductionFlagsENS_8ArrayRefIS9_EEE4$_12
NSt3__110__function6__funcIZN4llvm27createSimpleTargetReductionERNS2_9IRBuilderINS2_14ConstantFolderENS2_24IRBuilderDefaultInserterEEEPKNS2_19TargetTransformInfoEjPNS2_5ValueENS8_14ReductionFlagsENS2_8ArrayRefISC_EEE4$_12NS_9allocatorISG_EEFSC_vEEE
ZN4llvm27createSimpleTargetReductionERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPKNS_19TargetTransformInfoEjPNS_5ValueENS5_14ReductionFlagsENS_8ArrayRefIS9_EEE4$_11
NSt3__110__function6__funcIZN4llvm27createSimpleTargetReductionERNS2_9IRBuilderINS2_14ConstantFolderENS2_24IRBuilderDefaultInserterEEEPKNS2_19TargetTransformInfoEjPNS2_5ValueENS8_14ReductionFlagsENS2_8ArrayRefISC_EEE4$_11NS_9allocatorISG_EEFSC_vEEE
ZN4llvm27createSimpleTargetReductionERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPKNS_19TargetTransformInfoEjPNS_5ValueENS5_14ReductionFlagsENS_8ArrayRefIS9_EEE4$_10
NSt3__110__function6__funcIZN4llvm27createSimpleTargetReductionERNS2_9IRBuilderINS2_14ConstantFolderENS2_24IRBuilderDefaultInserterEEEPKNS2_19TargetTransformInfoEjPNS2_5ValueENS8_14ReductionFlagsENS2_8ArrayRefISC_EEE4$_10NS_9allocatorISG_EEFSC_vEEE
ZN4llvm27createSimpleTargetReductionERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPKNS_19TargetTransformInfoEjPNS_5ValueENS5_14ReductionFlagsENS_8ArrayRefIS9_EEE3$_9
NSt3__110__function6__funcIZN4llvm27createSimpleTargetReductionERNS2_9IRBuilderINS2_14ConstantFolderENS2_24IRBuilderDefaultInserterEEEPKNS2_19TargetTransformInfoEjPNS2_5ValueENS8_14ReductionFlagsENS2_8ArrayRefISC_EEE3$_9NS_9allocatorISG_EEFSC_vEEE
ZN4llvm27createSimpleTargetReductionERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPKNS_19TargetTransformInfoEjPNS_5ValueENS5_14ReductionFlagsENS_8ArrayRefIS9_EEE3$_8
NSt3__110__function6__funcIZN4llvm27createSimpleTargetReductionERNS2_9IRBuilderINS2_14ConstantFolderENS2_24IRBuilderDefaultInserterEEEPKNS2_19TargetTransformInfoEjPNS2_5ValueENS8_14ReductionFlagsENS2_8ArrayRefISC_EEE3$_8NS_9allocatorISG_EEFSC_vEEE
ZN4llvm27createSimpleTargetReductionERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPKNS_19TargetTransformInfoEjPNS_5ValueENS5_14ReductionFlagsENS_8ArrayRefIS9_EEE3$_7
NSt3__110__function6__funcIZN4llvm27createSimpleTargetReductionERNS2_9IRBuilderINS2_14ConstantFolderENS2_24IRBuilderDefaultInserterEEEPKNS2_19TargetTransformInfoEjPNS2_5ValueENS8_14ReductionFlagsENS2_8ArrayRefISC_EEE3$_7NS_9allocatorISG_EEFSC_vEEE
ZN4llvm27createSimpleTargetReductionERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPKNS_19TargetTransformInfoEjPNS_5ValueENS5_14ReductionFlagsENS_8ArrayRefIS9_EEE3$_6
NSt3__110__function6__funcIZN4llvm27createSimpleTargetReductionERNS2_9IRBuilderINS2_14ConstantFolderENS2_24IRBuilderDefaultInserterEEEPKNS2_19TargetTransformInfoEjPNS2_5ValueENS8_14ReductionFlagsENS2_8ArrayRefISC_EEE3$_6NS_9allocatorISG_EEFSC_vEEE
ZN4llvm27createSimpleTargetReductionERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPKNS_19TargetTransformInfoEjPNS_5ValueENS5_14ReductionFlagsENS_8ArrayRefIS9_EEE3$_5
NSt3__110__function6__funcIZN4llvm27createSimpleTargetReductionERNS2_9IRBuilderINS2_14ConstantFolderENS2_24IRBuilderDefaultInserterEEEPKNS2_19TargetTransformInfoEjPNS2_5ValueENS8_14ReductionFlagsENS2_8ArrayRefISC_EEE3$_5NS_9allocatorISG_EEFSC_vEEE
ZN4llvm27createSimpleTargetReductionERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPKNS_19TargetTransformInfoEjPNS_5ValueENS5_14ReductionFlagsENS_8ArrayRefIS9_EEE3$_4
NSt3__110__function6__funcIZN4llvm27createSimpleTargetReductionERNS2_9IRBuilderINS2_14ConstantFolderENS2_24IRBuilderDefaultInserterEEEPKNS2_19TargetTransformInfoEjPNS2_5ValueENS8_14ReductionFlagsENS2_8ArrayRefISC_EEE3$_4NS_9allocatorISG_EEFSC_vEEE
ZN4llvm27createSimpleTargetReductionERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPKNS_19TargetTransformInfoEjPNS_5ValueENS5_14ReductionFlagsENS_8ArrayRefIS9_EEE3$_3
NSt3__110__function6__funcIZN4llvm27createSimpleTargetReductionERNS2_9IRBuilderINS2_14ConstantFolderENS2_24IRBuilderDefaultInserterEEEPKNS2_19TargetTransformInfoEjPNS2_5ValueENS8_14ReductionFlagsENS2_8ArrayRefISC_EEE3$_3NS_9allocatorISG_EEFSC_vEEE
Loop Versioning
N12_GLOBAL__N_118LoopVersioningPassE
N12_GLOBAL__N_121LowerInvokeLegacyPassE
N12_GLOBAL__N_111LowerSwitchE
N12_GLOBAL__N_117PromoteLegacyPassE
N12_GLOBAL__N_111MetaRenamerE
N12_GLOBAL__N_124NameAnonGlobalLegacyPassE
N4llvm28PredicateInfoAnnotatedWriterE
N4llvm15PredicateAssumeE
N4llvm22PredicateWithConditionE
N4llvm13PredicateBaseE
N4llvm10ilist_nodeINS_13PredicateBaseEJEEE
N4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_13PredicateBaseELb0ELb0EvEEEE
N4llvm15PredicateSwitchE
N4llvm17PredicateWithEdgeE
N4llvm15PredicateBranchE
N4llvm30PredicateInfoPrinterLegacyPassE
N12_GLOBAL__N_116StripGCRelocatesE
N4llvm20LoadAndStorePromoterE
N4llvm9IVVisitorE
N12_GLOBAL__N_126StripNonLineTableDebugInfoE
N12_GLOBAL__N_124PatternRewriteDescriptorILN4llvm14SymbolRewriter17RewriteDescriptor4TypeE3ENS1_11GlobalAliasEXadL_ZNKS1_6Module13getNamedAliasENS1_9StringRefEEEXadL_ZNS6_7aliasesEvEEEE
N4llvm14SymbolRewriter17RewriteDescriptorE
N12_GLOBAL__N_125ExplicitRewriteDescriptorILN4llvm14SymbolRewriter17RewriteDescriptor4TypeE3ENS1_11GlobalAliasEXadL_ZNKS1_6Module13getNamedAliasENS1_9StringRefEEEEE
N12_GLOBAL__N_124PatternRewriteDescriptorILN4llvm14SymbolRewriter17RewriteDescriptor4TypeE2ENS1_14GlobalVariableEXadL_ZNKS1_6Module17getGlobalVariableENS1_9StringRefEEEXadL_ZNS6_7globalsEvEEEE
N12_GLOBAL__N_125ExplicitRewriteDescriptorILN4llvm14SymbolRewriter17RewriteDescriptor4TypeE2ENS1_14GlobalVariableEXadL_ZNKS1_6Module17getGlobalVariableENS1_9StringRefEEEEE
N12_GLOBAL__N_124PatternRewriteDescriptorILN4llvm14SymbolRewriter17RewriteDescriptor4TypeE1ENS1_8FunctionEXadL_ZNKS1_6Module11getFunctionENS1_9StringRefEEEXadL_ZNS6_9functionsEvEEEE
N12_GLOBAL__N_125ExplicitRewriteDescriptorILN4llvm14SymbolRewriter17RewriteDescriptor4TypeE1ENS1_8FunctionEXadL_ZNKS1_6Module11getFunctionENS1_9StringRefEEEEE
N12_GLOBAL__N_124RewriteSymbolsLegacyPassE
N4llvm22UnifyFunctionExitNodesE
N4llvm20ValueMapTypeRemapperE
N4llvm17ValueMaterializerE
NSt3__114basic_ofstreamIcNS_11char_traitsIcEEEE
st(0)
st(1)
st(2)
st(3)
st(4)
st(5)
st(6)
st(7)
xmm10
ymm10
zmm10
cr10
dr10
xmm20
ymm20
zmm20
xmm30
ymm30
zmm30
bnd0
xmm0
ymm0
zmm0
xmm11
ymm11
zmm11
cr11
dr11
xmm21
ymm21
zmm21
xmm31
ymm31
zmm31
bnd1
xmm1
ymm1
zmm1
xmm12
ymm12
zmm12
cr12
dr12
xmm22
ymm22
zmm22
bnd2
xmm2
ymm2
zmm2
xmm13
ymm13
zmm13
cr13
dr13
xmm23
ymm23
zmm23
bnd3
xmm3
ymm3
zmm3
xmm14
ymm14
zmm14
cr14
dr14
xmm24
ymm24
zmm24
xmm4
ymm4
zmm4
xmm15
ymm15
zmm15
cr15
dr15
xmm25
ymm25
zmm25
xmm5
ymm5
zmm5
xmm16
ymm16
zmm16
xmm26
ymm26
zmm26
xmm6
ymm6
zmm6
xmm17
ymm17
zmm17
xmm27
ymm27
zmm27
xmm7
ymm7
zmm7
xmm18
ymm18
zmm18
xmm28
ymm28
zmm28
xmm8
ymm8
zmm8
xmm19
ymm19
zmm19
xmm29
ymm29
zmm29
xmm9
ymm9
zmm9
R10BH
R11BH
R12BH
R13BH
R14BH
R15BH
R8BH
R9BH
R10WH
R11WH
R12WH
R13WH
R14WH
R15WH
R8WH
R9WH
r10b
r11b
r12b
r13b
r14b
r15b
r10d
r11d
r12d
r13d
r14d
r15d
dirflag
flags
r10w
r11w
r12w
r13w
r14w
r15w
fpsw
 C!*
*+C!
E!9$C!
 C!z)I!z)C!
!Y+C!
E!HC!
%C!f
1C!?
*B@g
-B@_
C!T*C!i
+C!C
+C!L
+C!U
,C!w
+C!^
+C!g
C!I.C!
C!1-C!
e[CP
S@Y(B@Y(B@
"B@?
B@c'S@c'F@c'B@c'C!+
CYL
h,B@
E!A$C!
fT&L
/B@/
/B@\
B@0/B@
B@(/B@
a-B@*
,B@b
a?+B 
.B@V
)B@S
(C!S
E!QC!
%C!h
(C!Q
E!QC!
%C!h
B@(E
 B@_
.C!8
D@8+C!*
g*!L
D@:-C!
.C!(
D@(+C!y
D@A.C!h
D@Z.C!;
D@;/C!:
D@:,C!y
D@y,C!
D@4!C!o
D@o*C!*
,C!r
C!q,J@q
D@q,C!\
C!M*J@M
D@M*C!
D@U!C!
F@E
'E%F@
%B@=
Fx*L
C!=
E!=%C!R
F@k(C!k(C!
-C!T
.C!8+I!8+C!*
F*!L
1C!t
Ft+L
C!:-I!:-C!
B@I,A@I,B@
D@-)C!
/C!\
C!p)A@p)B@
!C!y
.C!(+I!(+C!`
@@`/B@y
*C!"
+B@x
C!m/I!m/C!
C!A.I!A.C!h
C!N/I!N/C!O
C!Z.I!Z.C!y
D@y-C!;/I!;/C!:,I!:,C!z
C!y,I!y,C!
.B@M
B@GD
4!I!4!C!N
o*I!o*C!*
c0,J
cW,J
C!q,J@q,I!q,C!\
C!M*J@M*I!M*C!
)B@/
U!I!U!C!P,
P,J@
(C!m-
m-J@G
,J@I
-J@S
f!(J
_&B@
g-J@0
!\*C!y
C!p1I!p1C!b,
b,J@'
3C!Q+L
?2C!
-J@M
K2C!#
2C!<
B@`&
`&B@
'C!|!
 )/B@)/B@l
/B@^
S@X(B@X(B@
C!2
E!2%C!I$
%Ku$&
eKu$f
au$$au
&ay)
&ay)
ay)'ay)
V@G
"aG
KG 
"a&
(B@_
_V@_C
_V@_C
_V@_C
_VP_C,P_C
%V@_C,E_
%V@_C,E_
%V@_C
%VP_C
P_C,E_
n_CP
_ClE_C
_C,Qw
e_CP
E_CP
_ClQ
(V@_
4B@H
S@a(B@a(B@
6B@a
S@a(B@a(B@
C!$
'$&B@$&a!$&C!$
1$&B@$&a!$&C!$
1$&B@$&a!$&C!
"B@50
J50^!5
"C!50
C!(0
J(0^!(
0_!s
"B@>
B@+4B@+4a!+4C!
JA0j!A0I!
B@b'F
_@b'`
ib'$ab
ib'F
C!|0)
J|0b!|0_!
B@f5B@f5a!f5C!
0_!f
5C!f
5C!
B@y5B@y5a!y5C!2
5C!%
B@>5B@"
B@>5B@
B@+5B@
B@+5B@
B@R5B@;
B@R5B@
JM0j!M0I!
#C!6
l*V@l
l*V@l
l*V@>
"C!b
C!}$
}$^!}
E!}$B@}$a!}$C!}$)
}$b!}$_!}$B@}$a!}$C!}$.
b!}$B@}$a!}$C!p
1V@1
r1h
1V@1
1V@1VP1
sX%(
X%V@X
X%V@X
X%V@X%VPX
sr(V@r(VPr
iG'f
e@G'
ig#&
ig#f
eKg##
iB"&
iB"f
eKB"#
i]"&
i]"f
eK]"#
i,#&
i,#f
eK,##
im"&
im"f
eKm"#
i,'f
e@,'
i<#&
i<#f
eK<##
im'f
e@m'
iW#&
iW#f
eKW##
i2"&
i2"f
eK2"#
iT'f
e@T'
it#&
it#f
eKt##
iO"&
iO"f
eKO"#
iz"&
iz"f
eKz"#
i9'f
e@9'
iI#&
iI#f
eKI##
iz'f
e@z'
i$"&
i$"f
eK$"#
nng
Jg^!g
E!gB@ga!gC!g)
Jgb!g_!gB@ga!gC!g.
Kg Kg
b!gB@p4B@p4a!p4C!ga!gC!
%B@W6B@W6a!W6C!
=&(O=
C=&J
=&V@=&L
=&hO=
N=&J
=&V@=&L
O=&J
=&VP=&L
=&V@=&L
(V@.
fS&L
fS&L
)B@F
"aP
KP 
"aP
KP 
'D%F
'D%F
%B@<
 B@w
w*L
%K<%&
eK<%f
a<%$a<
e@j(f
ij($aj
B@)B
&a7+
a7+/
i7+'a7+0
)!L
)!V@)
)!V@)
)!V@)
s+L
YC,V
V@Y
YC,V
V@Y
YC,V
&a9-
&a9-
i9-'a9-
YClV
YClV
YClV
YC,W1 V@Y
1 hnY
+W1 (
YC,W1 V@Y
YC,W1 V@Y
YClWV/V@Y
kWV/(
YClWV/V@Y
YClWV/V@Y
-V@Y
-V@Y
$d.B@d.a!d.C!d
J5d.B@d.a!d.C!d
5d.B@d.a!d.C!
i */
i *0
&a&%
&%(O&
C&%J
&%V@&%L
&%hO&
N&%J
&%V@&%L
%K&%&
O&%J
&%V@&%L
&%'a&
eK&%f
Ii>
>hO>
N>J
>V@>L
O>J
>V@>L
"a>
K> 
%Kv%&
eKv%f
i!#&
i!#f
eK!##
i4*/
i4*0
@@_+j!_+I!_+B@_+a!_+C!_
j@_+k!_
f!_+B@_+a!_+C!_+[@_+m!_+g!_+B@_+a!_+C!
*B@r
 B@'
&a'+
@@_/B@b
@@b*B@R
i: 'a:
&al/
al//
il/'al/0
&a@.
a@./
i@.'a@.0
i( 'a(
&aM/
aM//
iM/'aM/0
+C!u
B@**B@**B@**B@N
!X-B@X-a!X-C!X
J"X-B@X-a!X-C!X
$X-B@X-a!X-C!
!N-B@N-a!N-C!N
J"N-B@N-a!N-C!N
$N-B@N-a!N-C!
!C-B@C-a!C-C!C
J"C-B@C-a!C-C!C
$C-B@C-a!C-C!
&aY.
aY./
iY.'aY.0
&a:/
a://
i:/'a:/0
&a9,
a9,/
i9,'a9,0
&ax,
ax,/
ix,'ax,0
&a3!
ip 'ap
JL /
0KL 0
i~//
i~/0
O+V@O
O+V@O
O+V@i
JV /
0KV 0
}+V@}
}+V@}
}+V@
x/,J
c/,hL/
F/,J
/,V@/,L
x/,(M/
L/,J
/,V@/,L
Ix/,
KM/,J
/,V@/,L
c/,J
xV,J
cV,hLV
FV,J
V,V@V,L
xV,(MV
LV,J
V,V@V,L
IxV,
KMV,J
V,V@V,L
cV,J
&ag 
ig 'ag
ip,J
cp,hLp
Fp,J
p,V@p,L
ap,/
xp,(Mp
Lp,J
p,V@p,L
ap,/
Ixp,
KMp,J
p,V@p,L
ap,/
ip,J
iC 'aC
au//
iu/'au/0
iL*J
cL*hLL
FL*J
L*V@L*L
aL*/
xL*(ML
LL*J
L*V@L*L
aL*/
IxL*
KML*J
L*V@L*L
aL*/
iL*J
&ay 
iy 'ay
&aT!
p5(L
5(VP5
5(V@v
B@=4B@=4a!=4C!
#B@$6B@$6a!$6C!
p*(L
*(VP*
*(V@
p?(L
?(V@?(L
?(VP
f (L
B@N4B@N4a!N4C!
#B@56B@56a!56C!
i^&)
^&B@^&
^&B@
e@L(f
aL($aL
B@h&)
h&B@h&
Jh&^!h
E!h&B@h&a!h&C!h&)
Kh&&Kh
Kh&b!h&_!h&B@h&a!h&C!h&.
SKh&fKh
b!h&B@h
h&e!h&d!h&a!h&C!h&
h&B@
B@q&)
q&B@q&
q&B@>
4B@>
S@W(B@W(B@
6B@W
S@W(B@W(B@
%K1%&
eK1%f
?+B ?+
-C!Y
prefetcht0
sha1msg1
sha256msg1
prefetcht1
pfrcpit1
pfrsqit1
prefetchwt1
vmovdqa32
vmovdqu32
sha1msg2
sha256msg2
prefetcht2
pfrcpit2
vbroadcastf32x2
vbroadcasti32x2
vshuff64x2
vextractf64x2
vinsertf64x2
vbroadcastf64x2
vshufi64x2
vextracti64x2
vinserti64x2
vbroadcasti64x2
vmovdqa64
xsavec64
fxsave64
fxrstor64
xsaves64
xrstors64
xsaveopt64
vmovdqu64
sha1rnds4
vshuff32x4
vextractf32x4
vinsertf32x4
vbroadcastf32x4
vshufi32x4
vextracti32x4
vinserti32x4
vbroadcasti32x4
vextractf64x4
vinsertf64x4
vbroadcastf64x4
vextracti64x4
vinserti64x4
vbroadcasti64x4
vmovdqu16
vperm2f128
vextractf128
vinsertf128
vbroadcastf128
vperm2i128
vextracti128
vinserti128
vbroadcasti128
vmovdqu8
vextractf32x8
vinsertf32x8
vbroadcastf32x8
vextracti32x8
vinserti32x8
vbroadcasti32x8
vmovntdqa
vmovdqa
seta
prefetchnta
crc32b
vpermi2b
vpmovm2b
vpermt2b
movdir64b
cmpxchg16b
cmpxchg8b
vpshab
sbbb
vpsubb
adcb
decb
incb
llwpcb
slwpcb
kaddb
vpaddb
xaddb
kandb
vpexpandb
vpmovusdb
vpmovsdb
vpmovdb
vpshufb
negb
cmpxchgb
vpavgb
vpmovmskb
rclb
vpshlb
rolb
kshiftlb
vgf2p8mulb
imulb
vpblendmb
vptestnmb
vpcomb
vpshufbitqmb
vpermb
vptestmb
kandnb
vpsignb
fcmovnb
vpcmpb
vgf2p8affineqb
vpcmpeqb
vpmovusqb
vpmovsqb
vpmultishiftqb
vgf2p8affineinvqb
vpmovqb
sarb
rcrb
shrb
korb
kxnorb
rorb
kxorb
vpinsrb
kshiftrb
vpextrb
scasb
vpabsb
movabsb
vpsubsb
vpaddsb
lodsb
vpminsb
cmpsb
vpcompressb
outsb
vpsubusb
vpaddusb
pavgusb
movsb
vpmaxsb
setb
vpcmpgtb
vpopcntb
knotb
vprotb
vpbroadcastb
ktestb
kortestb
vpcomub
vpminub
vpcmpub
pfsub
vpmaxub
vpblendvb
idivb
fcmovb
kmovb
clwb
vpacksswb
vpackuswb
vpmovuswb
vpmovswb
vpmovwb
pfacc
pfnacc
pfpnacc
vaesdec
xsavec
vaesimc
vaesenc
vpermi2d
vpmovm2d
vpermt2d
vpbroadcastmw2d
vpshad
vpsrad
vphaddbd
vphaddubd
vphsubd
vpsubd
vpmovsxbd
vpmovzxbd
pfadd
vphaddd
kaddd
vpaddd
vpshldd
kandd
vpandd
vpexpandd
vpblendd
vpgatherdd
vpscatterdd
vpshrdd
vpmacsdd
vpmacssdd
pi2fd
vpshufd
vpternlogd
pf2id
invpcid
rdpid
invvpid
fbld
vpshld
vpslld
vpmulld
vprold
vpsrld
vmptrld
kshiftld
vpblendmd
vptestnmd
vpcomd
vpermd
vptestmd
vpand
kandnd
vpandnd
valignd
vpsignd
bound
vfmaddsub231pd
vfmsub231pd
vfnmsub231pd
vfmsubadd231pd
vfmadd231pd
vfnmadd231pd
vfmaddsub132pd
vfmsub132pd
vfnmsub132pd
vfmsubadd132pd
vfmadd132pd
vfnmadd132pd
vpermi2pd
cvtpi2pd
vpermil2pd
vexp2pd
vcvtdq2pd
vcvtudq2pd
vcvtqq2pd
vcvtuqq2pd
vcvtps2pd
vpermt2pd
vfmaddsub213pd
vfmsub213pd
vfnmsub213pd
vfmsubadd213pd
vfmadd213pd
vfnmadd213pd
vrcp14pd
vrsqrt14pd
vrcp28pd
vrsqrt28pd
vmovapd
pswapd
vfmaddsubpd
vaddsubpd
vhsubpd
vfmsubpd
vfnmsubpd
vsubpd
vgatherpf0dpd
vscatterpf0dpd
vgatherpf1dpd
vscatterpf1dpd
vfmsubaddpd
vhaddpd
vfmaddpd
vfnmaddpd
vaddpd
vexpandpd
vandpd
vblendpd
vroundpd
vgatherdpd
vscatterdpd
vreducepd
vrangepd
vrndscalepd
vscalefpd
vshufpd
vunpckhpd
vmovhpd
vmovmskpd
vpermilpd
vunpcklpd
vmulpd
vmovlpd
vpcmpd
vblendmpd
vfixupimmpd
vpermpd
vandnpd
vminpd
vdppd
vcmppd
vgetexppd
vgatherpf0qpd
vscatterpf0qpd
vgatherpf1qpd
vscatterpf1qpd
vgatherqpd
vscatterqpd
vorpd
vxorpd
vfpclasspd
incsspd
rdsspd
vcompresspd
vgetmantpd
vmovntpd
vsqrtpd
vtestpd
vmovupd
vblendvpd
vdivpd
vmaskmovpd
vmaxpd
vfrczpd
vpcmpeqd
vpgatherqd
vpscatterqd
vpmovusqd
vpmovsqd
vpmovqd
kord
kxnord
vpord
vprord
kxord
vpxord
vpinsrd
kshiftrd
vpextrd
vfmsub231sd
vfnmsub231sd
vfmadd231sd
vfnmadd231sd
vfmsub132sd
vfnmsub132sd
vfmadd132sd
vfnmadd132sd
vcvtss2sd
vfmsub213sd
vfnmsub213sd
vfmadd213sd
vfnmadd213sd
vrcp14sd
vrsqrt14sd
vrcp28sd
vrsqrt28sd
vpabsd
vfmsubsd
vfnmsubsd
vsubsd
vfmaddsd
vfnmaddsd
vaddsd
vroundsd
vreducesd
vrangesd
vrndscalesd
vscalefsd
vucomisd
vcomisd
vmulsd
vfixupimmsd
vpminsd
vminsd
vcmpsd
vgetexpsd
vpcompressd
wrssd
vfpclasssd
wrussd
vp4dpwssd
vpdpwssd
vgetmantsd
movntsd
vsqrtsd
vbroadcastsd
vpdpbusd
vdivsd
vmovsd
vpmaxsd
vmaxsd
vfrczsd
vpconflictd
vpcmpgtd
vpopcntd
vplzcntd
knotd
vprotd
vpbroadcastd
ktestd
kortestd
vpcomud
vpminud
vpcmpud
vpmaxud
vpsravd
vpshldvd
vpshrdvd
vpsllvd
vprolvd
vpsrlvd
vpmaskmovd
vmovd
vprorvd
vphsubwd
vphaddwd
vpmaddwd
vpunpckhwd
kunpckwd
vpunpcklwd
vpmacswd
vpmadcswd
vpmacsswd
vpmadcsswd
vphadduwd
vpmovsxwd
vpmovzxwd
setae
fcmovnbe
setbe
fcmovbe
ffree
pfcmpge
setge
setle
loopne
setne
fcmovne
loope
tpause
sete
cldemote
sha1nexte
fnsave
fxsave
fcmove
invlpg
setg
prefetch
fxch
vcvtps2ph
vpmacsdqh
vpmacssdqh
clflush
fcomi
fucomi
cvttpd2pi
cvtpd2pi
cvttps2pi
cvtps2pi
fcompi
fucompi
movdiri
vpcmpestri
vpcmpistri
vcvttsd2si
vcvtsd2si
vcvttss2si
vcvtss2si
vcvttsd2usi
vcvtsd2usi
vcvttss2usi
vcvtss2usi
bndmk
crc32l
leal
cmoval
lwpval
sbbl
movsbl
fsubl
fisubl
cmovbl
movzbl
adcl
bndcl
decl
blcicl
blsicl
t1mskcl
incl
btcl
vmreadl
faddl
fiaddl
xaddl
rdseedl
fldl
shldl
fildl
rdrandl
shrdl
vcvtsi2sdl
vcvtusi2sdl
cmovael
cmovbel
cmovgel
cmovlel
cmovnel
rdfsbasel
wrfsbasel
rdgsbasel
wrgsbasel
vmwritel
ptwritel
cmovel
bsfl
negl
cmpxchgl
cmovgl
pushl
blcil
bzhil
blsil
movntil
blcmskl
blsmskl
tzmskl
rcll
fildll
shll
lcalll
blcfilll
blsfilll
roll
fistpll
fisttpll
lsll
fmull
fimull
cmovll
fcoml
ficoml
andnl
cmovnol
cmovol
bswapl
pdepl
cmpl
ljmpl
fcompl
ficompl
cmovnpl
nopl
popl
arpl
fstpl
fistpl
fisttpl
cmovpl
vpmacsdql
vpmacssdql
larl
sarl
fsubrl
fisubrl
rcrl
shrl
rorl
xorl
bsrl
blsrl
btrl
strl
bextrl
fdivrl
fidivrl
scasl
movabsl
blcsl
ldsl
lodsl
lesl
lfsl
lgsl
cmovnsl
cmpsl
vfpclasspsl
vcvtsi2ssl
vcvtusi2ssl
lssl
btsl
outsl
cmovsl
lgdtl
sgdtl
lidtl
sidtl
sldtl
lretl
setl
popcntl
lzcntl
tzcntl
notl
testl
fstl
fistl
pextl
pfmul
fdivl
fidivl
movl
smswl
movswl
movzwl
adcxl
shlxl
mulxl
adoxl
sarxl
shrxl
rorxl
vpmovb2m
vpmovd2m
vpmovq2m
vpmovw2m
fcom
fucom
vpperm
vpcmpestrm
vpcmpistrm
bndcn
vpandn
xbegin
pfmin
vmxon
setno
seto
fsubp
pfrcp
faddp
ffreep
fmulp
fcomp
fucomp
setnp
loop
fsubrp
fdivrp
rstorssp
setp
fbstp
fstp
vmovddup
vmovshdup
vmovsldup
#EH_SjLj_Setup
fdivp
crc32q
vpbroadcastmb2q
vpermi2q
vpmovm2q
movdq2q
vpermt2q
leaq
vpshaq
vpsraq
cmovaq
sbbq
vphaddbq
movsbq
vphaddubq
vpsubq
cmovbq
vpmovsxbq
vpmovzxbq
movzbq
adcq
decq
blcicq
blsicq
t1mskcq
incq
btcq
vcvttpd2dq
vcvtpd2dq
movq2dq
vcvttps2dq
vcvtps2dq
vmreadq
vphsubdq
kaddq
vpaddq
xaddq
vphadddq
rdseedq
vpunpckhdq
kunpckdq
vpshldq
vpunpckldq
vpslldq
vpsrldq
vpmuldq
kandq
vpandq
vpexpandq
rdrandq
vfpclasspdq
vpunpckhqdq
vpunpcklqdq
vpclmulqdq
vpgatherdq
vpscatterdq
vpshrdq
vcvtsi2sdq
vcvtusi2sdq
vmovntdq
vcvttpd2udq
vcvtpd2udq
vcvttps2udq
vcvtps2udq
vphaddudq
vpmuludq
vpmovsxdq
vpmovzxdq
cmovaeq
cmovbeq
cmovgeq
cmovleq
cmovneq
pfcmpeq
rdfsbaseq
wrfsbaseq
rdgsbaseq
wrgsbaseq
vmwriteq
ptwriteq
cmoveq
bsfq
negq
cmpxchgq
vpternlogq
cmovgq
pushq
blciq
bzhiq
blsiq
movntiq
blcmskq
blsmskq
tzmskq
rclq
vpshlq
callq
blcfillq
blsfillq
vpsllq
vpmullq
vprolq
vpsrlq
lslq
movslq
kshiftlq
imulq
cmovlq
vpblendmq
vptestnmq
vpcomq
vpermq
vptestmq
kandnq
vpandnq
valignq
cmovnoq
cmovoq
bswapq
pdepq
vpcmpq
cmovnpq
nopq
popq
incsspq
rdsspq
cmovpq
vcvttpd2qq
vcvtpd2qq
vcvttps2qq
vcvtps2qq
vpcmpeqq
vpgatherqq
vpscatterqq
vcvttpd2uqq
vcvtpd2uqq
vcvttps2uqq
vcvtps2uqq
larq
sarq
rcrq
shrq
korq
kxnorq
vporq
vprorq
kxorq
vpxorq
bsrq
blsrq
vpinsrq
btrq
kshiftrq
strq
bextrq
vpextrq
scasq
vpabsq
movabsq
blcsq
lodsq
lfsq
lgsq
vpminsq
cmovnsq
cmpsq
vcvtsi2ssq
vcvtusi2ssq
vpcompressq
lssq
wrssq
wrussq
btsq
cmovsq
vpmaxsq
vpconflictq
lgdtq
sgdtq
lidtq
sidtq
sldtq
lretq
vpcmpgtq
vpopcntq
vplzcntq
tzcntq
movntq
knotq
vprotq
insertq
vpbroadcastq
ktestq
kortestq
pextq
vpmadd52huq
vpmadd52luq
vpcomuq
vpminuq
vpcmpuq
vpmaxuq
vpsravq
vpshldvq
vpshrdvq
idivq
vpsllvq
vprolvq
vpsrlvq
vpmaskmovq
vmovq
vprorvq
vphaddwq
smswq
movswq
vphadduwq
vpmovsxwq
vpmovzxwq
movzwq
adcxq
shlxq
mulxq
adoxq
sarxq
shrxq
rorxq
vmclear
pfsubr
enter
vpalignr
vpor
umonitor
frstor
fxrstor
vpxor
verr
vldmxcsr
vstmxcsr
fdivr
fsubs
fisubs
fadds
fiadds
flds
filds
vp4dpwssds
vpdpwssds
vpdpbusds
xsaves
fmuls
fimuls
fcoms
ficoms
lwpins
setns
vfmaddsub231ps
vfmsub231ps
vfnmsub231ps
vfmsubadd231ps
vfmadd231ps
vfnmadd231ps
vfmaddsub132ps
vfmsub132ps
vfnmsub132ps
vfmsubadd132ps
vfmadd132ps
vfnmadd132ps
vcvtpd2ps
vcvtph2ps
vpermi2ps
cvtpi2ps
vpermil2ps
vexp2ps
vcvtdq2ps
vcvtudq2ps
vcvtqq2ps
vcvtuqq2ps
vpermt2ps
vfmaddsub213ps
vfmsub213ps
vfnmsub213ps
vfmsubadd213ps
vfmadd213ps
vfnmadd213ps
vrcp14ps
vrsqrt14ps
vrcp28ps
vrsqrt28ps
vmovaps
vfmaddsubps
vaddsubps
vhsubps
vfmsubps
vfnmsubps
vsubps
vgatherpf0dps
vscatterpf0dps
vgatherpf1dps
vscatterpf1dps
vfmsubaddps
vhaddps
v4fmaddps
vfmaddps
v4fnmaddps
vfnmaddps
vaddps
vexpandps
vandps
vblendps
vroundps
vgatherdps
vscatterdps
vreduceps
vrangeps
vrndscaleps
vscalefps
vshufps
vunpckhps
vmovlhps
vmovhps
vmovmskps
vmovhlps
vpermilps
vunpcklps
vmulps
vmovlps
vblendmps
vfixupimmps
fcomps
ficomps
vpermps
vandnps
vminps
vrcpps
vdpps
vcmpps
vgetexpps
vgatherpf0qps
vscatterpf0qps
vgatherpf1qps
vscatterpf1qps
vgatherqps
vscatterqps
vorps
vxorps
vfpclassps
vcompressps
vextractps
vgetmantps
vmovntps
vinsertps
vrsqrtps
vsqrtps
vtestps
fstps
fistps
fisttps
vmovups
vblendvps
vdivps
vmaskmovps
vmaxps
vfrczps
fsubrs
fisubrs
xrstors
fdivrs
fidivrs
vfmsub231ss
vfnmsub231ss
vfmadd231ss
vfnmadd231ss
vfmsub132ss
vfnmsub132ss
vfmadd132ss
vfnmadd132ss
vcvtsd2ss
vfmsub213ss
vfnmsub213ss
vfmadd213ss
vfnmadd213ss
vrcp14ss
vrsqrt14ss
vrcp28ss
vrsqrt28ss
vfmsubss
vfnmsubss
vsubss
v4fmaddss
vfmaddss
v4fnmaddss
vfnmaddss
vaddss
vroundss
vreducess
vrangess
vrndscaless
vscalefss
vucomiss
vcomiss
vmulss
vfixupimmss
vminss
vrcpss
vcmpss
vgetexpss
vfpclassss
vgetmantss
movntss
vrsqrtss
vsqrtss
vbroadcastss
vdivss
vmovss
vmaxss
vfrczss
sets
fsts
fists
fdivs
fidivs
fldt
pfcmpgt
umwait
invept
xsaveopt
clflushopt
fstpt
xabort
pfrsqrt
vaesdeclast
vaesenclast
vptest
vaeskeygenassist
vmptrst
bndcu
fcmovnu
vlddqu
vmaskmovdqu
vmovdqu
fcmovu
fdiv
fldenv
fnstenv
vpcmov
bndmov
crc32w
vpermi2w
vpmovm2w
vpermt2w
leaw
vpshaw
vpsraw
cmovaw
sbbw
vphsubbw
vdbpsadbw
vmpsadbw
vpsadbw
vphaddbw
vpunpckhbw
kunpckbw
vpunpcklbw
movsbw
vphaddubw
vphsubw
vpsubw
cmovbw
vpmovsxbw
vpmovzxbw
movzbw
adcw
fldcw
decw
incw
btcw
fnstcw
vphaddw
kaddw
vpaddw
xaddw
rdseedw
vpshldw
kandw
vpexpandw
rdrandw
vpblendw
vpshrdw
vpackssdw
vpackusdw
vpmovusdw
vpmovsdw
vpmovdw
cmovaew
cmovbew
cmovgew
cmovlew
cmovnew
cmovew
pi2fw
bsfw
pshufw
negw
cmpxchgw
vpavgw
cmovgw
prefetchw
vpshufhw
vpmulhw
pushw
pf2iw
rclw
vpshuflw
vpshlw
lcallw
vpsllw
vpmullw
rolw
vpsrlw
lslw
kshiftlw
imulw
cmovlw
vpblendmw
vptestnmw
vpcomw
vpermw
vptestmw
kandnw
vpsignw
cmovnow
cmovow
bswapw
vpcmpw
ljmpw
cmovnpw
nopw
popw
cmovpw
vpcmpeqw
vpmovusqw
vpmovsqw
vpmovqw
larw
sarw
rcrw
verw
pmulhrw
shrw
korw
kxnorw
rorw
kxorw
bsrw
vpinsrw
btrw
kshiftrw
ltrw
strw
vpextrw
scasw
vpabsw
movabsw
vpmaddubsw
vphsubsw
vpsubsw
vphaddsw
vpaddsw
ldsw
lodsw
lesw
lfsw
lgsw
vpminsw
cmovnsw
cmpsw
vpmulhrsw
vpcompressw
lssw
btsw
fnstsw
outsw
vpsubusw
vpaddusw
cmovsw
vpmaxsw
lgdtw
sgdtw
lidtw
sidtw
lldtw
sldtw
lretw
vpcmpgtw
vpopcntw
lzcntw
tzcntw
knotw
vprotw
vpbroadcastw
ktestw
kortestw
vpmulhuw
vpcomuw
vpminuw
vpcmpuw
vphminposuw
vpmaxuw
vpsravw
vpshldvw
vpshrdvw
idivw
vpsllvw
vpsrlvw
kmovw
vpmacsww
lmsww
smsww
vpmacssww
movsww
movzww
pfmax
bndldx
vfpclasspdx
vcvttpd2dqx
vcvtpd2dqx
vcvttpd2udqx
vcvtpd2udqx
vcvtpd2psx
vcvtqq2psx
vcvtuqq2psx
vfpclasspsx
bndstx
vfpclasspdy
vcvttpd2dqy
vcvtpd2dqy
vcvttpd2udqy
vcvtpd2udqy
clrssbsy
vcvtpd2psy
vcvtqq2psy
vcvtuqq2psy
vfpclasspsy
vfpclasspdz
vfpclasspsz
jecxz
jcxz
jrcxz
fsub
%st(0), 
fadd
%st(0), 
fmul
%st(0), 
fsubr
%st(0), 
fdivr
%st(0), 
fdiv
%st(0), 
sha256rnds2
%xmm0, 
pblendvb
%xmm0, 
blendvpd
%xmm0, 
blendvps
%xmm0, 
xorl
$FP, 
movabsb
%al, 
stosb
%al, 
outb
%al, 
movb
%al, 
rclb
%cl, 
shlb
%cl, 
rolb
%cl, 
sarb
%cl, 
rcrb
%cl, 
shrb
%cl, 
rorb
%cl, 
shldl
%cl, 
shrdl
%cl, 
rcll
%cl, 
shll
%cl, 
roll
%cl, 
sarl
%cl, 
rcrl
%cl, 
shrl
%cl, 
rorl
%cl, 
shldq
%cl, 
shrdq
%cl, 
rclq
%cl, 
shlq
%cl, 
rolq
%cl, 
sarq
%cl, 
rcrq
%cl, 
shrq
%cl, 
rorq
%cl, 
shldw
%cl, 
shrdw
%cl, 
rclw
%cl, 
shlw
%cl, 
rolw
%cl, 
sarw
%cl, 
rcrw
%cl, 
shrw
%cl, 
rorw
%cl, 
movabsw
%ax, 
stosw
%ax, 
outw
%ax, 
movw
%ax, 
movabsl
%eax, 
stosl
%eax, 
outl
%eax, 
movl
%eax, 
movabsq
%rax, 
stosq
%rax, 
movq
%rax, 
insb
%dx, 
insl
%dx, 
insw
%dx, 
vexp2pd
{sae}, 
vcvtps2pd
{sae}, 
vrcp28pd
{sae}, 
vrsqrt28pd
{sae}, 
vminpd
{sae}, 
vgetexppd
{sae}, 
vmaxpd
{sae}, 
vcvtss2sd
{sae}, 
vrcp28sd
{sae}, 
vrsqrt28sd
{sae}, 
vucomisd
{sae}, 
vcomisd
{sae}, 
vminsd
{sae}, 
vgetexpsd
{sae}, 
vmaxsd
{sae}, 
vcvttsd2si
{sae}, 
vcvttss2si
{sae}, 
vcvttsd2usi
{sae}, 
vcvttss2usi
{sae}, 
vcvttpd2dq
{sae}, 
vcvttps2dq
{sae}, 
vcvttpd2udq
{sae}, 
vcvttps2udq
{sae}, 
vcvttpd2qq
{sae}, 
vcvttps2qq
{sae}, 
vcvttpd2uqq
{sae}, 
vcvttps2uqq
{sae}, 
vcvtph2ps
{sae}, 
vexp2ps
{sae}, 
vrcp28ps
{sae}, 
vrsqrt28ps
{sae}, 
vminps
{sae}, 
vgetexpps
{sae}, 
vmaxps
{sae}, 
vrcp28ss
{sae}, 
vrsqrt28ss
{sae}, 
vucomiss
{sae}, 
vcomiss
{sae}, 
vminss
{sae}, 
vgetexpss
{sae}, 
vmaxss
{sae}, 
#VAARG_64 
#eh_return, addr: 
#SEH_SaveXMM 
xorq
$FP 
#VASTART_SAVE_XMM_REGS 
#SEH_StackAlloc 
#SEH_PushFrame 
#SEH_SetFrame 
#SEH_SaveReg 
#SEH_PushReg 
#CMOV__RFP80 PSEUDO!
#CMOV__V32I1 PSEUDO!
#CMOV__V64I1 PSEUDO!
#CMOV__V16I1 PSEUDO!
#CMOV__V8I1 PSEUDO!
#CMOV__V4F32 PSEUDO!
#CMOV__V16F32 PSEUDO!
#CMOV__V8F32 PSEUDO!
#CMOV__RFP32 PSEUDO!
#CMOV__FR32 PSEUDO!
#CMOV__GR32 PSEUDO!
#BINOP RELEASE_ADD64mi32 PSEUDO!
#BINOP RELEASE_AND64mi32 PSEUDO!
#BINOP RELEASE_XOR64mi32 PSEUDO!
#BINOP RELEASE_OR64mi32 PSEUDO!
#RELEASE_MOV64mi32 PSEUDO!
#CMOV__V2F64 PSEUDO!
#CMOV__V4F64 PSEUDO!
#CMOV__V8F64 PSEUDO!
#CMOV__V2I64 PSEUDO!
#CMOV__V4I64 PSEUDO!
#CMOV__V8I64 PSEUDO!
#CMOV__RFP64 PSEUDO!
#CMOV__FR64 PSEUDO!
#CMOV__GR16 PSEUDO!
#CMOV__F128 PSEUDO!
#CMOV__GR8 PSEUDO!
#BINOP RELEASE_ADD32mi PSEUDO!
#BINOP RELEASE_AND32mi PSEUDO!
#BINOP RELEASE_XOR32mi PSEUDO!
#BINOP RELEASE_OR32mi PSEUDO!
#RELEASE_MOV32mi PSEUDO!
#RELEASE_MOV16mi PSEUDO!
#BINOP RELEASE_ADD8mi PSEUDO!
#BINOP RELEASE_AND8mi PSEUDO!
#BINOP RELEASE_XOR8mi PSEUDO!
#BINOP RELEASE_OR8mi PSEUDO!
#RELEASE_MOV8mi PSEUDO!
#UNOP RELEASE_DEC32m PSEUDO!
#UNOP RELEASE_INC32m PSEUDO!
#UNOP RELEASE_DEC64m PSEUDO!
#UNOP RELEASE_INC64m PSEUDO!
#UNOP RELEASE_DEC16m PSEUDO!
#UNOP RELEASE_INC16m PSEUDO!
#UNOP RELEASE_DEC8m PSEUDO!
#UNOP RELEASE_INC8m PSEUDO!
#ACQUIRE_MOV32rm PSEUDO!
#ACQUIRE_MOV64rm PSEUDO!
#ACQUIRE_MOV16rm PSEUDO!
#ACQUIRE_MOV8rm PSEUDO!
#BINOP RELEASE_FADD32mr PSEUDO!
#BINOP RELEASE_ADD32mr PSEUDO!
#BINOP RELEASE_AND32mr PSEUDO!
#BINOP RELEASE_XOR32mr PSEUDO!
#BINOP RELEASE_OR32mr PSEUDO!
#RELEASE_MOV32mr PSEUDO!
#BINOP RELEASE_FADD64mr PSEUDO!
#BINOP RELEASE_ADD64mr PSEUDO!
#BINOP RELEASE_AND64mr PSEUDO!
#BINOP RELEASE_XOR64mr PSEUDO!
#BINOP RELEASE_OR64mr PSEUDO!
#RELEASE_MOV64mr PSEUDO!
#RELEASE_MOV16mr PSEUDO!
#BINOP RELEASE_ADD8mr PSEUDO!
#BINOP RELEASE_AND8mr PSEUDO!
#BINOP RELEASE_XOR8mr PSEUDO!
#BINOP RELEASE_OR8mr PSEUDO!
#RELEASE_MOV8mr PSEUDO!
lcalll
ljmpl
lcallq
rex64 jmpq
ljmpq
lcallw
ljmpw
# XRay Function Patchable RET.
# XRay Typed Event Log.
# XRay Custom Event Log.
# XRay Function Enter.
# XRay Tail Call Exit.
# XRay Function Exit.
xsha1
fld1
fprem1
f2xm1
fyl2xp1
#EH_SJLJ_LONGJMP32
#EH_SJLJ_SETJMP32
# TLSCall_32
endbr32
# TLS_addr32
# TLS_base_addr32
fldlg2
fldln2
int3
#EH_SJLJ_LONGJMP64
#EH_SJLJ_SETJMP64
# TLSCall_64
endbr64
# TLS_addr64
# TLS_base_addr64
rex64
data16
xsha256
# CATCHPAD
LIFETIME_END
BUNDLE
# EH_RESTORE
DBG_VALUE
# XABORT DEF
DBG_LABEL
# XBEGIN
#ADJCALLSTACKDOWN
#ADJCALLSTACKUP
#MEMBARRIER
# CATCHRET
# CLEANUPRET
LIFETIME_START
ud2b
xcryptecb
xcryptcfb
xcryptofb
rep;stosb
rep;movsb
xlatb
clac
stac
xcryptcbc
getsec
salc
rdpmc
vmfunc
rdtsc
cpuid
xend
cltd
cwtd
wbinvd
wbnoinvd
fldl2e
lfence
mfence
sfence
fscale
vmresume
repne
xacquire
xstore
xrelease
pause
#SEH_Epilogue
#SEH_EndPrologue
leave
vmxoff
lahf
sahf
pconfig
vmlaunch
clgi
stgi
fldpi
lock
%dx, %al
pushal
popal
pushfl
popfl
# FEntry call
vmmcall
vmcall
syscall
vzeroall
rep;stosl
rep;movsl
iretl
lretl
sysretl
sysexitl
cwtl
montmul
fxam
fprem
vpcom
fpatan
fptan
fsin
# dynamic stack allocation
clzero
into
cqto
rdtscp
vpcmp
vcmp
fnop
fcompp
fucompp
saveprevssp
fdecstp
fincstp
pushfq
popfq
rep;stosq
rep;movsq
iretq
lretq
sysretq
sysexitq
cltq
vzeroupper
sysenter
monitor
rdmsr
wrmsr
xcryptctr
fabs
pushl
pushw
pushl
popl
pushw
popw
pushl
popl
pushw
popw
pushl
popl
pushq
popq
pushw
popw
pushl
popl
pushq
popq
pushw
popw
swapgs
fchs
# variable sized alloca for segmented stacks
encls
femms
fcos
fsincos
pushl
popl
pushw
popw
clts
fldl2t
fxtract
mwait
fninit
frndint
fsqrt
xtest
ftst
enclu
rdpkru
wrpkru
xgetbv
xsetbv
enclv
pushaw
popaw
pushfw
popfw
rep;stosw
rep;movsw
cbtw
iretw
lretw
fyl2x
fnstsw
%dx, %ax
vmload
%eax
vmsave
%eax
vmrun
%eax
skinit
%eax
%dx, %eax
vmload
%rax
vmsave
%rax
vmrun
%rax
invlpga
%eax, %ecx
invlpga
%rax, %ecx
outb
%al, %dx
outw
%ax, %dx
outl
%eax, %dx
fnclex
monitorx
mwaitx
setssbsy
fldz
N4llvm17X86ATTInstPrinterE
N4llvm20X86InstPrinterCommonE
st(0)
st(1)
st(2)
st(3)
st(4)
st(5)
st(6)
st(7)
xmm10
ymm10
zmm10
cr10
dr10
xmm20
ymm20
zmm20
xmm30
ymm30
zmm30
bnd0
xmm0
ymm0
zmm0
xmm11
ymm11
zmm11
cr11
dr11
xmm21
ymm21
zmm21
xmm31
ymm31
zmm31
bnd1
xmm1
ymm1
zmm1
xmm12
ymm12
zmm12
cr12
dr12
xmm22
ymm22
zmm22
bnd2
xmm2
ymm2
zmm2
xmm13
ymm13
zmm13
cr13
dr13
xmm23
ymm23
zmm23
bnd3
xmm3
ymm3
zmm3
xmm14
ymm14
zmm14
cr14
dr14
xmm24
ymm24
zmm24
xmm4
ymm4
zmm4
xmm15
ymm15
zmm15
cr15
dr15
xmm25
ymm25
zmm25
xmm5
ymm5
zmm5
xmm16
ymm16
zmm16
xmm26
ymm26
zmm26
xmm6
ymm6
zmm6
xmm17
ymm17
zmm17
xmm27
ymm27
zmm27
xmm7
ymm7
zmm7
xmm18
ymm18
zmm18
xmm28
ymm28
zmm28
xmm8
ymm8
zmm8
xmm19
ymm19
zmm19
xmm29
ymm29
zmm29
xmm9
ymm9
zmm9
R10BH
R11BH
R12BH
R13BH
R14BH
R15BH
R8BH
R9BH
R10WH
R11WH
R12WH
R13WH
R14WH
R15WH
R8WH
R9WH
r10b
r11b
r12b
r13b
r14b
r15b
r10d
r11d
r12d
r13d
r14d
r15d
dirflag
flags
r10w
r11w
r12w
r13w
r14w
r15w
fpsw
6:AD
6:AD
6:AD
6:AD
6jAJ
L-
prefetcht0
sha1msg1
sha256msg1
prefetcht1
pfrcpit1
pfrsqit1
prefetchwt1
vmovdqa32
crc32
vmovdqu32
sha1msg2
sha256msg2
sha256rnds2
prefetcht2
pfrcpit2
vbroadcastf32x2
vbroadcasti32x2
vshuff64x2
vextractf64x2
vinsertf64x2
vbroadcastf64x2
vshufi64x2
vextracti64x2
vinserti64x2
vbroadcasti64x2
vmovdqa64
xsavec64
fxsave64
fxrstor64
xsaves64
xrstors64
xsaveopt64
vmovdqu64
sha1rnds4
vshuff32x4
vextractf32x4
vinsertf32x4
vbroadcastf32x4
vshufi32x4
vextracti32x4
vinserti32x4
vbroadcasti32x4
vextractf64x4
vinsertf64x4
vbroadcastf64x4
vextracti64x4
vinserti64x4
vbroadcasti64x4
vmovdqu16
vperm2f128
vextractf128
vinsertf128
vbroadcastf128
vperm2i128
vextracti128
vinserti128
vbroadcasti128
vmovdqu8
vextractf32x8
vinsertf32x8
vbroadcastf32x8
vextracti32x8
vinserti32x8
vbroadcasti32x8
vmovntdqa
vmovdqa
seta
prefetchnta
cmova
vpermi2b
vpmovm2b
vpermt2b
movdir64b
cmpxchg16b
cmpxchg8b
vpshab
vpsubb
llwpcb
slwpcb
kaddb
vpaddb
kandb
vpexpandb
vpmovusdb
vpmovsdb
vpmovdb
vpshufb
vpavgb
vpmovmskb
vpshlb
kshiftlb
vgf2p8mulb
vpblendmb
vptestnmb
vpcomb
vpshufbitqmb
vpermb
vptestmb
kandnb
vpsignb
vpcmpb
vgf2p8affineqb
vpcmpeqb
vpmovusqb
vpmovsqb
vpmultishiftqb
vgf2p8affineinvqb
vpmovqb
korb
kxnorb
kxorb
vpinsrb
kshiftrb
vpextrb
vpabsb
vpsubsb
vpaddsb
vpminsb
stosb
cmpsb
vpcompressb
vpsubusb
vpaddusb
pavgusb
movsb
vpmaxsb
setb
vpcmpgtb
vpopcntb
knotb
vprotb
vpbroadcastb
ktestb
kortestb
vpcomub
vpminub
vpcmpub
pfsub
fisub
vpmaxub
vpblendvb
cmovb
kmovb
clwb
vpacksswb
vpackuswb
vpmovuswb
vpmovswb
vpmovwb
pfacc
pfnacc
pfpnacc
vaesdec
xsavec
blcic
blsic
t1mskc
vaesimc
vaesenc
vpermi2d
vpmovm2d
vpermt2d
vpbroadcastmw2d
vmread
vpshad
vpsrad
vphaddbd
vphaddubd
vphsubd
vpsubd
vpmovsxbd
vpmovzxbd
pfadd
fiadd
xadd
vphaddd
kaddd
vpaddd
vpshldd
kandd
vpandd
vpexpandd
vpblendd
vpgatherdd
vpscatterdd
vpshrdd
vpmacsdd
vpmacssdd
rdseed
pi2fd
vpshufd
vpternlogd
pf2id
invpcid
rdpid
invvpid
fbld
vpshld
fild
vpslld
vpmulld
vprold
vpsrld
vmptrld
kshiftld
vpblendmd
vptestnmd
vpcomd
vpermd
vptestmd
vpand
rdrand
kandnd
vpandnd
valignd
vpsignd
bound
vfmaddsub231pd
vfmsub231pd
vfnmsub231pd
vfmsubadd231pd
vfmadd231pd
vfnmadd231pd
vfmaddsub132pd
vfmsub132pd
vfnmsub132pd
vfmsubadd132pd
vfmadd132pd
vfnmadd132pd
vpermi2pd
cvtpi2pd
vpermil2pd
vexp2pd
vcvtdq2pd
vcvtudq2pd
vcvtqq2pd
vcvtuqq2pd
vcvtps2pd
vpermt2pd
vfmaddsub213pd
vfmsub213pd
vfnmsub213pd
vfmsubadd213pd
vfmadd213pd
vfnmadd213pd
vrcp14pd
vrsqrt14pd
vrcp28pd
vrsqrt28pd
vmovapd
pswapd
vfmaddsubpd
vaddsubpd
vhsubpd
vfmsubpd
vfnmsubpd
vsubpd
vfmsubaddpd
vhaddpd
vfmaddpd
vfnmaddpd
vaddpd
vexpandpd
vandpd
vblendpd
vroundpd
vgatherdpd
vscatterdpd
vreducepd
vrangepd
vrndscalepd
vscalefpd
vshufpd
vunpckhpd
vmovhpd
vmovmskpd
vpermilpd
vunpcklpd
vmulpd
vmovlpd
vpcmpd
vblendmpd
vfixupimmpd
vpermpd
vandnpd
vminpd
vdppd
vcmppd
vgetexppd
vgatherqpd
vscatterqpd
vorpd
vxorpd
vfpclasspd
incsspd
rdsspd
vcompresspd
vgetmantpd
vmovntpd
vsqrtpd
vtestpd
vmovupd
vblendvpd
vdivpd
vmaskmovpd
vmaxpd
vfrczpd
vpcmpeqd
vpgatherqd
vpscatterqd
vpmovusqd
vpmovsqd
vpmovqd
shrd
kord
kxnord
vpord
vprord
kxord
vpxord
vpinsrd
kshiftrd
vpextrd
vfmsub231sd
vfnmsub231sd
vfmadd231sd
vfnmadd231sd
vfmsub132sd
vfnmsub132sd
vfmadd132sd
vfnmadd132sd
vcvtsi2sd
vcvtusi2sd
vcvtss2sd
vfmsub213sd
vfnmsub213sd
vfmadd213sd
vfnmadd213sd
vrcp14sd
vrsqrt14sd
vrcp28sd
vrsqrt28sd
vpabsd
vfmsubsd
vfnmsubsd
vsubsd
vfmaddsd
vfnmaddsd
vaddsd
vroundsd
vreducesd
vrangesd
vrndscalesd
vscalefsd
vucomisd
vcomisd
vmulsd
vfixupimmsd
vpminsd
vminsd
stosd
vcmpsd
vgetexpsd
vpcompressd
wrssd
vfpclasssd
wrussd
vp4dpwssd
vpdpwssd
vgetmantsd
movntsd
vsqrtsd
vbroadcastsd
vpdpbusd
vdivsd
vmovsd
vpmaxsd
vmaxsd
vfrczsd
vpconflictd
lgdtd
sgdtd
lidtd
sidtd
vpcmpgtd
vpopcntd
vplzcntd
knotd
vprotd
vpbroadcastd
ktestd
kortestd
vpcomud
vpminud
vpcmpud
vpmaxud
vpsravd
vpshldvd
vpshrdvd
vpsllvd
vprolvd
vpsrlvd
vpmaskmovd
vmovd
vprorvd
vphsubwd
vphaddwd
vpmaddwd
vpunpckhwd
kunpckwd
vpunpcklwd
vpmacswd
vpmadcswd
vpmacsswd
vpmadcsswd
vphadduwd
vpmovsxwd
vpmovzxwd
movsxd
setae
cmovae
setbe
cmovbe
ffree
pfcmpge
setge
cmovge
setle
cmovle
loopne
setne
cmovne
loope
rdfsbase
wrfsbase
rdgsbase
wrgsbase
tpause
sete
vmwrite
ptwrite
cldemote
sha1nexte
fnsave
fxsave
cmove
retf
cmpxchg
invlpg
setg
cmovg
prefetch
fxch
vcvtps2ph
vpmacsdqh
vpmacssdqh
clflush
push
blci
bzhi
fcomi
fucomi
cvttpd2pi
cvtpd2pi
cvttps2pi
cvtps2pi
fcompi
fucompi
movdiri
vpcmpestri
vpcmpistri
vcvttsd2si
vcvtsd2si
vcvttss2si
vcvtss2si
blsi
vcvttsd2usi
vcvtsd2usi
vcvttss2usi
vcvtss2usi
movnti
bndmk
blcmsk
blsmsk
tzmsk
lwpval
bndcl
lcall
blcfill
blsfill
arpl
vpmacsdql
vpmacssdql
setl
pfmul
fimul
cmovl
vpmovb2m
vpmovd2m
vpmovq2m
vpmovw2m
fcom
ficom
fucom
vpperm
vpcmpestrm
vpcmpistrm
bndcn
vpandn
xbegin
pfmin
vmxon
setno
cmovno
seto
cmovo
bswap
fsubp
pfrcp
faddp
pdep
ffreep
fmulp
rex64 jmp
ljmp
fcomp
ficomp
fucomp
setnp
cmovnp
loop
fsubrp
fdivrp
rstorssp
setp
fbstp
fstp
fistp
fisttp
vmovddup
vmovshdup
vmovsldup
#EH_SjLj_Setup
fdivp
cmovp
vpbroadcastmb2q
vpermi2q
vpmovm2q
movdq2q
vpermt2q
vpshaq
vpsraq
vphaddbq
vphaddubq
vpsubq
vpmovsxbq
vpmovzxbq
vcvttpd2dq
vcvtpd2dq
movq2dq
vcvttps2dq
vcvtps2dq
vphsubdq
kaddq
vpaddq
vphadddq
vpunpckhdq
kunpckdq
vpshldq
vpunpckldq
vpslldq
vpsrldq
vpmuldq
kandq
vpandq
vpexpandq
vpunpckhqdq
vpunpcklqdq
vpclmulqdq
vpgatherdq
vpscatterdq
vpshrdq
vmovntdq
vcvttpd2udq
vcvtpd2udq
vcvttps2udq
vcvtps2udq
vphaddudq
vpmuludq
vpmovsxdq
vpmovzxdq
pfcmpeq
retfq
vpternlogq
vpshlq
vpsllq
vpmullq
vprolq
vpsrlq
kshiftlq
vpblendmq
vptestnmq
vpcomq
vpermq
vptestmq
kandnq
vpandnq
valignq
vpcmpq
incsspq
rdsspq
vcvttpd2qq
vcvtpd2qq
vcvttps2qq
vcvtps2qq
vpcmpeqq
vpgatherqq
vpscatterqq
vcvttpd2uqq
vcvtpd2uqq
vcvttps2uqq
vcvtps2uqq
korq
kxnorq
vporq
vprorq
kxorq
vpxorq
vpinsrq
kshiftrq
vpextrq
vpabsq
vpminsq
stosq
cmpsq
vpcompressq
wrssq
wrussq
movsq
vpmaxsq
vpconflictq
vpcmpgtq
vpopcntq
vplzcntq
movntq
knotq
vprotq
insertq
vpbroadcastq
ktestq
kortestq
vpmadd52huq
vpmadd52luq
vpcomuq
vpminuq
vpcmpuq
vpmaxuq
vpsravq
vpshldvq
vpshrdvq
vpsllvq
vprolvq
vpsrlvq
vpmaskmovq
vmovq
vprorvq
vphaddwq
vphadduwq
vpmovsxwq
vpmovzxwq
vmclear
pfsubr
fisubr
enter
vpalignr
vpor
umonitor
frstor
fxrstor
vpxor
verr
vldmxcsr
vstmxcsr
blsr
bextr
fdivr
fidivr
movabs
blcs
vp4dpwssds
vpdpwssds
vpdpbusds
xsaves
lwpins
setns
cmovns
vfmaddsub231ps
vfmsub231ps
vfnmsub231ps
vfmsubadd231ps
vfmadd231ps
vfnmadd231ps
vfmaddsub132ps
vfmsub132ps
vfnmsub132ps
vfmsubadd132ps
vfmadd132ps
vfnmadd132ps
vcvtpd2ps
vcvtph2ps
vpermi2ps
cvtpi2ps
vpermil2ps
vexp2ps
vcvtdq2ps
vcvtudq2ps
vcvtqq2ps
vcvtuqq2ps
vpermt2ps
vfmaddsub213ps
vfmsub213ps
vfnmsub213ps
vfmsubadd213ps
vfmadd213ps
vfnmadd213ps
vrcp14ps
vrsqrt14ps
vrcp28ps
vrsqrt28ps
vmovaps
vfmaddsubps
vaddsubps
vhsubps
vfmsubps
vfnmsubps
vsubps
vfmsubaddps
vhaddps
v4fmaddps
vfmaddps
v4fnmaddps
vfnmaddps
vaddps
vexpandps
vandps
vblendps
vroundps
vgatherdps
vscatterdps
vreduceps
vrangeps
vrndscaleps
vscalefps
vshufps
vunpckhps
vmovlhps
vmovhps
vmovmskps
vmovhlps
vpermilps
vunpcklps
vmulps
vmovlps
vblendmps
vfixupimmps
vpermps
vandnps
vminps
vrcpps
vdpps
vcmpps
vgetexpps
vgatherqps
vscatterqps
vorps
vxorps
vfpclassps
vcompressps
vextractps
vgetmantps
vmovntps
vinsertps
vrsqrtps
vsqrtps
vtestps
vmovups
vblendvps
vdivps
vmaskmovps
vmaxps
vfrczps
xrstors
vfmsub231ss
vfnmsub231ss
vfmadd231ss
vfnmadd231ss
vfmsub132ss
vfnmsub132ss
vfmadd132ss
vfnmadd132ss
vcvtsd2ss
vcvtsi2ss
vcvtusi2ss
vfmsub213ss
vfnmsub213ss
vfmadd213ss
vfnmadd213ss
vrcp14ss
vrsqrt14ss
vrcp28ss
vrsqrt28ss
vfmsubss
vfnmsubss
vsubss
v4fmaddss
vfmaddss
v4fnmaddss
vfnmaddss
vaddss
vroundss
vreducess
vrangess
vrndscaless
vscalefss
vucomiss
vcomiss
vmulss
vfixupimmss
vminss
vrcpss
vcmpss
vgetexpss
vfpclassss
vgetmantss
movntss
vrsqrtss
vsqrtss
vbroadcastss
vdivss
vmovss
vmaxss
vfrczss
sets
cmovs
lgdt
sgdt
lidt
sidt
lldt
sldt
pfcmpgt
umwait
popcnt
lzcnt
tzcnt
invept
xsaveopt
clflushopt
xabort
pfrsqrt
vaesdeclast
vaesenclast
vptest
fist
vaeskeygenassist
vmptrst
pext
bndcu
vlddqu
vmaskmovdqu
vmovdqu
fdiv
fidiv
fldenv
fnstenv
vpcmov
bndmov
vpermi2w
vpmovm2w
vpermt2w
vpshaw
vpsraw
vphsubbw
vdbpsadbw
vmpsadbw
vpsadbw
vphaddbw
vpunpckhbw
kunpckbw
vpunpcklbw
vphaddubw
vphsubw
vpsubw
vpmovsxbw
vpmovzxbw
fldcw
fnstcw
vphaddw
kaddw
vpaddw
vpshldw
kandw
vpexpandw
vpblendw
vpshrdw
vpackssdw
vpackusdw
vpmovusdw
vpmovsdw
vpmovdw
pi2fw
pshufw
vpavgw
prefetchw
vpshufhw
vpmulhw
pf2iw
vpshuflw
vpshlw
vpsllw
vpmullw
vpsrlw
kshiftlw
vpblendmw
vptestnmw
vpcomw
vpermw
vptestmw
kandnw
vpsignw
vpcmpw
vpcmpeqw
vpmovusqw
vpmovsqw
vpmovqw
verw
pmulhrw
korw
kxnorw
kxorw
vpinsrw
kshiftrw
vpextrw
vpabsw
vpmaddubsw
vphsubsw
vpsubsw
vphaddsw
vpaddsw
lmsw
smsw
vpminsw
stosw
cmpsw
vpmulhrsw
vpcompressw
fnstsw
vpsubusw
vpaddusw
movsw
vpmaxsw
lgdtw
sgdtw
lidtw
sidtw
vpcmpgtw
vpopcntw
knotw
vprotw
vpbroadcastw
ktestw
kortestw
vpmulhuw
vpcomuw
vpminuw
vpcmpuw
vphminposuw
vpmaxuw
vpsravw
vpshldvw
vpshrdvw
vpsllvw
vpsrlvw
kmovw
vpmacsww
vpmacssww
pfmax
adcx
bndldx
shlx
mulx
adox
sarx
shrx
rorx
movsx
bndstx
movzx
clrssbsy
jecxz
jcxz
jrcxz
fcmovnb
st(0), 
fcmovb
st(0), 
fcmovnbe
st(0), 
fcmovbe
st(0), 
fcmovne
st(0), 
fcmove
st(0), 
fcmovnu
st(0), 
fcmovu
st(0), 
xorl
$FP, 
al, 
scasb
al, 
lodsb
al, 
al, 
al, 
al, 
al, 
al, 
al, 
al, 
movabs
al, 
test
al, 
al, 
ax, 
ax, 
ax, 
ax, 
ax, 
xchg
ax, 
ax, 
ax, 
ax, 
movabs
ax, 
test
ax, 
ax, 
scasw
ax, 
lodsw
ax, 
eax, 
eax, 
eax, 
eax, 
eax, 
scasd
eax, 
lodsd
eax, 
xchg
eax, 
eax, 
eax, 
eax, 
movabs
eax, 
test
eax, 
eax, 
rax, 
rax, 
rax, 
rax, 
rax, 
xchg
rax, 
rax, 
scasq
rax, 
lodsq
rax, 
rax, 
movabs
rax, 
test
rax, 
rax, 
outsb
dx, 
outsd
dx, 
outsw
dx, 
#VAARG_64 
#eh_return, addr: 
#SEH_SaveXMM 
xorq
$FP 
#VASTART_SAVE_XMM_REGS 
#SEH_StackAlloc 
#SEH_PushFrame 
#SEH_SetFrame 
#SEH_SaveReg 
#SEH_PushReg 
#CMOV__RFP80 PSEUDO!
#CMOV__V32I1 PSEUDO!
#CMOV__V64I1 PSEUDO!
#CMOV__V16I1 PSEUDO!
#CMOV__V8I1 PSEUDO!
#CMOV__V4F32 PSEUDO!
#CMOV__V16F32 PSEUDO!
#CMOV__V8F32 PSEUDO!
#CMOV__RFP32 PSEUDO!
#CMOV__FR32 PSEUDO!
#CMOV__GR32 PSEUDO!
#BINOP RELEASE_ADD64mi32 PSEUDO!
#BINOP RELEASE_AND64mi32 PSEUDO!
#BINOP RELEASE_XOR64mi32 PSEUDO!
#BINOP RELEASE_OR64mi32 PSEUDO!
#RELEASE_MOV64mi32 PSEUDO!
#CMOV__V2F64 PSEUDO!
#CMOV__V4F64 PSEUDO!
#CMOV__V8F64 PSEUDO!
#CMOV__V2I64 PSEUDO!
#CMOV__V4I64 PSEUDO!
#CMOV__V8I64 PSEUDO!
#CMOV__RFP64 PSEUDO!
#CMOV__FR64 PSEUDO!
#CMOV__GR16 PSEUDO!
#CMOV__F128 PSEUDO!
#CMOV__GR8 PSEUDO!
#BINOP RELEASE_ADD32mi PSEUDO!
#BINOP RELEASE_AND32mi PSEUDO!
#BINOP RELEASE_XOR32mi PSEUDO!
#BINOP RELEASE_OR32mi PSEUDO!
#RELEASE_MOV32mi PSEUDO!
#RELEASE_MOV16mi PSEUDO!
#BINOP RELEASE_ADD8mi PSEUDO!
#BINOP RELEASE_AND8mi PSEUDO!
#BINOP RELEASE_XOR8mi PSEUDO!
#BINOP RELEASE_OR8mi PSEUDO!
#RELEASE_MOV8mi PSEUDO!
#UNOP RELEASE_DEC32m PSEUDO!
#UNOP RELEASE_INC32m PSEUDO!
#UNOP RELEASE_DEC64m PSEUDO!
#UNOP RELEASE_INC64m PSEUDO!
#UNOP RELEASE_DEC16m PSEUDO!
#UNOP RELEASE_INC16m PSEUDO!
#UNOP RELEASE_DEC8m PSEUDO!
#UNOP RELEASE_INC8m PSEUDO!
#ACQUIRE_MOV32rm PSEUDO!
#ACQUIRE_MOV64rm PSEUDO!
#ACQUIRE_MOV16rm PSEUDO!
#ACQUIRE_MOV8rm PSEUDO!
#BINOP RELEASE_FADD32mr PSEUDO!
#BINOP RELEASE_ADD32mr PSEUDO!
#BINOP RELEASE_AND32mr PSEUDO!
#BINOP RELEASE_XOR32mr PSEUDO!
#BINOP RELEASE_OR32mr PSEUDO!
#RELEASE_MOV32mr PSEUDO!
#BINOP RELEASE_FADD64mr PSEUDO!
#BINOP RELEASE_ADD64mr PSEUDO!
#BINOP RELEASE_AND64mr PSEUDO!
#BINOP RELEASE_XOR64mr PSEUDO!
#BINOP RELEASE_OR64mr PSEUDO!
#RELEASE_MOV64mr PSEUDO!
#RELEASE_MOV16mr PSEUDO!
#BINOP RELEASE_ADD8mr PSEUDO!
#BINOP RELEASE_AND8mr PSEUDO!
#BINOP RELEASE_XOR8mr PSEUDO!
#BINOP RELEASE_OR8mr PSEUDO!
#RELEASE_MOV8mr PSEUDO!
# XRay Function Patchable RET.
# XRay Typed Event Log.
# XRay Custom Event Log.
# XRay Function Enter.
# XRay Tail Call Exit.
# XRay Function Exit.
xsha1
fld1
fprem1
f2xm1
fyl2xp1
#EH_SJLJ_LONGJMP32
#EH_SJLJ_SETJMP32
# TLSCall_32
endbr32
# TLS_addr32
# TLS_base_addr32
fldlg2
fldln2
int3
#EH_SJLJ_LONGJMP64
#EH_SJLJ_SETJMP64
# TLSCall_64
endbr64
# TLS_addr64
# TLS_base_addr64
rex64
data16
xsha256
# CATCHPAD
LIFETIME_END
BUNDLE
# EH_RESTORE
DBG_VALUE
# XABORT DEF
DBG_LABEL
# XBEGIN
#ADJCALLSTACKDOWN
#ADJCALLSTACKUP
#MEMBARRIER
# CATCHRET
# CLEANUPRET
LIFETIME_START
ud2b
xcryptecb
xcryptcfb
xcryptofb
rep stosb
rep movsb
xlatb
clac
stac
xcryptcbc
getsec
salc
rdpmc
vmfunc
rdtsc
pushfd
popfd
cpuid
xend
rep stosd
rep movsd
iretd
wbinvd
wbnoinvd
fldl2e
lfence
mfence
sfence
cwde
fscale
vmresume
repne
cdqe
xacquire
xstore
xrelease
pause
#SEH_Epilogue
#SEH_EndPrologue
leave
vmxoff
lahf
sahf
pushf
popf
retf
pconfig
vmlaunch
clgi
stgi
fldpi
lock
dx, al
pushal
popal
# FEntry call
vmmcall
vmcall
syscall
vzeroall
montmul
fxam
fprem
vpcom
fpatan
fptan
fsin
# dynamic stack allocation
clzero
into
rdtscp
vpcmp
vcmp
fnop
fcompp
fucompp
saveprevssp
fdecstp
fincstp
pushfq
popfq
retfq
rep stosq
rep movsq
iretq
sysretq
sysexitq
vzeroupper
sysenter
monitor
rdmsr
wrmsr
xcryptctr
fabs
push
push
push
push
push
swapgs
fchs
# variable sized alloca for segmented stacks
encls
femms
fcos
fsincos
push
clts
fldl2t
fxtract
iret
sysret
mwait
fninit
sysexit
frndint
fsqrt
xtest
ftst
enclu
rdpkru
wrpkru
xgetbv
xsetbv
enclv
pushaw
popaw
rep stosw
rep movsw
fyl2x
fnstsw
dx, ax
vmload
vmsave
vmrun
skinit
dx, eax
vmload
vmsave
vmrun
invlpga
eax, ecx
invlpga
rax, ecx
al, dx
ax, dx
eax, dx
fnclex
monitorx
mwaitx
setssbsy
fldz
vgatherpf0dpd
vscatterpf0dpd
vgatherpf1dpd
vscatterpf1dpd
vgatherpf0qpd
vscatterpf0qpd
vgatherpf1qpd
vscatterpf1qpd
vgatherpf0dps
vscatterpf0dps
vgatherpf1dps
vscatterpf1dps
vgatherpf0qps
vscatterpf0qps
vgatherpf1qps
vscatterpf1qps
N4llvm19X86IntelInstPrinterE
N4llvm25AppleAccelTableOffsetDataE
N4llvm19AppleAccelTableDataE
N4llvm14AccelTableDataE
N4llvm23AppleAccelTableTypeDataE
N4llvm12ARMExceptionE
N4llvm10AsmPrinterE
N4llvm17AsmPrinterHandlerE
N4llvm16DebugHandlerBaseE
N4llvm7DIEUnitE
N4llvm19HashingByteStreamerE
N4llvm12ByteStreamerE
N4llvm21DwarfCFIExceptionBaseE
N4llvm17DwarfCFIExceptionE
N4llvm16DwarfCompileUnitE
N4llvm15DwarfExpressionE
N4llvm23DebugLocDwarfExpressionE
N4llvm18BufferByteStreamerE
N4llvm14APByteStreamerE
N4llvm10DwarfDebugE
N4llvm2cl6parserI17LinkageNameOptionEE
N4llvm2cl11OptionValueI17LinkageNameOptionEE
N4llvm2cl15OptionValueBaseI17LinkageNameOptionLb0EEE
N4llvm2cl15OptionValueCopyI17LinkageNameOptionEE
N4llvm2cl3optI17LinkageNameOptionLb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageI17LinkageNameOptionLb0ELb0EEE
N4llvm2cl6parserINS_14AccelTableKindEEE
N4llvm2cl11OptionValueINS_14AccelTableKindEEE
N4llvm2cl15OptionValueBaseINS_14AccelTableKindELb0EEE
N4llvm2cl15OptionValueCopyINS_14AccelTableKindEEE
N4llvm2cl3optINS_14AccelTableKindELb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageINS_14AccelTableKindELb0ELb0EEE
N4llvm20DWARF5AccelTableDataE
N4llvm10FoldingSetINS_9DIEAbbrevEEE
N4llvm14FoldingSetImplINS_9DIEAbbrevEEE
N4llvm18DIEDwarfExpressionE
N4llvm9DwarfUnitE
N4llvm13DwarfTypeUnitE
N4llvm10EHStreamerE
N12_GLOBAL__N_115ErlangGCPrinterE
N12_GLOBAL__N_122OcamlGCMetadataPrinterE
N4llvm10WinCFGuardE
N4llvm12WinExceptionE
N4llvm6detail23provider_format_adapterIRKNS_8codeview18GloballyHashedTypeEEE
N4llvm13CodeViewDebugE
19LoadStoreVectorizer
N4llvm13VPWidenRecipeE
N4llvm12VPRecipeBaseE
N4llvm22ilist_node_with_parentINS_12VPRecipeBaseENS_12VPBasicBlockEJEEE
N4llvm10ilist_nodeINS_12VPRecipeBaseEJEEE
N4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_12VPRecipeBaseELb0ELb0EvEEEE
N4llvm29VPWidenIntOrFpInductionRecipeE
N4llvm16VPWidenPHIRecipeE
N4llvm13VPBlendRecipeE
N4llvm18VPInterleaveRecipeE
N4llvm17VPReplicateRecipeE
N4llvm20VPBranchOnMaskRecipeE
N4llvm19VPPredInstPHIRecipeE
N4llvm30VPWidenMemoryInstructionRecipeE
N4llvm24LoopVectorizationPlanner13VPCallbackILVE
N4llvm10VPCallbackE
N4llvm19InnerLoopVectorizerE
N4llvm17InnerLoopUnrollerE
Loop Vectorization
N4llvm11VPBlockBaseE
ZN4llvm15VPRecipeBuilder17handleReplicationEPNS_11InstructionERNS_7VFRangeEPNS_12VPBasicBlockERNS_8DenseMapIS2_PNS_17VPReplicateRecipeENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S9_EEEERNSt3__110unique_ptrINS_5VPlanENSH_14default_deleteISJ_EEEEE4$_27
NSt3__110__function6__funcIZN4llvm15VPRecipeBuilder17handleReplicationEPNS2_11InstructionERNS2_7VFRangeEPNS2_12VPBasicBlockERNS2_8DenseMapIS5_PNS2_17VPReplicateRecipeENS2_12DenseMapInfoIS5_EENS2_6detail12DenseMapPairIS5_SC_EEEERNS_10unique_ptrINS2_5VPlanENS_14default_deleteISL_EEEEE4$_27NS_9allocatorISQ_EEFbjEEE
NSt3__110__function6__baseIFbjEEE
ZN4llvm15VPRecipeBuilder10tryToWidenEPNS_11InstructionEPNS_12VPBasicBlockERNS_7VFRangeEE4$_26
NSt3__110__function6__funcIZN4llvm15VPRecipeBuilder10tryToWidenEPNS2_11InstructionEPNS2_12VPBasicBlockERNS2_7VFRangeEE4$_26NS_9allocatorISA_EEFbjEEE
ZZN4llvm15VPRecipeBuilder22tryToOptimizeInductionEPNS_11InstructionERNS_7VFRangeEENK4$_24clES2_EUljE_
NSt3__110__function6__funcIZZN4llvm15VPRecipeBuilder22tryToOptimizeInductionEPNS2_11InstructionERNS2_7VFRangeEENK4$_24clES5_EUljE_NS_9allocatorIS9_EEFbjEEE
ZN4llvm15VPRecipeBuilder16tryToWidenMemoryEPNS_11InstructionERNS_7VFRangeERNSt3__110unique_ptrINS_5VPlanENS5_14default_deleteIS7_EEEEE4$_23
NSt3__110__function6__funcIZN4llvm15VPRecipeBuilder16tryToWidenMemoryEPNS2_11InstructionERNS2_7VFRangeERNS_10unique_ptrINS2_5VPlanENS_14default_deleteIS9_EEEEE4$_23NS_9allocatorISE_EEFbjEEE
ZZN4llvm15VPRecipeBuilder21tryToInterleaveMemoryEPNS_11InstructionERNS_7VFRangeEENK4$_22clES2_EUljE_
NSt3__110__function6__funcIZZN4llvm15VPRecipeBuilder21tryToInterleaveMemoryEPNS2_11InstructionERNS2_7VFRangeEENK4$_22clES5_EUljE_NS_9allocatorIS9_EEFbjEEE
ZN12_GLOBAL__N_113LoopVectorize13runOnFunctionERN4llvm8FunctionEEUlRNS1_4LoopEE_
NSt3__110__function6__funcIZN12_GLOBAL__N_113LoopVectorize13runOnFunctionERN4llvm8FunctionEEUlRNS4_4LoopEE_NS_9allocatorIS9_EEFRKNS4_14LoopAccessInfoES8_EEE
N12_GLOBAL__N_113LoopVectorizeE
ZN4llvm17LoopVectorizePass3runERNS_8FunctionERNS_15AnalysisManagerIS1_JEEEE4$_34
NSt3__110__function6__funcIZN4llvm17LoopVectorizePass3runERNS2_8FunctionERNS2_15AnalysisManagerIS4_JEEEE4$_34NS_9allocatorIS9_EEFRKNS2_14LoopAccessInfoERNS2_4LoopEEEE
SLP Vectorizer
N12_GLOBAL__N_113SLPVectorizerE
N4llvm13VPInstructionE
N4llvm6VPUserE
N4llvm7VPValueE
N4llvm12VPBasicBlockE
N4llvm13VPRegionBlockE
N4llvm8AsmLexerE
N4llvm23MCAsmParserSemaCallbackE
N12_GLOBAL__N_19AsmParserE
N12_GLOBAL__N_113COFFAsmParserE
N12_GLOBAL__N_115DarwinAsmParserE
N12_GLOBAL__N_112ELFAsmParserE
N4llvm10MCAsmLexerE
N4llvm11MCAsmParserE
N4llvm18MCParsedAsmOperandE
N4llvm20MCAsmParserExtensionE
N4llvm17MCTargetAsmParserE
N4llvm8codeview14TypeCollectionE
N12_GLOBAL__N_121CodeViewErrorCategoryE
N4llvm8codeview13CodeViewErrorE
N4llvm9ErrorInfoINS_8codeview13CodeViewErrorENS_13ErrorInfoBaseEEE
N4llvm25AppendingBinaryByteStreamE
N4llvm8codeview16TypeDeserializerE
N4llvm8codeview20TypeVisitorCallbacksE
N4llvm8codeview27TypeVisitorCallbackPipelineE
N4llvm8codeview21FieldListDeserializerE
N4llvm8codeview6detail11GuidAdapterE
N4llvm13FormatAdapterINS_8ArrayRefIhEEEE
N4llvm8codeview22GlobalTypeTableBuilderE
N4llvm6detail23provider_format_adapterIRNS_9StringRefEEE
N12_GLOBAL__N_116TypeNameComputerE
Name
N4llvm6detail23provider_format_adapterIRKNS_8codeview4GUIDEEE
IsConst
IsVolatile
IsRestrict
N4llvm8codeview15TypeDumpVisitorE
N4llvm8codeview17TypeRecordMappingE
N4llvm8codeview19TypeTableCollectionE
libcompiler_rt abort
_availability_version_check
kCFAllocatorNull
CFDataCreateWithBytesNoCopy
CFPropertyListCreateWithData
CFPropertyListCreateFromXMLData
CFStringCreateWithCStringNoCopy
CFDictionaryGetValue
CFGetTypeID
CFStringGetTypeID
CFStringGetCString
CFRelease
/System/Library/CoreServices/SystemVersion.plist
IPHONE_SIMULATOR_ROOT
ProductVersion
%d.%d.%d
__cpu_indicator_init
/Library/Caches/com.apple.xbs/Sources/clang/clang-1200.0.30.3/compiler-rt/lib/builtins/cpu_model.c
__cpu_model.__cpu_type < CPU_TYPE_MAX
__cpu_model.__cpu_subtype < CPU_SUBTYPE_MAX
instrument assembly with AddressSanitizer checks
asan-instrument-assembly
DXReg
Prefix:
Memory: ModeSize=
,Size=
,BaseReg=
,IndexReg=
,Scale=
,Disp=
,SegReg=
Warn on indirect jmp/call instruction
x86-warn-indirectbr
.word
push
invalid instruction mnemonic '
ambiguous operand size for instruction '
invalid operand for instruction
unknown instruction mnemonic
bwlq
ambiguous instructions require an explicit suffix (could be 
too few operands for instruction
unknown use of instruction mnemonic without a size suffix
instruction requires:
32-bit mode
Not 16-bit mode
16-bit mode
64-bit mode
Not 64-bit mode
mask, index, and destination registers should be distinct
index and destination registers should be distinct
source register '
' implicitly denotes '
' source group
popq
retq
callq
iretl
lgdtq
lidtq
lretl
popal
popfq
pushq
sgdtq
sidtq
pushal
pushfq
leave
fcmovb
fxrstor64
xrstors64
xsaveopt64
lgdtd
lidtd
sgdtd
sidtd
popf
pushf
wait
loope
repne
fcompi
loopne
setb
seta
setl
setg
fucompi
xsaves64
xsavec64
xrstor64
sysexitl
fxsave64
fnstsw
fnstcw
fisttpll
fcmovbe
fcmovnb
cmovnpl
cmovpl
cmovnel
cmovgel
cmovlel
cmovael
cmovbel
xsave64
sysretl
pushfl
fldcw
fistpll
fcmovnbe
cmovel
cmovbl
verr
movsb
pushfw
pushaw
popfl
fildll
sidtl
sidtw
sgdtl
sgdtw
shlb
retl
retw
pushl
pushw
popfw
popaw
lretw
lidtl
lidtw
lgdtl
lgdtw
iretw
cwtl
cltq
calll
callw
popl
popw
cwtd
cqto
cltd
cbtw
shll
shlq
shlw
movsl
movsq
movsw
cmovbq
cmovbw
cmoveq
cmovew
fcmove
cmovbeq
cmovbew
cmovaeq
cmovaew
cmovleq
cmovlew
cmovgeq
cmovgew
cmovneq
cmovnew
cmovpq
cmovpw
cmovnpq
cmovnpw
cmoval
cmovaq
cmovaw
cmovll
cmovlq
cmovlw
cmovgl
cmovgq
cmovgw
setnp
setp
setae
setbe
sete
xrelease
cmovg
cmovl
cmova
cmovb
xacquire
cmovp
cmovbe
cmove
cmovae
cmovle
cmovge
cmovne
cmovnp
adcb
adcl
adcq
adcw
adcx
adcxl
adcxq
addb
addl
addpd
addps
addq
addsd
addss
addsubpd
addsubps
addw
adox
adoxl
adoxq
aesdec
aesdeclast
aesenc
aesenclast
aesimc
aeskeygenassist
andb
andl
andn
andnl
andnpd
andnps
andnq
andpd
andps
andq
andw
arpl
bextr
bextrl
bextrq
blcfill
blcfilll
blcfillq
blci
blcic
blcicl
blcicq
blcil
blciq
blcmsk
blcmskl
blcmskq
blcs
blcsl
blcsq
blendpd
blendps
blendvpd
blendvps
blsfill
blsfilll
blsfillq
blsi
blsic
blsicl
blsicq
blsil
blsiq
blsmsk
blsmskl
blsmskq
blsr
blsrl
blsrq
bndcl
bndcn
bndcu
bndldx
bndmk
bndmov
bndstx
bound
bsfl
bsfq
bsfw
bsrl
bsrq
bsrw
bswap
bswapl
bswapq
btcl
btcq
btcw
btrl
btrq
btrw
btsl
btsq
btsw
bzhi
bzhil
bzhiq
call
calll
callq
callw
cbtw
cdqe
clac
cldemote
clflush
clflushopt
clgi
clrb
clrl
clrq
clrssbsy
clrw
cltd
cltq
clts
clwb
clzero
cmova
cmovae
cmovael
cmovaeq
cmovaew
cmoval
cmovaq
cmovaw
cmovb
cmovbe
cmovbel
cmovbeq
cmovbew
cmovbl
cmovbq
cmovbw
cmove
cmovel
cmoveq
cmovew
cmovg
cmovge
cmovgel
cmovgeq
cmovgew
cmovgl
cmovgq
cmovgw
cmovl
cmovle
cmovlel
cmovleq
cmovlew
cmovll
cmovlq
cmovlw
cmovne
cmovnel
cmovneq
cmovnew
cmovno
cmovnol
cmovnoq
cmovnow
cmovnp
cmovnpl
cmovnpq
cmovnpw
cmovns
cmovnsl
cmovnsq
cmovnsw
cmovo
cmovol
cmovoq
cmovow
cmovp
cmovpl
cmovpq
cmovpw
cmovs
cmovsl
cmovsq
cmovsw
cmpb
cmpl
cmppd
cmpps
cmpq
cmps
cmpsb
cmpsd
cmpsl
cmpsq
cmpss
cmpsw
cmpw
cmpxchg
cmpxchg16b
cmpxchg8b
cmpxchgb
cmpxchgl
cmpxchgq
cmpxchgw
comisd
comiss
cpuid
cqto
crc32
crc32b
crc32l
crc32q
crc32w
cvtdq2pd
cvtdq2ps
cvtpd2dq
cvtpd2pi
cvtpd2ps
cvtpi2pd
cvtpi2ps
cvtps2dq
cvtps2pd
cvtps2pi
cvtsd2si
cvtsd2sil
cvtsd2siq
cvtsd2ss
cvtsi2sd
cvtsi2sdl
cvtsi2sdq
cvtsi2ss
cvtsi2ssl
cvtsi2ssq
cvtss2sd
cvtss2si
cvtss2sil
cvtss2siq
cvttpd2dq
cvttpd2pi
cvttps2dq
cvttps2pi
cvttsd2si
cvttsd2sil
cvttsd2siq
cvttss2si
cvttss2sil
cvttss2siq
cwde
cwtd
cwtl
data16
decb
decl
decq
decw
divb
divl
divpd
divps
divq
divsd
divss
divw
dppd
dpps
emms
encls
enclu
enclv
endbr32
endbr64
enter
extractps
extrq
f2xm1
fabs
fadd
faddl
faddp
fadds
fbld
fbstp
fchs
fcmovb
fcmovbe
fcmove
fcmovnb
fcmovnbe
fcmovne
fcmovnu
fcmovu
fcom
fcomi
fcoml
fcomp
fcompi
fcompl
fcompp
fcomps
fcoms
fcos
fdecstp
fdiv
fdivl
fdivp
fdivr
fdivrl
fdivrp
fdivrs
fdivs
femms
ffree
ffreep
fiadd
fiaddl
fiadds
ficom
ficoml
ficomp
ficompl
ficomps
ficoms
fidiv
fidivl
fidivr
fidivrl
fidivrs
fidivs
fild
fildl
fildll
filds
fimul
fimull
fimuls
fincstp
fist
fistl
fistp
fistpl
fistpll
fistps
fists
fisttp
fisttpl
fisttpll
fisttps
fisub
fisubl
fisubr
fisubrl
fisubrs
fisubs
fld1
fldcw
fldenv
fldl
fldl2e
fldl2t
fldlg2
fldln2
fldpi
flds
fldt
fldz
fmul
fmull
fmulp
fmuls
fnclex
fninit
fnop
fnsave
fnstcw
fnstenv
fnstsw
fpatan
fprem
fprem1
fptan
frndint
frstor
fscale
fsin
fsincos
fsqrt
fstl
fstp
fstpl
fstps
fstpt
fsts
fsub
fsubl
fsubp
fsubr
fsubrl
fsubrp
fsubrs
fsubs
ftst
fucom
fucomi
fucomp
fucompi
fucompp
fxam
fxch
fxrstor
fxrstor64
fxsave
fxsave64
fxtract
fyl2x
fyl2xp1
getsec
gf2p8affineinvqb
gf2p8affineqb
gf2p8mulb
haddpd
haddps
hsubpd
hsubps
idiv
idivb
idivl
idivq
idivw
imul
imulb
imull
imulq
imulw
incb
incl
incq
incsspd
incsspq
incw
insb
insd
insertps
insertq
insl
insw
int3
into
invd
invept
invlpg
invlpga
invpcid
invvpid
iret
iretd
iretl
iretq
iretw
jcxz
jecxz
jmpl
jmpq
jmpw
jrcxz
kaddb
kaddd
kaddq
kaddw
kandb
kandd
kandnb
kandnd
kandnq
kandnw
kandq
kandw
kmovb
kmovd
kmovq
kmovw
knotb
knotd
knotq
knotw
korb
kord
korq
kortestb
kortestd
kortestq
kortestw
korw
kshiftlb
kshiftld
kshiftlq
kshiftlw
kshiftrb
kshiftrd
kshiftrq
kshiftrw
ktestb
ktestd
ktestq
ktestw
kunpckbw
kunpckdq
kunpckwd
kxnorb
kxnord
kxnorq
kxnorw
kxorb
kxord
kxorq
kxorw
lahf
larl
larq
larw
lcall
lcalll
lcallq
lcallw
lddqu
ldmxcsr
ldsl
ldsw
leal
leaq
leave
leaw
lesl
lesw
lfence
lfsl
lfsq
lfsw
lgdt
lgdtd
lgdtl
lgdtq
lgdtw
lgsl
lgsq
lgsw
lidt
lidtd
lidtl
lidtq
lidtw
ljmp
ljmpl
ljmpq
ljmpw
lldt
lldtw
llwpcb
lmsw
lmsww
lock
lods
lodsb
lodsd
lodsl
lodsq
lodsw
loop
loope
loopne
lretl
lretq
lretw
lsll
lslq
lslw
lssl
lssq
lssw
ltrw
lwpins
lwpval
lzcnt
lzcntl
lzcntq
lzcntw
maskmovdqu
maskmovq
maxpd
maxps
maxsd
maxss
mfence
minpd
minps
minsd
minss
monitor
monitorx
montmul
mov.s
movabs
movabsb
movabsl
movabsq
movabsw
movapd
movapd.s
movaps
movaps.s
movb
movb.s
movbe
movbel
movbeq
movbew
movd
movddup
movdir64b
movdiri
movdq2q
movdqa
movdqa.s
movdqu
movdqu.s
movhlps
movhpd
movhps
movl
movl.s
movlhps
movlpd
movlps
movmskpd
movmskps
movntdq
movntdqa
movnti
movntil
movntiq
movntpd
movntps
movntq
movntsd
movntss
movq
movq.s
movq2dq
movs
movsb
movsbl
movsbq
movsbw
movsd
movsd.s
movshdup
movsl
movsldup
movslq
movsq
movss
movss.s
movsw
movswl
movswq
movsx
movsxd
movupd
movupd.s
movups
movups.s
movw
movw.s
movzbl
movzbq
movzbw
movzwl
movzwq
movzx
mpsadbw
mulb
mull
mulpd
mulps
mulq
mulsd
mulss
mulw
mulx
mulxl
mulxq
mwait
mwaitx
negb
negl
negq
negw
nopl
nopq
nopw
notb
notl
notq
notw
orpd
orps
outb
outl
outs
outsb
outsd
outsl
outsw
outw
pabsb
pabsd
pabsw
packssdw
packsswb
packusdw
packuswb
paddb
paddd
paddq
paddsb
paddsw
paddusb
paddusw
paddw
palignr
pand
pandn
pause
pavgb
pavgusb
pavgw
pblendvb
pblendwpclmulhqhqdqpclmulhqlqdqpclmullqhqdqpclmullqlqdq
pclmulqdq
pcmpeqb
pcmpeqd
pcmpeqq
pcmpeqw
pcmpestri
pcmpestrm
pcmpgtb
pcmpgtd
pcmpgtq
pcmpgtw
pcmpistri
pcmpistrm
pconfig
pdep
pdepl
pdepq
pext
pextl
pextq
pextrb
pextrd
pextrq
pextrw
pf2id
pf2iw
pfacc
pfadd
pfcmpeq
pfcmpge
pfcmpgt
pfmax
pfmin
pfmul
pfnacc
pfpnacc
pfrcp
pfrcpit1
pfrcpit2
pfrsqit1
pfrsqrt
pfsub
pfsubr
phaddd
phaddsw
phaddw
phminposuw
phsubd
phsubsw
phsubw
pi2fd
pi2fw
pinsrb
pinsrd
pinsrq
pinsrw
pmaddubsw
pmaddwd
pmaxsb
pmaxsd
pmaxsw
pmaxub
pmaxud
pmaxuw
pminsb
pminsd
pminsw
pminub
pminud
pminuw
pmovmskb
pmovsxbd
pmovsxbq
pmovsxbw
pmovsxdq
pmovsxwd
pmovsxwq
pmovzxbd
pmovzxbq
pmovzxbw
pmovzxdq
pmovzxwd
pmovzxwq
pmuldq
pmulhrsw
pmulhrw
pmulhuw
pmulhw
pmulld
pmullw
pmuludq
popal
popaw
popcnt
popcntl
popcntq
popcntw
popf
popfd
popfl
popfq
popfw
popl
popq
popw
prefetch
prefetchnta
prefetcht0
prefetcht1
prefetcht2
prefetchw
prefetchwt1
psadbw
pshufb
pshufd
pshufhw
pshuflw
pshufw
psignb
psignd
psignw
pslld
pslldq
psllq
psllw
psrad
psraw
psrld
psrldq
psrlq
psrlw
psubb
psubd
psubq
psubsb
psubsw
psubusb
psubusw
psubw
pswapd
ptest
ptwrite
ptwritel
ptwriteq
punpckhbw
punpckhdq
punpckhqdq
punpckhwd
punpcklbw
punpckldq
punpcklqdq
punpcklwd
push
pushal
pushaw
pushf
pushfd
pushfl
pushfq
pushfw
pushl
pushq
pushw
pxor
rclb
rcll
rclq
rclw
rcpps
rcpss
rcrb
rcrl
rcrq
rcrw
rdfsbase
rdfsbasel
rdfsbaseq
rdgsbase
rdgsbasel
rdgsbaseq
rdmsr
rdpid
rdpkru
rdpmc
rdrand
rdrandl
rdrandq
rdrandw
rdseed
rdseedl
rdseedq
rdseedw
rdsspd
rdsspq
rdtsc
rdtscp
repne
retf
retfq
retl
retq
retw
rex64
rolb
roll
rolq
rolw
rorb
rorl
rorq
rorw
rorx
rorxl
rorxq
roundpd
roundps
roundsd
roundss
rsqrtps
rsqrtss
rstorssp
sahf
salc
sarb
sarl
sarq
sarw
sarx
sarxl
sarxq
saveprevssp
sbbb
sbbl
sbbq
sbbw
scas
scasb
scasd
scasl
scasq
scasw
seta
setae
setb
setbe
sete
setg
setge
setl
setle
setne
setno
setnp
setns
seto
setp
sets
setssbsy
sfence
sgdt
sgdtd
sgdtl
sgdtq
sgdtw
sha1msg1
sha1msg2
sha1nexte
sha1rnds4
sha256msg1
sha256msg2
sha256rnds2
shlb
shld
shldl
shldq
shldw
shll
shlq
shlw
shlx
shlxl
shlxq
shrb
shrd
shrdl
shrdq
shrdw
shrl
shrq
shrw
shrx
shrxl
shrxq
shufpd
shufps
sidt
sidtd
sidtl
sidtq
sidtw
skinit
sldt
sldtl
sldtq
sldtw
slwpcb
smsw
smswl
smswq
smsww
sqrtpd
sqrtps
sqrtsd
sqrtss
stac
stgi
stmxcsr
stos
stosb
stosd
stosl
stosq
stosw
strl
strq
strw
subb
subl
subpd
subps
subq
subsd
subss
subw
swapgs
syscall
sysenter
sysexit
sysexitl
sysexitq
sysret
sysretl
sysretq
t1mskc
t1mskcl
t1mskcq
test
testb
testl
testq
testw
tpause
tzcnt
tzcntl
tzcntq
tzcntw
tzmsk
tzmskl
tzmskq
ucomisd
ucomiss
ud2b
umonitor
umwait
unpckhpd
unpckhps
unpcklpd
unpcklps
v4fmaddps
v4fmaddss
v4fnmaddps
v4fnmaddss
vaddpd
vaddps
vaddsd
vaddss
vaddsubpd
vaddsubps
vaesdec
vaesdeclast
vaesenc
vaesenclast
vaesimc
vaeskeygenassist
valignd
valignq
vandnpd
vandnps
vandpd
vandps
vblendmpd
vblendmps
vblendpd
vblendps
vblendvpd
vblendvps
vbroadcastf128
vbroadcastf32x2
vbroadcastf32x4
vbroadcastf32x8
vbroadcastf64x2
vbroadcastf64x4
vbroadcasti128
vbroadcasti32x2
vbroadcasti32x4
vbroadcasti32x8
vbroadcasti64x2
vbroadcasti64x4vbroadcastsdvbroadcastss
vcmp
vcmppd
vcmpps
vcmpsd
vcmpss
vcomisd
vcomiss
vcompresspd
vcompressps
vcvtdq2pd
vcvtdq2ps
vcvtpd2dq
vcvtpd2dqx
vcvtpd2dqy
vcvtpd2ps
vcvtpd2psx
vcvtpd2psy
vcvtpd2qq
vcvtpd2udq
vcvtpd2udqx
vcvtpd2udqy
vcvtpd2uqq
vcvtph2ps
vcvtps2dq
vcvtps2pd
vcvtps2ph
vcvtps2qq
vcvtps2udq
vcvtps2uqq
vcvtqq2pd
vcvtqq2ps
vcvtqq2psx
vcvtqq2psy
vcvtsd2si
vcvtsd2sil
vcvtsd2siq
vcvtsd2ss
vcvtsd2usi
vcvtsd2usil
vcvtsd2usiq
vcvtsi2sd
vcvtsi2sdl
vcvtsi2sdq
vcvtsi2ss
vcvtsi2ssl
vcvtsi2ssq
vcvtss2sd
vcvtss2si
vcvtss2sil
vcvtss2siq
vcvtss2usi
vcvtss2usil
vcvtss2usiq
vcvttpd2dq
vcvttpd2dqx
vcvttpd2dqy
vcvttpd2qq
vcvttpd2udqvcvttpd2udqxvcvttpd2udqy
vcvttpd2uqq
vcvttps2dq
vcvttps2qq
vcvttps2udq
vcvttps2uqq
vcvttsd2si
vcvttsd2sil
vcvttsd2siq
vcvttsd2usivcvttsd2usilvcvttsd2usiq
vcvttss2si
vcvttss2sil
vcvttss2siq
vcvttss2usivcvttss2usilvcvttss2usiq
vcvtudq2pd
vcvtudq2ps
vcvtuqq2pd
vcvtuqq2ps
vcvtuqq2psx
vcvtuqq2psy
vcvtusi2sd
vcvtusi2sdl
vcvtusi2sdq
vcvtusi2ss
vcvtusi2ssl
vcvtusi2ssq
vdbpsadbw
vdivpd
vdivps
vdivsd
vdivss
vdppd
vdpps
verr
verw
vexp2pd
vexp2ps
vexpandpd
vexpandpsvextractf128
vextractf32x4
vextractf32x8
vextractf64x2
vextractf64x4vextracti128
vextracti32x4
vextracti32x8
vextracti64x2
vextracti64x4
vextractps
vfixupimmpd
vfixupimmps
vfixupimmsd
vfixupimmss
vfmadd132pd
vfmadd132ps
vfmadd132sd
vfmadd132ss
vfmadd213pd
vfmadd213ps
vfmadd213sd
vfmadd213ss
vfmadd231pd
vfmadd231ps
vfmadd231sd
vfmadd231ss
vfmaddpd
vfmaddps
vfmaddsd
vfmaddss
vfmaddsub132pd
vfmaddsub132ps
vfmaddsub213pd
vfmaddsub213ps
vfmaddsub231pd
vfmaddsub231ps
vfmaddsubpd
vfmaddsubps
vfmsub132pd
vfmsub132ps
vfmsub132sd
vfmsub132ss
vfmsub213pd
vfmsub213ps
vfmsub213sd
vfmsub213ss
vfmsub231pd
vfmsub231ps
vfmsub231sd
vfmsub231ss
vfmsubadd132pd
vfmsubadd132ps
vfmsubadd213pd
vfmsubadd213ps
vfmsubadd231pd
vfmsubadd231ps
vfmsubaddpd
vfmsubaddps
vfmsubpd
vfmsubps
vfmsubsd
vfmsubssvfnmadd132pdvfnmadd132psvfnmadd132sdvfnmadd132ssvfnmadd213pdvfnmadd213psvfnmadd213sdvfnmadd213ssvfnmadd231pdvfnmadd231psvfnmadd231sdvfnmadd231ss
vfnmaddpd
vfnmaddps
vfnmaddsd
vfnmaddssvfnmsub132pdvfnmsub132psvfnmsub132sdvfnmsub132ssvfnmsub213pdvfnmsub213psvfnmsub213sdvfnmsub213ssvfnmsub231pdvfnmsub231psvfnmsub231sdvfnmsub231ss
vfnmsubpd
vfnmsubps
vfnmsubsd
vfnmsubss
vfpclasspd
vfpclasspdq
vfpclasspdx
vfpclasspdy
vfpclasspdz
vfpclassps
vfpclasspsl
vfpclasspsx
vfpclasspsy
vfpclasspsz
vfpclasssd
vfpclassss
vfrczpd
vfrczps
vfrczsd
vfrczss
vgatherdpd
vgatherdps
vgatherpf0dpd
vgatherpf0dps
vgatherpf0qpd
vgatherpf0qps
vgatherpf1dpd
vgatherpf1dps
vgatherpf1qpd
vgatherpf1qps
vgatherqpd
vgatherqps
vgetexppd
vgetexpps
vgetexpsd
vgetexpss
vgetmantpd
vgetmantps
vgetmantsd
vgetmantss
vgf2p8affineinvqb
vgf2p8affineqb
vgf2p8mulb
vhaddpd
vhaddps
vhsubpd
vhsubps
vinsertf128vinsertf32x4vinsertf32x8vinsertf64x2vinsertf64x4
vinserti128vinserti32x4vinserti32x8vinserti64x2vinserti64x4
vinsertps
vlddqu
vldmxcsr
vmaskmovdqu
vmaskmovpd
vmaskmovps
vmaxpd
vmaxps
vmaxsd
vmaxss
vmcall
vmclear
vmfunc
vminpd
vminps
vminsd
vminss
vmlaunch
vmload
vmmcall
vmovapd
vmovapd.s
vmovaps
vmovaps.s
vmovd
vmovddup
vmovdqa
vmovdqa.s
vmovdqa32
vmovdqa32.s
vmovdqa64
vmovdqa64.s
vmovdqu
vmovdqu.s
vmovdqu16
vmovdqu16.s
vmovdqu32
vmovdqu32.s
vmovdqu64
vmovdqu64.s
vmovdqu8
vmovdqu8.s
vmovhlps
vmovhpd
vmovhps
vmovlhps
vmovlpd
vmovlps
vmovmskpd
vmovmskps
vmovntdq
vmovntdqa
vmovntpd
vmovntps
vmovq
vmovq.s
vmovsd
vmovsd.s
vmovshdup
vmovsldup
vmovss
vmovss.s
vmovupd
vmovupd.s
vmovups
vmovups.s
vmpsadbw
vmptrld
vmptrst
vmread
vmreadl
vmreadq
vmresume
vmrun
vmsave
vmulpd
vmulps
vmulsd
vmulss
vmwrite
vmwritel
vmwriteq
vmxoff
vmxon
vorpd
vorps
vp4dpwssd
vp4dpwssds
vpabsb
vpabsd
vpabsq
vpabsw
vpackssdw
vpacksswb
vpackusdw
vpackuswb
vpaddb
vpaddd
vpaddq
vpaddsb
vpaddsw
vpaddusb
vpaddusw
vpaddw
vpalignr
vpand
vpandd
vpandn
vpandnd
vpandnq
vpandq
vpavgb
vpavgw
vpblendd
vpblendmb
vpblendmd
vpblendmq
vpblendmw
vpblendvb
vpblendwvpbroadcastbvpbroadcastd
vpbroadcastmb2q
vpbroadcastmw2dvpbroadcastqvpbroadcastw
vpclmulhqhqdq
vpclmulhqlqdq
vpclmullqhqdq
vpclmullqlqdq
vpclmulqdq
vpcmov
vpcmp
vpcmpb
vpcmpd
vpcmpeqb
vpcmpeqd
vpcmpeqq
vpcmpeqw
vpcmpestri
vpcmpestrm
vpcmpgtb
vpcmpgtd
vpcmpgtq
vpcmpgtw
vpcmpistri
vpcmpistrm
vpcmpq
vpcmpub
vpcmpud
vpcmpuq
vpcmpuw
vpcmpw
vpcom
vpcomb
vpcomd
vpcompressb
vpcompressd
vpcompressq
vpcompressw
vpcomq
vpcomub
vpcomud
vpcomuq
vpcomuw
vpcomw
vpconflictd
vpconflictq
vpdpbusd
vpdpbusds
vpdpwssd
vpdpwssds
vperm2f128
vperm2i128
vpermb
vpermd
vpermi2b
vpermi2d
vpermi2pd
vpermi2ps
vpermi2q
vpermi2w
vpermil2pd
vpermil2ps
vpermilpd
vpermilps
vpermpd
vpermps
vpermq
vpermt2b
vpermt2d
vpermt2pd
vpermt2ps
vpermt2q
vpermt2w
vpermw
vpexpandb
vpexpandd
vpexpandq
vpexpandw
vpextrb
vpextrd
vpextrq
vpextrw
vpgatherdd
vpgatherdq
vpgatherqd
vpgatherqq
vphaddbd
vphaddbq
vphaddbw
vphaddd
vphadddq
vphaddsw
vphaddubd
vphaddubq
vphaddubw
vphaddudq
vphadduwd
vphadduwq
vphaddw
vphaddwd
vphaddwq
vphminposuw
vphsubbw
vphsubd
vphsubdq
vphsubsw
vphsubw
vphsubwd
vpinsrb
vpinsrd
vpinsrq
vpinsrw
vplzcntd
vplzcntq
vpmacsdd
vpmacsdqh
vpmacsdql
vpmacssdd
vpmacssdqh
vpmacssdql
vpmacsswd
vpmacssww
vpmacswd
vpmacsww
vpmadcsswd
vpmadcswd
vpmadd52huq
vpmadd52luq
vpmaddubsw
vpmaddwd
vpmaskmovd
vpmaskmovq
vpmaxsb
vpmaxsd
vpmaxsq
vpmaxsw
vpmaxub
vpmaxud
vpmaxuq
vpmaxuw
vpminsb
vpminsd
vpminsq
vpminsw
vpminub
vpminud
vpminuq
vpminuw
vpmovb2m
vpmovd2m
vpmovdb
vpmovdw
vpmovm2b
vpmovm2d
vpmovm2q
vpmovm2w
vpmovmskb
vpmovq2m
vpmovqb
vpmovqd
vpmovqw
vpmovsdb
vpmovsdw
vpmovsqb
vpmovsqd
vpmovsqw
vpmovswb
vpmovsxbd
vpmovsxbq
vpmovsxbw
vpmovsxdq
vpmovsxwd
vpmovsxwq
vpmovusdb
vpmovusdw
vpmovusqb
vpmovusqd
vpmovusqw
vpmovuswb
vpmovw2m
vpmovwb
vpmovzxbd
vpmovzxbq
vpmovzxbw
vpmovzxdq
vpmovzxwd
vpmovzxwq
vpmuldq
vpmulhrsw
vpmulhuw
vpmulhw
vpmulld
vpmullq
vpmullw
vpmultishiftqb
vpmuludq
vpopcntb
vpopcntd
vpopcntq
vpopcntw
vpor
vpord
vporq
vpperm
vprold
vprolq
vprolvd
vprolvq
vprord
vprorq
vprorvd
vprorvq
vprotb
vprotd
vprotq
vprotw
vpsadbw
vpscatterdd
vpscatterdq
vpscatterqd
vpscatterqq
vpshab
vpshad
vpshaq
vpshaw
vpshlb
vpshld
vpshldd
vpshldq
vpshldvd
vpshldvq
vpshldvw
vpshldw
vpshlq
vpshlw
vpshrdd
vpshrdq
vpshrdvd
vpshrdvq
vpshrdvw
vpshrdw
vpshufbvpshufbitqmb
vpshufd
vpshufhw
vpshuflw
vpsignb
vpsignd
vpsignw
vpslld
vpslldq
vpsllq
vpsllvd
vpsllvq
vpsllvw
vpsllw
vpsrad
vpsraq
vpsravd
vpsravq
vpsravw
vpsraw
vpsrld
vpsrldq
vpsrlq
vpsrlvd
vpsrlvq
vpsrlvw
vpsrlw
vpsubb
vpsubd
vpsubq
vpsubsb
vpsubsw
vpsubusb
vpsubusw
vpsubw
vpternlogd
vpternlogq
vptest
vptestmb
vptestmd
vptestmq
vptestmw
vptestnmb
vptestnmd
vptestnmq
vptestnmw
vpunpckhbw
vpunpckhdq
vpunpckhqdq
vpunpckhwd
vpunpcklbw
vpunpckldq
vpunpcklqdq
vpunpcklwd
vpxor
vpxord
vpxorq
vrangepd
vrangeps
vrangesd
vrangess
vrcp14pd
vrcp14ps
vrcp14sd
vrcp14ss
vrcp28pd
vrcp28ps
vrcp28sd
vrcp28ss
vrcpps
vrcpss
vreducepd
vreduceps
vreducesd
vreducess
vrndscalepd
vrndscaleps
vrndscalesd
vrndscaless
vroundpd
vroundps
vroundsd
vroundss
vrsqrt14pd
vrsqrt14ps
vrsqrt14sd
vrsqrt14ss
vrsqrt28pd
vrsqrt28ps
vrsqrt28sd
vrsqrt28ss
vrsqrtps
vrsqrtss
vscalefpd
vscalefps
vscalefsd
vscalefss
vscatterdpd
vscatterdps
vscatterpf0dpd
vscatterpf0dps
vscatterpf0qpd
vscatterpf0qps
vscatterpf1dpd
vscatterpf1dps
vscatterpf1qpd
vscatterpf1qps
vscatterqpd
vscatterqps
vshuff32x4
vshuff64x2
vshufi32x4
vshufi64x2
vshufpd
vshufps
vsqrtpd
vsqrtps
vsqrtsd
vsqrtss
vstmxcsr
vsubpd
vsubps
vsubsd
vsubss
vtestpd
vtestps
vucomisd
vucomiss
vunpckhpd
vunpckhps
vunpcklpd
vunpcklps
vxorpd
vxorps
vzeroall
vzeroupper
wait
wbinvd
wbnoinvd
wrfsbase
wrfsbasel
wrfsbaseq
wrgsbase
wrgsbasel
wrgsbaseq
wrmsr
wrpkru
wrssd
wrssq
wrussd
wrussq
xabort
xacquire
xadd
xaddb
xaddl
xaddq
xaddw
xbegin
xchg
xchgb
xchgl
xchgq
xchgw
xcryptcbc
xcryptcfb
xcryptctr
xcryptecb
xcryptofb
xend
xgetbv
xlatb
xorb
xorl
xorpd
xorps
xorq
xorw
xrelease
xrstor
xrstor64
xrstors
xrstors64
xsave
xsave64
xsavec
xsavec64
xsaveopt
xsaveopt64
xsaves
xsaves64
xsetbv
xsha1
xsha256
xstore
xstorerng
xtest
{sae}
fninit
fnsave
fnstenv
fnclex
unknown directive 
'.att_syntax noprefix' is not supported: registers must have a '%' prefix in .att_syntax
'.intel_syntax prefix' is not supported: registers must not have a '%' prefix in .intel_syntax
expected parameter byte count
parameters size out of range
 in '.cv_fpo_proc' directive
 in '.cv_fpo_setframe' directive
 in '.cv_fpo_pushreg' directive
expected offset
 in '.cv_fpo_stackalloc' directive
 in '.cv_fpo_endprologue' directive
 in '.cv_fpo_endproc' directive
vpcmp
vpcom
data16
redundant data16 prefix
redundant data32 prefix
'data32' is not supported in 64-bit mode
Expected 1to<NUM> at this point
Invalid memory broadcast primitive.
Expected } at this point
Register k0 can't be used as write mask
Expected an op-mask register at this point
Expected a {z} mark at this point
unexpected token in argument list
fsubp
fdivp
fsubrp
fdivrp
movw
movl
outsb
int3
xlatb
memory operand is only for determining the size, (R|E)BX will be used for the location
raw indirect jump instruction does not use retpoline
mismatching source and destination index registers
ES:(R|E)SI
ES:(R|E)DI
memory operand is only for determining the size, 
 will be used for the location
offset operator cannot yet handle constants
Expected 'PTR' or 'ptr' token!
rip can only be used as a base register
expected memory operand after 'ptr', found register operand instead
invalid segment register
BaseReg/IndexReg already set!
scale factor in address must be 1, 2, 4 or 8
Unexpected identifier!
Dealing OFFSET operator as part ofa compound immediate expression is yet to be supported
unable to lookup expression
invalid reference to undefined symbol
Scale can't be negative
unexpected bracket encountered
16-bit addresses cannot have a scale
%eiz and %riz can only be used as index registers
%rip can only be used as a base register
eiz and riz can only be used as index registers
%rip as base register can not have an index register
%rip is not allowed as an index register
expected comma in scale expression
expected scale expression
scale factor in 16-bit address must be 1
scale factor without index register is ignored
unexpected token in memory operand
invalid base+index expression
invalid 16-bit base register
16-bit memory operand may not include only index register
base register is 64-bit, but index register is not
base register is 32-bit, but index register is not
base register is 16-bit, but index register is not
invalid 16-bit base/index register combination
Unexpected operator!
cannot use more than one symbol in memory operand
Unable to lookup field reference!
Unexpected token type!
Invalid rounding mode.
Expected - at this point
invalid register name
register %
 is only available in 64-bit mode
expected stack index
invalid stack index
Shadow Call Stack
shadow-call-stack
no-rip
 + [.-
@TLSGD
@TLSLD
@TLSLDM
@GOTTPOFF
@INDNTPOFF
@TPOFF
@DTPOFF
@NTPOFF
@GOTNTPOFF
@GOTPCREL
@GOT
@GOTOFF
@PLT
@TLVP
@SECREL32
subreg
(%rip)
llvm.ptrauth global lowering not implemented
__IMPORT
__pointers
_fltused
__fltused
.note.gnu.property
@feat.00
X86 Assembly Printer
Avoid optimizing x86 call frames for size
no-x86-call-frame-opt
X86 Call Frame Optimization
x86-cf-opt
X86 Optimize Call Frame
Enable the X86 cmov-to-branch optimization.
x86-cmov-converter
Minimum gain per loop (in cycles) threshold.
x86-cmov-converter-threshold
Convert cmovs to branches whenever they have memory operands.
x86-cmov-converter-force-mem-operand
X86 cmov Conversion
x86-cmov-conversion
X86: Disable Virtual Register Reassignment.
disable-x86-domain-reassignment
Registers: 
Instructions:
X86 Domain Reassignment Pass
x86-domain-reassignment
X86 pseudo instruction expansion pass
Change byte and word instructions to larger sizes
fixup-byte-word-insts
X86 Byte/Word Instruction Fixup
x86-fixup-bw-insts
X86 LEA Fixup
x86-fixup-LEAs
X86: Disable Store Forwarding Blocks fixup.
x86-disable-avoid-SFB
X86: Number of instructions backward to inspect for store forwarding blocks.
x86-sfb-inspection-limit
x86-avoid-SFB
X86 Avoid Store Forwarding Blocks
X86 Fixup SetCC
X86 EFLAGS copy lowering
x86-flags-copy-lowering
Cannot lower EFLAGS copy unless it is defined in turn by a copy!
No support for lowering a copy into EFLAGS when used by this instruction!
Cannot lower EFLAGS copy when original copy def does not dominate all uses.
Stack overflow!
Stack empty??
Stack cannot be empty!
Access past stack top!
fixed input regs must be last on the x87 stack
output regs must be last on the x87 stack
clobbers must be last on the x87 stack
implicitly popped regs must be last on the x87 stack
Cannot pop empty stack!
X86 FP Stackifier
hipe.literals
Can't generate HiPE prologue without runtime parameters
X86_LEAF_WORDS
AMD64_LEAF_WORDS
erlang.
bif_
P_NSP_LIMIT
inc_stack_0
Segmented stacks does not support fastcall with nested function.
HiPE literal 
 required but not provided
Segmented stacks do not support vararg functions.
Segmented stacks not supported on this platform.
Segmented stacks not supported on FreeBSD i386.
Emitting morestack calls on 64-bit with the large code model and retpoline not yet implemented.
__chkstk_stub
Can't handle guaranteed tail call under win64 yet
Emitting stack probe calls on 64-bit with the large code model and retpoline not yet implemented.
__main
X86 DAG->DAG Instruction Selection
cf-protection-return
__morestack_allocate_stack_space
calling convention incompatible with retpoline, no available registers
__x86_indirect_thunk_r11
__x86_indirect_thunk_edi
__x86_indirect_thunk_edx
__x86_indirect_thunk_ecx
__x86_indirect_thunk_eax
{st}
{flags}
bswapl
bswapq
${0:q}
=r,0,
%eax
%edx
xchgl
%eax,
rorl
$$16,
rolw
$$8,
${0:w}
rorw
X86ISD::BSF
X86ISD::BSR
X86ISD::SHLD
X86ISD::SHRD
X86ISD::FAND
X86ISD::FOR
X86ISD::FXOR
X86ISD::FANDN
X86ISD::CALL
X86ISD::NT_CALL
X86ISD::RDTSC_DAG
X86ISD::RDTSCP_DAG
X86ISD::RDPMC_DAG
X86ISD::CMP
X86ISD::COMI
X86ISD::UCOMI
X86ISD::BT
X86ISD::SETCC
X86ISD::SELECT
X86ISD::SELECTS
X86ISD::SETCC_CARRY
X86ISD::FSETCC
X86ISD::FSETCCM
X86ISD::FSETCCM_RND
X86ISD::CMOV
X86ISD::BRCOND
X86ISD::NT_BRIND
X86ISD::RET_FLAG
X86ISD::IRET
X86ISD::REP_STOS
X86ISD::REP_MOVS
X86ISD::GlobalBaseReg
X86ISD::Wrapper
X86ISD::WrapperRIP
X86ISD::MOVDQ2Q
X86ISD::MMX_MOVD2W
X86ISD::MMX_MOVW2D
X86ISD::PEXTRB
X86ISD::PEXTRW
X86ISD::INSERTPS
X86ISD::PINSRB
X86ISD::PINSRW
X86ISD::PSHUFB
X86ISD::PSADBW
X86ISD::DBPSADBW
X86ISD::ANDNP
X86ISD::BLENDI
X86ISD::SHRUNKBLEND
X86ISD::ADDSUB
X86ISD::FADD_RND
X86ISD::FADDS_RND
X86ISD::FSUB_RND
X86ISD::FSUBS_RND
X86ISD::FMUL_RND
X86ISD::FMULS_RND
X86ISD::FDIV_RND
X86ISD::FDIVS_RND
X86ISD::FMAX_RND
X86ISD::FMIN_RND
X86ISD::FMINS_RND
X86ISD::FSQRT_RND
X86ISD::FSQRTS_RND
X86ISD::FGETEXP_RND
X86ISD::FGETEXPS_RND
X86ISD::VGETMANT
X86ISD::VGETMANT_RND
X86ISD::VGETMANTS
X86ISD::VGETMANTS_RND
X86ISD::SCALEF
X86ISD::SCALEFS
X86ISD::ADDUS
X86ISD::SUBUS
X86ISD::ADDS
X86ISD::SUBS
X86ISD::AVG
X86ISD::HADD
X86ISD::HSUB
X86ISD::FHADD
X86ISD::FHSUB
X86ISD::CONFLICT
X86ISD::FMAX
X86ISD::FMIN
X86ISD::FMAXC
X86ISD::FMINC
X86ISD::FMAXS
X86ISD::FMINS
X86ISD::FRSQRT
X86ISD::FRCP
X86ISD::RSQRT14
X86ISD::RSQRT14S
X86ISD::RCP14
X86ISD::RCP14S
X86ISD::TLSADDR
X86ISD::TLSBASEADDR
X86ISD::TLSCALL
X86ISD::EH_RETURN
X86ISD::EH_SJLJ_SETJMP
X86ISD::EH_SJLJ_LONGJMP
X86ISD::EH_SJLJ_SETUP_DISPATCH
X86ISD::TC_RETURN
X86ISD::VZEXT_MOVL
X86ISD::VZEXT
X86ISD::VSEXT
X86ISD::VTRUNC
X86ISD::VTRUNCUS
X86ISD::VTRUNCS
X86ISD::VFPEXT
X86ISD::VFPEXT_RND
X86ISD::VFPEXTS_RND
X86ISD::VFPROUND
X86ISD::VFPROUND_RND
X86ISD::VFPROUNDS_RND
X86ISD::VSHLDQ
X86ISD::VSRLDQ
X86ISD::VSHL
X86ISD::VSRL
X86ISD::VSRA
X86ISD::VSRAV
X86ISD::VSHLI
X86ISD::VSRLI
X86ISD::VSRAI
X86ISD::KSHIFTL
X86ISD::KSHIFTR
X86ISD::VROTLI
X86ISD::VROTRI
X86ISD::CMPP
X86ISD::PCMPEQ
X86ISD::PCMPGT
X86ISD::PHMINPOS
X86ISD::MULTISHIFT
X86ISD::CMPM
X86ISD::CMPM_RND
X86ISD::ADD
X86ISD::SUB
X86ISD::ADC
X86ISD::SBB
X86ISD::SMUL
X86ISD::INC
X86ISD::DEC
X86ISD::OR
X86ISD::XOR
X86ISD::AND
X86ISD::BEXTR
X86ISD::UMUL
X86ISD::SMUL8
X86ISD::UMUL8
X86ISD::UDIVREM8_ZEXT_HREG
X86ISD::SDIVREM8_SEXT_HREG
X86ISD::MUL_IMM
X86ISD::MOVMSK
X86ISD::PTEST
X86ISD::TESTP
X86ISD::KORTEST
X86ISD::KTEST
X86ISD::KADD
X86ISD::PACKSS
X86ISD::PACKUS
X86ISD::PALIGNR
X86ISD::VALIGN
X86ISD::PSHUFD
X86ISD::PSHUFHW
X86ISD::PSHUFLW
X86ISD::SHUFP
X86ISD::VSHLD
X86ISD::VSHRD
X86ISD::VSHLDV
X86ISD::VSHRDV
X86ISD::SHUF128
X86ISD::MOVDDUP
X86ISD::MOVSHDUP
X86ISD::MOVSLDUP
X86ISD::MOVLHPS
X86ISD::MOVHLPS
X86ISD::MOVSD
X86ISD::MOVSS
X86ISD::UNPCKL
X86ISD::UNPCKH
X86ISD::VPERMILPV
X86ISD::VPERMILPI
X86ISD::VPERMI
X86ISD::VPERM2X128
X86ISD::VPERMV
X86ISD::VPERMV3
X86ISD::VPTERNLOG
X86ISD::VFIXUPIMM
X86ISD::VFIXUPIMMS
X86ISD::VRANGE
X86ISD::VRANGE_RND
X86ISD::VRANGES
X86ISD::VRANGES_RND
X86ISD::VREDUCE
X86ISD::VREDUCE_RND
X86ISD::VREDUCES
X86ISD::VREDUCES_RND
X86ISD::VRNDSCALE
X86ISD::VRNDSCALE_RND
X86ISD::VRNDSCALES
X86ISD::VRNDSCALES_RND
X86ISD::VFPCLASS
X86ISD::VFPCLASSS
X86ISD::VBROADCAST
X86ISD::VBROADCASTM
X86ISD::SUBV_BROADCAST
X86ISD::EXTRQI
X86ISD::INSERTQI
X86ISD::VPSHA
X86ISD::VPSHL
X86ISD::VPCOM
X86ISD::VPCOMU
X86ISD::VPPERM
X86ISD::VPERMIL2
X86ISD::PMULUDQ
X86ISD::PMULDQ
X86ISD::MULHRS
X86ISD::VPMADDUBSW
X86ISD::VPMADDWD
X86ISD::VPMADD52L
X86ISD::VPMADD52H
X86ISD::VPDPBUSD
X86ISD::VPDPBUSDS
X86ISD::VPDPWSSD
X86ISD::VPDPWSSDS
X86ISD::FNMADD
X86ISD::FMSUB
X86ISD::FNMSUB
X86ISD::FMADDSUB
X86ISD::FMSUBADD
X86ISD::FMADD_RND
X86ISD::FNMADD_RND
X86ISD::FMSUB_RND
X86ISD::FNMSUB_RND
X86ISD::FMADDSUB_RND
X86ISD::FMSUBADD_RND
X86ISD::COMPRESS
X86ISD::EXPAND
X86ISD::VPSHUFBITQMB
X86ISD::SINT_TO_FP_RND
X86ISD::UINT_TO_FP_RND
X86ISD::SCALAR_SINT_TO_FP_RND
X86ISD::SCALAR_UINT_TO_FP_RND
X86ISD::CVTP2SI
X86ISD::CVTP2UI
X86ISD::CVTP2SI_RND
X86ISD::CVTP2UI_RND
X86ISD::CVTS2SI_RND
X86ISD::CVTS2UI_RND
X86ISD::CVTTP2SI
X86ISD::CVTTP2UI
X86ISD::CVTTP2SI_RND
X86ISD::CVTTP2UI_RND
X86ISD::CVTTS2SI_RND
X86ISD::CVTTS2UI_RND
X86ISD::CVTSI2P
X86ISD::CVTUI2P
X86ISD::VASTART_SAVE_XMM_REGS
X86ISD::DYN_ALLOCA
X86ISD::SEG_ALLOCA
X86ISD::MEMBARRIER
X86ISD::MFENCE
X86ISD::FNSTSW16r
X86ISD::SAHF
X86ISD::RDRAND
X86ISD::RDSEED
X86ISD::PCMPISTR
X86ISD::PCMPESTR
X86ISD::XTEST
X86ISD::RSQRT28
X86ISD::RSQRT28S
X86ISD::RCP28
X86ISD::RCP28S
X86ISD::EXP2
X86ISD::CVTPS2PH
X86ISD::CVTPH2PS
X86ISD::CVTPH2PS_RND
X86ISD::GF2P8AFFINEINVQB
X86ISD::GF2P8AFFINEQB
X86ISD::GF2P8MULB
X86ISD::LWPINS
X86ISD::UMWAIT
X86ISD::TPAUSE
X86ISD::LCMPXCHG_DAG
X86ISD::LCMPXCHG8_DAG
X86ISD::LCMPXCHG16_DAG
X86ISD::LCMPXCHG8_SAVE_EBX_DAG
X86ISD::LCMPXCHG16_SAVE_RBX_DAG
X86ISD::LADD
X86ISD::LSUB
X86ISD::LOR
X86ISD::LXOR
X86ISD::LAND
X86ISD::LINC
X86ISD::LDEC
X86ISD::VZEXT_LOAD
X86ISD::FNSTCW16m
X86ISD::FP_TO_INT16_IN_MEM
X86ISD::FP_TO_INT32_IN_MEM
X86ISD::FP_TO_INT64_IN_MEM
X86ISD::FILD
X86ISD::FILD_FLAG
X86ISD::FLD
X86ISD::FST
X86ISD::VAARG_64
X86ISD::VTRUNCSTOREUS
X86ISD::VTRUNCSTORES
X86ISD::VMTRUNCSTOREUS
X86ISD::VMTRUNCSTORES
X86ISD::MGATHER
X86ISD::MSCATTER
llvm.x86.seh.recoverfp must take a function as the first argument
querying registration node size for function without personality
can only recover FP for 32-bit MSVC EH personality functions
EH registrations only live in functions using WinEH
llvm.x86.seh.ehregnode expects a static alloca
EHGuard only live in functions using WinEH
llvm.x86.seh.ehguard expects a static alloca
Nest register in use - reduce number of inreg parameters!
Cannot use segmented stacks with functions that have nested arguments.
_tls_array
_tls_index
 is allocatable: function has no frame pointer
Invalid register name global variable
X86 interrupts may not return any value
SSE register return with SSE disabled
SSE2 register return with SSE2 disabled
X86 interrupts may not be called directly
cannot use inalloca attribute on a register parameter
any parameter with the inalloca attribute must be the only memory argument
X87 register return with X87 disabled
X86 interrupts may take one or two arguments
__chkstk
_alloca
_chkstk
__security_check_cookie
Enable an experimental vector type legalization through widening rather than promotion.
x86-experimental-vector-widening-legalization
Sets the preferable loop alignment for experiments (the last x86-experimental-pref-loop-alignment bits of the loop header PC will be 0).
x86-experimental-pref-loop-alignment
Replace 'mul x, Const' with more effective instructions like SHIFT, LEA, etc.
mul-constant-optimization
_alldiv
_aulldiv
_allrem
_aullrem
_allmul
_Unwind_SjLj_Resume
Enable X86 indirect branch tracking pass.
x86-indirect-branch-tracking
cf-protection-branch
X86 Indirect Branch Tracking
x86-got-absolute-address
x86-pic-base-offset
x86-got
x86-gotoff
x86-gotpcrel
x86-plt
x86-tlsgd
x86-tlsld
x86-tlsldm
x86-gottpoff
x86-indntpoff
x86-tpoff
x86-dtpoff
x86-ntpoff
x86-gotntpoff
x86-dllimport
x86-darwin-nonlazy
x86-darwin-nonlazy-pic-base
x86-tlvp
x86-tlvp-pic-base
x86-secrel
We failed to fuse operand 
Unable to copy EFLAGS physical register!
Disable fusing of spill code into instructions
disable-spill-fusing
Print instructions that the allocator wants to fuse, but the X86 backend currently can't
print-failed-fuse-candidates
Re-materialize load from stub in PIC mode
remat-pic-stub-load
Clearance between two register writes for inserting XOR to avoid partial register update
partial-reg-update-clearance
How many idle instructions we would like before certain undef register reads
undef-reg-clearance
X86 PIC Global Base Reg Initialization
Local Dynamic TLS Access Clean-up
Compressing EVEX instrs to VEX encoding when possible
x86-evex-to-vex-compress
EVEX TO VEX Compression 
MEMBARRIER
eh_return, addr: %
CLEANUPRET
CATCHRET
TAILCALL
__tls_get_addr
___tls_get_addr
Lowering register statepoints with retpoline not yet implemented.
__fentry__
Lowering patchpoint with retpoline not yet implemented.
xray_sled_
xray_event_sled_
# XRay Custom Event Log
__xray_CustomEvent
xray custom event end.
xray_typed_event_sled_
# XRay Typed Event Log
__xray_TypedEvent
xray typed event end.
X86: Disable LEA optimizations.
disable-x86-lea-opt
X86 LEA Optimize
X86 Atom pad short functions
VECR
GR8_ABCD_H
GR8_ABCD_L
LOW32_ADDR_ACCESS_with_sub_32bit
BNDR
SEGMENT_REG
RFP32
VR64
VR128H
VR128L
GR32_TC
LOW32_ADDR_ACCESS_with_sub_32bit+GR64_NOREX_and_GR64_TCW64
GR64_NOREX_and_GR64_TC
LOW32_ADDR_ACCESS_with_sub_32bit+GR64_NOREX_and_GR64_TC
DEBUG_REG
FR32
CONTROL_REG
GR64_NOREX
GR64_TCW64
LOW32_ADDR_ACCESS_with_sub_32bit+GR64_TCW64
GR64_TC
LOW32_ADDR_ACCESS_with_sub_32bit+GR64_TC
GR64_TC+GR64_TCW64
GR8+GR64_NOREX
GR8+GR64_TCW64
GR64_NOREX+GR64_TC
GR8+GR64_TC
FR32X
GR16
CSR_32
CSR_32EHRet
CSR_32_AllRegs
CSR_32_AllRegs_AVX
CSR_32_AllRegs_AVX512
CSR_32_AllRegs_SSE
CSR_32_RegCall
CSR_32_RegCall_NoSSE
CSR_64
CSR_64EHRet
CSR_64_AllRegs
CSR_64_AllRegs_AVX
CSR_64_AllRegs_AVX512
CSR_64_AllRegs_NoSSE
CSR_64_CXX_TLS_Darwin_PE
CSR_64_CXX_TLS_Darwin_ViaCopy
CSR_64_HHVM
CSR_64_Intel_OCL_BI
CSR_64_Intel_OCL_BI_AVX
CSR_64_Intel_OCL_BI_AVX512
CSR_64_MostRegs
CSR_64_RT_AllRegs
CSR_64_RT_AllRegs_AVX
CSR_64_RT_MostRegs
CSR_64_SwiftError
CSR_64_TLS_Darwin
CSR_NoRegs
CSR_SysV64_RegCall
CSR_SysV64_RegCall_NoSSE
CSR_Win64
CSR_Win64_Intel_OCL_BI_AVX
CSR_Win64_Intel_OCL_BI_AVX512
CSR_Win64_NoSSE
CSR_Win64_RegCall
CSR_Win64_RegCall_NoSSE
CSR_Win64_SwiftError
Stack realignment in presence of dynamic allocas is not supported withthis calling convention.
no_caller_saved_registers
Enable use of a base pointer for complex stack frames
x86-use-base-pointer
sub_8bit
sub_8bit_hi
sub_8bit_hi_phony
sub_16bit
sub_16bit_hi
sub_32bit
sub_xmm
sub_ymm
X86 Retpoline Thunks
Use LFENCE along each conditional edge to harden against speculative loads rather than conditional movs and poisoned pointers.
x86-speculative-load-hardening-lfence
Harden the value loaded *after* it is loaded by flushing the loaded bits to 1. This is hard to do in general but can be done easily for GPRs.
x86-speculative-load-hardening-post-load
Use a full speculation fence to harden both call and ret edges rather than a lighter weight mitigation.
x86-speculative-load-hardening-fence-call-and-ret
Harden interprocedurally by passing our state in and out of functions in the high bits of the stack pointer.
x86-speculative-load-hardening-ip
Sanitize loads from memory. When disable, no significant security is provided.
x86-speculative-load-hardening-loads
Harden indirect calls and jumps against using speculatively stored attacker controlled addresses. This is designed to mitigate Spectre v1.2 style attacks.
x86-speculative-load-hardening-indirect
X86 speculative load hardener
Unexpected loading branch or call!
Unable to unfold load!
X86 speculative load hardening
Expected a variant SchedClass
Enable early if-conversion on X86
x86-early-ifcvt
+64bit,+sse2,
+64bit,+sse2
+sahf,
+sahf
X86 Execution Dependency Fix
use-soft-float
+soft-float
,+soft-float
prefer-vector-width
,prefer-vector-width=
required-vector-width
,required-vector-width=
Enable the machine combiner pass
x86-machine-combiner
Enable speculative load hardening
x86-speculative-load-hardening
Minimize AVX to SSE transition penalty
x86-use-vzeroupper
X86 Execution Domain Fix
x86-execution-domain-fix
-p:32:32
-f64:32:64
-i64:32-f64:32
-i64:64
-f80:32
-f80:128
-f128:32
-n8:16:32:64
-n8:16:32
-a:0:32-S32
-S128
X86 vzeroupper inserter
no-stack-arg-probe
X86 DynAlloca Expander
Insert stores for EH state numbers
x86-winehstate
_setjmp3
CXXExceptionRegistration
__ehhandler$
__CxxLongjmpUnwind
SEHExceptionRegistration
__security_cookie
cookie
frameaddr
_seh_longjmp_unwind
_seh_longjmp_unwind4
EHRegistrationNode
Windows 32-bit x86 EH state insertion
unexpected instruction to relax: 
reloc_riprel_4byte
reloc_riprel_4byte_movq_load
reloc_riprel_4byte_relax
reloc_riprel_4byte_relax_rex
reloc_signed_4byte
reloc_signed_4byte_relax
reloc_global_offset_table
reloc_global_offset_table8
reloc_branch_4byte_pcrel
athlon-4
athlon-fx
athlon-mp
athlon-tbird
athlon64
athlon64-sse3
atom
barcelona
c3-2
core-avx-i
core-avx2
corei7
corei7-avx
icelake-client
icelake-server
lakemont
opteron
opteron-sse3
pentium3m
pentium4m
tremont
winchip-c6
winchip2
InvalidRegisterFile
ZnFpuPRF
ZnIntegerPRF
InvalidSchedClass
WriteZero
WriteVecALU
WriteALULd_WriteRMW
WriteJumpLd
WriteALU
WriteMove
WriteJump
WriteSystem
WriteFStoreX
WriteFLoadX
WriteFStoreY
WriteFLoadY
WriteMicrocoded
WriteFSign
WriteADC
WriteADCRMW
WriteADCLd_ReadAfterLd
WriteALURMW
WriteALULd_ReadAfterLd
WriteFAdd64XLd_ReadAfterLd
WriteFAdd64X
WriteFAddXLd_ReadAfterLd
WriteFAddX
WriteFAdd64Ld_ReadAfterLd
WriteFAdd64
WriteFAddLd_ReadAfterLd
WriteFAdd
WriteFAddLd
WriteAESDecEncLd_ReadAfterLd
WriteAESDecEnc
WriteAESIMCLd
WriteAESIMC
WriteAESKeyGenLd
WriteAESKeyGen
WriteFLogicLd_ReadAfterLd
WriteFLogic
WriteBEXTRLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteBEXTR
WriteBEXTRLd
WriteALULd
WriteFBlendLd_ReadAfterLd
WriteFBlend
WriteFVarBlendLd_ReadAfterLd
WriteFVarBlend
WriteBSFLd
WriteBSF
WriteBSRLd
WriteBSR
WriteBSWAP32
WriteBSWAP64
WriteBitTest
WriteBZHILd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteBZHI
WriteLoad
WriteCMOV2Ld_ReadAfterLd
WriteCMOV2
WriteCMOVLd_ReadAfterLd
WriteCMOV
WriteFCMOV
WriteALULd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteFCmp64XLd_ReadAfterLd
WriteFCmp64X
WriteFCmpXLd_ReadAfterLd
WriteFCmpX
WriteFCmp64Ld_ReadAfterLd
WriteFCmp64
WriteFCmpLd_ReadAfterLd
WriteFCmp
WriteFComLd_ReadAfterLd
WriteFCom
WriteCRC32Ld_ReadAfterLd
WriteCRC32
WriteNop
WriteCvtI2PDLd
WriteCvtI2PD
WriteCvtI2PSLd
WriteCvtI2PS
WriteCvtPD2ILd
WriteCvtPD2I
WriteCvtPD2PSLd
WriteCvtPD2PS
WriteCvtPS2ILd
WriteCvtPS2I
WriteCvtPS2PDLd
WriteCvtPS2PD
WriteCvtSD2ILd
WriteCvtSD2I
WriteCvtSD2SSLd
WriteCvtSD2SSLd_ReadAfterLd
WriteCvtSD2SS
WriteCvtI2SDLd
WriteCvtI2SDLd_ReadAfterLd
WriteCvtI2SD
WriteCvtI2SSLd
WriteCvtI2SSLd_ReadAfterLd
WriteCvtI2SS
WriteCvtSS2SDLd
WriteCvtSS2SDLd_ReadAfterLd
WriteCvtSS2SD
WriteCvtSS2ILd
WriteCvtSS2I
WriteDiv16Ld_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd_ReadAfterLd
WriteDiv16
WriteDiv32Ld_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd_ReadAfterLd
WriteDiv32
WriteDiv64Ld_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd_ReadAfterLd
WriteDiv64
WriteDiv8Ld_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd_ReadAfterLd
WriteDiv8
WriteFDiv64XLd_ReadAfterLd
WriteFDiv64X
WriteFDivXLd_ReadAfterLd
WriteFDivX
WriteFDivLd
WriteFDiv
WriteFDiv64Ld_ReadAfterLd
WriteFDiv64
WriteFDivLd_ReadAfterLd
WriteDPPDLd_ReadAfterLd
WriteDPPD
WriteDPPSLd_ReadAfterLd
WriteDPPS
WriteVecExtractSt
WriteVecExtract
WriteVecALUX
WriteFComLd
WriteEMMS
WriteFLDC
WriteVecALUXLd_ReadAfterLd
WriteFHAddLd_ReadAfterLd
WriteFHAdd
WriteIDiv16Ld_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd_ReadAfterLd
WriteIDiv16
WriteIDiv32Ld_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd_ReadAfterLd
WriteIDiv32
WriteIDiv64Ld_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd_ReadAfterLd
WriteIDiv64
WriteIDiv8Ld_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd_ReadAfterLd
WriteIDiv8
WriteIMulLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd_ReadAfterLd
WriteIMul
WriteIMulLd_ReadAfterLd
WriteIMulLd
WriteIMul64Ld_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd_ReadAfterLd
WriteIMul64
WriteIMul64Ld_ReadAfterLd
WriteIMul64Ld
WriteFShuffleLd_ReadAfterLd
WriteFShuffle
WriteStore
WriteVecLogicX
WriteShuffle
WriteLAHFSAHF
WriteVecLoadX
WriteLDMXCSR
WriteFLD0
WriteFLD1
WriteLEA
WriteFence
WriteLZCNTLd
WriteLZCNT
WriteVecStoreX
WriteVecStore
WriteVecMoveToGpr
WriteVecLoad
WriteVecMoveFromGpr
WriteVecMoveX
WriteVecStoreNT
WriteVecMove
WriteVecALULd
WriteShuffleLd_ReadAfterLd
WriteVecALULd_ReadAfterLd
WriteVecLogicLd_ReadAfterLd
WriteVecLogic
WritePHAddLd_ReadAfterLd
WritePHAdd
WriteVecInsertLd_ReadAfterLd
WriteVecInsert
WriteVecIMulLd_ReadAfterLd
WriteVecIMul
WriteMMXMOVMSK
WritePSADBWLd_ReadAfterLd
WritePSADBW
WriteVarShuffleLd_ReadAfterLd
WriteVarShuffle
WriteShuffleLd
WriteVecShiftImm
WriteVecShiftLd_ReadAfterLd
WriteVecShift
WriteFMoveX
WriteFShuffleLd
WriteFStore
WriteFMOVMSK
WriteVecLoadNT
WriteStoreNT
WriteFStoreNTX
WriteFStoreNT
WriteFLoad
WriteMPSADLd_ReadAfterLd
WriteMPSAD
WriteFMul64XLd_ReadAfterLd
WriteFMul64X
WriteFMulXLd_ReadAfterLd
WriteFMulX
WriteFMul64Ld_ReadAfterLd
WriteFMul64
WriteFMulLd_ReadAfterLd
WriteFMul
WriteIMulLd_WriteIMulH
WriteIMul_WriteIMulH
WriteIMul64Ld_WriteIMulH
WriteIMul64_WriteIMulH
WriteFMulLd
WriteVecALUXLd
WriteShuffleXLd_ReadAfterLd
WriteShuffleX
WriteVecLogicXLd_ReadAfterLd
WriteVarBlendLd_ReadAfterLd
WriteVarBlend
WriteBlendLd_ReadAfterLd
WriteBlend
WriteCLMulLd_ReadAfterLd
WriteCLMul
WritePCmpEStrILd_ReadAfterLd
WritePCmpEStrI
WritePCmpEStrMLd_ReadAfterLd
WritePCmpEStrM
WritePCmpIStrILd_ReadAfterLd
WritePCmpIStrI
WritePCmpIStrMLd_ReadAfterLd
WritePCmpIStrM
WriteCvtPS2ILd_ReadAfterLd
WritePHAddXLd_ReadAfterLd
WritePHAddX
WritePHMINPOSLd
WritePHMINPOS
WriteCvtI2PSLd_ReadAfterLd
WriteVecIMulXLd_ReadAfterLd
WriteVecIMulX
WriteVecMOVMSK
WriteShuffleXLd
WritePMULLDLd_ReadAfterLd
WritePMULLD
WriteRMW
WritePOPCNTLd
WritePOPCNT
WritePSADBWXLd_ReadAfterLd
WritePSADBWX
WriteVarShuffleXLd_ReadAfterLd
WriteVarShuffleX
WriteVecShiftImmX
WriteVecShiftXLd_ReadAfterLd
WriteVecShiftX
WriteVecTestLd_ReadAfterLd
WriteVecTest
WriteShiftLd_WriteRMW
WriteShift
WriteFRcpXLd
WriteFRcpX
WriteFRcpLd_ReadAfterLd
WriteFRcp
WriteShiftLd
WriteFRndLd
WriteFRnd
WriteFRndLd_ReadAfterLd
WriteFRsqrtXLd
WriteFRsqrtX
WriteFRsqrtLd_ReadAfterLd
WriteFRsqrt
WriteShiftLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteSETCCStore
WriteSETCC
WriteSHDmrcl
WriteSHDmri
WriteSHDrrcl
WriteSHDrri
WriteFSqrt64XLd
WriteFSqrt64X
WriteFSqrtXLd
WriteFSqrtX
WriteFSqrt64Ld_ReadAfterLd
WriteFSqrt64
WriteFSqrtLd_ReadAfterLd
WriteFSqrt
WriteFSqrt80
WriteSTMXCSR
WriteTZCNTLd
WriteTZCNT
WriteFMAZLd
WriteFMALd
WriteFAdd64YLd_ReadAfterLd
WriteFAdd64Y
WriteFAdd64ZLd_ReadAfterLd
WriteFAdd64Z
WriteFAddYLd_ReadAfterLd
WriteFAddY
WriteFAddZLd_ReadAfterLd
WriteFAddZ
WriteShuffleYLd_ReadAfterLd
WriteShuffleY
WriteShuffleZLd_ReadAfterLd
WriteShuffleZ
WriteFLogicYLd_ReadAfterLd
WriteFLogicY
WriteFLogicZLd_ReadAfterLd
WriteFLogicZ
WriteFVarBlendYLd_ReadAfterLd
WriteFVarBlendY
WriteFVarBlendZLd_ReadAfterLd
WriteFVarBlendZ
WriteFBlendYLd_ReadAfterLd
WriteFBlendY
WriteFVarBlendYLd_ReadAfterLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteFVarBlendLd_ReadAfterLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteShuffle256Ld
WriteShuffle256
WriteShuffleYLd
WriteFShuffle256
WriteFShuffle256Ld
WriteFCmp64YLd_ReadAfterLd
WriteFCmp64Y
WriteFCmpYLd_ReadAfterLd
WriteFCmpY
WriteFCmpZLd_ReadAfterLd
WriteFCmpZ
WriteVarShuffle256Ld
WriteVarShuffle256
WriteCvtI2PDYLd
WriteCvtI2PDY
WriteCvtI2PDZLd
WriteCvtI2PDZ
WriteCvtI2PSYLd
WriteCvtI2PSY
WriteCvtI2PSZLd
WriteCvtI2PSZ
WriteCvtPD2IYLd
WriteCvtPD2IY
WriteCvtPD2IZLd
WriteCvtPD2IZ
WriteCvtPD2PSYLd
WriteCvtPD2PSY
WriteCvtPD2PSZLd
WriteCvtPD2PSZ
WriteCvtPH2PSYLd
WriteCvtPH2PSY
WriteCvtPH2PSLd
WriteCvtPH2PS
WriteCvtPH2PSZLd
WriteCvtPH2PSZ
WriteCvtPS2IYLd
WriteCvtPS2IY
WriteCvtPS2IZLd
WriteCvtPS2IZ
WriteCvtPS2PDYLd
WriteCvtPS2PDY
WriteCvtPS2PDZLd
WriteCvtPS2PDZ
WriteCvtPS2PHYSt
WriteCvtPS2PHY
WriteCvtPS2PHSt
WriteCvtPS2PH
WriteCvtPS2PHZSt
WriteCvtPS2PHZ
WriteCvtSD2ILd_ReadAfterLd
WriteCvtSS2ILd_ReadAfterLd
WritePSADBWYLd_ReadAfterLd
WritePSADBWY
WritePSADBWZLd_ReadAfterLd
WritePSADBWZ
WriteFDiv64YLd_ReadAfterLd
WriteFDiv64Y
WriteFDiv64ZLd_ReadAfterLd
WriteFDiv64Z
WriteFDivYLd_ReadAfterLd
WriteFDivY
WriteFDivZLd_ReadAfterLd
WriteFDivZ
WriteDPPSYLd_ReadAfterLd
WriteDPPSY
WriteVarShuffle256Ld_ReadAfterLd
WriteFMAYLd_ReadAfterLd_ReadAfterLd
WriteFMAY
WriteFMAXLd_ReadAfterLd
WriteFMAX
WriteFMAYLd_ReadAfterLd
WriteFMAZLd_ReadAfterLd
WriteFMAZ
WriteFMAXLd_ReadAfterLd_ReadAfterLd
WriteFMALd_ReadAfterLd
WriteFMA
WriteFMALd_ReadAfterLd_ReadAfterLd
WriteFMAYLd_ReadAfterLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteFMAXLd_ReadAfterLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteFMALd_ReadAfterLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteFRndYLd_ReadAfterLd
WriteFRndY
WriteFRndZLd_ReadAfterLd
WriteFRndZ
WriteVecIMulYLd_ReadAfterLd
WriteVecIMulY
WriteVecIMulZLd_ReadAfterLd
WriteVecIMulZ
WriteVecALUYLd_ReadAfterLd
WriteVecALUY
WriteVecALUZLd_ReadAfterLd
WriteVecALUZ
WriteFHAddYLd_ReadAfterLd
WriteFHAddY
WriteFShuffle256Ld_ReadAfterLd
WriteShuffle256Ld_ReadAfterLd
WriteVecLoadY
WriteFMaskedStoreY
WriteFMaskedLoadY
WriteFMaskedStore
WriteFMaskedLoad
WriteFCmp64ZLd_ReadAfterLd
WriteFCmp64Z
WriteFMoveY
WriteFShuffleYLd
WriteFShuffleY
WriteFShuffleZLd
WriteFShuffleZ
WriteVecStoreY
WriteVecMoveY
WriteVecLoadNTY
WriteVecStoreNTY
WriteFStoreNTY
WriteMPSADYLd_ReadAfterLd
WriteMPSADY
WriteFMul64YLd_ReadAfterLd
WriteFMul64Y
WriteFMul64ZLd_ReadAfterLd
WriteFMul64Z
WriteFMulYLd_ReadAfterLd
WriteFMulY
WriteFMulZLd_ReadAfterLd
WriteFMulZ
WriteVecALUYLd
WriteVecALUZLd
WriteVecLogicYLd_ReadAfterLd
WriteVecLogicY
WriteVecLogicZLd_ReadAfterLd
WriteVecLogicZ
WriteBlendYLd_ReadAfterLd
WriteBlendY
WriteVarBlendYLd_ReadAfterLd
WriteVarBlendY
WriteVarBlendZLd_ReadAfterLd
WriteVarBlendZ
WriteVarBlendYLd_ReadAfterLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteVarBlendLd_ReadAfterLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteShuffleYLd_ReadAfterLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteShuffleYLd_ReadAfterLd_ReadAfterLd
WriteShuffleXLd_ReadAfterLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteShuffleXLd_ReadAfterLd_ReadAfterLd
WriteFVarShuffle256Ld_ReadAfterLd
WriteFVarShuffle256
WriteFVarShuffleYLd_ReadAfterLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteFVarShuffleYLd_ReadAfterLd_ReadAfterLd
WriteFVarShuffleY
WriteFVarShuffleLd_ReadAfterLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteFVarShuffleLd_ReadAfterLd_ReadAfterLd
WriteFVarShuffle
WriteFVarShuffleYLd_ReadAfterLd
WriteFVarShuffleLd_ReadAfterLd
WriteFVarShuffleZLd_ReadAfterLd
WriteFVarShuffleZ
WritePHAddYLd_ReadAfterLd
WritePHAddY
WriteVecIMulXLd
WriteVecIMulYLd
WriteVecIMulZLd
WriteVecMaskedStoreY
WriteVecMaskedLoadY
WriteVecMaskedStore
WriteVecMaskedLoad
WriteVecMOVMSKY
WritePMULLDYLd_ReadAfterLd
WritePMULLDY
WritePMULLDZLd_ReadAfterLd
WritePMULLDZ
WriteVarShuffleXLd_ReadAfterLd_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadDefault_ReadAfterLd
WriteVarShuffleXLd_ReadAfterLd_ReadAfterLd
WriteVecShiftImmXLd
WriteVecShiftImmYLd
WriteVecShiftImmY
WriteVecShiftImmZLd
WriteVecShiftImmZ
WriteVarVecShiftLd_ReadAfterLd
WriteVarVecShift
WriteVarVecShiftYLd_ReadAfterLd
WriteVarVecShiftY
WriteVarVecShiftZLd_ReadAfterLd
WriteVarVecShiftZ
WriteVecShiftImmXLd_ReadAfterLd
WriteVarShuffleYLd_ReadAfterLd
WriteVarShuffleY
WriteVarShuffleZLd_ReadAfterLd
WriteVarShuffleZ
WriteShuffleZLd
WriteVecShiftYLd_ReadAfterLd
WriteVecShiftY
WriteVecShiftZLd_ReadAfterLd
WriteVecShiftZ
WriteVecTestYLd_ReadAfterLd
WriteVecTestY
WriteFRcpXLd_ReadAfterLd
WriteFRcpYLd_ReadAfterLd
WriteFRcpY
WriteFRcpZLd_ReadAfterLd
WriteFRcpZ
WriteFRcpYLd
WriteFRndYLd
WriteFRsqrtXLd_ReadAfterLd
WriteFRsqrtYLd_ReadAfterLd
WriteFRsqrtY
WriteFRsqrtZLd_ReadAfterLd
WriteFRsqrtZ
WriteFRsqrtYLd
WriteFShuffleYLd_ReadAfterLd
WriteFShuffleZLd_ReadAfterLd
WriteFSqrt64YLd
WriteFSqrt64Y
WriteFSqrt64XLd_ReadAfterLd
WriteFSqrt64YLd_ReadAfterLd
WriteFSqrt64ZLd_ReadAfterLd
WriteFSqrt64Z
WriteFSqrtYLd
WriteFSqrtY
WriteFSqrtXLd_ReadAfterLd
WriteFSqrtYLd_ReadAfterLd
WriteFSqrtZLd_ReadAfterLd
WriteFSqrtZ
WriteFTestYLd_ReadAfterLd
WriteFTestY
WriteFTestLd_ReadAfterLd
WriteFTest
MUL16m_IMUL16m
MUL32r_IMUL32r
IMUL64rri8_IMUL64rri32
IMUL64rmi8_IMUL64rmi32
COPY
FXAM
LD_Frr
MOVSX64rr32
RCL16m1_RCL16mCL_RCL16mi_RCL32m1_RCL32mCL_RCL32mi_RCL64m1_RCL64mCL_RCL64mi_RCL8m1_RCL8mCL_RCL8mi_RCR16m1_RCR16mCL_RCR16mi_RCR32m1_RCR32mCL_RCR32mi_RCR64m1_RCR64mCL_RCR64mi_RCR8m1_RCR8mCL_RCR8mi_ROL16m1_ROL16mCL_ROL16mi_ROL32m1_ROL32mCL_ROL32mi_ROL64m1_ROL64mCL_ROL64mi_ROL8m1_ROL8mCL_ROL8mi_ROR16m1_ROR16mCL_ROR16mi_ROR32m1_ROR32mCL_ROR32mi_ROR64m1_ROR64mCL_ROR64mi_ROR8m1_ROR8mCL_ROR8mi_SAR16m1_SAR16mCL_SAR16mi_SAR32m1_SAR32mCL_SAR32mi_SAR64m1_SAR64mCL_SAR64mi_SAR8m1_SAR8mCL_SAR8mi_SHL16m1_SHL16mCL_SHL16mi_SHL32m1_SHL32mCL_SHL32mi_SHL64m1_SHL64mCL_SHL64mi_SHL8m1_SHL8mCL_SHL8mi_SHR16m1_SHR16mCL_SHR16mi_SHR32m1_SHR32mCL_SHR32mi_SHR64m1_SHR64mCL_SHR64mi_SHR8m1_SHR8mCL_SHR8mi
MOVSX32rr16_MOVSX32rr8_MOVSX32rr8_NOREX_MOVSX64rr16_MOVSX64rr8_MOVZX32rr16_MOVZX32rr8_MOVZX32rr8_NOREX_MOVZX64rr16_MOVZX64rr8
IMUL32rm
IMUL32rmi_IMUL32rmi8
IMUL32rr_IMUL32rri_IMUL32rri8
FCOMPP
UCOM_FPPr_UCOM_FPr_UCOM_Fr
BT16ri8_BT16rr_BT32ri8_BT32rr_BT64ri8_BT64rr_BTC16ri8_BTC16rr_BTC32ri8_BTC32rr_BTC64ri8_BTC64rr_BTR16ri8_BTR16rr_BTR32ri8_BTR32rr_BTR64ri8_BTR64rr_BTS16ri8_BTS16rr_BTS32ri8_BTS32rr_BTS64ri8_BTS64rr
MMX_CVTPI2PSirr
MMX_CVTPI2PSirm
MMX_CVTPS2PIirr_MMX_CVTTPS2PIirr
POP32r_POP64r_POP16rmr_POP32rmr_POP64rmr
PUSH16r_PUSH32r_PUSH64r_PUSHi16_PUSHi32_PUSH16rmr_PUSH32rmr_PUSH64rmr_PUSH16i8_PUSH32i8_PUSH64i8_PUSH64i32
XCH_F
RETIL_RETIQ_RETIW_IRET_IRET16_IRET32_IRET64
MMX_CVTPS2PIirm_MMX_CVTTPS2PIirm
ILD_F16m_ILD_F32m_ILD_F64m
FDECSTP_FFREE_FFREEP_FINCSTP_WAIT_STOSB_STOSL_STOSQ_STOSW
LFENCE
MOVSSrr_MOVSSrr_REV
PSLLDQri_PSRLDQri
MMX_PACKSSDWirr_MMX_PACKSSWBirr_MMX_PACKUSWBirr_MMX_PUNPCKHBWirr_MMX_PUNPCKHDQirr_MMX_PUNPCKHWDirr
LEAVE_LEAVE64
POP16r
PUSH16rmm_PUSH32rmm_PUSH64rmm
LODSB_LODSL_LODSQ_LODSW_SCASB_SCASL_SCASQ_SCASW
BTC16mi8_BTC32mi8_BTC64mi8_BTR16mi8_BTR32mi8_BTR64mi8_BTS16mi8_BTS32mi8_BTS64mi8
PUSHCS16_PUSHCS32_PUSHDS16_PUSHDS32_PUSHES16_PUSHES32_PUSHFS16_PUSHFS32_PUSHFS64_PUSHGS16_PUSHGS32_PUSHGS64_PUSHSS16_PUSHSS32
XADD16rr_XADD32rr_XADD64rr_XADD8rr_XCHG16ar_XCHG16rr_XCHG32ar_XCHG32rr_XCHG64ar_XCHG64rr_XCHG8rr_MOVSX16rr8_MOVZX16rr8
ISTT_FP16m_ISTT_FP32m_ISTT_FP64m_ST_F32m_ST_F64m_ST_FP32m_ST_FP64m
ST_FPrr_ST_Frr
MMX_PADDQirr_MMX_PSUBQirr
MOVDQUmr_MASKMOVDQU_MASKMOVDQU64
MOVUPDmr_MOVUPSmr
PADDQrr_PSUBQrr
LDDQUrm
CMPSB_CMPSL_CMPSQ_CMPSW_MOVSB_MOVSL_MOVSQ_MOVSW
POP16rmm_POP32rmm_POP64rmm
XADD16rm_XADD32rm_XADD64rm_XADD8rm_XCHG16rm_XCHG32rm_XCHG64rm_XCHG8rm
PHADDDrr_PHSUBDrr
MOVSX16rm8_MOVZX16rm8
MMX_PADDQirm_MMX_PSUBQirm
MOVDQUrm
MOVUPDrm_MOVUPSrm
PADDQrm_PSUBQrm
CBW_CWD_CWDE_CDQ_CDQE_CQO
JCXZ_JECXZ_JRCXZ
LD_F80m
PHADDDrm_PHSUBDrm
MMX_PEXTRWrr_PEXTRWrr_PEXTRWrr_REV
FLDCW16m
ST_FP80m
MMX_PHADDSWrr_MMX_PHADDWrr_MMX_PHSUBSWrr_MMX_PHSUBWrr
CMPXCHG8rm
INTO
XLAT
SHLD16rrCL_SHRD16rrCL
SHLD16rri8_SHRD16rri8
SHLD16mrCL_SHRD16mrCL
SHLD16mri8_SHRD16mri8
IMUL16rr_IMUL16rri_IMUL16rri8
IST_F16m_IST_F32m_IST_FP16m_IST_FP32m_IST_FP64m
MMX_PHADDSWrm_MMX_PHADDWrm_MMX_PHSUBSWrm_MMX_PHSUBWrm
AAD8i8
LOOPE
PUSHA16_PUSHA32
SHLD64rrCL_SHRD64rrCL
FNSTCW16m
BT16mr_BT32mr_BT64mr
POPA16_POPA32
PUSHF16_PUSHF32_PUSHF64
SHLD64mrCL_SHRD64mrCL
SHLD64mri8_SHRD64mri8
SHLD64rri8_SHRD64rri8
CMPXCHG8rr
COM_FIPr_COM_FIr_UCOM_FIPr_UCOM_FIr_TST_F_TST_Fp32_TST_Fp64_TST_Fp80_COMISDrr_COMISDrr_Int_COMISSrr_COMISSrr_Int_UCOMISDrr_UCOMISDrr_Int_UCOMISSrr_UCOMISSrr_Int
CVTSS2SI64rr_Int_CVTTSS2SI64rr_CVTTSS2SI64rr_Int
COMISDrm_COMISDrm_Int_COMISSrm_COMISSrm_Int_UCOMISDrm_UCOMISDrm_Int_UCOMISSrm_UCOMISSrm_Int
CVTSS2SI64rm_Int_CVTTSS2SI64rm_CVTTSS2SI64rm_Int
BOUNDS16rm_BOUNDS32rm
BTC16mr_BTC32mr_BTC64mr_BTR16mr_BTR32mr_BTR64mr_BTS16mr_BTS32mr_BTS64mr
AAA_AAS
CMPXCHG16rm_CMPXCHG32rm_CMPXCHG64rm
CMPXCHG16rr_CMPXCHG32rr_CMPXCHG64rr
LOOPNE
PAUSE
CMPXCHG8B
LOOP
AAM8i8
CMPXCHG16B
ARPL16mr_ARPL16rr
FNCLEX_FXTRACT
POPF32_POPF64
POPDS16_POPDS32_POPES16_POPES32_POPFS16_POPFS32_POPFS64_POPGS16_POPGS32_POPGS64
RDTSC_RDTSCP
ENTER
POPF16
MONITORrrr
FRNDINT
MWAITrr_RDPMC
POPSS16_POPSS32
FPREM
INSB_INSL_INSW
FNINIT
OUT8rr_OUT16rr_OUT32rr
FPREM1
INVLPG_INVLPGA32_INVLPGA64
OUT8ir_OUT16ir_OUT32ir
OUTSB_OUTSL_OUTSW
FSCALE
RDMSR
RET_RETL_RETQ_RETW_LRETIL_LRETIQ_LRETIW_LRETL_LRETQ_LRETW
IN8ri_IN16ri_IN32ri
IN8rr_IN16rr_IN32rr
F2XM1
CPUID
INT3
FXSAVE_FXSAVE64
FXRSTOR_FXRSTOR64
FYL2X
FYL2XP1
FPTAN
FSINCOS
COS_F_COS_Fp32_COS_Fp64_COS_Fp80_SIN_F_SIN_Fp32_SIN_Fp64_SIN_Fp80
FPATAN
WRMSR
COMP_FST0r_COM_FST0r
UCOM_FPr_UCOM_Fr
FDECSTP_FINCSTP_FFREE_FFREEP
FNOP
RETQ
CDQ_CQO
MMX_PABSBrr_MMX_PABSDrr_MMX_PABSWrr_MMX_PSIGNBrr_MMX_PSIGNDrr_MMX_PSIGNWrr
MMX_PADDQirr
MMX_PALIGNRrri
ROL16r1_ROL32r1_ROL64r1_ROL8r1_ROL16ri_ROL32ri_ROL64ri_ROL8ri_ROR16r1_ROR32r1_ROR64r1_ROR8r1_ROR16ri_ROR32ri_ROR64ri_ROR8ri
SETAr_SETBEr
SCASB_SCASL_SCASQ_SCASW
COMISDrr_COMISDrr_Int_COMISSrr_COMISSrr_Int_UCOMISDrr_UCOMISDrr_Int_UCOMISSrr_UCOMISSrr_Int
VCOMISDrr_VCOMISDrr_Int_VCOMISSrr_VCOMISSrr_Int_VUCOMISDrr_VUCOMISDrr_Int_VUCOMISSrr_VUCOMISSrr_Int
FNSTSW16r
MMX_MOVDQ2Qrr
PUSHFS64
IMUL16rri_IMUL16rri8
EXTRACTPSrr_VEXTRACTPSrr
ROL16rCL_ROL32rCL_ROL64rCL_ROL8rCL_ROR16rCL_ROR32rCL_ROR64rCL_ROR8rCL_SAR16rCL_SAR32rCL_SAR64rCL_SAR8rCL_SHL16rCL_SHL32rCL_SHL64rCL_SHL8rCL_SHR16rCL_SHR32rCL_SHR64rCL_SHR8rCL
XADD8rr_XADD16rr_XADD32rr_XADD64rr_XCHG8rr_XCHG16rr_XCHG32rr_XCHG64rr_XCHG16ar_XCHG32ar_XCHG64ar
COM_FIPr_COM_FIr_UCOM_FIPr_UCOM_FIr
IMUL64r_MUL64r
IMUL16r_MUL16r
MOV64sr
PCMPGTQrr_VPCMPGTQrr
MOVSX16rm16_MOVSX32rm16_MOVSX32rm8_MOVSX32rm8_NOREX_MOVSX64rm16_MOVSX64rm32_MOVSX64rm8_MOVZX16rm16_MOVZX32rm16_MOVZX32rm8_MOVZX32rm8_NOREX_MOVZX64rm16_MOVZX64rm8
PUSH16r_PUSH16rmr_PUSH32r_PUSH32rmr_PUSH64i8_PUSH64r_PUSH64rmr
ISTT_FP16m_ISTT_FP32m_ISTT_FP64m
PUSHGS64
CALL64pcrel32
CALL16r_CALL16r_NT_CALL32r_CALL32r_NT_CALL64r_CALL64r_NT
EXTRACTPSmr_VEXTRACTPSmr
STOSB_STOSL_STOSQ_STOSW
SETAm_SETBEm
PEXTRDmr_PEXTRQmr_VPEXTRDmr_VPEXTRQmr
PUSHF16_PUSHF64
CLFLUSH_CLFLUSHOPT
MMX_MOVD64from64rm
VBROADCASTSSrm_MOVDDUPrm_VMOVDDUPrm_MOVSHDUPrm_VMOVSHDUPrm_MOVSLDUPrm_VMOVSLDUPrm
MOV64toPQIrm_VMOV64toPQIrm_MOVDI2PDIrm_VMOVDI2PDIrm_MOVQI2PQIrm_VMOVQI2PQIrm
MOVSDrm_VMOVSDrm_MOVSSrm_VMOVSSrm
MOV16sm
BT16mi8_BT32mi8_BT64mi8
MMX_PABSBrm_MMX_PABSDrm_MMX_PABSWrm
MMX_PALIGNRrmi
MMX_PSIGNBrm_MMX_PSIGNDrm_MMX_PSIGNWrm
LODSL_LODSQ
VBROADCASTSDYrm_VBROADCASTSSYrm
VMOVDDUPYrm_VMOVSHDUPYrm_VMOVSLDUPYrm
VINSERTF128rm
MMX_PADDQirm
VERRm_VERWm
FARJMP64
FNSTSWm
SLDT16r_SLDT32r_SLDT64r_STR16r_STR32r_STR64r
CALL16m_CALL16m_NT_CALL32m_CALL32m_NT
CALL64m_CALL64m_NT
SAR16m1_SAR32m1_SAR64m1_SAR8m1_SAR16mi_SAR32mi_SAR64mi_SAR8mi_SHL16m1_SHL32m1_SHL64m1_SHL8m1_SHL16mi_SHL32mi_SHL64mi_SHL8mi_SHR16m1_SHR32m1_SHR64m1_SHR8m1_SHR16mi_SHR32mi_SHR64mi_SHR8mi
VCOMISDrm_VCOMISDrm_Int_VCOMISSrm_VCOMISSrm_Int_VUCOMISDrm_VUCOMISDrm_Int_VUCOMISSrm_VUCOMISSrm_Int
CMPSB_CMPSL_CMPSQ_CMPSW
ROL16m1_ROL32m1_ROL64m1_ROL8m1_ROL16mi_ROL32mi_ROL64mi_ROL8mi_ROR16m1_ROR32m1_ROR64m1_ROR8m1_ROR16mi_ROR32mi_ROR64mi_ROR8mi
XADD16rm_XADD32rm_XADD64rm_XADD8rm
FARCALL64
CVTSD2SI64rm_Int_CVTSD2SIrm_Int_CVTTSD2SI64rm_CVTTSD2SI64rm_Int_CVTTSD2SIrm_CVTTSD2SIrm_Int
CVTSS2SIrm_Int_CVTTSS2SIrm_CVTTSS2SIrm_Int
IMUL64m_MUL64m
IMUL32m_MUL32m
IMUL16rmi_IMUL16rmi8
LD_F32m_LD_F64m
ROL16mCL_ROL32mCL_ROL64mCL_ROL8mCL_ROR16mCL_ROR32mCL_ROR64mCL_ROR8mCL_SAR16mCL_SAR32mCL_SAR64mCL_SAR8mCL_SHL16mCL_SHL32mCL_SHL64mCL_SHL8mCL_SHR16mCL_SHR32mCL_SHR64mCL_SHR8mCL
ADC8mr_ADC16mr_ADC32mr_ADC64mr_SBB8mr_SBB16mr_SBB32mr_SBB64mr
ADD_F32m_ADD_F64m_SUBR_F32m_SUBR_F64m_SUB_F32m_SUB_F64m
PCMPGTQrm_VPCMPGTQrm
FICOM16m_FICOM32m_FICOMP16m_FICOMP32m
MUL_F32m_MUL_F64m
ADD_FI16m_ADD_FI32m_SUBR_FI16m_SUBR_FI32m_SUB_FI16m_SUB_FI32m
MUL_FI16m_MUL_FI32m
DIVR_F32m_DIVR_F64m_DIV_F32m_DIV_F64m
DIVR_FI16m_DIVR_FI32m_DIV_FI16m_DIV_FI32m
MOVHPDrm_MOVHPSrm_MOVLPDrm_MOVLPSrm_VMOVHPDrm_VMOVHPSrm_VMOVLPDrm_VMOVLPSrm
DIV8r
IDIV8r
RETIL_RETIQ_RETIW
LRETIL_LRETIQ_LRETIW
RDPMC
RDRAND16r_RDRAND32r_RDRAND64r
FBLDm
FFREE_FFREEP
FSAVEm
FRSTORm
FXTRACT
VBROADCASTSSrm_MOVSHDUPrm_VMOVSHDUPrm_MOVSLDUPrm_VMOVSLDUPrm
VPBROADCASTDrm_VPBROADCASTQrm
VBROADCASTF128
VBROADCASTI128
VPBROADCASTDYrm_VPBROADCASTQYrm
FBSTPm
ST_FP32m_ST_FP64m
VMPTRSTm
VPSLLVQYrr_VPSRLVQYrr
VPSLLVQrr_VPSRLVQrr
MMX_MOVQ2DQrr
JMP16r_JMP16r_NT_JMP32r_JMP32r_NT_JMP64r_JMP64r_NT
FINCSTP
ANDN32rr_ANDN64rr_BLSI32rr_BLSI64rr_BLSMSK32rr_BLSMSK64rr_BLSR32rr_BLSR64rr
VPBLENDDYrri
VPBLENDDrri
CMC_STC
SGDT64m_SIDT64m_SMSW16m_STRm_SYSCALL
CVTPS2PDrm_VCVTPS2PDrm
CVTSS2SDrm
CVTSS2SDrm_Int_VCVTSS2SDrm_VCVTSS2SDrm_Int
VPSLLVQrm_VPSRLVQrm
VPSLLVQYrm_VPSRLVQYrm
PDEP32rm_PDEP64rm_PEXT32rm_PEXT64rm
PMOVSXBDrm_PMOVZXBDrm_VPMOVSXBDrm_VPMOVZXBDrm_PMOVSXBQrm_PMOVZXBQrm_VPMOVSXBQrm_VPMOVZXBQrm_PMOVSXBWrm_PMOVZXBWrm_VPMOVSXBWrm_VPMOVZXBWrm_PMOVSXDQrm_PMOVZXDQrm_VPMOVSXDQrm_VPMOVZXDQrm_PMOVSXWDrm_PMOVZXWDrm_VPMOVSXWDrm_VPMOVZXWDrm_PMOVSXWQrm_PMOVZXWQrm_VPMOVSXWQrm_VPMOVZXWQrm
VPMOVSXBDYrm_VPMOVSXBQYrm_VPMOVSXWQYrm
JMP16m_JMP16m_NT_JMP32m_JMP32m_NT_JMP64m_JMP64m_NT
ANDN32rm_ANDN64rm
BLSI32rm_BLSI64rm_BLSMSK32rm_BLSMSK64rm_BLSR32rm_BLSR64rm_MOVBE16rm_MOVBE32rm_MOVBE64rm
VINSERTI128rm
VPBLENDDrmi
VPBLENDDYrmi
POP32r_POP64r
SFENCE
MOVBE32mr_MOVBE64mr
MOVBE16mr
PUSH16r_PUSH32r_PUSH64r
MFENCE
XGETBV
CVTPS2PDrr_VCVTPS2PDrr
CVTSS2SDrr_CVTSS2SDrr_Int_VCVTSS2SDrr_VCVTSS2SDrr_Int
MMX_PACKSSDWirm_MMX_PACKSSWBirm_MMX_PACKUSWBirm
LRETQ_RETL
PDEP32rr_PDEP64rr_PEXT32rr_PEXT64rr
CVTDQ2PSrr_VCVTDQ2PSrr
VCVTDQ2PSYrr
VPBROADCASTBrr_VPBROADCASTWrr
CVTPS2DQrm_VCVTPS2DQrm_CVTTPS2DQrm_VCVTTPS2DQrm
VCVTDQ2PSYrm
VCVTPS2DQYrm_VCVTTPS2DQYrm
VPMOVSXBWYrm_VPMOVSXDQYrm_VPMOVSXWDYrm_VPMOVZXWDYrm
MMX_PACKSSDWirr_MMX_PACKSSWBirr_MMX_PACKUSWBirr
CLDEMOTE
RCL16r1_RCL32r1_RCL64r1_RCL8r1_RCL16ri_RCL32ri_RCL64ri_RCL8ri_RCR16r1_RCR32r1_RCR64r1_RCR8r1_RCR16ri_RCR32ri_RCR64ri_RCR8ri
RCL16m1_RCL32m1_RCL64m1_RCL8m1_RCL16mi_RCL32mi_RCL64mi_RCL8mi_RCR16m1_RCR32m1_RCR64m1_RCR8m1_RCR16mi_RCR32mi_RCR64mi_RCR8mi
ROR16mCL_ROR32mCL_ROR64mCL_ROR8mCL
CVTSD2SI64rr_Int_CVTSD2SIrr_Int_CVTTSD2SI64rr_CVTTSD2SI64rr_Int_CVTTSD2SIrr_CVTTSD2SIrr_Int_VCVTSD2SI64rr_Int_VCVTSD2SIrr_Int_VCVTTSD2SI64rr_VCVTTSD2SIrr
VCVTTSD2SI64rr_Int_VCVTTSD2SIrr_Int_CVTSS2SIrr_Int_CVTTSS2SIrr_CVTTSS2SIrr_Int_VCVTSS2SI64rr_Int_VCVTSS2SIrr_Int_VCVTTSS2SI64rr_VCVTTSS2SI64rr_Int_VCVTTSS2SIrr_VCVTTSS2SIrr_Int
VCVTPS2PDYrr
MMX_CVTPI2PDirr_CVTDQ2PDrr_VCVTDQ2PDrr
MMX_CVTPD2PIirr_MMX_CVTTPD2PIirr_CVTPD2DQrr_CVTTPD2DQrr_VCVTPD2DQrr_VCVTTPD2DQrr
CVTPD2PSrr_VCVTPD2PSrr
CVTSD2SSrr_CVTSD2SSrr_Int_VCVTSD2SSrr_VCVTSD2SSrr_Int
CVTSI2SDrr_CVTSI2SDrr_Int_CVTSI642SDrr_CVTSI642SDrr_Int_VCVTSI2SDrr_VCVTSI2SDrr_Int_VCVTSI642SDrr_VCVTSI642SDrr_Int
CVTSI2SSrr_CVTSI2SSrr_Int_VCVTSI2SSrr_VCVTSI2SSrr_Int
MULX64rr
VCVTSD2SI64rm_Int_VCVTSD2SIrm_Int_VCVTTSD2SI64rm_VCVTTSD2SIrm
CVTSS2SI64rm_Int
VCVTSS2SI64rm_Int_VCVTSS2SIrm_Int_VCVTTSD2SI64rm_Int_VCVTTSD2SIrm_Int_VCVTTSS2SI64rm_VCVTTSS2SI64rm_Int_VCVTTSS2SIrm_VCVTTSS2SIrm_Int
VCVTPS2PDYrm
CVTPD2PSrm
CVTPD2DQrm_CVTTPD2DQrm_MMX_CVTPD2PIirm_MMX_CVTTPD2PIirm
CVTDQ2PDrm_VCVTDQ2PDrm
MMX_CVTPI2PDirm
CVTSD2SSrm
CVTSD2SSrm_Int_VCVTSD2SSrm_VCVTSD2SSrm_Int
MULX64rm
VPBROADCASTBYrm_VPBROADCASTBrm_VPBROADCASTWYrm_VPBROADCASTWrm
VZEROUPPER
LAR16rr_LAR32rr_LAR64rr
LAR16rm_LAR32rm_LAR64rm_LSL16rm_LSL32rm_LSL64rm
VPCMPGTQYrr
MUL_FPrST0_MUL_FST0r_MUL_FrST0
VPCMPGTQYrm
CVTSI642SSrr_CVTSI642SSrr_Int_VCVTSI642SSrr_VCVTSI642SSrr_Int
STR16r_STR32r_STR64r
MULX32rr
MULX32rm
XSETBV
VCVTDQ2PDYrr
VCVTPD2PSYrr
VCVTPD2DQYrr_VCVTTPD2DQYrr
VCVTDQ2PDYrm
RCL16mCL_RCL32mCL_RCL64mCL_RCL8mCL
RCL16rCL_RCL32rCL_RCL64rCL_RCR16rCL_RCR32rCL_RCR64rCL
RCL8rCL
RCR8rCL
VZEROALL
RDTSC
XRSTOR_XRSTOR64_XRSTORS_XRSTORS64
DIV_FPrST0_DIV_FST0r_DIV_FrST0
DIVR_F32m_DIVR_F64m
DIVR_FI16m_DIVR_FI32m
DIVR_FPrST0_DIVR_FST0r_DIVR_FrST0
XSAVE64
XSAVE
XSAVEC_XSAVEC64_XSAVES_XSAVES64_XSAVEOPT_XSAVEOPT64
VMCLEARm
FLDENVm
FXRSTOR64
DIV16r
DIV32r
DIV64r
IDIV16r
IDIV32r
IDIV64r
FSTENVm
VGATHERDPDrm_VPGATHERDQrm_VPGATHERDDrm
VGATHERQPDYrm_VPGATHERQQYrm
VPGATHERQDYrm
VPGATHERQDrm
VGATHERDPDYrm_VPGATHERDQYrm
VGATHERDPSYrm_VPGATHERDDYrm
VGATHERQPDrm_VPGATHERQQrm
VGATHERQPSYrm
VGATHERQPSrm_VGATHERDPSrm
ADC8i8_ADC8ri_ADC8ri8_SBB8i8_SBB8ri_SBB8ri8
FCOM32m_FCOM64m_FCOMP32m_FCOMP64m
LRETQ
CVTDQ2PSrm_VCVTDQ2PSrm
POPF64
VGATHERQPDrm
VGATHERQPDYrm
VGATHERDPDrm
VGATHERDPSrm
VGATHERDPDYrm
VGATHERDPSYrm
DIV16m
DIV32m
DIV64m
DIV8m
IDIV16m
IDIV32m
IDIV64m
IDIV8m
MOV16rm
MOVSX32rm16_MOVSX32rm8_MOVSX32rm8_NOREX_MOVZX32rm16_MOVZX32rm8_MOVZX32rm8_NOREX
XCHG16rr_XCHG32rr_XCHG64rr_XCHG8rr_XCHG16ar_XCHG32ar_XCHG64ar
POP16rmm
PUSH16rmm_PUSH32rmm
PUSHF16
LAHF
MOVBE16rm_MOVBE32rm_MOVBE64rm
ADD16mi_ADD16mi8_ADD16mr_ADD32mi_ADD32mi8_ADD32mr_ADD64mi32_ADD64mi8_ADD64mr_ADD8mi_ADD8mi8_ADD8mr_SUB16mi_SUB16mi8_SUB16mr_SUB32mi_SUB32mi8_SUB32mr_SUB64mi32_SUB64mi8_SUB64mr_SUB8mi_SUB8mi8_SUB8mr
ADC16mi_ADC16mi8_ADC32mi_ADC32mi8_ADC64mi32_ADC64mi8_ADC8mi_ADC8mi8_SBB16mi_SBB16mi8_SBB32mi_SBB32mi8_SBB64mi32_SBB64mi8_SBB8mi_SBB8mi8
DEC16m_DEC32m_DEC64m_DEC8m_INC16m_INC32m_INC64m_INC8m_NEG16m_NEG32m_NEG64m_NEG8m_NOT16m_NOT32m_NOT64m_NOT8m
IMUL16rm
IMUL64rr
IMUL64rm
CALL16r_CALL16r_NT_CALL32r_CALL32r_NT
RETW_LRETL_LRETW
IRET16_IRET32_IRET64
AND16mi_AND16mi8_AND16mr_AND32mi_AND32mi8_AND32mr_AND64mi32_AND64mi8_AND64mr_AND8mi_AND8mi8_AND8mr_OR16mi_OR16mi8_OR16mr_OR32mi_OR32mi8_OR32mr_OR64mi32_OR64mi8_OR64mr_OR8mi_OR8mi8_OR8mr_XOR16mi_XOR16mi8_XOR16mr_XOR32mi_XOR32mi8_XOR32mr_XOR64mi32_XOR64mi8_XOR64mr_XOR8mi_XOR8mi8_XOR8mr
OR32mrLocked
BTC16ri8_BTC16rr_BTC32ri8_BTC32rr_BTC64ri8_BTC64rr_BTR16ri8_BTR16rr_BTR32ri8_BTR32rr_BTR64ri8_BTR64rr_BTS16ri8_BTS16rr_BTS32ri8_BTS32rr_BTS64ri8_BTS64rr
BLSI32rr_BLSI64rr_BLSMSK32rr_BLSMSK64rr_BLSR32rr_BLSR64rr
SHLD32mri8_SHRD32mri8
SHLD32rrCL_SHRD32rrCL
SHLD32mrCL_SHRD32mrCL
MOVSLDUPrm
MOVSLDUPrr
CHS_F_CHS_Fp32_CHS_Fp64_CHS_Fp80
VPMOVSXBDYrr_VPMOVSXBQYrr_VPMOVSXBWYrr_VPMOVSXDQYrr_VPMOVSXWDYrr_VPMOVSXWQYrr_VPMOVZXBDYrr_VPMOVZXBQYrr_VPMOVZXBWYrr_VPMOVZXDQYrr_VPMOVZXWDYrr_VPMOVZXWQYrr
VPMOVZXBDYrm_VPMOVZXBQYrm_VPMOVZXBWYrm_VPMOVZXDQYrm_VPMOVZXWQYrm
PBLENDWrri_VPBLENDWrri
VPBLENDWYrri
PBLENDWrmi_VPBLENDWrmi
VPBLENDWYrmi
MMX_MASKMOVQ_MMX_MASKMOVQ64
MASKMOVDQU_MASKMOVDQU64
VMASKMOVDQU_VMASKMOVDQU64
VPMASKMOVDYrm
VPMASKMOVDrm
VPMASKMOVDYmr_VPMASKMOVQYmr
VPMASKMOVDmr_VPMASKMOVQmr
VPBROADCASTBrm_VPBROADCASTWrm
VPSLLDQri_VPSRLDQri
VPSLLDQYri_VPSRLDQYri
VPERM2F128rr
VPERM2F128rm
VEXTRACTF128rr
VEXTRACTF128mr
VINSERTF128rr
CVTDQ2PDrr_VCVTDQ2PDrr
CVTPD2DQrr_CVTTPD2DQrr_VCVTPD2DQrr_VCVTTPD2DQrr
CVTPD2DQrm_CVTTPD2DQrm
VCVTPD2DQrm_VCVTTPD2DQrm
VCVTPD2DQYrm_VCVTTPD2DQYrm
CVTSS2SIrr_Int_CVTTSS2SIrr_CVTTSS2SIrr_Int_VCVTSS2SI64rr_Int_VCVTSS2SIrr_Int_VCVTTSS2SI64rr_VCVTTSS2SI64rr_Int_VCVTTSS2SIrr_VCVTTSS2SIrr_Int
VCVTSS2SI64rm_Int_VCVTSS2SIrm_Int_VCVTTSS2SI64rm_VCVTTSS2SI64rm_Int_VCVTTSS2SIrm_VCVTTSS2SIrm_Int
EXTRQ_EXTRQI
INSERTQ_INSERTQI
SHA256MSG2rm
SHA256MSG2rr
SHA1MSG1rr_SHA256MSG1rr
SHA1MSG1rm_SHA256MSG1rm
SHA1MSG2rr
SHA1MSG2rm
SHA1NEXTErr
SHA1NEXTErm
SHA1RNDS4rri
SHA1RNDS4rmi
SHA256RNDS2rr
SHA256RNDS2rm
SUB32rr_SUB64rr_XOR32rr_XOR64rr
XORPSrr_VXORPSrr_XORPDrr_VXORPDrr_ANDNPSrr_VANDNPSrr_ANDNPDrr_VANDNPDrr
MMX_PXORirr_MMX_PANDNirr
PXORrr_VPXORrr_PANDNrr_VPANDNrr
MMX_PSUBBirr_MMX_PSUBDirr_MMX_PSUBWirr_MMX_PCMPGTBirr_MMX_PCMPGTDirr_MMX_PCMPGTWirr
PSUBBrr_VPSUBBrr_PSUBDrr_VPSUBDrr_VPSUBQrr_PSUBWrr_VPSUBWrr_PCMPGTBrr_VPCMPGTBrr_PCMPGTDrr_VPCMPGTDrr_PCMPGTWrr_VPCMPGTWrr
PSUBQrr
LEA32r_LEA64r_LEA64_32r
LEA16r
MMX_PADDSBirr_MMX_PADDSWirr_MMX_PADDUSBirr_MMX_PADDUSWirr_MMX_PAVGBirr_MMX_PAVGWirr_MMX_PCMPEQBirr_MMX_PCMPEQDirr_MMX_PCMPEQWirr_MMX_PMAXSWirr_MMX_PMINSWirr_MMX_PMAXUBirr_MMX_PMINUBirr_MMX_PSUBSBirr_MMX_PSUBSWirr_MMX_PSUBUSBirr_MMX_PSUBUSWirr
MMX_PCMPGTBirr_MMX_PCMPGTDirr_MMX_PCMPGTWirr
CLAC_STAC
PADDBrr_PADDDrr_PADDWrr_VPADDBrr_VPADDDrr_VPADDQrr_VPADDWrr
VPADDBYrr_VPADDDYrr_VPADDQYrr_VPADDWYrr_VPSUBBYrr_VPSUBDYrr_VPSUBQYrr_VPSUBWYrr
PSUBBrr_PSUBDrr_PSUBWrr_VPSUBBrr_VPSUBDrr_VPSUBQrr_VPSUBWrr
ADD_FPrST0_ADD_FST0r_ADD_FrST0_SUBR_FPrST0_SUBR_FST0r_SUBR_FrST0_SUB_FPrST0_SUB_FST0r_SUB_FrST0
MMX_PHADDSWrr_MMX_PHSUBSWrr
PHADDSWrr_VPHADDSWrr_PHSUBSWrr_VPHSUBSWrr
VPHADDSWYrr_VPHSUBSWYrr
CVTPS2DQrr_CVTTPS2DQrr_VCVTPS2DQrr_VCVTTPS2DQrr
VCVTPS2DQYrr_VCVTTPS2DQYrr
MMX_PADDSBirm_MMX_PADDSWirm_MMX_PADDUSBirm_MMX_PADDUSWirm_MMX_PAVGBirm_MMX_PAVGWirm_MMX_PCMPEQBirm_MMX_PCMPEQDirm_MMX_PCMPEQWirm_MMX_PCMPGTBirm_MMX_PCMPGTDirm_MMX_PCMPGTWirm_MMX_PMAXSWirm_MMX_PMAXUBirm_MMX_PMINSWirm_MMX_PMINUBirm_MMX_PSUBSBirm_MMX_PSUBSWirm_MMX_PSUBUSBirm_MMX_PSUBUSWirm
CVTSS2SI64rr_Int
CVTSS2SIrr_Int_VCVTSS2SI64rr_Int_VCVTSS2SIrr_Int
PADDBrm_PADDDrm_PADDWrm_VPADDBrm_VPADDDrm_VPADDQrm_VPADDWrm_PSUBBrm_PSUBDrm_PSUBWrm_VPSUBBrm_VPSUBDrm_VPSUBQrm_VPSUBWrm
VPADDBYrm_VPADDDYrm_VPADDQYrm_VPADDWYrm_VPSUBBYrm_VPSUBDYrm_VPSUBQYrm_VPSUBWYrm
MMX_PHADDSWrm_MMX_PHSUBSWrm
PHADDSWrm_VPHADDSWrm_PHSUBSWrm_VPHSUBSWrm
VPHADDSWYrm_VPHSUBSWYrm
XSAVEC_XSAVEC64_XSAVES_XSAVES64
KANDBrr_KANDDrr_KANDQrr_KANDWrr_KANDNBrr_KANDNDrr_KANDNQrr_KANDNWrr_KNOTBrr_KNOTDrr_KNOTQrr_KNOTWrr_KORBrr_KORDrr_KORQrr_KORWrr_KXNORBrr_KXNORDrr_KXNORQrr_KXNORWrr_KXORBrr_KXORDrr_KXORQrr_KXORWrr
KMOVBkk_KMOVDkk_KMOVQkk_KMOVWkk_VPMOVB2MZ128rr_VPMOVB2MZ256rr_VPMOVB2MZrr_VPMOVD2MZ128rr_VPMOVD2MZ256rr_VPMOVD2MZrr_VPMOVQ2MZ128rr_VPMOVQ2MZ256rr_VPMOVQ2MZrr_VPMOVW2MZ128rr_VPMOVW2MZ256rr_VPMOVW2MZrr
KMOVBkr_KMOVDkr_KMOVQkr_KMOVWkr
VBLENDMPDZ128rr_VBLENDMPDZ128rrk_VBLENDMPDZ128rrkz_VBLENDMPSZ128rr_VBLENDMPSZ128rrk_VBLENDMPSZ128rrkz
VBLENDMPDZ256rr_VBLENDMPDZ256rrk_VBLENDMPDZ256rrkz_VBLENDMPSZ256rr_VBLENDMPSZ256rrk_VBLENDMPSZ256rrkz
VPADDBZ128rr_VPADDBZ128rrk_VPADDBZ128rrkz_VPADDDZ128rr_VPADDDZ128rrk_VPADDDZ128rrkz_VPADDQZ128rr_VPADDQZ128rrk_VPADDQZ128rrkz_VPADDWZ128rr_VPADDWZ128rrk_VPADDWZ128rrkz_VPSUBBZ128rr_VPSUBBZ128rrk_VPSUBBZ128rrkz_VPSUBDZ128rr_VPSUBDZ128rrk_VPSUBDZ128rrkz_VPSUBQZ128rr_VPSUBQZ128rrk_VPSUBQZ128rrkz_VPSUBWZ128rr_VPSUBWZ128rrk_VPSUBWZ128rrkz_VPTERNLOGDZ128rri_VPTERNLOGDZ128rrik_VPTERNLOGDZ128rrikz_VPTERNLOGQZ128rri_VPTERNLOGQZ128rrik_VPTERNLOGQZ128rrikz
VPADDBZ256rr_VPADDBZ256rrk_VPADDBZ256rrkz_VPADDDZ256rr_VPADDDZ256rrk_VPADDDZ256rrkz_VPADDQZ256rr_VPADDQZ256rrk_VPADDQZ256rrkz_VPADDWZ256rr_VPADDWZ256rrk_VPADDWZ256rrkz_VPSUBBZ256rr_VPSUBBZ256rrk_VPSUBBZ256rrkz_VPSUBDZ256rr_VPSUBDZ256rrk_VPSUBDZ256rrkz_VPSUBQZ256rr_VPSUBQZ256rrk_VPSUBQZ256rrkz_VPSUBWZ256rr_VPSUBWZ256rrk_VPSUBWZ256rrkz_VPTERNLOGDZ256rri_VPTERNLOGDZ256rrik_VPTERNLOGDZ256rrikz_VPTERNLOGQZ256rri_VPTERNLOGQZ256rrik_VPTERNLOGQZ256rrikz
VPADDBZrr_VPADDBZrrk_VPADDBZrrkz_VPADDDZrr_VPADDDZrrk_VPADDDZrrkz_VPADDQZrr_VPADDQZrrk_VPADDQZrrkz_VPADDWZrr_VPADDWZrrk_VPADDWZrrkz_VPSUBBZrr_VPSUBBZrrk_VPSUBBZrrkz_VPSUBDZrr_VPSUBDZrrk_VPSUBDZrrkz_VPSUBQZrr_VPSUBQZrrk_VPSUBQZrrkz_VPSUBWZrr_VPSUBWZrrk_VPSUBWZrrkz_VPTERNLOGDZrri_VPTERNLOGDZrrik_VPTERNLOGDZrrikz_VPTERNLOGQZrri_VPTERNLOGQZrrik_VPTERNLOGQZrrikz
VPBLENDMBZ128rr_VPBLENDMBZ128rrk_VPBLENDMBZ128rrkz_VPBLENDMDZ128rr_VPBLENDMDZ128rrk_VPBLENDMDZ128rrkz_VPBLENDMQZ128rr_VPBLENDMQZ128rrk_VPBLENDMQZ128rrkz_VPBLENDMWZ128rr_VPBLENDMWZ128rrk_VPBLENDMWZ128rrkz
VPBLENDMBZ256rr_VPBLENDMBZ256rrk_VPBLENDMBZ256rrkz_VPBLENDMDZ256rr_VPBLENDMDZ256rrk_VPBLENDMDZ256rrkz_VPBLENDMQZ256rr_VPBLENDMQZ256rrk_VPBLENDMQZ256rrkz_VPBLENDMWZ256rr_VPBLENDMWZ256rrk_VPBLENDMWZ256rrkz
KMOVBmk_KMOVDmk_KMOVQmk_KMOVWmk
VMOVDQU8Zmr_VMOVDQU8Zmrk
KMOVBrk_KMOVDrk_KMOVQrk_KMOVWrk
KORTESTBrr_KORTESTDrr_KORTESTQrr_KORTESTWrr_KTESTBrr_KTESTDrr_KTESTQrr_KTESTWrr
KADDBrr_KADDDrr_KADDQrr_KADDWrr_VPTESTMBZ128rr_VPTESTMBZ128rrk_VPTESTMDZ128rr_VPTESTMDZ128rrk_VPTESTMQZ128rr_VPTESTMQZ128rrk_VPTESTMWZ128rr_VPTESTMWZ128rrk_VPTESTNMBZ128rr_VPTESTNMBZ128rrk_VPTESTNMDZ128rr_VPTESTNMDZ128rrk_VPTESTNMQZ128rr_VPTESTNMQZ128rrk_VPTESTNMWZ128rr_VPTESTNMWZ128rrk
KSHIFTLBri_KSHIFTLDri_KSHIFTLQri_KSHIFTLWri_KSHIFTRBri_KSHIFTRDri_KSHIFTRQri_KSHIFTRWri_KUNPCKBWrr_KUNPCKDQrr_KUNPCKWDrr
VALIGNDZ128rri_VALIGNDZ128rrik_VALIGNDZ128rrikz_VALIGNQZ128rri_VALIGNQZ128rrik_VALIGNQZ128rrikz
VALIGNDZ256rri_VALIGNDZ256rrik_VALIGNDZ256rrikz_VALIGNQZ256rri_VALIGNQZ256rrik_VALIGNQZ256rrikz
VALIGNDZrri_VALIGNDZrrik_VALIGNDZrrikz_VALIGNQZrri_VALIGNQZrrik_VALIGNQZrrikz
VCMPPDZ128rri_VCMPPDZ128rri_alt_VCMPPDZ128rri_altk_VCMPPDZ128rrik_VCMPPSZ128rri_VCMPPSZ128rri_alt_VCMPPSZ128rri_altk_VCMPPSZ128rrik_VFPCLASSPDZ128rr_VFPCLASSPDZ128rrk_VFPCLASSPSZ128rr_VFPCLASSPSZ128rrk
VCMPPDZ256rri_VCMPPDZ256rri_alt_VCMPPDZ256rri_altk_VCMPPDZ256rrik_VCMPPSZ256rri_VCMPPSZ256rri_alt_VCMPPSZ256rri_altk_VCMPPSZ256rrik_VFPCLASSPDZ256rr_VFPCLASSPDZ256rrk_VFPCLASSPSZ256rr_VFPCLASSPSZ256rrk
VCMPPDZrri_VCMPPDZrri_alt_VCMPPDZrri_altk_VCMPPDZrrib_VCMPPDZrrib_alt_VCMPPDZrrib_altk_VCMPPDZrribk_VCMPPDZrrik_VCMPPSZrri_VCMPPSZrri_alt_VCMPPSZrri_altk_VCMPPSZrrib_VCMPPSZrrib_alt_VCMPPSZrrib_altk_VCMPPSZrribk_VCMPPSZrrik_VFPCLASSPDZrr_VFPCLASSPDZrrk_VFPCLASSPSZrr_VFPCLASSPSZrrk
VCMPSDZrr_VCMPSDZrr_Int_VCMPSDZrr_Intk_VCMPSDZrrb_Int_VCMPSDZrrb_Intk_VCMPSDZrrb_alt_VCMPSDZrrb_altk_VCMPSDZrri_alt_VCMPSDZrri_altk_VCMPSSZrr_VCMPSSZrr_Int_VCMPSSZrr_Intk_VCMPSSZrrb_Int_VCMPSSZrrb_Intk_VCMPSSZrrb_alt_VCMPSSZrrb_altk_VCMPSSZrri_alt_VCMPSSZrri_altk_VFPCLASSSDZrr_VFPCLASSSDZrrk_VFPCLASSSSZrr_VFPCLASSSSZrrk
VDBPSADBWZrri_VDBPSADBWZrrik_VDBPSADBWZrrikz_VPSADBWZrr
VPCMPBZ128rri_VPCMPBZ128rri_alt_VPCMPBZ128rrik_VPCMPBZ128rrik_alt_VPCMPDZ128rri_VPCMPDZ128rri_alt_VPCMPDZ128rrik_VPCMPDZ128rrik_alt_VPCMPEQBZ128rr_VPCMPEQBZ128rrk_VPCMPEQDZ128rr_VPCMPEQDZ128rrk_VPCMPEQQZ128rr_VPCMPEQQZ128rrk_VPCMPEQWZ128rr_VPCMPEQWZ128rrk_VPCMPGTBZ128rr_VPCMPGTBZ128rrk_VPCMPGTDZ128rr_VPCMPGTDZ128rrk_VPCMPGTQZ128rr_VPCMPGTQZ128rrk_VPCMPGTWZ128rr_VPCMPGTWZ128rrk_VPCMPQZ128rri_VPCMPQZ128rri_alt_VPCMPQZ128rrik_VPCMPQZ128rrik_alt_VPCMPUBZ128rri_VPCMPUBZ128rri_alt_VPCMPUBZ128rrik_VPCMPUBZ128rrik_alt_VPCMPUDZ128rri_VPCMPUDZ128rri_alt_VPCMPUDZ128rrik_VPCMPUDZ128rrik_alt_VPCMPUQZ128rri_VPCMPUQZ128rri_alt_VPCMPUQZ128rrik_VPCMPUQZ128rrik_alt_VPCMPUWZ128rri_VPCMPUWZ128rri_alt_VPCMPUWZ128rrik_VPCMPUWZ128rrik_alt_VPCMPWZ128rri_VPCMPWZ128rri_alt_VPCMPWZ128rrik_VPCMPWZ128rrik_alt_VPMAXSQZ128rr_VPMAXSQZ128rrk_VPMAXSQZ128rrkz_VPMAXUQZ128rr_VPMAXUQZ128rrk_VPMAXUQZ128rrkz_VPMINSQZ128rr_VPMINSQZ128rrk_VPMINSQZ128rrkz_VPMINUQZ128rr_VPMINUQZ128rrk_VPMINUQZ128rrkz
VPCMPBZ256rri_VPCMPBZ256rri_alt_VPCMPBZ256rrik_VPCMPBZ256rrik_alt_VPCMPDZ256rri_VPCMPDZ256rri_alt_VPCMPDZ256rrik_VPCMPDZ256rrik_alt_VPCMPEQBZ256rr_VPCMPEQBZ256rrk_VPCMPEQDZ256rr_VPCMPEQDZ256rrk_VPCMPEQQZ256rr_VPCMPEQQZ256rrk_VPCMPEQWZ256rr_VPCMPEQWZ256rrk_VPCMPGTBZ256rr_VPCMPGTBZ256rrk_VPCMPGTDZ256rr_VPCMPGTDZ256rrk_VPCMPGTQZ256rr_VPCMPGTQZ256rrk_VPCMPGTWZ256rr_VPCMPGTWZ256rrk_VPCMPQZ256rri_VPCMPQZ256rri_alt_VPCMPQZ256rrik_VPCMPQZ256rrik_alt_VPCMPUBZ256rri_VPCMPUBZ256rri_alt_VPCMPUBZ256rrik_VPCMPUBZ256rrik_alt_VPCMPUDZ256rri_VPCMPUDZ256rri_alt_VPCMPUDZ256rrik_VPCMPUDZ256rrik_alt_VPCMPUQZ256rri_VPCMPUQZ256rri_alt_VPCMPUQZ256rrik_VPCMPUQZ256rrik_alt_VPCMPUWZ256rri_VPCMPUWZ256rri_alt_VPCMPUWZ256rrik_VPCMPUWZ256rrik_alt_VPCMPWZ256rri_VPCMPWZ256rri_alt_VPCMPWZ256rrik_VPCMPWZ256rrik_alt_VPMAXSQZ256rr_VPMAXSQZ256rrk_VPMAXSQZ256rrkz_VPMAXUQZ256rr_VPMAXUQZ256rrk_VPMAXUQZ256rrkz_VPMINSQZ256rr_VPMINSQZ256rrk_VPMINSQZ256rrkz_VPMINUQZ256rr_VPMINUQZ256rrk_VPMINUQZ256rrkz
VPCMPBZrri_VPCMPBZrri_alt_VPCMPBZrrik_VPCMPBZrrik_alt_VPCMPDZrri_VPCMPDZrri_alt_VPCMPDZrrik_VPCMPDZrrik_alt_VPCMPEQBZrr_VPCMPEQBZrrk_VPCMPEQDZrr_VPCMPEQDZrrk_VPCMPEQQZrr_VPCMPEQQZrrk_VPCMPEQWZrr_VPCMPEQWZrrk_VPCMPGTBZrr_VPCMPGTBZrrk_VPCMPGTDZrr_VPCMPGTDZrrk_VPCMPGTQZrr_VPCMPGTQZrrk_VPCMPGTWZrr_VPCMPGTWZrrk_VPCMPQZrri_VPCMPQZrri_alt_VPCMPQZrrik_VPCMPQZrrik_alt_VPCMPUBZrri_VPCMPUBZrri_alt_VPCMPUBZrrik_VPCMPUBZrrik_alt_VPCMPUDZrri_VPCMPUDZrri_alt_VPCMPUDZrrik_VPCMPUDZrrik_alt_VPCMPUQZrri_VPCMPUQZrri_alt_VPCMPUQZrrik_VPCMPUQZrrik_alt_VPCMPUWZrri_VPCMPUWZrri_alt_VPCMPUWZrrik_VPCMPUWZrrik_alt_VPCMPWZrri_VPCMPWZrri_alt_VPCMPWZrrik_VPCMPWZrrik_alt_VPMAXSQZrr_VPMAXSQZrrk_VPMAXSQZrrkz_VPMAXUQZrr_VPMAXUQZrrk_VPMAXUQZrrkz_VPMINSQZrr_VPMINSQZrrk_VPMINSQZrrkz_VPMINUQZrr_VPMINUQZrrk_VPMINUQZrrkz
VPTESTMBZ256rr_VPTESTMBZ256rrk_VPTESTMDZ256rr_VPTESTMDZ256rrk_VPTESTMQZ256rr_VPTESTMQZ256rrk_VPTESTMWZ256rr_VPTESTMWZ256rrk_VPTESTNMBZ256rr_VPTESTNMBZ256rrk_VPTESTNMDZ256rr_VPTESTNMDZ256rrk_VPTESTNMQZ256rr_VPTESTNMQZ256rrk_VPTESTNMWZ256rr_VPTESTNMWZ256rrk
VPTESTMBZrr_VPTESTMBZrrk_VPTESTMDZrr_VPTESTMDZrrk_VPTESTMQZrr_VPTESTMQZrrk_VPTESTMWZrr_VPTESTMWZrrk_VPTESTNMBZrr_VPTESTNMBZrrk_VPTESTNMDZrr_VPTESTNMDZrrk_VPTESTNMQZrr_VPTESTNMQZrrk_VPTESTNMWZrr_VPTESTNMWZrrk
VCVTDQ2PSZ128rr_VCVTDQ2PSZ128rrk_VCVTDQ2PSZ128rrkz_VCVTUDQ2PSZ128rr_VCVTUDQ2PSZ128rrk_VCVTUDQ2PSZ128rrkz
VCVTDQ2PSZ256rr_VCVTDQ2PSZ256rrk_VCVTDQ2PSZ256rrkz_VCVTUDQ2PSZ256rr_VCVTUDQ2PSZ256rrk_VCVTUDQ2PSZ256rrkz
VCVTPD2QQZ128rr_VCVTPD2QQZ128rrk_VCVTPD2QQZ128rrkz_VCVTPD2UQQZ128rr_VCVTPD2UQQZ128rrk_VCVTPD2UQQZ128rrkz_VCVTTPD2QQZ128rr_VCVTTPD2QQZ128rrk_VCVTTPD2QQZ128rrkz_VCVTTPD2UQQZ128rr_VCVTTPD2UQQZ128rrk_VCVTTPD2UQQZ128rrkz
VCVTPD2QQZ256rr_VCVTPD2QQZ256rrk_VCVTPD2QQZ256rrkz_VCVTPD2UQQZ256rr_VCVTPD2UQQZ256rrk_VCVTPD2UQQZ256rrkz_VCVTTPD2QQZ256rr_VCVTTPD2QQZ256rrk_VCVTTPD2QQZ256rrkz_VCVTTPD2UQQZ256rr_VCVTTPD2UQQZ256rrk_VCVTTPD2UQQZ256rrkz
VCVTPS2DQYrr
VCVTPS2DQZ128rr_VCVTPS2DQZ128rrk_VCVTPS2DQZ128rrkz_VCVTPS2UDQZ128rr_VCVTPS2UDQZ128rrk_VCVTPS2UDQZ128rrkz_VCVTTPS2DQZ128rr_VCVTTPS2DQZ128rrk_VCVTTPS2DQZ128rrkz_VCVTTPS2UDQZ128rr_VCVTTPS2UDQZ128rrk_VCVTTPS2UDQZ128rrkz
VCVTPS2DQZ256rr_VCVTPS2DQZ256rrk_VCVTPS2DQZ256rrkz_VCVTPS2UDQZ256rr_VCVTPS2UDQZ256rrk_VCVTPS2UDQZ256rrkz_VCVTTPS2DQZ256rr_VCVTTPS2DQZ256rrk_VCVTTPS2DQZ256rrkz_VCVTTPS2UDQZ256rr_VCVTTPS2UDQZ256rrk_VCVTTPS2UDQZ256rrkz
VCVTQQ2PDZ128rr_VCVTQQ2PDZ128rrk_VCVTQQ2PDZ128rrkz_VCVTUQQ2PDZ128rr_VCVTUQQ2PDZ128rrk_VCVTUQQ2PDZ128rrkz
VCVTQQ2PDZ256rr_VCVTQQ2PDZ256rrk_VCVTQQ2PDZ256rrkz_VCVTUQQ2PDZ256rr_VCVTUQQ2PDZ256rrk_VCVTUQQ2PDZ256rrkz
VCVTDQ2PSZrr_VCVTUDQ2PSZrr
VCVTPD2QQZrr_VCVTPD2UQQZrr_VCVTTPD2QQZrr_VCVTTPD2UQQZrr
VCVTPS2DQZrr_VCVTPS2UDQZrr_VCVTTPS2DQZrr_VCVTTPS2UDQZrr
VCVTQQ2PDZrr_VCVTUQQ2PDZrr
VEXPANDPDZ128rr_VEXPANDPDZ128rrk_VEXPANDPDZ128rrkz_VEXPANDPDZ256rr_VEXPANDPDZ256rrk_VEXPANDPDZ256rrkz_VEXPANDPDZrr_VEXPANDPDZrrk_VEXPANDPDZrrkz_VEXPANDPSZ128rr_VEXPANDPSZ128rrk_VEXPANDPSZ128rrkz_VEXPANDPSZ256rr_VEXPANDPSZ256rrk_VEXPANDPSZ256rrkz_VEXPANDPSZrr_VEXPANDPSZrrk_VEXPANDPSZrrkz_VPEXPANDDZ128rr_VPEXPANDDZ128rrk_VPEXPANDDZ128rrkz_VPEXPANDDZ256rr_VPEXPANDDZ256rrk_VPEXPANDDZ256rrkz_VPEXPANDDZrr_VPEXPANDDZrrk_VPEXPANDDZrrkz_VPEXPANDQZ128rr_VPEXPANDQZ128rrk_VPEXPANDQZ128rrkz_VPEXPANDQZ256rr_VPEXPANDQZ256rrk_VPEXPANDQZ256rrkz_VPEXPANDQZrr_VPEXPANDQZrrk_VPEXPANDQZrrkz
VPMOVDBZ128rr_VPMOVDBZ128rrk_VPMOVDBZ128rrkz_VPMOVDBZ256rr_VPMOVDBZ256rrk_VPMOVDBZ256rrkz_VPMOVDBZrr_VPMOVDBZrrk_VPMOVDBZrrkz_VPMOVDWZ128rr_VPMOVDWZ128rrk_VPMOVDWZ128rrkz_VPMOVDWZ256rr_VPMOVDWZ256rrk_VPMOVDWZ256rrkz_VPMOVDWZrr_VPMOVDWZrrk_VPMOVDWZrrkz_VPMOVQBZ128rr_VPMOVQBZ128rrk_VPMOVQBZ128rrkz_VPMOVQBZ256rr_VPMOVQBZ256rrk_VPMOVQBZ256rrkz_VPMOVQBZrr_VPMOVQBZrrk_VPMOVQBZrrkz_VPMOVQWZ128rr_VPMOVQWZ128rrk_VPMOVQWZ128rrkz_VPMOVQWZ256rr_VPMOVQWZ256rrk_VPMOVQWZ256rrkz_VPMOVQWZrr_VPMOVQWZrrk_VPMOVQWZrrkz_VPMOVSDBZ128rr_VPMOVSDBZ128rrk_VPMOVSDBZ128rrkz_VPMOVSDBZ256rr_VPMOVSDBZ256rrk_VPMOVSDBZ256rrkz_VPMOVSDBZrr_VPMOVSDBZrrk_VPMOVSDBZrrkz_VPMOVSDWZ128rr_VPMOVSDWZ128rrk_VPMOVSDWZ128rrkz_VPMOVSDWZ256rr_VPMOVSDWZ256rrk_VPMOVSDWZ256rrkz_VPMOVSDWZrr_VPMOVSDWZrrk_VPMOVSDWZrrkz_VPMOVSQBZ128rr_VPMOVSQBZ128rrk_VPMOVSQBZ128rrkz_VPMOVSQBZ256rr_VPMOVSQBZ256rrk_VPMOVSQBZ256rrkz_VPMOVSQBZrr_VPMOVSQBZrrk_VPMOVSQBZrrkz_VPMOVSQDZ128rr_VPMOVSQDZ128rrk_VPMOVSQDZ128rrkz_VPMOVSQDZ256rr_VPMOVSQDZ256rrk_VPMOVSQDZ256rrkz_VPMOVSQDZrr_VPMOVSQDZrrk_VPMOVSQDZrrkz_VPMOVSQWZ128rr_VPMOVSQWZ128rrk_VPMOVSQWZ128rrkz_VPMOVSQWZ256rr_VPMOVSQWZ256rrk_VPMOVSQWZ256rrkz_VPMOVSQWZrr_VPMOVSQWZrrk_VPMOVSQWZrrkz_VPMOVSWBZ128rr_VPMOVSWBZ128rrk_VPMOVSWBZ128rrkz_VPMOVSWBZ256rr_VPMOVSWBZ256rrk_VPMOVSWBZ256rrkz_VPMOVSWBZrr_VPMOVSWBZrrk_VPMOVSWBZrrkz_VPMOVUSDBZ128rr_VPMOVUSDBZ128rrk_VPMOVUSDBZ128rrkz_VPMOVUSDBZ256rr_VPMOVUSDBZ256rrk_VPMOVUSDBZ256rrkz_VPMOVUSDBZrr_VPMOVUSDBZrrk_VPMOVUSDBZrrkz_VPMOVUSDWZ128rr_VPMOVUSDWZ128rrk_VPMOVUSDWZ128rrkz_VPMOVUSDWZ256rr_VPMOVUSDWZ256rrk_VPMOVUSDWZ256rrkz_VPMOVUSDWZrr_VPMOVUSDWZrrk_VPMOVUSDWZrrkz_VPMOVUSQBZ128rr_VPMOVUSQBZ128rrk_VPMOVUSQBZ128rrkz_VPMOVUSQBZ256rr_VPMOVUSQBZ256rrk_VPMOVUSQBZ256rrkz_VPMOVUSQBZrr_VPMOVUSQBZrrk_VPMOVUSQBZrrkz_VPMOVUSQDZ128rr_VPMOVUSQDZ128rrk_VPMOVUSQDZ128rrkz_VPMOVUSQDZ256rr_VPMOVUSQDZ256rrk_VPMOVUSQDZ256rrkz_VPMOVUSQDZrr_VPMOVUSQDZrrk_VPMOVUSQDZrrkz_VPMOVUSWBZ128rr_VPMOVUSWBZ128rrk_VPMOVUSWBZ128rrkz_VPMOVUSWBZ256rr_VPMOVUSWBZ256rrk_VPMOVUSWBZ256rrkz_VPMOVUSWBZrr_VPMOVUSWBZrrk_VPMOVUSWBZrrkz_VPMOVWBZ128rr_VPMOVWBZ128rrk_VPMOVWBZ128rrkz_VPMOVWBZ256rr_VPMOVWBZ256rrk_VPMOVWBZ256rrkz_VPMOVWBZrr_VPMOVWBZrrk_VPMOVWBZrrkz
VPMOVQDZ128mr_VPMOVQDZ128mrk_VPMOVQDZ256mr_VPMOVQDZ256mrk_VPMOVQDZmr_VPMOVQDZmrk
VCVTDQ2PDZ128rr_VCVTDQ2PDZ128rrk_VCVTDQ2PDZ128rrkz_VCVTUDQ2PDZ128rr_VCVTUDQ2PDZ128rrk_VCVTUDQ2PDZ128rrkz
VCVTPD2DQZ128rr_VCVTPD2DQZ128rrk_VCVTPD2DQZ128rrkz_VCVTPD2UDQZ128rr_VCVTPD2UDQZ128rrk_VCVTPD2UDQZ128rrkz_VCVTTPD2DQZ128rr_VCVTTPD2DQZ128rrk_VCVTTPD2DQZ128rrkz_VCVTTPD2UDQZ128rr_VCVTTPD2UDQZ128rrk_VCVTTPD2UDQZ128rrkz
VCVTPD2PSZ128rr_VCVTPD2PSZ128rrk_VCVTPD2PSZ128rrkz
VCVTPS2PDZ128rr_VCVTPS2PDZ128rrk_VCVTPS2PDZ128rrkz
VCVTPS2QQZ128rr_VCVTPS2QQZ128rrk_VCVTPS2QQZ128rrkz_VCVTPS2UQQZ128rr_VCVTPS2UQQZ128rrk_VCVTPS2UQQZ128rrkz_VCVTTPS2QQZ128rr_VCVTTPS2QQZ128rrk_VCVTTPS2QQZ128rrkz_VCVTTPS2UQQZ128rr_VCVTTPS2UQQZ128rrk_VCVTTPS2UQQZ128rrkz
VCVTQQ2PSZ128rr_VCVTQQ2PSZ128rrk_VCVTQQ2PSZ128rrkz_VCVTUQQ2PSZ128rr_VCVTUQQ2PSZ128rrk_VCVTUQQ2PSZ128rrkz
VCVTSD2SSZrr_VCVTSD2SSZrr_Int_VCVTSD2SSZrr_Intk_VCVTSD2SSZrr_Intkz_VCVTSD2SSZrrb_Int_VCVTSD2SSZrrb_Intk_VCVTSD2SSZrrb_Intkz
VCVTSI2SSZrr_VCVTSI2SSZrr_Int_VCVTSI2SSZrrb_Int_VCVTUSI2SSZrr_VCVTUSI2SSZrr_Int_VCVTUSI2SSZrrb_Int
VCVTSI2SDZrr_VCVTSI2SDZrr_Int_VCVTSI2SDZrrb_Int_VCVTSI642SDZrr_VCVTSI642SDZrr_Int_VCVTSI642SDZrrb_Int_VCVTUSI2SDZrr_VCVTUSI2SDZrr_Int_VCVTUSI642SDZrr_VCVTUSI642SDZrr_Int_VCVTUSI642SDZrrb_Int
VCVTSS2SDZrr_VCVTSS2SDZrr_Int_VCVTSS2SDZrr_Intk_VCVTSS2SDZrr_Intkz_VCVTSS2SDZrrb_Int_VCVTSS2SDZrrb_Intk_VCVTSS2SDZrrb_Intkz
VPCONFLICTQZ128rr_VPCONFLICTQZ128rrk_VPCONFLICTQZ128rrkz
VCVTPS2PHZ128mr_VCVTPS2PHZ128mrk
VCVTPS2PHZ256mr_VCVTPS2PHZ256mrk
VCVTPS2PHZmr_VCVTPS2PHZmrk
VPMOVDBZ128mr_VPMOVDBZ128mrk_VPMOVDBZ256mr_VPMOVDBZ256mrk_VPMOVDBZmr_VPMOVDBZmrk_VPMOVDWZ128mr_VPMOVDWZ128mrk_VPMOVDWZ256mr_VPMOVDWZ256mrk_VPMOVDWZmr_VPMOVDWZmrk_VPMOVQBZ128mr_VPMOVQBZ128mrk_VPMOVQBZ256mr_VPMOVQBZ256mrk_VPMOVQBZmr_VPMOVQBZmrk_VPMOVQWZ128mr_VPMOVQWZ128mrk_VPMOVQWZ256mr_VPMOVQWZ256mrk_VPMOVQWZmr_VPMOVQWZmrk_VPMOVSDBZ128mr_VPMOVSDBZ128mrk_VPMOVSDBZ256mr_VPMOVSDBZ256mrk_VPMOVSDBZmr_VPMOVSDBZmrk_VPMOVSDWZ128mr_VPMOVSDWZ128mrk_VPMOVSDWZ256mr_VPMOVSDWZ256mrk_VPMOVSDWZmr_VPMOVSDWZmrk_VPMOVSQBZ128mr_VPMOVSQBZ128mrk_VPMOVSQBZ256mr_VPMOVSQBZ256mrk_VPMOVSQBZmr_VPMOVSQBZmrk_VPMOVSQDZ128mr_VPMOVSQDZ128mrk_VPMOVSQDZ256mr_VPMOVSQDZ256mrk_VPMOVSQDZmr_VPMOVSQDZmrk_VPMOVSQWZ128mr_VPMOVSQWZ128mrk_VPMOVSQWZ256mr_VPMOVSQWZ256mrk_VPMOVSQWZmr_VPMOVSQWZmrk_VPMOVSWBZ128mr_VPMOVSWBZ128mrk_VPMOVSWBZ256mr_VPMOVSWBZ256mrk_VPMOVSWBZmr_VPMOVSWBZmrk_VPMOVUSDBZ128mr_VPMOVUSDBZ128mrk_VPMOVUSDBZ256mr_VPMOVUSDBZ256mrk_VPMOVUSDBZmr_VPMOVUSDBZmrk_VPMOVUSDWZ128mr_VPMOVUSDWZ128mrk_VPMOVUSDWZ256mr_VPMOVUSDWZ256mrk_VPMOVUSDWZmr_VPMOVUSDWZmrk_VPMOVUSQBZ128mr_VPMOVUSQBZ128mrk_VPMOVUSQBZ256mr_VPMOVUSQBZ256mrk_VPMOVUSQBZmr_VPMOVUSQBZmrk_VPMOVUSQDZ128mr_VPMOVUSQDZ128mrk_VPMOVUSQDZ256mr_VPMOVUSQDZ256mrk_VPMOVUSQDZmr_VPMOVUSQDZmrk_VPMOVUSQWZ128mr_VPMOVUSQWZ128mrk_VPMOVUSQWZ256mr_VPMOVUSQWZ256mrk_VPMOVUSQWZmr_VPMOVUSQWZmrk_VPMOVUSWBZ128mr_VPMOVUSWBZ128mrk_VPMOVUSWBZ256mr_VPMOVUSWBZ256mrk_VPMOVUSWBZmr_VPMOVUSWBZmrk_VPMOVWBZ128mr_VPMOVWBZ128mrk_VPMOVWBZ256mr_VPMOVWBZ256mrk_VPMOVWBZmr_VPMOVWBZmrk
VCOMPRESSPDZ128rr_VCOMPRESSPDZ128rrk_VCOMPRESSPDZ128rrkz_VCOMPRESSPDZ256rr_VCOMPRESSPDZ256rrk_VCOMPRESSPDZ256rrkz_VCOMPRESSPDZrr_VCOMPRESSPDZrrk_VCOMPRESSPDZrrkz_VCOMPRESSPSZ128rr_VCOMPRESSPSZ128rrk_VCOMPRESSPSZ128rrkz_VCOMPRESSPSZ256rr_VCOMPRESSPSZ256rrk_VCOMPRESSPSZ256rrkz_VCOMPRESSPSZrr_VCOMPRESSPSZrrk_VCOMPRESSPSZrrkz_VPCOMPRESSDZ128rr_VPCOMPRESSDZ128rrk_VPCOMPRESSDZ128rrkz_VPCOMPRESSDZ256rr_VPCOMPRESSDZ256rrk_VPCOMPRESSDZ256rrkz_VPCOMPRESSDZrr_VPCOMPRESSDZrrk_VPCOMPRESSDZrrkz_VPCOMPRESSQZ128rr_VPCOMPRESSQZ128rrk_VPCOMPRESSQZ128rrkz_VPCOMPRESSQZ256rr_VPCOMPRESSQZ256rrk_VPCOMPRESSQZ256rrkz_VPCOMPRESSQZrr_VPCOMPRESSQZrrk_VPCOMPRESSQZrrkz_VPERMWZ128rr_VPERMWZ128rrk_VPERMWZ128rrkz_VPERMWZ256rr_VPERMWZ256rrk_VPERMWZ256rrkz_VPERMWZrr_VPERMWZrrk_VPERMWZrrkz
VMOV64toPQIZrm_VMOVQI2PQIZrm_VMOVDI2PDIZrm
VCVTSI642SSZrr_VCVTSI642SSZrr_Int_VCVTSI642SSZrrb_Int_VCVTUSI642SSZrr_VCVTUSI642SSZrr_Int_VCVTUSI642SSZrrb_Int
VMOVSDZrm_VMOVSDZrmk_VMOVSDZrmkz_VMOVSSZrm_VMOVSSZrmk_VMOVSSZrmkz
VCVTDQ2PDZ256rr_VCVTDQ2PDZ256rrk_VCVTDQ2PDZ256rrkz_VCVTUDQ2PDZ256rr_VCVTUDQ2PDZ256rrk_VCVTUDQ2PDZ256rrkz
VCVTPD2DQZ256rr_VCVTPD2DQZ256rrk_VCVTPD2DQZ256rrkz_VCVTPD2UDQZ256rr_VCVTPD2UDQZ256rrk_VCVTPD2UDQZ256rrkz_VCVTTPD2DQZ256rr_VCVTTPD2DQZ256rrk_VCVTTPD2DQZ256rrkz_VCVTTPD2UDQZ256rr_VCVTTPD2UDQZ256rrk_VCVTTPD2UDQZ256rrkz
VCVTPD2PSZ256rr_VCVTPD2PSZ256rrk_VCVTPD2PSZ256rrkz
VCVTPS2PDZ256rr_VCVTPS2PDZ256rrk_VCVTPS2PDZ256rrkz
VCVTPS2QQZ256rr_VCVTPS2QQZ256rrk_VCVTPS2QQZ256rrkz_VCVTPS2UQQZ256rr_VCVTPS2UQQZ256rrk_VCVTPS2UQQZ256rrkz_VCVTTPS2QQZ256rr_VCVTTPS2QQZ256rrk_VCVTTPS2QQZ256rrkz_VCVTTPS2UQQZ256rr_VCVTTPS2UQQZ256rrk_VCVTTPS2UQQZ256rrkz
VCVTQQ2PSZ256rr_VCVTQQ2PSZ256rrk_VCVTQQ2PSZ256rrkz_VCVTUQQ2PSZ256rr_VCVTUQQ2PSZ256rrk_VCVTUQQ2PSZ256rrkz
VCVTDQ2PDZrr_VCVTUDQ2PDZrr
VCVTPD2DQZrr_VCVTPD2UDQZrr_VCVTTPD2DQZrr_VCVTTPD2UDQZrr
VCVTPD2PSZrr
VCVTPS2PDZrr
VCVTPS2QQZrr_VCVTPS2UQQZrr_VCVTTPS2QQZrr_VCVTTPS2UQQZrr
VCVTQQ2PSZrr_VCVTUQQ2PSZrr
VBLENDMPDZ128rm_VBLENDMPDZ128rmb_VBLENDMPDZ128rmbk_VBLENDMPDZ128rmbkz_VBLENDMPDZ128rmk_VBLENDMPDZ128rmkz_VBLENDMPSZ128rm_VBLENDMPSZ128rmb_VBLENDMPSZ128rmbk_VBLENDMPSZ128rmbkz_VBLENDMPSZ128rmk_VBLENDMPSZ128rmkz
VBROADCASTI32X2Z128m_VBROADCASTI32X2Z128mk_VBROADCASTI32X2Z128mkz_VPBROADCASTDZ128m_VPBROADCASTDZ128mk_VPBROADCASTDZ128mkz_VPBROADCASTQZ128m_VPBROADCASTQZ128mk_VPBROADCASTQZ128mkz
VBROADCASTSSZ128m_VBROADCASTSSZ128mk_VBROADCASTSSZ128mkz
VMOVAPDZ128rm_VMOVAPDZ128rmk_VMOVAPDZ128rmkz_VMOVAPSZ128rm_NOVLX_VMOVAPSZ128rm_VMOVAPSZ128rmk_VMOVAPSZ128rmkz_VMOVUPDZ128rm_VMOVUPDZ128rmk_VMOVUPDZ128rmkz_VMOVUPSZ128rm_NOVLX_VMOVUPSZ128rm_VMOVUPSZ128rmk_VMOVUPSZ128rmkz
VMOVDDUPZ128rm_VMOVDDUPZ128rmk_VMOVDDUPZ128rmkz_VMOVSHDUPZ128rm_VMOVSHDUPZ128rmk_VMOVSHDUPZ128rmkz_VMOVSLDUPZ128rm_VMOVSLDUPZ128rmk_VMOVSLDUPZ128rmkz
VMOVDQA32Z128rm_VMOVDQA32Z128rmk_VMOVDQA32Z128rmkz_VMOVDQA64Z128rm_VMOVDQA64Z128rmk_VMOVDQA64Z128rmkz_VMOVDQU16Z128rm_VMOVDQU16Z128rmk_VMOVDQU16Z128rmkz_VMOVDQU32Z128rm_VMOVDQU32Z128rmk_VMOVDQU32Z128rmkz_VMOVDQU64Z128rm_VMOVDQU64Z128rmk_VMOVDQU64Z128rmkz_VMOVDQU8Z128rm_VMOVDQU8Z128rmk_VMOVDQU8Z128rmkz_VMOVNTDQAZ128rm
VPADDBZ128rm_VPADDBZ128rmk_VPADDBZ128rmkz_VPADDDZ128rm_VPADDDZ128rmb_VPADDDZ128rmbk_VPADDDZ128rmbkz_VPADDDZ128rmk_VPADDDZ128rmkz_VPADDQZ128rm_VPADDQZ128rmb_VPADDQZ128rmbk_VPADDQZ128rmbkz_VPADDQZ128rmk_VPADDQZ128rmkz_VPADDWZ128rm_VPADDWZ128rmk_VPADDWZ128rmkz_VPSUBBZ128rm_VPSUBBZ128rmk_VPSUBBZ128rmkz_VPSUBDZ128rm_VPSUBDZ128rmb_VPSUBDZ128rmbk_VPSUBDZ128rmbkz_VPSUBDZ128rmk_VPSUBDZ128rmkz_VPSUBQZ128rm_VPSUBQZ128rmb_VPSUBQZ128rmbk_VPSUBQZ128rmbkz_VPSUBQZ128rmk_VPSUBQZ128rmkz_VPSUBWZ128rm_VPSUBWZ128rmk_VPSUBWZ128rmkz_VPTERNLOGDZ128rmbi_VPTERNLOGDZ128rmbik_VPTERNLOGDZ128rmbikz_VPTERNLOGDZ128rmi_VPTERNLOGDZ128rmik_VPTERNLOGDZ128rmikz_VPTERNLOGQZ128rmbi_VPTERNLOGQZ128rmbik_VPTERNLOGQZ128rmbikz_VPTERNLOGQZ128rmi_VPTERNLOGQZ128rmik_VPTERNLOGQZ128rmikz
VPBLENDMBZ128rm_VPBLENDMBZ128rmk_VPBLENDMBZ128rmkz_VPBLENDMDZ128rm_VPBLENDMDZ128rmb_VPBLENDMDZ128rmbk_VPBLENDMDZ128rmbkz_VPBLENDMDZ128rmk_VPBLENDMDZ128rmkz_VPBLENDMQZ128rm_VPBLENDMQZ128rmb_VPBLENDMQZ128rmbk_VPBLENDMQZ128rmbkz_VPBLENDMQZ128rmk_VPBLENDMQZ128rmkz_VPBLENDMWZ128rm_VPBLENDMWZ128rmk_VPBLENDMWZ128rmkz
VPERMI2W128rr_VPERMI2W128rrk_VPERMI2W128rrkz_VPERMI2W256rr_VPERMI2W256rrk_VPERMI2W256rrkz_VPERMI2Wrr_VPERMI2Wrrk_VPERMI2Wrrkz_VPERMT2W128rr_VPERMT2W128rrk_VPERMT2W128rrkz_VPERMT2W256rr_VPERMT2W256rrk_VPERMT2W256rrkz_VPERMT2Wrr_VPERMT2Wrrk_VPERMT2Wrrkz
VCVTSS2USI64Zrr_Int_VCVTSS2USI64Zrrb_Int_VCVTSS2SI64Zrr_Int_VCVTSS2SI64Zrrb_Int_VCVTTSS2SI64Zrr_VCVTTSS2SI64Zrr_Int_VCVTTSS2SI64Zrrb_Int_VCVTTSS2USI64Zrr_VCVTTSS2USI64Zrr_Int_VCVTTSS2USI64Zrrb_Int
VCVTSS2SI64rr_Int
VCVTTSS2SI64rr_VCVTTSS2SI64rr_Int
KMOVBkm_KMOVDkm_KMOVQkm_KMOVWkm
VCOMPRESSPDZ128mr_VCOMPRESSPDZ128mrk_VCOMPRESSPDZ256mr_VCOMPRESSPDZ256mrk_VCOMPRESSPDZmr_VCOMPRESSPDZmrk_VCOMPRESSPSZ128mr_VCOMPRESSPSZ128mrk_VCOMPRESSPSZ256mr_VCOMPRESSPSZ256mrk_VCOMPRESSPSZmr_VCOMPRESSPSZmrk_VPCOMPRESSDZ128mr_VPCOMPRESSDZ128mrk_VPCOMPRESSDZ256mr_VPCOMPRESSDZ256mrk_VPCOMPRESSDZmr_VPCOMPRESSDZmrk_VPCOMPRESSQZ128mr_VPCOMPRESSQZ128mrk_VPCOMPRESSQZ256mr_VPCOMPRESSQZ256mrk_VPCOMPRESSQZmr_VPCOMPRESSQZmrk
VPSCATTERDQZ128mr_VPSCATTERQQZ128mr_VSCATTERDPDZ128mr_VSCATTERQPDZ128mr
VPSCATTERDQZ256mr_VPSCATTERQQZ256mr_VSCATTERDPDZ256mr_VSCATTERQPDZ256mr
VPSCATTERDQZmr_VPSCATTERQQZmr_VSCATTERDPDZmr_VSCATTERQPDZmr
VSCATTERDPSZmr
VFPCLASSSDZrm_VFPCLASSSDZrmk
VPBROADCASTBZ256m_VPBROADCASTBZ256mk_VPBROADCASTBZ256mkz_VPBROADCASTBZm_VPBROADCASTBZmk_VPBROADCASTBZmkz_VPBROADCASTWZ256m_VPBROADCASTWZ256mk_VPBROADCASTWZ256mkz_VPBROADCASTWZm_VPBROADCASTWZmk_VPBROADCASTWZmkz
VBLENDMPDZ256rm_VBLENDMPDZ256rmb_VBLENDMPDZ256rmbk_VBLENDMPDZ256rmbkz_VBLENDMPDZ256rmk_VBLENDMPDZ256rmkz_VBLENDMPSZ256rm_VBLENDMPSZ256rmb_VBLENDMPSZ256rmbk_VBLENDMPSZ256rmbkz_VBLENDMPSZ256rmk_VBLENDMPSZ256rmkz
VBLENDMPDZrm_VBLENDMPDZrmb_VBLENDMPDZrmbk_VBLENDMPDZrmbkz_VBLENDMPDZrmk_VBLENDMPDZrmkz_VBLENDMPSZrm_VBLENDMPSZrmb_VBLENDMPSZrmbk_VBLENDMPSZrmbkz_VBLENDMPSZrmk_VBLENDMPSZrmkz
VBROADCASTF32X2Z256m_VBROADCASTF32X2Z256mk_VBROADCASTF32X2Z256mkz_VBROADCASTF32X2Zm_VBROADCASTF32X2Zmk_VBROADCASTF32X2Zmkz_VBROADCASTI32X2Z256m_VBROADCASTI32X2Z256mk_VBROADCASTI32X2Z256mkz_VBROADCASTI32X2Zm_VBROADCASTI32X2Zmk_VBROADCASTI32X2Zmkz_VPBROADCASTDZ256m_VPBROADCASTDZ256mk_VPBROADCASTDZ256mkz_VPBROADCASTDZm_VPBROADCASTDZmk_VPBROADCASTDZmkz_VPBROADCASTQZ256m_VPBROADCASTQZ256mk_VPBROADCASTQZ256mkz_VPBROADCASTQZm_VPBROADCASTQZmk_VPBROADCASTQZmkz
VBROADCASTF32X4Z256rm_VBROADCASTF32X4Z256rmk_VBROADCASTF32X4Z256rmkz_VBROADCASTF32X4rm_VBROADCASTF32X4rmk_VBROADCASTF32X4rmkz_VBROADCASTF32X8rm_VBROADCASTF32X8rmk_VBROADCASTF32X8rmkz_VBROADCASTF64X2Z128rm_VBROADCASTF64X2Z128rmk_VBROADCASTF64X2Z128rmkz_VBROADCASTF64X2rm_VBROADCASTF64X2rmk_VBROADCASTF64X2rmkz_VBROADCASTF64X4rm_VBROADCASTF64X4rmk_VBROADCASTF64X4rmkz_VBROADCASTI32X4Z256rm_VBROADCASTI32X4Z256rmk_VBROADCASTI32X4Z256rmkz_VBROADCASTI32X4rm_VBROADCASTI32X4rmk_VBROADCASTI32X4rmkz_VBROADCASTI32X8rm_VBROADCASTI32X8rmk_VBROADCASTI32X8rmkz_VBROADCASTI64X2Z128rm_VBROADCASTI64X2Z128rmk_VBROADCASTI64X2Z128rmkz_VBROADCASTI64X2rm_VBROADCASTI64X2rmk_VBROADCASTI64X2rmkz_VBROADCASTI64X4rm_VBROADCASTI64X4rmk_VBROADCASTI64X4rmkz
VBROADCASTSDZ256m_VBROADCASTSDZ256mk_VBROADCASTSDZ256mkz_VBROADCASTSDZm_VBROADCASTSDZmk_VBROADCASTSDZmkz_VBROADCASTSSZ256m_VBROADCASTSSZ256mk_VBROADCASTSSZ256mkz_VBROADCASTSSZm_VBROADCASTSSZmk_VBROADCASTSSZmkz
VINSERTF32x4Z256rm_VINSERTF32x4Z256rmk_VINSERTF32x4Z256rmkz_VINSERTF32x4Zrm_VINSERTF32x4Zrmk_VINSERTF32x4Zrmkz_VINSERTF32x8Zrm_VINSERTF32x8Zrmk_VINSERTF32x8Zrmkz_VINSERTF64x2Z256rm_VINSERTF64x2Z256rmk_VINSERTF64x2Z256rmkz_VINSERTF64x2Zrm_VINSERTF64x2Zrmk_VINSERTF64x2Zrmkz_VINSERTF64x4Zrm_VINSERTF64x4Zrmk_VINSERTF64x4Zrmkz
VINSERTI32x4Z256rm_VINSERTI32x4Z256rmk_VINSERTI32x4Z256rmkz_VINSERTI32x4Zrm_VINSERTI32x4Zrmk_VINSERTI32x4Zrmkz_VINSERTI32x8Zrm_VINSERTI32x8Zrmk_VINSERTI32x8Zrmkz_VINSERTI64x2Z256rm_VINSERTI64x2Z256rmk_VINSERTI64x2Z256rmkz_VINSERTI64x2Zrm_VINSERTI64x2Zrmk_VINSERTI64x2Zrmkz_VINSERTI64x4Zrm_VINSERTI64x4Zrmk_VINSERTI64x4Zrmkz
VMOVAPDZ256rm_VMOVAPDZ256rmk_VMOVAPDZ256rmkz_VMOVAPDZrm_VMOVAPDZrmk_VMOVAPDZrmkz_VMOVAPSZ256rm_NOVLX_VMOVAPSZ256rm_VMOVAPSZ256rmk_VMOVAPSZ256rmkz_VMOVAPSZrm_VMOVAPSZrmk_VMOVAPSZrmkz_VMOVUPDZ256rm_VMOVUPDZ256rmk_VMOVUPDZ256rmkz_VMOVUPDZrm_VMOVUPDZrmk_VMOVUPDZrmkz_VMOVUPSZ256rm_NOVLX_VMOVUPSZ256rm_VMOVUPSZ256rmk_VMOVUPSZ256rmkz_VMOVUPSZrm_VMOVUPSZrmk_VMOVUPSZrmkz
VMOVDDUPZ256rm_VMOVDDUPZ256rmk_VMOVDDUPZ256rmkz_VMOVSHDUPZ256rm_VMOVSHDUPZ256rmk_VMOVSHDUPZ256rmkz_VMOVSLDUPZ256rm_VMOVSLDUPZ256rmk_VMOVSLDUPZ256rmkz
VMOVDDUPZrm_VMOVDDUPZrmk_VMOVDDUPZrmkz_VMOVSHDUPZrm_VMOVSHDUPZrmk_VMOVSHDUPZrmkz_VMOVSLDUPZrm_VMOVSLDUPZrmk_VMOVSLDUPZrmkz
VMOVDQA32Z256rm_VMOVDQA32Z256rmk_VMOVDQA32Z256rmkz_VMOVDQA32Zrm_VMOVDQA32Zrmk_VMOVDQA32Zrmkz_VMOVDQA64Z256rm_VMOVDQA64Z256rmk_VMOVDQA64Z256rmkz_VMOVDQA64Zrm_VMOVDQA64Zrmk_VMOVDQA64Zrmkz_VMOVDQU16Z256rm_VMOVDQU16Z256rmk_VMOVDQU16Z256rmkz_VMOVDQU16Zrm_VMOVDQU16Zrmk_VMOVDQU16Zrmkz_VMOVDQU32Z256rm_VMOVDQU32Z256rmk_VMOVDQU32Z256rmkz_VMOVDQU32Zrm_VMOVDQU32Zrmk_VMOVDQU32Zrmkz_VMOVDQU64Z256rm_VMOVDQU64Z256rmk_VMOVDQU64Z256rmkz_VMOVDQU64Zrm_VMOVDQU64Zrmk_VMOVDQU64Zrmkz_VMOVDQU8Z256rm_VMOVDQU8Z256rmk_VMOVDQU8Z256rmkz_VMOVDQU8Zrm_VMOVDQU8Zrmk_VMOVDQU8Zrmkz_VMOVNTDQAZ256rm
VPADDBZ256rm_VPADDBZ256rmk_VPADDBZ256rmkz_VPADDDZ256rm_VPADDDZ256rmb_VPADDDZ256rmbk_VPADDDZ256rmbkz_VPADDDZ256rmk_VPADDDZ256rmkz_VPADDQZ256rm_VPADDQZ256rmb_VPADDQZ256rmbk_VPADDQZ256rmbkz_VPADDQZ256rmk_VPADDQZ256rmkz_VPADDWZ256rm_VPADDWZ256rmk_VPADDWZ256rmkz_VPSUBBZ256rm_VPSUBBZ256rmk_VPSUBBZ256rmkz_VPSUBDZ256rm_VPSUBDZ256rmb_VPSUBDZ256rmbk_VPSUBDZ256rmbkz_VPSUBDZ256rmk_VPSUBDZ256rmkz_VPSUBQZ256rm_VPSUBQZ256rmb_VPSUBQZ256rmbk_VPSUBQZ256rmbkz_VPSUBQZ256rmk_VPSUBQZ256rmkz_VPSUBWZ256rm_VPSUBWZ256rmk_VPSUBWZ256rmkz_VPTERNLOGDZ256rmbi_VPTERNLOGDZ256rmbik_VPTERNLOGDZ256rmbikz_VPTERNLOGDZ256rmi_VPTERNLOGDZ256rmik_VPTERNLOGDZ256rmikz_VPTERNLOGQZ256rmbi_VPTERNLOGQZ256rmbik_VPTERNLOGQZ256rmbikz_VPTERNLOGQZ256rmi_VPTERNLOGQZ256rmik_VPTERNLOGQZ256rmikz
VPADDBZrm_VPADDBZrmk_VPADDBZrmkz_VPADDDZrm_VPADDDZrmb_VPADDDZrmbk_VPADDDZrmbkz_VPADDDZrmk_VPADDDZrmkz_VPADDQZrm_VPADDQZrmb_VPADDQZrmbk_VPADDQZrmbkz_VPADDQZrmk_VPADDQZrmkz_VPADDWZrm_VPADDWZrmk_VPADDWZrmkz_VPSUBBZrm_VPSUBBZrmk_VPSUBBZrmkz_VPSUBDZrm_VPSUBDZrmb_VPSUBDZrmbk_VPSUBDZrmbkz_VPSUBDZrmk_VPSUBDZrmkz_VPSUBQZrm_VPSUBQZrmb_VPSUBQZrmbk_VPSUBQZrmbkz_VPSUBQZrmk_VPSUBQZrmkz_VPSUBWZrm_VPSUBWZrmk_VPSUBWZrmkz_VPTERNLOGDZrmbi_VPTERNLOGDZrmbik_VPTERNLOGDZrmbikz_VPTERNLOGDZrmi_VPTERNLOGDZrmik_VPTERNLOGDZrmikz_VPTERNLOGQZrmbi_VPTERNLOGQZrmbik_VPTERNLOGQZrmbikz_VPTERNLOGQZrmi_VPTERNLOGQZrmik_VPTERNLOGQZrmikz
VPBLENDMBZ256rm_VPBLENDMBZ256rmk_VPBLENDMBZ256rmkz_VPBLENDMDZ256rm_VPBLENDMDZ256rmb_VPBLENDMDZ256rmbk_VPBLENDMDZ256rmbkz_VPBLENDMDZ256rmk_VPBLENDMDZ256rmkz_VPBLENDMQZ256rm_VPBLENDMQZ256rmb_VPBLENDMQZ256rmbk_VPBLENDMQZ256rmbkz_VPBLENDMQZ256rmk_VPBLENDMQZ256rmkz_VPBLENDMWZ256rm_VPBLENDMWZ256rmk_VPBLENDMWZ256rmkz
VPBLENDMBZrm_VPBLENDMBZrmk_VPBLENDMBZrmkz_VPBLENDMDZrm_VPBLENDMDZrmb_VPBLENDMDZrmbk_VPBLENDMDZrmbkz_VPBLENDMDZrmk_VPBLENDMDZrmkz_VPBLENDMQZrm_VPBLENDMQZrmb_VPBLENDMQZrmbk_VPBLENDMQZrmbkz_VPBLENDMQZrmk_VPBLENDMQZrmkz_VPBLENDMWZrm_VPBLENDMWZrmk_VPBLENDMWZrmkz
VPSCATTERQDZ128mr_VPSCATTERQDZ256mr_VSCATTERQPSZ128mr_VSCATTERQPSZ256mr
VPSCATTERDDZ128mr_VSCATTERDPSZ128mr
VPSCATTERDDZ256mr_VSCATTERDPSZ256mr
VPSCATTERDDZmr
VALIGNDZ128rmbi_VALIGNDZ128rmbik_VALIGNDZ128rmbikz_VALIGNDZ128rmi_VALIGNDZ128rmik_VALIGNDZ128rmikz_VALIGNQZ128rmbi_VALIGNQZ128rmbik_VALIGNQZ128rmbikz_VALIGNQZ128rmi_VALIGNQZ128rmik_VALIGNQZ128rmikz
VCMPPDZ128rmbi_VCMPPDZ128rmbi_alt_VCMPPDZ128rmbi_altk_VCMPPDZ128rmbik_VCMPPDZ128rmi_VCMPPDZ128rmi_alt_VCMPPDZ128rmi_altk_VCMPPDZ128rmik_VCMPPSZ128rmbi_VCMPPSZ128rmbi_alt_VCMPPSZ128rmbi_altk_VCMPPSZ128rmbik_VCMPPSZ128rmi_VCMPPSZ128rmi_alt_VCMPPSZ128rmi_altk_VCMPPSZ128rmik
VCMPSDZrm_VCMPSDZrm_Int_VCMPSDZrm_Intk_VCMPSDZrmi_alt_VCMPSDZrmi_altk_VCMPSSZrm_VCMPSSZrm_Int_VCMPSSZrm_Intk_VCMPSSZrmi_alt_VCMPSSZrmi_altk_VFPCLASSSSZrm_VFPCLASSSSZrmk
VPCMPBZ128rmi_VPCMPBZ128rmi_alt_VPCMPBZ128rmik_VPCMPBZ128rmik_alt_VPCMPDZ128rmi_VPCMPDZ128rmi_alt_VPCMPDZ128rmib_VPCMPDZ128rmib_alt_VPCMPDZ128rmibk_VPCMPDZ128rmibk_alt_VPCMPDZ128rmik_VPCMPDZ128rmik_alt_VPCMPEQBZ128rm_VPCMPEQBZ128rmk_VPCMPEQDZ128rm_VPCMPEQDZ128rmb_VPCMPEQDZ128rmbk_VPCMPEQDZ128rmk_VPCMPEQQZ128rm_VPCMPEQQZ128rmb_VPCMPEQQZ128rmbk_VPCMPEQQZ128rmk_VPCMPEQWZ128rm_VPCMPEQWZ128rmk_VPCMPGTBZ128rm_VPCMPGTBZ128rmk_VPCMPGTDZ128rm_VPCMPGTDZ128rmb_VPCMPGTDZ128rmbk_VPCMPGTDZ128rmk_VPCMPGTQZ128rm_VPCMPGTQZ128rmb_VPCMPGTQZ128rmbk_VPCMPGTQZ128rmk_VPCMPGTWZ128rm_VPCMPGTWZ128rmk_VPCMPQZ128rmi_VPCMPQZ128rmi_alt_VPCMPQZ128rmib_VPCMPQZ128rmib_alt_VPCMPQZ128rmibk_VPCMPQZ128rmibk_alt_VPCMPQZ128rmik_VPCMPQZ128rmik_alt_VPCMPUBZ128rmi_VPCMPUBZ128rmi_alt_VPCMPUBZ128rmik_VPCMPUBZ128rmik_alt_VPCMPUDZ128rmi_VPCMPUDZ128rmi_alt_VPCMPUDZ128rmib_VPCMPUDZ128rmib_alt_VPCMPUDZ128rmibk_VPCMPUDZ128rmibk_alt_VPCMPUDZ128rmik_VPCMPUDZ128rmik_alt_VPCMPUQZ128rmi_VPCMPUQZ128rmi_alt_VPCMPUQZ128rmib_VPCMPUQZ128rmib_alt_VPCMPUQZ128rmibk_VPCMPUQZ128rmibk_alt_VPCMPUQZ128rmik_VPCMPUQZ128rmik_alt_VPCMPUWZ128rmi_VPCMPUWZ128rmi_alt_VPCMPUWZ128rmik_VPCMPUWZ128rmik_alt_VPCMPWZ128rmi_VPCMPWZ128rmi_alt_VPCMPWZ128rmik_VPCMPWZ128rmik_alt_VPMAXSQZ128rm_VPMAXSQZ128rmb_VPMAXSQZ128rmbk_VPMAXSQZ128rmbkz_VPMAXSQZ128rmk_VPMAXSQZ128rmkz_VPMAXUQZ128rm_VPMAXUQZ128rmb_VPMAXUQZ128rmbk_VPMAXUQZ128rmbkz_VPMAXUQZ128rmk_VPMAXUQZ128rmkz_VPMINSQZ128rm_VPMINSQZ128rmb_VPMINSQZ128rmbk_VPMINSQZ128rmbkz_VPMINSQZ128rmk_VPMINSQZ128rmkz_VPMINUQZ128rm_VPMINUQZ128rmb_VPMINUQZ128rmbk_VPMINUQZ128rmbkz_VPMINUQZ128rmk_VPMINUQZ128rmkz
VPERMI2D128rm_VPERMI2D128rmb_VPERMI2D128rmbk_VPERMI2D128rmbkz_VPERMI2D128rmk_VPERMI2D128rmkz_VPERMI2Q128rm_VPERMI2Q128rmb_VPERMI2Q128rmbk_VPERMI2Q128rmbkz_VPERMI2Q128rmk_VPERMI2Q128rmkz_VPERMT2D128rm_VPERMT2D128rmb_VPERMT2D128rmbk_VPERMT2D128rmbkz_VPERMT2D128rmk_VPERMT2D128rmkz_VPERMT2Q128rm_VPERMT2Q128rmb_VPERMT2Q128rmbk_VPERMT2Q128rmbkz_VPERMT2Q128rmk_VPERMT2Q128rmkz
VPERMI2PD128rm_VPERMI2PD128rmb_VPERMI2PD128rmbk_VPERMI2PD128rmbkz_VPERMI2PD128rmk_VPERMI2PD128rmkz_VPERMI2PS128rm_VPERMI2PS128rmb_VPERMI2PS128rmbk_VPERMI2PS128rmbkz_VPERMI2PS128rmk_VPERMI2PS128rmkz_VPERMT2PD128rm_VPERMT2PD128rmb_VPERMT2PD128rmbk_VPERMT2PD128rmbkz_VPERMT2PD128rmk_VPERMT2PD128rmkz_VPERMT2PS128rm_VPERMT2PS128rmb_VPERMT2PS128rmbk_VPERMT2PS128rmbkz_VPERMT2PS128rmk_VPERMT2PS128rmkz
VPMOVSXBDZ128rm_VPMOVSXBDZ128rmk_VPMOVSXBDZ128rmkz_VPMOVSXBQZ128rm_VPMOVSXBQZ128rmk_VPMOVSXBQZ128rmkz_VPMOVSXBWZ128rm_VPMOVSXBWZ128rmk_VPMOVSXBWZ128rmkz_VPMOVSXDQZ128rm_VPMOVSXDQZ128rmk_VPMOVSXDQZ128rmkz_VPMOVSXWDZ128rm_VPMOVSXWDZ128rmk_VPMOVSXWDZ128rmkz_VPMOVSXWQZ128rm_VPMOVSXWQZ128rmk_VPMOVSXWQZ128rmkz_VPMOVZXBDZ128rm_VPMOVZXBDZ128rmk_VPMOVZXBDZ128rmkz_VPMOVZXBQZ128rm_VPMOVZXBQZ128rmk_VPMOVZXBQZ128rmkz_VPMOVZXBWZ128rm_VPMOVZXBWZ128rmk_VPMOVZXBWZ128rmkz_VPMOVZXDQZ128rm_VPMOVZXDQZ128rmk_VPMOVZXDQZ128rmkz_VPMOVZXWDZ128rm_VPMOVZXWDZ128rmk_VPMOVZXWDZ128rmkz_VPMOVZXWQZ128rm_VPMOVZXWQZ128rmk_VPMOVZXWQZ128rmkz
VPTESTMBZ128rm_VPTESTMBZ128rmk_VPTESTMDZ128rm_VPTESTMDZ128rmb_VPTESTMDZ128rmbk_VPTESTMDZ128rmk_VPTESTMQZ128rm_VPTESTMQZ128rmb_VPTESTMQZ128rmbk_VPTESTMQZ128rmk_VPTESTMWZ128rm_VPTESTMWZ128rmk_VPTESTNMBZ128rm_VPTESTNMBZ128rmk_VPTESTNMDZ128rm_VPTESTNMDZ128rmb_VPTESTNMDZ128rmbk_VPTESTNMDZ128rmk_VPTESTNMQZ128rm_VPTESTNMQZ128rmb_VPTESTNMQZ128rmbk_VPTESTNMQZ128rmk_VPTESTNMWZ128rm_VPTESTNMWZ128rmk
VALIGNDZ256rmbi_VALIGNDZ256rmbik_VALIGNDZ256rmbikz_VALIGNDZ256rmi_VALIGNDZ256rmik_VALIGNDZ256rmikz_VALIGNQZ256rmbi_VALIGNQZ256rmbik_VALIGNQZ256rmbikz_VALIGNQZ256rmi_VALIGNQZ256rmik_VALIGNQZ256rmikz
VALIGNDZrmbi_VALIGNDZrmbik_VALIGNDZrmbikz_VALIGNDZrmi_VALIGNDZrmik_VALIGNDZrmikz_VALIGNQZrmbi_VALIGNQZrmbik_VALIGNQZrmbikz_VALIGNQZrmi_VALIGNQZrmik_VALIGNQZrmikz
VCMPPDZ256rmbi_VCMPPDZ256rmbi_alt_VCMPPDZ256rmbi_altk_VCMPPDZ256rmbik_VCMPPDZ256rmi_VCMPPDZ256rmi_alt_VCMPPDZ256rmi_altk_VCMPPDZ256rmik_VCMPPSZ256rmbi_VCMPPSZ256rmbi_alt_VCMPPSZ256rmbi_altk_VCMPPSZ256rmbik_VCMPPSZ256rmi_VCMPPSZ256rmi_alt_VCMPPSZ256rmi_altk_VCMPPSZ256rmik
VCMPPDZrmbi_VCMPPDZrmbi_alt_VCMPPDZrmbi_altk_VCMPPDZrmbik_VCMPPDZrmi_VCMPPDZrmi_alt_VCMPPDZrmi_altk_VCMPPDZrmik_VCMPPSZrmbi_VCMPPSZrmbi_alt_VCMPPSZrmbi_altk_VCMPPSZrmbik_VCMPPSZrmi_VCMPPSZrmi_alt_VCMPPSZrmi_altk_VCMPPSZrmik
VPCMPBZ256rmi_VPCMPBZ256rmi_alt_VPCMPBZ256rmik_VPCMPBZ256rmik_alt_VPCMPDZ256rmi_VPCMPDZ256rmi_alt_VPCMPDZ256rmib_VPCMPDZ256rmib_alt_VPCMPDZ256rmibk_VPCMPDZ256rmibk_alt_VPCMPDZ256rmik_VPCMPDZ256rmik_alt_VPCMPEQBZ256rm_VPCMPEQBZ256rmk_VPCMPEQDZ256rm_VPCMPEQDZ256rmb_VPCMPEQDZ256rmbk_VPCMPEQDZ256rmk_VPCMPEQQZ256rm_VPCMPEQQZ256rmb_VPCMPEQQZ256rmbk_VPCMPEQQZ256rmk_VPCMPEQWZ256rm_VPCMPEQWZ256rmk_VPCMPGTBZ256rm_VPCMPGTBZ256rmk_VPCMPGTDZ256rm_VPCMPGTDZ256rmb_VPCMPGTDZ256rmbk_VPCMPGTDZ256rmk_VPCMPGTQZ256rm_VPCMPGTQZ256rmb_VPCMPGTQZ256rmbk_VPCMPGTQZ256rmk_VPCMPGTWZ256rm_VPCMPGTWZ256rmk_VPCMPQZ256rmi_VPCMPQZ256rmi_alt_VPCMPQZ256rmib_VPCMPQZ256rmib_alt_VPCMPQZ256rmibk_VPCMPQZ256rmibk_alt_VPCMPQZ256rmik_VPCMPQZ256rmik_alt_VPCMPUBZ256rmi_VPCMPUBZ256rmi_alt_VPCMPUBZ256rmik_VPCMPUBZ256rmik_alt_VPCMPUDZ256rmi_VPCMPUDZ256rmi_alt_VPCMPUDZ256rmib_VPCMPUDZ256rmib_alt_VPCMPUDZ256rmibk_VPCMPUDZ256rmibk_alt_VPCMPUDZ256rmik_VPCMPUDZ256rmik_alt_VPCMPUQZ256rmi_VPCMPUQZ256rmi_alt_VPCMPUQZ256rmib_VPCMPUQZ256rmib_alt_VPCMPUQZ256rmibk_VPCMPUQZ256rmibk_alt_VPCMPUQZ256rmik_VPCMPUQZ256rmik_alt_VPCMPUWZ256rmi_VPCMPUWZ256rmi_alt_VPCMPUWZ256rmik_VPCMPUWZ256rmik_alt_VPCMPWZ256rmi_VPCMPWZ256rmi_alt_VPCMPWZ256rmik_VPCMPWZ256rmik_alt_VPMAXSQZ256rm_VPMAXSQZ256rmb_VPMAXSQZ256rmbk_VPMAXSQZ256rmbkz_VPMAXSQZ256rmk_VPMAXSQZ256rmkz_VPMAXUQZ256rm_VPMAXUQZ256rmb_VPMAXUQZ256rmbk_VPMAXUQZ256rmbkz_VPMAXUQZ256rmk_VPMAXUQZ256rmkz_VPMINSQZ256rm_VPMINSQZ256rmb_VPMINSQZ256rmbk_VPMINSQZ256rmbkz_VPMINSQZ256rmk_VPMINSQZ256rmkz_VPMINUQZ256rm_VPMINUQZ256rmb_VPMINUQZ256rmbk_VPMINUQZ256rmbkz_VPMINUQZ256rmk_VPMINUQZ256rmkz
VPCMPBZrmi_VPCMPBZrmi_alt_VPCMPBZrmik_VPCMPBZrmik_alt_VPCMPDZrmi_VPCMPDZrmi_alt_VPCMPDZrmib_VPCMPDZrmib_alt_VPCMPDZrmibk_VPCMPDZrmibk_alt_VPCMPDZrmik_VPCMPDZrmik_alt_VPCMPEQBZrm_VPCMPEQBZrmk_VPCMPEQDZrm_VPCMPEQDZrmb_VPCMPEQDZrmbk_VPCMPEQDZrmk_VPCMPEQQZrm_VPCMPEQQZrmb_VPCMPEQQZrmbk_VPCMPEQQZrmk_VPCMPEQWZrm_VPCMPEQWZrmk_VPCMPGTBZrm_VPCMPGTBZrmk_VPCMPGTDZrm_VPCMPGTDZrmb_VPCMPGTDZrmbk_VPCMPGTDZrmk_VPCMPGTQZrm_VPCMPGTQZrmb_VPCMPGTQZrmbk_VPCMPGTQZrmk_VPCMPGTWZrm_VPCMPGTWZrmk_VPCMPQZrmi_VPCMPQZrmi_alt_VPCMPQZrmib_VPCMPQZrmib_alt_VPCMPQZrmibk_VPCMPQZrmibk_alt_VPCMPQZrmik_VPCMPQZrmik_alt_VPCMPUBZrmi_VPCMPUBZrmi_alt_VPCMPUBZrmik_VPCMPUBZrmik_alt_VPCMPUDZrmi_VPCMPUDZrmi_alt_VPCMPUDZrmib_VPCMPUDZrmib_alt_VPCMPUDZrmibk_VPCMPUDZrmibk_alt_VPCMPUDZrmik_VPCMPUDZrmik_alt_VPCMPUQZrmi_VPCMPUQZrmi_alt_VPCMPUQZrmib_VPCMPUQZrmib_alt_VPCMPUQZrmibk_VPCMPUQZrmibk_alt_VPCMPUQZrmik_VPCMPUQZrmik_alt_VPCMPUWZrmi_VPCMPUWZrmi_alt_VPCMPUWZrmik_VPCMPUWZrmik_alt_VPCMPWZrmi_VPCMPWZrmi_alt_VPCMPWZrmik_VPCMPWZrmik_alt_VPMAXSQZrm_VPMAXSQZrmb_VPMAXSQZrmbk_VPMAXSQZrmbkz_VPMAXSQZrmk_VPMAXSQZrmkz_VPMAXUQZrm_VPMAXUQZrmb_VPMAXUQZrmbk_VPMAXUQZrmbkz_VPMAXUQZrmk_VPMAXUQZrmkz_VPMINSQZrm_VPMINSQZrmb_VPMINSQZrmbk_VPMINSQZrmbkz_VPMINSQZrmk_VPMINSQZrmkz_VPMINUQZrm_VPMINUQZrmb_VPMINUQZrmbk_VPMINUQZrmbkz_VPMINUQZrmk_VPMINUQZrmkz
VPTESTMBZ256rm_VPTESTMBZ256rmk_VPTESTMDZ256rm_VPTESTMDZ256rmb_VPTESTMDZ256rmbk_VPTESTMDZ256rmk_VPTESTMQZ256rm_VPTESTMQZ256rmb_VPTESTMQZ256rmbk_VPTESTMQZ256rmk_VPTESTMWZ256rm_VPTESTMWZ256rmk_VPTESTNMBZ256rm_VPTESTNMBZ256rmk_VPTESTNMDZ256rm_VPTESTNMDZ256rmb_VPTESTNMDZ256rmbk_VPTESTNMDZ256rmk_VPTESTNMQZ256rm_VPTESTNMQZ256rmb_VPTESTNMQZ256rmbk_VPTESTNMQZ256rmk_VPTESTNMWZ256rm_VPTESTNMWZ256rmk
VPTESTMBZrm_VPTESTMBZrmk_VPTESTMDZrm_VPTESTMDZrmb_VPTESTMDZrmbk_VPTESTMDZrmk_VPTESTMQZrm_VPTESTMQZrmb_VPTESTMQZrmbk_VPTESTMQZrmk_VPTESTMWZrm_VPTESTMWZrmk_VPTESTNMBZrm_VPTESTNMBZrmk_VPTESTNMDZrm_VPTESTNMDZrmb_VPTESTNMDZrmbk_VPTESTNMDZrmk_VPTESTNMQZrm_VPTESTNMQZrmb_VPTESTNMQZrmbk_VPTESTNMQZrmk_VPTESTNMWZrm_VPTESTNMWZrmk
VCVTDQ2PDZ128rm_VCVTDQ2PDZ128rmb_VCVTDQ2PDZ128rmbk_VCVTDQ2PDZ128rmbkz_VCVTDQ2PDZ128rmk_VCVTDQ2PDZ128rmkz_VCVTQQ2PDZ128rm_VCVTQQ2PDZ128rmb_VCVTQQ2PDZ128rmbk_VCVTQQ2PDZ128rmbkz_VCVTQQ2PDZ128rmk_VCVTQQ2PDZ128rmkz_VCVTUDQ2PDZ128rm_VCVTUDQ2PDZ128rmb_VCVTUDQ2PDZ128rmbk_VCVTUDQ2PDZ128rmbkz_VCVTUDQ2PDZ128rmk_VCVTUDQ2PDZ128rmkz_VCVTUQQ2PDZ128rm_VCVTUQQ2PDZ128rmb_VCVTUQQ2PDZ128rmbk_VCVTUQQ2PDZ128rmbkz_VCVTUQQ2PDZ128rmk_VCVTUQQ2PDZ128rmkz
VCVTDQ2PSZ128rm_VCVTDQ2PSZ128rmb_VCVTDQ2PSZ128rmbk_VCVTDQ2PSZ128rmbkz_VCVTDQ2PSZ128rmk_VCVTDQ2PSZ128rmkz_VCVTQQ2PSZ128rm_VCVTQQ2PSZ128rmb_VCVTQQ2PSZ128rmbk_VCVTQQ2PSZ128rmbkz_VCVTQQ2PSZ128rmk_VCVTQQ2PSZ128rmkz_VCVTUDQ2PSZ128rm_VCVTUDQ2PSZ128rmb_VCVTUDQ2PSZ128rmbk_VCVTUDQ2PSZ128rmbkz_VCVTUDQ2PSZ128rmk_VCVTUDQ2PSZ128rmkz_VCVTUQQ2PSZ128rm_VCVTUQQ2PSZ128rmb_VCVTUQQ2PSZ128rmbk_VCVTUQQ2PSZ128rmbkz_VCVTUQQ2PSZ128rmk_VCVTUQQ2PSZ128rmkz
VCVTPD2QQZ128rm_VCVTPD2QQZ128rmb_VCVTPD2QQZ128rmbk_VCVTPD2QQZ128rmbkz_VCVTPD2QQZ128rmk_VCVTPD2QQZ128rmkz_VCVTPD2UQQZ128rm_VCVTPD2UQQZ128rmb_VCVTPD2UQQZ128rmbk_VCVTPD2UQQZ128rmbkz_VCVTPD2UQQZ128rmk_VCVTPD2UQQZ128rmkz_VCVTTPD2QQZ128rm_VCVTTPD2QQZ128rmb_VCVTTPD2QQZ128rmbk_VCVTTPD2QQZ128rmbkz_VCVTTPD2QQZ128rmk_VCVTTPD2QQZ128rmkz_VCVTTPD2UQQZ128rm_VCVTTPD2UQQZ128rmb_VCVTTPD2UQQZ128rmbk_VCVTTPD2UQQZ128rmbkz_VCVTTPD2UQQZ128rmk_VCVTTPD2UQQZ128rmkz
VCVTPH2PSZ128rm_VCVTPH2PSZ128rmk_VCVTPH2PSZ128rmkz
VCVTPS2DQZ128rm_VCVTPS2DQZ128rmb_VCVTPS2DQZ128rmbk_VCVTPS2DQZ128rmbkz_VCVTPS2DQZ128rmk_VCVTPS2DQZ128rmkz_VCVTPS2QQZ128rm_VCVTPS2QQZ128rmb_VCVTPS2QQZ128rmbk_VCVTPS2QQZ128rmbkz_VCVTPS2QQZ128rmk_VCVTPS2QQZ128rmkz_VCVTPS2UDQZ128rm_VCVTPS2UDQZ128rmb_VCVTPS2UDQZ128rmbk_VCVTPS2UDQZ128rmbkz_VCVTPS2UDQZ128rmk_VCVTPS2UDQZ128rmkz_VCVTPS2UQQZ128rm_VCVTPS2UQQZ128rmb_VCVTPS2UQQZ128rmbk_VCVTPS2UQQZ128rmbkz_VCVTPS2UQQZ128rmk_VCVTPS2UQQZ128rmkz_VCVTTPS2DQZ128rm_VCVTTPS2DQZ128rmb_VCVTTPS2DQZ128rmbk_VCVTTPS2DQZ128rmbkz_VCVTTPS2DQZ128rmk_VCVTTPS2DQZ128rmkz_VCVTTPS2QQZ128rm_VCVTTPS2QQZ128rmb_VCVTTPS2QQZ128rmbk_VCVTTPS2QQZ128rmbkz_VCVTTPS2QQZ128rmk_VCVTTPS2QQZ128rmkz_VCVTTPS2UDQZ128rm_VCVTTPS2UDQZ128rmb_VCVTTPS2UDQZ128rmbk_VCVTTPS2UDQZ128rmbkz_VCVTTPS2UDQZ128rmk_VCVTTPS2UDQZ128rmkz_VCVTTPS2UQQZ128rm_VCVTTPS2UQQZ128rmb_VCVTTPS2UQQZ128rmbk_VCVTTPS2UQQZ128rmbkz_VCVTTPS2UQQZ128rmk_VCVTTPS2UQQZ128rmkz
VCVTPS2PDZ128rm_VCVTPS2PDZ128rmb_VCVTPS2PDZ128rmbk_VCVTPS2PDZ128rmbkz_VCVTPS2PDZ128rmk_VCVTPS2PDZ128rmkz
VCVTSS2SDZrm_VCVTSS2SDZrm_Int_VCVTSS2SDZrm_Intk_VCVTSS2SDZrm_Intkz
VEXPANDPDZ128rm_VEXPANDPDZ128rmk_VEXPANDPDZ128rmkz_VEXPANDPSZ128rm_VEXPANDPSZ128rmk_VEXPANDPSZ128rmkz_VPEXPANDDZ128rm_VPEXPANDDZ128rmk_VPEXPANDDZ128rmkz_VPEXPANDQZ128rm_VPEXPANDQZ128rmk_VPEXPANDQZ128rmkz
VCVTDQ2PDZ256rm_VCVTDQ2PDZ256rmb_VCVTDQ2PDZ256rmbk_VCVTDQ2PDZ256rmbkz_VCVTDQ2PDZ256rmk_VCVTDQ2PDZ256rmkz_VCVTQQ2PDZ256rm_VCVTQQ2PDZ256rmb_VCVTQQ2PDZ256rmbk_VCVTQQ2PDZ256rmbkz_VCVTQQ2PDZ256rmk_VCVTQQ2PDZ256rmkz_VCVTUDQ2PDZ256rm_VCVTUDQ2PDZ256rmb_VCVTUDQ2PDZ256rmbk_VCVTUDQ2PDZ256rmbkz_VCVTUDQ2PDZ256rmk_VCVTUDQ2PDZ256rmkz_VCVTUQQ2PDZ256rm_VCVTUQQ2PDZ256rmb_VCVTUQQ2PDZ256rmbk_VCVTUQQ2PDZ256rmbkz_VCVTUQQ2PDZ256rmk_VCVTUQQ2PDZ256rmkz
VCVTDQ2PDZrm_VCVTDQ2PDZrmb_VCVTDQ2PDZrmbk_VCVTDQ2PDZrmbkz_VCVTDQ2PDZrmk_VCVTDQ2PDZrmkz_VCVTQQ2PDZrm_VCVTQQ2PDZrmb_VCVTQQ2PDZrmbk_VCVTQQ2PDZrmbkz_VCVTQQ2PDZrmk_VCVTQQ2PDZrmkz_VCVTUDQ2PDZrm_VCVTUDQ2PDZrmb_VCVTUDQ2PDZrmbk_VCVTUDQ2PDZrmbkz_VCVTUDQ2PDZrmk_VCVTUDQ2PDZrmkz_VCVTUQQ2PDZrm_VCVTUQQ2PDZrmb_VCVTUQQ2PDZrmbk_VCVTUQQ2PDZrmbkz_VCVTUQQ2PDZrmk_VCVTUQQ2PDZrmkz
VCVTDQ2PSZ256rm_VCVTDQ2PSZ256rmb_VCVTDQ2PSZ256rmbk_VCVTDQ2PSZ256rmbkz_VCVTDQ2PSZ256rmk_VCVTDQ2PSZ256rmkz_VCVTQQ2PSZ256rm_VCVTQQ2PSZ256rmb_VCVTQQ2PSZ256rmbk_VCVTQQ2PSZ256rmbkz_VCVTQQ2PSZ256rmk_VCVTQQ2PSZ256rmkz_VCVTUDQ2PSZ256rm_VCVTUDQ2PSZ256rmb_VCVTUDQ2PSZ256rmbk_VCVTUDQ2PSZ256rmbkz_VCVTUDQ2PSZ256rmk_VCVTUDQ2PSZ256rmkz_VCVTUQQ2PSZ256rm_VCVTUQQ2PSZ256rmb_VCVTUQQ2PSZ256rmbk_VCVTUQQ2PSZ256rmbkz_VCVTUQQ2PSZ256rmk_VCVTUQQ2PSZ256rmkz
VCVTDQ2PSZrm_VCVTDQ2PSZrmb_VCVTDQ2PSZrmbk_VCVTDQ2PSZrmbkz_VCVTDQ2PSZrmk_VCVTDQ2PSZrmkz_VCVTUDQ2PSZrm_VCVTUDQ2PSZrmb_VCVTUDQ2PSZrmbk_VCVTUDQ2PSZrmbkz_VCVTUDQ2PSZrmk_VCVTUDQ2PSZrmkz
VCVTPH2PSZ256rm_VCVTPH2PSZ256rmk_VCVTPH2PSZ256rmkz
VCVTPH2PSZrm_VCVTPH2PSZrmk_VCVTPH2PSZrmkz
VCVTPS2PDZ256rm_VCVTPS2PDZ256rmb_VCVTPS2PDZ256rmbk_VCVTPS2PDZ256rmbkz_VCVTPS2PDZ256rmk_VCVTPS2PDZ256rmkz
VCVTPS2PDZrm_VCVTPS2PDZrmb_VCVTPS2PDZrmbk_VCVTPS2PDZrmbkz_VCVTPS2PDZrmk_VCVTPS2PDZrmkz
VCVTPD2QQZ256rm_VCVTPD2QQZ256rmb_VCVTPD2QQZ256rmbk_VCVTPD2QQZ256rmbkz_VCVTPD2QQZ256rmk_VCVTPD2QQZ256rmkz_VCVTTPD2QQZ256rm_VCVTTPD2QQZ256rmb_VCVTTPD2QQZ256rmbk_VCVTTPD2QQZ256rmbkz_VCVTTPD2QQZ256rmk_VCVTTPD2QQZ256rmkz_VCVTPD2UQQZ256rm_VCVTPD2UQQZ256rmb_VCVTPD2UQQZ256rmbk_VCVTPD2UQQZ256rmbkz_VCVTPD2UQQZ256rmk_VCVTPD2UQQZ256rmkz_VCVTTPD2UQQZ256rm_VCVTTPD2UQQZ256rmb_VCVTTPD2UQQZ256rmbk_VCVTTPD2UQQZ256rmbkz_VCVTTPD2UQQZ256rmk_VCVTTPD2UQQZ256rmkz
VCVTPD2QQZrm_VCVTPD2QQZrmb_VCVTPD2QQZrmbk_VCVTPD2QQZrmbkz_VCVTPD2QQZrmk_VCVTPD2QQZrmkz_VCVTTPD2QQZrm_VCVTTPD2QQZrmb_VCVTTPD2QQZrmbk_VCVTTPD2QQZrmbkz_VCVTTPD2QQZrmk_VCVTTPD2QQZrmkz_VCVTPD2UQQZrm_VCVTPD2UQQZrmb_VCVTPD2UQQZrmbk_VCVTPD2UQQZrmbkz_VCVTPD2UQQZrmk_VCVTPD2UQQZrmkz_VCVTTPD2UQQZrm_VCVTTPD2UQQZrmb_VCVTTPD2UQQZrmbk_VCVTTPD2UQQZrmbkz_VCVTTPD2UQQZrmk_VCVTTPD2UQQZrmkz
VCVTPS2DQZ256rm_VCVTPS2DQZ256rmb_VCVTPS2DQZ256rmbk_VCVTPS2DQZ256rmbkz_VCVTPS2DQZ256rmk_VCVTPS2DQZ256rmkz_VCVTTPS2DQZ256rm_VCVTTPS2DQZ256rmb_VCVTTPS2DQZ256rmbk_VCVTTPS2DQZ256rmbkz_VCVTTPS2DQZ256rmk_VCVTTPS2DQZ256rmkz_VCVTPS2QQZ256rm_VCVTPS2QQZ256rmb_VCVTPS2QQZ256rmbk_VCVTPS2QQZ256rmbkz_VCVTPS2QQZ256rmk_VCVTPS2QQZ256rmkz_VCVTTPS2QQZ256rm_VCVTTPS2QQZ256rmb_VCVTTPS2QQZ256rmbk_VCVTTPS2QQZ256rmbkz_VCVTTPS2QQZ256rmk_VCVTTPS2QQZ256rmkz_VCVTPS2UDQZ256rm_VCVTPS2UDQZ256rmb_VCVTPS2UDQZ256rmbk_VCVTPS2UDQZ256rmbkz_VCVTPS2UDQZ256rmk_VCVTPS2UDQZ256rmkz_VCVTTPS2UDQZ256rm_VCVTTPS2UDQZ256rmb_VCVTTPS2UDQZ256rmbk_VCVTTPS2UDQZ256rmbkz_VCVTTPS2UDQZ256rmk_VCVTTPS2UDQZ256rmkz_VCVTPS2UQQZ256rm_VCVTPS2UQQZ256rmb_VCVTPS2UQQZ256rmbk_VCVTPS2UQQZ256rmbkz_VCVTPS2UQQZ256rmk_VCVTPS2UQQZ256rmkz_VCVTTPS2UQQZ256rm_VCVTTPS2UQQZ256rmb_VCVTTPS2UQQZ256rmbk_VCVTTPS2UQQZ256rmbkz_VCVTTPS2UQQZ256rmk_VCVTTPS2UQQZ256rmkz
VCVTPS2DQZrm_VCVTPS2DQZrmb_VCVTPS2DQZrmbk_VCVTPS2DQZrmbkz_VCVTPS2DQZrmk_VCVTPS2DQZrmkz_VCVTTPS2DQZrm_VCVTTPS2DQZrmb_VCVTTPS2DQZrmbk_VCVTTPS2DQZrmbkz_VCVTTPS2DQZrmk_VCVTTPS2DQZrmkz_VCVTPS2UDQZrm_VCVTPS2UDQZrmb_VCVTPS2UDQZrmbk_VCVTPS2UDQZrmbkz_VCVTPS2UDQZrmk_VCVTPS2UDQZrmkz_VCVTTPS2UDQZrm_VCVTTPS2UDQZrmb_VCVTTPS2UDQZrmbk_VCVTTPS2UDQZrmbkz_VCVTTPS2UDQZrmk_VCVTTPS2UDQZrmkz
VEXPANDPDZ256rm_VEXPANDPDZ256rmk_VEXPANDPDZ256rmkz_VEXPANDPDZrm_VEXPANDPDZrmk_VEXPANDPDZrmkz_VEXPANDPSZ256rm_VEXPANDPSZ256rmk_VEXPANDPSZ256rmkz_VEXPANDPSZrm_VEXPANDPSZrmk_VEXPANDPSZrmkz_VPEXPANDDZ256rm_VPEXPANDDZ256rmk_VPEXPANDDZ256rmkz_VPEXPANDDZrm_VPEXPANDDZrmk_VPEXPANDDZrmkz_VPEXPANDQZ256rm_VPEXPANDQZ256rmk_VPEXPANDQZ256rmkz_VPEXPANDQZrm_VPEXPANDQZrmk_VPEXPANDQZrmkz
VCVTSD2SSZrm_VCVTSD2SSZrm_Int_VCVTSD2SSZrm_Intk_VCVTSD2SSZrm_Intkz
VPCONFLICTQZ128rm_VPCONFLICTQZ128rmb_VPCONFLICTQZ128rmbk_VPCONFLICTQZ128rmbkz_VPCONFLICTQZ128rmk_VPCONFLICTQZ128rmkz
VPMULLQZ128rr_VPMULLQZ128rrk_VPMULLQZ128rrkz
VPMULLQZ256rr_VPMULLQZ256rrk_VPMULLQZ256rrkz
VPMULLQZrr_VPMULLQZrrk_VPMULLQZrrkz
VPERMWZ128rm_VPERMWZ128rmk_VPERMWZ128rmkz
VCVTSD2USIZrm_Int_VCVTTSD2USIZrm_VCVTTSD2USIZrm_Int
VCVTSS2USI64Zrm_Int_VCVTTSS2USI64Zrm_VCVTTSS2USI64Zrm_Int
VCVTPS2QQZrm_VCVTPS2QQZrmb_VCVTPS2QQZrmbk_VCVTPS2QQZrmbkz_VCVTPS2QQZrmk_VCVTPS2QQZrmkz_VCVTTPS2QQZrm_VCVTTPS2QQZrmb_VCVTTPS2QQZrmbk_VCVTTPS2QQZrmbkz_VCVTTPS2QQZrmk_VCVTTPS2QQZrmkz_VCVTPS2UQQZrm_VCVTPS2UQQZrmb_VCVTPS2UQQZrmbk_VCVTPS2UQQZrmbkz_VCVTPS2UQQZrmk_VCVTPS2UQQZrmkz_VCVTTPS2UQQZrm_VCVTTPS2UQQZrmb_VCVTTPS2UQQZrmbk_VCVTTPS2UQQZrmbkz_VCVTTPS2UQQZrmk_VCVTTPS2UQQZrmkz
VPERMWZ256rm_VPERMWZ256rmk_VPERMWZ256rmkz_VPERMWZrm_VPERMWZrmk_VPERMWZrmkz
VPERMI2W128rm_VPERMI2W128rmk_VPERMI2W128rmkz_VPERMT2W128rm_VPERMT2W128rmk_VPERMT2W128rmkz
VCVTPD2DQZrm_VCVTPD2DQZrmb_VCVTPD2DQZrmbk_VCVTPD2DQZrmbkz_VCVTPD2DQZrmk_VCVTPD2DQZrmkz_VCVTPD2UDQZrm_VCVTPD2UDQZrmb_VCVTPD2UDQZrmbk_VCVTPD2UDQZrmbkz_VCVTPD2UDQZrmk_VCVTPD2UDQZrmkz_VCVTTPD2DQZrm_VCVTTPD2DQZrmb_VCVTTPD2DQZrmbk_VCVTTPD2DQZrmbkz_VCVTTPD2DQZrmk_VCVTTPD2DQZrmkz_VCVTTPD2UDQZrm_VCVTTPD2UDQZrmb_VCVTTPD2UDQZrmbk_VCVTTPD2UDQZrmbkz_VCVTTPD2UDQZrmk_VCVTTPD2UDQZrmkz
VCVTPD2PSZrm_VCVTPD2PSZrmb_VCVTPD2PSZrmbk_VCVTPD2PSZrmbkz_VCVTPD2PSZrmk_VCVTPD2PSZrmkz
VCVTQQ2PSZrm_VCVTQQ2PSZrmb_VCVTQQ2PSZrmbk_VCVTQQ2PSZrmbkz_VCVTQQ2PSZrmk_VCVTQQ2PSZrmkz_VCVTUQQ2PSZrm_VCVTUQQ2PSZrmb_VCVTUQQ2PSZrmbk_VCVTUQQ2PSZrmbkz_VCVTUQQ2PSZrmk_VCVTUQQ2PSZrmkz
VPERMI2W256rm_VPERMI2W256rmk_VPERMI2W256rmkz_VPERMI2Wrm_VPERMI2Wrmk_VPERMI2Wrmkz_VPERMT2W256rm_VPERMT2W256rmk_VPERMT2W256rmkz_VPERMT2Wrm_VPERMT2Wrmk_VPERMT2Wrmkz
VPCONFLICTDZ128rm_VPCONFLICTDZ128rmb_VPCONFLICTDZ128rmbk_VPCONFLICTDZ128rmbkz_VPCONFLICTDZ128rmk_VPCONFLICTDZ128rmkz
VPMULLQZ128rm_VPMULLQZ128rmb_VPMULLQZ128rmbk_VPMULLQZ128rmbkz_VPMULLQZ128rmk_VPMULLQZ128rmkz
VPMULLQZ256rm_VPMULLQZ256rmb_VPMULLQZ256rmbk_VPMULLQZ256rmbkz_VPMULLQZ256rmk_VPMULLQZ256rmkz
VPMULLQZrm_VPMULLQZrmb_VPMULLQZrmbk_VPMULLQZrmbkz_VPMULLQZrmk_VPMULLQZrmkz
VGATHERDPSZ128rm_VGATHERQPSZrm_VPGATHERDDZ128rm
VGATHERQPSZ128rm_VGATHERQPSZ256rm_VPGATHERQDZ128rm_VPGATHERQDZ256rm
VGATHERDPDZ128rm_VGATHERQPDZ128rm_VPGATHERDQZ128rm_VPGATHERQQZ128rm
VPCONFLICTDZ128rr_VPCONFLICTDZ128rrk_VPCONFLICTDZ128rrkz
VPCONFLICTQZ256rr_VPCONFLICTQZ256rrk_VPCONFLICTQZ256rrkz
VGATHERDPDZ256rm_VGATHERQPDZ256rm_VPGATHERDQZ256rm_VPGATHERQDZrm_VPGATHERQQZ256rm
VGATHERDPDZrm_VGATHERQPDZrm_VPGATHERDQZrm_VPGATHERQQZrm
VGATHERDPSZ256rm_VPGATHERDDZ256rm
VPCONFLICTQZ256rm_VPCONFLICTQZ256rmb_VPCONFLICTQZ256rmbk_VPCONFLICTQZ256rmbkz_VPCONFLICTQZ256rmk_VPCONFLICTQZ256rmkz
VGATHERDPSZrm_VPGATHERDDZrm
VPCONFLICTDZ256rr_VPCONFLICTDZ256rrk_VPCONFLICTDZ256rrkz
VPCONFLICTQZrr_VPCONFLICTQZrrk_VPCONFLICTQZrrkz
VPCONFLICTDZ256rm_VPCONFLICTDZ256rmb_VPCONFLICTDZ256rmbk_VPCONFLICTDZ256rmbkz_VPCONFLICTDZ256rmk_VPCONFLICTDZ256rmkz
VPCONFLICTQZrm_VPCONFLICTQZrmb_VPCONFLICTQZrmbk_VPCONFLICTQZrmbkz_VPCONFLICTQZrmk_VPCONFLICTQZrmkz
VPCONFLICTDZrr_VPCONFLICTDZrrk_VPCONFLICTDZrrkz
VPCONFLICTDZrm_VPCONFLICTDZrmb_VPCONFLICTDZrmbk_VPCONFLICTDZrmbkz_VPCONFLICTDZrmk_VPCONFLICTDZrmkz
JWriteZeroLatency
JWrite3OpsLEA
InvalidUnit
ZnAGU
ZnAGU0
ZnAGU1
ZnALU
ZnALU0
ZnALU1
ZnALU2
ZnALU3
ZnALU03
ZnDivider
ZnFPU
ZnFPU0
ZnFPU1
ZnFPU2
ZnFPU3
ZnFPU01
ZnFPU02
ZnFPU03
ZnFPU12
ZnFPU13
ZnFPU23
ZnFPU013
ZnMultiplier
unhalted_core_cycles
uops_dispatched_port:port_0
uops_dispatched_port:port_1
uops_dispatched_port:port_2
uops_dispatched_port:port_3
uops_dispatched_port:port_4
uops_dispatched_port:port_5
uops_dispatched_port:port_6
uops_dispatched_port:port_7
SKLDivider
SKLFPDivider
SKLPort0
SKLPort1
SKLPort2
SKLPort3
SKLPort4
SKLPort5
SKLPort6
SKLPort7
SKLPort01
SKLPort04
SKLPort05
SKLPort06
SKLPort15
SKLPort16
SKLPort23
SKLPort56
SKLPort015
SKLPort056
SKLPort237
SKLPort0156
SKLPortAny
SLMDivider
SLMFPDivider
SLMFPMultiplier
SLM_FPC_RSV0
SLM_FPC_RSV1
SLM_FPC_RSV01
SLM_IEC_RSV0
SLM_IEC_RSV1
SLM_IEC_RSV01
SLM_MEC_RSV
HWDivider
HWFPDivider
HWPort0
HWPort1
HWPort2
HWPort3
HWPort4
HWPort5
HWPort6
HWPort7
HWPort01
HWPort04
HWPort05
HWPort06
HWPort15
HWPort16
HWPort23
HWPort56
HWPort015
HWPort056
HWPort237
HWPort0156
HWPortAny
uops_dispatched_port:port_2,uops_dispatched_port:port_3
SBDivider
SBFPDivider
SBPort0
SBPort1
SBPort4
SBPort5
SBPort01
SBPort05
SBPort15
SBPort23
SBPort015
SBPortAny
SKXDivider
SKXFPDivider
SKXPort0
SKXPort1
SKXPort2
SKXPort3
SKXPort4
SKXPort5
SKXPort6
SKXPort7
SKXPort01
SKXPort04
SKXPort05
SKXPort06
SKXPort15
SKXPort16
SKXPort23
SKXPort56
SKXPort015
SKXPort056
SKXPort237
SKXPort0156
SKXPortAny
cpu_clk_unhalted
dispatched_fpu:pipe0
dispatched_fpu:pipe1
JFpuPRF
JIntegerPRF
JALU0
JALU1
JALU01
JDiv
JFPA
JFPM
JFPU0
JFPU1
JFPU01
JFPX
JLAGU
JLSAGU
JMul
JSAGU
JSTC
JVALU
JVALU0
JVALU1
JVIMUL
uops_executed_port:port_0
uops_executed_port:port_1
uops_executed_port:port_2
uops_executed_port:port_3
uops_executed_port:port_4
uops_executed_port:port_5
uops_executed_port:port_6
uops_executed_port:port_7
BWDivider
BWFPDivider
BWPort0
BWPort1
BWPort2
BWPort3
BWPort4
BWPort5
BWPort6
BWPort7
BWPort01
BWPort04
BWPort05
BWPort06
BWPort15
BWPort16
BWPort23
BWPort56
BWPort015
BWPort056
BWPort237
BWPort0156
BWPortAny
AtomPort0
AtomPort1
AtomPort01
16bit-mode
16-bit mode (i8086)
32bit-mode
32-bit mode (80386)
3dnow
Enable 3DNow! instructions
3dnowa
Enable 3DNow! Athlon instructions
Support 64-bit instructions
64bit-mode
64-bit mode (x86_64)
Support ADX instructions
Enable AES instructions
Intel Atom processors
Enable AVX instructions
Enable AVX2 instructions
Enable AVX-512 Bit Algorithms
Enable AVX-512 Byte and Word Instructions
Enable AVX-512 Conflict Detection Instructions
Enable AVX-512 Doubleword and Quadword Instructions
Enable AVX-512 Exponential and Reciprocal Instructions
Enable AVX-512 instructions
Enable AVX-512 Integer Fused Multiple-Add
Enable AVX-512 PreFetch Instructions
Enable AVX-512 Vector Byte Manipulation Instructions
Enable AVX-512 further Vector Byte Manipulation Instructions
Enable AVX-512 Vector Length eXtensions
Enable AVX-512 Vector Neural Network Instructions
Enable AVX-512 Population Count Instructions
Support BMI instructions
Support BMI2 instructions
Intel Broadwell processors
Intel Cannonlake processors
Enable Cache Demote
Flush A Cache Line Optimized
Cache Line Write Back
Enable Cache Line Zero
Enable conditional move instructions
64-bit with cmpxchg16b
ermsb
REP MOVS/STOS are fast
Support 16-bit floating point conversion instructions
false-deps-lzcnt-tzcnt
LZCNT/TZCNT have a false dependency on dest register
false-deps-popcnt
POPCNT has a false dependency on dest register
fast-11bytenop
Target can quickly decode up to 11 byte NOPs
fast-15bytenop
Target can quickly decode up to 15 byte NOPs
fast-gather
Indicates if gather is reasonably fast.
fast-lzcnt
LZCNT instructions are as fast as most simple integer ops
fast-partial-ymm-or-zmm-write
Partial writes to YMM/ZMM registers are fast
fast-scalar-fsqrt
Scalar SQRT is fast (disable Newton-Raphson)
fast-shld-rotate
SHLD can be used as a faster rotate
fast-variable-shuffle
Shuffles with variable masks are fast
fast-vector-fsqrt
Vector SQRT is fast (disable Newton-Raphson)
Enable three-operand fused multiple-add
Enable four-operand fused multiple-add
Support FS/GS Base instructions
fxsr
Support fxsave/fxrestore instructions
Enable Galois Field Arithmetic Instructions
Intel Goldmont processors
Intel Goldmont Plus processors
Intel Haswell processors
Intel Icelake processors
Intel Icelake Server processors
idivl-to-divb
Use 8-bit divide for positive values less than 256
idivq-to-divl
Use 32-bit divide for positive values less than 2^32
Invalidate Process-Context Identifier
Intel Knights Landing processors
lea-sp
Use LEA for adjusting the stack pointer
lea-uses-ag
LEA instruction needs inputs at AG stage
Enable LWP instructions
Support LZCNT instruction
macrofusion
Various instructions can be fused with conditional branches
Enable MMX instructions
Support MOVBE instruction
Support movdir64b instruction
Support movdiri instruction
Support MPX instructions
Enable MONITORX/MWAITX timer functionality
nopl
Enable NOPL instruction
pad-short-functions
Pad short functions
Enable packed carry-less multiplication instructions
platform configuration instruction
Enable protection keys
Support POPCNT instruction
prefer-256-bit
Prefer 256-bit AVX instructions
Prefetch with Intent to Write and T1 Hint
Support PRFCHW instructions
Support ptwrite instruction
Support RDPID instructions
Support RDRAND instruction
Support RDSEED instruction
retpoline
Remove speculation of indirect branches from the generated code, either by avoiding them entirely or lowering them with a speculation blocking construct.
retpoline-external-thunk
Enable retpoline, but with an externally provided thunk.
Support RTM instructions
Support LAHF and SAHF instructions
Enable Software Guard Extensions
Enable SHA instructions
Support CET Shadow-Stack instructions
Intel Skylake Server processors
Intel Skylake processors
Intel Silvermont processors
slow-3ops-lea
LEA instruction with 3 ops or certain registers is slow
slow-incdec
INC and DEC instructions are slower than ADD and SUB
slow-lea
LEA instruction with certain arguments is slow
slow-pmulld
PMULLD instruction is slow
slow-shld
SHLD instruction is slow
slow-two-mem-ops
Two memory operand instructions are slow
slow-unaligned-mem-16
Slow unaligned 16-byte memory access
slow-unaligned-mem-32
Slow unaligned 32-byte memory access
soft-float
Use software floating point features.
Enable SSE instructions
sse-unaligned-mem
Allow unaligned memory operands with SSE instructions
Enable SSE2 instructions
Enable SSE3 instructions
Enable SSE 4.1 instructions
Enable SSE 4.2 instructions
Support SSE 4a instructions
Enable SSSE3 instructions
Enable TBM instructions
Intel Tremont processors
Promote selected AES instructions to AVX512/AVX registers
Enable vpclmulqdq instructions
Wait and pause enhancements
Write Back No Invalidate
Enable X87 float instructions
Enable XOP instructions
Support xsave instructions
Support xsavec instructions
Support xsaveopt instructions
Support xsaves instructions
Select the amdfam10 processor
Select the athlon processor
Select the athlon-4 processor
Select the athlon-fx processor
Select the athlon-mp processor
Select the athlon-tbird processor
Select the athlon-xp processor
Select the athlon64 processor
Select the athlon64-sse3 processor
Select the atom processor
Select the barcelona processor
Select the bdver1 processor
Select the bdver2 processor
Select the bdver3 processor
Select the bdver4 processor
Select the bonnell processor
Select the broadwell processor
Select the btver1 processor
Select the btver2 processor
Select the c3 processor
Select the c3-2 processor
Select the cannonlake processor
Select the core-avx-i processor
Select the core-avx2 processor
Select the core2 processor
Select the corei7 processor
Select the corei7-avx processor
Select the generic processor
Select the geode processor
Select the goldmont processor
Select the goldmont-plus processor
Select the haswell processor
Select the i386 processor
Select the i486 processor
Select the i586 processor
Select the i686 processor
Select the icelake-client processor
Select the icelake-server processor
Select the ivybridge processor
Select the k6 processor
Select the k6-2 processor
Select the k6-3 processor
Select the k8 processor
Select the k8-sse3 processor
Select the knl processor
Select the knm processor
Select the lakemont processor
Select the nehalem processor
Select the nocona processor
Select the opteron processor
Select the opteron-sse3 processor
Select the penryn processor
Select the pentium processor
Select the pentium-m processor
Select the pentium-mmx processor
Select the pentium2 processor
Select the pentium3 processor
Select the pentium3m processor
Select the pentium4 processor
Select the pentium4m processor
Select the pentiumpro processor
Select the prescott processor
Select the sandybridge processor
Select the silvermont processor
Select the skx processor
Select the skylake processor
Select the skylake-avx512 processor
Select the slm processor
Select the tremont processor
Select the westmere processor
Select the winchip-c6 processor
Select the winchip2 processor
Select the x86-64 processor
Select the yonah processor
Select the znver1 processor
-64bit-mode,-32bit-mode,+16bit-mode
-64bit-mode,+32bit-mode,-16bit-mode
+64bit-mode,-32bit-mode,-16bit-mode
Choose style of code to emit from X86 backend:
Emit AT&T-style assembly
intel
Emit Intel-style assembly
x86-asm-syntax
Mark code section jump table data regions.
mark-data-regions
Cannot encode high byte register in REX-prefixed instruction
FORM: 
_GLOBAL_OFFSET_TABLE_
unsupported relocation of modified symbol
unsupported pc-relative relocation of difference
unsupported relocation with identical base
unsupported relocation with subtraction expression, symbol '
unsupported relocation of variable '
unsupported relocation of undefined symbol '
unsupported symbol modifier in relocation
unsupported symbol modifier in branch relocation
TLVP symbol modifier should have been rip-rel
32-bit absolute addressing is not supported in 64-bit mode
0x%x
Section too large, can't encode r_address (
) into 24 bits of scattered relocation entry.
32 bit reloc applied to a field with a different size
Cannot represent this expression
.cv_fpo_setframe
.cv_fpo_stackalloc
.cv_fpo_pushreg
.cv_fpo_endproc
.cv_fpo_endprologue
.cv_fpo_proc
directive must appear between .cv_fpo_proc and .cv_fpo_endprologue
no FPO data found for symbol 
$T0 
 + = 
$T0 .raSearch = 
$eip $T0 ^ = $esp $T0 4 + = 
 $T0 
 - ^ = 
$eax
$ebx
$ecx
$edx
$edi
$esi
$esp
$ebp
$eip
.cv_fpo_endproc must appear after .cv_proc
missing .cv_fpo_endprologue
opening new .cv_fpo_proc before closing previous frame
readPrefixes()
Found prefix 0x%hhx
Couldn't read second byte of EVEX prefix
Couldn't read third byte of EVEX prefix
Couldn't read fourth byte of EVEX prefix
Found EVEX prefix 0x%hhx 0x%hhx 0x%hhx 0x%hhx
Couldn't read second byte of VEX
Found VEX prefix 0x%hhx 0x%hhx 0x%hhx
Found VEX prefix 0x%hhx 0x%hhx
Couldn't read second byte of XOP
Found XOP prefix 0x%hhx 0x%hhx 0x%hhx
Found REX prefix 0x%hhx
readOpcode()
Unhandled mm field for instruction (0x%hhx)
Unhandled m-mmmm field for instruction (0x%hhx)
Found a two-byte escape prefix (0x%hhx)
Found a three-byte escape prefix (0x%hhx)
Found a 3dnow escape prefix (0x%hhx)
Didn't find a three-byte escape prefix
getID()
readOperands()
readVVVV()
readOpcodeRegister()
readMaskRegister()
Encountered an operand with an unknown encoding.
Read from 0x%llx to 0x%llx: length %zu
Instruction exceeds 15-byte limit
readImmediate()
fixupReg()
readModRM()
readSIB()
SIB-based addressing doesn't work in 16-bit mode
readDisplacement()
32-bit X86: Pentium-Pro and above
64-bit X86: EM64T and AMD64
Instrumentation of inline assembly and assembly source files
no instrumentation at all
address
instrument instructions with memory arguments
asm-instrumentation
When used with filetype=obj, relax all fixups in the emitted object file
mc-relax-all
When used with filetype=obj, emit an object file which can be used with an incremental linker
incremental-linker-compatible
PIE Copy Relocations
pie-copy-relocations
Dwarf version
dwarf-version
Emit internal instruction representation to assembly file
asm-show-inst
Treat warnings as errors
fatal-warnings
Suppress all warnings
no-warn
Alias for --no-warn
Suppress all deprecated warnings
no-deprecated-warn
The name of the ABI to be targeted from the backend.
target-abi
cl::alias must have argument name specified!
cl::alias must have an cl::aliasopt(option) specified!
cl::alias must only have one cl::aliasopt(...) specified!
Could not read input
Could not initialize assembly parser
this target does not support assembly parsing.
Failed to assemble
Did not assemble instr at given offset 
error reading file
Instruction disassembled but is not architecturally valid
Instruction failed to disassemble
instr
size_in_bytes
assembly
Cannot statically analyze indirect branch
Unable to identify branch target
 was '
%04x
(no inst printer)
----- Start USC 
 shader 
 (compiler assembly) -------
------ End USC 
Before 
------ Start LLVM IR 
) -------
------ End LLVM IR 
Accept mismatch between AGX_EXTRA_LLVM_ATTRIB in the Metadata and the environment.
override-extra-attrib
Can't load the AGC, agxcompiler.config metadata missing in '
Error: unamed metadata parameter.
TargetGPU
Error: string meta expected.
PipelineType
Compute
Graphic
Driver
OutputSelection
Textual
Binary
TextualAndBinary
EnableOpt
Error: int meta expected.
Request.Options.FastIsel
Request.Options.FastMath
Request.Options.FPContract
Strict
Standard
Fast
Request.Options.RelocModel
Request.ShaderType
EnableLogging
!! AGX_EXTRA_LLVM_ATTRIB mismatch !! (-override-extra-attrib to override)
Error: missing TargetGPU.
Error: missing PipelineType.
Error: missing EnableOpt.
Error: missing FastIsel.
Error: missing FastMath.
Error: missing EnableLogging.
Error: missing ShaderID.
Error: missing ShaderType.
Unexpected null ConfigMD
Unknown GPU 
Available targets:
Warning
Assembly
Performance
Timing
[Performance Stats] Instructions: 
 ; Registers: 
[Timing] 
Enable optimization passes in driver pipeline
enable-driver-opt-passes
Turn of FastMath module flag for this compilation
disable-fast-math-module-flag
Synthesize debug info before compilation
agx-debugify
Can't initialize CodeEmitter
Can't initialize AsmBackend
Can't initialize ObjStreamer
Cannot create MCInstrInfo
Assembly parsing is not enabled for this target
Error during assembler.
Can't create pipeline, unknown CodeGenOutput requested.
Driver shader with opt requested (won't honor)
Unknown pipeline type
Can't initialize backend, unhandled OutputSelection
Can't initialize backend
unknown type
LogLoweredShaders
/private/var/mobile/Library/Logs/Metal
llvm-agx-shader-
.%%%%%%%%.ll
utility
com.apple.Metal
agx.segments
instruction_selector
time_dagsel_dagcombining1
time_dagisel_typelegalization
time_dagisel_dagcombiningafterlegalizetypes
time_dagisel_vectorlegalization
time_dagisel_typelegalization2
time_dagisel_dagcombiningafterlegalizevectors
time_dagisel_legalization
time_dagisel_dagcombining2
time_dagisel_instructionselection
time_dagisel_instructionscheduling
time_dagisel_instructioncreation
time_gisel_irtranslator
time_gisel_legalizer
time_gisel_regbankallocator
time_gisel_instructionselector
agx2-prelegalizer-combiner
time_gisel_agx2_prelegalizer_combiner
agx2-postlegalizer-combiner
time_gisel_agx2_postlegalizer_combiner
NumFastIselFailures
stat_numfastiselfailures
NumFastIselSuccess
stat_numfastiselsuccesses
NumFunctionsReset
stat_numfunctionsreset
FallbackReportsGenerated
stat_numfallbackreports_generated
FallbackReportsSuppressed
stat_numfallbackreports_suppressed
Combine pattern based expressions
aggressive-instcombine
disable-basicaa
NoAlias
MustAlias
MayAlias
PartialAlias
External Alias Analysis
external-aa
Function Alias Analysis Results
print-all-alias-modref-info
print-no-aliases
print-may-aliases
print-partial-aliases
print-must-aliases
print-no-modref
print-ref
print-mod
print-modref
print-must
print-mustref
print-mustmod
print-mustmodref
evaluate-aa-metadata
 pointers, 
 call sites
 <-> 
Both ModRef (MustAlias)
Just Ref (MustAlias)
Just Mod (MustAlias)
Must
Both ModRef
Just Ref
Just Mod
NoModRef
:  Ptr: 
===== Alias Analysis Evaluator Report =====
  Alias Analysis Evaluator Summary: No pointers!
 Total Alias Queries Performed
 no alias responses 
 may alias responses 
 partial alias responses 
 must alias responses 
  Alias Analysis Evaluator Pointer Alias Summary: 
  Alias Analysis Mod/Ref Evaluator Summary: no mod/ref!
 Total ModRef Queries Performed
 no mod/ref responses 
 mod responses 
 ref responses 
 mod & ref responses 
 must responses 
 must mod responses 
 must ref responses 
 must mod & ref responses 
  Alias Analysis Evaluator Mod/Ref Summary: 
Exhaustive Alias Analysis Precision Evaluator
aa-eval
The maximum number of pointers may-alias sets may contain before degradation
alias-set-saturation-threshold
  AliasSet[
must
 alias, 
[volatile] 
 forwarding to 
Pointers: 
 Unknown instructions: 
No access 
Ref       
Mod       
Mod/Ref   
Alias Set Tracker: 
 alias sets for 
 pointer values.
Alias Set Printer
print-alias-sets
Alias sets for function '
Verifier error:
Assumption in scanned function not in cache
Enable verification of assumption cache
verify-assumption-cache
Cached assumptions for function: 
Assumption Cache Tracker
assumption-cache-tracker
basicaa-recphi
Basic Alias Analysis (stateless AA impl)
basicaa
BlockFrequencyDAGs
Pop up a window to show a dag displaying how block frequencies propagation through the CFG.
view-block-freq-propagation-dags
The option to specify the name of the function whose CFG will be displayed.
view-bfi-func-name
An integer in percent used to specify the hot blocks/edges to be displayed in red: a block or edge whose frequency is no less than the max frequency of the function multiplied by this percent.
view-hot-freq-percent
A boolean option to show CFG dag or text with block profile counts and branch probabilities right after PGO profile annotation step. The profile counts are computed using branch probabilities from the runtime profile data and block frequency propagation algorithm. To view the raw counts from the profile, use option -pgo-view-raw-counts instead. To limit graph display to only one function, use filtering option -view-bfi-func-name.
pgo-view-counts
Print the block frequency info.
print-bfi
The option to specify the name of the function whose block frequency info is printed.
print-bfi-func-name
Block Frequency Analysis
block-freq
Printing analysis results of BFI for function 
---- Branch Probabilities ----
edge 
 probability is 
 [HOT edge]
Print the branch probability info.
print-bpi
The option to specify the name of the function whose branch probability info is printed.
print-bpi-func-name
Branch Probability Analysis
branch-prob
Printing analysis results of BPI for function 
The name of a function (or its substring) whose CFG is viewed/printed.
cfg-func-name
View CFG of function
view-cfg
\l...
CFG for '
View CFG of function (with no function bodies)
view-cfg-only
Print CFG of function to 'dot' file
dot-cfg
cfg.
Print CFG of function to 'dot' file (with no function bodies)
dot-cfg-only
Inclusion-Based CFL Alias Analysis
cfl-anders-aa
Unification-Based CFL Alias Analysis
cfl-steens-aa
Starting CGSCC pass manager run.
Finished CGSCC pass manager run.
No call graph has been built!
Call graph node for function: '
Call graph node <<null function>>
>>  #uses=
  CS<
> calls 
function '
<<null function>><<
CallGraph Construction
basiccg
Print a call graph
print-callgraph
Call Graph SCC Pass Manager
CallGraph Pass Manager
Printing <null> Function
Print CallGraph IR
max-cg-scc-iterations
DummyCGSCCPass
View call graph
view-callgraph
Call graph
external node
Print call graph to 'dot' file
dot-callgraph
Target cost kind
throughput
Reciprocal throughput
latency
Instruction latency
code-size
cost-kind
cost-model
Cost Model: Found an estimated cost of 
Cost Model: Unknown cost
 for instruction: 
delinearize
Delinearization on function 
Inst:
In Loop with Header: 
AccessFunction: 
failed to delinearize
Base offset: 
ArrayDecl[UnknownSize]
 with elements of 
 bytes.
ArrayRef
DemandedBits: 0x
Demanded bits analysis
demanded-bits
da analyze - 
da analyze - split level = 
, iteration = 
none!
confused
consistent 
flow
anti
 splitable
Try to delinearize array references.
da-delinearize
 Empty
 Any
 Point is <
 Distance is 
*X + 
*Y = 
 Line is 
Dependence Analysis
DIVERGENT: 
           
           
DIVERGENT:     
               
Divergence Analysis
divergence
DomTree dump not available, build with DEBUG
View dominance tree of function
view-dom
Dominator tree
Post dominance root node
View dominance tree of function (with no function bodies)
view-dom-only
domonly
View postdominance tree of function
view-postdom
postdom
Post dominator tree
View postdominance tree of function (with no function bodies)
view-postdom-only
postdomonly
Print dominance tree of function to 'dot' file
dot-dom
Print dominance tree of function to 'dot' file (with no function bodies)
dot-dom-only
Print postdominance tree of function to 'dot' file
dot-postdom
Print postdominance tree of function to 'dot' file (with no function bodies)
dot-postdom-only
  DomFrontier for BB 
 is:
<<exit node>>
Dominance Frontier Construction
domfrontier
DominanceFrontier for function: 
__gnat_eh_personality
__gxx_personality_v0
__gxx_personality_sj0
__gcc_personality_v0
__gcc_personality_sj0
__objc_personality_v0
_except_handler3
__C_specific_handler
__CxxFrameHandler3
ProcessCLRException
rust_eh_personality
__gxx_wasm_personality_v0
enable-unsafe-globalsmodref-alias-results
Globals Alias Analysis
globals-aa
GPU Alias Analysis
gpu-aa
Shared
Coefficient
Driver Parameter Memory
Texture
Uniform
Local Memory
FlatBuffers 1.0.0
Cannot print function groups without a module
Function 
's group contains:
Complex function group with subgroups: {
ComplexFunctionGroup::
onGlobalValueErased
 not implemented
getExitFunction
emitExternGlobal
emitGlobalConstant
allocate32BitSharedRegisters
resetAllocationForType
getCommonStoreRegisterForDylibBase
allocateRegisterForBindlessSamplerBase
allocateRegisterForDylib
allocateResourceForSize
getNextAvailableResourceAllocationForSize
allocateBoundCheckingUniform
allocateConstantLiteralForGlobalValue
getMaximumAllocatedCoeffRegisterBytes
hasCoefficientRegisterAllocations
hasSharedRegisterAllocations
setCommonStoreRegisterForGlobal
getSharedRegisterLiteralConstantBase
hasReadLiteralConstantLocation
setAmpIdCount
getAliasAnalysisGlobals
setAliasAnalysisGlobals
literal_constants_push_back
literal_constant_at
literal_constant_end
literal_constant_begin
bound_checking_uniform_alloc_end
bound_checking_uniform_alloc_begin
literal_constant_global_offset_empty
literal_constant_global_offset_end
literal_constant_global_offset_begin
getLiteralConstantGlobalOffset
setLiteralConstantRegisterOffset
setVIRemap
getVIRemap
setVIDMAList
getVIDMAList
global_resource_clear
getModule
hasMember
getNumMembers
removeMember
insertMember
.sample_invariants
.thread_invariants
.constant_program
literals
atst
uvsw
_agx_dylib_id
agx.common.store.limits
agx.vertex_amp_mode
Simple function group:
  Functions:
  LiteralConstantsGlobalOffsetMap:
  LiteralConstants:
    [
  RegisterOffsets:
]: { idx: 
 size: 
 type: 
TEXTURE
SAMPLER
SAMPLER_CONSTANT
DRIVER_CONSTANT
BUFFER_BINDING
DRIVER_PARAM
DRIVER_PARAM_MEMORY
MEM_CACHE
THREAD_INVARIANT
CONSTANT_LITERALS
LITERALS_BUFFER
GROUP_ID_X
GROUP_ID_Y
GROUP_ID_Z
BARRIER_COUNTER
COEFFICIENT_W
COEFFICIENT
LOCAL_MEM
SPILL
LAST_TYPE
Wide integer literals unsupported!
Unsupported literal vector!
Unsupported literal constant!
Unsupported literal constant inside struct/array!
Too many resources of type '
' used: 
Function Groups
function-groups
IV Users for loop 
 with backedge-taken count 
 in  
 (post-inc with loop 
Printing <null> User
Induction Variable Users
iv-users
The percentage threshold against remaining unpromoted indirect call count for the promotion
icp-remaining-percent-threshold
The percentage threshold against total count for the promotion
icp-total-percent-threshold
Max number of promotions for a single indirect call callsite
icp-max-prom
Control the amount of inlining to perform (default = 225)
inline-threshold
Threshold for inlining functions with inline hint
inlinehint-threshold
Threshold for inlining cold callsites
inline-cold-callsite-threshold
Threshold for inlining functions with cold attribute
inlinecold-threshold
Threshold for hot callsites 
hot-callsite-threshold
Threshold for locally hot callsites 
locally-hot-callsite-threshold
Maxmimum block frequency, expressed as a percentage of caller's entry frequency, for a callsite to be cold in the absence of profile information.
cold-callsite-rel-freq
Minimum block frequency, expressed as a multiple of caller's entry frequency, for a callsite to be hot in the absence of profile information.
hot-callsite-rel-freq
Compute the full inline cost of a call site even when the cost exceeds the threshold.
inline-cost-full
      NumConstantArgs: 
      NumConstantOffsetPtrArgs: 
      NumAllocaArgs: 
      NumConstantPtrCmps: 
      NumConstantPtrDiffs: 
      NumInstructionsSimplified: 
      NumInstructions: 
      SROACostSavings: 
      SROACostSavingsLost: 
      LoadEliminationCost: 
      ContainsNoDuplicateCall: 
      Cost: 
      Threshold: 
inline-cost
 has uninlinable pattern and cost is not fully computed
 is recursive and allocates too much stack space. Cost is not fully computed
Counts the various types of Instructions
instcount
-------------------------------------------------------------
Interval Contents:
Interval Predecessors:
Interval Successors:
Interval Partition Construction
intervals
Lazy Branch Probability Analysis
lazy-branch-prob
Lazy Block Frequency Analysis
lazy-block-freq
..., 
Printing the call graph for module: 
  Edges in function: 
ref 
  RefSCC with 
 call SCCs:
    SCC with 
 functions:
      
 [style=dashed,label="ref"]
Lazy Value Information Analysis
lazy-value-info
; LatticeVal for: '
' in BB: '
' is: 
Lazy Value Info Printer Pass
print-lazy-value-info
Statically lint-checks LLVM IR
lint
Unusual: Unnamed function with non-local linkage
Unusual: Return statement in function with noreturn attribute
Unusual: Returning alloca value
Undefined behavior: indirectbr with no destinations
Unusual: unreachable immediately preceded by instruction without side effects
Undefined result: sub(undef, undef)
Undefined behavior: Division by zero
Undefined result: Shift count out of range
Undefined result: xor(undef, undef)
Pessimization: Static alloca outside of entry block
Undefined result: extractelement index out of range
Undefined result: insertelement index out of range
Undefined behavior: Caller and callee calling convention differ
Undefined behavior: Call argument count mismatches callee argument count
Undefined behavior: Call return type mismatches callee return type
Undefined behavior: Call argument type mismatches callee parameter type
Unusual: noalias argument aliases another argument
Undefined behavior: Call with "tail" keyword references alloca
Undefined behavior: memcpy source and destination overlap
Undefined behavior: va_start called in a non-varargs function
Undefined behavior: Null pointer dereference
Undefined behavior: Undef pointer dereference
Unusual: All-ones pointer dereference
Unusual: Address one pointer dereference
Undefined behavior: Write to read-only memory
Undefined behavior: Write to text section
Unusual: Load from function body
Undefined behavior: Load from block address
Undefined behavior: Call to block address
Undefined behavior: Branch to non-blockaddress
Undefined behavior: Buffer overflow
Undefined behavior: Memory reference address is misaligned
Use this to specify the default maximum number of instructions to scan backward from a given instruction, when searching for available loaded value
available-load-scan-limit
NoDep
Forward
ForwardButPreventsForwarding
Backward
BackwardVectorizable
BackwardVectorizableButPreventsForwarding
Memory dependences are safe
 with a maximum dependence distance of 
 with run-time checks
Report: 
Dependences:
Too many dependences, not recorded
Store to invariant address was 
found in loop.
SCEV assumptions:
Expressions re-written:
Run-time memory checks:
Grouped accesses:
Group 
(Low: 
 High: 
Member: 
Check 
Comparing group (
Against group (
 -> 
CantVectorizeInstruction
instruction cannot be vectorized
NonSimpleStore
write with atomic ordering or volatile write
NonSimpleLoad
read with atomic ordering or volatile read
CantIdentifyArrayBounds
cannot identify array bounds
CantCheckMemDepsAtRunTime
cannot check memory dependencies at runtime
UnsafeMemDep
unsafe dependent memory operations in loop. Use #pragma loop distribute(enable) to allow loop distribution to attempt to isolate the offending operations into a separate loop
loop-accesses
NotInnerMostLoop
loop is not the innermost loop
loop control flow is not understood by analyzer
CantComputeNumberOfIterations
could not determine number of loop iterations
Sets the SIMD width. Zero is autoselect.
force-vector-width
Sets the vectorization interleave count. Zero is autoselect.
force-vector-interleave
When performing memory disambiguation checks at runtime do not generate more than this number of comparisons (default = 8).
runtime-memory-check-threshold
Maximum number of comparisons done when trying to merge runtime memory checks. (default = 100)
memory-check-merge-threshold
Maximum number of dependences collected by loop-access analysis (default = 100)
max-dependences
Enable symbolic stride memory access versioning
enable-mem-access-versioning
Enable conflict detection in loop-access analysis
store-to-load-forwarding-conflict-detection
bound0
bound1
found.conflict
conflict.rdx
memcheck.conflict
Enable MemorySSA dependency for loop pass manager
enable-mssa-loop-dependency
<unnamed loop>
<possibly invalidated loop>
Verify loop info (time consuming)
verify-loop-info
 (loop: 
; Preheader:
; Loop:
Printing <null> block
; Exit blocks
Natural Loop Information
loops
<deleted loop>
Loop Pass Manager
Loop Pass Manager
Print Loop IR
LCSSA Verifier
lcssa-verification
Print MemDeps of function
print-memdeps
 in block 
 from: 
Clobber
NonFuncLocal
Memory Dereferenciblity of pointers in function
print-memderefs
The following are dereferenceable:
(aligned)
(unaligned)
The number of instructions to scan in a block in memory dependency analysis (default = 100)
memdep-block-scan-limit
The number of blocks to scan during memory dependency analysis (default = 1000)
memdep-block-number-limit
Memory Dependence Analysis
memdep
MemoryUse(
 = MemoryDef(
 = MemoryPhi(
The maximum number of stores/phis MemorySSAwill consider trying to walk past (default = 100)
memssa-check-limit
Verify MemorySSA in legacy printer pass.
verify-memoryssa
Memory SSA
memoryssa
Memory SSA Printer
print-memoryssa
MemorySSA for function: 
Decodes module-level debug info
module-debuginfo
Compile unit: 
unknown-language(
Subprogram: 
Global variable: 
Type:
unknown-encoding(
unknown-tag(
 (identifier: '
Force all edges in the function summary to cold
None.
all-non-critical
All non-critical edges.
All edges.
force-summary-edges-cold
Module Summary Analysis
module-summary-analysis
Instructions which execute on loop entry
print-mustexecute
 ; (mustexec in 
 loops: 
 ; (mustexec in: 
ObjC-ARC-Based Alias Analysis
objc-arc-aa
enable/disable all ARC Optimizations
enable-objc-arc-opts
ARCInstKind::Retain
ARCInstKind::RetainRV
ARCInstKind::ClaimRV
ARCInstKind::RetainBlock
ARCInstKind::Release
ARCInstKind::Autorelease
ARCInstKind::AutoreleaseRV
ARCInstKind::AutoreleasepoolPush
ARCInstKind::AutoreleasepoolPop
ARCInstKind::NoopCast
ARCInstKind::FusedRetainAutorelease
ARCInstKind::FusedRetainAutoreleaseRV
ARCInstKind::LoadWeakRetained
ARCInstKind::StoreWeak
ARCInstKind::InitWeak
ARCInstKind::LoadWeak
ARCInstKind::MoveWeak
ARCInstKind::CopyWeak
ARCInstKind::DestroyWeak
ARCInstKind::StoreStrong
ARCInstKind::CallOrUser
ARCInstKind::Call
ARCInstKind::User
ARCInstKind::IntrinsicUser
ARCInstKind::None
llvm.arc.annotation.topdown.bbstart
llvm.arc.annotation.topdown.bbend
llvm.arc.annotation.bottomup.bbstart
llvm.arc.annotation.bottomup.bbend
opt-remark-emitter
PHITransAddr: null
PHITransAddr: 
  Input #
 is 
PHITransAddr contains extra instructions:
  InstInput #
Instruction in PHITransAddr is not phi-translatable:
.phi.trans.insert
PHI 
 has values:
  UNKNOWN
  NONE
PHI Values for function: 
Phi Values Analysis
phi-values
Post-Dominator Tree Construction
postdomtree
PostDominatorTree for function: 
A count is hot if it exceeds the minimum count to reach this percentile of total counts.
profile-summary-cutoff-hot
A count is cold if it is below the minimum count to reach this percentile of total counts.
profile-summary-cutoff-cold
If the sample profile is accurate, we will mark all un-sampled callsite as cold. Otherwise, treat un-sampled callsites as if we have no profile.
The code working set size is considered huge if the number of blocks required to reach the -profile-summary-cutoff-hot percentile exceeds this count.
profile-summary-huge-working-set-size-threshold
Desired percentile exceeds the maximum cutoff
Profile summary info
profile-summary-info
Functions in 
 with hot/cold annotations: 
 :hot entry 
 :cold entry 
BB map does not match region nesting
Broken region found: enumerated BB not in region!
Broken region found: edges leaving the region must go to the exit node!
Broken region found: edges entering the region must go to the entry node!
Verify region info (time consuming)
verify-region-info
style of printing regions
print no details
print regions in detail with block_iterator
print regions in detail with element_iterator
print-region-style
regions
Region Tree for function: 
<deleted>
Region Pass Manager
Region Pass Manager
Printing <null> Block
Print Region IR
Show only simple regions in the graphviz viewer
only-simple-regions
Print regions of function to 'dot' file
dot-regions
.dot
'...
Region Graph
 for '
' function
  error opening file for writing!
colorscheme = "paired12"
subgraph cluster_
label = "";
style = filled;
color = 
style = solid;
Node
constraint=false
Not implemented
Print regions of function to 'dot' file (with no function bodies)
dot-regions-only
View regions of function
view-regions
View regions of function (with no function bodies)
view-regions-only
regonly
Trip Count Changed!
Old: 
New: 
Delta: 
(trunc 
(zext 
(sext 
nuw><
nsw><
nw><
 smax 
 umax 
<nuw>
<nsw>
 /u 
sizeof(
alignof(
offsetof(
***COULDNOTCOMPUTE***
Equal predicate: 
 == 
 Added Flags: 
<nusw>
<nssw>
Classifying expressions for: 
Determining loop execution counts for: 
  -->  
 U: 
 S: 
Exits: 
<<Unknown>>
LoopDispositions: { 
Loop 
<multiple exits> 
backedge-taken count is 
Unpredictable backedge-taken count. 
Loop 
max backedge-taken count is 
, actual taken count either this or zero.
Unpredictable max backedge-taken count. 
Predicated backedge-taken count is 
 Predicates:
Unpredictable predicated backedge-taken count. 
Trip multiple is 
Variant
Invariant
Computable
Maximum number of iterations SCEV will symbolically execute a constant derived loop
scalar-evolution-max-iterations
Verify ScalarEvolution's backedge taken counts (slow)
verify-scev
Verify no dangling value in ScalarEvolution's ExprValueMap (slow)
verify-scev-maps
Threshold for inlining multiplication operands into a SCEV
scev-mulops-inline-threshold
Threshold for inlining addition operands into a SCEV
scev-addops-inline-threshold
Maximum depth of recursive SCEV complexity comparisons
scalar-evolution-max-scev-compare-depth
Maximum depth of recursive SCEV operations implication analysis
scalar-evolution-max-scev-operations-implication-depth
Maximum depth of recursive value complexity comparisons
scalar-evolution-max-value-compare-depth
Maximum depth of recursive arithmetics
scalar-evolution-max-arith-depth
Maximum depth of recursive constant evolving
scalar-evolution-max-constant-evolving-depth
Maximum depth of recursive SExt/ZExt
scalar-evolution-max-ext-depth
Max coefficients in AddRec during evolving
scalar-evolution-max-add-rec-size
Scalar Evolution Analysis
scalar-evolution
[PSE]
--> 
ScalarEvolution-based Alias Analysis
scev-aa
scevgep
indvar
indvar.next
.iv.next
mul.result
mul.overflow
ident.check
Vector functions library
No vector functions library
Accelerate
Accelerate framework
SVML
Intel SVML library
vector-library
??2@YAPAXI@Z
??2@YAPAXIABUnothrow_t@std@@@Z
??2@YAPEAX_K@Z
??2@YAPEAX_KAEBUnothrow_t@std@@@Z
??3@YAXPAX@Z
??3@YAXPAXABUnothrow_t@std@@@Z
??3@YAXPAXI@Z
??3@YAXPEAX@Z
??3@YAXPEAXAEBUnothrow_t@std@@@Z
??3@YAXPEAX_K@Z
??_U@YAPAXI@Z
??_U@YAPAXIABUnothrow_t@std@@@Z
??_U@YAPEAX_K@Z
??_U@YAPEAX_KAEBUnothrow_t@std@@@Z
??_V@YAXPAX@Z
??_V@YAXPAXABUnothrow_t@std@@@Z
??_V@YAXPAXI@Z
??_V@YAXPEAX@Z
??_V@YAXPEAXAEBUnothrow_t@std@@@Z
??_V@YAXPEAX_K@Z
_IO_getc
_IO_putc
_ZdaPv
_ZdaPvRKSt9nothrow_t
_ZdaPvSt11align_val_t
_ZdaPvSt11align_val_tRKSt9nothrow_t
_ZdaPvj
_ZdaPvm
_ZdlPv
_ZdlPvRKSt9nothrow_t
_ZdlPvSt11align_val_t
_ZdlPvSt11align_val_tRKSt9nothrow_t
_ZdlPvj
_ZdlPvm
_Znaj
_ZnajRKSt9nothrow_t
_ZnajSt11align_val_t
_ZnajSt11align_val_tRKSt9nothrow_t
_Znam
_ZnamRKSt9nothrow_t
_ZnamSt11align_val_t
_ZnamSt11align_val_tRKSt9nothrow_t
_Znwj
_ZnwjRKSt9nothrow_t
_ZnwjSt11align_val_t
_ZnwjSt11align_val_tRKSt9nothrow_t
_Znwm
_ZnwmRKSt9nothrow_t
_ZnwmSt11align_val_t
_ZnwmSt11align_val_tRKSt9nothrow_t
__acos_finite
__acosf_finite
__acosh_finite
__acoshf_finite
__acoshl_finite
__acosl_finite
__asin_finite
__asinf_finite
__asinl_finite
__atan2_finite
__atan2f_finite
__atan2l_finite
__atanh_finite
__atanhf_finite
__atanhl_finite
__cosh_finite
__coshf_finite
__coshl_finite
__cospi
__cospif
__cxa_atexit
__cxa_guard_abort
__cxa_guard_acquire
__cxa_guard_release
__exp10_finite
__exp10f_finite
__exp10l_finite
__isoc99_scanf
__isoc99_sscanf
__memmove_chk
__memset_chk
__nvvm_reflect
__sinh_finite
__sinhf_finite
__sinhl_finite
__sinpi
__sinpif
__sqrt_finite
__sqrtf_finite
__sqrtl_finite
__stpcpy_chk
__stpncpy_chk
__strcpy_chk
__strdup
__strncpy_chk
__strndup
__strtok_r
access
acos
acosf
acosh
acoshf
acoshl
acosl
asin
asinf
asinh
asinhf
asinhl
asinl
atan
atan2
atan2f
atan2l
atanf
atanh
atanhf
atanhl
atanl
atof
atoi
atol
atoll
bcmp
bcopy
cabsf
cabsl
cbrt
cbrtf
cbrtl
chmod
chown
clearerr
closedir
cosh
coshf
coshl
ctermid
exp10
exp10f
exp10l
expm1
expm1f
expm1l
fabsf
fabsl
fclose
fdopen
feof
ferror
fflush
ffsl
ffsll
fgetc
fgetpos
fgets
fileno
flockfile
flsl
flsll
fopen
fopen64
fprintf
fread
fread_unlocked
frexp
frexpf
frexpl
fscanf
fseek
fseeko
fseeko64
fsetpos
fstat
fstat64
fstatvfs
fstatvfs64
ftell
ftello
ftello64
ftrylockfile
funlockfile
fwrite
fwrite_unlocked
getc
getc_unlocked
getchar
getchar_unlocked
getenv
getitimer
getlogin_r
getpwnam
gets
gettimeofday
htonl
htons
labs
lchown
ldexp
ldexpf
ldexpl
llabs
log1p
log1pf
log1pl
logb
logbf
logbl
lstat
lstat64
memalign
memccpy
mempcpy
memrchr
mkdir
mktime
modf
modff
modfl
ntohl
ntohs
open64
opendir
pclose
perror
popen
posix_memalign
pread
printf
putc
putc_unlocked
putchar_unlocked
pwrite
qsort
read
readlink
realloc
reallocf
realpath
remove
rename
rewind
rmdir
scanf
setbuf
setitimer
setvbuf
sinh
sinhf
sinhl
snprintf
sprintf
sscanf
stat
stat64
statvfs
statvfs64
stpcpy
stpncpy
strcasecmp
strcat
strcmp
strcoll
strcpy
strcspn
strdup
strncasecmp
strncat
strndup
strnlen
strspn
strtod
strtof
strtok
strtok_r
strtol
strtold
strtoll
strtoul
strtoull
strxfrm
system
tanh
tanhf
tanhl
times
tmpfile
tmpfile64
toascii
uname
ungetc
unlink
unsetenv
utime
utimes
valloc
vfprintf
vfscanf
vprintf
vscanf
vsnprintf
vsprintf
vsscanf
wcslen
fwrite$UNIX2003
fputs$UNIX2003
_copysign
__exp10
__exp10f
vceilf
vfabsf
llvm.fabs.f32
vfloorf
vsqrtf
llvm.sqrt.f32
vexpf
llvm.exp.f32
vexpm1f
vlogf
llvm.log.f32
vlog1pf
vlog10f
llvm.log10.f32
vlogbf
vsinf
llvm.sin.f32
vcosf
llvm.cos.f32
vtanf
vasinf
vacosf
vatanf
vsinhf
vcoshf
vtanhf
vasinhf
vacoshf
vatanhf
__svml_sin2
__svml_sin4
__svml_sin8
__svml_sinf4
__svml_sinf8
__svml_sinf16
llvm.sin.f64
__svml_cos2
__svml_cos4
__svml_cos8
__svml_cosf4
__svml_cosf8
__svml_cosf16
llvm.cos.f64
__svml_pow2
__svml_pow4
__svml_pow8
__svml_powf4
__svml_powf8
__svml_powf16
llvm.pow.f64
llvm.pow.f32
__svml_exp2
__svml_exp4
__svml_exp8
__svml_expf4
__svml_expf8
__svml_expf16
llvm.exp.f64
__svml_log2
__svml_log4
__svml_log8
__svml_logf4
__svml_logf8
__svml_logf16
llvm.log.f64
Target Library Information
targetlibinfo
Recognize reduction patterns.
costmodel-reduxcost
Target Transform Information
; Trace from function 
, blocks:
; Trace parent function: 
enable-tbaa
Cycle found in TBAA metadata.
Type-Based Alias Analysis
enable-scoped-noalias
Scoped NoAlias Alias Analysis
scoped-noalias
notconstant<
constantrange<
constant<
dom-conditions-max-uses
value-tracking
BadAssumption
Detected conflicting code assumptions. Program may have undefined behavior, or compiler may have internal error.
constant bigger than 64 bits detected!
constant bigger than 128 bits detected!
invalid value number (too large)!
Null bytes are not allowed in names
end of file in string constant
end of file in COMDAT variable name
end of file in global variable name
bitwidth for integer type out of range!
Can't read textual IR with a Context that discards named Values
use of undefined summary '^
use of undefined type id summary '^
expected function name in blockaddress
use of undefined type '%
use of undefined type named '
use of undefined comdat '$
use of undefined value '@
use of undefined metadata '!
expected top-level entity
expected comma in uselistorder_bb directive
expected function name in uselistorder_bb
invalid function forward reference in uselistorder_bb
invalid declaration in uselistorder_bb
invalid numeric label in uselistorder_bb
expected basic block name in uselistorder_bb
invalid basic block in uselistorder_bb
expected basic block in uselistorder_bb
value has no uses
value only has one use
wrong number of indexes, expected 
expected '{' here
expected non-empty list of uselistorder indexes
expected '}' here
expected >= 2 uselistorder indexes
expected distinct uselistorder indexes in range [0, size)
expected uselistorder indexes to change the order
expected integer
expected 32-bit integer (too large)
expected value token
expected end of struct constant
expected end of packed struct
expected end of constant
constant vector must not be empty
vector elements must have integer, pointer or floating point type
vector element #
 is not of type '
expected end of array constant
invalid array element type: 
array element #
expected comma in inline asm expression
expected constraint string
expected '(' in block address expression
expected comma in block address expression
expected ')' in block address expression
expected basic block name in blockaddress
cannot take blockaddress inside a declaration
referenced value is not a basic block
cannot take address of numeric label after the function is defined
expected '(' after constantexpr cast
expected 'to' in constantexpr cast
expected type
expected ')' at end of constantexpr cast
invalid cast opcode for cast from '
' to '
expected '(' in extractvalue constantexpr
expected ')' in extractvalue constantexpr
extractvalue operand must be aggregate type
invalid indices for extractvalue
expected '(' in insertvalue constantexpr
expected comma in insertvalue constantexpr
expected ')' in insertvalue constantexpr
insertvalue operand must be aggregate type
invalid indices for insertvalue
insertvalue operand and field disagree in type: '
' instead of '
expected '(' in compare constantexpr
expected comma in compare constantexpr
expected ')' in compare constantexpr
compare operands must have the same type
fcmp requires floating point operands
icmp requires pointer or integer operands
expected '(' in binary constantexpr
expected comma in binary constantexpr
expected ')' in binary constantexpr
operands of constexpr must have same type
nuw only applies to integer operations
nsw only applies to integer operations
constexpr requires integer operands
constexpr requires fp operands
expected '(' in logical constantexpr
expected comma in logical constantexpr
expected ')' in logical constantexpr
constexpr requires integer or integer vector operands
expected '(' in constantexpr
expected comma after getelementptr's type
expected ')' in constantexpr
base of getelementptr must be a pointer
explicit pointee type doesn't match operand's pointee type
getelementptr index must be an integer
getelementptr vector index has a wrong number of elements
base element of getelementptr must be sized
invalid getelementptr indices
inrange keyword may not appear on pointer operand
expected three operands to select
expected three operands to shufflevector
invalid operands to shufflevector
expected two operands to extractelement
invalid extractelement operands
expected three operands to insertelement
invalid insertelement operands
expected fcmp predicate (e.g. 'oeq')
expected icmp predicate (e.g. 'eq')
expected index
expected ',' as start of index list
expected '>' at end of packed struct
void type only allowed for function results
basic block pointers are invalid
pointers to void are invalid - use i8* instead
pointer to this type is invalid
pointers to void are invalid; use i8* instead
expected '*' in address space
invalid function return type
argument name invalid in function type
argument attributes invalid in function type
argument can not have void type
invalid type for function argument
expected ')' at end of argument list
invalid use of function-only attribute
expected '('
dereferenceable bytes must be non-zero
alignment is not a power of two
huge alignments are not supported yet
expected '(' in address space
expected ')' in address space
expected number in address space
expected 'x' after element count
expected ']' to close array
invalid array element type
expected 'x' after the number of columns
expected '>' to close matrix
matrix must have non-zero rows
matrix must have non-zero columns
matrix has too many rows
matrix has too many columns
invalid matrix element type
expected '>' to close vector
vector must have more than 0 elements
too many elements for vector
invalid vector element type
invalid element type for struct
expected '}' at end of struct
global values must be constants
functions are not values, refer to them as pointers
invalid use of function-local name
invalid type for inline asm constraint string
integer constant must have integer type
floating point constant invalid for type
floating point constant does not have type '
null must be a pointer type
invalid type for undef constant
invalid empty array initializer
invalid type for null constant
invalid type for none constant
constant expression type mismatch
initializer with struct type has wrong # elements
packed'ness of initializer and type don't match
element 
 of struct initializer doesn't match struct element type
global variable reference must have pointer type
' defined with type '
' is not a basic block
invalid use of a non-first-class type
expected string constant
expected uselistorder directive
expected comma in uselistorder directive
expected attribute group id
expected '=' here
expected end of attribute group
attribute group has no attributes
unterminated attribute group
cannot have an attribute group reference in an attribute group
invalid use of attribute on a function
invalid use of parameter-only attribute on a function
'allocsize' indices can't refer to the same parameter
stack alignment is not a power of two
Expected '!' here
Expected '{' here
DIExpression
expected end of metadata node
expected '(' here
invalid DWARF op '
expected unsigned integer
element too large, limit is 
expected ')' here
unexpected type in metadata definition
Metadata id is already used
expected metadata operand
invalid metadata-value-metadata roundtrip
DILocation
DIGlobalVariableExpression
GenericDINode
DISubrange
DIEnumerator
DIBasicType
DIDerivedType
DICompositeType
DISubroutineType
DIFile
DICompileUnit
DISubprogram
DILexicalBlock
DILexicalBlockFile
DINamespace
DIModule
DITemplateTypeParameter
DITemplateValueParameter
DIGlobalVariable
DILocalVariable
DILabel
DIObjCProperty
DIImportedEntity
DIMacro
DIMacroFile
expected metadata type
missing required field 'file'
expected field label here
invalid field '
field '
' cannot be specified more than once
' cannot be null
value for '
' too large, limit is 
expected DWARF macinfo type
invalid DWARF macinfo type
missing required field 'type'
missing required field 'name'
' cannot be empty
missing required field 'tag'
missing required field 'scope'
expected DWARF tag
invalid DWARF tag
missing required field 'line'
expected debug info flag
invalid debug info flag flag '
expected 'true' or 'false'
missing required field 'value'
missing required field 'discriminator'
missing 'distinct', required for !DISubprogram when 'isDefinition'
expected DWARF virtuality code
invalid DWARF virtuality code
expected signed integer
' too small, limit is 
missing 'distinct', required for !DICompileUnit
missing required field 'language'
expected emission kind
expected DWARF language
invalid DWARF language
checksumkind
missing required field 'filename'
missing required field 'directory'
'checksumkind' and 'checksum' must be provided together
missing required field 'types'
expected DWARF calling convention
invalid DWARF calling convention
missing required field 'baseType'
expected DWARF type attribute encoding
invalid DWARF type attribute encoding
unsigned enumerator with negative value
missing required field 'count'
operands
missing required field 'var'
missing required field 'expr'
expected comdat keyword
expected comdat type
unknown selection kind
redefinition of comdat '$
expected '=' in global variable
invalid linkage type for alias
symbol with local linkage must have default visibility
expected comma after alias or ifunc's type
invalid aliasee
An alias or ifunc must have pointer type
explicit pointee type should be a function type
redefinition of global '@
forward reference and definition of alias have different types
invalid type for global variable
forward reference and definition of global have different types
expected global section string
unknown global variable property!
expected comdat variable
expected ')' after comdat var
comdat cannot be unnamed
expected '!' here
expected 'global' or 'constant'
expected ')' after thread local model
expected localdynamic, initialexec or localexec
dso_location and DLL-StorageClass mismatch
variable expected to be numbered '%
expected '=' after name
expected 'type' after name
non-struct types may not be recursive
redefinition of type
forward references to non-struct type
expected '>' in packed struct
expected 'type' after '='
expected '=' after deplibs
expected ']' at end of list
unknown target property
expected '=' after target triple
expected '=' after target datalayout
expected 'module asm'
expected '{' in function body
function body requires at least one basic block
use of undefined value '%
unable to create block named '
expected '=' after instruction id
expected '=' after instruction name
instructions returning void cannot have a name
instruction expected to be numbered '%
instruction forward referenced with type '
multiple definition of local value named '
expected metadata after comma
found end of file when expecting more instructions
expected instruction opcode
fast-math-flags specified for select without floating-point scalar or vector return type
expected comma after insertvalue operand
fence cannot be unordered
fence cannot be monotonic
Expected ordering on atomic instruction
Expected '(' in syncscope
Expected synchronization scope name
Expected ')' in syncscope
expected binary operation in atomicrmw
expected ',' after atomicrmw address
atomicrmw cannot be unordered
atomicrmw operand must be a pointer
atomicrmw value and pointer type do not match
atomicrmw operand must be an integer
atomicrmw operand must be power-of-two byte-sized integer
expected ',' after cmpxchg address
expected ',' after cmpxchg cmp operand
cmpxchg cannot be unordered
cmpxchg failure argument shall be no stronger than the success argument
cmpxchg operand must be a pointer
compare value and pointer type do not match
new value and pointer type do not match
cmpxchg operand must be a first class value
expected ',' after store operand
store operand must be a pointer
store operand must be a first class value
stored value and pointer type do not match
atomic store must have explicit non-zero alignment
atomic store cannot use Acquire ordering
expected metadata or 'align'
expected comma after load's type
load operand must be a pointer to a first class type
atomic load must have explicit non-zero alignment
atomic load cannot use Release ordering
invalid type for alloca
element count must have integer type
expected metadata or 'addrspace'
expected 'tail call', 'musttail call', or 'notail call'
fast-math-flags specified for call without floating-point scalar or vector return type
Invalid result type for LLVM function
too many arguments specified
argument is not of expected type '
not enough parameters specified for call
call instructions may not have an alignment
expected ',' in input list
expected '(' in operand bundle
operand bundle set must not be empty
expected '(' in call
expected ',' in argument list
unexpected ellipsis in argument list for 
non-musttail call
musttail call in non-varargs function
expected '...' at end of argument list for musttail call in varargs function
invalid use of parameter-only attribute
invalid use of attribute on return type
expected 'catch' or 'filter' clause type
'catch' clause has an invalid type
'filter' clause has an invalid type
clause argument must be a constant
expected '[' in phi value list
expected ',' after insertelement value
expected ']' in phi value list
phi node must have first class type
expected ',' after shuffle mask
expected ',' after shuffle value
invalid shufflevector operands
expected ',' after extract value
expected ',' after vaarg operand
va_arg requires operand with first class type
expected ',' after select condition
expected ',' after select value
expected 'to' after cast value
expected ',' after compare value
icmp requires integer operands
expected ',' in logical operation
instruction requires integer or integer vector operands
expected ',' in arithmetic operation
invalid operand type for instruction
expected 'within' after cleanuppad
expected scope value for cleanuppad
expected '[' in catchpad/cleanuppad
expected 'within' after catchpad
expected scope value for catchpad
expected 'within' after catchswitch
expected scope value for catchswitch
expected '[' with catchswitch labels
expected ']' after catchswitch labels
expected 'unwind' after catchswitch scope
expected 'caller' in catchswitch
expected a basic block
expected 'from' after catchret
expected 'to' in catchret
expected 'from' after cleanupret
expected 'unwind' in cleanupret
expected 'caller' in cleanupret
expected 'to' in invoke
expected 'unwind' in invoke
invoke instructions may not have an alignment
expected ',' after indirectbr address
expected '[' with indirectbr
indirectbr address must have pointer type
expected ']' at end of block list
expected ',' after switch condition
expected '[' with switch table
switch condition must have integer type
expected ',' after case value
duplicate case value in switch
case value is not a constant integer
branch condition must have 'i1' type
expected ',' after branch condition
expected ',' after true destination
value doesn't match function result type '
invalid linkage for function definition
invalid linkage for function declaration
invalid function linkage type
function expected to be numbered '%
expected function name
expected '(' in function argument list
'builtin' attribute not valid on function
functions with 'sret' argument must return void
invalid forward reference to function as global value!
invalid forward reference to function '
' with wrong type!
invalid redefinition of function '
redefinition of function '@
type of definition and forward reference of '@
' disagree
redefinition of argument '%
expected '=' after source_filename
unexpected summary kind
expected ':' here
expected 'name' here
expected ',' here
expected 'summary' here
expected 'wpdResolutions' here
expected 'offset' here
expected 'wpdRes' here
expected 'kind' here
unexpected WholeProgramDevirtResolution kind
expected optional WholeProgramDevirtResolution field
expected 'resByArg' here
expected 'byArg here
unexpected WholeProgramDevirtResolution::ByArg kind
expected optional whole program devirt field
expected 'args' here
expected 'typeTestRes' here
unexpected TypeTestResolution kind
expected 'sizeM1BitWidth' here
expected ':'
expected optional TypeTestResolution field
expected 'path' here
expected 'hash' here
expected name or guid tag
expected 'summaries' here
expected summary type
expected 'aliasee' here
expected GV ID
expected 'linkage' here
expected 'notEligibleToImport' here
expected 'live' here
expected 'dsoLocal' here
expected 'module' here
expected module ID
expected ':' in refs
expected '(' in refs
expected ')' in refs
expected 'insts' here
expected optional function summary field
expected '(' in typeIdInfo
invalid typeIdInfo list type
expected ')' in typeIdInfo
expected 'guid' here
expected ':' in calls
expected '(' in calls
expected 'callee' in call
expected relbf
expected ')' in call
expected ')' in calls
invalid call edge hotness
expected ':' in funcFlags
expected '(' in funcFlags
expected function flag type
expected ')' in funcFlags
Expected 'gv', 'module', or 'typeid' at the start of summary entry
expected ':' at start of summary entry
expected '(' at start of summary entry
found end of file while parsing summary entry
expected a constant value
<string>
expected end of string
DW_TAG_BORLAND_Delphi_variant
DW_TAG_BORLAND_Delphi_set
DW_TAG_BORLAND_Delphi_dynamic_array
DW_TAG_BORLAND_Delphi_string
DW_TAG_BORLAND_property
DW_TAG_APPLE_ptrauth_type
DW_TAG_APPLE_property
DW_TAG_GNU_call_site_parameter
DW_TAG_GNU_call_site
DW_TAG_GNU_formal_parameter_pack
DW_TAG_GNU_template_parameter_pack
DW_TAG_GNU_template_template_param
DW_TAG_class_template
DW_TAG_function_template
DW_TAG_format_label
DW_TAG_MIPS_loop
DW_TAG_immutable_type
DW_TAG_skeleton_unit
DW_TAG_call_site_parameter
DW_TAG_call_site
DW_TAG_atomic_type
DW_TAG_dynamic_type
DW_TAG_generic_subrange
DW_TAG_coarray_type
DW_TAG_template_alias
DW_TAG_rvalue_reference_type
DW_TAG_type_unit
DW_TAG_shared_type
DW_TAG_condition
DW_TAG_imported_unit
DW_TAG_partial_unit
DW_TAG_unspecified_type
DW_TAG_imported_module
DW_TAG_namespace
DW_TAG_interface_type
DW_TAG_restrict_type
DW_TAG_dwarf_procedure
DW_TAG_volatile_type
DW_TAG_variable
DW_TAG_variant_part
DW_TAG_try_block
DW_TAG_thrown_type
DW_TAG_template_value_parameter
DW_TAG_template_type_parameter
DW_TAG_subprogram
DW_TAG_packed_type
DW_TAG_namelist_item
DW_TAG_namelist
DW_TAG_friend
DW_TAG_file_type
DW_TAG_enumerator
DW_TAG_constant
DW_TAG_const_type
DW_TAG_catch_block
DW_TAG_base_type
DW_TAG_access_declaration
DW_TAG_with_stmt
DW_TAG_subrange_type
DW_TAG_set_type
DW_TAG_ptr_to_member_type
DW_TAG_module
DW_TAG_inlined_subroutine
DW_TAG_inheritance
DW_TAG_common_inclusion
DW_TAG_common_block
DW_TAG_variant
DW_TAG_unspecified_parameters
DW_TAG_union_type
DW_TAG_typedef
DW_TAG_subroutine_type
DW_TAG_structure_type
DW_TAG_string_type
DW_TAG_compile_unit
DW_TAG_reference_type
DW_TAG_pointer_type
DW_TAG_member
DW_TAG_lexical_block
DW_TAG_label
DW_TAG_imported_declaration
DW_TAG_formal_parameter
DW_TAG_enumeration_type
DW_TAG_entry_point
DW_TAG_class_type
DW_TAG_array_type
DW_TAG_null
DW_CHILDREN_yes
DW_CHILDREN_no
DW_AT_APPLE_property
DW_AT_APPLE_objc_complete_type
DW_AT_APPLE_property_attribute
DW_AT_APPLE_property_setter
DW_AT_APPLE_property_getter
DW_AT_APPLE_property_name
DW_AT_APPLE_omit_frame_ptr
DW_AT_APPLE_runtime_class
DW_AT_APPLE_major_runtime_vers
DW_AT_APPLE_block
DW_AT_APPLE_isa
DW_AT_APPLE_flags
DW_AT_APPLE_optimized
DW_AT_APPLE_ptrauth_extra_discriminator
DW_AT_APPLE_ptrauth_address_discriminated
DW_AT_APPLE_ptrauth_key
DW_AT_LLVM_isysroot
DW_AT_LLVM_config_macros
DW_AT_LLVM_include_path
DW_AT_BORLAND_closure
DW_AT_BORLAND_Delphi_frameptr
DW_AT_BORLAND_Delphi_return
DW_AT_BORLAND_Delphi_ABI
DW_AT_BORLAND_Delphi_interface
DW_AT_BORLAND_Delphi_anonymous_method
DW_AT_BORLAND_Delphi_destructor
DW_AT_BORLAND_Delphi_constructor
DW_AT_BORLAND_Delphi_metaclass
DW_AT_BORLAND_Delphi_record
DW_AT_BORLAND_Delphi_class
DW_AT_BORLAND_Delphi_unit
DW_AT_BORLAND_property_default
DW_AT_BORLAND_property_index
DW_AT_BORLAND_property_implements
DW_AT_BORLAND_property_write
DW_AT_BORLAND_property_read
DW_AT_GNU_discriminator
DW_AT_GNU_pubtypes
DW_AT_GNU_pubnames
DW_AT_GNU_addr_base
DW_AT_GNU_ranges_base
DW_AT_GNU_dwo_id
DW_AT_GNU_dwo_name
DW_AT_GNU_macros
DW_AT_GNU_all_call_sites
DW_AT_GNU_call_site_value
DW_AT_GNU_odr_signature
DW_AT_GNU_template_name
DW_AT_GNU_vector
DW_AT_body_end
DW_AT_body_begin
DW_AT_src_coords
DW_AT_mac_info
DW_AT_src_info
DW_AT_sf_names
DW_AT_MIPS_assumed_size
DW_AT_MIPS_assumed_shape_dopetype
DW_AT_MIPS_allocatable_dopetype
DW_AT_MIPS_ptr_dopetype
DW_AT_MIPS_stride_elem
DW_AT_MIPS_stride_byte
DW_AT_MIPS_has_inlines
DW_AT_MIPS_clone_origin
DW_AT_MIPS_abstract_name
DW_AT_MIPS_stride
DW_AT_MIPS_linkage_name
DW_AT_MIPS_software_pipeline_depth
DW_AT_MIPS_loop_unroll_factor
DW_AT_MIPS_epilog_begin
DW_AT_MIPS_tail_loop_begin
DW_AT_MIPS_loop_begin
DW_AT_loclists_base
DW_AT_defaulted
DW_AT_deleted
DW_AT_export_symbols
DW_AT_alignment
DW_AT_noreturn
DW_AT_call_data_value
DW_AT_call_data_location
DW_AT_call_target_clobbered
DW_AT_call_target
DW_AT_call_tail_call
DW_AT_call_pc
DW_AT_call_parameter
DW_AT_call_origin
DW_AT_call_value
DW_AT_call_return_pc
DW_AT_call_all_tail_calls
DW_AT_call_all_source_calls
DW_AT_call_all_calls
DW_AT_macros
DW_AT_rvalue_reference
DW_AT_reference
DW_AT_dwo_name
DW_AT_dwo_id
DW_AT_rnglists_base
DW_AT_addr_base
DW_AT_str_offsets_base
DW_AT_rank
DW_AT_string_length_byte_size
DW_AT_string_length_bit_size
DW_AT_linkage_name
DW_AT_enum_class
DW_AT_const_expr
DW_AT_data_bit_offset
DW_AT_main_subprogram
DW_AT_signature
DW_AT_recursive
DW_AT_pure
DW_AT_elemental
DW_AT_endianity
DW_AT_object_pointer
DW_AT_explicit
DW_AT_threads_scaled
DW_AT_mutable
DW_AT_picture_string
DW_AT_digit_count
DW_AT_decimal_sign
DW_AT_small
DW_AT_decimal_scale
DW_AT_binary_scale
DW_AT_description
DW_AT_call_line
DW_AT_call_file
DW_AT_call_column
DW_AT_trampoline
DW_AT_ranges
DW_AT_extension
DW_AT_use_UTF8
DW_AT_entry_pc
DW_AT_byte_stride
DW_AT_data_location
DW_AT_associated
DW_AT_allocated
DW_AT_vtable_elem_location
DW_AT_virtuality
DW_AT_variable_parameter
DW_AT_use_location
DW_AT_type
DW_AT_static_link
DW_AT_specification
DW_AT_segment
DW_AT_priority
DW_AT_namelist_item
DW_AT_macro_info
DW_AT_identifier_case
DW_AT_friend
DW_AT_frame_base
DW_AT_external
DW_AT_encoding
DW_AT_discr_list
DW_AT_declaration
DW_AT_decl_line
DW_AT_decl_file
DW_AT_decl_column
DW_AT_data_member_location
DW_AT_count
DW_AT_calling_convention
DW_AT_base_types
DW_AT_artificial
DW_AT_address_class
DW_AT_accessibility
DW_AT_abstract_origin
DW_AT_upper_bound
DW_AT_bit_stride
DW_AT_start_scope
DW_AT_return_addr
DW_AT_prototyped
DW_AT_producer
DW_AT_lower_bound
DW_AT_is_optional
DW_AT_inline
DW_AT_default_value
DW_AT_containing_type
DW_AT_const_value
DW_AT_comp_dir
DW_AT_common_reference
DW_AT_string_length
DW_AT_import
DW_AT_visibility
DW_AT_discr_value
DW_AT_discr
DW_AT_language
DW_AT_high_pc
DW_AT_low_pc
DW_AT_stmt_list
DW_AT_bit_size
DW_AT_bit_offset
DW_AT_byte_size
DW_AT_ordering
DW_AT_name
DW_AT_location
DW_AT_sibling
DW_FORM_GNU_strp_alt
DW_FORM_GNU_ref_alt
DW_FORM_GNU_str_index
DW_FORM_GNU_addr_index
DW_FORM_addrx4
DW_FORM_addrx3
DW_FORM_addrx2
DW_FORM_addrx1
DW_FORM_strx4
DW_FORM_strx3
DW_FORM_strx2
DW_FORM_strx1
DW_FORM_ref_sup8
DW_FORM_rnglistx
DW_FORM_loclistx
DW_FORM_implicit_const
DW_FORM_line_strp
DW_FORM_data16
DW_FORM_strp_sup
DW_FORM_ref_sup4
DW_FORM_addrx
DW_FORM_strx
DW_FORM_ref_sig8
DW_FORM_flag_present
DW_FORM_exprloc
DW_FORM_sec_offset
DW_FORM_indirect
DW_FORM_ref_udata
DW_FORM_ref8
DW_FORM_ref4
DW_FORM_ref2
DW_FORM_ref1
DW_FORM_ref_addr
DW_FORM_udata
DW_FORM_strp
DW_FORM_sdata
DW_FORM_flag
DW_FORM_data1
DW_FORM_block1
DW_FORM_block
DW_FORM_string
DW_FORM_data8
DW_FORM_data4
DW_FORM_data2
DW_FORM_block4
DW_FORM_block2
DW_FORM_addr
DW_OP_LLVM_fragment
DW_OP_GNU_const_index
DW_OP_GNU_addr_index
DW_OP_GNU_push_tls_address
DW_OP_reinterpret
DW_OP_convert
DW_OP_xderef_type
DW_OP_deref_type
DW_OP_regval_type
DW_OP_const_type
DW_OP_entry_value
DW_OP_constx
DW_OP_addrx
DW_OP_implicit_pointer
DW_OP_stack_value
DW_OP_implicit_value
DW_OP_bit_piece
DW_OP_call_frame_cfa
DW_OP_form_tls_address
DW_OP_call_ref
DW_OP_call4
DW_OP_call2
DW_OP_push_object_address
DW_OP_nop
DW_OP_xderef_size
DW_OP_deref_size
DW_OP_piece
DW_OP_bregx
DW_OP_fbreg
DW_OP_regx
DW_OP_breg31
DW_OP_breg30
DW_OP_breg29
DW_OP_breg28
DW_OP_breg27
DW_OP_breg26
DW_OP_breg25
DW_OP_breg24
DW_OP_breg23
DW_OP_breg22
DW_OP_breg21
DW_OP_breg20
DW_OP_breg19
DW_OP_breg18
DW_OP_breg17
DW_OP_breg16
DW_OP_breg15
DW_OP_breg14
DW_OP_breg13
DW_OP_breg12
DW_OP_breg11
DW_OP_breg10
DW_OP_breg9
DW_OP_breg8
DW_OP_breg7
DW_OP_breg6
DW_OP_breg5
DW_OP_breg4
DW_OP_breg3
DW_OP_breg2
DW_OP_breg1
DW_OP_breg0
DW_OP_reg31
DW_OP_reg30
DW_OP_reg29
DW_OP_reg28
DW_OP_reg27
DW_OP_reg26
DW_OP_reg25
DW_OP_reg24
DW_OP_reg23
DW_OP_reg22
DW_OP_reg21
DW_OP_reg20
DW_OP_reg19
DW_OP_reg18
DW_OP_reg17
DW_OP_reg16
DW_OP_reg15
DW_OP_reg14
DW_OP_reg13
DW_OP_reg12
DW_OP_reg11
DW_OP_reg10
DW_OP_reg9
DW_OP_reg8
DW_OP_reg7
DW_OP_reg6
DW_OP_reg5
DW_OP_reg4
DW_OP_reg3
DW_OP_reg2
DW_OP_reg1
DW_OP_reg0
DW_OP_lit31
DW_OP_lit30
DW_OP_lit29
DW_OP_lit28
DW_OP_lit27
DW_OP_lit26
DW_OP_lit25
DW_OP_lit24
DW_OP_lit23
DW_OP_lit22
DW_OP_lit21
DW_OP_lit20
DW_OP_lit19
DW_OP_lit18
DW_OP_lit17
DW_OP_lit16
DW_OP_lit15
DW_OP_lit14
DW_OP_lit13
DW_OP_lit12
DW_OP_lit11
DW_OP_lit10
DW_OP_lit9
DW_OP_lit8
DW_OP_lit7
DW_OP_lit6
DW_OP_lit5
DW_OP_lit4
DW_OP_lit3
DW_OP_lit2
DW_OP_lit1
DW_OP_lit0
DW_OP_skip
DW_OP_ne
DW_OP_lt
DW_OP_le
DW_OP_gt
DW_OP_ge
DW_OP_eq
DW_OP_bra
DW_OP_xor
DW_OP_shra
DW_OP_shr
DW_OP_shl
DW_OP_plus_uconst
DW_OP_plus
DW_OP_or
DW_OP_not
DW_OP_neg
DW_OP_mul
DW_OP_mod
DW_OP_minus
DW_OP_div
DW_OP_and
DW_OP_abs
DW_OP_xderef
DW_OP_rot
DW_OP_swap
DW_OP_pick
DW_OP_over
DW_OP_drop
DW_OP_dup
DW_OP_consts
DW_OP_constu
DW_OP_const8s
DW_OP_const8u
DW_OP_const4s
DW_OP_const4u
DW_OP_const2s
DW_OP_const2u
DW_OP_const1s
DW_OP_const1u
DW_OP_deref
DW_OP_addr
DW_ATE_address
DW_ATE_boolean
DW_ATE_complex_float
DW_ATE_float
DW_ATE_signed
DW_ATE_signed_char
DW_ATE_unsigned
DW_ATE_unsigned_char
DW_ATE_imaginary_float
DW_ATE_packed_decimal
DW_ATE_numeric_string
DW_ATE_edited
DW_ATE_signed_fixed
DW_ATE_unsigned_fixed
DW_ATE_decimal_float
DW_ATE_UTF
DW_ATE_UCS
DW_ATE_ASCII
DW_DS_unsigned
DW_DS_leading_overpunch
DW_DS_trailing_overpunch
DW_DS_leading_separate
DW_DS_trailing_separate
DW_END_hi_user
DW_END_lo_user
DW_END_little
DW_END_big
DW_END_default
DW_ACCESS_public
DW_ACCESS_protected
DW_ACCESS_private
DW_VIS_local
DW_VIS_exported
DW_VIS_qualified
DW_VIRTUALITY_none
DW_VIRTUALITY_virtual
DW_VIRTUALITY_pure_virtual
DW_LANG_BORLAND_Delphi
DW_LANG_GOOGLE_RenderScript
DW_LANG_Mips_Assembler
DW_LANG_BLISS
DW_LANG_RenderScript
DW_LANG_Fortran08
DW_LANG_Fortran03
DW_LANG_C_plus_plus_14
DW_LANG_Dylan
DW_LANG_Julia
DW_LANG_Swift
DW_LANG_C11
DW_LANG_Rust
DW_LANG_OCaml
DW_LANG_C_plus_plus_11
DW_LANG_C_plus_plus_03
DW_LANG_Haskell
DW_LANG_Modula3
DW_LANG_Go
DW_LANG_OpenCL
DW_LANG_Python
DW_LANG_D
DW_LANG_UPC
DW_LANG_ObjC_plus_plus
DW_LANG_ObjC
DW_LANG_PLI
DW_LANG_Fortran95
DW_LANG_Ada95
DW_LANG_C99
DW_LANG_Java
DW_LANG_Modula2
DW_LANG_Pascal83
DW_LANG_Fortran90
DW_LANG_Fortran77
DW_LANG_Cobol85
DW_LANG_Cobol74
DW_LANG_C_plus_plus
DW_LANG_Ada83
DW_LANG_C
DW_LANG_C89
DW_ID_case_sensitive
DW_ID_up_case
DW_ID_down_case
DW_ID_case_insensitive
DW_CC_GDB_IBM_OpenCL
DW_CC_LLVM_X86RegCall
DW_CC_LLVM_PreserveAll
DW_CC_LLVM_PreserveMost
DW_CC_LLVM_Swift
DW_CC_LLVM_OpenCLKernel
DW_CC_LLVM_SpirFunction
DW_CC_LLVM_IntelOclBicc
DW_CC_LLVM_AAPCS_VFP
DW_CC_LLVM_AAPCS
DW_CC_LLVM_X86_64SysV
DW_CC_LLVM_Win64
DW_CC_LLVM_vectorcall
DW_CC_BORLAND_fastcall
DW_CC_BORLAND_thiscall
DW_CC_BORLAND_msreturn
DW_CC_BORLAND_msfastcall
DW_CC_BORLAND_pascal
DW_CC_BORLAND_stdcall
DW_CC_BORLAND_safecall
DW_CC_GNU_borland_fastcall_i386
DW_CC_GNU_renesas_sh
DW_CC_pass_by_value
DW_CC_pass_by_reference
DW_CC_nocall
DW_CC_program
DW_CC_normal
DW_INL_not_inlined
DW_INL_inlined
DW_INL_declared_not_inlined
DW_INL_declared_inlined
DW_ORD_col_major
DW_ORD_row_major
DW_LNS_extended_op
DW_LNS_copy
DW_LNS_advance_pc
DW_LNS_advance_line
DW_LNS_set_file
DW_LNS_set_column
DW_LNS_negate_stmt
DW_LNS_set_basic_block
DW_LNS_const_add_pc
DW_LNS_fixed_advance_pc
DW_LNS_set_prologue_end
DW_LNS_set_epilogue_begin
DW_LNS_set_isa
DW_LNE_end_sequence
DW_LNE_set_address
DW_LNE_define_file
DW_LNE_set_discriminator
DW_MACINFO_invalid
DW_MACINFO_vendor_ext
DW_MACINFO_end_file
DW_MACINFO_start_file
DW_MACINFO_undef
DW_MACINFO_define
DW_RLE_base_addressx
DW_RLE_startx_endx
DW_RLE_startx_length
DW_RLE_start_end
DW_CFA_GNU_args_size
DW_CFA_GNU_window_save
DW_CFA_MIPS_advance_loc8
DW_CFA_val_expression
DW_CFA_val_offset_sf
DW_CFA_val_offset
DW_CFA_def_cfa_offset_sf
DW_CFA_def_cfa_sf
DW_CFA_offset_extended_sf
DW_CFA_expression
DW_CFA_def_cfa_expression
DW_CFA_def_cfa_offset
DW_CFA_def_cfa_register
DW_CFA_def_cfa
DW_CFA_restore_state
DW_CFA_remember_state
DW_CFA_register
DW_CFA_same_value
DW_CFA_undefined
DW_CFA_restore_extended
DW_CFA_offset_extended
DW_CFA_advance_loc4
DW_CFA_advance_loc2
DW_CFA_advance_loc1
DW_CFA_set_loc
DW_CFA_restore
DW_CFA_offset
DW_CFA_advance_loc
DW_CFA_nop
DW_APPLE_PROPERTY_class
DW_APPLE_PROPERTY_null_resettable
DW_APPLE_PROPERTY_nullability
DW_APPLE_PROPERTY_unsafe_unretained
DW_APPLE_PROPERTY_strong
DW_APPLE_PROPERTY_weak
DW_APPLE_PROPERTY_atomic
DW_APPLE_PROPERTY_setter
DW_APPLE_PROPERTY_nonatomic
DW_APPLE_PROPERTY_copy
DW_APPLE_PROPERTY_retain
DW_APPLE_PROPERTY_readwrite
DW_APPLE_PROPERTY_assign
DW_APPLE_PROPERTY_getter
DW_APPLE_PROPERTY_readonly
DW_UT_compile
DW_UT_type
DW_UT_partial
DW_UT_skeleton
DW_UT_split_compile
DW_UT_split_type
DW_ATOM_null
DW_ATOM_die_offset
DW_ATOM_cu_offset
DW_ATOM_die_tag
DW_ATOM_type_flags
DW_ATOM_qual_name_hash
DW_ATOM_ext_types
VARIABLE
OTHER
UNUSED5
UNUSED6
UNUSED7
EXTERNAL
STATIC
DW_IDX_compile_unit
DW_IDX_type_unit
DW_IDX_die_offset
DW_IDX_parent
DW_IDX_type_hash
WASM_SYMBOL_TYPE_FUNCTION
WASM_SYMBOL_TYPE_DATA
WASM_SYMBOL_TYPE_GLOBAL
WASM_SYMBOL_TYPE_SECTION
([[:digit:]]+)\.([[:digit:]]+)\.([[:digit:]]+)\.?([[:digit:]]*)\.?([[:digit:]]*)
^APPLE_([[:digit:]]+)_
^APPLE_1_([[:digit:]]+)\.([[:digit:]]+)\.([[:digit:]]+)\.?([[:digit:]]*)\.?([[:digit:]]*)_([[:digit:]]+)$
Invalid bitcode version
' Reader: '
Print the global id for each value when reading the module summary
print-summary-global-ids
Corrupted bitcode
llvm.bitcode
Unexpected end of file
Invalid bitcode signature
Invalid bitcode wrapper header
Never resolved function from blockaddress
 (Producer: '
' Reader: 'LLVM 
APPLE_1_
Invalid multiple blocks
Invalid value
Bitwidth for integer type out of range
Invalid type
Invalid function argument type
Invalid TYPE table
Invalid vector length
Invalid matrix dimensions
Invalid TYPE table: Only named structs can be forward referenced
Invalid multiple synchronization scope names blocks
Invalid empty synchronization scope names block
Invalid type for value
Invalid alignment value
Invalid global variable comdat ID
Invalid calling convention ID
Invalid function comdat ID
Insufficient function protos
Expected a constant
Alias and aliasee types don't match
Invalid constant reference
Invalid constant type
Explicit gep operator type does not match pointee type of pointer operand
Invalid gep with no operands
Invalid value name
Unknown attribute kind (
Malformed global initializer set
Could not find function in stream
Trying to materialize functions before seeing function blocks
Expect SubBlock
Expect function block
Invalid function metadata: incoming forward references
Invalid cast
Explicit gep type does not match pointee type of pointer operand
EXTRACTVAL: Invalid instruction with 0 indices
EXTRACTVAL: Invalid type
EXTRACTVAL: Invalid struct index
EXTRACTVAL: Invalid array index
INSERTVAL: Invalid instruction with 0 indices
INSERTVAL: Invalid type
INSERTVAL: Invalid struct index
INSERTVAL: Invalid array index
Inserted value type doesn't match aggregate type
Explicit invoke type is not a function type
Callee is not a pointer
Callee is not of pointer to function type
Explicit invoke type does not match pointee type of callee operand
Insufficient operands to call
Personality function mismatch
Old-style alloca with a non-pointer type
Fast math flags indicator set for call with no FMF
Explicit call type is not a function type
Callee is not a pointer type
Explicit call type does not match pointee type of callee operand
Fast-math-flags specified for call without floating-point scalar or vector return type
Invalid instruction with no BB
Operand bundles found with no consumer
Never resolved value found in function
Invalid function metadata: outgoing forward refs
Load/Store operand is not a pointer type
Explicit load/store type does not match pointee type of pointer operand
Cannot load/store from pointer
Incompatible epoch: Bitcode '
' vs current: '
Invalid Summary Block: record for version expected
Invalid Summary Block: version expected
Invalid summary version 
, 1, 2, 3 or 4 expected
Alias expects aliasee summary to be parsed
Name attachment that does not follow a combined record
Invalid hash length 
Invalid hash that does not follow a module path
GUID 
) is 
Expected a single module
Invalid abbrev number
Abbreviation starts with an Array or a Blob
Array element type can't be an Array or a Blob
abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789._
Array op not second to last
Array element type has to be an encoding of a type
Fixed or VBR abbrev record with size > MaxChunkData
Abbrev record with no operands
Import full type definitions for ThinLTO.
import-full-type-definitions
Force disable the lazy-loading on-demand of metadata when loading bitcode for importing.
disable-ondemand-mds-loading
Malformed block
Invalid record
Corrupted Metadata block
Invalid ID
Invalid metadata attachment
Invalid record: metadata strings layout
Invalid record: metadata strings with no strings
Invalid record: metadata strings corrupt offset
Invalid record: metadata strings bad length
Invalid record: metadata strings truncated chars
Invalid metadata: fwd refs into function blocks
METADATA_NAME not followed by METADATA_NAMED_NODE
Invalid record: Unsupported version of DISubrange
Alignment value is too large
Conflicting METADATA_KIND records
Can't lazyload MD
Type mismatch in constant table!
Number of metadatas above which we emit an index to enable lazy-loading
bitcode-mdindex-threshold
Write relative block frequency to function summary 
write-relbf-to-summary
Invalid encoding
Unexpected anonymous function when writing summary
Write Bitcode
write-bitcode
Bitcode Writer
MetaData
Map Name: 
Size: 
Metadata: slot = 
Metadata: function = 
Value: [null]
 Uses(
 [null]
Debug control for aggressive anti-dep breaker
agg-antidep-debugdiv
agg-antidep-debugmod
Expand Atomic instructions
atomic-expand
partword.cmpxchg.end
partword.cmpxchg.failure
partword.cmpxchg.loop
cmpxchg.end
cmpxchg.failure
cmpxchg.nostore
cmpxchg.success
cmpxchg.releasedload
cmpxchg.trystore
cmpxchg.fencedstore
cmpxchg.start
should_store
success
AlignedAddr
PtrLSB
ShiftAmt
Inv_Mask
ValOperand_Shifted
atomicrmw.end
atomicrmw.start
loaded
newloaded
tryagain
Threshold for partial unrolling
partial-unrolling-threshold
enable-tail-merge
Max number of predecessors to consider tail merging
tail-merge-threshold
Min number of instructions to consider tail merging
tail-merge-size
Control Flow Optimizer
branch-folder
%bb.%u
offset=%08x
size=%#x
Branch relaxation pass
branch-relaxation
BreakFalseDeps
break-false-deps
ocaml 3.10-compatible GC
Very portable GC for uncooperative code generators
an example strategy for statepoint
CoreCLR-compatible GC
Verify Call Frame Information instructions
verify-cfiinstrs
Check CFA info and insert CFI instructions if needed
cfi-instr-inserter
*** Inconsistent CFA register and/or offset between pred and succ ***
Pred: 
 outgoing CFA Reg:
 outgoing CFA Offset:
Succ: 
 incoming CFA Reg:
 incoming CFA Offset:
 in/out CFI information errors.
Disable branch optimizations in CodeGenPrepare
disable-cgp-branch-opts
Disable GC optimizations in CodeGenPrepare
disable-cgp-gc-opts
Disable select to branch conversion.
disable-cgp-select2branch
Address sinking in CGP using GEPs.
addr-sink-using-gep
Enable sinkinig and/cmp into branches.
enable-andcmp-sinking
Disable store(extract) optimizations in CodeGenPrepare
disable-cgp-store-extract
Stress test store(extract) optimizations in CodeGenPrepare
stress-cgp-store-extract
Disable ext(promotable(ld)) -> promoted(ext(ld)) optimization in CodeGenPrepare
disable-cgp-ext-ld-promotion
Stress test ext(promotable(ld)) -> promoted(ext(ld)) optimization in CodeGenPrepare
stress-cgp-ext-ld-promotion
Disable protection against removing loop preheaders
disable-preheader-prot
Use profile info to add section prefix for hot/cold functions
profile-guided-section-prefix
Skip merging empty blocks if (frequency of empty block) / (frequency of destination block) is greater than this ratio
cgp-freq-ratio-to-skip-merge
Force store splitting no matter what the target query says.
force-split-store
Enable merging of redundant sexts when one is dominating the other.
cgp-type-promotion-merge
Disables combining addressing modes with different parts in optimizeMemoryInst.
disable-complex-addr-modes
Allow creation of Phis in Address sinking.
addr-sink-new-phis
Allow creation of selects in Address sinking.
addr-sink-new-select
Allow combining of BaseReg field in Address sinking.
addr-sink-combine-base-reg
Allow combining of BaseGV field in Address sinking.
addr-sink-combine-base-gv
Allow combining of BaseOffs field in Address sinking.
addr-sink-combine-base-offs
Allow combining of ScaledReg field in Address sinking.
addr-sink-combine-scaled-reg
Enable splitting large offset of GEP.
cgp-split-large-offset-gep
(inbounds)
Base:
Optimize for code generation
codegenprepare
.hot
.unlikely
.cond.split
splitgep
uadd.overflow
uadd
overflow
cond.false
cond.end
cmpz
select.end
select.true.sink
select.false.sink
select.false
sunk_phi
sunkaddr
promoted
CodeGen Prepare
Remove dead machine instructions
dead-mi-elimination
Detect Dead Lanes
detect-dead-lanes
If present, stops packetizing after N instructions
dfa-instr-limit
Prepare DWARF exceptions
dwarfehprepare
unwind_resume
exn.obj
Exception handling preparation
Maximum number of instructions per speculated block.
early-ifcvt-limit
Turn all knobs to 11
stress-early-ifcvt
Early If Converter
early-ifcvt
Early If-Conversion
EdgeBundles
digraph {
" [ shape=box ]
 -> "
" -> 
" -> "
" [ color=lightgray ]
Pop up a window to show edge bundle graphs
view-edge-bundles
Bundle Machine CFG Edges
edge-bundles
Expand ISel Pseudo-instructions
expand-isel-pseudos
The number of loads per basic block for inline expansion of memcmp that is only being compared against zero.
memcmp-num-loads-per-block
Expand memcmp() to load/stores
expandmemcmp
endblock
phi.res
res_block
phi.src1
phi.src2
loadbb
Post-RA pseudo instruction expansion pass
postrapseudos
Expand reduction intrinsics
expand-reductions
__LLVM_FaultMaps
Insert fentry calls
fentry-insert
fentry-call
Contiguously Lay Out Funclets
funclet-layout
Create Garbage Collector Module Metadata
collector-metadata
unsupported GC: 
 (did you remember to link and initialize the CodeGen library?)
GC roots for 
GC safe points for 
[sp]
pre-call
post-call
, live = {
Print Garbage Collector Information
GC Lowering
gc-lowering
Lower Garbage Collection Instructions
Analyze Machine Code For Garbage Collection
gc-analysis
Enable the global merge pass
enable-global-merge
Set maximum offset for global merge pass
global-merge-max-offset
Improve global merge pass to look at uses
global-merge-group-by-use
Improve global merge pass to ignore globals only used alone
global-merge-ignore-single-use
Enable global merge pass on constants
global-merge-on-const
Enable global merge pass on external linkage
global-merge-on-external
ifcvt-fn-start
ifcvt-fn-stop
ifcvt-limit
disable-ifcvt-simple
disable-ifcvt-simple-false
disable-ifcvt-triangle
disable-ifcvt-triangle-rev
disable-ifcvt-triangle-false
disable-ifcvt-triangle-false-rev
disable-ifcvt-diamond
disable-ifcvt-forked-diamond
ifcvt-branch-fold
If Converter
if-converter
The page size of the target in bytes
imp-null-check-page-size
The max number of instructions to consider hoisting loads over (the algorithm is quadratic over this number)
imp-null-max-insts-to-consider
Implicit null checks
implicit-null-checks
Expand indirectbr instructions
indirectbr-expand
.switch_cast
switch_bb
switch_value_phi
Disable inline spill hoisting
disable-spill-hoist
Enable lowering interleaved accesses to intrinsics
lower-interleaved-accesses
Lower interleaved memory accesses to target specific intrinsics
interleaved-access
Interleaved Access Pass
Latency Priority Queue
  Number of Queue Entries: 
Lazy Machine Block Frequency Analysis
lazy-machine-block-freq
DFSIn: 
 DFSOut: 
Abstract Scope
Children ...
Live DEBUG_VALUE analysis
livedebugvalues
Enable the live debug variables pass
live-debug-variables
********** DEBUG VARIABLES **********
 ind
 Loc
Debug Variable Analysis
livedebugvars
RegMasks:
********** MACHINEINSTRS **********
Use segment set for the computation of the live ranges of physregs.
use-segment-set-for-physregs
Live Interval Analysis
liveintervals
-phi
Clean updater: 
Null updater.
 updater with gap = 
, last start = 
  Area 1:
  Spills:
  Area 2:
%08X
 weight:
Live Registers:
 (uninitialized)
 (empty)
Live Range Shrink Pass
lrshrink
Live Range Shrink
Live Register Matrix
liveregmatrix
********** INTERVALS **********
 [Unknown]
Live Stack Slot Analysis
livestacks
regalloc=... not currently supported with -O0
  Alive in blocks: 
  Killed by:
 No instructions.
    #
Live Variable Analysis
livevars
Enable generating trap for unreachable
trap-unreachable
Local Stack Slot Allocation
localstackalloc
Add __emutls_[vt]. variables for emultated TLS model
loweremutls
__emutls_t.
Can't print out MachineBasicBlock because parent MachineFunction
 is null
; predecessors: 
%.2f%%
; Irreducible loop header weight: 
MachineBlockFrequencyDAGS.
label="%.1f%%"
,color="red"
] : 
color="red"
block-frequency-info: 
: float = 
, int = 
, count = 
, irr_loop_header_weight = 
Pop up a window to show a dag displaying how machine block frequencies propagate through the CFG.
do not display graphs.
fraction
display a graph using the fractional block frequency representation.
integer
display a graph using the raw integer fractional block frequency representation.
display a graph using the real profile count if available.
view-machine-block-freq-propagation-dags
Pop up a window to show a dag displaying MBP layout and associated block frequencies of the CFG.
view-block-layout-with-bfi
Print the machine block frequency info.
print-machine-bfi
Machine Block Frequency Analysis
machine-block-freq
Force the alignment of all blocks in the function.
align-all-blocks
Force the alignment of all blocks that have no fall-through predecessors (i.e. don't add nops that are executed).
align-all-nofallthru-blocks
Block frequency percentage a loop exit block needs over the original exit to be considered the new exit.
block-placement-exit-block-bias
Outline loop blocks from loop chain if (frequency of loop) / (frequency of block) is greater than this ratio
loop-to-cold-block-ratio
Force outlining cold blocks from loops.
force-loop-cold-block
Model the cost of loop rotation more precisely by using profile data.
precise-rotation-cost
Force the use of precise cost loop rotation strategy.
force-precise-rotation-cost
Cost that models the probabilistic risk of an instruction misfetch due to a jump comparing to falling through, whose cost is zero.
misfetch-cost
Cost of jump instructions.
jump-inst-cost
Perform tail duplication during placement. Creates more fallthrough opportunites in outline branches.
tail-dup-placement
Perform branch folding during placement. Reduces code size.
branch-fold-placement
Instruction cutoff for tail duplication during layout. Tail merging during layout is forced to have a threshold that won't conflict.
tail-dup-placement-threshold
Instruction cutoff for aggressive tail duplication during layout. Used at -O3. Tail merging during layout is forced to have a threshold that won't conflict.
tail-dup-placement-aggressive-threshold
Cost penalty for blocks that can avoid breaking CFG by copying. Copying can increase fallthrough, but it also increases icache pressure. This parameter controls the penalty to account for that. Percent as integer.
tail-dup-placement-penalty
Number of triangle-shaped-CFG's that need to be in a row for the triangle tail duplication heuristic to kick in. 0 to disable.
triangle-chain-count
Branch Probability Basic Block Placement
block-placement
MBP.
Basic Block Placement Stats
block-placement-stats
branch probability threshold in percentageto be considered very likely
static-likely-prob
branch probability threshold in percentage to be considered very likely when profile is available
profile-likely-prob
Machine Branch Probability Analysis
machine-branch-prob
Incremental depth computation will be used for basic blocks with more instructions.
machine-combiner-inc-threshold
Dump all substituted intrs
machine-combiner-dump-subst-intrs
Verify that the generated patterns are ordered by increasing latency
machine-combiner-verify-pattern-order
Machine InstCombiner
machine-combiner
machine-cp-fwd
Controls which register COPYs are forwarded
Machine Copy Propagation Pass
machine-cp
Machine Common Subexpression Elimination
machine-cse
Machine Debugify Module
mir-debugify
Machine Dominance Frontier Construction
machine-domfrontier
MachineDominatorTree for function 
 is not up to date!
Computed:
Actual:
 <<exit node>>
Verify machine dominator info (time consuming)
verify-machine-dom-info
MachineDominator Tree Construction
machinedomtree
Frame Objects:
  fi#
dead
variable sized
size=
, fixed
, at location [SP
Force the alignment of all functions.
align-all-functions
Jump Tables:
%jump-table.
Constant Pool:
  cp#
, align=
# Machine code for function 
Function Live Ins: 
# End machine code for function 
IsSSA
NoPHIs
TracksLiveness
NoVRegs
FailedISel
Legalized
RegBankSelected
Selected
Machine Function Printer
MachineFunction Printer
Unpack machine instruction bundles
unpack-mi-bundles
Finalize machine instruction bundles
finalize-mi-bundles
UNKNOWN
 [sideeffect]
 [mayload]
 [maystore]
 [isconvergent]
 [alignstack]
 [attdialect]
 [inteldialect]
:[reguse
:[regdef
:[regdef-ec
:[clobber
:[imm
:[mem
:[??
 tiedto:$
 line no:
 indirect
MachineLICM should avoid speculation
avoid-speculation
MachineLICM should hoist even cheap instructions
hoist-cheap-insts
MachineLICM should sink instructions into loops to avoid register spills
sink-insts-to-avoid-spills
Hoist invariant stores
hoist-const-stores
Machine Loop Invariant Code Motion
machinelicm
Early Machine Loop Invariant Code Motion
early-machinelicm
Loop at depth 
 containing: 
<header>
<latch>
<exiting>
Machine Natural Loop Construction
machine-loops
Machine Module Information
machinemoduleinfo
Free MachineFunction
Number of registers to limit to when printing regmask operands in IR dumps. unlimited = -1
print-regmask-num-regs
implicit-def 
implicit 
internal 
dead 
undef 
early-clobber 
debug-use 
renamable 
.subreg
(tied-def 
%const.
target-index(
<regmask
 more...
 ...
liveout(
same_value 
remember_state 
restore_state 
def_cfa_register 
def_cfa_offset 
def_cfa 
rel_offset 
adjust_cfa_offset 
restore 
escape 
undefined 
register 
window_save 
<unserializable cfi directive>
<cfi directive>
intrinsic(@
intrinsic(
pred(
%dwarfreg.
<badreg>
<mcsymbol 
%fixed-stack.
%stack.
target-flags(
<unknown>) 
<unknown target flag>
<unknown bitmask target flag>
%subreg.
MIR_PSEUDO_SRC_HACK
non-temporal 
dereferenceable 
invariant 
load 
syncscope("
 into 
jump-table
constant-pool
call-entry 
call-entry &
custom "
, !tbaa 
, !alias.scope 
, !noalias 
, !range 
, addrspace 
not_atomic
unordered
monotonic
consume
acquire
release
acq_rel
seq_cst
machine-opt-remark-emitter
Enable the machine outliner on linkonceodr functions
enable-linkonceodr-outlining
Machine Function Outliner
machine-outliner
NotOutliningCheaper
Did not outline 
 instructions
NumOccurrences
 locations.
 Bytes from outlining all occurrences (
OutliningCost
 >= Unoutlined instruction bytes (
NotOutliningCost
 (Also found at: 
OtherStartLoc
OUTLINED_FUNCTION_
OutlinedFunction
Saved 
OutliningBenefit
 bytes by 
outlining 
 instructions 
from 
 locations. 
(Found at: 
StartLoc
Instruction mapping overflow!
Machine Outliner
Enable Software Pipelining
enable-pipeliner
Enable SWP at Os.
enable-pipeliner-opt-size
Size limit for the MII.
pipeliner-max-mii
Maximum stages allowed in the generated scheduled.
pipeliner-max-stages
Prune dependences between unrelated Phi nodes.
pipeliner-prune-deps
Prune loop carried order dependences.
pipeliner-prune-loop-carried
Ignore RecMII
pipeliner-ignore-recmii
Num nodes 
 rec 
 mov 
 depth 
 col 
   SU(
cycle 
Modulo Software Pipelining
pipeliner
MachinePostDominator Tree Construction
machinepostdomtree
Region tree:
End region tree
<Function Return>
Detect single entry single exit regions
machine-region-info
Enable subregister liveness tracking.
enable-subreg-liveness
ScheduleDAGMI::viewGraph is only available in debug builds on 
  Pressure Diff      : 
  Single Issue       : 
true;
false;
Critical Path(GS-RR ): 
GenericScheduler RegionPolicy: 
 ShouldTrackPressure=
 OnlyTopDown=
 OnlyBottomUp=
Critical Path(PGS-RR ): 
Force top-down list scheduling
misched-topdown
Force bottom-up list scheduling
misched-bottomup
Print critical path length to stdout
misched-dcpl
Limit ready list to N instructions
misched-limit
Enable register pressure scheduling.
misched-regpressure
Enable cyclic critical path analysis.
misched-cyclicpath
Enable memop clustering.
misched-cluster
Verify machine instrs before and after machine scheduling
verify-misched
Machine instruction scheduler to use
Use the target's default scheduler choice.
Enable the machine instruction scheduling pass.
enable-misched
Enable the post-ra machine instruction scheduling pass.
enable-post-misched
converge
Standard converging scheduler.
ilpmax
Schedule bottom-up for max ILP
ilpmin
Schedule bottom-up for min ILP
TopQ
BotQ
Missing SUnit
  Retired: 
  Executed: 
  Critical: 
MOps
  ExpectedLatency: 
  - Latency
  - Resource
 limited.
Queue 
Machine Instruction Scheduler
machine-scheduler
Before machine scheduling.
After machine scheduling.
:%bb. 
PostRA Machine Instruction Scheduler
postmisched
Before post machine scheduling.
After post machine scheduling.
Split critical edges during machine sinking
machine-sink-split
Use block frequency info to find successors to sink
machine-sink-bfi
Percentage threshold for splitting single-instruction critical edge. If the branch threshold is higher than this threshold, we allow speculative execution of up to 1 instruction to avoid branching to splitted critical edge
machine-sink-split-probability-threshold
Machine code sinking
machine-sink
PostRA Machine Sink
postra-machine-sink
Should mir-strip-debug only strip debug info from debugified modules by default
mir-strip-debugify-only
Machine Strip Debug Module
mir-strip-debug
Machine Trace Metrics
machine-trace-metrics
MinInstr
machineverifier
Found 
 machine code errors.
Function has NoVRegs property but there are VReg operands
MBB has duplicate entries in its predecessor list.
MBB has duplicate entries in its successor list.
FrameSetup is after another FrameSetup
FrameDestroy is not after a FrameSetup
FrameDestroy <n> is after FrameSetup <m>
FrameDestroy <
> is after FrameSetup <
The exit stack state of a predecessor is inconsistent.
Predecessor 
 has exit state (
), while 
 has entry state (
The entry stack state of a successor is inconsistent.
Successor 
A return block ends with a FrameSetup.
A return block ends with a nonzero stack adjustment.
Expected first PHI operand to be a register def
Unexpected flag on PHI operand
Expected first PHI operand to be a virtual register
Expected PHI operand to be a register
Expected PHI operand to be a basic block
PHI input is not a predecessor block
PHI operand is not live-out from predecessor
Missing PHI operand
 is a predecessor according to the CFG.
Virtual register killed in block, but needed live out.
Virtual register 
 is used after the block.
Virtual register defs don't dominate all uses.
LiveVariables: Block missing from AliveBlocks
 must be live through the block.
LiveVariables: Block should not be in AliveBlocks
 is not needed live through the block.
Missing live interval for virtual register
 still has defs or uses
Lane masks of sub ranges overlap in live interval
Subrange lanemask is invalid
Subrange must not be empty
A Subrange is not covered by the main range
Multiple connected components in live interval
: valnos
MBB has allocatable live-in, but isn't entry or landing-pad.
MBB has successor that isn't part of the function.
Inconsistent CFG
MBB is not in the predecessor list of the successor 
MBB has predecessor that isn't part of the function.
MBB is not in the successor list of the predecessor 
MBB has more than one landing pad successor
MBB exits via unconditional fall-through but doesn't have exactly one CFG successor!
MBB exits via unconditional fall-through but its successor differs from its CFG successor!
MBB exits via unconditional fall-through but ends with a barrier instruction!
MBB exits via unconditional fall-through but has a condition!
MBB exits via unconditional branch but doesn't have exactly one CFG successor!
MBB exits via unconditional branch but the CFG successor doesn't match the actual successor!
MBB exits via unconditional branch but doesn't contain any instructions!
MBB exits via unconditional branch but doesn't end with a barrier instruction!
MBB exits via unconditional branch but the branch isn't a terminator instruction!
MBB conditionally falls through out of function!
MBB exits via conditional branch/fall-through but only has one CFG successor!
MBB exits via conditional branch/fall-through but the CFG successor don't match the actual successor!
MBB exits via conditional branch/fall-through but doesn't have exactly two CFG successors!
MBB exits via conditional branch/fall-through but the CFG successors don't match the actual successors!
MBB exits via conditional branch/fall-through but doesn't contain any instructions!
MBB exits via conditional branch/fall-through but ends with a barrier instruction!
MBB exits via conditional branch/fall-through but the branch isn't a terminator instruction!
MBB exits via conditional branch/branch through but only has one CFG successor!
MBB exits via conditional branch/branch through but the CFG successor don't match the actual successor!
MBB exits via conditional branch/branch but doesn't have exactly two CFG successors!
MBB exits via conditional branch/branch but the CFG successors don't match the actual successors!
MBB exits via conditional branch/branch but doesn't contain any instructions!
MBB exits via conditional branch/branch but doesn't end with a barrier instruction!
MBB exits via conditional branch/branch but the branch isn't a terminator instruction!
MBB exits via conditinal branch/branch but there's no condition!
AnalyzeBranch returned invalid data!
MBB live-in list contains non-physical register
Bad instruction parent pointer
Instruction: 
Missing BundledPred flag, BundledSucc was set on predecessor
BundledPred flag is set, but BundledSucc not set on predecessor
Instruction index out of order
Last instruction was at 
Non-terminator instruction after the first terminator
First terminator was:
No bundle header
Too few operands
 operands expected, but 
 given.
Found PHI instruction with NoPHIs property set
Found PHI instruction after non-PHI
Too few operands on inline asm
Asm string must be an external symbol
Asm flags must be an immediate
Unknown asm flags
Missing operands in last group
Expected implicit register after groups
Missing mayLoad flag
Missing mayStore flag
Debug instruction has a slot index
Instruction inside bundle has a slot index
Missing slot index
Unexpected generic instruction in a Selected function
Type mismatch in generic instruction
Generic instruction is missing a virtual register type
Generic instruction cannot have physical register
Instruction cannot use a vector result type
G_CONSTANT operand must be cimm
inconsistent constant size
G_FCONSTANT operand must be fpimm
Generic instruction accessing memory must have one mem operand
Generic Instruction G_PHI has operands with incompatible/missing types
bitcast cannot convert between pointers and other types
bitcast sizes must match
Generic extend/truncate can not operate on pointers
Generic extend/truncate must be all-vector or all-scalar
Generic vector extend/truncate must preserve number of lanes
Generic extend has destination type no larger than source
Generic truncate has destination type no smaller than source
G_MERGE_VALUES cannot operate on vectors
G_UNMERGE_VALUES destination types do not match
G_UNMERGE_VALUES source operand does not cover dest operands
G_BUILD_VECTOR must produce a vector from scalar operands
G_BUILD_VECTOR source operand types are not homogeneous
G_BUILD_VECTOR src operands total size don't match dest size.
G_BUILD_VECTOR_TRUNC must produce a vector from scalar operands
G_BUILD_VECTOR_TRUNC source operand types are not homogeneous
G_BUILD_VECTOR_TRUNC source operand types are not larger than dest elt type
G_CONCAT_VECTOR requires vector source and destination operands
G_CONCAT_VECTOR source operand types are not homogeneous
G_CONCAT_VECTOR num dest and source elements should match
G_SEXT_INREG expects an immediate operand #2
operand types must be all-vector or all-scalar
operand types must preserve number of vector elements
G_SEXT_INREG size must be >= 1
G_SEXT_INREG size must be less than source bit width
Copy Instruction is illegal with mismatching types
Def = 
, Src = 
Copy Instruction is illegal with mismatching sizes
Def Size = 
, Src Size = 
Generic vector icmp/fcmp must preserve number of lanes
meta operands to STATEPOINT not constant!
Instruction has operand with wrong parent set
Explicit definition must be a register
Explicit definition marked as use
Explicit definition marked as implicit
Explicit operand marked as def
Explicit operand marked as implicit
Tied use must be a register
Operand should be tied
Tied def doesn't match MCInstrDesc
Tied counterpart must be a register
Tied physical registers must match.
Explicit operand should not be tied
Extra explicit operand on non-variadic instruction
Kill missing from LiveVariables
No live subrange at use
Virtual register has no live interval
Using an undefined physical register
Reading virtual register without a def
Using a killed virtual register
Multiple virtual register defs in SSA form
Virtual register has no Live interval
Must be tied to a register
Missing tie flags on tied operand
Inconsistent tie links
Explicit def tied to explicit use without tie constraint
Explicit def should be tied to implicit use
Two-address instruction operands must be identical
Illegal subregister index for physical register
Illegal physical register for instruction
 is not a 
 register.
isRenamable set on reserved register
Use-reg is not IsDebug in a DBG_VALUE
Generic virtual register invalid in a Selected function
Generic virtual register must have a valid type
Generic virtual register must have a bank in a RegBankSelected function
Register bank is too small for virtual register
Register bank 
 too small(
) to fit 
-bits
Generic virtual register does not subregister index
Virtual register does not match instruction constraint
Expect register class 
 but got nothing
Invalid subregister index for virtual register
Register class 
 does not support subreg index 
Invalid register class for subregister index
 does not fully support subreg index 
No largest legal super class exists.
No matching super-reg register class.
Illegal virtual register for instruction
Expected a 
 register, but got a 
 register
PHI operand is not in the CFG
Missing fixed stack memoperand.
Instruction loads from dead spill slot
Live stack: 
Instruction stores to dead spill slot
BundledSucc flag set on last instruction in block
Block ends before last instruction index
Block ends at 
 last instruction was at 
Inconsistent valno->def
No live segment at def
Live range continues after dead def flag
- ValNo:       
 (def 
- lanemask:    
- regunit:     
- liverange:   
- at:          
No live segment at use
Live range continues after kill flag
- interval:    
Value not live at VNInfo def and not marked unused
Live segment at def has different VNInfo
Invalid VNInfo definition index
PHIDef VNInfo is not defined at MBB start
No instruction at VNInfo def index
Defining instruction does not modify register
Early clobber def must be at an early-clobber slot
Non-PHI, non-early clobber def must be at a register slot
Foreign valno in live segment
Live segment valno is marked unused
Bad start of live segment, no basic block
Live segment must begin at MBB entry or valno def
Bad end of live segment, no basic block
Live segment doesn't end at a valid instruction
Live segment ends at B slot of an instruction
Live segment ending at dead slot spans instructions
Live segment ending at early clobber slot must be redefined by an EC def in the same instruction
Instruction ending live segment on dead slot has no dead flag
Instruction ending live segment doesn't read the register
Register not marked live out of predecessor
 live into 
, not live before 
Different value live out of predecessor
Valno #
 live out of 
Valno #
- segment:     
- v. register: 
- operand 
:   
- instruction: 
- basic block: 
*** Bad machine code: 
 ***
- function:    
Implement the 'patchable-function' attribute
patchable-function
Leave out unnecessary information when printing MIR
simplify-mir
Print MIR debug-locations
mir-debug-loc
alignment
exposesReturnsTwice
legalized
regBankSelected
selected
failedISel
tracksRegLiveness
registers
liveins
calleeSavedRegisters
frameInfo
fixedStack
stack
constants
jumpTable
body
kind
entries
blocks
^(\.[0-9]+|[0-9]+(\.[0-9]*)?)([eE][-+]?[0-9]+)?$
block-address
gp-rel64-block-address
gp-rel32-block-address
label-difference32
custom32
isTargetSpecific
stack-id
callee-saved-register
callee-saved-restored
local-offset
debug-info-variable
debug-info-expression
debug-info-location
spill-slot
variable-sized
isImmutable
isAliased
isFrameAddressTaken
isReturnAddressTaken
hasStackMap
hasPatchPoint
stackSize
offsetAdjustment
maxAlignment
adjustsStack
hasCalls
stackProtector
maxCallFrameSize
hasOpaqueSPAdjustment
hasVAStart
hasMustTailInVarArgFunc
localFrameSize
savePoint
restorePoint
virtual-reg
class
preferred-register
<ir-block badref>
%ir-block.
address-taken
landing-pad
align 
successors: 
0x%08x
liveins: 
frame-setup 
frame-destroy 
nnan 
ninf 
nsz 
arcp 
contract 
afn 
reassoc 
nuw 
nsw 
exact 
 debug-location 
 :: 
CustomRegMask(
<unnamed alloca>
%ir.
MIR Printing Pass
Enable scheduling for macro fusion.
misched-fusion
Specify the symbol_map output
filename.bcsymbolmap
obfuscation-symbol-map
<sym name>
obfuscate-preserve
__ir_hidden#
could not open obfuscation symbol map: 
__obfs_tmp#
_CurrentVNode
_DynamicBufferIOBuffer
_EndVNode
_FreeHook
_VPBufferSize
_VPMaxNumValsPerSite
_VPMergeHook
____chkstk
____chkstk_ms
____gesf2
____lesf2
____ltsf2
____nesf2
___absvdi2
___absvsi2
___absvti2
___adddf3
___adddf3vfp
___addsf3
___addsf3vfp
___addvdi3
___addvsi3
___addvti3
___aeabi_drsub
___aeabi_frsub
___alloca
___ashldi3
___ashlti3
___ashrdi3
___ashrti3
___atomic_compare_exchange
___atomic_compare_exchange_1
___atomic_compare_exchange_16
___atomic_compare_exchange_2
___atomic_compare_exchange_4
___atomic_compare_exchange_8
___atomic_exchange
___atomic_exchange_1
___atomic_exchange_16
___atomic_exchange_2
___atomic_exchange_4
___atomic_exchange_8
___atomic_fetch_add_1
___atomic_fetch_add_16
___atomic_fetch_add_2
___atomic_fetch_add_4
___atomic_fetch_add_8
___atomic_fetch_and_1
___atomic_fetch_and_16
___atomic_fetch_and_2
___atomic_fetch_and_4
___atomic_fetch_and_8
___atomic_fetch_or_1
___atomic_fetch_or_16
___atomic_fetch_or_2
___atomic_fetch_or_4
___atomic_fetch_or_8
___atomic_fetch_sub_1
___atomic_fetch_sub_16
___atomic_fetch_sub_2
___atomic_fetch_sub_4
___atomic_fetch_sub_8
___atomic_fetch_xor_1
___atomic_fetch_xor_16
___atomic_fetch_xor_2
___atomic_fetch_xor_4
___atomic_fetch_xor_8
___atomic_load
___atomic_load_1
___atomic_load_16
___atomic_load_2
___atomic_load_4
___atomic_load_8
___atomic_store
___atomic_store_1
___atomic_store_16
___atomic_store_2
___atomic_store_4
___atomic_store_8
___bswapdi2
___bswapsi2
___chkstk
___chkstk_ms
___clzdi2
___clzsi2
___clzti2
___cmpdi2
___cmpti2
___cpu_indicator_init
___cpu_model
___ctzdi2
___ctzsi2
___ctzti2
___divdc3
___divdf3
___divdf3vfp
___divdi3
___divmodsi4
___divsc3
___divsf3
___divsf3vfp
___divsi3
___divtc3
___divti3
___divxc3
___emutls_get_address
___eprintf
___eqdf2
___eqdf2vfp
___eqsf2
___eqsf2vfp
___extendhfsf2
___extendsfdf2
___extendsfdf2vfp
___ffsdi2
___ffsti2
___fixdfdi
___fixdfsi
___fixdfsivfp
___fixdfti
___fixsfdi
___fixsfsi
___fixsfsivfp
___fixsfti
___fixunsdfdi
___fixunsdfsi
___fixunsdfsivfp
___fixunsdfti
___fixunssfdi
___fixunssfsi
___fixunssfsivfp
___fixunssfti
___fixunsxfdi
___fixunsxfsi
___fixunsxfti
___fixxfdi
___fixxfti
___floatdidf
___floatdisf
___floatdixf
___floatsidf
___floatsidfvfp
___floatsisf
___floatsisfvfp
___floattidf
___floattisf
___floattixf
___floatundidf
___floatundisf
___floatundixf
___floatunsidf
___floatunsisf
___floatunssidfvfp
___floatunssisfvfp
___floatuntidf
___floatuntisf
___floatuntixf
___gcov_flush
___gedf2
___gedf2vfp
___gesf2
___gesf2vfp
___gnu_f2h_ieee
___gnu_h2f_ieee
___gtdf2
___gtdf2vfp
___gtsf2
___gtsf2vfp
___ledf2
___ledf2vfp
___lesf2
___lesf2vfp
___llvm_get_function_addr
___llvm_profile_begin_counters
___llvm_profile_begin_data
___llvm_profile_begin_names
___llvm_profile_begin_vnodes
___llvm_profile_check_compatibility
___llvm_profile_dump
___llvm_profile_end_counters
___llvm_profile_end_data
___llvm_profile_end_names
___llvm_profile_end_vnodes
___llvm_profile_filename
___llvm_profile_get_data_size
___llvm_profile_get_magic
___llvm_profile_get_num_padding_bytes
___llvm_profile_get_path_prefix
___llvm_profile_get_size_for_buffer
___llvm_profile_get_size_for_buffer_internal
___llvm_profile_get_version
___llvm_profile_initialize_file
___llvm_profile_instrument_target
___llvm_profile_iterate_data
___llvm_profile_merge_from_buffer
___llvm_profile_raw_version
___llvm_profile_recursive_mkdir
___llvm_profile_register_write_file_atexit
___llvm_profile_reset_counters
___llvm_profile_runtime
___llvm_profile_set_filename
___llvm_profile_set_num_value_sites
___llvm_profile_write_buffer
___llvm_profile_write_buffer_internal
___llvm_profile_write_file
___lshrdi3
___lshrti3
___ltdf2
___ltdf2vfp
___ltsf2
___ltsf2vfp
___moddi3
___modsi3
___modti3
___muldc3
___muldf3
___muldf3vfp
___muldi3
___mulodi4
___mulosi4
___muloti4
___mulsc3
___mulsf3
___mulsf3vfp
___multc3
___multi3
___mulvdi3
___mulvsi3
___mulvti3
___mulxc3
___nedf2
___nedf2vfp
___negdf2
___negdi2
___negsf2
___negti2
___negvdi2
___negvsi2
___negvti2
___nesf2
___nesf2vfp
___paritydi2
___paritysi2
___parityti2
___popcountdi2
___popcountsi2
___popcountti2
___powidf2
___powisf2
___powixf2
___subdf3
___subdf3vfp
___subsf3
___subsf3vfp
___subvdi3
___subvsi3
___subvti3
___switch16
___switch32
___switch8
___switchu8
___sync_fetch_and_add_4
___sync_fetch_and_add_8
___sync_fetch_and_and_4
___sync_fetch_and_and_8
___sync_fetch_and_max_4
___sync_fetch_and_max_8
___sync_fetch_and_min_4
___sync_fetch_and_min_8
___sync_fetch_and_nand_4
___sync_fetch_and_nand_8
___sync_fetch_and_or_4
___sync_fetch_and_or_8
___sync_fetch_and_sub_4
___sync_fetch_and_sub_8
___sync_fetch_and_umax_4
___sync_fetch_and_umax_8
___sync_fetch_and_umin_4
___sync_fetch_and_umin_8
___sync_fetch_and_xor_4
___sync_fetch_and_xor_8
___truncdfhf2
___truncdfsf2
___truncdfsf2vfp
___truncsfhf2
___ucmpdi2
___ucmpti2
___udivdi3
___udivmoddi4
___udivmodsi4
___udivmodti4
___udivsi3
___udivti3
___umoddi3
___umodsi3
___umodti3
___unorddf2
___unorddf2vfp
___unordsf2
___unordsf2vfp
__alloca
_atomic_flag_clear
_atomic_flag_clear_explicit
_atomic_flag_test_and_set
_atomic_flag_test_and_set_explicit
_atomic_signal_fence
_atomic_thread_fence
_compilerrt_abort_impl
_getFirstValueProfRecord
_getValueProfDataSize
_getValueProfRecordHeaderSize
_getValueProfRecordNext
_getValueProfRecordNumValueData
_getValueProfRecordSize
_getValueProfRecordValueData
_llvm_delete_flush_function_list
_llvm_delete_writeout_function_list
_llvm_gcda_emit_arcs
_llvm_gcda_emit_function
_llvm_gcda_end_file
_llvm_gcda_increment_indirect_counter
_llvm_gcda_start_file
_llvm_gcda_summary_info
_llvm_gcov_init
_llvm_register_flush_function
_llvm_register_writeout_function
_llvm_writeout_files
_lprofApplyPathPrefix
_lprofBufferIOFlush
_lprofBufferIOWrite
_lprofBufferWriter
_lprofCreateBufferIO
_lprofCreateBufferIOInternal
_lprofCurFilename
_lprofDeleteBufferIO
_lprofFindFirstDirSeparator
_lprofFindLastDirSeparator
_lprofGetHostName
_lprofGetLoadModuleSignature
_lprofGetPathPrefix
_lprofGetVPDataReader
_lprofMergeValueProfData
_lprofOpenFileEx
_lprofProfileDumped
_lprofSetMaxValsPerSite
_lprofSetProfileDumped
_lprofSetupValueProfiler
_lprofValueProfNodes
_lprofWriteData
_lprofWriteDataImpl
_serializeValueProfDataFrom
_serializeValueProfRecordFrom
_objc_retain
_objc_release
_objc_autorelease
_objc_retainAutoreleasedReturnValue
_objc_retainBlock
_objc_autoreleaseReturnValue
_objc_autoreleasePoolPush
_objc_loadWeakRetained
_objc_loadWeak
_objc_destroyWeak
_objc_storeWeak
_objc_initWeak
_objc_moveWeak
_objc_copyWeak
_objc_retainedObject
_objc_unretainedObject
_objc_unretainedPointer
_objc_unsafeClaimAutoreleasedReturnValue
_objc_autoreleasePoolPop
_objc_retain_autorelease
_objc_retainAutorelease
_objc_retainAutoreleaseReturnValue
_objc_sync_enter
_objc_sync_exit
_objc_storeStrong
___gnat_eh_personality
___gxx_personality_v0
___gxx_personality_sj0
___gcc_personality_v0
___gcc_personality_sj0
___objc_personality_v0
__except_handler3
__except_handler4
___C_specific_handler
___CxxFrameHandler3
_ProcessCLRException
_rust_eh_personality
___stack_chk_fail
___stack_chk_guard
Obfuscate all strings in the module
obfuscate-module
Optimize machine instruction PHIs
opt-phis
Aggressive extension optimization
aggressive-ext-opt
Disable the peephole optimizer
disable-peephole
Disable advanced copy optimization
disable-adv-copy-opt
Disable non-allocatable physical register copy optimization
disable-non-allocatable-phys-copy-opt
Limit the length of PHI chains to lookup
rewrite-phi-limit
Maximum length of recurrence chain when evaluating the benefit of commuting operands
recurrence-chain-limit
Peephole Optimizations
peephole-opt
Disable critical edge splitting during PHI elimination
disable-phi-elim-edge-splitting
Split all critical edges during PHI elimination
phi-elim-split-all-critical-edges
Do not use an early exit if isLiveOutPastPHIs returns true.
no-phi-elim-live-out-early-exit
Eliminate PHI nodes for register allocation
phi-node-elimination
Post RA hazard recognizer
post-RA-hazard-rec
Enable scheduling after register allocation
post-RA-scheduler
Break post-RA scheduling anti-dependencies: "critical", "all", or "none"
break-anti-dependencies
Debug control MBBs that are scheduled
postra-sched-debugdiv
postra-sched-debugmod
**** NOOP ****
Post RA top-down list latency scheduler
Pre-ISel Intrinsic Lowering
pre-isel-intrinsic-lowering
Process Implicit Definitions
processimpdefs
Warn for stack size bigger than the given number
warn-stack-size
Prologue/Epilogue Insertion & Frame Finalization
prologepilog
stack size
StackSize
NumStackBytes
 stack bytes in function
TargetCustom
Stack
FixedStack
GlobalValueCallEntry
ExternalSymbolCallEntry
ReachingDefAnalysis
reaching-deps-analysis
Verify during register allocation
verify-regalloc
Seed Live Regs
basic register allocator
Basic Register Allocator
regallocbasic
fast register allocator
inline assembly requires more registers than available
ran out of registers during register allocation
Fast Register Allocator
regallocfast
Spill mode for splitting live ranges
Optimize for size
speed
Optimize for speed
split-spill-mode
Last chance recoloring max depth
lcr-max-depth
Last chance recoloring maximum number of considered interference at a time
lcr-max-interf
Exhaustive Search for registers bypassing the depth and interference cutoffs of last chance recoloring
exhaustive-register-search
Local reassignment can yield better allocation decisions, but may be compile time intensive
enable-local-reassign
Instead of spilling a variable right away, defer the actual code insertion to the end of the allocation. That way the allocator might still find a suitable coloring for this variable because of other evicted variables.
enable-deferred-spilling
Cost for first time use of callee-saved register.
regalloc-csr-first-time-cost
Consider the cost of local intervals created by a split candidate when choosing the best split candidate.
condsider-local-interval-cost
greedy
greedy register allocator
register allocation failed: maximum depth for recoloring reached. Use -fexhaustive-register-search to skip cutoffs
register allocation failed: maximum interference for recoloring reached. Use -fexhaustive-register-search to skip cutoffs
register allocation failed: maximum interference and depth for recoloring reached. Use -fexhaustive-register-search to skip cutoffs
local_split
Local Splitting
global_split
Global Splitting
After splitting live range around basic blocks
Spiller
After spilling
evict
Evict
After splitting live range around region
Before greedy register allocator
LoopSpillReload
NumSpills
 spills 
NumFoldedSpills
 folded spills 
NumReloads
 reloads 
NumFoldedReloads
 folded reloads 
generated in loop
Greedy Register Allocator
pbqp
PBQP register allocator
Attempt coalescing during PBQP register allocation.
pbqp-coalescing
PBQP Register Allocator
 rows / 
 cols:
Limit all regclasses to N registers
stress-regalloc
Coalesce copies (default=true)
join-liveintervals
Apply the terminal rule
terminal-rule
Coalesce copies on split edges (default=subtarget)
join-splitedges
Coalesce copies that span blocks (default=subtarget)
join-globalcopies
Verify machine instrs before and after register coalescing
verify-coalescing
Simple Register Coalescing
simple-register-coalescing
Before register coalescing
After register coalescing
Curr Pressure: 
Max Pressure: 
Live In: 
Live Out: 
Error while trying to spill 
 from class 
: Cannot scavenge register without an emergency spill slot!
Incomplete scavenging after 2nd pass
Rename Independent Subregisters
rename-independent-subregs
Rename Disconnected Subregister Components
Rename Register Operands
mir-namer
Rename virtual register operands
Function number to canonicalize.
canon-nth-function
Rename Register Operands Canonically
mir-canonicalizer
Rename register operands in a canonical ordering.
Clobbered Registers: 
print register usage details collected for analysis.
print-regusage
Register Usage Information Storage
reg-usage-info
Register Usage Information Collector
RegUsageInfoCollector
Register Usage Information Collector Pass
Register Usage Information Propagation
reg-usage-propagation
Instruction selection failed
ResetMachineFunction
safestack-use-pointer-address
Safe Stack instrumentation pass
safe-stack
TargetLowering instance is required
gcroot intrinsic not compatible with safestack attribute
unsafe_stack_ptr
.unsafe-byval
unsafe_stack_static_top
.unsafe
unsafe_stack_dynamic_ptr
enable safe stack coloring
safe-stack-coloring
Block liveness:
  BB [
): begin 
, end 
, livein 
, liveout 
Alloca liveness:
Allocas:
enable safe stack layout
safe-stack-layout
Stack regions:
Stack objects:
), range 
  at 
Scalarize unsupported masked memory intrinsics
scalarize-masked-mem-intrin
res.phi.select
res.phi.else
cond.load
else
cond.store
Load
Mask
ToLoad
ToStore
Scalarize Masked Memory Intrinsics
  # preds left       : 
  # succs left       : 
  # weak preds left  : 
  # weak succs left  : 
  # rdefs left       : 
  Latency            : 
  Depth              : 
  Height             : 
 Latency=
 Reg=
 Barrier
 Memory
 Artificial
 Weak
 Cluster
Data
Anti
Out 
Ord 
EntrySU
ExitSU
  Predecessors:
  Successors:
dag.
<entry>
<exit>
Enable use of AA during MI DAG construction
enable-aa-sched-mi
Enable use of TBAA during MI DAG construction
use-tbaa-in-sched-mi
The limit to use while constructing the DAG prior to scheduling, at which point a trade-off is made to avoid excessive compile time.
dag-maps-huge-region
A huge scheduling region will have maps reduced by this many nodes at a time. Defaults to HugeRegion / 2.
dag-maps-reduction-size
BADILP
ScheduleDAG::viewGraph is only available in debug builds on 
systems with Graphviz or gv!
Scheduling-Units Graph for 
Scoreboard:
Shadow Stack GC Lowering
shadow-stack-gc-lowering
shadow-stack
gc_map.
__gc_
gc_stackentry.
gc_frame
gc_currhead
gc_frame.map
gc_root
gc_frame.next
gc_newhead
gc_cleanup
gc_savedhead
gc_map
gc_stackentry
llvm_gc_root_chain
enable the shrink-wrapping pass
enable-shrink-wrap
Shrink Wrap Pass
shrink-wrap
UnsupportedIrreducibleCFG
Irreducible CFGs are not supported yet.
UnsupportedEHFunclets
EH Funclets are not supported yet.
Shrink Wrapping analysis
_Unwind_SjLj_Register
_Unwind_SjLj_Unregister
.tmp
fn_context
pers_fn_gep
lsda_addr
exception_gep
exn_val
exn_selector_gep
exn_selector_val
lpad.val
jbuf_gep
jbuf_fp_gep
jbuf_sp_gep
call_site
SJLJ Exception Handling preparation
Berd
%bb.
Slot index numbering
slotindexes
Spill Code Placement Analysis
spill-code-placement
 empty
Impossible to implement partial COPY
Disable stack coloring
no-stack-coloring
Do not optimize lifetime zones that are broken
protect-from-escaped-allocas
Treat stack lifetimes as starting on first use, not on START marker.
stackcoloring-lifetime-start-on-first-use
 : { 
BEGIN
LIVE_IN
LIVE_OUT
Inspecting block #
Interval[
Merge disjoint stack slots
stack-coloring
Enable PatchPoint Liveness Analysis Pass
enable-patchpoint-liveness
StackMap Liveness Analysis
stackmap-liveness
Specify the stackmap encoding version (default = 3)
stackmap-version
__LLVM_StackMaps
stack-protector-buffer-size
StackGuardSlot
Guard
SP_return
CallStackCheckFailBlk
__stack_smash_handler
StackGuard
stack-protector
StackProtectorRequested
Stack protection applied to function 
 due to a function attribute or command-line switch
StackProtectorBuffer
 due to a stack allocated buffer or struct containing a buffer
StackProtectorAddressTaken
 due to the address of a local variable being taken
StackProtectorAllocaOrArray
 due to a call to alloca or use of a variable length array
enable-selectiondag-sp
Insert stack protectors
Suppress slot sharing during stack coloring
no-stack-slot-sharing
ssc-dce-limit
Stack Slot Coloring
stack-slot-coloring
Tail Duplication
tailduplication
Early Tail Duplication
early-tailduplication
Maximum instructions to consider tail duplicating
tail-dup-size
Maximum instructions to consider tail duplicating blocks that end with indirect branches.
tail-dup-indirect-size
Verify sanity of PHI instructions during taildup
tail-dup-verify
tail-dup-limit
Malformed PHI in 
  missing input from predecessor 
Warning: malformed PHI in 
  extra input from predecessor 
  non-existing 
no-frame-pointer-elim
post-RA-sched
misched
Disable hazard detection during preRA scheduling
disable-sched-hazard
cannot spill patchpoint subregister operand
__safestack_pointer_address
__safestack_unsafe_stack_ptr
 must have void* type
 must 
not 
be thread-local
__guard_local
Funclet EH is not implemented for this target
Do not create extra branches to split comparison logic.
jump-is-expensive
Set minimum number of entries to use a jump table.
min-jump-table-entries
Set maximum size of jump tables; zero for no limit.
max-jump-table-size
Minimum density for building a jump table in a normal function
jump-table-density
Minimum density for building a jump table in an optsize function
optsize-jump-table-density
Minimum percentage (0-100) that a condition must be either true or false to assume that the condition is predictable
min-predictable-branch
__extendhfsf2
__truncsfhf2
__bzero
bzero
__sincosf_stret
__sincos_stret
sincosf
sincos
sincosl
reciprocal-estimates
Invalid refinement step for -recip.
MachO doesn't support COMDATs, '
' cannot be lowered.
$non_lazy_ptr
Global variable '
' has an invalid section specifier '
' section type or attributes does not match previous section specifier
Invalid section specifier '
L_OBJC_IMAGE_INFO
.rodata.str
ELF COMDATs only support SelectionKind::Any, '
MD_associated operand is not ValueAsMetadata
.GCC.command.line
.ctors
.dtors
.%05u
DW.ref.
.DW.stub
.linker-options
invalid llvm.linker.options
OBJC_IMAGE_INFO
Associative COMDAT symbol '
' does not exist.
' is not a key for its COMDAT.
__real@
__xmm@
__ymm@
.CRT$XCU
.CRT$XTX
no-frame-pointer-elim-non-leaf
start-after
start-before
stop-after
stop-before
After 
Cannot stop compilation after pass that is not run
After pre Register Coalescer passes
After pre Machine Scheduler passes
After post Machine Scheduling passes
option-unspecified
machineinstr-printer
After Instruction Selection
Must use fast (default) register allocator for unoptimized regalloc.
*** Final LLVM Code input to ISel ***
*** Code after LSR ***
Enable interprocedural register allocation to reduce load/store at procedure calls.
enable-ipra
Disable Post Regalloc Scheduler
disable-post-ra
Disable branch folding
disable-branch-fold
Disable tail duplication
disable-tail-duplicate
Disable pre-register allocation tail duplication
disable-early-taildup
Disable probability-driven block placement
disable-block-placement
Collect probability-driven block placement stats
enable-block-placement-stats
Disable Stack Slot Coloring
disable-ssc
Disable Machine Dead Code Elimination
disable-machine-dce
Disable Early If-conversion
disable-early-ifcvt
Disable Machine LICM
disable-machine-licm
Disable Machine Common Subexpression Elimination
disable-machine-cse
Enable optimized register allocation compilation path.
optimize-regalloc
disable-postra-machine-licm
Disable Machine Sinking
disable-machine-sink
Disable PostRA Machine Sinking
disable-postra-machine-sink
Disable Loop Strength Reduction Pass
disable-lsr
Disable ConstantHoisting
disable-constant-hoisting
Disable Codegen Prepare
disable-cgp
Disable Copy Propagation pass
disable-copyprop
Disable Partial Libcall Inlining
disable-partial-libcall-inlining
Fold null checks into faulting memory operations
enable-implicit-null-checks
Disable MergeICmps Pass
disable-mergeicmps
Print LLVM IR produced by the loop-reduce pass
print-lsr-output
Print LLVM IR input to isel pass
print-isel-input
Dump garbage collector data
print-gc
Verify generated machine code
verify-machineinstrs
Debugify MIR before and Strip debug after each pass except those known to be unsafe when debug info is present
debugify-and-strip-all-safe
Enable the machine outliner
Run on all functions guaranteed to be beneficial
Disable all outlining
enable-machine-outliner
Enable the "fast" instruction selector
fast-isel
Enable the "global" instruction selector
global-isel
Print machine instrs
pass-name
print-machineinstrs
Enable abort calls when "global" instruction selection fails to lower/select an instruction
Disable the abort
Enable the abort
Disable the abort but emit a diagnostic on failure
global-isel-abort
Run MachineScheduler post regalloc (independent of preRA sched)
misched-postra
Run live interval analysis earlier in the pipeline
early-live-intervals
Enable the new, experimental CFL alias analysis in CodeGen
use-cfl-aa-in-codegen
Resume compilation after a specific pass
Resume compilation before a specific pass
Stop compilation after a specific pass
Stop compilation before a specific pass
Register allocator to use
pick register allocator based on -O option
Target Pass Configuration
targetpassconfig
Trying to construct TargetPassConfig without a target machine. Scheduling a CodeGen pass without a target triple set?
 specified!
" pass is not registered.
no-realign-stack
A threshold of live range size which may cause high compile time cost in global splitting.
huge-size-for-split
$noreg
physreg
:sub(
Unit~
BadUnit~
stackrealign
Use TargetSchedModel for latency lookup
schedmodel
Use InstrItineraryData for latency lookup
scheditins
 sched: [
:%2.2f
Coalesce copies by rescheduling (default=true)
twoaddr-reschedule
Maximum number of dataflow edges to traverse when evaluating the benefit of commuting operands
dataflow-edge-limit
Two-Address instruction pass
twoaddressinstruction
After two-address instruction pass
Remove unreachable blocks from the CFG
unreachableblockelim
Remove unreachable machine basic blocks
unreachable-mbb-elimination
i128
glue
v1i1
v2i1
v4i1
v8i1
v16i1
v32i1
v64i1
v128i1
v512i1
v1024i1
v1i8
v2i8
v4i8
v8i8
v16i8
v32i8
v64i8
v128i8
v256i8
v1i16
v2i16
v4i16
v8i16
v16i16
v32i16
v64i16
v128i16
v1i32
v2i32
v4i32
v8i32
v16i32
v32i32
v64i32
v1i64
v2i64
v4i64
v8i64
v16i64
v32i64
v1i128
v1f32
v2f32
v2f16
v4f16
v8f16
v4f32
v8f32
v16f32
v1f64
v2f64
v4f64
v8f64
Untyped
ExceptRef
********** REGISTER MAP **********
 -> fi#
Virtual Register Map
virtregmap
Virtual Register Rewriter
virtregrewriter
register rewriting failed: cycle in copy bundle
Prepare WebAssembly exceptions
wasmehprepare
__wasm_lpad_context
lpad_index_gep
lsda_gep
selector_gep
_Unwind_CallPersonality
__clang_call_terminate
selector
WebAssembly Exception handling preparation
Clone multicolor basic blocks but do not demote cross scopes
disable-demotion
Do not remove implausible terminators or other similar cleanups
disable-cleanups
Demote catchswitch BBs only (for wasm EH)
demote-catchswitch-only
Prepare Windows exceptions
winehprepare
.for.
.wineh.spillslot
.wineh.reload
Windows exception handling preparation
Cleanup funclets for the SEH personality cannot contain exceptional actions
Cleanup funclets for the MSVC++ personality cannot contain exceptional actions
Insert XRay ops
xray-instrumentation
xray-instruction-threshold
An attempt to perform XRay instrumentation for an unsupported target.
distinct 
<temporary!> 
!DIGlobalVariableExpression(
expr
!GenericDINode(
header
operands: {
!DISubrange(
count
lowerBound
!DIEnumerator(
isUnsigned
!DIBasicType(
encoding
!DIDerivedType(
scope
file
line
baseType
flags
extraData
dwarfAddressSpace
ptrAuthKey
ptrAuthIsAddressDiscriminated
ptrAuthExtraDiscriminator
!DICompositeType(
elements
runtimeLang
vtableHolder
templateParams
!DISubroutineType(
!DIFile(
directory
checksumkind: 
checksum
!DICompileUnit(
language
producer
isOptimized
runtimeVersion
splitDebugFilename
emissionKind
enums
retainedTypes
globals
imports
macros
dwoId
splitDebugInlining
debugInfoForProfiling
gnuPubnames
!DISubprogram(
linkageName
isLocal
isDefinition
scopeLine
containingType
virtuality
virtualIndex
thisAdjustment
unit
declaration
retainedNodes
thrownTypes
!DILexicalBlock(
column
!DILexicalBlockFile(
!DINamespace(
exportSymbols
!DIModule(
configMacros
includePath
isysroot
!DITemplateTypeParameter(
!DITemplateValueParameter(
!DIGlobalVariable(
!DILocalVariable(
!DILabel(
!DIObjCProperty(
setter
getter
attributes
!DIImportedEntity(
entity
!DIMacro(
type: 
!DIMacroFile(
nodes
tag: 
!DIExpression(
!DILocation(
inlinedAt
asm 
sideeffect 
alignstack 
inteldialect 
", "
<badref>
zeroinitializer
blockaddress(
inrange 
<placeholder or erroneous Constant>
 fast
 inbounds
void
half
x86_fp80
fp128
ppc_fp128
metadata
x86_mmx
token
%"type 
 addrspace(
opaque
source_filename = "
target datalayout = "
target triple = "
module asm "
 = type 
attributes #
 = { 
 = !{
<empty name> 
; Materializable
; Function Attrs: 
define 
unnamed_addr
local_unnamed_addr
 section "
 gc "
 prefix 
 prologue 
 personality 
; <label>:
; Error: Block without parent!
 No predecessors!
 preds = 
<badref> = 
musttail 
tail 
notail 
 atomic
 weak
 <unknown operation 
 xchg
 add
 sub
 and
 nand
 xor
 max
 min
 umax
 umin
          cleanup
          catch 
          filter 
] unwind 
to caller
 void
 unwind 
, ...
          to 
inalloca 
swifterror 
, align 
, addrspace(
 ; (
 syncscope("
<null operand!>
 comdat
fastcc
coldcc
webkit_jscc
anyregcc
preserve_mostcc
preserve_allcc
cxx_fast_tlscc
ghccc
x86_stdcallcc
x86_fastcallcc
x86_thiscallcc
x86_regcallcc
x86_vectorcallcc
intel_ocl_bicc
arm_apcscc
arm_aapcscc
arm_aapcs_vfpcc
msp430_intrcc
avr_intrcc 
avr_signalcc 
ptx_kernel
ptx_device
agx_ticc 
agx_pscc 
agx_vscc 
agx_sscc 
agx_sfcc 
agx_sicc 
agx_clcc 
agx_dscc 
agx_mrcc 
x86_64_sysvcc
win64cc
spir_func
spir_kernel
swiftcc
x86_intrcc
hhvmcc
hhvm_ccc
amdgpu_vs
amdgpu_ls
amdgpu_hs
amdgpu_es
amdgpu_gs
amdgpu_ps
amdgpu_cs
amdgpu_kernel
air_intersection
dllexport 
dllimport 
hidden 
protected 
dso_local 
external
available_externally
!<unknown kind #
; uselistorder directives
uselistorder
_bb 
, { 
ifunc 
alias 
 <<NULL ALIASEE>>
thread_local 
thread_local(localdynamic) 
thread_local(initialexec) 
thread_local(localexec) 
external 
addrspace(
externally_initialized 
global 
constant 
, section "
 = comdat 
exactmatch
noduplicates
samesize
[Regular LTO]
 = module: (
path: "
", hash: (
 = gv: (
name: "
guid: 
, summaries: (
(module: ^
, flags: (
linkage: 
, notEligibleToImport: 
, live: 
, dsoLocal: 
, aliasee: 
, insts: 
, funcFlags: (
readNone: 
, readOnly: 
, noRecurse: 
, returnDoesNotAlias: 
, calls: (
(callee: ^
, hotness: 
, relbf: 
, typeIdInfo: (
typeTests: (
typeTestAssumeVCalls
typeCheckedLoadVCalls
typeTestAssumeConstVCalls
typeCheckedLoadConstVCalls
, refs: (
 ; guid = 
 = typeid: (name: "
, summary: (
typeTestRes: (kind: 
, sizeM1BitWidth: 
, alignLog2: 
, sizeM1: 
, bitMask: 
, inlineBits: 
, wpdResolutions: (
(offset: 
wpdRes: (kind: 
, singleImplName: "
, resByArg: (
, byArg: (kind: 
, info: 
, byte: 
, bit: 
) ; guid = 
indir
uniformRetVal
uniqueRetVal
virtualConstProp
args: (
singleImpl
branchFunnel
unsat
byteArray
single
allOnes
vFuncId: (
, offset: 
critical
PAL[
  { 
 => 
allocsize(
AS =
invariance-late-reassoc
invariance-late-contract
invariance-late-unsafe-fp-math
profile-sample-accurate
probe-stack
stack-probe-size
min-legal-vector-width
llvm.ctlz.
^arm\.neon\.vld([1234]|[234]lane)\.v[a-z0-9]*$
.p0i8
^arm\.neon\.vst([1234]|[234]lane)\.v[a-z0-9]*$
lane
sse41.dppd
sse41.mpsadbw
avx2.mpsadbw
cvtu
cvtps2pd
pmovsx
vpmovm2
abs.cond
max.cond
min.cond
ctlz.trunc
ctpop.trunc
palignr
Objective-C Class Properties
llvm.loop.interleave.count
llvm.loop.vectorize.
full-set
empty-set
byval
inalloca
inreg
inaccessiblememonly
inaccessiblemem_or_argmemonly
nocapture
returned
signext
speculatable
alignstack
sret
swifterror
swiftself
writeonly
zeroext
Error printing to file: 
Printing <null> Value
Use llvm.dbg.addr for all local variables
use-dbg-addr
decltype(nullptr)
-m:x
-m:w
-m:o
-m:e
Invalid bit width, must be a 24bit integer
Invalid ABI alignment, must be a 16bit integer
Invalid preferred alignment, must be a 16bit integer
Invalid ABI alignment, must be a power of 2
Invalid preferred alignment, must be a power of 2
Preferred alignment cannot be less than the ABI alignment
Address space 0 can never be non-integral
Invalid address space, must be a 24bit integer
Missing size specification for pointer in datalayout string
number of bits must be a byte width multiple
Invalid pointer size of 0 bytes
Missing alignment specification for pointer in datalayout string
Pointer ABI alignment must be a power of 2
Pointer preferred alignment must be a power of 2
Invalid index size of 0 bytes
Sized aggregate specification in datalayout string
Missing alignment specification in datalayout string
ABI alignment specification must be >0 for non-aggregate types
Zero width native integer type in datalayout string
Unexpected trailing characters after mangling specifier in datalayout string
Expected mangling specifier in datalayout string
Unknown mangling specifier in datalayout string
Unknown mangling in datalayout string
Unknown specifier in datalayout string
Invalid address space, must be a 24-bit integer
not a number, or does not fit in an unsigned int
Trailing separator in datalayout string
Expected token before separator in datalayout string
DIFlagZero
DIFlagPrivate
DIFlagProtected
DIFlagPublic
DIFlagFwdDecl
DIFlagAppleBlock
DIFlagBlockByrefStruct
DIFlagVirtual
DIFlagArtificial
DIFlagExplicit
DIFlagPrototyped
DIFlagObjcClassComplete
DIFlagObjectPointer
DIFlagVector
DIFlagStaticMember
DIFlagLValueReference
DIFlagRValueReference
DIFlagReserved
DIFlagSingleInheritance
DIFlagMultipleInheritance
DIFlagVirtualInheritance
DIFlagIntroducedVirtual
DIFlagBitField
DIFlagNoReturn
DIFlagMainSubprogram
DIFlagTypePassByValue
DIFlagTypePassByReference
DIFlagFixedEnum
DIFlagThunk
DIFlagTrivial
DIFlagBigEndian
DIFlagLittleEndian
DIFlagAllCallsDescribed
DIFlagIndirectVirtualBase
CSK_MD5
CSK_SHA1
NoDebug
FullDebug
LineTablesOnly
 @[ 
pattern
Enable optimization remarks from passes whose name match the given regular expression
pass-remarks
Enable missed optimization remarks from passes whose name match the given regular expression
pass-remarks-missed
Enable optimization analysis remarks from passes whose name match the given regular expression
pass-remarks-analysis
Invalid regular expression '
' in -pass-remarks: 
 at line 
 (hotness: 
 limit
 exceeded (
) in 
ignoring debug info with an invalid version (
ignoring invalid debug info in 
Instruction selection used fallback path for 
: in function 
<UNKNOWN LOCATION>
!Passed
!Missed
!Analysis
!AnalysisFPCommute
!AnalysisAliasing
!Failure
DebugLoc
Hotness
File
Line
Column
=============================--------------------------------
Inorder Dominator Tree: 
DFSNumbers invalid: 
 slow queries.
Verify dominator info (time consuming)
verify-dom-info
Insert 
Delete 
PendUpdates:
DeletedBBs:
Node 
 not reachable when its sibling 
 is removed!
Child 
 reachable after its parent 
DFSIn number for the tree root is not:
Tree leaf should have DFSOut = DFSIn + 1:
Incorrect DFS numbers for:
Parent 
Child 
Second child 
All children: 
Node without an IDom 
 has a nonzero level 
 has level 
 while its IDom 
DomTree node 
 not found by DFS walk!
CFG node 
 not found in the DomTree!
Tree has no parent but has roots!
Tree doesn't have a root!
Tree's root is not its parent's entry node!
Tree has different roots than freshly computed ones!
PDT roots: 
Computed roots: 
DominatorTree is different than a freshly computed one!
Current:
Freshly computed tree:
Inorder PostDominator Tree: 
Roots: 
Post
DominatorTree for function: 
Dominator Tree Construction
domtree
Available Trees: 
DomTree 
PostDomTree 
None
UpdateStrategy: 
Eager
Lazy
Applied but not cleared DomTreeUpdates:
Pending DomTreeUpdates:
Applied but not cleared PostDomTreeUpdates:
Pending PostDomTreeUpdates:
Pending DeletedBBs:
Pending Callbacks:
(no_name)(
  None
Insert, 
Delete, 
(no name)
(badref), 
(no_name)
(badref)
null-pointer-is-valid
not_intrinsic
llvm.addressofreturnaddress
llvm.adjust.trampoline
llvm.annotation
llvm.assume
llvm.bitreverse
llvm.bswap
llvm.canonicalize
llvm.ceil
llvm.clear_cache
llvm.codeview.annotation
llvm.convert.from.fp16
llvm.convert.to.fp16
llvm.copysign
llvm.coro.alloc
llvm.coro.alloca.alloc
llvm.coro.alloca.free
llvm.coro.alloca.get
llvm.coro.begin
llvm.coro.destroy
llvm.coro.done
llvm.coro.end
llvm.coro.frame
llvm.coro.free
llvm.coro.id
llvm.coro.id.retcon
llvm.coro.id.retcon.once
llvm.coro.noop
llvm.coro.param
llvm.coro.prepare.retcon
llvm.coro.promise
llvm.coro.resume
llvm.coro.save
llvm.coro.size
llvm.coro.subfn.addr
llvm.coro.suspend
llvm.coro.suspend.retcon
llvm.cos
llvm.ctlz
llvm.ctpop
llvm.cttz
llvm.dbg.addr
llvm.dbg.label
llvm.dbg.value
llvm.debugtrap
llvm.donothing
llvm.eh.dwarf.cfa
llvm.eh.exceptioncode
llvm.eh.exceptionpointer
llvm.eh.return.i32
llvm.eh.return.i64
llvm.eh.sjlj.callsite
llvm.eh.sjlj.functioncontext
llvm.eh.sjlj.longjmp
llvm.eh.sjlj.lsda
llvm.eh.sjlj.setjmp
llvm.eh.sjlj.setup.dispatch
llvm.eh.typeid.for
llvm.eh.unwind.init
llvm.exp
llvm.exp2
llvm.expect
llvm.experimental.constrained.cos
llvm.experimental.constrained.exp
llvm.experimental.constrained.exp2
llvm.experimental.constrained.fadd
llvm.experimental.constrained.fdiv
llvm.experimental.constrained.fma
llvm.experimental.constrained.fmul
llvm.experimental.constrained.frem
llvm.experimental.constrained.fsub
llvm.experimental.constrained.log
llvm.experimental.constrained.log10
llvm.experimental.constrained.log2
llvm.experimental.constrained.nearbyint
llvm.experimental.constrained.pow
llvm.experimental.constrained.powi
llvm.experimental.constrained.rint
llvm.experimental.constrained.sin
llvm.experimental.constrained.sqrt
llvm.experimental.deoptimize
llvm.experimental.gc.relocate
llvm.experimental.gc.result
llvm.experimental.gc.statepoint
llvm.experimental.guard
llvm.experimental.patchpoint.i64
llvm.experimental.patchpoint.void
llvm.experimental.stackmap
llvm.experimental.vector.reduce.add
llvm.experimental.vector.reduce.and
llvm.experimental.vector.reduce.fadd
llvm.experimental.vector.reduce.fmax
llvm.experimental.vector.reduce.fmin
llvm.experimental.vector.reduce.fmul
llvm.experimental.vector.reduce.mul
llvm.experimental.vector.reduce.or
llvm.experimental.vector.reduce.smax
llvm.experimental.vector.reduce.smin
llvm.experimental.vector.reduce.umax
llvm.experimental.vector.reduce.umin
llvm.experimental.vector.reduce.xor
llvm.fabs
llvm.floor
llvm.flt.rounds
llvm.fma
llvm.fmuladd
llvm.frameaddress
llvm.fshl
llvm.fshr
llvm.gcread
llvm.gcroot
llvm.gcwrite
llvm.get.dynamic.area.offset
llvm.icall.branch.funnel
llvm.instrprof.increment
llvm.instrprof.increment.step
llvm.instrprof.value.profile
llvm.invariant.end
llvm.invariant.start
llvm.launder.invariant.group
llvm.lifetime.end
llvm.lifetime.start
llvm.load.relative
llvm.localaddress
llvm.localrecover
llvm.log
llvm.log10
llvm.log2
llvm.longjmp
llvm.masked.compressstore
llvm.masked.expandload
llvm.masked.gather
llvm.masked.load
llvm.masked.scatter
llvm.masked.store
llvm.matrix.add
llvm.matrix.columnwise.load
llvm.matrix.columnwise.store
llvm.matrix.extract
llvm.matrix.insert
llvm.matrix.multiply
llvm.matrix.scalar.multiply
llvm.matrix.subtract
llvm.matrix.transpose
llvm.maxnum
llvm.memcpy
llvm.memcpy.element.unordered.atomic
llvm.memmove
llvm.memmove.element.unordered.atomic
llvm.memset
llvm.memset.element.unordered.atomic
llvm.minnum
llvm.nearbyint
llvm.objectsize
llvm.pcmarker
llvm.pow
llvm.powi
llvm.prefetch
llvm.ptr.annotation
llvm.ptrauth.auth
llvm.ptrauth.blend
llvm.ptrauth.resign
llvm.ptrauth.sign
llvm.ptrauth.sign.generic
llvm.ptrauth.strip
llvm.rcp
llvm.read_register
llvm.readcyclecounter
llvm.returnaddress
llvm.rint
llvm.round
llvm.rsqrt
llvm.sadd.with.overflow
llvm.setjmp
llvm.sideeffect
llvm.siglongjmp
llvm.sigsetjmp
llvm.sin
llvm.smul.with.overflow
llvm.sqrt
llvm.ssa.copy
llvm.ssub.with.overflow
llvm.stackguard
llvm.stackprotector
llvm.stackrestore
llvm.stacksave
llvm.strip.invariant.group
llvm.thread.pointer
llvm.trap
llvm.trunc
llvm.type.checked.load
llvm.type.test
llvm.uadd.with.overflow
llvm.umul.with.overflow
llvm.usub.with.overflow
llvm.va_copy
llvm.va_end
llvm.va_start
llvm.var.annotation
llvm.write_register
llvm.xray.customevent
llvm.xray.typedevent
llvm.x86.3dnow.pavgusb
llvm.x86.3dnow.pf2id
llvm.x86.3dnow.pfacc
llvm.x86.3dnow.pfadd
llvm.x86.3dnow.pfcmpeq
llvm.x86.3dnow.pfcmpge
llvm.x86.3dnow.pfcmpgt
llvm.x86.3dnow.pfmax
llvm.x86.3dnow.pfmin
llvm.x86.3dnow.pfmul
llvm.x86.3dnow.pfrcp
llvm.x86.3dnow.pfrcpit1
llvm.x86.3dnow.pfrcpit2
llvm.x86.3dnow.pfrsqit1
llvm.x86.3dnow.pfrsqrt
llvm.x86.3dnow.pfsub
llvm.x86.3dnow.pfsubr
llvm.x86.3dnow.pi2fd
llvm.x86.3dnow.pmulhrw
llvm.x86.3dnowa.pf2iw
llvm.x86.3dnowa.pfnacc
llvm.x86.3dnowa.pfpnacc
llvm.x86.3dnowa.pi2fw
llvm.x86.3dnowa.pswapd
llvm.x86.addcarry.u32
llvm.x86.addcarry.u64
llvm.x86.addcarryx.u32
llvm.x86.addcarryx.u64
llvm.x86.aesni.aesdec
llvm.x86.aesni.aesdec.256
llvm.x86.aesni.aesdec.512
llvm.x86.aesni.aesdeclast
llvm.x86.aesni.aesdeclast.256
llvm.x86.aesni.aesdeclast.512
llvm.x86.aesni.aesenc
llvm.x86.aesni.aesenc.256
llvm.x86.aesni.aesenc.512
llvm.x86.aesni.aesenclast
llvm.x86.aesni.aesenclast.256
llvm.x86.aesni.aesenclast.512
llvm.x86.aesni.aesimc
llvm.x86.aesni.aeskeygenassist
llvm.x86.avx.addsub.pd.256
llvm.x86.avx.addsub.ps.256
llvm.x86.avx.blendv.pd.256
llvm.x86.avx.blendv.ps.256
llvm.x86.avx.cmp.pd.256
llvm.x86.avx.cmp.ps.256
llvm.x86.avx.cvt.pd2.ps.256
llvm.x86.avx.cvt.pd2dq.256
llvm.x86.avx.cvt.ps2dq.256
llvm.x86.avx.cvtt.pd2dq.256
llvm.x86.avx.cvtt.ps2dq.256
llvm.x86.avx.dp.ps.256
llvm.x86.avx.hadd.pd.256
llvm.x86.avx.hadd.ps.256
llvm.x86.avx.hsub.pd.256
llvm.x86.avx.hsub.ps.256
llvm.x86.avx.ldu.dq.256
llvm.x86.avx.maskload.pd
llvm.x86.avx.maskload.pd.256
llvm.x86.avx.maskload.ps
llvm.x86.avx.maskload.ps.256
llvm.x86.avx.maskstore.pd
llvm.x86.avx.maskstore.pd.256
llvm.x86.avx.maskstore.ps
llvm.x86.avx.maskstore.ps.256
llvm.x86.avx.max.pd.256
llvm.x86.avx.max.ps.256
llvm.x86.avx.min.pd.256
llvm.x86.avx.min.ps.256
llvm.x86.avx.movmsk.pd.256
llvm.x86.avx.movmsk.ps.256
llvm.x86.avx.ptestc.256
llvm.x86.avx.ptestnzc.256
llvm.x86.avx.ptestz.256
llvm.x86.avx.rcp.ps.256
llvm.x86.avx.round.pd.256
llvm.x86.avx.round.ps.256
llvm.x86.avx.rsqrt.ps.256
llvm.x86.avx.vpermilvar.pd
llvm.x86.avx.vpermilvar.pd.256
llvm.x86.avx.vpermilvar.ps
llvm.x86.avx.vpermilvar.ps.256
llvm.x86.avx.vtestc.pd
llvm.x86.avx.vtestc.pd.256
llvm.x86.avx.vtestc.ps
llvm.x86.avx.vtestc.ps.256
llvm.x86.avx.vtestnzc.pd
llvm.x86.avx.vtestnzc.pd.256
llvm.x86.avx.vtestnzc.ps
llvm.x86.avx.vtestnzc.ps.256
llvm.x86.avx.vtestz.pd
llvm.x86.avx.vtestz.pd.256
llvm.x86.avx.vtestz.ps
llvm.x86.avx.vtestz.ps.256
llvm.x86.avx.vzeroall
llvm.x86.avx.vzeroupper
llvm.x86.avx2.gather.d.d
llvm.x86.avx2.gather.d.d.256
llvm.x86.avx2.gather.d.pd
llvm.x86.avx2.gather.d.pd.256
llvm.x86.avx2.gather.d.ps
llvm.x86.avx2.gather.d.ps.256
llvm.x86.avx2.gather.d.q
llvm.x86.avx2.gather.d.q.256
llvm.x86.avx2.gather.q.d
llvm.x86.avx2.gather.q.d.256
llvm.x86.avx2.gather.q.pd
llvm.x86.avx2.gather.q.pd.256
llvm.x86.avx2.gather.q.ps
llvm.x86.avx2.gather.q.ps.256
llvm.x86.avx2.gather.q.q
llvm.x86.avx2.gather.q.q.256
llvm.x86.avx2.maskload.d
llvm.x86.avx2.maskload.d.256
llvm.x86.avx2.maskload.q
llvm.x86.avx2.maskload.q.256
llvm.x86.avx2.maskstore.d
llvm.x86.avx2.maskstore.d.256
llvm.x86.avx2.maskstore.q
llvm.x86.avx2.maskstore.q.256
llvm.x86.avx2.mpsadbw
llvm.x86.avx2.packssdw
llvm.x86.avx2.packsswb
llvm.x86.avx2.packusdw
llvm.x86.avx2.packuswb
llvm.x86.avx2.padds.b
llvm.x86.avx2.padds.w
llvm.x86.avx2.paddus.b
llvm.x86.avx2.paddus.w
llvm.x86.avx2.pblendvb
llvm.x86.avx2.permd
llvm.x86.avx2.permps
llvm.x86.avx2.phadd.d
llvm.x86.avx2.phadd.sw
llvm.x86.avx2.phadd.w
llvm.x86.avx2.phsub.d
llvm.x86.avx2.phsub.sw
llvm.x86.avx2.phsub.w
llvm.x86.avx2.pmadd.ub.sw
llvm.x86.avx2.pmadd.wd
llvm.x86.avx2.pmovmskb
llvm.x86.avx2.pmul.hr.sw
llvm.x86.avx2.pmulh.w
llvm.x86.avx2.pmulhu.w
llvm.x86.avx2.psad.bw
llvm.x86.avx2.pshuf.b
llvm.x86.avx2.psign.b
llvm.x86.avx2.psign.d
llvm.x86.avx2.psign.w
llvm.x86.avx2.psll.d
llvm.x86.avx2.psll.q
llvm.x86.avx2.psll.w
llvm.x86.avx2.pslli.d
llvm.x86.avx2.pslli.q
llvm.x86.avx2.pslli.w
llvm.x86.avx2.psllv.d
llvm.x86.avx2.psllv.d.256
llvm.x86.avx2.psllv.q
llvm.x86.avx2.psllv.q.256
llvm.x86.avx2.psra.d
llvm.x86.avx2.psra.w
llvm.x86.avx2.psrai.d
llvm.x86.avx2.psrai.w
llvm.x86.avx2.psrav.d
llvm.x86.avx2.psrav.d.256
llvm.x86.avx2.psrl.d
llvm.x86.avx2.psrl.q
llvm.x86.avx2.psrl.w
llvm.x86.avx2.psrli.d
llvm.x86.avx2.psrli.q
llvm.x86.avx2.psrli.w
llvm.x86.avx2.psrlv.d
llvm.x86.avx2.psrlv.d.256
llvm.x86.avx2.psrlv.q
llvm.x86.avx2.psrlv.q.256
llvm.x86.avx2.psubs.b
llvm.x86.avx2.psubs.w
llvm.x86.avx2.psubus.b
llvm.x86.avx2.psubus.w
llvm.x86.avx512.add.pd.512
llvm.x86.avx512.add.ps.512
llvm.x86.avx512.broadcastmb.128
llvm.x86.avx512.broadcastmb.256
llvm.x86.avx512.broadcastmb.512
llvm.x86.avx512.broadcastmw.128
llvm.x86.avx512.broadcastmw.256
llvm.x86.avx512.broadcastmw.512
llvm.x86.avx512.cmp.pd.128
llvm.x86.avx512.cmp.pd.256
llvm.x86.avx512.cmp.pd.512
llvm.x86.avx512.cmp.ps.128
llvm.x86.avx512.cmp.ps.256
llvm.x86.avx512.cmp.ps.512
llvm.x86.avx512.cvtsi2sd64
llvm.x86.avx512.cvtsi2ss32
llvm.x86.avx512.cvtsi2ss64
llvm.x86.avx512.cvttsd2si
llvm.x86.avx512.cvttsd2si64
llvm.x86.avx512.cvttsd2usi
llvm.x86.avx512.cvttsd2usi64
llvm.x86.avx512.cvttss2si
llvm.x86.avx512.cvttss2si64
llvm.x86.avx512.cvttss2usi
llvm.x86.avx512.cvttss2usi64
llvm.x86.avx512.cvtusi2ss
llvm.x86.avx512.cvtusi642sd
llvm.x86.avx512.cvtusi642ss
llvm.x86.avx512.dbpsadbw.128
llvm.x86.avx512.dbpsadbw.256
llvm.x86.avx512.dbpsadbw.512
llvm.x86.avx512.div.pd.512
llvm.x86.avx512.div.ps.512
llvm.x86.avx512.exp2.pd
llvm.x86.avx512.exp2.ps
llvm.x86.avx512.fpclass.pd.128
llvm.x86.avx512.fpclass.pd.256
llvm.x86.avx512.fpclass.pd.512
llvm.x86.avx512.fpclass.ps.128
llvm.x86.avx512.fpclass.ps.256
llvm.x86.avx512.fpclass.ps.512
llvm.x86.avx512.gather.dpd.512
llvm.x86.avx512.gather.dpi.512
llvm.x86.avx512.gather.dpq.512
llvm.x86.avx512.gather.dps.512
llvm.x86.avx512.gather.qpd.512
llvm.x86.avx512.gather.qpi.512
llvm.x86.avx512.gather.qpq.512
llvm.x86.avx512.gather.qps.512
llvm.x86.avx512.gather3div2.df
llvm.x86.avx512.gather3div2.di
llvm.x86.avx512.gather3div4.df
llvm.x86.avx512.gather3div4.di
llvm.x86.avx512.gather3div4.sf
llvm.x86.avx512.gather3div4.si
llvm.x86.avx512.gather3div8.sf
llvm.x86.avx512.gather3div8.si
llvm.x86.avx512.gather3siv2.df
llvm.x86.avx512.gather3siv2.di
llvm.x86.avx512.gather3siv4.df
llvm.x86.avx512.gather3siv4.di
llvm.x86.avx512.gather3siv4.sf
llvm.x86.avx512.gather3siv4.si
llvm.x86.avx512.gather3siv8.sf
llvm.x86.avx512.gather3siv8.si
llvm.x86.avx512.gatherpf.dpd.512
llvm.x86.avx512.gatherpf.dps.512
llvm.x86.avx512.gatherpf.qpd.512
llvm.x86.avx512.gatherpf.qps.512
llvm.x86.avx512.mask.add.sd.round
llvm.x86.avx512.mask.add.ss.round
llvm.x86.avx512.mask.cmp.sd
llvm.x86.avx512.mask.cmp.ss
llvm.x86.avx512.mask.compress.b.128
llvm.x86.avx512.mask.compress.b.256
llvm.x86.avx512.mask.compress.b.512
llvm.x86.avx512.mask.compress.d.128
llvm.x86.avx512.mask.compress.d.256
llvm.x86.avx512.mask.compress.d.512
llvm.x86.avx512.mask.compress.pd.128
llvm.x86.avx512.mask.compress.pd.256
llvm.x86.avx512.mask.compress.pd.512
llvm.x86.avx512.mask.compress.ps.128
llvm.x86.avx512.mask.compress.ps.256
llvm.x86.avx512.mask.compress.ps.512
llvm.x86.avx512.mask.compress.q.128
llvm.x86.avx512.mask.compress.q.256
llvm.x86.avx512.mask.compress.q.512
llvm.x86.avx512.mask.compress.w.128
llvm.x86.avx512.mask.compress.w.256
llvm.x86.avx512.mask.compress.w.512
llvm.x86.avx512.mask.conflict.d.128
llvm.x86.avx512.mask.conflict.d.256
llvm.x86.avx512.mask.conflict.d.512
llvm.x86.avx512.mask.conflict.q.128
llvm.x86.avx512.mask.conflict.q.256
llvm.x86.avx512.mask.conflict.q.512
llvm.x86.avx512.mask.cvtdq2ps.512
llvm.x86.avx512.mask.cvtpd2dq.128
llvm.x86.avx512.mask.cvtpd2dq.512
llvm.x86.avx512.mask.cvtpd2ps
llvm.x86.avx512.mask.cvtpd2ps.512
llvm.x86.avx512.mask.cvtpd2qq.128
llvm.x86.avx512.mask.cvtpd2qq.256
llvm.x86.avx512.mask.cvtpd2qq.512
llvm.x86.avx512.mask.cvtpd2udq.128
llvm.x86.avx512.mask.cvtpd2udq.256
llvm.x86.avx512.mask.cvtpd2udq.512
llvm.x86.avx512.mask.cvtpd2uqq.128
llvm.x86.avx512.mask.cvtpd2uqq.256
llvm.x86.avx512.mask.cvtpd2uqq.512
llvm.x86.avx512.mask.cvtps2dq.128
llvm.x86.avx512.mask.cvtps2dq.256
llvm.x86.avx512.mask.cvtps2dq.512
llvm.x86.avx512.mask.cvtps2pd.512
llvm.x86.avx512.mask.cvtps2qq.128
llvm.x86.avx512.mask.cvtps2qq.256
llvm.x86.avx512.mask.cvtps2qq.512
llvm.x86.avx512.mask.cvtps2udq.128
llvm.x86.avx512.mask.cvtps2udq.256
llvm.x86.avx512.mask.cvtps2udq.512
llvm.x86.avx512.mask.cvtps2uqq.128
llvm.x86.avx512.mask.cvtps2uqq.256
llvm.x86.avx512.mask.cvtps2uqq.512
llvm.x86.avx512.mask.cvtqq2pd.512
llvm.x86.avx512.mask.cvtqq2ps.128
llvm.x86.avx512.mask.cvtqq2ps.256
llvm.x86.avx512.mask.cvtqq2ps.512
llvm.x86.avx512.mask.cvtsd2ss.round
llvm.x86.avx512.mask.cvtss2sd.round
llvm.x86.avx512.mask.cvttpd2dq.128
llvm.x86.avx512.mask.cvttpd2dq.512
llvm.x86.avx512.mask.cvttpd2qq.128
llvm.x86.avx512.mask.cvttpd2qq.256
llvm.x86.avx512.mask.cvttpd2qq.512
llvm.x86.avx512.mask.cvttpd2udq.128
llvm.x86.avx512.mask.cvttpd2udq.256
llvm.x86.avx512.mask.cvttpd2udq.512
llvm.x86.avx512.mask.cvttpd2uqq.128
llvm.x86.avx512.mask.cvttpd2uqq.256
llvm.x86.avx512.mask.cvttpd2uqq.512
llvm.x86.avx512.mask.cvttps2dq.512
llvm.x86.avx512.mask.cvttps2qq.128
llvm.x86.avx512.mask.cvttps2qq.256
llvm.x86.avx512.mask.cvttps2qq.512
llvm.x86.avx512.mask.cvttps2udq.128
llvm.x86.avx512.mask.cvttps2udq.256
llvm.x86.avx512.mask.cvttps2udq.512
llvm.x86.avx512.mask.cvttps2uqq.128
llvm.x86.avx512.mask.cvttps2uqq.256
llvm.x86.avx512.mask.cvttps2uqq.512
llvm.x86.avx512.mask.cvtudq2ps.512
llvm.x86.avx512.mask.cvtuqq2pd.512
llvm.x86.avx512.mask.cvtuqq2ps.128
llvm.x86.avx512.mask.cvtuqq2ps.256
llvm.x86.avx512.mask.cvtuqq2ps.512
llvm.x86.avx512.mask.div.sd.round
llvm.x86.avx512.mask.div.ss.round
llvm.x86.avx512.mask.expand.b.128
llvm.x86.avx512.mask.expand.b.256
llvm.x86.avx512.mask.expand.b.512
llvm.x86.avx512.mask.expand.d.128
llvm.x86.avx512.mask.expand.d.256
llvm.x86.avx512.mask.expand.d.512
llvm.x86.avx512.mask.expand.pd.128
llvm.x86.avx512.mask.expand.pd.256
llvm.x86.avx512.mask.expand.pd.512
llvm.x86.avx512.mask.expand.ps.128
llvm.x86.avx512.mask.expand.ps.256
llvm.x86.avx512.mask.expand.ps.512
llvm.x86.avx512.mask.expand.q.128
llvm.x86.avx512.mask.expand.q.256
llvm.x86.avx512.mask.expand.q.512
llvm.x86.avx512.mask.expand.w.128
llvm.x86.avx512.mask.expand.w.256
llvm.x86.avx512.mask.expand.w.512
llvm.x86.avx512.mask.fixupimm.pd.128
llvm.x86.avx512.mask.fixupimm.pd.256
llvm.x86.avx512.mask.fixupimm.pd.512
llvm.x86.avx512.mask.fixupimm.ps.128
llvm.x86.avx512.mask.fixupimm.ps.256
llvm.x86.avx512.mask.fixupimm.ps.512
llvm.x86.avx512.mask.fixupimm.sd
llvm.x86.avx512.mask.fixupimm.ss
llvm.x86.avx512.mask.fpclass.sd
llvm.x86.avx512.mask.fpclass.ss
llvm.x86.avx512.mask.getexp.pd.128
llvm.x86.avx512.mask.getexp.pd.256
llvm.x86.avx512.mask.getexp.pd.512
llvm.x86.avx512.mask.getexp.ps.128
llvm.x86.avx512.mask.getexp.ps.256
llvm.x86.avx512.mask.getexp.ps.512
llvm.x86.avx512.mask.getexp.sd
llvm.x86.avx512.mask.getexp.ss
llvm.x86.avx512.mask.getmant.pd.128
llvm.x86.avx512.mask.getmant.pd.256
llvm.x86.avx512.mask.getmant.pd.512
llvm.x86.avx512.mask.getmant.ps.128
llvm.x86.avx512.mask.getmant.ps.256
llvm.x86.avx512.mask.getmant.ps.512
llvm.x86.avx512.mask.getmant.sd
llvm.x86.avx512.mask.getmant.ss
llvm.x86.avx512.mask.max.sd.round
llvm.x86.avx512.mask.max.ss.round
llvm.x86.avx512.mask.min.sd.round
llvm.x86.avx512.mask.min.ss.round
llvm.x86.avx512.mask.mul.sd.round
llvm.x86.avx512.mask.mul.ss.round
llvm.x86.avx512.mask.padds.b.128
llvm.x86.avx512.mask.padds.b.256
llvm.x86.avx512.mask.padds.b.512
llvm.x86.avx512.mask.padds.w.128
llvm.x86.avx512.mask.padds.w.256
llvm.x86.avx512.mask.padds.w.512
llvm.x86.avx512.mask.paddus.b.128
llvm.x86.avx512.mask.paddus.b.256
llvm.x86.avx512.mask.paddus.b.512
llvm.x86.avx512.mask.paddus.w.128
llvm.x86.avx512.mask.paddus.w.256
llvm.x86.avx512.mask.paddus.w.512
llvm.x86.avx512.mask.pmov.db.128
llvm.x86.avx512.mask.pmov.db.256
llvm.x86.avx512.mask.pmov.db.512
llvm.x86.avx512.mask.pmov.db.mem.128
llvm.x86.avx512.mask.pmov.db.mem.256
llvm.x86.avx512.mask.pmov.db.mem.512
llvm.x86.avx512.mask.pmov.dw.128
llvm.x86.avx512.mask.pmov.dw.256
llvm.x86.avx512.mask.pmov.dw.512
llvm.x86.avx512.mask.pmov.dw.mem.128
llvm.x86.avx512.mask.pmov.dw.mem.256
llvm.x86.avx512.mask.pmov.dw.mem.512
llvm.x86.avx512.mask.pmov.qb.128
llvm.x86.avx512.mask.pmov.qb.256
llvm.x86.avx512.mask.pmov.qb.512
llvm.x86.avx512.mask.pmov.qb.mem.128
llvm.x86.avx512.mask.pmov.qb.mem.256
llvm.x86.avx512.mask.pmov.qb.mem.512
llvm.x86.avx512.mask.pmov.qd.128
llvm.x86.avx512.mask.pmov.qd.256
llvm.x86.avx512.mask.pmov.qd.512
llvm.x86.avx512.mask.pmov.qd.mem.128
llvm.x86.avx512.mask.pmov.qd.mem.256
llvm.x86.avx512.mask.pmov.qd.mem.512
llvm.x86.avx512.mask.pmov.qw.128
llvm.x86.avx512.mask.pmov.qw.256
llvm.x86.avx512.mask.pmov.qw.512
llvm.x86.avx512.mask.pmov.qw.mem.128
llvm.x86.avx512.mask.pmov.qw.mem.256
llvm.x86.avx512.mask.pmov.qw.mem.512
llvm.x86.avx512.mask.pmov.wb.128
llvm.x86.avx512.mask.pmov.wb.256
llvm.x86.avx512.mask.pmov.wb.512
llvm.x86.avx512.mask.pmov.wb.mem.128
llvm.x86.avx512.mask.pmov.wb.mem.256
llvm.x86.avx512.mask.pmov.wb.mem.512
llvm.x86.avx512.mask.pmovs.db.128
llvm.x86.avx512.mask.pmovs.db.256
llvm.x86.avx512.mask.pmovs.db.512
llvm.x86.avx512.mask.pmovs.db.mem.128
llvm.x86.avx512.mask.pmovs.db.mem.256
llvm.x86.avx512.mask.pmovs.db.mem.512
llvm.x86.avx512.mask.pmovs.dw.128
llvm.x86.avx512.mask.pmovs.dw.256
llvm.x86.avx512.mask.pmovs.dw.512
llvm.x86.avx512.mask.pmovs.dw.mem.128
llvm.x86.avx512.mask.pmovs.dw.mem.256
llvm.x86.avx512.mask.pmovs.dw.mem.512
llvm.x86.avx512.mask.pmovs.qb.128
llvm.x86.avx512.mask.pmovs.qb.256
llvm.x86.avx512.mask.pmovs.qb.512
llvm.x86.avx512.mask.pmovs.qb.mem.128
llvm.x86.avx512.mask.pmovs.qb.mem.256
llvm.x86.avx512.mask.pmovs.qb.mem.512
llvm.x86.avx512.mask.pmovs.qd.128
llvm.x86.avx512.mask.pmovs.qd.256
llvm.x86.avx512.mask.pmovs.qd.512
llvm.x86.avx512.mask.pmovs.qd.mem.128
llvm.x86.avx512.mask.pmovs.qd.mem.256
llvm.x86.avx512.mask.pmovs.qd.mem.512
llvm.x86.avx512.mask.pmovs.qw.128
llvm.x86.avx512.mask.pmovs.qw.256
llvm.x86.avx512.mask.pmovs.qw.512
llvm.x86.avx512.mask.pmovs.qw.mem.128
llvm.x86.avx512.mask.pmovs.qw.mem.256
llvm.x86.avx512.mask.pmovs.qw.mem.512
llvm.x86.avx512.mask.pmovs.wb.128
llvm.x86.avx512.mask.pmovs.wb.256
llvm.x86.avx512.mask.pmovs.wb.512
llvm.x86.avx512.mask.pmovs.wb.mem.128
llvm.x86.avx512.mask.pmovs.wb.mem.256
llvm.x86.avx512.mask.pmovs.wb.mem.512
llvm.x86.avx512.mask.pmovus.db.128
llvm.x86.avx512.mask.pmovus.db.256
llvm.x86.avx512.mask.pmovus.db.512
llvm.x86.avx512.mask.pmovus.db.mem.128
llvm.x86.avx512.mask.pmovus.db.mem.256
llvm.x86.avx512.mask.pmovus.db.mem.512
llvm.x86.avx512.mask.pmovus.dw.128
llvm.x86.avx512.mask.pmovus.dw.256
llvm.x86.avx512.mask.pmovus.dw.512
llvm.x86.avx512.mask.pmovus.dw.mem.128
llvm.x86.avx512.mask.pmovus.dw.mem.256
llvm.x86.avx512.mask.pmovus.dw.mem.512
llvm.x86.avx512.mask.pmovus.qb.128
llvm.x86.avx512.mask.pmovus.qb.256
llvm.x86.avx512.mask.pmovus.qb.512
llvm.x86.avx512.mask.pmovus.qb.mem.128
llvm.x86.avx512.mask.pmovus.qb.mem.256
llvm.x86.avx512.mask.pmovus.qb.mem.512
llvm.x86.avx512.mask.pmovus.qd.128
llvm.x86.avx512.mask.pmovus.qd.256
llvm.x86.avx512.mask.pmovus.qd.512
llvm.x86.avx512.mask.pmovus.qd.mem.128
llvm.x86.avx512.mask.pmovus.qd.mem.256
llvm.x86.avx512.mask.pmovus.qd.mem.512
llvm.x86.avx512.mask.pmovus.qw.128
llvm.x86.avx512.mask.pmovus.qw.256
llvm.x86.avx512.mask.pmovus.qw.512
llvm.x86.avx512.mask.pmovus.qw.mem.128
llvm.x86.avx512.mask.pmovus.qw.mem.256
llvm.x86.avx512.mask.pmovus.qw.mem.512
llvm.x86.avx512.mask.pmovus.wb.128
llvm.x86.avx512.mask.pmovus.wb.256
llvm.x86.avx512.mask.pmovus.wb.512
llvm.x86.avx512.mask.pmovus.wb.mem.128
llvm.x86.avx512.mask.pmovus.wb.mem.256
llvm.x86.avx512.mask.pmovus.wb.mem.512
llvm.x86.avx512.mask.pmultishift.qb.128
llvm.x86.avx512.mask.pmultishift.qb.256
llvm.x86.avx512.mask.pmultishift.qb.512
llvm.x86.avx512.mask.psubs.b.128
llvm.x86.avx512.mask.psubs.b.256
llvm.x86.avx512.mask.psubs.b.512
llvm.x86.avx512.mask.psubs.w.128
llvm.x86.avx512.mask.psubs.w.256
llvm.x86.avx512.mask.psubs.w.512
llvm.x86.avx512.mask.psubus.b.128
llvm.x86.avx512.mask.psubus.b.256
llvm.x86.avx512.mask.psubus.b.512
llvm.x86.avx512.mask.psubus.w.128
llvm.x86.avx512.mask.psubus.w.256
llvm.x86.avx512.mask.psubus.w.512
llvm.x86.avx512.mask.range.pd.128
llvm.x86.avx512.mask.range.pd.256
llvm.x86.avx512.mask.range.pd.512
llvm.x86.avx512.mask.range.ps.128
llvm.x86.avx512.mask.range.ps.256
llvm.x86.avx512.mask.range.ps.512
llvm.x86.avx512.mask.range.sd
llvm.x86.avx512.mask.range.ss
llvm.x86.avx512.mask.reduce.pd.128
llvm.x86.avx512.mask.reduce.pd.256
llvm.x86.avx512.mask.reduce.pd.512
llvm.x86.avx512.mask.reduce.ps.128
llvm.x86.avx512.mask.reduce.ps.256
llvm.x86.avx512.mask.reduce.ps.512
llvm.x86.avx512.mask.reduce.sd
llvm.x86.avx512.mask.reduce.ss
llvm.x86.avx512.mask.rndscale.pd.128
llvm.x86.avx512.mask.rndscale.pd.256
llvm.x86.avx512.mask.rndscale.pd.512
llvm.x86.avx512.mask.rndscale.ps.128
llvm.x86.avx512.mask.rndscale.ps.256
llvm.x86.avx512.mask.rndscale.ps.512
llvm.x86.avx512.mask.rndscale.sd
llvm.x86.avx512.mask.rndscale.ss
llvm.x86.avx512.mask.scalef.pd.128
llvm.x86.avx512.mask.scalef.pd.256
llvm.x86.avx512.mask.scalef.pd.512
llvm.x86.avx512.mask.scalef.ps.128
llvm.x86.avx512.mask.scalef.ps.256
llvm.x86.avx512.mask.scalef.ps.512
llvm.x86.avx512.mask.scalef.sd
llvm.x86.avx512.mask.scalef.ss
llvm.x86.avx512.mask.sqrt.sd
llvm.x86.avx512.mask.sqrt.ss
llvm.x86.avx512.mask.sub.sd.round
llvm.x86.avx512.mask.sub.ss.round
llvm.x86.avx512.mask.vcvtph2ps.128
llvm.x86.avx512.mask.vcvtph2ps.256
llvm.x86.avx512.mask.vcvtph2ps.512
llvm.x86.avx512.mask.vcvtps2ph.128
llvm.x86.avx512.mask.vcvtps2ph.256
llvm.x86.avx512.mask.vcvtps2ph.512
llvm.x86.avx512.mask.vpshldv.d.128
llvm.x86.avx512.mask.vpshldv.d.256
llvm.x86.avx512.mask.vpshldv.d.512
llvm.x86.avx512.mask.vpshldv.q.128
llvm.x86.avx512.mask.vpshldv.q.256
llvm.x86.avx512.mask.vpshldv.q.512
llvm.x86.avx512.mask.vpshldv.w.128
llvm.x86.avx512.mask.vpshldv.w.256
llvm.x86.avx512.mask.vpshldv.w.512
llvm.x86.avx512.mask.vpshrdv.d.128
llvm.x86.avx512.mask.vpshrdv.d.256
llvm.x86.avx512.mask.vpshrdv.d.512
llvm.x86.avx512.mask.vpshrdv.q.128
llvm.x86.avx512.mask.vpshrdv.q.256
llvm.x86.avx512.mask.vpshrdv.q.512
llvm.x86.avx512.mask.vpshrdv.w.128
llvm.x86.avx512.mask.vpshrdv.w.256
llvm.x86.avx512.mask.vpshrdv.w.512
llvm.x86.avx512.mask.vpshufbitqmb.128
llvm.x86.avx512.mask.vpshufbitqmb.256
llvm.x86.avx512.mask.vpshufbitqmb.512
llvm.x86.avx512.maskz.fixupimm.pd.128
llvm.x86.avx512.maskz.fixupimm.pd.256
llvm.x86.avx512.maskz.fixupimm.pd.512
llvm.x86.avx512.maskz.fixupimm.ps.128
llvm.x86.avx512.maskz.fixupimm.ps.256
llvm.x86.avx512.maskz.fixupimm.ps.512
llvm.x86.avx512.maskz.fixupimm.sd
llvm.x86.avx512.maskz.fixupimm.ss
llvm.x86.avx512.maskz.vpshldv.d.128
llvm.x86.avx512.maskz.vpshldv.d.256
llvm.x86.avx512.maskz.vpshldv.d.512
llvm.x86.avx512.maskz.vpshldv.q.128
llvm.x86.avx512.maskz.vpshldv.q.256
llvm.x86.avx512.maskz.vpshldv.q.512
llvm.x86.avx512.maskz.vpshldv.w.128
llvm.x86.avx512.maskz.vpshldv.w.256
llvm.x86.avx512.maskz.vpshldv.w.512
llvm.x86.avx512.maskz.vpshrdv.d.128
llvm.x86.avx512.maskz.vpshrdv.d.256
llvm.x86.avx512.maskz.vpshrdv.d.512
llvm.x86.avx512.maskz.vpshrdv.q.128
llvm.x86.avx512.maskz.vpshrdv.q.256
llvm.x86.avx512.maskz.vpshrdv.q.512
llvm.x86.avx512.maskz.vpshrdv.w.128
llvm.x86.avx512.maskz.vpshrdv.w.256
llvm.x86.avx512.maskz.vpshrdv.w.512
llvm.x86.avx512.max.pd.512
llvm.x86.avx512.max.ps.512
llvm.x86.avx512.min.pd.512
llvm.x86.avx512.min.ps.512
llvm.x86.avx512.mul.pd.512
llvm.x86.avx512.mul.ps.512
llvm.x86.avx512.packssdw.512
llvm.x86.avx512.packsswb.512
llvm.x86.avx512.packusdw.512
llvm.x86.avx512.packuswb.512
llvm.x86.avx512.permvar.df.256
llvm.x86.avx512.permvar.df.512
llvm.x86.avx512.permvar.di.256
llvm.x86.avx512.permvar.di.512
llvm.x86.avx512.permvar.hi.128
llvm.x86.avx512.permvar.hi.256
llvm.x86.avx512.permvar.hi.512
llvm.x86.avx512.permvar.qi.128
llvm.x86.avx512.permvar.qi.256
llvm.x86.avx512.permvar.qi.512
llvm.x86.avx512.permvar.sf.512
llvm.x86.avx512.permvar.si.512
llvm.x86.avx512.pmaddubs.w.512
llvm.x86.avx512.pmaddw.d.512
llvm.x86.avx512.pmul.hr.sw.512
llvm.x86.avx512.pmulh.w.512
llvm.x86.avx512.pmulhu.w.512
llvm.x86.avx512.prol.d.128
llvm.x86.avx512.prol.d.256
llvm.x86.avx512.prol.d.512
llvm.x86.avx512.prol.q.128
llvm.x86.avx512.prol.q.256
llvm.x86.avx512.prol.q.512
llvm.x86.avx512.prolv.d.128
llvm.x86.avx512.prolv.d.256
llvm.x86.avx512.prolv.d.512
llvm.x86.avx512.prolv.q.128
llvm.x86.avx512.prolv.q.256
llvm.x86.avx512.prolv.q.512
llvm.x86.avx512.pror.d.128
llvm.x86.avx512.pror.d.256
llvm.x86.avx512.pror.d.512
llvm.x86.avx512.pror.q.128
llvm.x86.avx512.pror.q.256
llvm.x86.avx512.pror.q.512
llvm.x86.avx512.prorv.d.128
llvm.x86.avx512.prorv.d.256
llvm.x86.avx512.prorv.d.512
llvm.x86.avx512.prorv.q.128
llvm.x86.avx512.prorv.q.256
llvm.x86.avx512.prorv.q.512
llvm.x86.avx512.psad.bw.512
llvm.x86.avx512.pshuf.b.512
llvm.x86.avx512.psll.d.512
llvm.x86.avx512.psll.q.512
llvm.x86.avx512.psll.w.512
llvm.x86.avx512.pslli.d.512
llvm.x86.avx512.pslli.q.512
llvm.x86.avx512.pslli.w.512
llvm.x86.avx512.psllv.d.512
llvm.x86.avx512.psllv.q.512
llvm.x86.avx512.psllv.w.128
llvm.x86.avx512.psllv.w.256
llvm.x86.avx512.psllv.w.512
llvm.x86.avx512.psra.d.512
llvm.x86.avx512.psra.q.128
llvm.x86.avx512.psra.q.256
llvm.x86.avx512.psra.q.512
llvm.x86.avx512.psra.w.512
llvm.x86.avx512.psrai.d.512
llvm.x86.avx512.psrai.q.128
llvm.x86.avx512.psrai.q.256
llvm.x86.avx512.psrai.q.512
llvm.x86.avx512.psrai.w.512
llvm.x86.avx512.psrav.d.512
llvm.x86.avx512.psrav.q.128
llvm.x86.avx512.psrav.q.256
llvm.x86.avx512.psrav.q.512
llvm.x86.avx512.psrav.w.128
llvm.x86.avx512.psrav.w.256
llvm.x86.avx512.psrav.w.512
llvm.x86.avx512.psrl.d.512
llvm.x86.avx512.psrl.q.512
llvm.x86.avx512.psrl.w.512
llvm.x86.avx512.psrli.d.512
llvm.x86.avx512.psrli.q.512
llvm.x86.avx512.psrli.w.512
llvm.x86.avx512.psrlv.d.512
llvm.x86.avx512.psrlv.q.512
llvm.x86.avx512.psrlv.w.128
llvm.x86.avx512.psrlv.w.256
llvm.x86.avx512.psrlv.w.512
llvm.x86.avx512.pternlog.d.128
llvm.x86.avx512.pternlog.d.256
llvm.x86.avx512.pternlog.d.512
llvm.x86.avx512.pternlog.q.128
llvm.x86.avx512.pternlog.q.256
llvm.x86.avx512.pternlog.q.512
llvm.x86.avx512.rcp14.pd.128
llvm.x86.avx512.rcp14.pd.256
llvm.x86.avx512.rcp14.pd.512
llvm.x86.avx512.rcp14.ps.128
llvm.x86.avx512.rcp14.ps.256
llvm.x86.avx512.rcp14.ps.512
llvm.x86.avx512.rcp14.sd
llvm.x86.avx512.rcp14.ss
llvm.x86.avx512.rcp28.pd
llvm.x86.avx512.rcp28.ps
llvm.x86.avx512.rcp28.sd
llvm.x86.avx512.rcp28.ss
llvm.x86.avx512.rsqrt14.pd.128
llvm.x86.avx512.rsqrt14.pd.256
llvm.x86.avx512.rsqrt14.pd.512
llvm.x86.avx512.rsqrt14.ps.128
llvm.x86.avx512.rsqrt14.ps.256
llvm.x86.avx512.rsqrt14.ps.512
llvm.x86.avx512.rsqrt14.sd
llvm.x86.avx512.rsqrt14.ss
llvm.x86.avx512.rsqrt28.pd
llvm.x86.avx512.rsqrt28.ps
llvm.x86.avx512.rsqrt28.sd
llvm.x86.avx512.rsqrt28.ss
llvm.x86.avx512.scatter.dpd.512
llvm.x86.avx512.scatter.dpi.512
llvm.x86.avx512.scatter.dpq.512
llvm.x86.avx512.scatter.dps.512
llvm.x86.avx512.scatter.qpd.512
llvm.x86.avx512.scatter.qpi.512
llvm.x86.avx512.scatter.qpq.512
llvm.x86.avx512.scatter.qps.512
llvm.x86.avx512.scatterdiv2.df
llvm.x86.avx512.scatterdiv2.di
llvm.x86.avx512.scatterdiv4.df
llvm.x86.avx512.scatterdiv4.di
llvm.x86.avx512.scatterdiv4.sf
llvm.x86.avx512.scatterdiv4.si
llvm.x86.avx512.scatterdiv8.sf
llvm.x86.avx512.scatterdiv8.si
llvm.x86.avx512.scatterpf.dpd.512
llvm.x86.avx512.scatterpf.dps.512
llvm.x86.avx512.scatterpf.qpd.512
llvm.x86.avx512.scatterpf.qps.512
llvm.x86.avx512.scattersiv2.df
llvm.x86.avx512.scattersiv2.di
llvm.x86.avx512.scattersiv4.df
llvm.x86.avx512.scattersiv4.di
llvm.x86.avx512.scattersiv4.sf
llvm.x86.avx512.scattersiv4.si
llvm.x86.avx512.scattersiv8.sf
llvm.x86.avx512.scattersiv8.si
llvm.x86.avx512.sqrt.pd.512
llvm.x86.avx512.sqrt.ps.512
llvm.x86.avx512.sub.pd.512
llvm.x86.avx512.sub.ps.512
llvm.x86.avx512.vcomi.sd
llvm.x86.avx512.vcomi.ss
llvm.x86.avx512.vcvtsd2si32
llvm.x86.avx512.vcvtsd2si64
llvm.x86.avx512.vcvtsd2usi32
llvm.x86.avx512.vcvtsd2usi64
llvm.x86.avx512.vcvtss2si32
llvm.x86.avx512.vcvtss2si64
llvm.x86.avx512.vcvtss2usi32
llvm.x86.avx512.vcvtss2usi64
llvm.x86.avx512.vfmadd.f32
llvm.x86.avx512.vfmadd.f64
llvm.x86.avx512.vfmadd.pd.512
llvm.x86.avx512.vfmadd.ps.512
llvm.x86.avx512.vfmaddsub.pd.512
llvm.x86.avx512.vfmaddsub.ps.512
llvm.x86.avx512.vpdpbusd.128
llvm.x86.avx512.vpdpbusd.256
llvm.x86.avx512.vpdpbusd.512
llvm.x86.avx512.vpdpbusds.128
llvm.x86.avx512.vpdpbusds.256
llvm.x86.avx512.vpdpbusds.512
llvm.x86.avx512.vpdpwssd.128
llvm.x86.avx512.vpdpwssd.256
llvm.x86.avx512.vpdpwssd.512
llvm.x86.avx512.vpdpwssds.128
llvm.x86.avx512.vpdpwssds.256
llvm.x86.avx512.vpdpwssds.512
llvm.x86.avx512.vpermi2var.d.128
llvm.x86.avx512.vpermi2var.d.256
llvm.x86.avx512.vpermi2var.d.512
llvm.x86.avx512.vpermi2var.hi.128
llvm.x86.avx512.vpermi2var.hi.256
llvm.x86.avx512.vpermi2var.hi.512
llvm.x86.avx512.vpermi2var.pd.128
llvm.x86.avx512.vpermi2var.pd.256
llvm.x86.avx512.vpermi2var.pd.512
llvm.x86.avx512.vpermi2var.ps.128
llvm.x86.avx512.vpermi2var.ps.256
llvm.x86.avx512.vpermi2var.ps.512
llvm.x86.avx512.vpermi2var.q.128
llvm.x86.avx512.vpermi2var.q.256
llvm.x86.avx512.vpermi2var.q.512
llvm.x86.avx512.vpermi2var.qi.128
llvm.x86.avx512.vpermi2var.qi.256
llvm.x86.avx512.vpermi2var.qi.512
llvm.x86.avx512.vpermilvar.pd.512
llvm.x86.avx512.vpermilvar.ps.512
llvm.x86.avx512.vpmadd52h.uq.128
llvm.x86.avx512.vpmadd52h.uq.256
llvm.x86.avx512.vpmadd52h.uq.512
llvm.x86.avx512.vpmadd52l.uq.128
llvm.x86.avx512.vpmadd52l.uq.256
llvm.x86.avx512.vpmadd52l.uq.512
llvm.x86.avx512.vpshld.d.128
llvm.x86.avx512.vpshld.d.256
llvm.x86.avx512.vpshld.d.512
llvm.x86.avx512.vpshld.q.128
llvm.x86.avx512.vpshld.q.256
llvm.x86.avx512.vpshld.q.512
llvm.x86.avx512.vpshld.w.128
llvm.x86.avx512.vpshld.w.256
llvm.x86.avx512.vpshld.w.512
llvm.x86.avx512.vpshrd.d.128
llvm.x86.avx512.vpshrd.d.256
llvm.x86.avx512.vpshrd.d.512
llvm.x86.avx512.vpshrd.q.128
llvm.x86.avx512.vpshrd.q.256
llvm.x86.avx512.vpshrd.q.512
llvm.x86.avx512.vpshrd.w.128
llvm.x86.avx512.vpshrd.w.256
llvm.x86.avx512.vpshrd.w.512
llvm.x86.bmi.bextr.32
llvm.x86.bmi.bextr.64
llvm.x86.bmi.bzhi.32
llvm.x86.bmi.bzhi.64
llvm.x86.bmi.pdep.32
llvm.x86.bmi.pdep.64
llvm.x86.bmi.pext.32
llvm.x86.bmi.pext.64
llvm.x86.cldemote
llvm.x86.clflushopt
llvm.x86.clrssbsy
llvm.x86.clwb
llvm.x86.clzero
llvm.x86.directstore32
llvm.x86.directstore64
llvm.x86.flags.read.u32
llvm.x86.flags.read.u64
llvm.x86.flags.write.u32
llvm.x86.flags.write.u64
llvm.x86.fxrstor
llvm.x86.fxrstor64
llvm.x86.fxsave
llvm.x86.fxsave64
llvm.x86.incsspd
llvm.x86.incsspq
llvm.x86.int
llvm.x86.invpcid
llvm.x86.llwpcb
llvm.x86.lwpins32
llvm.x86.lwpins64
llvm.x86.lwpval32
llvm.x86.lwpval64
llvm.x86.mmx.emms
llvm.x86.mmx.femms
llvm.x86.mmx.maskmovq
llvm.x86.mmx.movnt.dq
llvm.x86.mmx.packssdw
llvm.x86.mmx.packsswb
llvm.x86.mmx.packuswb
llvm.x86.mmx.padd.b
llvm.x86.mmx.padd.d
llvm.x86.mmx.padd.q
llvm.x86.mmx.padd.w
llvm.x86.mmx.padds.b
llvm.x86.mmx.padds.w
llvm.x86.mmx.paddus.b
llvm.x86.mmx.paddus.w
llvm.x86.mmx.palignr.b
llvm.x86.mmx.pand
llvm.x86.mmx.pandn
llvm.x86.mmx.pavg.b
llvm.x86.mmx.pavg.w
llvm.x86.mmx.pcmpeq.b
llvm.x86.mmx.pcmpeq.d
llvm.x86.mmx.pcmpeq.w
llvm.x86.mmx.pcmpgt.b
llvm.x86.mmx.pcmpgt.d
llvm.x86.mmx.pcmpgt.w
llvm.x86.mmx.pextr.w
llvm.x86.mmx.pinsr.w
llvm.x86.mmx.pmadd.wd
llvm.x86.mmx.pmaxs.w
llvm.x86.mmx.pmaxu.b
llvm.x86.mmx.pmins.w
llvm.x86.mmx.pminu.b
llvm.x86.mmx.pmovmskb
llvm.x86.mmx.pmulh.w
llvm.x86.mmx.pmulhu.w
llvm.x86.mmx.pmull.w
llvm.x86.mmx.pmulu.dq
llvm.x86.mmx.por
llvm.x86.mmx.psad.bw
llvm.x86.mmx.psll.d
llvm.x86.mmx.psll.q
llvm.x86.mmx.psll.w
llvm.x86.mmx.pslli.d
llvm.x86.mmx.pslli.q
llvm.x86.mmx.pslli.w
llvm.x86.mmx.psra.d
llvm.x86.mmx.psra.w
llvm.x86.mmx.psrai.d
llvm.x86.mmx.psrai.w
llvm.x86.mmx.psrl.d
llvm.x86.mmx.psrl.q
llvm.x86.mmx.psrl.w
llvm.x86.mmx.psrli.d
llvm.x86.mmx.psrli.q
llvm.x86.mmx.psrli.w
llvm.x86.mmx.psub.b
llvm.x86.mmx.psub.d
llvm.x86.mmx.psub.q
llvm.x86.mmx.psub.w
llvm.x86.mmx.psubs.b
llvm.x86.mmx.psubs.w
llvm.x86.mmx.psubus.b
llvm.x86.mmx.psubus.w
llvm.x86.mmx.punpckhbw
llvm.x86.mmx.punpckhdq
llvm.x86.mmx.punpckhwd
llvm.x86.mmx.punpcklbw
llvm.x86.mmx.punpckldq
llvm.x86.mmx.punpcklwd
llvm.x86.mmx.pxor
llvm.x86.monitorx
llvm.x86.movdir64b
llvm.x86.mwaitx
llvm.x86.pclmulqdq
llvm.x86.pclmulqdq.256
llvm.x86.pclmulqdq.512
llvm.x86.ptwrite32
llvm.x86.ptwrite64
llvm.x86.rdfsbase.32
llvm.x86.rdfsbase.64
llvm.x86.rdgsbase.32
llvm.x86.rdgsbase.64
llvm.x86.rdpid
llvm.x86.rdpkru
llvm.x86.rdpmc
llvm.x86.rdrand.16
llvm.x86.rdrand.32
llvm.x86.rdrand.64
llvm.x86.rdseed.16
llvm.x86.rdseed.32
llvm.x86.rdseed.64
llvm.x86.rdsspd
llvm.x86.rdsspq
llvm.x86.rdtsc
llvm.x86.rdtscp
llvm.x86.rstorssp
llvm.x86.saveprevssp
llvm.x86.seh.ehguard
llvm.x86.seh.ehregnode
llvm.x86.seh.lsda
llvm.x86.seh.recoverfp
llvm.x86.setssbsy
llvm.x86.sha1msg1
llvm.x86.sha1msg2
llvm.x86.sha1nexte
llvm.x86.sha1rnds4
llvm.x86.sha256msg1
llvm.x86.sha256msg2
llvm.x86.sha256rnds2
llvm.x86.slwpcb
llvm.x86.sse.cmp.ps
llvm.x86.sse.cmp.ss
llvm.x86.sse.comieq.ss
llvm.x86.sse.comige.ss
llvm.x86.sse.comigt.ss
llvm.x86.sse.comile.ss
llvm.x86.sse.comilt.ss
llvm.x86.sse.comineq.ss
llvm.x86.sse.cvtpd2pi
llvm.x86.sse.cvtpi2pd
llvm.x86.sse.cvtpi2ps
llvm.x86.sse.cvtps2pi
llvm.x86.sse.cvtss2si
llvm.x86.sse.cvtss2si64
llvm.x86.sse.cvttpd2pi
llvm.x86.sse.cvttps2pi
llvm.x86.sse.cvttss2si
llvm.x86.sse.cvttss2si64
llvm.x86.sse.ldmxcsr
llvm.x86.sse.max.ps
llvm.x86.sse.max.ss
llvm.x86.sse.min.ps
llvm.x86.sse.min.ss
llvm.x86.sse.movmsk.ps
llvm.x86.sse.pshuf.w
llvm.x86.sse.rcp.ps
llvm.x86.sse.rcp.ss
llvm.x86.sse.rsqrt.ps
llvm.x86.sse.rsqrt.ss
llvm.x86.sse.sfence
llvm.x86.sse.stmxcsr
llvm.x86.sse.ucomieq.ss
llvm.x86.sse.ucomige.ss
llvm.x86.sse.ucomigt.ss
llvm.x86.sse.ucomile.ss
llvm.x86.sse.ucomilt.ss
llvm.x86.sse.ucomineq.ss
llvm.x86.sse2.clflush
llvm.x86.sse2.cmp.pd
llvm.x86.sse2.cmp.sd
llvm.x86.sse2.comieq.sd
llvm.x86.sse2.comige.sd
llvm.x86.sse2.comigt.sd
llvm.x86.sse2.comile.sd
llvm.x86.sse2.comilt.sd
llvm.x86.sse2.comineq.sd
llvm.x86.sse2.cvtpd2dq
llvm.x86.sse2.cvtpd2ps
llvm.x86.sse2.cvtps2dq
llvm.x86.sse2.cvtsd2si
llvm.x86.sse2.cvtsd2si64
llvm.x86.sse2.cvtsd2ss
llvm.x86.sse2.cvttpd2dq
llvm.x86.sse2.cvttps2dq
llvm.x86.sse2.cvttsd2si
llvm.x86.sse2.cvttsd2si64
llvm.x86.sse2.lfence
llvm.x86.sse2.maskmov.dqu
llvm.x86.sse2.max.pd
llvm.x86.sse2.max.sd
llvm.x86.sse2.mfence
llvm.x86.sse2.min.pd
llvm.x86.sse2.min.sd
llvm.x86.sse2.movmsk.pd
llvm.x86.sse2.packssdw.128
llvm.x86.sse2.packsswb.128
llvm.x86.sse2.packuswb.128
llvm.x86.sse2.padds.b
llvm.x86.sse2.padds.w
llvm.x86.sse2.paddus.b
llvm.x86.sse2.paddus.w
llvm.x86.sse2.pause
llvm.x86.sse2.pmadd.wd
llvm.x86.sse2.pmovmskb.128
llvm.x86.sse2.pmulh.w
llvm.x86.sse2.pmulhu.w
llvm.x86.sse2.psad.bw
llvm.x86.sse2.psll.d
llvm.x86.sse2.psll.q
llvm.x86.sse2.psll.w
llvm.x86.sse2.pslli.d
llvm.x86.sse2.pslli.q
llvm.x86.sse2.pslli.w
llvm.x86.sse2.psra.d
llvm.x86.sse2.psra.w
llvm.x86.sse2.psrai.d
llvm.x86.sse2.psrai.w
llvm.x86.sse2.psrl.d
llvm.x86.sse2.psrl.q
llvm.x86.sse2.psrl.w
llvm.x86.sse2.psrli.d
llvm.x86.sse2.psrli.q
llvm.x86.sse2.psrli.w
llvm.x86.sse2.psubs.b
llvm.x86.sse2.psubs.w
llvm.x86.sse2.psubus.b
llvm.x86.sse2.psubus.w
llvm.x86.sse2.ucomieq.sd
llvm.x86.sse2.ucomige.sd
llvm.x86.sse2.ucomigt.sd
llvm.x86.sse2.ucomile.sd
llvm.x86.sse2.ucomilt.sd
llvm.x86.sse2.ucomineq.sd
llvm.x86.sse3.addsub.pd
llvm.x86.sse3.addsub.ps
llvm.x86.sse3.hadd.pd
llvm.x86.sse3.hadd.ps
llvm.x86.sse3.hsub.pd
llvm.x86.sse3.hsub.ps
llvm.x86.sse3.ldu.dq
llvm.x86.sse3.monitor
llvm.x86.sse3.mwait
llvm.x86.sse41.blendvpd
llvm.x86.sse41.blendvps
llvm.x86.sse41.dppd
llvm.x86.sse41.dpps
llvm.x86.sse41.insertps
llvm.x86.sse41.mpsadbw
llvm.x86.sse41.packusdw
llvm.x86.sse41.pblendvb
llvm.x86.sse41.phminposuw
llvm.x86.sse41.ptestc
llvm.x86.sse41.ptestnzc
llvm.x86.sse41.ptestz
llvm.x86.sse41.round.pd
llvm.x86.sse41.round.ps
llvm.x86.sse41.round.sd
llvm.x86.sse41.round.ss
llvm.x86.sse42.crc32.32.16
llvm.x86.sse42.crc32.32.32
llvm.x86.sse42.crc32.32.8
llvm.x86.sse42.crc32.64.64
llvm.x86.sse42.pcmpestri128
llvm.x86.sse42.pcmpestria128
llvm.x86.sse42.pcmpestric128
llvm.x86.sse42.pcmpestrio128
llvm.x86.sse42.pcmpestris128
llvm.x86.sse42.pcmpestriz128
llvm.x86.sse42.pcmpestrm128
llvm.x86.sse42.pcmpistri128
llvm.x86.sse42.pcmpistria128
llvm.x86.sse42.pcmpistric128
llvm.x86.sse42.pcmpistrio128
llvm.x86.sse42.pcmpistris128
llvm.x86.sse42.pcmpistriz128
llvm.x86.sse42.pcmpistrm128
llvm.x86.sse4a.extrq
llvm.x86.sse4a.extrqi
llvm.x86.sse4a.insertq
llvm.x86.sse4a.insertqi
llvm.x86.ssse3.pabs.b
llvm.x86.ssse3.pabs.d
llvm.x86.ssse3.pabs.w
llvm.x86.ssse3.phadd.d
llvm.x86.ssse3.phadd.d.128
llvm.x86.ssse3.phadd.sw
llvm.x86.ssse3.phadd.sw.128
llvm.x86.ssse3.phadd.w
llvm.x86.ssse3.phadd.w.128
llvm.x86.ssse3.phsub.d
llvm.x86.ssse3.phsub.d.128
llvm.x86.ssse3.phsub.sw
llvm.x86.ssse3.phsub.sw.128
llvm.x86.ssse3.phsub.w
llvm.x86.ssse3.phsub.w.128
llvm.x86.ssse3.pmadd.ub.sw
llvm.x86.ssse3.pmadd.ub.sw.128
llvm.x86.ssse3.pmul.hr.sw
llvm.x86.ssse3.pmul.hr.sw.128
llvm.x86.ssse3.pshuf.b
llvm.x86.ssse3.pshuf.b.128
llvm.x86.ssse3.psign.b
llvm.x86.ssse3.psign.b.128
llvm.x86.ssse3.psign.d
llvm.x86.ssse3.psign.d.128
llvm.x86.ssse3.psign.w
llvm.x86.ssse3.psign.w.128
llvm.x86.subborrow.u32
llvm.x86.subborrow.u64
llvm.x86.tbm.bextri.u32
llvm.x86.tbm.bextri.u64
llvm.x86.tpause
llvm.x86.umonitor
llvm.x86.umwait
llvm.x86.vcvtph2ps.128
llvm.x86.vcvtph2ps.256
llvm.x86.vcvtps2ph.128
llvm.x86.vcvtps2ph.256
llvm.x86.vgf2p8affineinvqb.128
llvm.x86.vgf2p8affineinvqb.256
llvm.x86.vgf2p8affineinvqb.512
llvm.x86.vgf2p8affineqb.128
llvm.x86.vgf2p8affineqb.256
llvm.x86.vgf2p8affineqb.512
llvm.x86.vgf2p8mulb.128
llvm.x86.vgf2p8mulb.256
llvm.x86.vgf2p8mulb.512
llvm.x86.wbinvd
llvm.x86.wbnoinvd
llvm.x86.wrfsbase.32
llvm.x86.wrfsbase.64
llvm.x86.wrgsbase.32
llvm.x86.wrgsbase.64
llvm.x86.wrpkru
llvm.x86.wrssd
llvm.x86.wrssq
llvm.x86.wrussd
llvm.x86.wrussq
llvm.x86.xabort
llvm.x86.xbegin
llvm.x86.xend
llvm.x86.xgetbv
llvm.x86.xop.vfrcz.pd
llvm.x86.xop.vfrcz.pd.256
llvm.x86.xop.vfrcz.ps
llvm.x86.xop.vfrcz.ps.256
llvm.x86.xop.vfrcz.sd
llvm.x86.xop.vfrcz.ss
llvm.x86.xop.vpcomb
llvm.x86.xop.vpcomd
llvm.x86.xop.vpcomq
llvm.x86.xop.vpcomub
llvm.x86.xop.vpcomud
llvm.x86.xop.vpcomuq
llvm.x86.xop.vpcomuw
llvm.x86.xop.vpcomw
llvm.x86.xop.vpermil2pd
llvm.x86.xop.vpermil2pd.256
llvm.x86.xop.vpermil2ps
llvm.x86.xop.vpermil2ps.256
llvm.x86.xop.vphaddbd
llvm.x86.xop.vphaddbq
llvm.x86.xop.vphaddbw
llvm.x86.xop.vphadddq
llvm.x86.xop.vphaddubd
llvm.x86.xop.vphaddubq
llvm.x86.xop.vphaddubw
llvm.x86.xop.vphaddudq
llvm.x86.xop.vphadduwd
llvm.x86.xop.vphadduwq
llvm.x86.xop.vphaddwd
llvm.x86.xop.vphaddwq
llvm.x86.xop.vphsubbw
llvm.x86.xop.vphsubdq
llvm.x86.xop.vphsubwd
llvm.x86.xop.vpmacsdd
llvm.x86.xop.vpmacsdqh
llvm.x86.xop.vpmacsdql
llvm.x86.xop.vpmacssdd
llvm.x86.xop.vpmacssdqh
llvm.x86.xop.vpmacssdql
llvm.x86.xop.vpmacsswd
llvm.x86.xop.vpmacssww
llvm.x86.xop.vpmacswd
llvm.x86.xop.vpmacsww
llvm.x86.xop.vpmadcsswd
llvm.x86.xop.vpmadcswd
llvm.x86.xop.vpperm
llvm.x86.xop.vprotb
llvm.x86.xop.vprotbi
llvm.x86.xop.vprotd
llvm.x86.xop.vprotdi
llvm.x86.xop.vprotq
llvm.x86.xop.vprotqi
llvm.x86.xop.vprotw
llvm.x86.xop.vprotwi
llvm.x86.xop.vpshab
llvm.x86.xop.vpshad
llvm.x86.xop.vpshaq
llvm.x86.xop.vpshaw
llvm.x86.xop.vpshlb
llvm.x86.xop.vpshld
llvm.x86.xop.vpshlq
llvm.x86.xop.vpshlw
llvm.x86.xrstor
llvm.x86.xrstor64
llvm.x86.xrstors
llvm.x86.xrstors64
llvm.x86.xsave
llvm.x86.xsave64
llvm.x86.xsavec
llvm.x86.xsavec64
llvm.x86.xsaveopt
llvm.x86.xsaveopt64
llvm.x86.xsaves
llvm.x86.xsaves64
llvm.x86.xsetbv
llvm.x86.xtest
isVoid
Metadata
f128
ppcf128
x86mmx
value isn't a global
global isn't in section "llvm.ptrauth"
global doesn't have an initializer
global isn't a struct
global doesn't have type '{ i8*, i32, i64, i64 }'
key isn't a constant integer
address discriminator isn't a constant integer or expr
discriminator isn't a constant integer
<unknown>:
 (function: 
Print module to stderr
print-module
Print Module IR
Print function to stderr
print-function
Print Function IR
Print BB to stderr
print-bb
Print BasicBlock IR
marker for objc_retainAutoreleaseReturnValue
<Invalid operator> 
indirectbr
invoke
resume
unreachable
catchswitch
lshr
ashr
alloca
getelementptr
fence
cmpxchg
atomicrmw
fptoui
fptosi
uitofp
sitofp
fptrunc
fpext
ptrtoint
inttoptr
cleanuppad
catchpad
icmp
fcmp
call
va_arg
extractelement
insertelement
shufflevector
extractvalue
insertvalue
landingpad
select condition must be i1 or <n x i1>
vector select condition element type must be i1
vector select requires selected vectors to have the same vector length as select condition
selected values for vector select must be vectors
both values to select must have same type
select values cannot have token type
mallocsize
malloccall
free
tbaa
prof
fpmath
range
tbaa.struct
invariant.load
alias.scope
noalias
nontemporal
nonnull
dereferenceable
dereferenceable_or_null
make.implicit
unpredictable
invariant.group
section_prefix
absolute_symbol
associated
callees
irr_loop
gc-transition
singlethread
warning
remark
Pass Arguments: 
Pass '
' is not initialized.
Verify if there is a pass dependency cycle.
Required Passes:
Error: Required pass not found! Possible causes:
- Pass misconfiguration (e.g.: missing macros)
- Corruption of the global PassRegistry
*** IR Dump Before 
 ***
*** IR Dump After 
Releasing pass '
Running pass '
 on module '
basic block
size-info
 -*- '
' is the last user of following pass instances.
 Free these instances
 -- '
' is not preserving '
Used
 Analyses:
 Uninitialized Pass
Preserved
IRSizeChange
Pass
: IR instruction count changed from 
IRInstrsBefore
IRInstrsAfter
; Delta: 
DeltaInstrCount
Required
Executing Pass '
Made Modification '
 Freeing Pass '
' on BasicBlock '
'...
' on Function '
' on Module '
' on Region '
' on Loop '
' on Call Graph Nodes '
FunctionPass Manager
Function Pass Manager
disable debug output
print pass arguments to pass to 'opt'
Structure
print pass structure before run()
Executions
print pass name before it is executed
Details
print pass details when it is executed
debug-pass
Print PassManager debugging information
Print IR before specified passes
print-before
Print IR after specified passes
print-after
Print IR before each pass
print-before-all
Print IR after each pass
print-after-all
When printing IR for print-[before|after]{-all} always print a module IR
print-module-scope
function names
Only print IR for functions whose name match this for all print-[before|after][-all] options
filter-print-funcs
Time each pass, printing elapsed time for each on exit
time-passes
pass
... Pass execution timing report ...
Error reading bitcode file: 
ModulePass Manager
Module Pass Manager
BasicBlock Pass Manager
BasicBlockPass Manager
function_section_prefix
loop_header_weight
__unnamed_
 -export:
 /EXPORT:
,DATA
,data
 /INCLUDE:
NumRegisterParameters
Dwarf Version
CodeView
PIC Level
PIE Level
ProfileSummary
RtLibUseGOT
SDK Version
Target Variant SDK Version
 node
External
 (has loop)
digraph Summary {
  // Cross-module edges:
  // Module: 
  subgraph cluster_
    style = filled;
    color = lightgrey;
    label = "
    node [style=filled,fillcolor=lightblue];
    // Edges:
shape
record
style
dotted,filled
Mrecord
variable
inst: 
, ffl: 
fillcolor
dead
yellow
not eligible to import
 [label="
"]; // defined externally
 [style=dotted]; // alias
 [style=dashed]; // ref
 // call (hotness : Unknown)
 [color=blue]; // call (hotness : Cold)
 // call (hotness : None)
 [color=brown]; // call (hotness : Hot)
 [style=bold,color=red]; // call (hotness : Critical)
extern
av_ext
linkonce
linkonce_odr
weak
weak_odr
appending
internal
extern_weak
 // 
SCC (
<<null function>>
NOT 
BISECT: 
running pass 
loop
region
basic block (
) in function (
function (
module (
Maximum optimization to perform
opt-bisect-limit
Pass::print not implemented for pass: '
Unnamed pass: implement Pass::getPassName()
Two passes with the same argument (-
) attempted to be registered!
Starting 
llvm::StringRef llvm::getTypeName() [DesiredTypeName = llvm::Module]
 pass manager run.
Finished 
Invalidating all non-preserved analyses for: 
Invalidating analysis: 
llvm::StringRef llvm::getTypeName() [DesiredTypeName = llvm::Function]
Clearing all analysis results for: 
Running analysis: 
safepoint-ir-verifier-print-only
Verifying gc pointers in function: 
No illegal uses found by SafepointIRVerifier in: 
Illegal use of unrelocated value found!
Def: 
Use: 
Safepoint IR Verifier
verify-safepoint-ir
safepoint verifier
InstrProf
SampleProfile
DetailedSummary
ProfileFormat
MaxCount
MaxInternalCount
MaxFunctionCount
NumCounts
NumFunctions
statepoint-id
statepoint-num-patch-bytes
Maximum size for the name of non-global values.
non-global-value-max-name-size
Basic Block in function '
' does not have terminator!
Function context does not match Module context!
Functions may not have common linkage
# formal arguments must match # of arguments for function type!
Functions cannot return aggregate values!
Invalid struct return type!
Attribute after last parameter!
Attribute 'builtin' can only be applied to a callsite.
Calling convention requires void return type
Calling convention does not allow sret
Calling convention does not support varargs or perfect forwarding!
Argument value does not match function argument type!
Function arguments must have first-class types!
Function takes metadata but isn't an intrinsic
Function takes token but isn't an intrinsic
Functions returns a token but isn't an intrinsic
!prof annotations should have no less than 2 operands
first operand should not be null
expected string with name of the !prof annotation
function_entry_count
synthetic_function_entry_count
first operand should be 'function_entry_count' or 'synthetic_function_entry_count'
second operand should not be null
expected integer argument to function_entry_count
Referencing personality function in another module!
unmaterialized function cannot have metadata
function declaration may not have a !dbg attachment
function declaration may not have a !prof attachment
Function declaration shouldn't have a personality routine
llvm intrinsics cannot be defined!
Entry block to function must not have predecessors!
blockaddress may not be used with the entry block!
function must have a single !dbg attachment
function !dbg attachment must be a subprogram
DISubprogram attached to more than one function
function must have a single !prof attachment
Invalid user of intrinsic instruction!
!dbg attachment points at wrong subprogram for function
Basic Block does not have terminator!
PHI nodes must have at least one entry.  If the block is dead, the PHI should be removed!
PHINode should have one entry for each predecessor of its parent basic block!
PHI node has multiple entries for the same basic block with different incoming values!
PHI node entries do not match predecessors!
Instruction has bogus parent pointer!
Operand is null
EH pads can't handle each other's exceptions
Found return instr that returns non-void in Function of void return type!
Function return type does not match operand type of return inst!
Branch condition is not 'i1' type!
Switch constants must all be same type as switch value!
Duplicate integer as switch case
Indirectbr operand must have pointer type!
Indirectbr destinations must all have pointer type!
The unwind destination does not have an exception handling instruction!
ResumeInst needs to be in a function with a personality.
The resume instruction should have a consistent result type inside a function.
CleanupReturnInst needs to be provided a CleanupPad
CleanupReturnInst must unwind to an EH block which is not a landingpad.
CatchReturnInst needs to be provided a CatchPad
CatchSwitchInst needs to be in a function with a personality.
CatchSwitchInst not the first non-PHI instruction in the block.
CatchSwitchInst has an invalid parent.
CatchSwitchInst must unwind to an EH block which is not a landingpad.
CatchSwitchInst cannot have empty handler list
CatchSwitchInst handlers must be catchpads
Allocation instruction pointer not in the stack address space!
Cannot allocate unsized type
Alloca array size must have integer type
huge alignment values are unsupported
Load operand must be a pointer.
loading unsized types is not allowed
Load cannot have Release ordering
Atomic load must specify explicit alignment
atomic load operand must have integer, pointer, or floating point type!
Non-atomic load cannot have SynchronizationScope specified
Store operand must be a pointer.
Stored value type does not match pointer operand type!
storing unsized types is not allowed
Store cannot have Acquire ordering
Atomic store must specify explicit alignment
atomic store operand must have integer, pointer, or floating point type!
Non-atomic store cannot have SynchronizationScope specified
GEP base pointer is not a vector or a vector of pointers
GEP into unsized type!
GEP indexes must be integers
Invalid indices for GEP pointer type!
GEP is not of right type for indices!
Vector GEP result width doesn't match operand's
Invalid GEP index vector width
All GEP indices should be of integer type
fence instructions may only have acquire, release, acq_rel, or seq_cst ordering.
cmpxchg instructions must be atomic.
cmpxchg instructions cannot be unordered.
cmpxchg instructions failure argument shall be no stronger than the success argument
cmpxchg failure ordering cannot include release semantics
First cmpxchg operand must be a pointer.
cmpxchg operand must have integer or pointer type
Expected value type does not match pointer operand type!
atomicrmw instructions must be atomic.
atomicrmw instructions cannot be unordered.
First atomicrmw operand must be a pointer.
atomicrmw operand must have integer type!
Argument value type does not match pointer operand type!
Invalid binary operation!
Trunc only operates on integer
Trunc only produces integer
trunc source and destination must both be a vector or neither
DestTy too big for Trunc
ZExt only operates on integer
ZExt only produces an integer
zext source and destination must both be a vector or neither
Type too small for ZExt
SExt only operates on integer
SExt only produces an integer
sext source and destination must both be a vector or neither
Type too small for SExt
FPToUI source and dest must both be vector or scalar
FPToUI source must be FP or FP vector
FPToUI result must be integer or integer vector
FPToUI source and dest vector length mismatch
FPToSI source and dest must both be vector or scalar
FPToSI source must be FP or FP vector
FPToSI result must be integer or integer vector
FPToSI source and dest vector length mismatch
UIToFP source and dest must both be vector or scalar
UIToFP source must be integer or integer vector
UIToFP result must be FP or FP vector
UIToFP source and dest vector length mismatch
SIToFP source and dest must both be vector or scalar
SIToFP source must be integer or integer vector
SIToFP result must be FP or FP vector
SIToFP source and dest vector length mismatch
FPTrunc only operates on FP
FPTrunc only produces an FP
fptrunc source and destination must both be a vector or neither
DestTy too big for FPTrunc
FPExt only operates on FP
FPExt only produces an FP
fpext source and destination must both be a vector or neither
DestTy too small for FPExt
PtrToInt source must be pointer
ptrtoint not supported for non-integral pointers
PtrToInt result must be integral
PtrToInt type mismatch
PtrToInt Vector width mismatch
IntToPtr source must be an integral
IntToPtr result must be a pointer
inttoptr not supported for non-integral pointers
IntToPtr type mismatch
IntToPtr Vector width mismatch
Invalid bitcast
AddrSpaceCast source must be a pointer
AddrSpaceCast result must be a pointer
AddrSpaceCast must be between different address spaces
AddrSpaceCast vector pointer number of elements mismatch
CleanupPadInst needs to be in a function with a personality.
CleanupPadInst not the first non-PHI instruction in the block.
CleanupPadInst has an invalid parent.
CatchPadInst needs to be in a function with a personality.
CatchPadInst needs to be directly nested in a CatchSwitchInst.
CatchPadInst not the first non-PHI instruction in the block.
Both operands to ICmp instruction are not of the same type!
Invalid operand types for ICmp instruction
Invalid predicate in ICmp instruction!
Both operands to FCmp instruction are not of the same type!
Invalid operand types for FCmp instruction
Invalid predicate in FCmp instruction!
PHI nodes not grouped at top of basic block!
PHI nodes cannot have token type!
PHI node operands are not the same type as the result!
Invalid operands for select instruction!
Select values must have same type as select instruction!
User-defined operators should not live outside of a pass!
Invalid extractelement operands!
Invalid insertelement operands!
Invalid shufflevector operands!
Invalid ExtractValueInst operands!
Invalid InsertValueInst operands!
LandingPadInst needs at least one clause or to be a cleanup.
The landingpad instruction should have a consistent result type inside a function.
LandingPadInst needs to be in a function with a personality.
LandingPadInst not the first non-PHI instruction in the block.
Catch operand does not have pointer type!
Clause is neither catch nor filter!
Filter operand is not an array of constants!
cannot use musttail call with inline asm
cannot guarantee tail call due to mismatched parameter counts
cannot guarantee tail call due to mismatched parameter types
cannot guarantee tail call due to mismatched varargs
cannot guarantee tail call due to mismatched return types
cannot guarantee tail call due to mismatched calling conv
cannot guarantee tail call due to mismatched ABI impacting function attributes
bitcast following musttail call must use the call
musttail call must precede a ret with an optional bitcast
musttail call result must be returned
FuncletPadInst must not be nested within itself
Bogus funclet pad use
Unwind edges out of a funclet pad must have the same unwind dest
Unwind edges out of a catch must have the same unwind dest as the parent catchswitch
atomic memory access' size must be byte-sized
atomic memory access' operand must have a power-of-two size
Instruction not embedded in basic block!
Only PHI nodes may reference their own value!
Instruction has a name, but provides a void value!
Instruction returns a non-scalar type!
Invalid use of metadata!
Instruction referencing instruction not embedded in a basic block!
Use of instruction is not an instruction!
Instruction has null operand!
Instruction operands must be first-class values!
Cannot take the address of an intrinsic!
Cannot invoke an intrinsic other than donothing, patchpoint, statepoint, coro_resume or coro_destroy
Referencing function in another module!
Referring to a basic block in another function!
Referring to an argument in another function!
Referencing global in another module!
Instruction does not dominate all uses!
Cannot take the address of an inline asm!
fpmath requires a floating point result!
fpmath takes one operand!
fpmath accuracy must have float type
fpmath accuracy not a positive number!
invalid fpmath accuracy!
Ranges are only for loads, calls and invokes!
Unfinished range!
It should have at least one range!
The lower limit must be an integer!
The upper limit must be an integer!
Range types must match instruction type!
Range must not be empty!
Intervals are overlapping
Intervals are not in order
Intervals are contiguous
nonnull applies only to pointer types
nonnull applies only to load instructions, use attributes for calls or invokes
align applies only to pointer types
align applies only to load instructions, use attributes for calls or invokes
align takes one operand!
align metadata value must be an i64!
align metadata value must be a power of 2!
alignment is larger that implementation defined limit
invalid !dbg metadata attachment
fragment is larger than or outside of variable
fragment covers entire variable
This instruction shall not have a TBAA access tag!
Old-style TBAA is no longer allowed, use struct-path TBAA instead
Access tag metadata must have either 4 or 5 operands
Struct tag metadata must have either 3 or 4 operands
Access size field must be a constant
Immutability tag on struct tag metadata must be a constant
Immutability part of the struct tag metadata must be either 0 or 1
Malformed struct tag metadata: base and access-type should be non-null and point to Metadata nodes
Access type node must be a valid scalar type
Offset must be constant integer
Cycle detected in struct path
Offset not zero at the point of scalar access
Access bit-width not the same as description bit-width
Did not see access type in access path!
Could not find TBAA parent in struct type node
Base nodes must have at least two operands
Access tag nodes must have the number of operands that is a multiple of 3!
Struct tag nodes must have an odd number of operands!
Type size nodes must be constants!
Struct tag nodes have a string as their first operand
Incorrect field entry in struct type node!
Offset entries must be constants!
Bitwidth between the offsets and struct type entries must match
Offsets must be increasing!
Member size entries must be constants!
dereferenceable, dereferenceable_or_null apply only to pointer types
dereferenceable, dereferenceable_or_null apply only to load instructions, use attributes for calls or invokes
dereferenceable, dereferenceable_or_null take one operand!
dereferenceable, dereferenceable_or_null metadata value must be an i64!
; ModuleID = '
Both operands to a binary operator are not of the same type!
Integer arithmetic operators only work with integral types!
Integer arithmetic operators must have same type for operands and result!
Floating-point arithmetic operators only work with floating-point types!
Floating-point arithmetic operators must have same type for operands and result!
Logical operators only work with integral types!
Logical operators must have same type for operands and result!
Shifts only work with integral types!
Shift return type must be same as operands!
EH pad cannot be in entry block.
Block containing LandingPadInst must be jumped to only by the unwind edge of an invoke.
Block containg CatchPadInst must be jumped to only by its catchswitch.
Catchswitch cannot unwind to one of its catchpads
EH pad must be jumped to via an unwind edge
A cleanupret must exit its cleanup
EH pad cannot handle exceptions raised within it
A single unwind edge may only enter one EH pad
EH pad jumps through a cycle of pads
Called function must be a pointer!
Called function is not pointer to function type!
Called function is not the same type as the call!
Called function requires more parameters than were provided!
Incorrect number of arguments passed to called function!
Call parameter type does not match function signature!
speculatable attribute may not apply to call sites
inalloca argument for call has mismatched alloca
swifterror argument for call has mismatched alloca
swifterror argument should come from an alloca or parameter
swifterror argument for call has mismatched parameter
More than one parameter has attribute nest!
More than one parameter has attribute returned!
Incompatible argument and return types for 'returned' attribute
Attribute 'sret' cannot be used for vararg call arguments!
inalloca isn't on the last argument!
Function has metadata parameter but isn't an intrinsic
Function has token parameter but isn't an intrinsic
Return type cannot be token for indirect call!
Multiple deopt operand bundles
Multiple gc-transition operand bundles
Multiple funclet operand bundles
Expected exactly one funclet bundle operand
Funclet bundle operands should correspond to a FuncletPadInst
Multiple ptrauth operand bundles
Expected exactly two ptrauth bundle operand
Ptrauth bundle key operand must be an i32 constant
Ptrauth bundle discriminator operand must be an i64
inlinable function call in a function with debug info must have a !dbg location
Intrinsic functions should never be defined!
Intrinsic has incorrect return type!
Intrinsic has incorrect argument type!
Intrinsic was not defined with variable arguments!
Callsite was not defined with variable arguments!
Intrinsic has too few arguments!
Intrinsic name not mangled correctly for type arguments! Should be: 
info argument of llvm.coro.begin must refer to an initialized constant
info argument of llvm.coro.begin must refer to either a struct or an array
is_zero_undef argument of bit counting intrinsics must be a constant int
invalid arguments for constrained FP intrinsic
invalid exception behavior argument
invalid rounding mode argument
invalid llvm.dbg.declare intrinsic call 1
declare
addr
label
invalid llvm.dbg.
 intrinsic variable
llvm.dbg.
 intrinsic requires a !dbg attachment
mismatched subprogram between llvm.dbg.
 label and !dbg attachment
alignment of arg 0 of memory intrinsic must be 0 or a power of 2
alignment of arg 1 of memory intrinsic must be 0 or a power of 2
isvolatile argument of memory intrinsics must be a constant int
element size of the element-wise unordered atomic memory intrinsic must be a constant int
element size of the element-wise atomic memory intrinsic must be a power of 2
constant length must be a multiple of the element size in the element-wise atomic memory intrinsic
incorrect alignment of the destination argument
incorrect alignment of the source argument
llvm.gcroot parameter #1 must be an alloca.
llvm.gcroot parameter #2 must be a constant.
llvm.gcroot parameter #1 must either be a pointer alloca, or argument #2 must be a non-null constant.
Enclosing function does not use GC.
llvm.init_trampoline parameter #2 must resolve to a function.
invalid arguments to llvm.prefetch
llvm.stackprotector parameter #2 must resolve to an alloca.
size argument of memory use markers must be a constant integer
llvm.invariant.end parameter #2 must be a constant integer
llvm.localescape used outside of entry block
multiple calls to llvm.localescape in one function
llvm.localescape only accepts static allocas
llvm.localrecover first argument must be function defined in this module
idx argument of llvm.localrecover must be a constant int
gc.statepoint support for inline assembly unimplemented
gc.statepoint must read and write all memory to preserve reordering restrictions required by safepoint semantics
gc.statepoint ID must be a constant integer
gc.statepoint number of patchable bytes must be a constant integer
gc.statepoint number of patchable bytes must be positive
gc.statepoint callee must be of function pointer type
gc.statepoint number of arguments to underlying call must be constant integer
gc.statepoint number of arguments to underlying call must be positive
gc.statepoint mismatch in number of vararg call args
gc.statepoint doesn't support wrapping non-void vararg functions yet
gc.statepoint mismatch in number of call args
gc.statepoint flags must be constant integer
unknown flag used in gc.statepoint flags argument
gc.statepoint call argument does not match wrapped function type
gc.statepoint number of transition arguments must be constant integer
gc.statepoint number of transition arguments must be positive
gc.statepoint number of deoptimization arguments must be constant integer
gc.statepoint number of deoptimization arguments must be positive
gc.statepoint too few arguments according to length fields
illegal use of statepoint token
gc.result or gc.relocate are the only value uses of a gc.statepoint
gc.result connected to wrong gc.statepoint
gc.relocate connected to wrong gc.statepoint
gc.result operand #1 must be from a statepoint
gc.result result type does not match wrapped callee
wrong number of arguments
gc.relocate must return a pointer or a vector of pointers
safepoints should have unique landingpads
safepoint block should be well formed
gc relocate should be linked to a statepoint
gc relocate is incorrectly tied to the statepoint
gc.relocate operand #2 must be integer offset
gc.relocate operand #3 must be integer offset
gc.relocate: statepoint base index out of bounds
gc.relocate: statepoint derived index out of bounds
gc.statepoint: insufficient arguments
gc.statement: number of call arguments must be constant integer
gc.statepoint: mismatch in number of call arguments
gc.statepoint: number of transition arguments must be a constant integer
gc.statepoint: number of deoptimization arguments must be a constant integer
gc.relocate: statepoint base index doesn't fall within the 'gc parameters' section of the statepoint call
gc.relocate: statepoint derived index doesn't fall within the 'gc parameters' section of the statepoint call
gc.relocate: relocated value must be a gc pointer
gc.relocate: vector relocates to vector and pointer to pointer
gc.relocate: relocating a pointer shouldn't change its address space
eh.exceptionpointer argument must be a catchpad
masked_load: must return a vector
masked_load: mask must be vector
masked_load: return must match pointer type
masked_load: pass through and data type must match
masked_load: vector mask must be same length as data
masked_store: mask must be vector
masked_store: storee must match pointer type
masked_store: vector mask must be same length as data
experimental_guard cannot be invoked
experimental_guard must have exactly one "deopt" operand bundle
experimental_deoptimize cannot be invoked
experimental_deoptimize must have exactly one "deopt" operand bundle
experimental_deoptimize return type must match caller return type
calls to experimental_deoptimize must be followed by a return
calls to experimental_deoptimize must be followed by a return of the value computed by experimental_deoptimize
ptrauth key must be a constant integer
 intrinsic address/value
 intrinsic expression
 variable and !dbg attachment
invalid type ref
BlockByRef variable without complex expression
conflicting debug info for argument
Expected valid value
Unexpected metadata round-trip through values
function-local metadata used outside a function
function-local metadata not in basic block
function-local metadata used in wrong function
Attributes 'byval', 'inalloca', 'inreg', 'nest', and 'sret' are incompatible!
Attributes 'inalloca and readonly' are incompatible!
Attributes 'sret and returned' are incompatible!
Attributes 'zeroext and signext' are incompatible!
Attributes 'readnone and readonly' are incompatible!
Attributes 'readnone and writeonly' are incompatible!
Attributes 'readonly and writeonly' are incompatible!
Attributes 'noinline and alwaysinline' are incompatible!
Attribute 'byval' type does not match parameter!
Wrong types for attribute: 
Attributes 'byval' and 'inalloca' do not support unsized types!
Attribute 'swifterror' only applies to parameters with pointer to pointer type!
Attribute 'byval' only applies to parameters with pointer type!
Attribute 'swifterror' only applies to parameters with pointer type!
Attribute '
' only applies to functions!
' does not apply to functions!
Terminator found in the middle of a basic block!
location requires a valid scope
inlined-at should be a location
scope points into the type hierarchy
invalid tag
Count must either be a signed constant or a DIVariable
invalid subrange count
invalid pointer to member type
invalid scope
invalid base type
DWARF address space only applies to pointer or reference types
invalid composite elements
invalid vtable holder
invalid reference flags
invalid vector, expected one element of type subrange
class/union requires a filename
discriminator can only appear on variant part
invalid subroutine type ref
invalid checksum kind
invalid checksum length
invalid checksum
compile units must be distinct
invalid file
invalid filename
invalid emission kind
invalid enum list
invalid enum type
invalid retained type list
invalid retained type
invalid global variable list
invalid global variable ref
invalid imported entity list
invalid imported entity ref
invalid macro list
invalid macro ref
line specified with no file
invalid subroutine type
invalid containing type
invalid subprogram declaration
invalid retained nodes list
invalid retained nodes, expected DILocalVariable or DILabel
subprogram definitions must be distinct
subprogram definitions must have a compile unit
invalid unit type
subprogram declarations must not have a compile unit
invalid thrown types list
invalid thrown type
DIFlagAllCallsDescribed must be attached to a definition
cannot have column info without line info
invalid scope ref
anonymous module
local variable requires a valid scope
label requires a valid scope
invalid scope for imported entity
invalid imported entity
invalid macinfo type
anonymous macro
Invalid operand for global metadata!
Expected no forward declarations!
All nodes should be resolved!
missing global variable name
missing global variable type
invalid static data member declaration
invalid local scope
invalid template params
invalid template parameter
missing variable
invalid expression
swifterror value can only be loaded and stored from, or as a swifterror argument!
swifterror value should be the second operand when used by stores
swifterror value when used in a callsite should be marked with swifterror attribute
Attributes 'byval', 'inalloca', 'nest', 'sret', 'nocapture', 'returned', 'swiftself', and 'swifterror' do not apply to return values!
' does not apply to function returns
Cannot have multiple 'sret' parameters!
Attribute 'sret' is not on first or second parameter!
Cannot have multiple 'swiftself' parameters!
Cannot have multiple 'swifterror' parameters!
inalloca isn't on the last parameter!
Attributes 'readnone and inaccessiblemem_or_argmemonly' are incompatible!
Attributes 'readnone and inaccessiblememonly' are incompatible!
Attribute 'optnone' requires 'noinline'!
Attributes 'optsize and optnone' are incompatible!
Attributes 'minsize and optnone' are incompatible!
Attribute 'jumptable' requires 'unnamed_addr'
element size
'allocsize' 
 argument is out of bounds
 argument must refer to an integer parameter
number of elements
Global is external, but doesn't have external or weak linkage!
Only global variables can have appending linkage!
Only global arrays can have appending linkage!
Declaration may not be in a Comdat!
GlobalValue with DLLImport Storage is dso_local!
Global is marked as dllimport, but not external
GlobalValue with private or internal linkage must be dso_local!
GlobalValue with non default visibility must be dso_local!
Global is referenced by parentless instruction!
Global is referenced in a different module!
Global is used by function in a different module
all indices passed to llvm.localrecover must be less than the number of arguments passed ot llvm.localescape in the parent function
Global variable initializer type does not match global variable type!
'common' global must have a zero initializer!
'common' global may not be marked constant!
'common' global may not be in a Comdat!
invalid linkage for intrinsic global variable
wrong type for intrinsic global variable
wrong initalizer for intrinsic global variable
invalid llvm.used member
members of llvm.used must be named
invalid llvm.ptrauth global: 
!dbg attachment of global variable must be a DIGlobalVariableExpression
Alias should have private, internal, linkonce, weak, linkonce_odr, weak_odr, or external linkage!
Aliasee cannot be NULL!
Alias and aliasee types should match!
Aliasee should be either GlobalValue or ConstantExpr
unrecognized named metadata node in the llvm.dbg namespace
invalid compile unit
incorrect number of operands in module flag
invalid behavior operand in module flag (expected constant integer)
invalid behavior operand in module flag (unexpected constant)
invalid ID operand in module flag (expected metadata string)
invalid value for 'max' module flag (expected constant integer)
invalid value for 'require' module flag (expected metadata pair)
invalid value for 'require' module flag (first value operand should be a string)
invalid value for 'append'-type module flag (expected a metadata node)
module flag identifiers must be unique (or of 'require' type)
wchar_size
wchar_size metadata requires constant integer argument
Linker Options
'Linker Options' named metadata no longer supported
expected a MDNode triple
expected a Function or null
expected an integer constant
invalid requirement on flag, flag is not present in module
invalid requirement on flag, flag does not have the required value
incorrect number of operands in llvm.ident metadata
invalid value for llvm.ident metadata entry operand(the operand should be a string)
incorrect number of operands in llvm.commandline metadata
invalid value for llvm.commandline metadata entry operand(the operand should be a string)
DICompileUnit not listed in llvm.dbg.cu
All llvm.experimental.deoptimize declarations must have the same calling convention
comdat global value has private linkage
Alias must point to a definition
Aliases cannot form a cycle
Alias cannot point to an interposable alias
Module Verifier
verify
Broken function found, compilation aborted!
Broken module found, compilation aborted!
No coverage data found
Unsupported coverage format version
Truncated coverage data
Malformed coverage data
llvm.coveragemap
Analysis containing CSE Info
cseinfo
gisel-irtranslator
unable to translate in big endian mode
unable to lower arguments due to swiftself: 
unable to lower arguments: 
unable to translate instruction: 
Opcode
unable to translate memop: 
unable to translate constant: 
IRTranslator
Should enable CSE in irtranslator
enable-cse-in-irtranslator
IRTranslator LLVM IR -> MI
irtranslator
cannot select
VReg has no regclass after selection
VReg's low-level type and register class have different sizes
InstructionSelect
Select target instructions out of generic instructions
instruction-select
legalizer
unable to legalize instruction
GISelFailure
inserting blocks is not supported yet
LostDebugLoc
lost 
NumLostDebugLocs
 debug locations during pass
Legalizer
Should enable CSE in Legalizer
enable-cse-in-legalizer
Legalize the Machine IR a function's Machine IR
Don't verify that MIR is fully legal between GlobalISel passes
disable-gisel-legality-check
Localizer
Move/duplicate certain instructions close to their use
localizer
gisel-regbankselect
unable to map instruction
RegBankSelect
Mode of the RegBankSelect pass
regbankselect-fast
Run the Fast mode (default mapping)
regbankselect-greedy
Use the Greedy mode (best local mapping)
impossible
saturated
Assign register bank of generic virtual registers
regbankselect
(ID:
, Size:
isValid:
Number of Covered register classes: 
Covered register classes:
ID: 
 Cost: 
 Mapping: 
{ Idx: 
 Map: 
#BreakDown: 
], RegBank = 
Mapping for 
with 
Populated indices (CellNumber, IndexInNewVRegs): 
Operand Mapping: 
already reported
denied
denied by sandbox
too frequent
quota exceeded
disabled
gisel-legalize
gisel-select
GISelFailure: 
agx.interface
AGX pseudo wait placement pass
CFG Lowering
gpu-cfg-lower
GPU Control Flow Lowering
GPU Conditional Flattener
gpu-cond-flatten
GPU conditional flattener
bool
ubyte
short
ushort
long
ulong
float
double
escape code must be followed by 
 hex digits
floating point constant can't start with "."
illegal character in string constant
unknown escape code in string constant
a documentation comment should be on a line on its own
table
struct
enum
union
namespace
root_type
include
attribute
file_identifier
file_extension
code: 
illegal character: 
expecting: 
 instead got: 
end of file
string constant
integer constant
float constant
identifier
nested vector types not supported (wrap in table first).
vector of union types not supported (wrap in table first).
illegal type syntax
field already exists: 
structs_ may contain only scalar or struct fields
_type
default values currently only supported for scalars
bit_flags
enum 
 does not have a declaration for this field's default of 
can't deprecate fields in a struct
required
only non-scalar fields in tables may be 'required'
nested_flatbuffer
nested_flatbuffer attribute must be a string (the root type)
nested_flatbuffer attribute may only apply to a vector of ubyte
user define attributes must be declared before use: 
cannot parse value starting with: 
type mismatch: expecting: 
, found: 
unknown enum value: 
, for enum: 
not a valid value for this field: 
enum values need to be qualified by an enum type
unknown enum: 
missing type field before this union value: 
illegal type id for: 
unknown field: 
struct field appearing out of order: 
field set more than once: 
incomplete struct initialization: 
constant does not fit in a 
-bit field
enum already exists: 
must specify the underlying integer type for this enum (e.g. ': short', which was the default).
underlying enum type must be integral
NONE
enum value already exists: 
enum values must be specified in ascending order
bit flag out of range of underlying integral type
datatype already exists: 
original_order
force_align
force_align must be a power of two integer ranging from thestruct's natural alignment to 256
either all fields or no fields must have an 'id' attribute
field id's must be consecutive from 0, id 
 missing or set twice
_length
Field 
 would clash with generated functions for field 
package
message
optional
repeated
expecting optional/required/repeated, got: 
'default' expected
option
don't know how to parse .proto declaration starting with 
int32
int64
uint32
uint64
sint32
sint64
fixed32
fixed64
sfixed32
sfixed64
bytes
unable to load include file: 
no root type set to parse json with
cannot have more than one json object in a file
unknown root type: 
root type must be a table
file_identifier must be exactly 
 characters
includes must come before declarations
type referenced but not defined: 
only tables can be union elements: 
Invalid sample LOD operand for architecture
GPU Iterate Combiner
gpu-itr-combine
GPU Specific Iterate Combine
Disable the GPUSampleSink pass.
disable-gpu-sample-sink
disable-gpu-sample-sink-unspill-budgeting
GPU Sample Sink
gpu-sample-sink
GPU sample sinking pass
GPU Wait Placement
gpu-wait-placement
GPU wait placement pass
"Instrs":
RateScaledInstructions
NumFullRateInstructions
NumHalfRateInstructions
NumQuarterRateInstructions
NumSixthRateInstructions
NumEighthRateInstructions
RegsAllocated
SampleInstrs
GlobalLdInstrs
GlobalStInstrs
StackLdInstrs
StackStInstrs
BrInstrs
VertexInRegs
RegsUsed
NonG15Instructions
, "DataInstrs":
, "ControlInstrs":
, "MoveInstrs":
, "ImmInstrs":
, "ALUInstrs":
, "Int16Instrs":
, "Int32Instrs":
, "FP16Instrs":
, "FP32Instrs":
, "LocalLdInstrs":
, "LocalStInstrs":
, "ComplexInstrs":
, "AtomicInstrs":
, "UniformMoveInstrs":
, "UniformLdInstrs":
, "UniformMoveSz":
, "UniformLdSz":
, "LatencyHidingInstrs":
, "TotalStallCycles":
, "ImmStallCycles":
, "F16StallCycles":
, "F32StallCycles":
, "ComplexStallCycles":
, "MathCycles":
, "MathClauses":
, "ShortClauseInefficiency":
, "AfterPixwaitInstrs":
, "UnpairedMoveInstrs":
, "RegWrbacks":
, "MoveInstrWrbacks":
, "RegsFwded":
, "WDFInstrs":
, "IterateInstrs":
, "ForwardedIterates":
, "LoadCoefInstrs":
, "CoeffRegs":
, "UniformRegs":
, "TextureRegs":
, "SamplerRegs":
, "CProgInstrs":
, "ImgStateBdgSz":
, "SmpStateBdgSz":
, "StackSz":
, "ThreadInvStackSz":
, "ControlDataSwitches":
Print detailed performance statistic diagnostics
print-detailed-perf-diags
Print human-readable operand annotations.
print-operand-anotations
Print raw integer FP immediates (useful for roundtripping).
print-raw-float-imms
Print human-readable FP immediates.
print-human-float-imms
Print additional comment statistics like ALU Live Regs.
print-comment-stats
Control if a branch label gets printed for diff purposes.
print-branch-labels
Print registers canonically.
print-canonical-regs
Default subtarget for testing purposes with `opt`
agx-expand-builtins-default-device
AGX Expand Builtins
agx-expand-builtins
temporary inlining workarounds
inline-prep-hack
air.visible
add alwaysinline
addalwaysinline
Performance-critical inlining decisions
agx-must-inline
Set the default value for the IsG12 function
atomicoptimize-isg12-default
Output file where the biggest shader id seen so far is written
bisect-helper-shader-maxid-file
shaderid1[,...]
List of shader IDs to run the bisect pass on. When unset will run on all shaders
bisect-helper-shaderids-filter
Decide whether or not the bisecting pass should run on modules without shader ids
bisect-helper-run-on-unknown-ids
basefilename
Base filename where the list of basic blocks will be written. This creates several files named <basefilename><#ShaderID>. The file format is "FuncName:BBName[;BBName...]"
bisect-helper-bbs-file
Set this option to make sure all basic blocks have a name. For optimized builds, this is not uncommon to have blocks missing names, since a lot of thing that this pass does rely on blocks having names, this option is here to fix the name of these blocks.
bisect-helper-ensure-bb-names
Base filename for the files that list the basic blocks that need to be extracted. This reads several files named <basefilename><#ShaderID>. The file format is "FuncName:BBName[;BBName...]"
bisect-helper-run-extract-block
Base filename where the list of functions will be written. This creates several files named <basefilename><#ShaderID>. The file format is "FuncName"
bisect-helper-funcs-file
Base filename for the files that list the functions that need to be tagged with 'no-gisel'. This reads several files named <basefilename><#ShaderID>. The file format is "FuncName"
bisect-helper-set-funcs-attrs
Base filename for the files tha list the basic blocks to be split. This reads several files named <basefilename><#ShaderID>. The file format is "FuncName BBName"
bisect-helper-split-bbs-file
Base filename for the files that will contain the list of basic blocks created/considered by splitting ( "-bisect-helper-split-bbs-out-file"). This writes several files named <basefilename><#ShaderID>. The file format is "FuncName BBName"
bisect-helper-split-bbs-out-file
Split the each bb listed in "-bisect-helper-split-bbs-out-file" after that many instructions
bisect-helper-split-nb-insts
Disable trying to structure the CFG.
disable-cfg-structure
Perform full structurization of the CFG
precisecfg
Conservative local memory fence insertion
conservative-lm-fencing
conservativelmfencing
Conservative Local Memory Fencing
Extend memory references
extend-memory-references
Extend Memory References
Expand dynamic allocas
expand-allocas
Dynamic alloca expander
threshold
single-threshold
simple-switch-threshold
flatten-cutoff
Flatten control flow
gpu-flattencfg
switchcmp
Limit the fma-contraction pass
max-fma-contraction
Disable trying to fixup the CFG to nested form.
disable-cfg-nesting
Disable the alloca promoter step
disable-alloca-promoter
  Buffer info for 
    Intervals:
      [
size 
,    value:
nullptr (dynamic)
    Type: 
(nullptr)
    Size: 
(uninitialized)
GPU specific noalias metadata placement
gpu-noalias-metadata
samplesnoalias
Samples
Shrink load and store instructions
ls-shrinker
GPU Load and Store Shrinker
oop No-op Analysis Pass
loop-noop-analysis
Loop No-op Analysis Pass
Optimization to set range metadata whenever possible
lower-driver-params-set-range
Don't expand MemMove if the size is bigger than this number
memmove-expansion-threshold
Lower memory intrinsics
lower-mem-intrinsics
memcpy.split
memmove.done
memset.split
memset_loop
GPU Lower Memory Intrinsics
Unroll the loops to sample-rate
unroll-samplerate
Version 2 of the color loop
colorloop-v2
Version 2 of the color loop, unrolled
colorloop-v2-unroll
Always unroll the color loop
unroll-colorloop
Make the unroll heuristic always return false
multirate-unroll-force-no
PreHeader
Header
BodyBegin
BodyEnd
PreLatch
Latch
Exit
Apply loop deletion in constant-programs
cprog-loop-delete
Apply CFG hoisting in constant-programs
cprog-cfg-hoist
Apply GMem hoisting in constant-programs
cprog-gmem-hoist
Force max frontier size in constant-programs in 16-bit units
cprog-max-frontier
scalarize-cutoff
Max architectural width of LD/ST instructions
scalarize-maxldst-width
Scalarize
scalarize
tail call flag removal
tail-call-flag-removal
Enable deferred VS attribute shading pass
deferred-attribute-pass
Definitely do if redundant sample ratio is less than
tpp-smp-ratio
Transform if all else is inconclusive and redundant cost ratio is less than
tpp-cost-ratio
Transform if the latency of the shader is at least this amount
tpp-clique-overhead
agx.dma-list
trivial indirect call promotion
trivial-call-promotion
Optimize alloca instructions
optimize-allocas
GPU Optimize Allocas Pass
Inliner for always_inline functions
always-inline
Promote 'by reference' arguments to scalars
argpromotion
A No-Op Barrier Pass
barrier
A file containing list of basic blocks to extract
extract-blocks-file
Erase the existing functions
extract-blocks-erase-funcs
Extract basic blocks from module
extract-blocks
BlockExtractor couldn't load the file.
Missing bbs name
Invalid function name specified in the input file
Invalid block name specified in the input file
Invalid basic block
The maximum number of functions to track per lattice value
cvp-max-functions-per-value
<reg> 
<ret> 
<mem> 
FunctionSet
Untracked  
Undefined  
Overdefined
unknown lattice key
undefined
overdefined
untracked
unknown lattice value
Called Value Propagation
called-value-propagation
Merge Duplicate Global Constants
constmerge
cross-dso-cfi
__cfi_check
CallSiteTypeId
Addr
CFICheckFailData
fail
__cfi_check_fail
test
Dead Argument Elimination
deadargelim
newret
oldret
Dead Argument Hacking (BUGPOINT USE ONLY; DO NOT USE)
deadarghaX0r
Eliminate Available Externally Globals
elim-avail-extern
Add an attribute to a function. This should be a pair of 'function-name:attribute-name', for example -force-attribute=foo:noinline. This option can be specified multiple times.
force-attribute
alwaysinline
builtin
cold
convergent
inlinehint
jumptable
minsize
nobuiltin
noduplicate
noimplicitfloat
noinline
nonlazybind
noredzone
noreturn
nocf_check
norecurse
nounwind
optforfuzzing
optnone
optsize
readnone
readonly
argmemonly
returns_twice
safestack
shadowcallstack
sanitize_address
sanitize_hwaddress
sanitize_memory
sanitize_thread
sspreq
sspstrong
strictfp
uwtable
Force set function attributes
forceattrs
Try to propagate nonnull argument attributes from callsites to caller functions.
enable-nonnull-arg-prop
Stop inferring nounwind attribute during function-attrs pass
disable-nounwind-inference
Deduce function attributes
functionattrs
Deduce function attributes in RPO
rpo-functionattrs
Only import functions with less than N instructions
import-instr-limit
Only import first N functions if N>=0 (default -1)
import-cutoff
As we import functions, multiply the `import-instr-limit` threshold by this factor before processing newly imported functions
import-instr-evolution-factor
As we import functions called from hot callsite, multiply the `import-instr-limit` threshold by this factor before processing newly imported functions
import-hot-evolution-factor
Multiply the `import-instr-limit` threshold for hot callsites
import-hot-multiplier
Multiply the `import-instr-limit` threshold for critical callsites
import-critical-multiplier
Multiply the `import-instr-limit` threshold for cold callsites
import-cold-multiplier
Print imported functions
print-imports
Compute dead symbols
compute-dead
Enable import metadata like 'thinlto_src_module'
enable-import-metadata
The summary file to use for function importing.
summary-file
Import all external functions in index.
import-all-index
Interposable and available_externally symbol
: Import 
Function Import: link error
error: -function-import requires -summary-file
Error loading file '
Error renaming module
Error importing module: 
function-import
Abort
Summary Based Function Import
Function Importing
Dead Global Elimination
globaldce
llvm::StringRef llvm::getTypeName() [DesiredTypeName = llvm::InnerAnalysisManagerProxy<llvm::FunctionAnalysisManager, llvm::Module>]
DesiredTypeName = 
Enable stress test of coldcc by adding calling conv to all internal functions.
enable-coldcc-stress-test
Maximum block frequency, expressed as a percentage of caller's entry frequency, for a call site to be considered cold for enablingcoldcc
coldcc-rel-freq
newgv
notinit
isneg
malloc_cont
malloc_ret_null
isnull
free_it
next
Global Variable Optimizer
globalopt
Global splitter
globalsplit
hot-cold-static-analysis
Code size threshold for outlining within a single BB (as a multiple of TCC_Basic)
min-outlining-thresh
cold.
hotcoldsplit
HotColdSplit
Original
 split cold code into 
Split
Hot Cold Splitting
Interprocedural constant propagation
ipconstprop
Infer set function attributes
inferattrs
Function Integration/Inlining
inline
NoDefinition
 will not be inlined into 
 because its definition is unavailable
NotInlined
Inlined
 inlined into 
 with cost=always
 not inlined into 
IncreaseCostInOtherContexts
Not inlining. Cost of inlining 
 increases the cost of inlining 
 in other contexts
disable-inlined-alloca-merging
basic
basic statistics
verbose
printing of statistics for each inlined function
inliner-function-import-stats
Enable inliner stats for imported functions
A file containing list of symbol names to preserve
internalize-public-api-file
list
A list of symbol names to preserve
internalize-public-api-list
llvm.global.annotations
__stack_chk_guard
WARNING: Internalize couldn't load file '
'! Continuing as if it's empty.
Internalize Global Symbols
internalize
Extract loops into new functions
loop-extract
Extract at most one loop into a new function
loop-extract-single
Try to avoid reuse of byte array addresses using aliases
lowertypetests-avoid-reuse
lowertypetests-summary-action
lowertypetests-read-summary
lowertypetests-write-summary
 size 
 align 
 all-ones
Lower type metadata
lowertypetests
-lowertypetests-read-summary: 
-lowertypetests-write-summary: 
Second argument of llvm.type.test must be metadata
Second argument of llvm.type.test must be a metadata string
global_addr
size_m1
byte_array
bit_mask
inline_bits
unexpected call to llvm.icall.branch.funnel during import phase
Cross-DSO CFI
All operands of type metadata must have 2 elements
Bit set element may not be thread-local
A member of a type identifier may not have an explicit section
Type offset must be a constant
Type offset must be an integer constant
llvm.icall.branch.funnel not supported on this target
number of arguments should be odd
Expected branch funnel operand to be global value
bits
Type identifier may not contain both global variables and functions
Unsupported architecture for jump tables
.cfi.jumptable
-thumb-mode
+thumb-mode
jmp ${
:c}@plt
int3
int3
int3
b.w $
target-cpu
.cfi_jt
.cfi
wasm.index
__cfi_global_var_init
__TEXT,__StaticInit,regular,pure_instructions
.text.startup
bits_use
GlobalValueMap
TypeIdMap
WithGlobalValueDeadStripping
CfiFunctionDefs
CfiFunctionDecls
TTRes
WPDRes
key not an integer
SingleImplName
ResByArg
Info
Byte
Indir
UniformRetVal
UniqueRetVal
VirtualConstProp
SingleImpl
BranchFunnel
SizeM1BitWidth
AlignLog2
SizeM1
BitMask
InlineBits
Unsat
ByteArray
Single
AllOnes
Linkage
NotEligibleToImport
Live
Refs
TypeTests
TypeTestAssumeVCalls
TypeCheckedLoadVCalls
TypeTestAssumeConstVCalls
TypeCheckedLoadConstVCalls
VFunc
GUID
Offset
How many functions in module could be used for MergeFunctions pass sanity check. '0' disables this check. Works only with '-debug' key.
mergefunc-sanity
Preserve debug info in thunk when mergefunc transformations are made.
mergefunc-preserve-debug-info
Merge Functions
mergefunc
Disable partial inlining
disable-partial-inlining
Disable multi-region partial inlining
disable-mr-partial-inlining
Force outline regions with live exits
pi-force-live-exit-outline
Mark outline function calls with ColdCC
pi-mark-coldcc
Skip Cost Analysis
skip-partial-inlining-cost-analysis
Minimum ratio comparing relative sizes of each outline candidate and original function
min-region-size-ratio
Minimum block executions to consider its BranchProbabilityInfo valid
min-block-execution
Minimum BranchProbability to consider a region cold.
cold-branch-ratio
Max number of blocks to be partially inlined
max-num-inline-blocks
Max number of partial inlining. The default is unlimited
max-partial-inlining
Relative frequency of outline region to the entry block
outline-region-freq-percent
A debug option to add additional penalty to the computed one.
partial-inlining-extra-penalty
Partial Inliner
partial-inliner
partial-inlining
MultiExitRegion
Region dominated by 
Block
 has more than one region exit edge.
TooCostly
 inline cost-savings smaller than 
ExtractFailed
Failed to extract region at block 
OutlineRegionTooSmall
Function
 not partially inlined into callers (Original Size = 
OutlinedRegionOriginalSize
, Size of call sequence to outlined function = 
NewSize
AlwaysInline
 should always be fully inlined, not partially
NeverInline
 not partially inlined into 
 because it should never be inlined (cost=never)
 because too costly to inline (cost=
OutliningCallcostTooHigh
 runtime overhead (overhead=
Overhead
, savings=
Savings
 of making the outlined call is too high
CanBePartiallyInlined
 can be partially inlined into 
 with cost=
 (threshold=
PartiallyInlined
 partially inlined into 
Partially inlined into at least one caller
Run Partial inlinining pass
enable-partial-inlining
Run the Loop vectorization passes
vectorize-loops
Run the SLP vectorization passes
vectorize-slp
Run GVN instead of Early CSE after vectorization passes
use-gvn-after-vectorization
Run cleanup optimization passes after vectorization.
extra-vectorizer-passes
Run the loop rerolling pass
reroll-loops
Run the NewGVN pass
enable-newgvn
Run the SLP vectorizer (and BB vectorizer) after the Loop vectorizer instead of before
run-slp-after-loop-vectorization
Enable the new, experimental CFL alias analysis
Disable CFL-AA
steens
Enable unification-based CFL-AA
anders
Enable inclusion-based CFL-AA
both
Enable both variants of CFL-AA
use-cfl-aa
Enable the new, experimental LoopInterchange Pass
enable-loopinterchange
Enable Unroll And Jam Pass
enable-unroll-and-jam
Enable preparation for ThinLTO.
prepare-for-thinlto
Enable hot-cold splitting pass
hot-cold-split
Enable PGO instrumentation.
profile-generate
Specify the path of profile data file.
profile-generate-file
Enable use phase of PGO instrumentation and specify the path of profile data file
profile-use
Enable the experimental Loop Versioning LICM pass
enable-loop-versioning-licm
Disable pre-instrumentation inliner
disable-preinline
Control the amount of inlining in pre-instrumentation inliner (default = 75)
preinline-threshold
Enable the EarlyCSE w/ MemorySSA pass (default = on)
enable-earlycse-memssa
Enable the GVN hoisting pass (default = off)
enable-gvn-hoist
Disable shrink-wrap library calls
disable-libcalls-shrinkwrap
Enable the simple loop unswitch pass. Also enables independent cleanup passes integrated into the loop pass manager pipeline.
enable-simple-loop-unswitch
Enable the GVN sinking pass (default = off)
enable-gvn-sink
Enable the matrix type
enable-matrix
Remove unused exception handling info
prune-eh
Profile file loaded by -sample-profile
sample-profile-file
Maximum number of iterations to go through when propagating sample block/edge weights through the CFG.
sample-profile-max-propagate-iterations
Emit a warning if less than N% of records in the input profile are matched to the IR.
sample-profile-check-record-coverage
Emit a warning if less than N% of samples in the input profile are matched to the IR.
sample-profile-check-sample-coverage
Use this option to turn off/on warnings about function with samples but without debug information to use those samples. 
no-warn-sample-unused
Sample Profile loader
sample-profile
Callee function not available
AppliedSamples
Applied 
NumSamples
 samples from profile (offset: 
LineOffset
Discriminator
PopularDest
most popular destination for conditional branches at 
CondBranchesLoc
 of 
 available profile records (
%) were applied
 available profile samples (
Not inline
incompatible inlining
HotInline
inlined hot callee '
Callee
' into '
Caller
No debug information found in function 
: Function profile not used
Could not open profile: 
Sample profile pass
Interprocedural Sparse Conditional Constant Propagation
ipsccp
Strip Unused Function Prototypes
strip-dead-prototypes
Strip all symbols from a module
strip
Strip all symbols, except dbg symbols, from a module
strip-nondebug
Strip all llvm.dbg.declare intrinsics
strip-debug-declare
llvm.dbg.declare
Strip debug info for unused symbols
strip-dead-debug-info
Initial value of synthetic entry count.
initial-synthetic-count
Initial synthetic entry count for inline functions.
inline-synthetic-count
Initial synthetic entry count for cold functions.
cold-synthetic-count
Write ThinLTO Bitcode
write-thinlto-bitcode
ThinLTO
cfi.functions
aliases
symvers
ThinLTO Bitcode Writer
What to do with the summary when running this pass
Do nothing
import
Import typeid resolutions from summary and globals
export
Export typeid resolutions to summary and globals
wholeprogramdevirt-summary-action
Read summary from given YAML file before running pass
wholeprogramdevirt-read-summary
Write summary to given YAML file after running pass
wholeprogramdevirt-write-summary
Maximum number of call targets per call site to enable branch funnels
wholeprogramdevirt-branch-funnel-threshold
Whole program devirtualization
wholeprogramdevirt
-wholeprogramdevirt-read-summary: 
-wholeprogramdevirt-write-summary: 
unique_member
byte
branch_funnel
$merged
Devirtualized
devirtualized 
FunctionName
target-features
+retpoline
branch-funnel
Optimization
: devirtualized a call to 
__typeid_
virtual-const-prop-1-bit
virtual-const-prop
unique-ret-val
uniform-ret-val
single-impl
Could not open input file: 
irparse
LLVM IR Parsing
parse
Parse IR
instcombine-visit
Controls which instructions are visited
Enable expensive instruction combines
expensive-combines
Maximum array size considered when doing a combine
instcombine-maxarray-size
instcombine-lower-dbg-declare
.offs
phitmp
Combine redundant instructions
addconv
notmask
diff.neg
.masked
and.shrunk
.demorgan
bitfield
notlhs
notrhs
How wide an instruction window to bypass looking for another guard
instcombine-guard-widening-window
nvptx-f32ftz
unmaskedload
agx.sample_rate
blendv
castvec
exec
nest
.lobit
offset
.idx
.sext
.add
to.ptr
.ptr
.conv
sadd
sadd.result
sadd.overflow
.unshifted
umul
umul.value
.unpack
.elt
.val
.repack
storemerge
suba
mulconv
rsqrt
mulsqrt
Maximum number phis to handle in intptr/ptrint folding
instcombine-max-num-phis
.shrunk
extract.t
narrow
not.
xyzw
gep_offset_
.Elt
.lhs
.rhs
Enable KernelAddressSanitizer instrumentation
asan-kernel
asan-recover
asan-instrument-reads
asan-instrument-writes
asan-instrument-atomics
use instrumentation with slow path for all accesses
asan-always-slow-path
Load shadow address into a local variable for each function
asan-force-dynamic-shadow
Access dynamic shadow through an ifunc global on platforms that support this
asan-with-ifunc
Suppress rematerialization of dynamic shadow address by passing it through inline asm in prologue.
asan-with-ifunc-suppress-remat
maximal number of instructions to instrument in any given BB
asan-max-ins-per-bb
Handle stack memory
asan-stack
Inline shadow poisoning for blocks up to the given size in bytes.
asan-max-inline-poisoning-size
Check stack-use-after-return
asan-use-after-return
Create redzones for byval arguments (extra copy required)
asan-redzone-byval-args
Check stack-use-after-scope
asan-use-after-scope
Handle global objects
asan-globals
Handle C++ initializer order
asan-initialization-order
Instrument <, <=, >, >=, - with pointer operands
asan-detect-invalid-pointer-pair
Realign stack to the value of this flag (power of two)
asan-realign-stack
If the function being instrumented contains more than this number of memory accesses, use callbacks instead of inline checks (-1 means never use callbacks).
asan-instrumentation-with-call-threshold
__asan_
asan-memory-access-callback-prefix
instrument dynamic allocas
asan-instrument-dynamic-allocas
Do not instrument promotable allocas
asan-skip-promotable-allocas
scale of asan shadow mapping
asan-mapping-scale
offset of asan shadow mapping [EXPERIMENTAL]
asan-mapping-offset
Optimize instrumentation
asan-opt
Instrument the same temp just once
asan-opt-same-temp
Don't instrument scalar globals
asan-opt-globals
Don't instrument scalar stack variables
asan-opt-stack
Use dynamic alloca to represent stack variables
asan-stack-dynamic-alloca
Force optimization experiment (for testing)
asan-force-experiment
Use private aliases for global variables
asan-use-private-alias
Use linker features to support dead code stripping of globals
asan-globals-live-support
Place ASan constructors in comdat sections
asan-with-comdat
asan-debug
debug stack
asan-debug-stack
Debug func
asan-debug-func
Debug min inst
asan-debug-min
Debug max inst
asan-debug-max
AddressSanitizer: detects use-after-free and out-of-bounds bugs.
asan
 load]
__asan_init
exp_
__asan_report_
__asan_handle_no_return
__sanitizer_ptr_cmp
__sanitizer_ptr_sub
__asan_shadow
.asan.shadow
__asan_shadow_memory_dynamic_address
llvm.localescape
.byval
__asan_stack_malloc_
__asan_stack_free_
__asan_poison_stack_memory
__asan_unpoison_stack_memory
__asan_alloca_poison
__asan_allocas_unpoison
__asan_set_shadow_
asan_local_stack_base
__asan_option_detect_stack_use_after_return
___asan_gen_
MyAlloca
llvm.asan.globals
AddressSanitizerFunctionPass
AddressSanitizer: detects use-after-free and out-of-bounds bugs.ModulePass
asan-module
__asan_before_dynamic_init
__asan_after_dynamic_init
__asan_register_globals
__asan_unregister_globals
__asan_register_image_globals
__asan_unregister_image_globals
__asan_register_elf_globals
__asan_unregister_elf_globals
__asan_version_mismatch_check_v
asan.module_ctor
__odr_asan_gen_
__llvm
__TEXT,__asan_cstring,regular
___asan_globals_registered
__start_
__stop_
__asan_binder_
__DATA,__asan_liveness,regular,live_support
asan.module_dtor
.ASAN$GL
asan_globals
__DATA,__asan_globals,regular
_anon_global
__asan_global_
AddressSanitizerModule
Use one trap block per function
bounds-checking-single-trap
Run-time bounds checking
bounds-checking
respect alignment requirements provided by input IR
dfsan-preserve-alignment
File listing native ABI functions and how the pass treats them
dfsan-abilist
Use the argument ABI rather than the TLS ABI
dfsan-args-abi
Combine the label of the pointer with the label of the data when loading from memory.
dfsan-combine-pointer-labels-on-load
Combine the label of the pointer with the label of the data when storing in memory.
dfsan-combine-pointer-labels-on-store
Insert calls to __dfsan_nonzero_label on observing a parameter, load or return with a nonzero label
dfsan-debug-nonzero-labels
DataFlowSanitizer: dynamic data flow analysis.
dfsan
skip
__dfsan_arg_tls
__dfsan_retval_tls
__dfsan_shadow_ptr_mask
__dfsan_union
dfsan_union
__dfsan_union_load
__dfsan_unimplemented
__dfsan_set_label
__dfsan_nonzero_label
__dfsan_vararg_wrapper
uninstrumented
dataflow
<unknown type>
type
dfsw$
__dfsw_
dfst
labelva
labelreturn
functional
custom
split-stack
dfs$
unsupported triple
402*
default-gcov-version
gcov-exit-block-before-body
Invalid -default-gcov-version: 
Insert instrumentation for GCOV profiling
insert-gcov-profiling
failed to open coverage notes file for writing: 
__llvm_gcov_writeout
llvm_gcda_start_file
llvm_gcda_emit_function
llvm_gcda_emit_arcs
llvm_gcda_summary_info
llvm_gcda_end_file
__llvm_internal_gcov_emit_function_args.
__llvm_internal_gcov_emit_arcs_args.
__llvm_internal_gcov_emit_file_info
file.loop.header
counter.loop.header
file.loop.latch
exit
__llvm_gcov_flush
invalid return type for __llvm_gcov_flush
__llvm_gcov_init
__llvm_gcov_ctr
__llvm_gcda_edge_table
__llvm_gcov_global_state_pred
llvm_gcov_init
predecessor
pred
counters
counter
__llvm_gcov_indirect_counter_increment
llvm.gcov
gcno
gcda
GCOV Profiler
Track origins (allocation sites) of poisoned memory
msan-track-origins
keep going after reporting a UMR
msan-keep-going
poison uninitialized stack variables
msan-poison-stack
poison uninitialized stack variables with a call
msan-poison-stack-with-call
poison uninitialized stack variables with the given pattern
msan-poison-stack-pattern
poison undef temps
msan-poison-undef
propagate shadow through ICmpEQ and ICmpNE
msan-handle-icmp
exact handling of relational integer ICmp
msan-handle-icmp-exact
conservative handling of inline assembly
msan-handle-asm-conservative
report accesses through a pointer which has poisoned shadow
msan-check-access-address
print out instructions with default strict semantics
msan-dump-strict-instructions
If the function being instrumented requires more than this number of checks and origin stores, use callbacks instead of inline checks (-1 means never use callbacks).
msan-instrumentation-with-call-threshold
Insert checks for constant shadow values
msan-check-constant-shadow
Place MSan constructors in comdat sections
msan-with-comdat
Define custom MSan AndMask
msan-and-mask
Define custom MSan XorMask
msan-xor-mask
Define custom MSan ShadowBase
msan-shadow-base
Define custom MSan OriginBase
msan-origin-base
MemorySanitizer: detects uninitialized reads.
msan
__msan_chain_origin
__msan_memmove
__msan_memcpy
__msan_memset
__msan_warning_noreturn
__msan_warning
__msan_retval_tls
__msan_retval_origin_tls
__msan_param_tls
__msan_param_origin_tls
__msan_va_arg_tls
__msan_va_arg_overflow_size_tls
__msan_origin_tls
__msan_set_alloca_origin4
__msan_poison_stack
__msan_maybe_warning_
__msan_maybe_store_origin_
_mscmp
_msarg_o
_msarg
----
_msld
_msprop
_msprop_ptrtoint
_msprop_inttoptr
_msprop_icmp
_msprop_icmp_s
_msphi_s
_msphi_o
_msprop_select
_msmaskedld
_ldmxcsr
_msprop_vector_pack
msprop_mul_cst
_msret
ZZZ call 
ZZZ 
QQQ 
unsupported operating system
msan.module_ctor
__msan_init
__msan_track_origins
__msan_keep_going
MemorySanitizer
Disable indirect call promotion
disable-icp
Max number of promotions for this compilation
icp-cutoff
Skip Callsite up to this number for this compilation
icp-csskip
Run indirect-call promotion in LTO mode
icp-lto
Run indirect-call promotion in SamplePGO mode
icp-samplepgo
Run indirect-call promotion for call instructions only
icp-call-only
Run indirect-call promotion for invoke instruction only
icp-invoke-only
Dump IR after transformation happens
icp-dumpafter
Use PGO instrumentation profile to promote indirect calls to direct calls.
pgo-icall-prom
UserOptions
 Not promote: User options
UnableToFindTarget
Cannot promote indirect call: target not found
UnableToPromote
Cannot promote indirect call to 
TargetFunction
 with count of 
Promoted
Promote indirect call to 
DirectCallee
TotalCount
PGOIndirectCallPromotion
Set the range of size in memory intrinsic calls to be profiled precisely, in a format of <start_val>:<end_val>
memop-size-range
Set large value thresthold in memory intrinsic size profiling. Value of 0 disables the large value profiling.
memop-size-large
Enable name string compression
enable-name-compression
Rename counter variable of a comdat function based on cfg hash
hash-based-counter-split
Do static counter allocation for value profiler
vp-static-alloc
The average number of profile counters allocated per value profiling site.
vp-counters-per-site
Make all profile counter updates atomic (for testing only)
instrprof-atomic-counter-update-all
Do counter update using atomic fetch add  for promoted counters only
atomic-counter-update-promoted
Do counter register promotion
do-counter-promotion
Max number counter promotions per loop to avoid increasing register pressure too much
max-counter-promotions-per-loop
Max number of allowed counter promotions
max-counter-promotions
The max number of exiting blocks of a loop to allow  speculative counter promotion
speculative-counter-promotion-max-exiting
When the option is false, if the target block is in a loop, the promotion will be disallowed unless the promoted counter  update can be further/iteratively promoted into an acyclic  region.
speculative-counter-promotion-to-loop
Allow counter promotion across the whole loop nest.
iterative-counter-promotion
__llvm_coverage_names
__llvm_profile_filename
__llvm_profile_register_functions
__llvm_profile_init
__llvm_profile_register_function
__llvm_profile_register_names_function
__llvm_prf_nm
__llvm_prf_vnodes
pgocount.promoted
__llvm_profile_instrument_range
pgocount
__profc_
__profv_
__profvp_
__profd_
__llvm_profile_runtime
__llvm_profile_runtime_user
Frontend instrumentation-based coverage lowering.
instrprof
Frontend instrumentation-based coverage lowering
Specify the path of profile data file. This ismainly for test purpose.
pgo-test-profile-file
Disable Value Profiling
disable-vp
Max number of annotations for a single indirect call callsite
icp-max-annotations
Max number of preicise value annotations for a single memopintrinsic
memop-max-annotations
Append function hash to the name of COMDAT function to avoid function hash mismatch due to the preinliner
do-comdat-renaming
Use this option to turn on/off warnings about missing profile data for functions.
pgo-warn-missing-function
Use this option to turn off/on warnings about profile cfg mismatch.
no-pgo-warn-mismatch
The option is used to turn on/off warnings about hash mismatch for comdat functions.
no-pgo-warn-mismatch-comdat
Use this option to turn on/off SELECT instruction instrumentation. 
pgo-instr-select
A boolean option to show CFG dag or text with raw profile counts from profile data. See also option -pgo-view-counts. To limit graph display to only one function, use filtering option -view-bfi-func-name.
do not show.
show a graph.
text
show in text.
pgo-view-raw-counts
Use this option to turn on/off memory intrinsic size profiling.
pgo-instr-memop
When this option is on, the annotated branch probability will be emitted as optimization remarks: -{Rpass|pass-remarks}=pgo-instrumentation
pgo-emit-branch-prob
PGO instrumentation.
pgo-instr-gen
_Zero
_One
_MinusOne
_Const
 (total count : 
pgo-instrumentation
 is true with probability : 
PGOInstrumentationGenPass
Read PGO instrumentation profile.
pgo-instr-use
Cannot get PGOReader
Not an IR level instrumentation profile
Inconsistent number of value sites for kind = 
pgo-view-counts: 
PGORawCounts_
pgo-view-raw-counts: 
Dump Function 
 Hash: 
  Number of Basic Blocks: 
  Number of Edges: 
 (*: Instrument, C: CriticalEdge, -: Removed)
  BB: 
FakeNode
Index=
  Count=
  Edge 
  W=
Count : 
Unknown\l
SELECT : { T = 
Unknown, F = Unknown }\l
, F = 
 }\l
PGOInstrumentationUsePass
The minimum count to optimize memory intrinsic calls
pgo-memop-count-threshold
Disable optimize
disable-memop-opt
The percentage threshold for the memory intrinsic calls optimization
pgo-memop-percent-threshold
The max version for the optimized memory  intrinsic calls
pgo-memop-max-version
Scale the memop size counts using the basic  block count value
pgo-memop-scale-count
Optimize memory intrinsic using its size value profile
pgo-memop-opt
MemOP.Merge
MemOP.Default
memopt-opt
optimized 
 with count 
 out of 
Total
Versions
 versions
MemOP.Case.
PGOMemOPSize
Sanitizer Coverage. 0: none, 1: entry block, 2: all blocks, 3: all blocks and critical edges
sanitizer-coverage-level
Experimental pc tracing
sanitizer-coverage-trace-pc
pc tracing with a guard
sanitizer-coverage-trace-pc-guard
create a static PC table
sanitizer-coverage-pc-table
increments 8-bit counter for every edge
sanitizer-coverage-inline-8bit-counters
Tracing of CMP and similar instructions
sanitizer-coverage-trace-compares
Tracing of DIV instructions
sanitizer-coverage-trace-divs
Tracing of GEP instructions
sanitizer-coverage-trace-geps
Reduce the number of instrumented blocks
sanitizer-coverage-prune-blocks
max stack depth tracing
sanitizer-coverage-stack-depth
SanitizerCoverage: TODO.ModulePass
sancov
__sanitizer_cov_trace_pc_indir
__sanitizer_cov_trace_cmp1
__sanitizer_cov_trace_cmp2
__sanitizer_cov_trace_cmp4
__sanitizer_cov_trace_cmp8
__sanitizer_cov_trace_const_cmp1
__sanitizer_cov_trace_const_cmp2
__sanitizer_cov_trace_const_cmp4
__sanitizer_cov_trace_const_cmp8
__sanitizer_cov_trace_div4
__sanitizer_cov_trace_div8
__sanitizer_cov_trace_gep
__sanitizer_cov_trace_switch
__sancov_lowest_stack
__sanitizer_cov_trace_pc
__sanitizer_cov_trace_pc_guard
.module_ctor
sancov_guards
sancov_cntrs
sancov_pcs
__sancov_gen_cov_switch_values
__sanitizer_cov_trace_pc_guard_init
__sanitizer_cov_8bit_counters_init
__sanitizer_cov_pcs_init
section$start$__DATA$__
__start___
section$end$__DATA$__
__stop___
sancov.module_ctor
__sancov_gen_
.SCOV$M
__DATA,__
SanitizerCoverageModule
Lower pointer authentication intrinsics for soft targets
soft-ptrauth
ptrauth-returns
Soft. lowering of return address auth unsupported
ptrauth_soft_init
__ptrauth_sign_generic
__ptrauth_blend
__ptrauth_strip
__ptrauth_auth
__ptrauth_sign
Soft Pointer Auth Lowering
Instrument memory accesses
tsan-instrument-memory-accesses
Instrument function entry and exit
tsan-instrument-func-entry-exit
Handle C++ exceptions (insert cleanup blocks for unwinding)
tsan-handle-cxx-exceptions
Instrument atomics
tsan-instrument-atomics
tsan-instrument-memintrinsics
ThreadSanitizer: detects data races.
tsan
__tsan_func_entry
__tsan_func_exit
__tsan_ignore_thread_begin
__tsan_ignore_thread_end
__tsan_vptr_update
__tsan_vptr_read
__tsan_atomic_thread_fence
__tsan_atomic_signal_fence
__tsan_read
__tsan_write
__tsan_unaligned_read
__tsan_unaligned_write
__tsan_atomic
_load
_store
_compare_exchange_val
sanitize_thread_no_checking_at_run_time
tsan_ignore_cleanup
tsan_cleanup
_exchange
_fetch_add
_fetch_sub
_fetch_and
_fetch_nand
_fetch_or
_fetch_xor
tsan.module_ctor
__tsan_init
ThreadSanitizer
Detect data cache fragmentation
esan-cache-frag
Measure the working set size
esan-working-set
Instrument loads and stores
esan-instrument-loads-and-stores
Instrument memintrinsics (memset/memcpy/memmove)
esan-instrument-memintrinsics
Instrument fastpath
esan-instrument-fastpath
Generate binary with auxiliary struct field information
esan-aux-field-info
Assume each memory access touches just one cache line, for better performance but with a potential loss of accuracy.
esan-assume-intra-cache-line
EfficiencySanitizer: finds performance issues.
esan
struct.anon
esan.module_ctor
__esan_init
esan.module_dtor
__esan_exit
__esan_which_tool
__esan_unaligned_loadN
__esan_unaligned_storeN
__esan_aligned_load
__esan_aligned_store
__esan_unaligned_load
__esan_unaligned_store
EfficiencySanitizer
Prefix for memory access callbacks
__hwasan_
hwasan-memory-access-callback-prefix
instrument reads and writes with callbacks
hwasan-instrument-with-calls
instrument read instructions
hwasan-instrument-reads
instrument write instructions
hwasan-instrument-writes
instrument atomic instructions (rmw, cmpxchg)
hwasan-instrument-atomics
Enable recovery mode (continue-after-error).
hwasan-recover
instrument stack (allocas)
hwasan-instrument-stack
Clear alloca tags before returning from the function to allow non-instrumented and instrumented function calls mix. When set to false, allocas are retagged before returning from the function to detect use after return.
hwasan-uar-retag-to-zero
generate new tags with runtime library calls
hwasan-generate-tags-with-calls
don't report bad accesses via pointers with this tag
hwasan-match-all-tag
Enable KernelHWAddressSanitizer instrumentation
hwasan-kernel
HWASan shadow mapping offset [EXPERIMENTAL]
hwasan-mapping-offset
HWAddressSanitizer: detect memory bugs using tagged addressing.
hwasan
__hwasan_tag_memory
__hwasan_generate_tag
_noabort
__hwasan_shadow
=r,0
.hwasan.shadow
__hwasan_shadow_memory_dynamic_address
hwasan.stack.base.tag
alloca.
.hwasan
int3
nopl 
(%rax)
{rdi}
brk #
{x0}
unsupported architecture
Unexpected instruction
nosanitize
hwasan.module_ctor
__hwasan_init
HWAddressSanitizer
Linking two modules of different data layouts: '
' is '
' whereas '
Linking two modules of different target triples: 
.text
.balign 2
.thumb
.text
.balign 4
.arm
linking module flags '
': IDs have conflicting override values
': IDs have conflicting behaviors
': IDs have conflicting values
': does not have the required value
': can only link appending global with another appending global!
Appending variables with different element types!
Appending variables linked with different const'ness!
Appending variables with different alignment need to be linked!
Appending variables with different visibility need to be linked!
Appending variables with different unnamed_addr need to be linked!
Appending variables with different section name need to be linked!
Linking COMDATs named '
': invalid selection kinds!
': noduplicates has been violated!
': ExactMatch violated!
': SameSize violated!
Linking globals named '
': symbol multiply defined!
': COMDAT key involves incomputable alias size.
': GlobalVariable required for data dependent selection!
.strtab
.rel
.rela
.llvm.call-graph-profile
.llvm_addrsig
.symtab
Undefined temporary symbol
.symtab_shndxr
Size expression must be absolute.
A @@ version cannot be undefined
Multiple symbol versions defined for 
A dwo section may not contain relocations
A relocation may not refer to a dwo section
FK_Data_1
FK_Data_2
FK_Data_4
FK_Data_8
FK_PCRel_1
FK_PCRel_2
FK_PCRel_4
FK_PCRel_8
FK_GPRel_1
FK_GPRel_2
FK_GPRel_4
FK_GPRel_8
FK_DTPRel_4
FK_DTPRel_8
FK_TPRel_4
FK_TPRel_8
FK_SecRel_1
FK_SecRel_2
FK_SecRel_4
FK_SecRel_8
FK_Data_Add_1
FK_Data_Add_2
FK_Data_Add_4
FK_Data_Add_8
FK_Data_Sub_1
FK_Data_Sub_2
FK_Data_Sub_4
FK_Data_Sub_8
dwo only supported with ELF
Disable emission of the extended flags in .loc directives.
dwarf-extended-loc
NO_APP
.code32
.code64
.zero
.ascii
.asciz
.byte
.short
.long
.quad
.globl
 InlineAsm Start
 InlineAsm End
.weak_reference 
.space
.note.GNU-stack
.weak
:req
:vararg
Macro 
  Parameters:
  (BEGIN BODY)
(END BODY)
.bundle_unlock
.bundle_lock
 align_to_end
.bundle_align_mode 
encoding: [
0x%02x
  fixup 
, value: 
, kind: 
.addrsig_sym 
.addrsig
.reloc 
.intel_syntax noprefix
.cg_profile 
.seh_handlerdata
.seh_handler 
, @unwind
, @except
.seh_endprologue
.seh_pushframe
 @code
.seh_savexmm 
.seh_savereg 
.seh_stackalloc 
.seh_setframe 
.seh_pushreg 
.seh_endchained
.seh_startchained
.seh_endproc
.seh_proc 
.cfi_window_save
.cfi_register 
.cfi_undefined 
.cfi_signal_frame
.cfi_escape 
.cfi_return_column 
.cfi_adjust_cfa_offset 
.cfi_rel_offset 
.cfi_restore 
.cfi_same_value 
.cfi_restore_state
.cfi_remember_state
.cfi_lsda 
.cfi_personality 
.cfi_offset 
.cfi_def_cfa_register 
.cfi_def_cfa_offset 
.cfi_def_cfa 
.cfi_sections 
, .debug_frame
.cv_fpo_data
.cv_filechecksumoffset
.cv_filechecksums
.cv_stringtable
.cv_def_range
.cv_inline_linetable
.cv_linetable
.cv_loc
 prologue_end
 is_stmt 
.cv_inline_site_id 
 within 
 inlined_at 
.cv_func_id 
.cv_file
.loc
 basic_block
 epilogue_begin
 isa 
 discriminator 
.file
 md5 0x
 source 
.ident
.org 
.p2alignl 
.p2alignw 
.p2align
, 0x
.fill
.sleb128 
.uleb128 
Don't know how to emit this value.
.tbss 
.zerofill 
.lcomm
.comm
.loh
AdrpAdrp
AdrpLdr
AdrpAddLdr
AdrpLdrGotLdr
AdrpAddStr
AdrpLdrGotStr
AdrpAdd
AdrpLdrGot
.symver 
.size
.rva
.secrel32
.secidx
.symidx
.safeseh
.endef
.type
.scl
.def
.hidden
.indirect_symbol
.internal
.lazy_reference
.local
.no_dead_strip
.symbol_resolver
.alt_entry
.private_extern
.protected
.reference
.weak_definition
.weak_def_can_be_hidden
.weakref 
.set 
.thumb_func
.build_version 
sdk_version 
.data_region
.data_region jt8
.data_region jt16
.data_region jt32
.end_data_region
.linker_option "
.syntax unified
.cfi_endproc
.cfi_startproc
 simple
<MCAssembler
  Sections:[
    
  Symbols:[
    
           
, Index:
expected relocatable expression
unsupported subtraction of qualified symbol
expected assembly-time absolute expression
invalid number of bytes
invalid .org offset '
' (at offset '
unable to write NOP sequence of 
 bytes
cannot have fixups in virtual section!
non-zero initializer found in section '
non-zero initializer found in virtual section
undefined .align directive, value size '
' is not a divisor of padding size '
unable to write nop sequence of 
sleb128 and uleb128 expressions must be absolute
checksum_offset
strtab_begin
strtab_end
filechecksums_begin
filechecksums_end
linetable_begin
linetable_end
Segment for file '
' begins
As secure log file name (initialized from AS_SECURE_LOG_FILE env variable)
AS_SECURE_LOG_FILE
as-secure-log-file-name
$frame_escape_
$parent_frame_offset
__ehtable$
.group
inconsistent use of embedded source
llvm-mc (based on LLVM 31001.43)
A Bundle can only have one Subtarget.
Fragment can't be larger than a bundle size
Padding cannot exceed 255 bytes
Reference to undefined temporary symbol 
.bundle_unlock forbidden when bundling is disabled
.bundle_unlock without matching lock
Empty bundle-locked group is forbidden
.bundle_lock forbidden when bundling is disabled
.bundle_align_mode cannot be changed once set
.comment
Emitting values inside a locked bundle is forbidden
Symbol: 
 redeclared as different type
Unterminated .bundle_lock when changing a section
<<none>>
<<invalid>>
GOTOFF
GOTREL
GOTPCREL
GOTTPOFF
INDNTPOFF
NTPOFF
GOTNTPOFF
TLSGD
TLSLD
TLSLDM
TPOFF
DTPOFF
tlscall
tlsdesc
TLVP
TLVPPAGE
TLVPPAGEOFF
PAGE
PAGEOFF
GOTPAGE
GOTPAGEOFF
SECREL32
SIZE
WEAKREF
ABS8
GOT_PREL
target1
target2
prel31
sbrel
tlsldo
tlsdescseq
hlo8
diff8
diff16
diff32
high
higha
highera
highesta
got@l
got@h
got@ha
tocbase
toc@l
toc@h
toc@ha
dtpmod
tprel@l
tprel@h
tprel@ha
tprel@high
tprel@higha
tprel@higher
tprel@highera
tprel@highest
tprel@highesta
dtprel@l
dtprel@h
dtprel@ha
dtprel@high
dtprel@higha
dtprel@higher
dtprel@highera
dtprel@highest
dtprel@highesta
got@tprel
got@tprel@l
got@tprel@h
got@tprel@ha
got@dtprel
got@dtprel@l
got@dtprel@h
got@dtprel@ha
got@tlsgd
got@tlsgd@l
got@tlsgd@h
got@tlsgd@ha
got@tlsld
got@tlsld@l
got@tlsld@h
got@tlsld@ha
tlsld
local
IMGREL
PCREL
LO16
HI16
GPREL
GDGOT
LDGOT
GDPLT
LDPLT
IEGOT
TYPEINDEX
gotpcrel32@lo
gotpcrel32@hi
rel32@lo
rel32@hi
rel64
TPREL
DTPREL
size
MCAlignFragment
MCDataFragment
MCCompactEncodedInstFragment
MCFillFragment
MCRelaxableFragment
MCOrgFragment
MCDwarfFragment
MCDwarfCallFrameFragment
MCLEBFragment
MCPaddingFragment
MCSymbolIdFragment
MCCVInlineLineTableFragment
MCCVDefRangeTableFragment
MCDummyFragment
<MCFragment 
 LayoutOrder:
 Offset:
 HasInstructions:
 BundlePadding:
 (emit nops)
       
 Alignment:
 Value:
 ValueSize:
 MaxBytesToEmit:
 Contents:[
 bytes)
       
 Fixups:[
                
 NumValues:
 Inst:
 AddrDelta:
 LineDelta:
 Signed:
 PaddingPoliciesMask:
 IsInsertionPoint:
 Size:
 InstSize:
 Sym:
 RangeStart:
 RangeEnd:
<MCFixup
 Kind:
expression could not be evaluated
' could not be evaluated in a subtraction expression
Common symbol '
' cannot be used in assignment expr
<MCOperand 
INVALID
Reg:
Imm:
FPImm:
Expr:(
Inst:(
UNDEFINED
<MCInst 
<MCInst #
%lld
%llxh
-%llxh
-0x%llx
0x%llx
-0%llxh
0%llxh
deprecated
The usage of .zerofill is restricted to sections of ZEROFILL type. Use .zero or .space instead.
__eh_frame
__ustring
__common
__gcc_except_tab
__LD
__compact_unwind
__DWARF
__debug_names
debug_names_begin
__apple_names
names_begin
__apple_objc
objc_begin
__apple_namespac
namespac_begin
__apple_types
types_begin
__swift_ast
__debug_abbrev
section_abbrev
__debug_info
section_info
__debug_line
section_line
__debug_line_str
section_line_str
__debug_frame
__debug_pubnames
__debug_pubtypes
__debug_gnu_pubn
__debug_gnu_pubt
__debug_str
__debug_str_offs
section_str_off
__debug_loc
section_debug_loc
__debug_aranges
__debug_ranges
debug_range
__debug_rnglists
__debug_macinfo
debug_macinfo
__debug_inlined
__debug_cu_index
__debug_tu_index
__LLVM_STACKMAPS
__llvm_stackmaps
__LLVM_FAULTMAPS
__llvm_faultmaps
.rodata.cst4
.rodata.cst8
.rodata.cst16
.rodata.cst32
.gcc_except_table
.debug_abbrev
.debug_info
.debug_line
.debug_line_str
.debug_pubnames
.debug_pubtypes
.debug_gnu_pubnames
.debug_gnu_pubtypes
.debug_str
.debug_loc
.debug_aranges
.debug_ranges
.debug_macinfo
.debug_names
.apple_names
.apple_objc
.apple_namespaces
.apple_types
.debug_str_offsets
.debug_addr
.debug_rnglists
.debug_info.dwo
.debug_types.dwo
.debug_abbrev.dwo
.debug_str.dwo
.debug_line.dwo
.debug_loc.dwo
.debug_str_offsets.dwo
.debug_rnglists.dwo
.debug_cu_index
.debug_tu_index
.llvm_stackmaps
.llvm_faultmaps
.stack_sizes
.rdata
.debug$S
.debug$T
.debug$H
section_info_dwo
section_types_dwo
section_abbrev_dwo
skel_loc
section_str_off_dwo
addr_sec
.drectve
.pdata
.xdata
.sxdata
.gfids$y
.tls$
Cannot initialize MC for non-Windows COFF object files.
Cannot initialize MC for MetalLib object files.
Cannot initialize MC for unknown object file format.
.debug_types
Cannot get DWARF types section for this object file format: not implemented.
'.fill' directive with negative repeat count has no effect
value evaluated as 
 is out of range.
This file format doesn't support weak aliases.
Cannot evaluate subsection number
Subsection number out of range
target does not implement codeview register mapping
unknown codeview register
<MCSection
 Fragments:[
      
      
sec_end
Mismatched bundle_lock/unlock directives
.linkonce
,#alloc
,#execinstr
,#write
,#exclude
,#tls
0x7000001e
unsupported type 0x
 for section 
,comdat
,none,
pure_instructions
S_ATTR_PURE_INSTRUCTIONS
no_toc
S_ATTR_NO_TOC
strip_static_syms
S_ATTR_STRIP_STATIC_SYMS
no_dead_strip
S_ATTR_NO_DEAD_STRIP
live_support
S_ATTR_LIVE_SUPPORT
self_modifying_code
S_ATTR_SELF_MODIFYING_CODE
debug
S_ATTR_DEBUG
S_ATTR_SOME_INSTRUCTIONS
S_ATTR_EXT_RELOC
S_ATTR_LOC_RELOC
regular
S_REGULAR
S_ZEROFILL
cstring_literals
S_CSTRING_LITERALS
4byte_literals
S_4BYTE_LITERALS
8byte_literals
S_8BYTE_LITERALS
literal_pointers
S_LITERAL_POINTERS
non_lazy_symbol_pointers
S_NON_LAZY_SYMBOL_POINTERS
lazy_symbol_pointers
S_LAZY_SYMBOL_POINTERS
symbol_stubs
S_SYMBOL_STUBS
mod_init_funcs
S_MOD_INIT_FUNC_POINTERS
mod_term_funcs
S_MOD_TERM_FUNC_POINTERS
coalesced
S_COALESCED
S_GB_ZEROFILL
interposing
S_INTERPOSING
16byte_literals
S_16BYTE_LITERALS
S_DTRACE_DOF
S_LAZY_DYLIB_SYMBOL_POINTERS
thread_local_regular
S_THREAD_LOCAL_REGULAR
thread_local_zerofill
S_THREAD_LOCAL_ZEROFILL
thread_local_variables
S_THREAD_LOCAL_VARIABLES
thread_local_variable_pointers
S_THREAD_LOCAL_VARIABLE_POINTERS
thread_local_init_function_pointers
S_THREAD_LOCAL_INIT_FUNCTION_POINTERS
mach-o section specifier requires a segment whose length is between 1 and 16 characters
mach-o section specifier requires a segment and section separated by a comma
mach-o section specifier requires a section whose length is between 1 and 16 characters
mach-o section specifier uses an unknown section type
mach-o section specifier of type 'symbol_stubs' requires a size specifier
mach-o section specifier has a malformed stub size
mach-o section specifier cannot have a stub size specified because it does not have type 'symbol_stubs'
mach-o section specifier has invalid attribute
.section
0123456789_.abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ
,unique,
.subsection
Chained unwind areas can't have handlers!
.seh_* directives are not supported on this target
.seh_ directive must appear within an active frame
Don't know what kind of handler this is!
If present, PushMachFrame must be the first UOP
offset is not a multiple of 16
register save offset is not 8 byte aligned
stack allocation size must be non-zero
stack allocation size is not a multiple of 8
frame register and offset can be set at most once
frame offset must be less than or equal to 240
End of a chained region outside a chained region!
Not all chained regions terminated!
Starting a function before ending the previous one!
this directive must appear between .cfi_startproc and .cfi_endproc directives
line_table_start
function id not introduced by .cv_func_id or .cv_inline_site_id
all .cv_loc directives for a function must be in the same section
parent function id not introduced by .cv_func_id or .cv_inline_site_id
unsupported directive in streamer
EmitRawText called on an MCStreamer that doesn't support it,  something must not be fully mc'ized
starting new .cfi frame before finishing the previous one
Unfinished frame!
Symbol name with unsupported characters
alignment is limited to 32-bytes
 -aligncomm:"
ending symbol definition without starting one
symbol type specified outside of a symbol definition
type value '
' out of range
storage class specified outside of symbol definition
storage class value '
starting a new symbol definition without completing the previous one
Data region not terminated
invalid 'common' alignment '
' for '
unable to evaluate offset for variable '
unable to evaluate offset to undefined symbol '
indirect symbol '
' not in a symbol pointer or stub section
' is not a recognized feature for this target
 (ignoring feature)
' is not a recognized processor for this target
 (ignoring processor)
+help
Available CPUs for this target:
Available features for this target:
  %-*s - %s.
Use +feature to enable a feature, or -feature to disable it.
For example, llc -mcpu=mycpu -mattr=+feature1,-feature2
altivec
64bit
 Off=
, Sym=
, Addend=
, FixupSection=
__linear_memory
__indirect_function_table
undefined global symbol cannot be weak
.init_array
only data supported in data sections
only byte values supported for alignment
section name and begin symbol should match: 
function sections must contain one function each
function symbols must have a size set with .size
data symbols must have a size set with .size: 
.size expression must be evaluatable
don't yet support defined globals
don't yet support global aliases
.fini_array
.fini_array sections are unsupported
only one .init_array section fragment supported
.init_array section should be aligned
.init_array section should be aligned for pointers
only data supported in .init_array section
.init_array section priority should start with '.'
invalid .init_array section priority
non-symbolic data in .init_array section
fixups in .init_array should be symbol references
symbols in .init_array should be for functions
symbols in .init_array should exist in symbtab
symbol not found in type index space: 
symbol not found in wasm index space: 
section size does not fit in a uint32_t
No relocation available to represent this relative expression
Cannot represent a difference across sections
relocations for function or section offsets are only supported in metadata sections
section symbol is required for relocation
relocations against un-named temporaries are not yet supported by wasm
section already has a defining function: 
PE COFF object files can't have more than 2147483647 sections
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/
COFF string table is greater than 64 GB.
Missing associated COMDAT section for section 
' can not be undefined
assembler label '
' can not be undefined in a subtraction expression
two sections have the same comdat
conflicting sections for symbol
.weak.
.default
Latency: 
literal pool symbol address: 
literal pool for: "
Objc cfstring ref: @"
Objc message: 
Objc message ref: 
Objc selector ref: 
Objc class ref: 
symbol stub for: 
ObjC ARC optimization
objc-arc
clang.arc.no_objc_arc_exceptions
__objc_classrefs
__objc_superrefs
__objc_methname
objc_unsafeClaimAutoreleasedReturnValue
objc_autoreleasePoolPush
objc_loadWeakRetained
objc_loadWeak
objc_destroyWeak
objc_storeWeak
objc_initWeak
objc_moveWeak
objc_copyWeak
objc_retainedObject
objc_unretainedObject
objc_unretainedPointer
clang.arc.use
ObjC ARC expansion
objc-arc-expand
ObjC ARC autorelease pool elimination
objc-arc-apelim
ObjC ARC contraction
objc-arc-contract
objc_retainAutoreleasedReturnValue
objc_storeStrong
objc_autoreleaseReturnValue
objc_release
objc_retain
objc_retainBlock
objc_autorelease
objc_retainAutorelease
objc_retainAutoreleaseReturnValue
clang.arc.retainAutoreleasedReturnValueMarker
 are related.
 are not related.
Evaluate ProvenanceAnalysis on all pairs
pa-eval
S_None
S_Retain
S_CanRelease
S_Use
S_Release
S_MovableRelease
S_Stop
clang.imprecise_release
remaining size of archive too small for next archive member header 
at offset 
for 
terminator characters in archive member "
" not the correct "`\n" values for the archive member header 
truncated or malformed archive (
archive header truncated before the name field for archive member header at offset 
long name offset characters after the '/' are not all decimal numbers: '
' for archive member header at offset 
long name offset 
 past the end of the string table for archive member header at offset 
string table at long name offset 
not terminated
long name length characters after the #1/ are not all decimal numbers: '
long name length: 
 extends past the end of the member or archive for archive member header at offset 
name contains a leading space for archive member header at offset 
characters in size field in archive header are not all decimal numbers: '
characters in AccessMode field in archive header are not all decimal numbers: '
' for the archive member header at offset 
characters in LastModified field in archive header are not all decimal numbers: '
characters in UID field in archive header are not all decimal numbers: '
characters in GID field in archive header are not all decimal numbers: '
offset to next archive member past the end of the archive after member 
File too small to be an archive
SYM64_THRESHOLD
.temp-archive-%%%%%%%.a
!<thin>
!<arch>
__.SYMDEF
/SYM64
__IMPORT_DESCRIPTOR_
_NULL_THUNK_DATA
: replacing '
' with '
' failed
.dll
.exe
unknown directive: 
identifier expected, but got 
integer expected, but got 
'=' expected
integer expected
COFF-<unknown arch>
COFF-ARM64
COFF-ARM
COFF-x86-64
COFF-i386
IMAGE_REL_I386_ABSOLUTE
IMAGE_REL_I386_DIR16
IMAGE_REL_I386_REL16
IMAGE_REL_I386_DIR32
IMAGE_REL_I386_DIR32NB
IMAGE_REL_I386_SEG12
IMAGE_REL_I386_SECTION
IMAGE_REL_I386_SECREL
IMAGE_REL_I386_TOKEN
IMAGE_REL_I386_SECREL7
IMAGE_REL_I386_REL32
IMAGE_REL_ARM64_ABSOLUTE
IMAGE_REL_ARM64_ADDR32
IMAGE_REL_ARM64_ADDR32NB
IMAGE_REL_ARM64_BRANCH26
IMAGE_REL_ARM64_PAGEBASE_REL21
IMAGE_REL_ARM64_REL21
IMAGE_REL_ARM64_PAGEOFFSET_12A
IMAGE_REL_ARM64_PAGEOFFSET_12L
IMAGE_REL_ARM64_SECREL
IMAGE_REL_ARM64_SECREL_LOW12A
IMAGE_REL_ARM64_SECREL_HIGH12A
IMAGE_REL_ARM64_SECREL_LOW12L
IMAGE_REL_ARM64_TOKEN
IMAGE_REL_ARM64_SECTION
IMAGE_REL_ARM64_ADDR64
IMAGE_REL_ARM64_BRANCH19
IMAGE_REL_ARM64_BRANCH14
IMAGE_REL_ARM_ABSOLUTE
IMAGE_REL_ARM_ADDR32
IMAGE_REL_ARM_ADDR32NB
IMAGE_REL_ARM_BRANCH24
IMAGE_REL_ARM_BRANCH11
IMAGE_REL_ARM_TOKEN
IMAGE_REL_ARM_BLX24
IMAGE_REL_ARM_BLX11
IMAGE_REL_ARM_SECTION
IMAGE_REL_ARM_SECREL
IMAGE_REL_ARM_MOV32A
IMAGE_REL_ARM_MOV32T
IMAGE_REL_ARM_BRANCH20T
IMAGE_REL_ARM_BRANCH24T
IMAGE_REL_ARM_BLX23T
IMAGE_REL_AMD64_ABSOLUTE
IMAGE_REL_AMD64_ADDR64
IMAGE_REL_AMD64_ADDR32
IMAGE_REL_AMD64_ADDR32NB
IMAGE_REL_AMD64_REL32
IMAGE_REL_AMD64_REL32_1
IMAGE_REL_AMD64_REL32_2
IMAGE_REL_AMD64_REL32_3
IMAGE_REL_AMD64_REL32_4
IMAGE_REL_AMD64_REL32_5
IMAGE_REL_AMD64_SECTION
IMAGE_REL_AMD64_SECREL
IMAGE_REL_AMD64_SECREL7
IMAGE_REL_AMD64_TOKEN
IMAGE_REL_AMD64_SREL32
IMAGE_REL_AMD64_PAIR
IMAGE_REL_AMD64_SSPAN32
Sections with relocations should have an address of 0
zlib is not available
corrupted compressed section header
unsupported compression type
corrupted uncompressed section size
R_BPF_64_32
R_BPF_64_64
R_PPC64_REL16_HA
R_PPC64_REL16_HI
R_PPC64_REL16_LO
R_PPC64_REL16
R_PPC64_IRELATIVE
R_PPC64_DTPREL16_HIGHA
R_PPC64_DTPREL16_HIGH
R_PPC64_TPREL16_HIGHA
R_PPC64_TPREL16_HIGH
R_PPC64_ADDR16_HIGHA
R_PPC64_ADDR16_HIGH
R_PPC64_TLSLD
R_PPC64_TLSGD
R_PPC64_DTPREL16_HIGHESTA
R_PPC64_DTPREL16_HIGHEST
R_PPC64_DTPREL16_HIGHERA
R_PPC64_DTPREL16_HIGHER
R_PPC64_DTPREL16_LO_DS
R_PPC64_DTPREL16_DS
R_PPC64_TPREL16_HIGHESTA
R_PPC64_TPREL16_HIGHEST
R_PPC64_TPREL16_HIGHERA
R_PPC64_TPREL16_HIGHER
R_PPC64_TPREL16_LO_DS
R_PPC64_TPREL16_DS
R_PPC64_GOT_DTPREL16_HA
R_PPC64_GOT_DTPREL16_HI
R_PPC64_GOT_DTPREL16_LO_DS
R_PPC64_GOT_DTPREL16_DS
R_PPC64_GOT_TPREL16_HA
R_PPC64_GOT_TPREL16_HI
R_PPC64_GOT_TPREL16_LO_DS
R_PPC64_GOT_TPREL16_DS
R_PPC64_GOT_TLSLD16_HA
R_PPC64_GOT_TLSLD16_HI
R_PPC64_GOT_TLSLD16_LO
R_PPC64_GOT_TLSLD16
R_PPC64_GOT_TLSGD16_HA
R_PPC64_GOT_TLSGD16_HI
R_PPC64_GOT_TLSGD16_LO
R_PPC64_GOT_TLSGD16
R_PPC64_DTPREL64
R_PPC64_DTPREL16_HA
R_PPC64_DTPREL16_HI
R_PPC64_DTPREL16_LO
R_PPC64_DTPREL16
R_PPC64_TPREL64
R_PPC64_TPREL16_HA
R_PPC64_TPREL16_HI
R_PPC64_TPREL16_LO
R_PPC64_TPREL16
R_PPC64_DTPMOD64
R_PPC64_TLS
R_PPC64_TOC16_LO_DS
R_PPC64_TOC16_DS
R_PPC64_GOT16_LO_DS
R_PPC64_GOT16_DS
R_PPC64_ADDR16_LO_DS
R_PPC64_ADDR16_DS
R_PPC64_TOC
R_PPC64_TOC16_HA
R_PPC64_TOC16_HI
R_PPC64_TOC16_LO
R_PPC64_TOC16
R_PPC64_REL64
R_PPC64_ADDR16_HIGHESTA
R_PPC64_ADDR16_HIGHEST
R_PPC64_ADDR16_HIGHERA
R_PPC64_ADDR16_HIGHER
R_PPC64_ADDR64
R_PPC64_REL32
R_PPC64_RELATIVE
R_PPC64_JMP_SLOT
R_PPC64_GLOB_DAT
R_PPC64_GOT16_HA
R_PPC64_GOT16_HI
R_PPC64_GOT16_LO
R_PPC64_GOT16
R_PPC64_REL14_BRNTAKEN
R_PPC64_REL14_BRTAKEN
R_PPC64_REL14
R_PPC64_REL24
R_PPC64_ADDR14_BRNTAKEN
R_PPC64_ADDR14_BRTAKEN
R_PPC64_ADDR14
R_PPC64_ADDR16_HA
R_PPC64_ADDR16_HI
R_PPC64_ADDR16_LO
R_PPC64_ADDR16
R_PPC64_ADDR24
R_PPC64_ADDR32
R_PPC_REL16_HA
R_PPC_REL16_HI
R_PPC_REL16_LO
R_PPC_REL16
R_PPC_TLSLD
R_PPC_TLSGD
R_PPC_GOT_DTPREL16_HA
R_PPC_GOT_DTPREL16_HI
R_PPC_GOT_DTPREL16_LO
R_PPC_GOT_DTPREL16
R_PPC_GOT_TPREL16_HA
R_PPC_GOT_TPREL16_HI
R_PPC_GOT_TPREL16_LO
R_PPC_GOT_TPREL16
R_PPC_GOT_TLSLD16_HA
R_PPC_GOT_TLSLD16_HI
R_PPC_GOT_TLSLD16_LO
R_PPC_GOT_TLSLD16
R_PPC_GOT_TLSGD16_HA
R_PPC_GOT_TLSGD16_HI
R_PPC_GOT_TLSGD16_LO
R_PPC_GOT_TLSGD16
R_PPC_DTPREL32
R_PPC_DTPREL16_HA
R_PPC_DTPREL16_HI
R_PPC_DTPREL16_LO
R_PPC_DTPREL16
R_PPC_TPREL32
R_PPC_TPREL16_HA
R_PPC_TPREL16_HI
R_PPC_TPREL16_LO
R_PPC_TPREL16
R_PPC_DTPMOD32
R_PPC_TLS
R_PPC_REL32
R_PPC_LOCAL24PC
R_PPC_JMP_SLOT
R_PPC_PLTREL24
R_PPC_GOT16_HA
R_PPC_GOT16_HI
R_PPC_GOT16_LO
R_PPC_GOT16
R_PPC_REL14_BRNTAKEN
R_PPC_REL14_BRTAKEN
R_PPC_REL14
R_PPC_REL24
R_PPC_ADDR14_BRNTAKEN
R_PPC_ADDR14_BRTAKEN
R_PPC_ADDR14
R_PPC_ADDR16_HA
R_PPC_ADDR16_HI
R_PPC_ADDR16_LO
R_PPC_ADDR16
R_PPC_ADDR24
R_PPC_ADDR32
R_AARCH64_P32_IRELATIVE
R_AARCH64_P32_TLSDESC
R_AARCH64_P32_TLS_TPREL
R_AARCH64_P32_TLS_DTPMOD
R_AARCH64_P32_TLS_DTPREL
R_AARCH64_P32_RELATIVE
R_AARCH64_P32_JUMP_SLOT
R_AARCH64_P32_GLOB_DAT
R_AARCH64_P32_COPY
R_AARCH64_P32_TLSDESC_CALL
R_AARCH64_P32_TLSDESC_ADD_LO12
R_AARCH64_P32_TLSDESC_LD32_LO12
R_AARCH64_P32_TLSDESC_ADR_PAGE21
R_AARCH64_P32_TLSDESC_ADR_PREL21
R_AARCH64_P32_TLSDESC_LD_PREL19
R_AARCH64_P32_TLSLE_LDST128_TPREL_LO12_NC
R_AARCH64_P32_TLSLE_LDST128_TPREL_LO12
R_AARCH64_P32_TLSLE_LDST64_TPREL_LO12_NC
R_AARCH64_P32_TLSLE_LDST64_TPREL_LO12
R_AARCH64_P32_TLSLE_LDST32_TPREL_LO12_NC
R_AARCH64_P32_TLSLE_LDST32_TPREL_LO12
R_AARCH64_P32_TLSLE_LDST16_TPREL_LO12_NC
R_AARCH64_P32_TLSLE_LDST16_TPREL_LO12
R_AARCH64_P32_TLSLE_LDST8_TPREL_LO12_NC
R_AARCH64_P32_TLSLE_LDST8_TPREL_LO12
R_AARCH64_P32_TLSLE_ADD_TPREL_LO12_NC
R_AARCH64_P32_TLSLE_ADD_TPREL_LO12
R_AARCH64_P32_TLSLE_ADD_TPREL_HI12
R_AARCH64_P32_TLSLE_MOVW_TPREL_G0_NC
R_AARCH64_P32_TLSLE_MOVW_TPREL_G0
R_AARCH64_P32_TLSLE_MOVW_TPREL_G1
R_AARCH64_P32_TLSIE_LD_GOTTPREL_PREL19
R_AARCH64_P32_TLSIE_LD32_GOTTPREL_LO12_NC
R_AARCH64_P32_TLSIE_ADR_GOTTPREL_PAGE21
R_AARCH64_P32_TLSLD_LDST128_DTPREL_LO12_NC
R_AARCH64_P32_TLSLD_LDST128_DTPREL_LO12
R_AARCH64_P32_TLSLD_LDST64_DTPREL_LO12_NC
R_AARCH64_P32_TLSLD_LDST64_DTPREL_LO12
R_AARCH64_P32_TLSLD_LDST32_DTPREL_LO12_NC
R_AARCH64_P32_TLSLD_LDST32_DTPREL_LO12
R_AARCH64_P32_TLSLD_LDST16_DTPREL_LO12_NC
R_AARCH64_P32_TLSLD_LDST16_DTPREL_LO12
R_AARCH64_P32_TLSLD_LDST8_DTPREL_LO12_NC
R_AARCH64_P32_TLSLD_LDST8_DTPREL_LO12
R_AARCH64_P32_TLSLD_ADD_DTPREL_LO12_NC
R_AARCH64_P32_TLSLD_ADD_DTPREL_LO12
R_AARCH64_P32_TLSLD_ADD_DTPREL_HI12
R_AARCH64_P32_TLSLD_MOVW_DTPREL_G0_NC
R_AARCH64_P32_TLSLD_MOVW_DTPREL_G0
R_AARCH64_P32_TLSLD_MOVW_DTPREL_G1
R_AARCH64_P32_TLSLD_LD_PREL19
R_AARCH64_P32_TLSLD_ADD_LO12_NC
R_AARCH64_P32_TLSLD_ADR_PAGE21
R_AARCH64_P32_TLSLD_ADR_PREL21
R_AARCH64_P32_TLSGD_ADD_LO12_NC
R_AARCH64_P32_TLSGD_ADR_PAGE21
R_AARCH64_P32_TLSGD_ADR_PREL21
R_AARCH64_P32_LD32_GOTPAGE_LO14
R_AARCH64_P32_LD32_GOT_LO12_NC
R_AARCH64_P32_ADR_GOT_PAGE
R_AARCH64_P32_GOT_LD_PREL19
R_AARCH64_P32_MOVW_PREL_G1
R_AARCH64_P32_MOVW_PREL_G0_NC
R_AARCH64_P32_MOVW_PREL_G0
R_AARCH64_P32_CALL26
R_AARCH64_P32_JUMP26
R_AARCH64_P32_CONDBR19
R_AARCH64_P32_TSTBR14
R_AARCH64_P32_LDST128_ABS_LO12_NC
R_AARCH64_P32_LDST64_ABS_LO12_NC
R_AARCH64_P32_LDST32_ABS_LO12_NC
R_AARCH64_P32_LDST16_ABS_LO12_NC
R_AARCH64_P32_LDST8_ABS_LO12_NC
R_AARCH64_P32_ADD_ABS_LO12_NC
R_AARCH64_P32_ADR_PREL_PG_HI21
R_AARCH64_P32_ADR_PREL_LO21
R_AARCH64_P32_LD_PREL_LO19
R_AARCH64_P32_MOVW_SABS_G0
R_AARCH64_P32_MOVW_UABS_G1
R_AARCH64_P32_MOVW_UABS_G0_NC
R_AARCH64_P32_MOVW_UABS_G0
R_AARCH64_P32_PREL16
R_AARCH64_P32_PREL32
R_AARCH64_P32_ABS16
R_AARCH64_P32_ABS32
R_AARCH64_IRELATIVE
R_AARCH64_TLSDESC
R_AARCH64_TLS_TPREL64
R_AARCH64_TLS_DTPMOD64
R_AARCH64_TLS_DTPREL64
R_AARCH64_RELATIVE
R_AARCH64_JUMP_SLOT
R_AARCH64_GLOB_DAT
R_AARCH64_COPY
R_AARCH64_TLSLD_LDST128_DTPREL_LO12_NC
R_AARCH64_TLSLD_LDST128_DTPREL_LO12
R_AARCH64_TLSLE_LDST128_TPREL_LO12_NC
R_AARCH64_TLSLE_LDST128_TPREL_LO12
R_AARCH64_TLSDESC_CALL
R_AARCH64_TLSDESC_ADD
R_AARCH64_TLSDESC_LDR
R_AARCH64_TLSDESC_OFF_G0_NC
R_AARCH64_TLSDESC_OFF_G1
R_AARCH64_TLSDESC_ADD_LO12
R_AARCH64_TLSDESC_LD64_LO12
R_AARCH64_TLSDESC_ADR_PAGE21
R_AARCH64_TLSDESC_ADR_PREL21
R_AARCH64_TLSDESC_LD_PREL19
R_AARCH64_TLSLE_LDST64_TPREL_LO12_NC
R_AARCH64_TLSLE_LDST64_TPREL_LO12
R_AARCH64_TLSLE_LDST32_TPREL_LO12_NC
R_AARCH64_TLSLE_LDST32_TPREL_LO12
R_AARCH64_TLSLE_LDST16_TPREL_LO12_NC
R_AARCH64_TLSLE_LDST16_TPREL_LO12
R_AARCH64_TLSLE_LDST8_TPREL_LO12_NC
R_AARCH64_TLSLE_LDST8_TPREL_LO12
R_AARCH64_TLSLE_ADD_TPREL_LO12_NC
R_AARCH64_TLSLE_ADD_TPREL_LO12
R_AARCH64_TLSLE_ADD_TPREL_HI12
R_AARCH64_TLSLE_MOVW_TPREL_G0_NC
R_AARCH64_TLSLE_MOVW_TPREL_G0
R_AARCH64_TLSLE_MOVW_TPREL_G1_NC
R_AARCH64_TLSLE_MOVW_TPREL_G1
R_AARCH64_TLSLE_MOVW_TPREL_G2
R_AARCH64_TLSIE_LD_GOTTPREL_PREL19
R_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC
R_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21
R_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC
R_AARCH64_TLSIE_MOVW_GOTTPREL_G1
R_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC
R_AARCH64_TLSLD_LDST64_DTPREL_LO12
R_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC
R_AARCH64_TLSLD_LDST32_DTPREL_LO12
R_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC
R_AARCH64_TLSLD_LDST16_DTPREL_LO12
R_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC
R_AARCH64_TLSLD_LDST8_DTPREL_LO12
R_AARCH64_TLSLD_ADD_DTPREL_LO12_NC
R_AARCH64_TLSLD_ADD_DTPREL_LO12
R_AARCH64_TLSLD_ADD_DTPREL_HI12
R_AARCH64_TLSLD_MOVW_DTPREL_G0_NC
R_AARCH64_TLSLD_MOVW_DTPREL_G0
R_AARCH64_TLSLD_MOVW_DTPREL_G1_NC
R_AARCH64_TLSLD_MOVW_DTPREL_G1
R_AARCH64_TLSLD_MOVW_DTPREL_G2
R_AARCH64_TLSLD_LD_PREL19
R_AARCH64_TLSLD_MOVW_G0_NC
R_AARCH64_TLSLD_MOVW_G1
R_AARCH64_TLSLD_ADD_LO12_NC
R_AARCH64_TLSLD_ADR_PAGE21
R_AARCH64_TLSLD_ADR_PREL21
R_AARCH64_TLSGD_MOVW_G0_NC
R_AARCH64_TLSGD_MOVW_G1
R_AARCH64_TLSGD_ADD_LO12_NC
R_AARCH64_TLSGD_ADR_PAGE21
R_AARCH64_TLSGD_ADR_PREL21
R_AARCH64_LD64_GOTPAGE_LO15
R_AARCH64_LD64_GOT_LO12_NC
R_AARCH64_ADR_GOT_PAGE
R_AARCH64_LD64_GOTOFF_LO15
R_AARCH64_GOT_LD_PREL19
R_AARCH64_GOTREL32
R_AARCH64_GOTREL64
R_AARCH64_MOVW_GOTOFF_G3
R_AARCH64_MOVW_GOTOFF_G2_NC
R_AARCH64_MOVW_GOTOFF_G2
R_AARCH64_MOVW_GOTOFF_G1_NC
R_AARCH64_MOVW_GOTOFF_G1
R_AARCH64_MOVW_GOTOFF_G0_NC
R_AARCH64_MOVW_GOTOFF_G0
R_AARCH64_LDST128_ABS_LO12_NC
R_AARCH64_MOVW_PREL_G3
R_AARCH64_MOVW_PREL_G2_NC
R_AARCH64_MOVW_PREL_G2
R_AARCH64_MOVW_PREL_G1_NC
R_AARCH64_MOVW_PREL_G1
R_AARCH64_MOVW_PREL_G0_NC
R_AARCH64_MOVW_PREL_G0
R_AARCH64_LDST64_ABS_LO12_NC
R_AARCH64_LDST32_ABS_LO12_NC
R_AARCH64_LDST16_ABS_LO12_NC
R_AARCH64_CALL26
R_AARCH64_JUMP26
R_AARCH64_CONDBR19
R_AARCH64_TSTBR14
R_AARCH64_LDST8_ABS_LO12_NC
R_AARCH64_ADD_ABS_LO12_NC
R_AARCH64_ADR_PREL_PG_HI21_NC
R_AARCH64_ADR_PREL_PG_HI21
R_AARCH64_ADR_PREL_LO21
R_AARCH64_LD_PREL_LO19
R_AARCH64_MOVW_SABS_G2
R_AARCH64_MOVW_SABS_G1
R_AARCH64_MOVW_SABS_G0
R_AARCH64_MOVW_UABS_G3
R_AARCH64_MOVW_UABS_G2_NC
R_AARCH64_MOVW_UABS_G2
R_AARCH64_MOVW_UABS_G1_NC
R_AARCH64_MOVW_UABS_G1
R_AARCH64_MOVW_UABS_G0_NC
R_AARCH64_MOVW_UABS_G0
R_AARCH64_PREL16
R_AARCH64_PREL32
R_AARCH64_PREL64
R_AARCH64_ABS16
R_AARCH64_ABS32
R_AARCH64_ABS64
R_AARCH64_NONE
R_PPC_NONE
R_PPC64_NONE
R_BPF_NONE
R_AMDGPU_NONE
R_AMDGPU_ABS32_LO
R_AMDGPU_ABS32_HI
R_AMDGPU_ABS64
R_AMDGPU_REL32
R_AMDGPU_REL64
R_AMDGPU_ABS32
R_AMDGPU_GOTPCREL
R_AMDGPU_GOTPCREL32_LO
R_AMDGPU_GOTPCREL32_HI
R_AMDGPU_REL32_LO
R_AMDGPU_REL32_HI
R_AMDGPU_RELATIVE64
R_SPARC_NONE
R_SPARC_8
R_SPARC_16
R_SPARC_32
R_SPARC_DISP8
R_SPARC_DISP16
R_SPARC_DISP32
R_SPARC_WDISP30
R_SPARC_WDISP22
R_SPARC_HI22
R_SPARC_22
R_SPARC_13
R_SPARC_LO10
R_SPARC_GOT10
R_SPARC_GOT13
R_SPARC_GOT22
R_SPARC_PC10
R_SPARC_PC22
R_SPARC_WPLT30
R_SPARC_COPY
R_SPARC_GLOB_DAT
R_SPARC_JMP_SLOT
R_SPARC_RELATIVE
R_SPARC_UA32
R_SPARC_PLT32
R_SPARC_HIPLT22
R_SPARC_LOPLT10
R_SPARC_PCPLT32
R_SPARC_PCPLT22
R_SPARC_PCPLT10
R_SPARC_10
R_SPARC_11
R_SPARC_64
R_SPARC_OLO10
R_SPARC_HH22
R_SPARC_HM10
R_SPARC_LM22
R_SPARC_PC_HH22
R_SPARC_PC_HM10
R_SPARC_PC_LM22
R_SPARC_WDISP16
R_SPARC_WDISP19
R_SPARC_7
R_SPARC_5
R_SPARC_6
R_SPARC_DISP64
R_SPARC_PLT64
R_SPARC_HIX22
R_SPARC_LOX10
R_SPARC_H44
R_SPARC_M44
R_SPARC_L44
R_SPARC_REGISTER
R_SPARC_UA64
R_SPARC_UA16
R_SPARC_TLS_GD_HI22
R_SPARC_TLS_GD_LO10
R_SPARC_TLS_GD_ADD
R_SPARC_TLS_GD_CALL
R_SPARC_TLS_LDM_HI22
R_SPARC_TLS_LDM_LO10
R_SPARC_TLS_LDM_ADD
R_SPARC_TLS_LDM_CALL
R_SPARC_TLS_LDO_HIX22
R_SPARC_TLS_LDO_LOX10
R_SPARC_TLS_LDO_ADD
R_SPARC_TLS_IE_HI22
R_SPARC_TLS_IE_LO10
R_SPARC_TLS_IE_LD
R_SPARC_TLS_IE_LDX
R_SPARC_TLS_IE_ADD
R_SPARC_TLS_LE_HIX22
R_SPARC_TLS_LE_LOX10
R_SPARC_TLS_DTPMOD32
R_SPARC_TLS_DTPMOD64
R_SPARC_TLS_DTPOFF32
R_SPARC_TLS_DTPOFF64
R_SPARC_TLS_TPOFF32
R_SPARC_TLS_TPOFF64
R_SPARC_GOTDATA_HIX22
R_SPARC_GOTDATA_LOX10
R_SPARC_GOTDATA_OP_HIX22
R_SPARC_GOTDATA_OP_LOX10
R_SPARC_GOTDATA_OP
R_390_NONE
R_390_8
R_390_12
R_390_16
R_390_32
R_390_PC32
R_390_GOT12
R_390_GOT32
R_390_PLT32
R_390_COPY
R_390_GLOB_DAT
R_390_JMP_SLOT
R_390_RELATIVE
R_390_GOTOFF
R_390_GOTPC
R_390_GOT16
R_390_PC16
R_390_PC16DBL
R_390_PLT16DBL
R_390_PC32DBL
R_390_PLT32DBL
R_390_GOTPCDBL
R_390_64
R_390_PC64
R_390_GOT64
R_390_PLT64
R_390_GOTENT
R_390_GOTOFF16
R_390_GOTOFF64
R_390_GOTPLT12
R_390_GOTPLT16
R_390_GOTPLT32
R_390_GOTPLT64
R_390_GOTPLTENT
R_390_PLTOFF16
R_390_PLTOFF32
R_390_PLTOFF64
R_390_TLS_LOAD
R_390_TLS_GDCALL
R_390_TLS_LDCALL
R_390_TLS_GD32
R_390_TLS_GD64
R_390_TLS_GOTIE12
R_390_TLS_GOTIE32
R_390_TLS_GOTIE64
R_390_TLS_LDM32
R_390_TLS_LDM64
R_390_TLS_IE32
R_390_TLS_IE64
R_390_TLS_IEENT
R_390_TLS_LE32
R_390_TLS_LE64
R_390_TLS_LDO32
R_390_TLS_LDO64
R_390_TLS_DTPMOD
R_390_TLS_DTPOFF
R_390_TLS_TPOFF
R_390_20
R_390_GOT20
R_390_GOTPLT20
R_390_TLS_GOTIE20
R_390_IRELATIVE
R_390_PC12DBL
R_390_PLT12DBL
R_390_PC24DBL
R_390_PLT24DBL
R_RISCV_NONE
R_RISCV_32
R_RISCV_64
R_RISCV_RELATIVE
R_RISCV_COPY
R_RISCV_JUMP_SLOT
R_RISCV_TLS_DTPMOD32
R_RISCV_TLS_DTPMOD64
R_RISCV_TLS_DTPREL32
R_RISCV_TLS_DTPREL64
R_RISCV_TLS_TPREL32
R_RISCV_TLS_TPREL64
R_RISCV_BRANCH
R_RISCV_JAL
R_RISCV_CALL
R_RISCV_CALL_PLT
R_RISCV_GOT_HI20
R_RISCV_TLS_GOT_HI20
R_RISCV_TLS_GD_HI20
R_RISCV_PCREL_HI20
R_RISCV_PCREL_LO12_I
R_RISCV_PCREL_LO12_S
R_RISCV_HI20
R_RISCV_LO12_I
R_RISCV_LO12_S
R_RISCV_TPREL_HI20
R_RISCV_TPREL_LO12_I
R_RISCV_TPREL_LO12_S
R_RISCV_TPREL_ADD
R_RISCV_ADD8
R_RISCV_ADD16
R_RISCV_ADD32
R_RISCV_ADD64
R_RISCV_SUB8
R_RISCV_SUB16
R_RISCV_SUB32
R_RISCV_SUB64
R_RISCV_GNU_VTINHERIT
R_RISCV_GNU_VTENTRY
R_RISCV_ALIGN
R_RISCV_RVC_BRANCH
R_RISCV_RVC_JUMP
R_RISCV_RVC_LUI
R_RISCV_GPREL_I
R_RISCV_GPREL_S
R_RISCV_TPREL_I
R_RISCV_TPREL_S
R_RISCV_RELAX
R_RISCV_SUB6
R_RISCV_SET6
R_RISCV_SET8
R_RISCV_SET16
R_RISCV_SET32
R_RISCV_32_PCREL
R_LANAI_NONE
R_LANAI_21
R_LANAI_21_F
R_LANAI_25
R_LANAI_32
R_LANAI_HI16
R_LANAI_LO16
R_HEX_NONE
R_HEX_B22_PCREL
R_HEX_B15_PCREL
R_HEX_B7_PCREL
R_HEX_LO16
R_HEX_HI16
R_HEX_32
R_HEX_16
R_HEX_8
R_HEX_GPREL16_0
R_HEX_GPREL16_1
R_HEX_GPREL16_2
R_HEX_GPREL16_3
R_HEX_HL16
R_HEX_B13_PCREL
R_HEX_B9_PCREL
R_HEX_B32_PCREL_X
R_HEX_32_6_X
R_HEX_B22_PCREL_X
R_HEX_B15_PCREL_X
R_HEX_B13_PCREL_X
R_HEX_B9_PCREL_X
R_HEX_B7_PCREL_X
R_HEX_16_X
R_HEX_12_X
R_HEX_11_X
R_HEX_10_X
R_HEX_9_X
R_HEX_8_X
R_HEX_7_X
R_HEX_6_X
R_HEX_32_PCREL
R_HEX_COPY
R_HEX_GLOB_DAT
R_HEX_JMP_SLOT
R_HEX_RELATIVE
R_HEX_PLT_B22_PCREL
R_HEX_GOTREL_LO16
R_HEX_GOTREL_HI16
R_HEX_GOTREL_32
R_HEX_GOT_LO16
R_HEX_GOT_HI16
R_HEX_GOT_32
R_HEX_GOT_16
R_HEX_DTPMOD_32
R_HEX_DTPREL_LO16
R_HEX_DTPREL_HI16
R_HEX_DTPREL_32
R_HEX_DTPREL_16
R_HEX_GD_PLT_B22_PCREL
R_HEX_GD_GOT_LO16
R_HEX_GD_GOT_HI16
R_HEX_GD_GOT_32
R_HEX_GD_GOT_16
R_HEX_IE_LO16
R_HEX_IE_HI16
R_HEX_IE_32
R_HEX_IE_GOT_LO16
R_HEX_IE_GOT_HI16
R_HEX_IE_GOT_32
R_HEX_IE_GOT_16
R_HEX_TPREL_LO16
R_HEX_TPREL_HI16
R_HEX_TPREL_32
R_HEX_TPREL_16
R_HEX_6_PCREL_X
R_HEX_GOTREL_32_6_X
R_HEX_GOTREL_16_X
R_HEX_GOTREL_11_X
R_HEX_GOT_32_6_X
R_HEX_GOT_16_X
R_HEX_GOT_11_X
R_HEX_DTPREL_32_6_X
R_HEX_DTPREL_16_X
R_HEX_DTPREL_11_X
R_HEX_GD_GOT_32_6_X
R_HEX_GD_GOT_16_X
R_HEX_GD_GOT_11_X
R_HEX_IE_32_6_X
R_HEX_IE_16_X
R_HEX_IE_GOT_32_6_X
R_HEX_IE_GOT_16_X
R_HEX_IE_GOT_11_X
R_HEX_TPREL_32_6_X
R_HEX_TPREL_16_X
R_HEX_TPREL_11_X
R_HEX_LD_PLT_B22_PCREL
R_HEX_LD_GOT_LO16
R_HEX_LD_GOT_HI16
R_HEX_LD_GOT_32
R_HEX_LD_GOT_16
R_HEX_LD_GOT_32_6_X
R_HEX_LD_GOT_16_X
R_HEX_LD_GOT_11_X
R_HEX_23_REG
R_HEX_GD_PLT_B22_PCREL_X
R_HEX_GD_PLT_B32_PCREL_X
R_HEX_LD_PLT_B22_PCREL_X
R_HEX_LD_PLT_B32_PCREL_X
R_HEX_27_REG
R_AVR_NONE
R_AVR_32
R_AVR_7_PCREL
R_AVR_13_PCREL
R_AVR_16
R_AVR_16_PM
R_AVR_LO8_LDI
R_AVR_HI8_LDI
R_AVR_HH8_LDI
R_AVR_LO8_LDI_NEG
R_AVR_HI8_LDI_NEG
R_AVR_HH8_LDI_NEG
R_AVR_LO8_LDI_PM
R_AVR_HI8_LDI_PM
R_AVR_HH8_LDI_PM
R_AVR_LO8_LDI_PM_NEG
R_AVR_HI8_LDI_PM_NEG
R_AVR_HH8_LDI_PM_NEG
R_AVR_CALL
R_AVR_LDI
R_AVR_6
R_AVR_6_ADIW
R_AVR_MS8_LDI
R_AVR_MS8_LDI_NEG
R_AVR_LO8_LDI_GS
R_AVR_HI8_LDI_GS
R_AVR_8
R_AVR_8_LO8
R_AVR_8_HI8
R_AVR_8_HLO8
R_AVR_DIFF8
R_AVR_DIFF16
R_AVR_DIFF32
R_AVR_LDS_STS_16
R_AVR_PORT6
R_AVR_PORT5
R_ARC_NONE
R_ARC_8
R_ARC_16
R_ARC_24
R_ARC_32
R_ARC_N8
R_ARC_N16
R_ARC_N24
R_ARC_N32
R_ARC_SDA
R_ARC_SECTOFF
R_ARC_S21H_PCREL
R_ARC_S21W_PCREL
R_ARC_S25H_PCREL
R_ARC_S25W_PCREL
R_ARC_SDA32
R_ARC_SDA_LDST
R_ARC_SDA_LDST1
R_ARC_SDA_LDST2
R_ARC_SDA16_LD
R_ARC_SDA16_LD1
R_ARC_SDA16_LD2
R_ARC_S13_PCREL
R_ARC_W
R_ARC_32_ME
R_ARC_N32_ME
R_ARC_SECTOFF_ME
R_ARC_SDA32_ME
R_ARC_W_ME
R_AC_SECTOFF_U8
R_AC_SECTOFF_U8_1
R_AC_SECTOFF_U8_2
R_AC_SECTOFF_S9
R_AC_SECTOFF_S9_1
R_AC_SECTOFF_S9_2
R_ARC_SECTOFF_ME_1
R_ARC_SECTOFF_ME_2
R_ARC_SECTOFF_1
R_ARC_SECTOFF_2
R_ARC_SDA_12
R_ARC_SDA16_ST2
R_ARC_32_PCREL
R_ARC_PC32
R_ARC_GOTPC32
R_ARC_PLT32
R_ARC_COPY
R_ARC_GLOB_DAT
R_ARC_JMP_SLOT
R_ARC_RELATIVE
R_ARC_GOTOFF
R_ARC_GOTPC
R_ARC_GOT32
R_ARC_S21W_PCREL_PLT
R_ARC_S25H_PCREL_PLT
R_ARC_JLI_SECTOFF
R_ARC_TLS_DTPMOD
R_ARC_TLS_DTPOFF
R_ARC_TLS_TPOFF
R_ARC_TLS_GD_GOT
R_ARC_TLS_GD_LD
R_ARC_TLS_GD_CALL
R_ARC_TLS_IE_GOT
R_ARC_TLS_DTPOFF_S9
R_ARC_TLS_LE_S9
R_ARC_TLS_LE_32
R_ARC_S25W_PCREL_PLT
R_ARC_S21H_PCREL_PLT
R_ARC_NPS_CMEM16
R_ARC_32_ME_S
R_ARM_NONE
R_ARM_PC24
R_ARM_ABS32
R_ARM_REL32
R_ARM_LDR_PC_G0
R_ARM_ABS16
R_ARM_ABS12
R_ARM_THM_ABS5
R_ARM_ABS8
R_ARM_SBREL32
R_ARM_THM_CALL
R_ARM_THM_PC8
R_ARM_BREL_ADJ
R_ARM_TLS_DESC
R_ARM_THM_SWI8
R_ARM_XPC25
R_ARM_THM_XPC22
R_ARM_TLS_DTPMOD32
R_ARM_TLS_DTPOFF32
R_ARM_TLS_TPOFF32
R_ARM_COPY
R_ARM_GLOB_DAT
R_ARM_JUMP_SLOT
R_ARM_RELATIVE
R_ARM_GOTOFF32
R_ARM_BASE_PREL
R_ARM_GOT_BREL
R_ARM_PLT32
R_ARM_CALL
R_ARM_JUMP24
R_ARM_THM_JUMP24
R_ARM_BASE_ABS
R_ARM_ALU_PCREL_7_0
R_ARM_ALU_PCREL_15_8
R_ARM_ALU_PCREL_23_15
R_ARM_LDR_SBREL_11_0_NC
R_ARM_ALU_SBREL_19_12_NC
R_ARM_ALU_SBREL_27_20_CK
R_ARM_TARGET1
R_ARM_SBREL31
R_ARM_V4BX
R_ARM_TARGET2
R_ARM_PREL31
R_ARM_MOVW_ABS_NC
R_ARM_MOVT_ABS
R_ARM_MOVW_PREL_NC
R_ARM_MOVT_PREL
R_ARM_THM_MOVW_ABS_NC
R_ARM_THM_MOVT_ABS
R_ARM_THM_MOVW_PREL_NC
R_ARM_THM_MOVT_PREL
R_ARM_THM_JUMP19
R_ARM_THM_JUMP6
R_ARM_THM_ALU_PREL_11_0
R_ARM_THM_PC12
R_ARM_ABS32_NOI
R_ARM_REL32_NOI
R_ARM_ALU_PC_G0_NC
R_ARM_ALU_PC_G0
R_ARM_ALU_PC_G1_NC
R_ARM_ALU_PC_G1
R_ARM_ALU_PC_G2
R_ARM_LDR_PC_G1
R_ARM_LDR_PC_G2
R_ARM_LDRS_PC_G0
R_ARM_LDRS_PC_G1
R_ARM_LDRS_PC_G2
R_ARM_LDC_PC_G0
R_ARM_LDC_PC_G1
R_ARM_LDC_PC_G2
R_ARM_ALU_SB_G0_NC
R_ARM_ALU_SB_G0
R_ARM_ALU_SB_G1_NC
R_ARM_ALU_SB_G1
R_ARM_ALU_SB_G2
R_ARM_LDR_SB_G0
R_ARM_LDR_SB_G1
R_ARM_LDR_SB_G2
R_ARM_LDRS_SB_G0
R_ARM_LDRS_SB_G1
R_ARM_LDRS_SB_G2
R_ARM_LDC_SB_G0
R_ARM_LDC_SB_G1
R_ARM_LDC_SB_G2
R_ARM_MOVW_BREL_NC
R_ARM_MOVT_BREL
R_ARM_MOVW_BREL
R_ARM_THM_MOVW_BREL_NC
R_ARM_THM_MOVT_BREL
R_ARM_THM_MOVW_BREL
R_ARM_TLS_GOTDESC
R_ARM_TLS_CALL
R_ARM_TLS_DESCSEQ
R_ARM_THM_TLS_CALL
R_ARM_PLT32_ABS
R_ARM_GOT_ABS
R_ARM_GOT_PREL
R_ARM_GOT_BREL12
R_ARM_GOTOFF12
R_ARM_GOTRELAX
R_ARM_GNU_VTENTRY
R_ARM_GNU_VTINHERIT
R_ARM_THM_JUMP11
R_ARM_THM_JUMP8
R_ARM_TLS_GD32
R_ARM_TLS_LDM32
R_ARM_TLS_LDO32
R_ARM_TLS_IE32
R_ARM_TLS_LE32
R_ARM_TLS_LDO12
R_ARM_TLS_LE12
R_ARM_TLS_IE12GP
R_ARM_PRIVATE_0
R_ARM_PRIVATE_1
R_ARM_PRIVATE_2
R_ARM_PRIVATE_3
R_ARM_PRIVATE_4
R_ARM_PRIVATE_5
R_ARM_PRIVATE_6
R_ARM_PRIVATE_7
R_ARM_PRIVATE_8
R_ARM_PRIVATE_9
R_ARM_PRIVATE_10
R_ARM_PRIVATE_11
R_ARM_PRIVATE_12
R_ARM_PRIVATE_13
R_ARM_PRIVATE_14
R_ARM_PRIVATE_15
R_ARM_ME_TOO
R_ARM_THM_TLS_DESCSEQ16
R_ARM_THM_TLS_DESCSEQ32
R_ARM_IRELATIVE
R_MIPS_NONE
R_MIPS_16
R_MIPS_32
R_MIPS_REL32
R_MIPS_26
R_MIPS_HI16
R_MIPS_LO16
R_MIPS_GPREL16
R_MIPS_LITERAL
R_MIPS_GOT16
R_MIPS_PC16
R_MIPS_CALL16
R_MIPS_GPREL32
R_MIPS_UNUSED1
R_MIPS_UNUSED2
R_MIPS_UNUSED3
R_MIPS_SHIFT5
R_MIPS_SHIFT6
R_MIPS_64
R_MIPS_GOT_DISP
R_MIPS_GOT_PAGE
R_MIPS_GOT_OFST
R_MIPS_GOT_HI16
R_MIPS_GOT_LO16
R_MIPS_SUB
R_MIPS_INSERT_A
R_MIPS_INSERT_B
R_MIPS_DELETE
R_MIPS_HIGHER
R_MIPS_HIGHEST
R_MIPS_CALL_HI16
R_MIPS_CALL_LO16
R_MIPS_SCN_DISP
R_MIPS_REL16
R_MIPS_ADD_IMMEDIATE
R_MIPS_PJUMP
R_MIPS_RELGOT
R_MIPS_JALR
R_MIPS_TLS_DTPMOD32
R_MIPS_TLS_DTPREL32
R_MIPS_TLS_DTPMOD64
R_MIPS_TLS_DTPREL64
R_MIPS_TLS_GD
R_MIPS_TLS_LDM
R_MIPS_TLS_DTPREL_HI16
R_MIPS_TLS_DTPREL_LO16
R_MIPS_TLS_GOTTPREL
R_MIPS_TLS_TPREL32
R_MIPS_TLS_TPREL64
R_MIPS_TLS_TPREL_HI16
R_MIPS_TLS_TPREL_LO16
R_MIPS_GLOB_DAT
R_MIPS_PC21_S2
R_MIPS_PC26_S2
R_MIPS_PC18_S3
R_MIPS_PC19_S2
R_MIPS_PCHI16
R_MIPS_PCLO16
R_MIPS16_26
R_MIPS16_GPREL
R_MIPS16_GOT16
R_MIPS16_CALL16
R_MIPS16_HI16
R_MIPS16_LO16
R_MIPS16_TLS_GD
R_MIPS16_TLS_LDM
R_MIPS16_TLS_DTPREL_HI16
R_MIPS16_TLS_DTPREL_LO16
R_MIPS16_TLS_GOTTPREL
R_MIPS16_TLS_TPREL_HI16
R_MIPS16_TLS_TPREL_LO16
R_MIPS_COPY
R_MIPS_JUMP_SLOT
R_MICROMIPS_26_S1
R_MICROMIPS_HI16
R_MICROMIPS_LO16
R_MICROMIPS_GPREL16
R_MICROMIPS_LITERAL
R_MICROMIPS_GOT16
R_MICROMIPS_PC7_S1
R_MICROMIPS_PC10_S1
R_MICROMIPS_PC16_S1
R_MICROMIPS_CALL16
R_MICROMIPS_GOT_DISP
R_MICROMIPS_GOT_PAGE
R_MICROMIPS_GOT_OFST
R_MICROMIPS_GOT_HI16
R_MICROMIPS_GOT_LO16
R_MICROMIPS_SUB
R_MICROMIPS_HIGHER
R_MICROMIPS_HIGHEST
R_MICROMIPS_CALL_HI16
R_MICROMIPS_CALL_LO16
R_MICROMIPS_SCN_DISP
R_MICROMIPS_JALR
R_MICROMIPS_HI0_LO16
R_MICROMIPS_TLS_GD
R_MICROMIPS_TLS_LDM
R_MICROMIPS_TLS_DTPREL_HI16
R_MICROMIPS_TLS_DTPREL_LO16
R_MICROMIPS_TLS_GOTTPREL
R_MICROMIPS_TLS_TPREL_HI16
R_MICROMIPS_TLS_TPREL_LO16
R_MICROMIPS_GPREL7_S2
R_MICROMIPS_PC23_S2
R_MICROMIPS_PC21_S1
R_MICROMIPS_PC26_S1
R_MICROMIPS_PC18_S3
R_MICROMIPS_PC19_S2
R_MIPS_NUM
R_MIPS_PC32
R_MIPS_EH
R_386_NONE
R_386_32
R_386_PC32
R_386_GOT32
R_386_PLT32
R_386_COPY
R_386_GLOB_DAT
R_386_JUMP_SLOT
R_386_RELATIVE
R_386_GOTOFF
R_386_GOTPC
R_386_32PLT
R_386_TLS_TPOFF
R_386_TLS_IE
R_386_TLS_GOTIE
R_386_TLS_LE
R_386_TLS_GD
R_386_TLS_LDM
R_386_16
R_386_PC16
R_386_8
R_386_PC8
R_386_TLS_GD_32
R_386_TLS_GD_PUSH
R_386_TLS_GD_CALL
R_386_TLS_GD_POP
R_386_TLS_LDM_32
R_386_TLS_LDM_PUSH
R_386_TLS_LDM_CALL
R_386_TLS_LDM_POP
R_386_TLS_LDO_32
R_386_TLS_IE_32
R_386_TLS_LE_32
R_386_TLS_DTPMOD32
R_386_TLS_DTPOFF32
R_386_TLS_TPOFF32
R_386_TLS_GOTDESC
R_386_TLS_DESC_CALL
R_386_TLS_DESC
R_386_IRELATIVE
R_386_GOT32X
R_X86_64_NONE
R_X86_64_64
R_X86_64_PC32
R_X86_64_GOT32
R_X86_64_PLT32
R_X86_64_COPY
R_X86_64_GLOB_DAT
R_X86_64_JUMP_SLOT
R_X86_64_RELATIVE
R_X86_64_GOTPCREL
R_X86_64_32
R_X86_64_32S
R_X86_64_16
R_X86_64_PC16
R_X86_64_8
R_X86_64_PC8
R_X86_64_DTPMOD64
R_X86_64_DTPOFF64
R_X86_64_TPOFF64
R_X86_64_TLSGD
R_X86_64_TLSLD
R_X86_64_DTPOFF32
R_X86_64_GOTTPOFF
R_X86_64_TPOFF32
R_X86_64_PC64
R_X86_64_GOTOFF64
R_X86_64_GOTPC32
R_X86_64_GOT64
R_X86_64_GOTPCREL64
R_X86_64_GOTPC64
R_X86_64_GOTPLT64
R_X86_64_PLTOFF64
R_X86_64_SIZE32
R_X86_64_SIZE64
R_X86_64_GOTPC32_TLSDESC
R_X86_64_TLSDESC_CALL
R_X86_64_TLSDESC
R_X86_64_IRELATIVE
R_X86_64_GOTPCRELX
R_X86_64_REX_GOTPCRELX
SHT_GNU_versym
SHT_GNU_verneed
SHT_GNU_verdef
SHT_GNU_HASH
SHT_GNU_ATTRIBUTES
SHT_LLVM_ADDRSIG
SHT_LLVM_CALL_GRAPH_PROFILE
SHT_LLVM_LINKER_OPTIONS
SHT_LLVM_ODRTAB
SHT_ANDROID_RELR
SHT_ANDROID_RELA
SHT_ANDROID_REL
SHT_RELR
SHT_SYMTAB_SHNDX
SHT_GROUP
SHT_PREINIT_ARRAY
SHT_FINI_ARRAY
SHT_INIT_ARRAY
SHT_DYNSYM
SHT_SHLIB
SHT_REL
SHT_NOBITS
SHT_NOTE
SHT_DYNAMIC
SHT_HASH
SHT_RELA
SHT_STRTAB
SHT_SYMTAB
SHT_PROGBITS
SHT_MIPS_DWARF
SHT_MIPS_ABIFLAGS
SHT_MIPS_OPTIONS
SHT_HEX_ORDERED
SHT_X86_64_UNWIND
SHT_MIPS_REGINFO
SHT_NULL
SHT_ARM_EXIDX
SHT_ARM_PREEMPTMAP
SHT_ARM_ATTRIBUTES
SHT_ARM_DEBUGOVERLAY
SHT_ARM_OVERLAYSECTION
invalid sh_type for string table, expected SHT_STRTAB
empty string table
string table non-null terminated
invalid sh_type for symbol table, expected SHT_SYMTAB or SHT_DYNSYM
invalid section index
invalid section header entry size (e_shentsize) in ELF header
section header table goes past the end of the file
section table goes past the end of file
invalid sh_type
invalid section contents size
size is not a multiple of sh_entsize
FILTER
AUXILIARY
VERNEEDNUM
VERNEED
VERDEFNUM
VERDEF
VERSYM
FLAGS_1
RELCOUNT
RELACOUNT
TLSDESC_GOT
TLSDESC_PLT
GNU_HASH
ANDROID_RELRENT
ANDROID_RELRSZ
ANDROID_RELR
ANDROID_RELASZ
ANDROID_RELA
ANDROID_RELSZ
ANDROID_REL
RELRENT
RELR
RELRSZ
SYMTAB_SHNDX
PREINIT_ARRAYSZ
PREINIT_ARRAY
FLAGS
RUNPATH
FINI_ARRAYSZ
INIT_ARRAYSZ
FINI_ARRAY
INIT_ARRAY
BIND_NOW
JMPREL
TEXTREL
DEBUG
PLTREL
RELENT
RELSZ
SYMBOLIC
RPATH
SONAME
FINI
INIT
SYMENT
STRSZ
RELAENT
RELASZ
RELA
SYMTAB
STRTAB
HASH
PLTGOT
PLTRELSZ
NEEDED
PPC64_GLINK
__null
MIPS_RLD_VERSION
MIPS_TIME_STAMP
MIPS_ICHECKSUM
MIPS_IVERSION
MIPS_FLAGS
MIPS_BASE_ADDRESS
MIPS_MSYM
MIPS_CONFLICT
MIPS_LIBLIST
MIPS_LOCAL_GOTNO
MIPS_CONFLICTNO
MIPS_LIBLISTNO
MIPS_SYMTABNO
MIPS_UNREFEXTNO
MIPS_GOTSYM
MIPS_HIPAGENO
MIPS_RLD_MAP
MIPS_DELTA_CLASS
MIPS_DELTA_CLASS_NO
MIPS_DELTA_INSTANCE
MIPS_DELTA_INSTANCE_NO
MIPS_DELTA_RELOC
MIPS_DELTA_RELOC_NO
MIPS_DELTA_SYM
MIPS_DELTA_SYM_NO
MIPS_DELTA_CLASSSYM
MIPS_DELTA_CLASSSYM_NO
MIPS_CXX_FLAGS
MIPS_PIXIE_INIT
MIPS_SYMBOL_LIB
MIPS_LOCALPAGE_GOTIDX
MIPS_LOCAL_GOTIDX
MIPS_HIDDEN_GOTIDX
MIPS_PROTECTED_GOTIDX
MIPS_OPTIONS
MIPS_INTERFACE
MIPS_DYNSTR_ALIGN
MIPS_INTERFACE_SIZE
MIPS_RLD_TEXT_RESOLVE_ADDR
MIPS_PERF_SUFFIX
MIPS_COMPACT_SIZE
MIPS_GP_VALUE
MIPS_AUX_DYNAMIC
MIPS_PLTGOT
MIPS_RWPLT
MIPS_RLD_MAP_REL
HEXAGON_SYMSZ
HEXAGON_VER
HEXAGON_PLT
Invalid buffer
invalid empty dynamic section
malformed dynamic section
dynamic sections must be DT_NULL terminated
invalid e_phentsize
program headers longer than binary
Virtual address is not in any segment
invalid packed relocation header
relocation group unexpectedly large
attempt to iterate notes of non-note program header
invalid program header offset/size
ELF note overflows container
attempt to iterate notes of non-note section
invalid section offset/size
index past the end of the symbol table
invalid section name
invalid string offset
invalid symbol index
v5tej
aclass
rclass
hwdiv
mclass
thumb2
hwdiv-arm
mips2
mips3
mips4
mips5
mips32
mips32r2
mips64r2
mips32r6
mips64r6
cnmips
mips16
micromips
Insufficient alignment
Invalid ELF data
Invalid ELF class
Section is not SHT_RELA
invalid sh_entsize
invalid section offset
Invalid ELFCLASS!
ELF64-unknown
ELF64-BPF
ELF64-amdgpu
ELF64-mips
ELF64-sparc
ELF64-s390
ELF64-riscv
ELF64-ppc64
ELF64-aarch64-big
ELF64-x86-64
ELF32-unknown
ELF32-amdgpu
ELF32-sparc
ELF32-riscv
ELF32-ppc
ELF32-mips
ELF32-lanai
ELF32-hexagon
ELF32-avr
ELF32-arm-big
ELF32-x86-64
ELF32-iamcu
ELF32-i386
ELF64-i386
More than one dynamic symbol table!
More than one static symbol table!
ELF64-aarch64-little
ELF32-arm-little
No object file for requested architecture
The file was not recognized as a valid object file
Invalid data was encountered while parsing the file
The end of the file was unexpectedly encountered
String table must end with a null terminator
Bitcode section not found in object file
Invalid symbol index
llvm.object
LLVM_OVERRIDE_PRODUCER
input module has no datalayout
llvm.linker.options
Unable to determine comdat of alias!
Could not find leader
Invalid weak external
__ashlhi3
__ashlsi3
__ashldi3
__ashlti3
__lshrhi3
__lshrsi3
__lshrdi3
__lshrti3
__ashrhi3
__ashrsi3
__ashrdi3
__ashrti3
__mulqi3
__mulhi3
__mulsi3
__muldi3
__multi3
__mulosi4
__mulodi4
__muloti4
__divqi3
__divhi3
__divsi3
__divdi3
__divti3
__udivqi3
__udivhi3
__udivsi3
__udivdi3
__udivti3
__modqi3
__modhi3
__modsi3
__moddi3
__modti3
__umodqi3
__umodhi3
__umodsi3
__umoddi3
__umodti3
__negsi2
__negdi2
__clzsi2
__clzdi2
__clzti2
__addsf3
__adddf3
__addxf3
__addtf3
__gcc_qadd
__subsf3
__subdf3
__subxf3
__subtf3
__gcc_qsub
__mulsf3
__muldf3
__mulxf3
__multf3
__gcc_qmul
__divsf3
__divdf3
__divxf3
__divtf3
__gcc_qdiv
fmodf
fmod
fmodl
fmaf
fmal
__powisf2
__powidf2
__powixf2
__powitf2
sqrtf
sqrtl
logf
logl
__logf_finite
__log_finite
__logl_finite
log2f
log2l
__log2f_finite
__log2_finite
__log2l_finite
log10f
log10l
__log10f_finite
__log10_finite
__log10l_finite
expf
expl
__expf_finite
__exp_finite
__expl_finite
exp2f
exp2l
__exp2f_finite
__exp2_finite
__exp2l_finite
sinf
sinl
cosf
cosl
powf
powl
__powf_finite
__pow_finite
__powl_finite
ceilf
ceil
ceill
truncf
truncl
rintf
rint
rintl
nearbyintf
nearbyint
nearbyintl
roundf
round
roundl
floorf
floor
floorl
copysignf
copysign
copysignl
fminf
fminl
fmaxf
fmaxl
__gcc_stoq
__gcc_dtoq
__extendxftf2
__extenddftf2
__extendsftf2
__extendsfdf2
__gnu_h2f_ieee
__gnu_f2h_ieee
__truncdfhf2
__truncxfhf2
__trunctfhf2
__truncdfsf2
__truncxfsf2
__trunctfsf2
__gcc_qtos
__truncxfdf2
__trunctfdf2
__gcc_qtod
__trunctfxf2
__fixsfsi
__fixsfdi
__fixsfti
__fixdfsi
__fixdfdi
__fixdfti
__fixxfsi
__fixxfdi
__fixxfti
__fixtfsi
__fixtfdi
__fixtfti
__gcc_qtou
__fixunssfsi
__fixunssfdi
__fixunssfti
__fixunsdfsi
__fixunsdfdi
__fixunsdfti
__fixunsxfsi
__fixunsxfdi
__fixunsxfti
__fixunstfsi
__fixunstfdi
__fixunstfti
__floatsisf
__floatsidf
__floatsixf
__floatsitf
__gcc_itoq
__floatdisf
__floatdidf
__floatdixf
__floatditf
__floattisf
__floattidf
__floattixf
__floattitf
__floatunsisf
__floatunsidf
__floatunsixf
__floatunsitf
__gcc_utoq
__floatundisf
__floatundidf
__floatundixf
__floatunditf
__floatuntisf
__floatuntidf
__floatuntixf
__floatuntitf
__eqsf2
__eqdf2
__eqtf2
__gcc_qeq
__nesf2
__nedf2
__netf2
__gcc_qne
__gesf2
__gedf2
__getf2
__gcc_qge
__ltsf2
__ltdf2
__lttf2
__gcc_qlt
__lesf2
__ledf2
__letf2
__gcc_qle
__gtsf2
__gtdf2
__gttf2
__gcc_qgt
__unordsf2
__unorddf2
__unordtf2
__gcc_qunord
memmove
__llvm_memcpy_element_unordered_atomic_1
__llvm_memcpy_element_unordered_atomic_2
__llvm_memcpy_element_unordered_atomic_4
__llvm_memcpy_element_unordered_atomic_8
__llvm_memcpy_element_unordered_atomic_16
__llvm_memmove_element_unordered_atomic_1
__llvm_memmove_element_unordered_atomic_2
__llvm_memmove_element_unordered_atomic_4
__llvm_memmove_element_unordered_atomic_8
__llvm_memmove_element_unordered_atomic_16
__llvm_memset_element_unordered_atomic_1
__llvm_memset_element_unordered_atomic_2
__llvm_memset_element_unordered_atomic_4
__llvm_memset_element_unordered_atomic_8
__llvm_memset_element_unordered_atomic_16
_Unwind_Resume
__sync_val_compare_and_swap_1
__sync_val_compare_and_swap_2
__sync_val_compare_and_swap_4
__sync_val_compare_and_swap_8
__sync_val_compare_and_swap_16
__sync_lock_test_and_set_1
__sync_lock_test_and_set_2
__sync_lock_test_and_set_4
__sync_lock_test_and_set_8
__sync_lock_test_and_set_16
__sync_fetch_and_add_1
__sync_fetch_and_add_2
__sync_fetch_and_add_4
__sync_fetch_and_add_8
__sync_fetch_and_add_16
__sync_fetch_and_sub_1
__sync_fetch_and_sub_2
__sync_fetch_and_sub_4
__sync_fetch_and_sub_8
__sync_fetch_and_sub_16
__sync_fetch_and_and_1
__sync_fetch_and_and_2
__sync_fetch_and_and_4
__sync_fetch_and_and_8
__sync_fetch_and_and_16
__sync_fetch_and_or_1
__sync_fetch_and_or_2
__sync_fetch_and_or_4
__sync_fetch_and_or_8
__sync_fetch_and_or_16
__sync_fetch_and_xor_1
__sync_fetch_and_xor_2
__sync_fetch_and_xor_4
__sync_fetch_and_xor_8
__sync_fetch_and_xor_16
__sync_fetch_and_nand_1
__sync_fetch_and_nand_2
__sync_fetch_and_nand_4
__sync_fetch_and_nand_8
__sync_fetch_and_nand_16
__sync_fetch_and_max_1
__sync_fetch_and_max_2
__sync_fetch_and_max_4
__sync_fetch_and_max_8
__sync_fetch_and_max_16
__sync_fetch_and_umax_1
__sync_fetch_and_umax_2
__sync_fetch_and_umax_4
__sync_fetch_and_umax_8
__sync_fetch_and_umax_16
__sync_fetch_and_min_1
__sync_fetch_and_min_2
__sync_fetch_and_min_4
__sync_fetch_and_min_8
__sync_fetch_and_min_16
__sync_fetch_and_umin_1
__sync_fetch_and_umin_2
__sync_fetch_and_umin_4
__sync_fetch_and_umin_8
__sync_fetch_and_umin_16
__atomic_load
__atomic_load_1
__atomic_load_2
__atomic_load_4
__atomic_load_8
__atomic_load_16
__atomic_store
__atomic_store_1
__atomic_store_2
__atomic_store_4
__atomic_store_8
__atomic_store_16
__atomic_exchange
__atomic_exchange_1
__atomic_exchange_2
__atomic_exchange_4
__atomic_exchange_8
__atomic_exchange_16
__atomic_compare_exchange
__atomic_compare_exchange_1
__atomic_compare_exchange_2
__atomic_compare_exchange_4
__atomic_compare_exchange_8
__atomic_compare_exchange_16
__atomic_fetch_add_1
__atomic_fetch_add_2
__atomic_fetch_add_4
__atomic_fetch_add_8
__atomic_fetch_add_16
__atomic_fetch_sub_1
__atomic_fetch_sub_2
__atomic_fetch_sub_4
__atomic_fetch_sub_8
__atomic_fetch_sub_16
__atomic_fetch_and_1
__atomic_fetch_and_2
__atomic_fetch_and_4
__atomic_fetch_and_8
__atomic_fetch_and_16
__atomic_fetch_or_1
__atomic_fetch_or_2
__atomic_fetch_or_4
__atomic_fetch_or_8
__atomic_fetch_or_16
__atomic_fetch_xor_1
__atomic_fetch_xor_2
__atomic_fetch_xor_4
__atomic_fetch_xor_8
__atomic_fetch_xor_16
__atomic_fetch_nand_1
__atomic_fetch_nand_2
__atomic_fetch_nand_4
__atomic_fetch_nand_8
__atomic_fetch_nand_16
__stack_chk_fail
Bitcode file does not contain any modules
debug_str_offsets
Mach-O 64-bit unknown
Mach-O 64-bit air
Mach-O 64-bit NVidia GPU
Mach-O 64-bit Intel GPU
Mach-O 64-bit AMD GPU
Mach-O 64-bit Apple GPU
Mach-O 64-bit ppc64
Mach-O arm64 (ILP32)
Mach-O arm64
Mach-O 32-bit unknown
Mach-O 32-bit air
Mach-O 32-bit ppc
Mach-O arm
Mach-O 32-bit i386
Mach-O 64-bit x86-64
AGX_RELOC_VANILLA
AGX_RELOC_PAIR
AGX_RELOC_SECTDIFF
AGX_RELOC_LOCAL_SECTDIFF
AGX_RELOC_AGX_DYLIB_ID
AGX_RELOC_AGX_SAMPLER_STATE
PPC_RELOC_VANILLA
PPC_RELOC_PAIR
PPC_RELOC_BR14
PPC_RELOC_BR24
PPC_RELOC_HI16
PPC_RELOC_LO16
PPC_RELOC_HA16
PPC_RELOC_LO14
PPC_RELOC_SECTDIFF
PPC_RELOC_PB_LA_PTR
PPC_RELOC_HI16_SECTDIFF
PPC_RELOC_LO16_SECTDIFF
PPC_RELOC_HA16_SECTDIFF
PPC_RELOC_JBSR
PPC_RELOC_LO14_SECTDIFF
PPC_RELOC_LOCAL_SECTDIFF
ARM64_RELOC_UNSIGNED
ARM64_RELOC_SUBTRACTOR
ARM64_RELOC_BRANCH26
ARM64_RELOC_PAGE21
ARM64_RELOC_PAGEOFF12
ARM64_RELOC_GOT_LOAD_PAGE21
ARM64_RELOC_GOT_LOAD_PAGEOFF12
ARM64_RELOC_POINTER_TO_GOT
ARM64_RELOC_TLVP_LOAD_PAGE21
ARM64_RELOC_TLVP_LOAD_PAGEOFF12
ARM64_RELOC_ADDEND
ARM64_RELOC_AUTHENTICATED_POINTER
ARM_RELOC_VANILLA
ARM_RELOC_PAIR
ARM_RELOC_SECTDIFF
ARM_RELOC_LOCAL_SECTDIFF
ARM_RELOC_PB_LA_PTR
ARM_RELOC_BR24
ARM_THUMB_RELOC_BR22
ARM_THUMB_32BIT_BRANCH
ARM_RELOC_HALF
ARM_RELOC_HALF_SECTDIFF
X86_64_RELOC_UNSIGNED
X86_64_RELOC_SIGNED
X86_64_RELOC_BRANCH
X86_64_RELOC_GOT_LOAD
X86_64_RELOC_GOT
X86_64_RELOC_SUBTRACTOR
X86_64_RELOC_SIGNED_1
X86_64_RELOC_SIGNED_2
X86_64_RELOC_SIGNED_4
X86_64_RELOC_TLV
GENERIC_RELOC_VANILLA
GENERIC_RELOC_PAIR
GENERIC_RELOC_SECTDIFF
GENERIC_RELOC_PB_LA_PTR
GENERIC_RELOC_LOCAL_SECTDIFF
GENERIC_RELOC_TLV
Malformed MachO file.
__LLVM
bad section index: 
 for symbol at index 
truncated or malformed object (
getSymbolIndex() called with no symbol table symbol
bad string index: 
Requested symbol index is out of range.
the mach header extends past the end of the file
Structure read out-of-range
load commands extend past the end of the file
universal header architecture: 
's cputype does not match object file's mach header
Mach-O headers
load command 0 extends past the end all load commands in the file
load command 
 cmdsize not a multiple of 8
 cmdsize not a multiple of 4
 LC_SYMTAB cmdsize too small
more than one LC_SYMTAB command
LC_SYMTAB command 
 has incorrect cmdsize
symoff field of LC_SYMTAB command 
 extends past the end of the file
struct nlist_64
struct nlist
symoff field plus nsyms field times sizeof(
) of LC_SYMTAB command 
symbol table
stroff field of LC_SYMTAB command 
stroff field plus strsize field of LC_SYMTAB command 
string table
 LC_DYSYMTAB cmdsize too small
more than one LC_DYSYMTAB command
LC_DYSYMTAB command 
tocoff field of LC_DYSYMTAB command 
tocoff field plus ntoc field times sizeof(struct dylib_table_of_contents) of LC_DYSYMTAB command 
table of contents
modtaboff field of LC_DYSYMTAB command 
struct dylib_module_64
struct dylib_module
modtaboff field plus nmodtab field times sizeof(
) of LC_DYSYMTAB command 
module table
extrefsymoff field of LC_DYSYMTAB command 
extrefsymoff field plus nextrefsyms field times sizeof(struct dylib_reference) of LC_DYSYMTAB command 
reference table
indirectsymoff field of LC_DYSYMTAB command 
indirectsymoff field plus nindirectsyms field times sizeof(uint32_t) of LC_DYSYMTAB command 
indirect table
extreloff field of LC_DYSYMTAB command 
extreloff field plus nextrel field times sizeof(struct relocation_info) of LC_DYSYMTAB command 
external relocation table
locreloff field of LC_DYSYMTAB command 
locreloff field plus nlocrel field times sizeof(struct relocation_info) of LC_DYSYMTAB command 
local relocation table
LC_DATA_IN_CODE
data in code info
LC_LINKER_OPTIMIZATION_HINT
linker optimization hints
LC_FUNCTION_STARTS
function starts data
LC_SEGMENT_SPLIT_INFO
split info data
LC_DYLIB_CODE_SIGN_DRS
code signing RDs data
LC_CODE_SIGNATURE
code signature data
LC_DYLD_INFO
LC_DYLD_INFO_ONLY
LC_UUID command 
more than one LC_UUID command
LC_SEGMENT_64
 cmdsize too small
 inconsistent cmdsize in 
 for the number of sections
offset field of section 
 command 
 not past the headers of the file
offset field plus size field of section 
size field of section 
 greater than the segment
addr field of section 
 less than the segment's vmaddr
addr field plus size of section 
 greater than than the segment's vmaddr plus vmsize
section contents
reloff field of section 
reloff field plus nreloc field times sizeof(struct relocation_info) of section 
section relocation entries
 fileoff field in 
 fileoff field plus filesize field in 
 filesize field in 
 greater than vmsize field
LC_SEGMENT
LC_ID_DYLIB
more than one LC_ID_DYLIB command
LC_ID_DYLIB load command in non-dynamic library file type
LC_LOAD_DYLIB
LC_LOAD_WEAK_DYLIB
LC_LAZY_LOAD_DYLIB
LC_REEXPORT_DYLIB
LC_LOAD_UPWARD_DYLIB
LC_ID_DYLINKER
LC_LOAD_DYLINKER
LC_DYLD_ENVIRONMENT
LC_VERSION_MIN_MACOSX
LC_VERSION_MIN_IPHONEOS
LC_VERSION_MIN_TVOS
LC_VERSION_MIN_WATCHOS
 LC_NOTE has incorrect cmdsize
offset field of LC_NOTE command 
size field plus offset field of LC_NOTE command 
LC_NOTE data
 LC_BUILD_VERSION_COMMAND has incorrect cmdsize
more than two LC_BUILD_VERSION load commands
the LC_BUILD_VERSION, command 
, platform value is not allowed when the mach header flag MH_SIM_SUPPORT is set
the two LC_BUILD_VERSION load commands are not for the platforms MACOS and MACCATALYST
 LC_RPATH cmdsize too small
 LC_RPATH path.offset field too small, not past the end of the rpath_command struct
 LC_RPATH path.offset field extends past the end of the load command
 LC_RPATH library name extends past the end of the load command
LC_SOURCE_VERSION command 
more than one LC_SOURCE_VERSION command
LC_MAIN command 
more than one LC_MAIN command
LC_ENCRYPTION_INFO command 
LC_ENCRYPTION_INFO
LC_ENCRYPTION_INFO_64 command 
LC_ENCRYPTION_INFO_64
 LC_LINKER_OPTION cmdsize too small
 LC_LINKER_OPTION string count 
 does not match number of strings
 LC_SUB_FRAMEWORK cmdsize too small
LC_SUB_FRAMEWORK
sub_framework_command
umbrella
 LC_SUB_UMBRELLA cmdsize too small
LC_SUB_UMBRELLA
sub_umbrella_command
sub_umbrella
 LC_SUB_LIBRARY cmdsize too small
LC_SUB_LIBRARY
sub_library_command
sub_library
 LC_SUB_CLIENT cmdsize too small
LC_SUB_CLIENT
sub_client_command
client
LC_ROUTINES command 
more than one LC_ROUTINES and or LC_ROUTINES_64 command
LC_ROUTINES_64 command 
more than one LC_ROUTINES_64 and or LC_ROUTINES command
LC_UNIXTHREAD
more than one LC_UNIXTHREAD command
LC_THREAD
 LC_TWOLEVEL_HINTS has incorrect cmdsize
more than one LC_TWOLEVEL_HINTS command
offset field of LC_TWOLEVEL_HINTS command 
offset field plus nhints times sizeof(struct twolevel_hint) field of LC_TWOLEVEL_HINTS command 
two level hints
 for cmd value of: 
 is obsolete and not supported
 extends past the end all load commands in the file
MH_SIM_SUPPORT files only support LC_BUILD_VERSION and LC_VERSION_MIN_MACOSX load commands
LC_BUILD_VERSION and some LC_VERSION_MIN load command also found
contains LC_DYSYMTAB load command without a LC_SYMTAB load command
ilocalsym in LC_DYSYMTAB load command extends past the end of the symbol table
ilocalsym plus nlocalsym in LC_DYSYMTAB load command extends past the end of the symbol table
iextdefsym in LC_DYSYMTAB load command extends past the end of the symbol table
iextdefsym plus nextdefsym in LC_DYSYMTAB load command extends past the end of the symbol table
iundefsym in LC_DYSYMTAB load command extends past the end of the symbol table
iundefsym plus nundefsym in LC_DYSYMTAB load  command extends past the end of the symbol table
no LC_ID_DYLIB load command in dynamic library filetype
flavor in 
 extends past end of command
 count in 
 count not x86_THREAD_STATE32_COUNT for flavor number 
 which is a x86_THREAD_STATE32 flavor in 
 command
 x86_THREAD_STATE32 extends past end of command in 
 unknown flavor (
) for flavor number 
 count not x86_THREAD_STATE_COUNT for flavor number 
 which is a x86_THREAD_STATE flavor in 
 x86_THREAD_STATE extends past end of command in 
 count not x86_FLOAT_STATE_COUNT for flavor number 
 which is a x86_FLOAT_STATE flavor in 
 x86_FLOAT_STATE extends past end of command in 
 count not x86_EXCEPTION_STATE_COUNT for flavor number 
 which is a x86_EXCEPTION_STATE flavor in 
 x86_EXCEPTION_STATE extends past end of command in 
 count not x86_THREAD_STATE64_COUNT for flavor number 
 which is a x86_THREAD_STATE64 flavor in 
 x86_THREAD_STATE64 extends past end of command in 
 count not x86_EXCEPTION_STATE64_COUNT for flavor number 
 which is a x86_EXCEPTION_STATE64 flavor in 
 x86_EXCEPTION_STATE64 extends past end of command in 
 count not ARM_THREAD_STATE_COUNT for flavor number 
 which is a ARM_THREAD_STATE flavor in 
 ARM_THREAD_STATE extends past end of command in 
 count not ARM_THREAD_STATE64_COUNT for flavor number 
 which is a ARM_THREAD_STATE64 flavor in 
 ARM_THREAD_STATE64 extends past end of command in 
 count not ARM_EXCEPTION_STATE64_COUNT for flavor number 
 which is a ARM_EXCEPTION_STATE64 flavor in 
 ARM_EXCEPTION_STATE64 extends past end of command in 
 count not PPC_THREAD_STATE_COUNT for flavor number 
 which is a PPC_THREAD_STATE flavor in 
 PPC_THREAD_STATE extends past end of command in 
unknown cputype (
) load command 
 for 
 command can't be checked
.offset field too small, not past the end of the 
.offset field extends past the end of the load command
 name extends past the end of the load command
more than one LC_ENCRYPTION_INFO and or LC_ENCRYPTION_INFO_64 command
cryptoff field of 
cryptoff field plus cryptsize field of 
more than one LC_VERSION_MIN_MACOSX, LC_VERSION_MIN_IPHONEOS, LC_VERSION_MIN_TVOS or LC_VERSION_MIN_WATCHOS command
 name.offset field too small, not past the end of the dylinker_command struct
 name.offset field extends past the end of the load command
 dyld name extends past the end of the load command
 name.offset field too small, not past the end of the dylib_command struct
 library name extends past the end of the load command
more than one LC_DYLD_INFO and or LC_DYLD_INFO_ONLY command
rebase_off field of 
rebase_off field plus rebase_size field of 
dyld rebase info
bind_off field of 
bind_off field plus bind_size field of 
dyld bind info
weak_bind_off field of 
weak_bind_off field plus weak_bind_size field of 
dyld weak bind info
lazy_bind_off field of 
lazy_bind_off field plus lazy_bind_size field of 
dyld lazy bind info
export_off field of 
export_off field plus export_size field of 
dyld export info
more than one 
dataoff field of 
dataoff field plus datasize field of 
 at offset 
, overlaps 
 extends past end of file
 with size less than 8 bytes
bad n_value: 
 past the end of string table, for N_INDR symbol at index 
bad library ordinal: 
bad string table index: 
 past the end of string table, for symbol at index 
.framework/
i386-apple-darwin
x86_64-apple-darwin
x86_64h-apple-darwin
armv4t-apple-darwin
armv5e
armv5e-apple-darwin
xscale-apple-darwin
armv6-apple-darwin
armv6m
armv6m-apple-darwin
armv7
armv7-apple-darwin
armv7em
thumbv7em-apple-darwin
armv7k-apple-darwin
armv7m
thumbv7m-apple-darwin
armv7s-apple-darwin
arm64-apple-darwin
arm64e-apple-darwin
arm64_32-apple-darwin
ppc-apple-darwin
ppc64-apple-darwin
agx0-apple-ios
agx1-apple-ios
agx2-apple-ios
amdgcn-apple-darwin
igil64-apple-darwin
nvptx64-apple-darwin
air32_v16-apple-darwin
air64_v16-apple-darwin
air32_v18-apple-darwin
air64_v18-apple-darwin
air32_v111-apple-darwin
air64_v111-apple-darwin
air32_v20-apple-darwin
air64_v20-apple-darwin
air32_v21-apple-darwin
air64_v21-apple-darwin
air32_v22-apple-darwin
air64_v22-apple-darwin
air32_v23-apple-darwin
air64_v23-apple-darwin
edge sub-string in export trie data at node: 0x
 for child #
 extends past end of trie data
child node offset 
 in export trie data at node: 0x
loop in childern in export trie data at node: 0x
 back to node: 0x
node is not an export node in export trie data at node: 0x
malformed uleb128, extends past end
uleb128 too big for uint64
export info size 
export info size: 0x
 too big and extends past end of trie data
flags 
unsupported exported symbol kind: 
 in flags: 0x
dylib ordinal of re-export 
 (max 
) in export trie data at node: 0x
import name of re-export in export trie data at node: 0x
 starts past end of trie data
address 
resolver of stub and resolver 
inconsistant export info size: 0x
 where actual size was: 0x
byte for count of childern in export trie data at node: 0x
for REBASE_OPCODE_SET_TYPE_IMM bad bind type: 
 for opcode at: 0x
for REBASE_OPCODE_SET_SEGMENT_AND_OFFSET_ULEB 
for REBASE_OPCODE_ADD_ADDR_ULEB 
for REBASE_OPCODE_ADD_ADDR_IMM_SCALED 
for REBASE_OPCODE_ADD_ADDR_IMM_SCALED (after adding immediate times the pointer size) 
for REBASE_OPCODE_DO_REBASE_IMM_TIMES 
for REBASE_OPCODE_DO_REBASE_ULEB_TIMES 
for REBASE_OPCODE_DO_REBASE_ADD_ADDR_ULEB 
for REBASE_OPCODE_DO_REBASE_ULEB_TIMES_SKIPPING_ULEB 
bad rebase info (bad opcode value 0x
BIND_OPCODE_SET_DYLIB_ORDINAL_IMM not allowed in weak bind table for opcode at: 0x
for BIND_OPCODE_SET_DYLIB_ORDINAL_IMM bad library ordinal: 
) for opcode at: 0x
BIND_OPCODE_SET_DYLIB_ORDINAL_ULEB not allowed in weak bind table for opcode at: 0x
for BIND_OPCODE_SET_DYLIB_ORDINAL_ULEB 
for BIND_OPCODE_SET_DYLIB_ORDINAL_ULEB bad library ordinal: 
BIND_OPCODE_SET_DYLIB_SPECIAL_IMM not allowed in weak bind table for opcode at: 0x
for BIND_OPCODE_SET_DYLIB_SPECIAL_IMM unknown special ordinal: 
for BIND_OPCODE_SET_SYMBOL_TRAILING_FLAGS_IMM symbol name extends past opcodes for opcode at: 0x
for BIND_OPCODE_SET_TYPE_IMM bad bind type: 
for BIND_OPCODE_SET_ADDEND_SLEB 
for BIND_OPCODE_SET_SEGMENT_AND_OFFSET_ULEB 
for BIND_OPCODE_ADD_ADDR_ULEB 
for BIND_OPCODE_DO_BIND 
for BIND_OPCODE_DO_BIND missing preceding BIND_OPCODE_SET_SYMBOL_TRAILING_FLAGS_IMM for opcode at: 0x
for BIND_OPCODE_DO_BIND missing preceding BIND_OPCODE_SET_DYLIB_ORDINAL_* for opcode at: 0x
at BIND_OPCODE_DO_BIND (incorrect ordinal table size, number of BIND_OPCODE_DO_BIND opcodes exceed the count in previous BIND_SUBOPCODE_THREADED_SET_BIND_ORDINAL_TABLE_SIZE_ULEB) at BIND_OPCODE_DO_BIND at: 0x
BIND_OPCODE_DO_BIND_ADD_ADDR_ULEB not allowed in lazy bind table for opcode at: 0x
for BIND_OPCODE_DO_BIND_ADD_ADDR_ULEB 
for BIND_OPCODE_DO_BIND_ADD_ADDR_ULEB missing preceding BIND_OPCODE_SET_SYMBOL_TRAILING_FLAGS_IMM for opcode at: 0x
for BIND_OPCODE_DO_BIND_ADD_ADDR_ULEB missing preceding BIND_OPCODE_SET_DYLIB_ORDINAL_* for opcode at: 0x
for BIND_OPCODE_ADD_ADDR_ULEB (after adding ULEB) 
BIND_OPCODE_DO_BIND_ADD_ADDR_IMM_SCALED not allowed in lazy bind table for opcode at: 0x
for BIND_OPCODE_DO_BIND_ADD_ADDR_IMM_SCALED 
for BIND_OPCODE_DO_BIND_ADD_ADDR_IMM_SCALED missing preceding BIND_OPCODE_SET_SYMBOL_TRAILING_FLAGS_IMM for opcode at: 0x
for BIND_OPCODE_DO_BIND_ADD_ADDR_IMM_SCALED missing preceding BIND_OPCODE_SET_DYLIB_ORDINAL_* for opcode at: 0x
for BIND_OPCODE_DO_BIND_ADD_ADDR_IMM_SCALED  (after adding immediate times the pointer size) 
BIND_OPCODE_DO_BIND_ULEB_TIMES_SKIPPING_ULEB not allowed in lazy bind table for opcode at: 0x
for BIND_OPCODE_DO_BIND_ULEB_TIMES_SKIPPING_ULEB  (count value) 
for BIND_OPCODE_DO_BIND_ULEB_TIMES_SKIPPING_ULEB (skip value) 
for BIND_OPCODE_DO_BIND_ULEB_TIMES_SKIPPING_ULEB 
for BIND_OPCODE_DO_BIND_ULEB_TIMES_SKIPPING_ULEB missing preceding BIND_OPCODE_SET_SYMBOL_TRAILING_FLAGS_IMM for opcode at: 0x
for BIND_OPCODE_DO_BIND_ULEB_TIMES_SKIPPING_ULEB missing preceding BIND_OPCODE_SET_DYLIB_ORDINAL_* for opcode at: 0x
for BIND_SUBOPCODE_THREADED_SET_BIND_ORDINAL_TABLE_SIZE_ULEB 
at BIND_SUBOPCODE_THREADED_APPLY (incorrect ordinal table size, count of previous BIND_OPCODE_DO_BIND opcodes don't match count in previous BIND_SUBOPCODE_THREADED_SET_BIND_ORDINAL_TABLE_SIZE_ULEB at BIND_SUBOPCODE_THREADED_APPLY at: 0x
for BIND_SUBOPCODE_THREADED_APPLY 
for BIND_SUBOPCODE_THREADED_APPLY for opcode at: 0x
 bad segOffset, not 8-byte aligned
bad bind sub-obcode of BIND_OPCODE_THREADED (bad sub-opcode value 0x
bad bind info (bad opcode value 0x
bad bind info (for BIND_SUBOPCODE_THREADED_APPLY for opcode at: 0x
 bad ordinal: 0x
 in pointer: 0x
 at address: 0x
 offset to next pointer in the chain after one at address: 0x
 is past end of segment)
 is past end of the same page)
bad segOffset, too large
bad count and skip, too large
missing preceding *_OPCODE_SET_SEGMENT_AND_OFFSET_ULEB
bad segIndex (too large)
text abs32
text rel32
Unrecognized MachO magic number
MachOUniversalBinary::ObjectForArch::getAsObjectFile() called when Parent is a nullptr
MachOUniversalBinary::ObjectForArch::getAsArchive() called when Parent is a nullptr
File too small to be a Mach-O universal file
contains zero architecture types
bad magic number
fat_arch
 structs would extend past the end of the file
offset plus size of cputype (
) cpusubtype (
) extends past the end of the file
align (2^
) too large for cputype (
) (maximum 2^
offset: 
 for cputype (
) not aligned on it's alignment (2^
cputype (
) offset 
 overlaps universal headers
contains two of the same architecture (cputype (
) at offset 
 with a size of 
, overlaps cputype (
truncated or malformed fat file (
Unknown architecture named: 
fat file does not contain 
target_variant_triple
thumbv7-windows
__imp_
WASM
R_WEBASSEMBLY_FUNCTION_INDEX_LEB
R_WEBASSEMBLY_TABLE_INDEX_SLEB
R_WEBASSEMBLY_TABLE_INDEX_I32
R_WEBASSEMBLY_MEMORY_ADDR_LEB
R_WEBASSEMBLY_MEMORY_ADDR_SLEB
R_WEBASSEMBLY_MEMORY_ADDR_I32
R_WEBASSEMBLY_TYPE_INDEX_LEB
R_WEBASSEMBLY_GLOBAL_INDEX_LEB
R_WEBASSEMBLY_FUNCTION_OFFSET_I32
R_WEBASSEMBLY_SECTION_OFFSET_I32
TYPE
IMPORT
FUNCTION
TABLE
MEMORY
GLOBAL
EXPORT
START
ELEM
CODE
DATA
Name=
, Kind=
, Flags=
, ElemIndex=
, Segment=
, Size=
Bad magic number
Missing version number
Bad version number
Zero length section
Section too large
Bad section type
Invalid segment size
Data section ended prematurely
EOF while reading uint8
EOF while reading float64
Invalid opcode in init_expr
Invalid init_expr
malformed sleb128, extends past end
LEB is outside Varint32 range
Invalid function count
Code section ended prematurely
Invalid TableIndex
Elem section ended prematurely
Invalid start function
Invalid function export
Invalid global export
Unexpected export kind
Export section ended prematurely
Global section ended prematurely
LEB is outside Varuint1 range
Memory section ended prematurely
Invalid table element type
Table section ended prematurely
Invalid function type
Function section ended prematurely
Unexpected import kind
Import section ended prematurely
Invalid signature type
Multiple return types not supported
Type section ended prematurely
name
linking
Invalid section index
Bad relocation function index
Bad relocation type index
Bad relocation global index
Bad relocation data index
Bad relocation section index
Bad relocation type: 
Bad relocation offset
Reloc section ended prematurely
Linking data must come after code section
Unexpected metadata version: 
 (Expected: 
Too many segment names
Invalid function symbol: 
Linking sub-section ended prematurely
Linking section ended prematurely
Bad/duplicate COMDAT name 
Unsupported COMDAT flags
Invalid COMDAT entry type
COMDAT data index out of range
Data segment in two COMDATs
COMDAT function index out of range
Function in two COMDATs
invalid function symbol index
invalid global symbol index
undefined weak global symbol
invalid data symbol index
invalid data symbol offset
Section symbols must have local binding
Invalid symbol type
Duplicate symbol name 
Names must come after code section
Function named more than once
Invalid name entry
Name sub-section ended prematurely
Name section ended prematurely
EOF while reading string
LEB is outside Varuint32 range
File too small to be a resource file
.res contains no entries
Header size is too small.
Resource Tree
$R{0:X-6}
 Opt:
 Index:
 Values: [
GroupClass
InputClass
UnknownClass
FlagClass
JoinedClass
ValuesClass
SeparateClass
CommaJoinedClass
MultiArgClass
JoinedOrSeparateClass
JoinedAndSeparateClass
RemainingArgsClass
RemainingArgsJoinedClass
 Prefixes:[
 Name:"
 Group:
 Alias:
 NumArgs:
 [options] <inputs>
OPTIONS
 <value>
<value>
Block : 
 Counter : 
Source Edges : 
Destination Edges : 
Lines : 
===== 
) @ 
File checksums do not match: 
 != 
 in (
Block tag not found.
Unexpected block number: 
 (in 
Multiple sources for a single basic block: 
Unexpected end of memory buffer: 
Unexpected version: 
oncg
Unexpected file type: 
GCOV versions do not match.
Unexpected number of functions.
Function identifiers do not match: 
Function checksums do not match: 
Function names do not match: 
Arc tag not found (in 
Unexpected number of edges (in 
) has arcs from exit block.
adcg
.gcov
        -:    0:Source:
        -:    0:Graph:
        -:    0:Data:
        -:    0:Runs:
        -:    0:Programs:
        -:
    #####:
%9llu:
File '
:creating '
Lines executed:%.2f%% of %u
Branches executed:%.2f%% of %u
Taken at least once:%.2f%% of %u
No branches
No calls
unconditional %2u 
never executed
taken 
branch %2u 
    $$$$$:
%5u-block %2u
/*EOF*/
%5u:
function 
 called 
 returned 
% blocks executed 
End of File
Unrecognized instrumentation profile encoding format
Invalid instrumentation profile data (bad magic)
Invalid instrumentation profile data (file header is corrupt)
Unsupported instrumentation profile format version
Unsupported instrumentation profile hash type
Malformed instrumentation profile data
No profile data available for function
Function control flow change detected (hash mismatch)
Function basic block count change detected (counter mismatch)
Function value site count change detected (counter mismatch)
Failed to compress data (zlib)
Failed to uncompress data (zlib)
Empty raw profile file
Profile uses zlib compression but the profile reader was built without zlib support
llvm.instrprof
Use full module build paths in the profile counter names for static functions.
static-func-full-module-prefix
Strip specified level of directory name from source path in the profile counter name for static functions.
static-func-strip-dirname-prefix
,regular,live_support
__llvm_prf_data
__llvm_prf_cnts
__llvm_prf_names
__llvm_prf_vals
__llvm_prf_vnds
__llvm_covmap
.lprfd
.lprfc
.lprfn
.lprfv
.lprfnd
.lcovmap
__DATA,
__LLVM_COV,
PGOFuncName
-:<>/"'
__llvm_profile_raw_version
# Func Hash:
# Num Counters:
# Counter Values:
# Num Value Kinds:
# ValueKind = 
# NumValueSites:
** External Symbol **
IPVK_IndirectCallTarget
IPVK_MemOPSize
IPVK_First
IPVK_Last
# IR level Instrumentation Flag
 sampled lines
Samples collected in the function's body {
No samples collected in the function's body
Samples collected in inlined callsites {
: inlined callee: 
No inlined callsites in this function
, calls:
Success
Invalid sample profile data (bad magic)
Unsupported sample profile format version
Too much profile data
Truncated profile data
Malformed sample profile data
Unrecognized sample profile encoding format
Profile encoding format unsupported for writing operations
Truncated function name table
Unimplemented feature
Counter overflow
llvm.sampleprof
Expected 'mangled_name:NUM:NUM', found 
Expected 'NUM[.NUM]: NUM[ mangled_name:NUM]*', found 
Function: 
adce-remove-control-flow
adce-remove-loops
__llvm_profile_instrument_target
Aggressive Dead Code Elimination
adce
alignment-from-assumptions
Bit-Tracking Dead Code Elimination
bdce
Only allow instructions before a call, if their cost is below DuplicationThreshold
callsite-splitting-duplication-threshold
Call-site splitting
callsite-splitting
phi.call
Enable the use of the block frequency analysis to reduce the chance to execute const materialization more frequently than without hoisting.
consthoist-with-block-frequency
Constant Hoisting
consthoist
const
const_mat
Simple constant propagation
constprop
cvp-dont-process-adds
Value Propagation
correlated-propagation
.lhs.trunc
.rhs.trunc
.zext
Dead Instruction Elimination
Dead Code Elimination
Enable partial-overwrite tracking in DSE
enable-dse-partial-overwrite-tracking
Enable partial store merging in DSE
enable-dse-partial-store-merging
Dead Store Elimination
Hoist/decompose integer division and remainder
div-rem-pairs
early-cse
Controls which instructions are removed
Early CSE
Early CSE w/ MemorySSA
early-cse-memssa
Flatten the CFG
flattencfg
Max integer bitwidth to consider in float2int(default=64)
float2int-max-integer-bw
Float to int
float2int
Base: 
 Offset: 
 Length: 
wide.chk
Widen guards
guard-widening
Widen guards (within a single loop, as a loop pass)
loop-guard-widening
enable-pre
enable-load-pre
Max recurse depth (default = 1000)
max-recurse-depth
.pre-phi
.pre
LoadElim
load of type 
 eliminated
 in favor of 
InfavorOfValue
LoadClobbered
 not eliminated
OtherAccess
 because it is clobbered by 
ClobberedBy
LoadPRE
load eliminated by PRE
Max number of instructions to hoist (default unlimited = -1)
gvn-max-hoisted
Max number of basic blocks on the path between hoisting locations (default = 4, unlimited = -1)
gvn-hoist-max-bbs
Hoist instructions from the beginning of the BB up to the maximum specified depth (default = 100, unlimited = -1)
gvn-hoist-max-depth
Maximum length of dependent chains to hoist (default = 10, unlimited = -1)
gvn-hoist-max-chain-length
Early GVN Hoisting of Expressions
gvn-hoist
.gvnsink.split
ExpressionTypeBasic, 
operands = {
etype = 
opcode = 
Early GVN sinking of Expressions
gvn-sink
irce-loop-size-cutoff
irce-print-changed-loops
irce-print-range-checks
irce-max-exit-prob-reciprocal
irce-skip-profitability-checks
irce-allow-unsigned-latch
InductiveRangeCheck:
  Kind: 
  Begin: 
  Step: 
  End: 
  CheckUse: 
 Operand: 
RANGE_CHECK_UNKNOWN
RANGE_CHECK_LOWER
RANGE_CHECK_UPPER
RANGE_CHECK_BOTH
Inductive range check elimination
irce
irce: looking at loop 
irce: loop has 
 inductive range checks: 
irce.loop.clone
indvar.start
exit.preloop.at
exit.mainloop.at
preloop
postloop
mainloop
irce: in function 
constrained 
llvm.loop.vectorize.enable
.exit.selector
.pseudo.exit
indvar.end
.copy
Verify the ScalarEvolution result after running indvars
verify-indvars
Choose the strategy to replace exit value in IndVarSimplify
never
never replace exit value
cheap
only replace exit value when the cost is cheap
always
always replace exit value whenever possible
replexitval
Use post increment control-dependent ranges in IndVarSimplify
indvars-post-increment-ranges
Disable Linear Function Test Replace optimization
disable-lftr
indvar.conv
.wide
lftr.limit
wide.trip.count
lftr.wideiv
Induction Variable Simplification
Infer address spaces
infer-address-spaces
Remove redundant instructions
instsimplify
Max block size to duplicate for jump threading
jump-threading-threshold
The number of predecessors to search for a stronger condition to use to thread over a weaker condition
jump-threading-implication-search-threshold
Print the LazyValueInfo cache after JumpThreading
print-lvi-after-jump-threading
Jump Threading
jump-threading
LVI for function '
.thr_comm
thread-pre-split
select.unfold
.thread
Disable memory promotion in LICM pass
disable-licm-promotion
Max num uses visited for identifying load invariance in loop using invariant start (default = 8)
licm-max-num-uses-traversed
LICM: OptimizationRemarkEmitterAnalysis not cached at a higher level
licm
PromoteLoopAccessesToScalar
Moving accesses to memory location out of the loop
.promoted
LoadWithLoopInvariantAddressCondExecuted
failed to hoist load with loop-invariant address because load is conditionally executed
Hoisted
hoisting 
Inst
LoadWithLoopInvariantAddressInvalidated
failed to move load with loop-invariant address because the loop may invalidate its value
InstSunk
sinking 
.split.loop.exit
Loop Invariant Code Motion
Loop access info in function '
Do not sink instructions that require cloning unless they execute less than this percent of the time.
sink-freq-percent-threshold
Do not sink instructions that have too many uses.
max-uses-for-sinking
Loop Sink
loop-sink
Delete dead loops
loop-deletion
Prefetch write addresses
loop-prefetch-writes
Number of instructions to prefetch ahead
prefetch-distance
Min stride to add prefetches
min-prefetch-stride
Max number of iterations to prefetch ahead
max-prefetch-iters-ahead
Loop Data Prefetch
loop-data-prefetch
prefaddr
Prefetched
prefetched memory access
Turn on DominatorTree and LoopInfo verification after Loop Distribution
loop-distribute-verify
Whether to distribute into a loop that may not be if-convertible by the loop vectorizer
loop-distribute-non-if-convertible
The maximum number of SCEV checks allowed for Loop Distribution
loop-distribute-scev-check-threshold
The maximum number of SCEV checks allowed for Loop Distribution for loop marked with #pragma loop distribute(enable)
loop-distribute-scev-check-threshold-with-pragma
Enable the new, experimental LoopDistribution Pass
enable-loop-distribute
llvm.loop.distribute.enable
MultipleExitBlocks
multiple exit blocks
NotLoopSimplifyForm
loop is not in loop-simplify form
MemOpsCanBeVectorized
memory operations are safe for vectorization
NoUnsafeDeps
no unsafe dependences to isolate
CantIsolateUnsafeDeps
cannot isolate unsafe dependencies
TooManySCEVRuntimeChecks
too many SCEV run-time checks needed.
.ldist
loop-distribute
Distribute
distributed loop
NotDistributed
loop not distributed: use -Rpass-analysis=loop-distribute for more info
loop not distributed: 
loop not distributed: failed explicitly specified loop distribution
Use loop idiom recognition code size heuristics when compilingwith -Os/-Oz
use-lir-code-size-heurs
memset
memcpy
loop-idiom
tcphi
tcdec
memset_pattern16
.memset_pattern
Recognize loop idioms
Simplify instructions in loops
loop-instsimplify
Interchange if you gain more than this number
loop-interchange-threshold
Interchanges loops for cache reuse
loop-interchange
InterchangeNotProfitable
Interchanging loops is too costly (cost=
, threshold=
) and it does not improve parallelism.
Interchanged
Loop interchanged with enclosing loop.
Dependence
Cannot interchange loops due to dependences.
CallInst
Cannot interchange loops due to call instruction.
ExitingNotLatch
Loops where the latch is not the exiting block cannot be interchange currently.
UnsupportedPHIInner
Only inner loops with induction or reduction PHI nodes can be interchange currently.
MultiInductionInner
Only inner loops with 1 induction variable can be interchanged currently.
UnsupportedPHIOuter
Only outer loops with induction or reduction PHI nodes can be interchanged currently.
ReductionsOuter
Outer loops with reductions cannot be interchangeed currently.
MultiIndutionOuter
Only outer loops with 1 induction variable can be interchanged currently.
UnsupportedStructureInner
Inner loop structure not understood currently.
NoLCSSAPHIOuterInner
Only inner loops with LCSSA PHIs can be interchange currently.
NoIncrementInInner
The inner loop does not increment the induction variable.
UnsupportedInsBetweenInduction
Found unsupported instruction between induction variable increment and branch.
NoIndutionVariable
Did not find the induction variable.
NotTightlyNested
Cannot interchange loops because they are not tightly nested.
UnsupportedExitPHI
Found unsupported PHI node in loop exit.
Max number of memchecks allowed per eliminated load on average
runtime-check-per-loop-load-elim
The maximum number of SCEV checks allowed for Loop Load Elimination
loop-load-elimination-scev-check-threshold
loop-load-elim
storeforward
load_initial
store_forwarded
Starting Loop pass manager run.
Running pass: 
 on 
Finished Loop pass manager run.
loop-predication-enable-iv-truncation
loop-predication-enable-count-down-loop
loop-predication-skip-profitability-checks
scale factor for the latch probability. Value should be greater than 1. Lower values are ignored
loop-predication-latch-probability-scale
Loop predication
loop-predication
The maximum number of failures to tolerate during fuzzy matching. (default: 400)
reroll-num-tolerated-failed-matches
Reroll loops
loop-reroll
reroll
exitcond
The default maximum header size for automatic loop rotation
rotation-max-header-size
Rotate Loops
loop-rotate
Simplify loop CFG
loop-simplifycfg
Enable LSR phi elimination
enable-lsr-phielim
Add instruction count to a LSR cost model
lsr-insns-cost
Narrow LSR complex solution using expectation of registers number
lsr-exp-narrow
Narrow LSR search space by filtering non-optimal formulae with the same ScaledReg and Scale
lsr-filter-same-scaled-reg
in formulae referencing 
 in use 
 , add offset 
UserInst=
store 
, OperandValToReplace=
, PostIncLoop=
, Offset=
reg(
**error: HasBaseReg**
**error: !HasBaseReg**
*reg(
imm(
LSR Use: Kind=
Basic
Special
ICmpZero
Address of 
pointer
 in addrspace(
, Offsets={
, all-fixups-outside-loop
, widest fixup type: 
 instruction
 reg
, with addrec cost 
, plus 
 IV mul
 base add
 scale cost
 imm cost
 setup cost
[NumUses=
LSR has identified the following interesting factors and types: 
LSR is examining the following fixup sites:
LSR is examining the following uses:
IV.S.
IV.S.next.
scmp
.termcond
lsr.chain
Loop Strength Reduction
loop-reduce
The cost threshold for loop unrolling
unroll-threshold
The cost threshold for partial loop unrolling
unroll-partial-threshold
The maximum 'boost' (represented as a percentage >= 100) applied to the threshold when aggressively unrolling a loop due to the dynamic cost savings. If completely unrolling a loop will reduce the total runtime from X to Y, we boost the loop unroll threshold to DefaultThreshold*std::min(MaxPercentThresholdBoost, X/Y). This limit avoids excessive code bloat.
unroll-max-percent-threshold-boost
Don't allow loop unrolling to simulate more than this number ofiterations when checking full unroll profitability
unroll-max-iteration-count-to-analyze
Use this unroll count for all loops including those with unroll_count pragma values, for testing purposes
unroll-count
Set the max unroll count for partial and runtime unrolling, fortesting purposes
unroll-max-count
Set the max unroll count for full unrolling, for testing purposes
unroll-full-max-count
Set the unroll peeling count, for testing purposes
unroll-peel-count
Allows loops to be partially unrolled until -unroll-threshold loop size is reached.
unroll-allow-partial
Allow generation of a loop remainder (extra iterations) when unrolling a loop.
unroll-allow-remainder
Unroll loops with run-time trip counts
unroll-runtime
The max of trip count upper bound that is considered in unrolling
unroll-max-upperbound
Unrolled size limit for loops with an unroll(full) or unroll_count pragma.
pragma-unroll-threshold
If the runtime tripcount for the loop is lower than the threshold, the loop is considered as flat and will be less aggressively unrolled.
flat-loop-tripcount-threshold
Allows loops to be peeled when the dynamic trip count is known to be low.
unroll-allow-peeling
Allow the loop remainder to be unrolled.
unroll-remainder
Enqueue and re-visit child loops in the loop PM after unrolling. This shouldn't typically be needed as child loops (or their clones) were already visited.
unroll-revisit-child-loops
llvm.loop.unroll.count
llvm.loop.unroll.full
llvm.loop.unroll.enable
UnrollAsDirectedTooLarge
Unable to unroll loop as directed by unroll(enable) pragma because unrolled size is too large.
FullUnrollAsDirectedTooLarge
Unable to fully unroll loop as directed by unroll pragma because unrolled size is too large.
CantFullUnrollAsDirectedRuntimeTripCount
Unable to fully unroll loop as directed by unroll(full) pragma because loop has a runtime trip count.
DifferentUnrollCountFromDirected
Unable to unroll loop the number of times directed by unroll_count pragma because remainder loop is restricted (that could architecture specific or because the loop contains a convergent instruction) and so must have an unroll count that divides the loop trip multiple of 
.  Unrolling instead 
 time(s).
Unroll loops
LoopFullUnrollPass: OptimizationRemarkEmitterAnalysis not cached at a higher level
Allows loops to be unroll-and-jammed.
allow-unroll-and-jam
Use this unroll count for all loops including those with unroll_and_jam_count pragma values, for testing purposes
unroll-and-jam-count
Threshold to use for inner loop when doing unroll and jam.
unroll-and-jam-threshold
Unrolled size limit for loops with an unroll_and_jam(full) or unroll_count pragma.
pragma-unroll-and-jam-threshold
Unroll and Jam loops
llvm.loop.unroll_and_jam.disable
llvm.loop.unroll.
llvm.loop.unroll_and_jam.
llvm.loop.unroll_and_jam.count
llvm.loop.unroll_and_jam.enable
LoopUnrollAndJamPass: OptimizationRemarkEmitterAnalysis not cached at a higher level
Max loop size to unswitch
loop-unswitch-threshold
Unswitch loops
loop-unswitch
.us-lcssa
us-unreachable
LoopVersioningLICM's minimum allowed percentageof possible invariant instructions per loop
licm-versioning-invariant-threshold
LoopVersioningLICM's threshold for maximum allowed loop nest/depth
licm-versioning-max-depth-threshold
Loop Versioning For LICM
loop-versioning-licm
llvm.loop.licm_versioning.disable
IllegalLoopStruct
 Unsafe Loop structure
IllegalLoopInst
 Unsafe Loop Instruction
RuntimeCheck
Number of runtime checks 
RuntimeChecks
 exceeds threshold 
InvariantThreshold
Invariant load & store 
LoadAndStoreCounter
 are less then defined threshold 
IllegalLoopMemoryAccess
 Unsafe Loop memory access
IsLegalForVersioning
 Versioned loop for LICM.
 Number of runtime checks we had to insert 
LVDomain
LVAliasScope
Loop Versioning for LICM
Lower atomic intrinsics to non-atomic form
loweratomic
Weight of the branch likely to be taken (default = 2000)
likely-branch-weight
Weight of the branch unlikely to be taken (default = 1)
unlikely-branch-weight
Lower 'expect' Intrinsics
lower-expect
The probability of a guard failing is assumed to be the reciprocal of this value (default = 1 << 20)
guards-predicate-pass-branch-weight
Lower the guard intrinsic to normal control flow
lower-guard-intrinsic
guarded
deoptcall
block
splat
scalar
spill
Lower operations on the matrix type
lower-matrix-type
MemCpy Optimization
memcpyopt
tmpcast
Merge contiguous icmps into a memcmp
mergeicmps
MergedLoadStoreMotion
mldst-motion
Nary reassociation
nary-reassociate
ExpressionTypeCall, 
 represents call at 
ExpressionTypeLoad, 
 represents Load at 
 with MemoryLeader 
ExpressionTypeStore, 
 represents Store  
 with StoredValue 
 and MemoryLeader 
ExpressionTypeAggregateValue, 
, intoperands = {
] = 
ExpressionTypePhi, 
bb = 
newgvn-vn
Controls which instructions are value numbered
newgvn-phi
Controls which instructions we create phi of ops for
enable-store-refinement
enable-phi-of-ops
Global Value Numbering
newgvn
phiofops
ExpressionTypeVariable, 
 variable = 
ExpressionTypeConstant, 
 constant = 
ExpressionTypeUnknown, 
 inst = 
call.sqrt
Partially inline calls to library functions
partially-inline-libcalls
spp-all-backedges
spp-counted-loop-trip-width
spp-split-backedge
spp-no-entry
spp-no-call
spp-no-backedge
Place Safepoints
place-safepoints
gc.safepoint_poll
Place Backedge Safepoints
place-backedge-safepoints-impl
and.ra
factor
reass.mul
reass.add
.neg
Reassociate expressions
reassociate
Demote all values to stack slots
reg2mem
reg2mem alloca point
spp-print-liveset
spp-print-liveset-size
spp-print-base-pointers
spp-rematerialization-threshold
rs4gc-clobber-non-live
rs4gc-allow-statepoint-with-no-deopt-info
nullptr
Live Variables:
Safepoint For: 
Number live values: 
base_ee
is_base_value
.base
base_phi
base_select
base_ie
base_sv
Base Pairs (w/o Relocation):
 derived 
 base 
Base Pairs: (w/Relocation)
.remat
deopt-lowering
__llvm_deoptimize
safepoint_token
statepoint_token
.casted
.relocated
__tmp_use
statepoint-example
Make relocations explicit at statepoints
rewrite-statepoints-for-gc
Sparse Conditional Constant Propagation
sccp
sroa-random-shuffle-slices
sroa-strict-inbounds
Can't analyze slices for alloca: 
  A pointer to this alloca escaped by:
Slices of alloca: 
 slice #
 (splittable)
  used by: 
sroa_raw_cast
sroa_raw_idx
sroa_cast
sroa_idx
.sroa.
oldload
insert
.ext
.shift
.mask
.insert
.expand
blend
vsplat
.splatinsert
.splat
isplat
extract
copyload
.trunc
.extract
endian_shift
load.trunc
load.ext
.fca
.sroa.speculated
.sroa.speculate.load.
.sroa.speculate.load.true
.sroa.speculate.load.false
.gep
Scalar Replacement Of Aggregates
sroa
SROA
scalarize-load-store
Allow the scalarizer pass to scalarize loads and store
Scalarize vector operations
scalarizer
.upto
.cast
llvm.mem.parallel_loop_access
Do not separate the constant offset from a GEP instruction
disable-separate-const-offset-from-gep
Verify this pass produces no dead code
reassociate-geps-verify-no-dead-code
Split GEPs to a variadic base and a constant offset for better CSE
separate-const-offset-from-gep
idxprom
uglygep
Dead instruction detected!
Forcibly enables non-trivial loop unswitching rather than following the configuration passed into the pass.
enable-nontrivial-unswitch
The cost threshold for unswitching a loop.
unswitch-threshold
.us-phi
Simple unswitch loops
simple-loop-unswitch
Control the number of bonus instructions (default = 1)
bonus-inst-threshold
Preserve canonical loop structure (default = true)
keep-loops
Convert switches to lookup tables (default = false)
switch-to-lookup
Forward switch condition to phi ops (default = false)
forward-switch-cond
Sink common instructions (default = false)
sink-common-insts
Simplify the CFG
simplifycfg
Code sinking
sink
Speculative execution is not applied to basic blocks where the cost of the instructions to speculatively execute exceeds this limit.
spec-exec-max-speculation-cost
Speculative execution is not applied to basic blocks where the number of instructions that would not be speculatively executed exceeds this limit.
spec-exec-max-not-hoisted
Speculative execution is applied only to targets with divergent branches, even if the pass was configured to apply only to all targets.
spec-exec-only-if-divergent-target
Speculatively execute instructions
speculative-execution
Speculatively execute instructions if target has divergent branches
.phi
Straight line strength reduction
slsr
Force whether the StructurizeCFG pass skips uniform regions
structurizecfg-skip-uniform-regions
Structurize the CFG
structurizecfg
structurizecfg.uniform
entry.orig
entry
Flow
.inv
Structurize control flow
Tail Call Elimination
tailcallelim
disable-tail-calls
tailcall-readnone
marked as tail call candidate (readnone)
tailcall-recursion
transforming tail recursion into loop
tailrecurse
accumulator.tr
Enable DAG combiner's use of IR alias analysis
combiner-global-alias-analysis
Enable DAG combiner's use of TBAA
combiner-use-tbaa
Bypass the profitability model of load slicing
combiner-stress-load-slicing
DAG combiner may split indexing from loads
combiner-split-load-index
strict-float-cast-overflow
Sink local values in FastISel
fast-isel-sink-local-values
__sync_synchronize
abort
Attempt at an invalid promotion-related conversion
enable-legalize-types-checking
Unprocessed value in a map!
Value with legal type was transformed!
Processed value not in any map!
Value in multiple maps!
 ReplacedValues
 PromotedIntegers
 SoftenedFloats
 ScalarizedVectors
 ExpandedIntegers
 ExpandedFloats
 SplitVectors
 WidenedVectors
 PromotedFloats
Do not know how to scalarize the result of this operator!
Do not know how to scalarize this operator's operand!
Do not know how to split the result of this operator!
Do not know how to split this operator's operand!
Disable use of DFA during scheduling
disable-dfa-sched
Track reg pressure and switch priority to in-depth
dfa-sched-reg-pressure-threshold
fast
Fast suboptimal list scheduling
linearize
Linearize DAG, no scheduling
list-burr
Bottom-up register reduction list scheduling
Similar to list-burr but schedules in source order when possible
list-hybrid
Bottom-up register pressure aware list scheduling which tries to balance latency and register pressure
list-ilp
Bottom-up register pressure aware list scheduling which tries to balance ILP and register pressure
Disable cycle-level precision during preRA scheduling
disable-sched-cycles
Disable regpressure priority in sched=list-ilp
disable-sched-reg-pressure
Disable live use priority in sched=list-ilp
disable-sched-live-uses
Disable virtual register cycle interference checks
disable-sched-vrcycle
Disable physreg def-use affinity
disable-sched-physreg-join
Disable no-stall priority in sched=list-ilp
disable-sched-stalls
Disable critical path priority in sched=list-ilp
disable-sched-critical-path
Disable scheduled-height priority in sched=list-ilp
disable-sched-height
Disable scheduler's two-address hack
disable-2addr-hack
Number of instructions to allow ahead of the critical path in sched=list-ilp
max-sched-reorder
Average inst/cycle whan no target itinerary exists.
sched-avg-ipc
Can't handle live physical register dependency!
Height 
sunit-dag.
PHYS REG COPY
Roughly estimate the number of cycles that 'long latency'instructions take for targets with no itinerary
sched-high-latency-cycles
vliw-td
VLIW scheduler
Generate low-precision inline sequences for some float libcalls
limit-float-precision
Set the case probability threshold for peeling the case from a switch statement. A value greater than 100 will void this optimization
switch-peel-threshold
non-trivial scalar-to-vector conversion
, possible invalid constraint for vector type
scalar-to-vector conversion failed
ptrauth
This target doesn't support calls with ptrauth operand bundles.
Cannot lower direct authenticated call to unauthenticated target
_setjmp
_longjmp
Wrong result type for @llvm.get.dynamic.area.offset intrinsic!
annotation
trap-func-name
llvm.icall.branch.funnel operand must be a GlobalValue
all llvm.icall.branch.funnel operands must refer to the same GlobalValue
srcloc
couldn't allocate output register for constraint '
inline asm not supported yet: don't know how to handle tied indirect register inputs
inline asm error: This value type register class is not natively supported!
invalid operand for inline asm constraint '
Don't know how to handle indirect register inputs yet for constraint '
couldn't allocate input reg for constraint '
Cannot generate unaligned atomic store
Cannot generate unaligned atomic load
visitCatchSwitch not yet implemented!
Gang up loads and stores generated by inlining of memcpy
enable-memcpy-dag-opt
Number limit for gluing ld/st of memcpy.
ldstmemcpy-glue-max
cannot lower memory intrinsic in address space 
Unsupported element size
Display more information when dumping selection DAG nodes.
dag-dump-verbose
<null>
 nuw
 nsw
 exact
 nnan
 ninf
 nsz
 arcp
 contract
 afn
 reassoc
 vector-reduction
Mem:
<APFloat(
 [TF=
, anyext
, sext
, zext
 from 
, trunc to 
 [ORD=
 [ID=
# D:
<pre-inc>
<pre-dec>
<post-inc>
<post-dec>
<<Unknown DAG Node>>
<<Unknown Machine Node #
<<Unknown Target Node #
<<Unknown Node #
Prefetch
AtomicFence
AtomicCmpSwap
AtomicCmpSwapWithSuccess
AtomicSwap
AtomicLoadAdd
AtomicLoadSub
AtomicLoadAnd
AtomicLoadClr
AtomicLoadOr
AtomicLoadXor
AtomicLoadNand
AtomicLoadMin
AtomicLoadMax
AtomicLoadUMin
AtomicLoadUMax
AtomicLoad
AtomicStore
PCMarker
ReadCycleCounter
SrcValue
MDNode
EntryToken
TokenFactor
AssertSext
AssertZext
BasicBlock
Register
RegisterMask
OpaqueConstant
ConstantFP
GlobalAddress
GlobalTLSAddress
FrameIndex
JumpTable
GLOBAL_OFFSET_TABLE
RETURNADDR
ADDROFRETURNADDR
FRAMEADDR
LOCAL_RECOVER
READ_REGISTER
WRITE_REGISTER
FRAME_TO_ARGS_OFFSET
EH_DWARF_CFA
EH_RETURN
EH_SJLJ_SETJMP
EH_SJLJ_LONGJMP
EH_SJLJ_SETUP_DISPATCH
ConstantPool
TargetIndex
ExternalSymbol
BlockAddress
BUILD_VECTOR
OpaqueTargetConstant
TargetConstant
TargetConstantFP
TargetGlobalAddress
TargetGlobalTLSAddress
TargetFrameIndex
TargetJumpTable
TargetConstantPool
TargetExternalSymbol
MCSymbol
TargetBlockAddress
CopyToReg
CopyFromReg
merge_values
inlineasm
eh_label
handlenode
fminnum
fmaxnum
fminnan
fmaxnan
fneg
fsqrt
strict_fsqrt
fsin
strict_fsin
fcos
strict_fcos
fsincos
ftrunc
ffloor
fceil
frint
strict_frint
fnearbyint
strict_fnearbyint
fround
fexp
strict_fexp
fexp2
strict_fexp2
flog
strict_flog
flog2
strict_flog2
flog10
strict_flog10
mulhu
mulhs
sdiv
udiv
srem
urem
smul_lohi
umul_lohi
sdivrem
udivrem
rotl
rotr
fadd
strict_fadd
fsub
strict_fsub
fmul
strict_fmul
fdiv
strict_fdiv
strict_fma
fmad
frem
strict_frem
fcopysign
fgetsign
fcanonicalize
fpow
strict_fpow
smin
smax
umin
umax
fpowi
strict_fpowi
setcc
setcccarry
select
vselect
select_cc
insert_vector_elt
extract_vector_elt
concat_vectors
insert_subvector
extract_subvector
scalar_to_vector
vector_shuffle
carry_false
addc
adde
addcarry
saddo
uaddo
ssubo
usubo
smulo
umulo
subc
sube
subcarry
shl_parts
sra_parts
srl_parts
sign_extend
zero_extend
any_extend
sign_extend_inreg
any_extend_vector_inreg
sign_extend_vector_inreg
zero_extend_vector_inreg
truncate
fp_round
flt_rounds
fp_round_inreg
fp_extend
sint_to_fp
uint_to_fp
fp_to_sint
fp_to_uint
bitcast
addrspacecast
fp16_to_fp
fp_to_fp16
brind
br_jt
brcond
br_cc
callseq_start
callseq_end
catchret
cleanupret
load
store
masked_load
masked_store
masked_gather
masked_scatter
vaarg
vacopy
vaend
vastart
dynamic_stackalloc
extract_element
build_pair
stacksave
stackrestore
trap
debugtrap
lifetime.start
lifetime.end
gc_transition.start
gc_transition.end
get.dynamic.area.offset
bitreverse
bswap
ctpop
cttz_zero_undef
ctlz_zero_undef
init_trampoline
adjust_trampoline
setoeq
setogt
setoge
setolt
setole
setone
seto
setuo
setueq
setugt
setuge
setult
setule
setune
seteq
setgt
setge
setlt
setle
setne
settrue
settrue2
setfalse
setfalse2
vecreduce_fadd
vecreduce_strict_fadd
vecreduce_fmul
vecreduce_strict_fmul
vecreduce_add
vecreduce_mul
vecreduce_and
vecreduce_or
vecreduce_xor
vecreduce_smax
vecreduce_smin
vecreduce_umax
vecreduce_umin
vecreduce_fmax
vecreduce_fmin
SelectionDAG has 
 nodes:
 DbgVal
sdagisel
FastISelFailure
FastISel didn't lower all arguments: 
Prototype
FastISel missed call
FastISel missed terminator
FastISel missed
sdag
Instruction Selection and Scheduling
combine1
DAG Combining 1
legalize_types
Type Legalization
combine_lt
DAG Combining after legalize types
legalize_vec
Vector Legalization
legalize_types2
Type Legalization 2
combine_lv
DAG Combining after legalize vectors
legalize
DAG Legalization
verify-nobrcond1
Verify No Brcond 1
combine2
DAG Combining 2
verify-nobrcond2
Verify No Brcond 2
isel
Instruction Selection
sched
Instruction Scheduling
Instruction Creation
cleanup
Instruction Scheduling Cleanup
Found BRCOND after combine2
Found BRCOND before combine2
Found wrong-typed BRCOND after combine2
Found wrong-typed BRCOND before combine2
 (in function: 
Enable abort calls when "fast" instruction selection fails to lower an instruction: 0 disable the abort, 1 will abort but for args, calls and terminators, 2 will also abort for argument lowering, and 3 will never fallback to SelectionDAG.
fast-isel-abort
Emit a diagnostic when "fast" instruction selection falls back to SelectionDAG.
fast-isel-report-on-fallback
use Machine Branch Probability Info
use-mbpi
Instruction schedulers available (before register allocation):
pre-RA-sched
default
Best scheduler for the target
Could not match memory address.  Inline asm failure!
COVERED: 
INCLUDED: 
Cannot select: 
In function: 
intrinsic %
target intrinsic %
unknown intrinsic #
    
CROSS RC COPY
plaintext=circle
GraphRoot
color=blue,style=dashed
 label ="
__emutls_v.
__emutls_get_address
memory
Indirect operand for inline asm not a pointer!
Unsupported asm: input constraint with a matching output constraint of incompatible type!
Unsupported library call operation!
argument to '__builtin_return_address' must be a constant integer
ReadOnly
WriteOnly
ReadWrite
Global
Constant
Local
Region
ByValue
GlobalBuffer
DynamicSharedPointer
Sampler
Image
Queue
HiddenGlobalOffsetX
HiddenGlobalOffsetY
HiddenGlobalOffsetZ
HiddenNone
HiddenPrintfBuffer
HiddenDefaultQueue
HiddenCompletionAction
+Inf
-Inf
0123456789ABCDEF0
0123456789abcdef0
0.0E+0
e+00
APInt(
Tag_CPU_raw_name
Tag_CPU_name
Tag_CPU_arch
Tag_CPU_arch_profile
Tag_ARM_ISA_use
Tag_THUMB_ISA_use
Tag_WMMX_arch
Tag_Advanced_SIMD_arch
Tag_PCS_config
Tag_ABI_PCS_R9_use
Tag_ABI_PCS_RW_data
Tag_ABI_PCS_RO_data
Tag_ABI_PCS_GOT_use
Tag_ABI_PCS_wchar_t
Tag_ABI_FP_rounding
Tag_ABI_FP_denormal
Tag_ABI_FP_exceptions
Tag_ABI_FP_user_exceptions
Tag_ABI_FP_number_model
Tag_ABI_align_needed
Tag_ABI_align_preserved
Tag_ABI_enum_size
Tag_ABI_HardFP_use
Tag_ABI_VFP_args
Tag_ABI_WMMX_args
Tag_ABI_optimization_goals
Tag_ABI_FP_optimization_goals
Tag_compatibility
Tag_CPU_unaligned_access
Tag_FP_HP_extension
Tag_ABI_FP_16bit_format
Tag_MPextension_use
Tag_DIV_use
Tag_DSP_extension
Tag_nodefaults
Tag_also_compatible_with
Tag_T2EE_use
Tag_conformance
Tag_Virtualization_use
Tag_VFP_arch
Tag_VFP_HP_extension
Tag_ABI_align8_needed
Tag_ABI_align8_preserved
Unspecified Tags UNDEFINED
Attribute
Value
TagName
Description
Not Permitted
TrustZone
Virtualization Extensions
TrustZone + Virtualization Extensions
Permitted
If Available
IEEE-754
VFPv3
v6-style
No Specific Requirements
AEABI Conformant
AEABI Non-Conformant
Speed
Aggressive Speed
Aggressive Size
Accuracy
Best Accuracy
Debugging
Best Debugging
AAPCS
iWMMX
Custom
AAPCS VFP
Tag_FP_arch
Single-Precision
Reserved
Tag_FP_arch (deprecated)
Int32
External Int32
8-byte stack alignment, 
-byte data alignment
Invalid
Not Required
8-byte data alignment
8-byte data and code alignment
8-byte alignment, 
-byte extended alignment
8-byte alignment
4-byte alignment
Finite Only
RTABI
Unsupported
Sign Only
Runtime
2-byte
4-byte
Direct
GOT-Indirect
Absolute
PC-relative
SB-relative
Static Base
Unused
Bare Platform
Linux Application
Linux DSO
Palm OS 2004
Reserved (Palm OS)
Symbian OS 2004
Reserved (Symbian OS)
NEONv1
NEONv2+FMA
ARMv8-a NEON
ARMv8.1-a NEON
WMMXv1
WMMXv2
VFPv1
VFPv2
VFPv3-D16
VFPv4
VFPv4-D16
ARMv8-a FP
ARMv8-a FP-D16
Thumb-1
Thumb-2
Classic
Microcontroller
Real-time
Application
Pre-v4
ARM v4
ARM v4T
ARM v5T
ARM v5TE
ARM v5TEJ
ARM v6
ARM v6KZ
ARM v6T2
ARM v6K
ARM v7
ARM v6-M
ARM v6S-M
ARM v7E-M
ARM v8
unhandled AEABI Tag 
SectionLength
Vendor
aeabi
subsection length greater than section length
unrecognised tag: 0x
Symbols
Sections
SymbolAttributes
SectionAttributes
FileAttributes
Tag_File
Tag_Section
Tag_Symbol
Section 
Number of memory regions: 
Bytes used: 
Bytes allocated: 
Bytes wasted: 
 (includes alignment, etc)
Recycler element size: 
Recycler element alignment: 
Number of elements free for recycling: 
Stream Error: 
An unspecified error has occurred.
The stream is too short to perform the requested operation.
The buffer size is not a multiple of the array element size.
The specified offset is invalid for the current stream.
An I/O error occurred on the file system.
0x%08x / 0x%08x = %.2f%%
' must be a percentage
' not an integer
' must be between 0 and 100
Unknown key: '
Duration must not be empty
' must end with one of 's', 'm' or 'h'
llvmcache.timestamp
Can't get available size
%Y-%m-%d %H:%M:%S
%.9lu
%Y-%m-%d %H:%M:%S.%N
BAD-DATE-FORMAT
%.3lu
%.6lu
value
may only occur zero or one times!
must occur exactly one time!
: for the -
 option: 
: CommandLine Error: Option '
' registered more than once!
inconsistency in registered CommandLine options
Cannot specify more than one option with cl::ConsumeAfter!
    -
uint
number
string
 (default: 
*no default*
>...
' value invalid for uint argument!
' value invalid for integer argument!
' is invalid value for boolean argument! Try 0 or 1
General options
Generic Options
Display list of available options (-help-list-hidden for more)
help-list
Display list of all available options
help-list-hidden
help
Display available options (-help-hidden for more)
help-hidden
Display all available options
Print non-default options after command line parsing
print-options
Print all option values after command line parsing
print-all-options
version
Display the version of this program
= *cannot print option value*
LLVM (http://llvm.org/):
LLVM
 version 
31001.43
Optimized build
(unknown)
  Default target: 
  Host CPU: 
OVERVIEW: 
USAGE: 
 [subcommand]
SUBCOMMAND '
 [options]
SUBCOMMANDS:
  Type "
 <subcommand> -help" to get more help on a specific subcommand
OPTIONS:
  This option category has no options.
error - this positional option will never be matched, because it does not Require a value, and a cl::ConsumeAfter option is active!
error - option can never match, because another positional argument will match an unbounded number of values, and this option does not require a value!
' is all messed up!
: Unknown command line argument '
'.  Try: '
 -help'
: Did you mean '-
This argument does not take a value.
Instead, it consumes any positional arguments until the next recognized option.
: Not enough positional command line arguments specified!
Must specify at least 
 positional argument
: See: 
 -help
: Too many positional arguments specified!
Can specify at most 
 positional arguments: See: 
must be specified at least once!
requires a value!
multi-valued option specified with ValueDisallowed modifier!
does not allow a value! '
' specified.
not enough values!
' value invalid for floating point argument!
= *unknown option value*
Comma separated list of debug counter skip and count
debug-counter
DebugCounter Error: 
 does not have an = in it
 is not a number
 is not a registered counter
 does not end with -skip or -count
    =
 -   
Counters and values:
Inconvertible error value. An error has occurred that could not be converted to a known std::error_code. Please file a bug.
Error
Multiple errors:
LLVM ERROR: out of memory
LLVM ERROR: 
UNREACHABLE executed
found empty check string with prefix '
found non-empty check string for empty check with prefix '
found start of regex string with no end '}}'
invalid named regex reference, no ]] found
invalid name in named regex: empty name
invalid name in named regex definition
invalid name in named regex
Can't back-reference more than 9 variables
missing closing "]" for regex variable
with expression "
" equal to "
uses incorrect expression "
uses undefined variable "
with variable "
possible intended match here
-implicit-check-not='
command line
IMPLICIT-CHECK
unsupported -NOT combo on prefix '
found '
-LABEL:' with variable definition or use
EMPTY
SAME
NEXT
' without previous '
: line
error: no check strings found with prefix
-SAME: is not on the same line as the previous match
'next' match was here
previous match ended here
-EMPTY
-NEXT
: is on the same line as previous match
: is not on the line after the previous match
non-matching line after previous match is here
expected
excluded
 string found in input
found here
-SAME
-NOT
-DAG
-LABEL
implicit EOF
bad NOT
 string not found in input
scanning from here
match discarded, overlaps earlier DAG match here
^[a-zA-Z0-9_-]*$
CHECK
Files differ without tolerance allowance
FP Comparison failed, not a numeric difference between '
' and '
Compared: 
abs. diff = 
 rel.diff = 
Out of tolerance: rel/abs: 
.tmp%%%%%%%
invalid glob pattern: 
Execute graph viewer in the background. Creates tmp file litter.
view-background
aaaaaa
aa0000
00aa00
aa5500
0055ff
aa00aa
00aaaa
555555
ff5555
55ff55
ffff55
5555ff
ff55ff
55ffff
ffaaaa
aaffaa
ffffaa
aaaaff
ffaaff
aaffff
Error: 
Writing '
'... 
open
Trying 'open' program... 
xdg-open
Trying 'xdg-open' program... 
Graphviz
Running 'Graphviz' program... 
xdot|xdot.py
Running 'xdot.py' program... 
dot|fdp|neato|twopi|circo
-Tps
-Nfontname=Courier
-Gsize=7.5,10
Running '
' program... 
--spartan
dotty
Running 'dotty' program... 
Error: Couldn't find a usable graph viewer program:
neato
twopi
circo
Remember to erase graph file: 
  Tried '
Invalid UTF-8 sequence
Text after end of document
Unexpected EOF
Invalid JSON value (null?)
Invalid JSON value (true?)
Invalid JSON value (false?)
Expected , or ] after array element
Expected object key
Expected : after object key
Expected , or } after object property
Invalid JSON value (number?)
Invalid JSON value
Unterminated string
Control character in string
Invalid \u escape sequence
Invalid escape sequence
[{0}:{1}, byte={2}]: {3}
%.*g
failed to obtain absolute path for 
.lock
-%%%%%%%%
failed to create unique file 
failed to write to 
failed to create link 
 to 
failed to remove lockfile 
LLT_invalid
Unknown buffer
%.2x
warning: missing version string. Assuming 1.0.
warning: symbol map version 
is not supported. Not unobfuscating.
BCSymbolMap Version: 2.0
unique_lock::unlock: not locked
Error opening '
  -load request ignored.
Program arguments: 
seed
Seed for the random number generator
rng-seed
/dev/urandom
replacement string contained trailing backslash
invalid backreference string '
Included from 
<unknown>
<stdin>
remark: 
Supplied regexp was blank
can't open file '
error parsing file '
malformed section header on line 
malformed regex for section 
malformed line 
malformed section 
malformed regex in line 
Enable statistics output from program (available with Asserts)
stats
Display statistics as json data
stats-json
Statistics are disabled.  
Build with asserts or with -DLLVM_ENABLE_STATS
                          ... Statistics Collected ...
%*u %-*s - %s
&amp;
&lt;
&gt;
&quot;
&apos;
WARNING: You're attempting to print out a bitcode file.
This is inadvisable as it may cause display problems. If
you REALLY want to taste LLVM bitcode first-hand, you
can force output with the `-f' option.
cannot open 
path
%011zo
%06o
none
vfpv2
vfpv3
vfpv3-fp16
vfpv3-d16
vfpv3-d16-fp16
vfpv3xd
vfpv3xd-fp16
vfpv4
vfpv4-d16
fpv4-sp-d16
fpv5-d16
fpv5-sp-d16
fp-armv8
neon
neon-fp16
neon-vfpv4
neon-fp-armv8
crypto-neon-fp-armv8
softvfp
arm2
arm3
arm6
arm7m
arm8
arm810
strongarm110
strongarm1100
strongarm1110
arm7tdmi-s
arm710t
arm720t
arm9
arm9tdmi
arm920
arm920t
arm922t
arm9312
arm940t
ep9312
arm10tdmi
arm1020t
arm9e
arm946e-s
arm966e-s
arm968e-s
arm10e
arm1020e
arm1022e
arm1136jf-s
arm1136jz-s
arm1176j-s
mpcorenovfp
arm1156t2f-s
cortex-m0plus
cortex-m1
sc000
cortex-a5
cortex-a12
cortex-a17
cortex-r4
cortex-r4f
cortex-r5
cortex-r7
cortex-r8
cortex-r52
sc300
cortex-m7
cortex-m23
cortex-m33
cortex-a32
cortex-a55
cortex-a75
cyclone
exynos-m3
exynos-m4
iwmmxt
swift
armv2
armv2a
armv3
armv3m
armv4
armv4t
armv5t
armv5te
armv5tej
5TEJ
armv6
armv6k
armv6t2
v6t2
armv6kz
v6kz
armv6-m
armv7-a
armv7ve
v7ve
armv7-r
armv7-m
armv7e-m
7E-M
v7em
armv8-a
armv8.1-a
8.1-A
v8.1a
armv8.2-a
8.2-A
v8.2a
armv8.3-a
8.3-A
v8.3a
armv8.4-a
8.4-A
v8.4a
armv8-r
armv8-m.base
8-M.Baseline
v8m.base
armv8-m.main
8-M.Mainline
v8m.main
iwmmxt2
armv7s
armv7k
+hwdiv-arm
-hwdiv-arm
+hwdiv
-hwdiv
+crc
-crc
+dsp
-dsp
+ras
-ras
+dotprod
-dotprod
+fp-only-sp
+d16
-fp-only-sp
-d16
+fp-armv8
+vfp4
-fp-armv8
+vfp3
+fp16
-vfp4
-fp16
+vfp2
-vfp3
-vfp2
+neon
+crypto
-crypto
-neon
crypto
sha2
+sha2
-sha2
+aes
-aes
dotprod
idiv
simd
virt
fp16
+fullfp16
-fullfp16
maverick
arm,thumb
v6sm
v8-m.main
v8-m.base
v8-r
v8.4-a
v8.3-a
v8.2-a
v8-a
v8.1-a
v7e-m
v7-m
v7-a
v7-r
v6-m
v5te
vortex
thunderx2t99
thunderx
thunderxt88
thunderxt81
thunderxt83
+spe
+lse
+rdm
+sve
+rcpc
+v8.1a
+v8.2a
+v8.3a
+v8.4a
-lse
-rdm
+sm4
-sm4
sha3
+sha3
-sha3
profile
-spe
-sve
rcpc
-rcpc
vfp2
vfp3
vfp4
aapcs16
apcs-gnu
aapcs-linux
aapcs
thread constructor failed
Enable -time-passes memory tracking (this may be slow)
track-memory
File to append -stats and -timer output to
info-output-file
cl::location(x) specified more than once!
Error opening info-output-file '
 for appending!
  Total Execution Time: %5.4f seconds (%5.4f wall clock)
   ---User Time---
   --System Time--
   --User+System--
   ---Wall Time---
  ---Mem---
  --- Name ---
Total
%9lld  
        -----     
  %7.4f (%5.1f%%)
misc
Miscellaneous Ungrouped Timers
"time.
%.*e
.wall
.user
.sys
.mem
unknown
armeb
aarch64
aarch64_be
bpfel
bpfeb
hexagon
mips
mipsel
mips64
mips64el
msp430
nios2
powerpc
powerpc64
powerpc64le
r600
agx0
agx1
agx2
amdgcn
riscv32
riscv64
sparc
sparcv9
sparcel
s390x
tcele
thumb
thumbeb
x86_64
xcore
nvptx
nvptx64
igil32
igil64
air32
air64
gpu_32
gpu_64
le32
le64
amdil
amdil64
hsail
hsail64
spir
spir64
kalimba
shave
lanai
wasm32
wasm64
renderscript32
renderscript64
riscv
s390
nvvm
igil
wasm
apple
scei
nvidia
myriad
mesa
suse
ananas
cloudabi
darwin
dragonfly
freebsd
fuchsia
kfreebsd
macosx
netbsd
openbsd
solaris
windows
haiku
minix
rtems
nacl
cuda
nvcl
amdhsa
elfiamcu
driverkit
mesa3d
contiki
amdpal
gnuabin32
gnuabi64
gnueabi
gnueabihf
gnux32
code16
eabi
eabihf
android
musl
musleabi
musleabihf
msvc
itanium
cygnus
coreclr
simulator
macabi
arm64
ppc64
x86-64
coff
macho
metallib
arm64e
i586
i686
x86_64h
xscale
arm64_32
applegpu_s3
applegpu_a8
applegpu_a8x
applegpu_a9
applegpu_a10
applegpu_a10x
applegpu_a11
applegpu_a12
applegpu_a12x
applegpu_a12z
applegpu_s4
applegpu_a13
applegpu_a14
amdgpu_gfx600
amdgpu_gfx600_nwh
amdgpu_gfx701
amdgpu_gfx704
amdgpu_gfx803
amdgpu_gfx802
amdgpu_gfx900
amdgpu_gfx904
amdgpu_gfx906
amdgpu_gfx1010_nsgc
amdgpu_gfx1010
amdgpu_gfx1011
amdgpu_gfx1012
intelgpu_skl_gt2r6
intelgpu_skl_gt2r7
intelgpu_skl_gt3r10
intelgpu_kbl_gt2r0
intelgpu_kbl_gt2r2
intelgpu_kbl_gt2r4
intelgpu_kbl_gt3r1
intelgpu_kbl_gt3r6
intelgpu_icl_1x6x8r7
intelgpu_icl_1x8x8r7
nvidiagpu_gk
nvidiagpu_gm
nvidiagpu_gp
nvidiagpu_gv
air32_v16
air32_v18
air32_v111
air32_v20
air32_v21
air32_v22
air32_v23
air64_v16
air64_v18
air64_v111
air64_v20
air64_v21
air64_v22
air64_v23
maccatalyst
invalid
arm7tdmi
arm1176jzf-s
cortex-a7
strongarm
(Twine 
empty
rope:
cstring:"
std::string:"
stringref:"
smallstring:"
formatv:"
char:"
decUI:"
decI:"
decUL:"
decL:"
decULL:"
decLL:"
uhex:"
Color Options
Use colors in output (default=autodetect)
warning: 
note: 
Unexpected token in Key Value.
Already encountered an anchor for this node!
Already encountered a tag for this node!
Unexpected token. Expected Key or Block End
Unexpected token. Expected Key, Flow Entry, or Flow Mapping End.
Unexpected token. Expected Block Entry or Block End.
Could not find closing ]!
Expected , between entries!
Could not find expected : for simple key
-?:,[]{}#&*!|>'"%@`
Unrecognized character while tokenizing.
Found unexpected ':' while scanning a plain scalar
,:?[]{}
Found invalid tab character in indentation
Got empty plain scalar
Expected quote at end of scalar
A text line is less indented than the block scalar
Leading all-spaces line must be smaller than the block indent
Expected a line break after block scalar header
Not dealing with this yet
#;/?:@&=+$,_.!~*'()[]
Got empty alias or anchor
YAML
Stream-Start: 
Stream-End: 
Version-Directive: 
Tag-Directive: 
Document-Start: 
Document-End: 
Block-Entry: 
Block-End: 
Block-Sequence-Start: 
Block-Mapping-Start: 
Flow-Entry: 
Flow-Sequence-Start: 
Flow-Sequence-End: 
Flow-Mapping-Start: 
Flow-Mapping-End: 
Key: 
Value: 
Scalar: 
Block Scalar: 
Alias: 
Anchor: 
Tag: 
Can only iterate over the stream once
tag:yaml.org,2002:
Unexpected token
Unknown tag handle 
tag:yaml.org,2002:null
tag:yaml.org,2002:str
tag:yaml.org,2002:map
tag:yaml.org,2002:seq
Unrecognized escape code!
unexpected scalar
unknown bit value
unexpected scalar in sequence of bit values
expected sequence of bit values
unknown enumerated scalar
not a mapping
missing required key '
unknown key '
null
NULL
not a sequence
invalid call
                
Map key must be a scalar
Map value must not be empty
unknown node kind
invalid boolean
invalid number
out of range number
invalid floating point number
0x%02X
invalid hex8 number
out of range hex8 number
0x%04X
invalid hex16 number
out of range hex16 number
0x%08X
invalid hex32 number
out of range hex32 number
0x%016llX
invalid hex64 number
IO failure on output stream: 
%02X
[:<:]]
[:>:]]
alnum
alert
backspace
newline
vertical-tab
form-feed
carriage-return
space
exclamation-mark
quotation-mark
number-sign
dollar-sign
percent-sign
ampersand
apostrophe
left-parenthesis
right-parenthesis
asterisk
plus-sign
comma
hyphen
hyphen-minus
period
full-stop
slash
solidus
three
four
five
seven
eight
nine
colon
semicolon
less-than-sign
equals-sign
greater-than-sign
question-mark
commercial-at
left-square-bracket
backslash
reverse-solidus
right-square-bracket
circumflex
circumflex-accent
underscore
low-line
grave-accent
left-brace
left-curly-bracket
vertical-line
right-brace
right-curly-bracket
tilde
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789
alpha
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz
blank
cntrl
digit
0123456789
graph
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789!"#$%&'()*+,-./:;<=>?@[\]^_`{|}~
lower
abcdefghijklmnopqrstuvwxyz
print
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789!"#$%&'()*+,-./:;<=>?@[\]^_`{|}~ 
punct
!"#$%&'()*+,-./:;<=>?@[\]^_`{|}~
upper
ABCDEFGHIJKLMNOPQRSTUVWXYZ
xdigit
0123456789ABCDEFabcdef
REG_NOMATCH
REG_0x%x
llvm_regexec() failed to match
REG_BADPAT
invalid regular expression
REG_ECOLLATE
invalid collating element
REG_ECTYPE
invalid character class
REG_EESCAPE
trailing backslash (\)
REG_ESUBREG
invalid backreference number
REG_EBRACK
brackets ([ ]) not balanced
REG_EPAREN
parentheses not balanced
REG_EBRACE
braces not balanced
REG_BADBR
invalid repetition count(s)
REG_ERANGE
invalid character range
REG_ESPACE
out of memory
REG_BADRPT
repetition-operator operand invalid
REG_EMPTY
empty (sub)expression
REG_ASSERT
"can't happen" -- you found a bug
REG_INVARG
invalid argument to regex routine
*** unknown regexp error code ***
Library already loaded
x86_64-apple-darwin10.0
-darwin
604e
7400
7450
pwr6
pwr7
pwr8
pwr9
generic
arm926ej-s
mpcore
arm1136j-s
arm1156t2-s
arm1176jz-s
cortex-a8
cortex-a9
cortex-a15
cortex-m0
cortex-m3
cortex-m4
cortex-a35
cortex-a53
cortex-a57
cortex-a72
cortex-a73
krait
kryo
falkor
saphira
exynos-m2
exynos-m1
machine = 
zEC12
z196
pentium
pentium-mmx
pentium4
prescott
athlon
athlon-xp
k8-sse3
bdver2
bdver1
goldmont-plus
goldmont
i486
yonah
pentium-m
pentium3
pentium2
pentiumpro
btver2
btver1
silvermont
bonnell
penryn
core2
cannonlake
skylake-avx512
skylake
broadwell
haswell
ivybridge
sandybridge
westmere
nehalem
bdver3
bdver4
znver1
amdfam10
i386
nocona
k6-2
k6-3
geode
hw.physicalcpu
cmov
sse2
sse3
pclmul
ssse3
cx16
sse4.1
sse4.2
movbe
popcnt
rdrnd
xsave
f16c
sahf
lzcnt
sse4a
prfchw
fma4
mwaitx
clzero
wbnoinvd
fsgsbase
avx2
bmi2
invpcid
avx512f
avx512dq
rdseed
avx512ifma
clflushopt
clwb
avx512pf
avx512er
avx512cd
avx512bw
avx512vl
prefetchwt1
avx512vbmi
waitpkg
avx512vbmi2
shstk
gfni
vaes
vpclmulqdq
avx512vnni
avx512bitalg
avx512vpopcntdq
rdpid
cldemote
movdiri
movdir64b
pconfig
xsaveopt
xsavec
xsaves
ptwrite
HOME
0123456789abcdef
TMPDIR
/var/tmp/
TEMP
TEMPDIR
-%%%%%%
-%%%%%%.
XDG_CACHE_HOME
.cache
COLUMNS
TERM
linux
color
Child timed out but wouldn't die
Child timed out
Error waiting for child process
Program could not be executed
 (core dumped)
Executable "
" doesn't exist!
Can't redirect stderr to stdout
posix_spawn failed
Couldn't fork
/dev/null
Cannot open file '
' for 
input
output
Cannot dup2
PATH
Disable symbolizing crash backtraces.
disable-symbolication
llvm-symbolizer
too many signal callbacks already registered
error: invalid target '
: error: unable to get target for '
', see --version and --triple.
Unable to find target for this triple (no targets are registered)
No available targets are compatible with this triple.
" and "
  Registered Targets:
    
    (none)
We do not support this DWARF encoding yet!
bss-section
data-section
rodata-section
implicit-section-name
no-signed-zeros-fp-math
no-trapping-math
denormal-fp-math
TargetMachine can't emit a file of this type
agx.compute_driver_bindings
agx-canon-dedup
Strip all metadata that does not change assembly output (or WILL in undesirable way), drop most type and value names. Optimal for IR deduplication purposes
agx-canon-test
Only strip metadata that we don't care to have in OfflineIR suite and regression tests
Pick mode of operation for agx-shader-canonicalizer:
Drop redundant metadata, assign empty names to most of the values
agx-shader-canonicalizer
llvm.module.flags
agxcompiler.config
air.language_version
agx.reduce.reg.pressure
agx.interpolations
agx.driver_bindings
GitHash
Request.ShaderID
air.max_device_buffers
air.max_constant_buffers
air.max_threadgroup_buffers
air.max_textures
air.max_read_write_textures
air.max_samplers
air.version
air.source_file_name
air.requestHash
air.compile_options
air.sampler_states
Disable generation of discriminator information.
no-discriminators
Add DWARF path discriminators
add-discriminators
.split-lp
lpad
lpad.phi
Break critical edges in CFG
break-crit-edges
_crit_edge
.clone
merge
cstr
strlen
strncmp
strncpy
__memcpy_chk
putchar
chari
puts
fputc
fputc_unlocked
fputs
fputs_unlocked
malloc
calloc
fgetc_unlocked
fgets_unlocked
Return type mismatch
The number of arguments mismatch
Argument type mismatch
if.true.direct_targ
if.false.orig_indirect
if.end.icp
Aggregate arguments to code-extracted functions
aggregate-extracted-args
.split
.ret
thunk
gep_
loadgep_
.out
structArg
targetBlock
gep_reload_
.exitStub
codeRepl
newFuncRoot
Suppress verbose debugify output
debugify-quiet
locations
Locations only
location+variables
Locations and Variables
debugify-level
Kind of debug info to add
Attach debug info to everything
debugify
Check debug info from -debugify
check-debugify
Attach debug info to a function
debugify-function
Check debug info from -debugify-function
check-debugify-function
CheckFunctionDebugify
llvm.debugify
Skipping module without debugify metadata
ERROR: Instruction with empty DebugLoc in function 
ERROR: dbg.value operand has size 
, but its variable has size 
WARNING: Missing line 
WARNING: Missing variable 
PASS
FAIL
FunctionDebugify: 
Skipping module with debug info
Debug Info Version
CheckModuleDebugify
ModuleDebugify: 
.reg2mem
.reload
Instrument function entry/exit with calls to e.g. mcount() (pre inlining)
ee-instrument
instrument-function-entry-inlined
instrument-function-entry
instrument-function-exit-inlined
instrument-function-exit
Unknown instrumentation function: '
Instrument function entry/exit with calls to e.g. mcount() (post inlining)
post-inline-ee-instrument
Scoped EH not supported
cleanup.lpad
.llvm.
Convert noalias attributes to metadata during inlining.
enable-noalias-to-md-conversion
Convert align attributes to assumptions during inlining.
preserve-alignment-assumptions-during-inlining
less-precise-fpmad
deopt
: argument 
savedstack
.body
eh.lpad-body
.lpad-body
funclet
.exit
unsafe-fp-math
no-infs-fp-math
ptrint
maskedptr
maskcond
_udiv-special-cases
udiv-end
udiv-loop-exit
udiv-do-while
udiv-preheader
udiv-bb1
thinlto_src_module
------- Dumping inliner stats for [
] -------
-- List of inlined functions:
-- Summary:
All functions: 
, imported functions: 
inlined functions
all functions
imported functions inlined anywhere
imported functions
imported functions inlined into importing module
, remaining
non-imported functions inlined anywhere
non-imported functions
non-imported functions inlined into importing module
Inlined 
not imported 
imported 
function [
: #inlines = 
, #inlines_to_importing_module = 
% of 
Assign names to anonymous instructions
instnamer
Verify loop lcssa form (time consuming)
verify-loop-lcssa
.lcssa
Loop-Closed SSA Form Pass
lcssa
Conditionally eliminate dead library calls
libcalls-shrinkwrap
cdce.call
cdce.end
cond
.noexc
gc-leaf-function
trunc
.lr.ph
.preheader
.outer
.backedge
llvm.loop
Canonicalize natural loops
loop-simplify
Allow runtime unrolled loops to be unrolled with epilog instead of prolog.
unroll-runtime-epilog
Verify domtree after unrolling
unroll-verify-domtree
completely unrolled loop with 
Peeled
 peeled loop by 
PeelCount
 with a breakout at trip 
BreakoutTrip
unrolled loop by a factor of 
loop-unroll-and-jam
FullyUnrolled
completely unroll and jammed loop with 
UnrollCount
 iterations
 with 
TripMultiple
 trips per branch
 with run-time trip count
PartialUnrolled
unroll and jammed loop by a factor of 
Max average trip count which will cause loop peeling.
unroll-peel-max-count
Force a peel count regardless of profiling information.
unroll-force-peel-count
.peel.begin
.peel.next
.peel.newph
.peel
Allow runtime unrolling for loops with multiple exits, when epilog is generated
unroll-runtime-multi-exit
loop-unroll
.new
.unr-lcssa
.epil.preheader
.prol.preheader
.prol.loopexit
xtraiter
lcmp.mod
epil
prol
.iter
.sub
.cmp
.epilog-lcssa
.unr
unroll_iter
niter
.nsub
.ncmp
rdx.minmax.cmp
rdx.minmax.select
.loopexit
rdx.shuf
Add no-alias annotation for instructions that are disambiguated by memchecks
loop-version-annotate-no-alias
lver.safe
.lver.check
.lver.orig
.lver
LVerDomain
loop-versioning
Lower invoke and unwind, for unwindless code generators
lowerinvoke
memcpy-split
load-store-loop
loop-index
post-loop-memcpy-expansion
loop-memcpy-expansion
loop-memcpy-residual
loop-memcpy-residual-header
residual-loop-index
compare_src_dst
copy_backwards
copy_forward
memmove_done
compare_n_to_0
copy_backwards_loop
index_ptr
element
copy_forward_loop
index_increment
split
loadstoreloop
Lower SwitchInst's to branches
lowerswitch
NewDefault
LeafBlock
SwitchLeaf
NodeBlock
Pivot
Promote Memory to Register
mem2reg
Assign new names to everything
metarenamer
alias
global
struct.
main
quux
barney
snork
blam
hoge
wibble
wobble
widget
wombat
eggs
pluto
spam
llvm.compiler.used
Sanitizer interface function redefined: 
anon.
Provide a name to nameless globals
name-anon-globals
Name Anon Globals
; Has predicate info
; branch predicate info { TrueEdge: 
 Comparison:
 Edge: [
; switch predicate info { CaseValue: 
 Switch:
; assume predicate info {
llvm.ssa.copy.
Verify PredicateInfo in legacy printer pass.
verify-predicateinfo
predicateinfo-rename
Controls which variables are renamed with predicateinfo
PredicateInfo Printer
print-predicateinfo
PredicateInfo for function: 
Strip gc.relocates inserted through RewriteStatepointsForGC
strip-gc-relocates
cast
__sanitizer_stat_report
__sanitizer_stat_init
Control the amount of phi node folding to perform (default = 2)
phi-node-folding-threshold
Duplicate return instructions into unconditional branches
simplifycfg-dup-ret
Sink common instructions down to the end block
simplifycfg-sink-common
Hoist conditional stores if an unconditional store precedes
simplifycfg-hoist-cond-stores
Hoist conditional stores even if an unconditional store does not precede - hoist multiple conditional stores into a single predicated store
simplifycfg-merge-cond-stores
When merging conditional stores, do so even if the resultant basic blocks are unlikely to be if-converted as a result
simplifycfg-merge-cond-stores-aggressively
Allow exactly one expensive instruction to be speculatively executed
speculate-one-expensive-inst
Limit maximum recursion depth when calculating costs of speculatively executed instructions
max-speculation-depth
.not
.old
or.cond
not.cond
and.cond
.sink.split
.sink
switch.edge
branch_weights
retval
.off
switch
switch.selectcmp
switch.select
no-jump-tables
switch.lookup
switch.tableidx
switch.hole_check
switch.maskindex
switch.shifted
switch.lobit
switch.table.
switch.idx.cast
switch.idx.mult
switch.offset
switch.cast
switch.shiftamt
switch.downshift
switch.masked
switch.tableidx.zext
switch.gep
switch.load
inverted.cmp
.fold.split
magicptr
infloop
switch.early.test
brmerge
.mux
condstore.split
simplifycfg.merge
.critedge
spec.store.select
spec.select
iv.rem
.urem
.udiv
zext
sext
indvars
Enable unsafe double to float shrinking for math lib calls
enable-double-float-shrink
endptr
strchr
strrchr
strcmpload
instcombine
simplify-libcalls
folded strlen(select) to select of constants
strlenfirst
strpbrk
strstr
memchr.bounds
memchr.bits
memchr
lhsc
lhsv
rhsc
rhsv
chardiff
memcmp
real
imag
cabs
reciprocal
exp2
square
isinf
fmin
fmax
log2
log10
logmul
sqrt
fabs
tanf
tanl
__sincospif_stret
__sincospi_stret
sincospi
sinpi
cospi
cttz
ctlz
isdigittmp
isdigit
isascii
iprintf
leninc
siprintf
fiprintf
__llvmsplit_unnamed
Strip all debug info except linetables
strip-nonlinetable-debuginfo
Symbol Rewrite Map
filename
rewrite-map-file
unable to read rewrite map '
unable to parse rewrite map '
DescriptorList node must be a map
rewrite type must be a scalar
rewrite descriptor must be a map
unknown rewrite type
descriptor key must be a scalar
descriptor value must be a scalar
invalid regex: 
unknown key for Global Alias
exactly one of transform or target must be specified
unable to transforn 
 in 
descriptor Key must be a scalar
unknown Key for Global Variable
naked
unknown key for function
Rewrite Symbols
rewrite-symbols
UnifiedUnreachableBlock
UnifiedReturnBlock
UnifiedRetVal
Unify function exit nodes
mergereturn
IR is malformed, can't parse:
IRInject
<imm:
imm = 0x%hX
imm = 0x%X
imm = 0x%llX
<reg:
callq
, %rax
, %ax
, %eax
, %al
, %st(0)
, %dx
} {z}
{sae}, 
{sae}, 
{sae}, 
{sae}, 
<mem:
%es:(
xstorerng
offset 
data32
tbyte ptr 
zmmword ptr 
, st(0)
, dx
, ax
, eax
, rax
, al
, cl
, xmm0
} {z}, 
, {sae}
{1to2}
{1to4}
{1to8}
{1to16}
, {sae}, 
{1to2}, 
{1to4}, 
{1to8}, 
{1to16}, 
es:[
 {z}
zero
unord
eq_uq
false
neq_oq
eq_os
lt_oq
le_oq
unord_s
neq_us
nlt_uq
nle_uq
ord_s
eq_us
nge_uq
ngt_uq
false_os
neq_os
ge_oq
gt_oq
true_us
{rn-sae}
{rd-sae}
{ru-sae}
{rz-sae}
lock
notrack
repne
Header Magic
Header Version
Header Hash Function
Header Bucket Count
Header Hash Count
Header Data Length
HeaderData Die Offset Base
HeaderData Atom Count
Bucket 
Num DIEs
Offset in Bucket 
Hash in Bucket 
names
names_start
names_end
names_abbrev_start
names_abbrev_end
names_entries
Header: unit length
Header: version
Header: padding
Header: compilation unit count
Header: local type unit count
Header: foreign type unit count
Header: bucket count
Header: name count
Header: abbreviation table size
Header: augmentation string size
Header: augmentation string
Compilation unit 
String in Bucket 
Abbrev code
End of abbrev
End of abbrev list
End of list: 
Abbreviation code
-- Begin function 
Address taken block that was later removed
0x%llx
llvm.ptrauth
Invalid size-changing cast of llvm.ptrauth global
Mismatched address discriminator in llvm.ptrauth global '
Printing <null> Type
implicit-def: 
' is a protected alias
' label emitted multiple times to assembly file
Block address taken
  in Loop: Header=BB
 Depth=
This 
Inner 
Loop Header: Depth=
 %bb.
Child Loop BB
 Depth 
Parent Loop BB
Unsupported usage of llvm.ptrauth global '
Unsupported expression in static initializer: 
symbol '
$tlv$init
_tlv_bootstrap
llvm.used
llvm.metadata
llvm.global_ctors
llvm.global_dtors
_set_
asm-printer
InstructionCount
NumInstructions
 instructions in function
-byte Reload
-byte Folded Reload
-byte Spill
-byte Folded Spill
 Reload Reuse
DEBUG_VALUE: 
 <- 
(long double) 
undef
DEBUG_LABEL: 
kill:
killed 
def 
avoids zero-length function
Address of block that was removed by CodeGen
func_end
-- End function
func_begin
__morestack_addr
__morestack
.note.GNU-split-stack
.note.GNU-no-split-stack
llvm.init.trampoline
llvm.
no GCMetadataPrinter registered for GC: 
llvm.commandline
llvm.ident
Start of file scope inline assembly
End of file scope inline assembly
emit
Debug Info Emission
linetables
CodeView Line Tables
write_exception
DWARF Exception Writer
cfguard
Control Flow Guard
Control Flow Guard Tables
Print 'sched: [latency:throughput]' in .s output
print-schedule
exception
xray_instr_map
xray_fn_idx
xray_sleds_start
xray_sleds_end
function-instrument
xray-log-args
 Encoding = 
Encoding = 
<unknown encoding>
indirect pcrel sdata8
indirect pcrel udata8
indirect pcrel sdata4
indirect pcrel udata4
pcrel sdata8
pcrel udata8
pcrel sdata4
pcrel udata4
sdata8
sdata4
udata8
udata4
sleb128
uleb128
pcrel
omit
absptr
Abbrev [
] 0x
End Of Children Mark
Abbreviation Code
<inline asm>
Inline asm not supported by this streamer because we don't have an asm parser for this target
Error parsing inline asm
Nested variants found in inline asm string: '
Unterminated ${:foo} operand in inline asm string: '
Bad $ operand number in inline asm string: '
Bad ${:} expression in inline asm string: '
Bad ${} expression in inline asm string: '
Invalid $ operand number in inline asm string: '
invalid operand in inline asm: '
.intel_syntax
.att_syntax
private
comment
Unknown special formatter '
' for machine instr: 
DbgValueHistoryMap:
<unknown location>
   Begin: 
   End  : 
debug_loc
String: 
Abbreviation @
0x%lx
Lbl: 
Die: 0x%lx
Del: 
Expr: 
ExprLoc
Die: 
, Offset: 
, Size: 
InlineString: 
LocList: 
Int: 
  0x
: Size: 
Blk[
EOM(1)
EOM(2)
EOM(3)
cu_begin
cu_macro_begin
debug_ranges
Names
Types
Length of Public 
 Info
_begin
_end
DWARF Version
Offset of Compilation Unit Info
Compilation Unit Length
End Mark
DIE offset
Kind: 
External Name
types
namespac
ObjC
End Of Macro List Mark
debug_rnglist_table_start
debug_rnglist_table_end
DW_RLE_base_address
  base address
DW_RLE_offset_pair
  starting offset
  ending offset
DW_RLE_start_length
  start
  length
DW_RLE_end_of_list
Length of ARange Set
DWARF Arange version number
Offset Into Debug Info Section
Segment Size (in bytes)
ARange terminator
Loc expr size
Disable debug info printing
disable-debug-info-print
Use base address specifiers in debug_ranges
use-dwarf-ranges-base-address-specifier
Generate dwarf aranges
generate-arange-section
Generate DWARF4 type units.
generate-type-units
Enable cross-cu references in DWO files
split-dwarf-cross-cu-references
Make an absence of debug location information explicit.
Default
At top of block or after label
Enable
In all cases
Disable
Never
use-unknown-locations
Output dwarf accelerator tables.
Default for platform
Disabled.
Apple
Dwarf
DWARF
accel-tables
Use inlined strings rather than string section.
Enabled
Disabled
dwarf-inlined-strings
Disable emission of DWARF pub sections.
no-dwarf-pub-sections
Disable emission .debug_ranges section.
no-dwarf-ranges-section
Use sections+offset as references rather than labels.
dwarf-sections-as-references
Which DWARF linkage-name attributes to emit.
Abstract
Abstract subprograms
dwarf-linkage-names
Cannot find option named '
Loc = { reg=
info_string
skel_string
dwarf
DWARF Emission
writer
DWARF Debug Writer
str_offsets_base
rnglists_table_base
super-register
no DWARF register encoding
sub-register
string offset=
Type Signature
Type DIE Offset
Length of Unit
DWARF version number
DWARF Unit Type
Address Size (in bytes)
Offset Into Abbrev. Section
__ARRAY_SIZE_TYPE__
(anonymous namespace)
>> Catch TypeInfos <<
TypeInfo 
>> Filter TypeInfos <<
FilterInfo 
GCC_except_table
@LPStart
@TType
ttbaseref
ttbase
cst_begin
cst_end
Call site
>> Call Site 
  On exception at call site 
  Action: cleanup
  Action: 
  Call between 
 and 
    has no landing pad
    jumps to 
  On action: cleanup
  On action: 
>> Action Record 
  Catch TypeInfo 
  Filter TypeInfo 
  Cleanup
  No further actions
  Continue to action 
erlang
erlang-compatible garbage collector
.note.gc
safe point count
stack frame size (in words)
stack arity
live root count
safe point address
stack index (offset / wordsize)
ocaml
ocaml 3.10-compatible collector
code_end
data_end
frametable
 Too much descriptor for ocaml GC
Function '
' is too large for the ocaml GC! Frame size 
>= 65536.
live roots for 
' is too large for the ocaml GC! Live root count 
 >= 65536.
GC root stack offset is outside of fixed stack frame and out of range for ocaml GC!
caml
code_begin
data_begin
$cppxdata$
lsda_begin
lsda_end
Number of call sites
LabelStart
LabelEnd
CatchAll
FilterFunction
FinallyFunclet
ExceptionHandler
Null
catch
dtor
@?0?
@4HA
$stateUnwindMap$
$tryMap$
$ip2state$
MagicNumber
MaxState
UnwindMap
NumTryBlocks
TryBlockMap
IPMapEntries
IPToStateXData
UnwindHelp
ESTypeList
EHFlags
ToState
Action
$handlerMap$
TryLow
TryHigh
CatchHigh
NumCatches
HandlerArray
Adjectives
CatchObjOffset
Handler
ParentFrameOffset
GSCookieOffset
GSCookieXOROffset
EHCookieOffset
EHCookieXOROffset
safeseh
`anonymous namespace'
<unnamed-tag>
cannot debug circular reference to unnamed type
char
File index to string table offset subsection
String table
Magic
Section Version
Hash Algorithm
{0:X+} [{1}]
error: 
Debug section magic
Record length
Record kind: S_UDT
Symbol subsection for 
Record kind: S_LPROC32_ID
Record kind: S_GPROC32_ID
PtrParent
PtrEnd
PtrNext
Code size
Offset after prologue
Offset before epilogue
Function type index
Function section relative address
Function section index
Flags
Function name
Record kind: S_ANNOTATION
Record kind: S_PROC_ID_END
Record kind: S_INLINESITE
Inlinee type index
Record kind: S_INLINESITE_END
Record kind: S_BLOCK32
Lexical block name
Record kind: S_END
Record kind: S_LOCAL
TypeIndex
Record kind: S_THUNK32
Thunk section relative address
Thunk section index
Ordinal
llvm.dbg.cu
Symbol subsection for globals
Record kind: S_LTHREAD32
Record kind: S_LDATA32
Record kind: S_GTHREAD32
Record kind: S_GDATA32
DataOffset
Segment
Inlinee lines subsection
Inlinee lines signature
Inlined function 
 starts at 
Type index of inlined function
Offset into filechecksum table
Starting line number
Record kind: S_COMPILE3
Flags and language
CPUType
target architecture doesn't map to a CodeView CPUType
Frontend version
Backend version
Null-terminated compiler version string
Subsection size
emit-codeview-ghash-section
GPU Load and Store Vectorizer
Vectorize load and store instructions
load-store-vectorizer
Enable if-conversion during vectorization.
enable-if-conversion
The maximum allowed number of runtime memory checks with a vectorize(enable) pragma.
pragma-vectorize-memory-check-threshold
The maximum number of SCEV checks allowed.
vectorize-scev-check-threshold
The maximum number of SCEV checks allowed with a vectorize(enable) pragma
pragma-vectorize-scev-check-threshold
vectorize.width
interleave.count
vectorize.enable
isvectorized
llvm.loop.
AllDisabled
loop not vectorized: vectorization and interleaving are explicitly disabled, or the loop has already been vectorized
MissedExplicitlyDisabled
loop not vectorized: vectorization is explicitly disabled
MissedDetails
loop not vectorized
 (Force=
, Vector Width=
VectorWidth
, Interleave Count=
CantReorderFPOps
loop not vectorized: cannot prove it is safe to reorder floating-point operations
CantReorderMemOps
loop not vectorized: cannot prove it is safe to reorder memory operations
CFGNotUnderstood
loop control flow is not understood by vectorizer
no-nans-fp-math
true
NeitherInductionNorReduction
value could not be identified as an induction or reduction variable
control flow not understood by vectorizer
NonReductionValueUsedOutsideLoop
value that could not be identified as reduction is used outside the loop
CantVectorizeCall
call instruction cannot be vectorized
CantVectorizeIntrinsic
intrinsic instruction cannot be vectorized
CantVectorizeInstructionReturnType
instruction return type cannot be vectorized
CantVectorizeStore
store instruction cannot be vectorized
ValueUsedOutsideLoop
value cannot be used outside the loop
NoInductionVariable
loop induction variable could not be identified
CantVectorizeStoreToLoopInvariantAddress
write to a loop invariant address could not be vectorized
IfConversionDisabled
if-conversion is disabled
LoopContainsSwitch
loop contains a switch statement
NoCFGForSelect
control flow cannot be substituted for a select
TooManySCEVRunTimeChecks
Too many SCEV assumptions need to be made and checked 
at runtime
induction
offset.idx
vec.ind
vec.ind.next
step.add
vec.phi
next.gep
predphi
"INTERLEAVE-GROUP with factor 
 at 
wide.vec
strided.vec
interleaved.vec
.cloned
"BRANCH-ON-MASK 
 All-One
wide.masked.gather
wide.masked.load
wide.load
reverse
broadcast
Loops with a constant trip count that is smaller than this value are vectorized only if no scalar iteration overheads are incurred.
vectorizer-min-trip-count
Maximize bandwidth when selecting vectorization factor which will be determined by the smallest type in loop.
vectorizer-maximize-bandwidth
Enable vectorization on interleaved memory accesses in a loop
enable-interleaved-mem-accesses
Maximum factor for an interleaved access group (default = 8)
max-interleave-group-factor
A flag that overrides the target's number of scalar registers.
force-target-num-scalar-regs
A flag that overrides the target's number of vector registers.
force-target-num-vector-regs
A flag that overrides the target's max interleave factor for scalar loops.
force-target-max-scalar-interleave
A flag that overrides the target's max interleave factor for vectorized loops.
force-target-max-vector-interleave
A flag that overrides the target's expected cost for an instruction to a single constant value. Mostly useful for getting consistent testing.
force-target-instruction-cost
The cost of a loop that is considered 'small' by the interleaver.
small-loop-cost
Enable the use of the block frequency analysis to access PGO heuristics minimizing code growth in cold regions and being more aggressive in hot regions.
loop-vectorize-with-block-frequency
Enable runtime interleaving until load/store ports are saturated
enable-loadstore-runtime-interleave
Max number of stores to be predicated behind an if.
vectorize-num-stores-pred
Count the induction variable only once when interleaving
enable-ind-var-reg-heur
Enable if predication of stores during vectorization.
enable-cond-stores-vec
The maximum interleave count to use when interleaving a scalar reduction in a nested loop.
max-nested-scalar-reduction-interleave
Enable VPlan-native vectorization path with support for outer loop vectorization.
enable-vplan-native-path
Build VPlan for every supported loop nest in the function and bail out right after the build (stress test the VPlan H-CFG construction in the VPlan-native vectorization path).
vplan-build-stress-test
index
index.next
exitcount.ptrcnt.to.int
n.mod.vf
n.vec
min.iters.check
vector.ph
scev.check
vector.scevcheck
vector.memcheck
vector.body
middle.block
scalar.ph
cmp.n
bc.resume.val
cast.crd
ind.end
cast.cmo
ind.escape
minmax.ident
bin.rdx
bc.merge.rdx
vector.recur.init
vector.recur
vector.recur.extract
vector.recur.extract.for.phi
scalar.recur.init
scalar.recur
CantVersionLoopWithDivergentTarget
runtime pointer checks needed. Not enabled for divergent target
CantVersionLoopWithOptForSize
runtime pointer checks needed. Enable vectorization of this loop with '#pragma clang loop vectorize(enable)' when compiling with -Os/-Oz
UnknownLoopCountComplexCFG
unable to calculate the loop count due to complex control flow
NoTailLoopWithOptForSize
cannot optimize for size and vectorize at the same time. Enable vectorization of this loop with '#pragma clang loop vectorize(enable)' when compiling with -Os/-Oz
ConditionalStore
store that is conditionally executed prevents vectorization
loop-vectorize
NoImplicitFloat
loop not vectorized due to NoImplicitFloat attribute
UnsafeFP
loop not vectorized due to unsafe FP support.
VectorizationNotBeneficial
the cost-model indicates that vectorization is not beneficial
InterleavingNotBeneficial
the cost-model indicates that interleaving is not beneficial
InterleavingNotBeneficialAndDisabled
 and is explicitly disabled or interleave count is set to 1
InterleavingBeneficialButDisabled
the cost-model indicates that interleaving is beneficial but is explicitly disabled or interleave count is set to 1
Interleaved
interleaved loop (interleaved count: 
InterleaveCount
llvm.loop.unroll.disable
llvm.loop.unroll.runtime.disable
Vectorized
vectorized loop (vectorization width: 
VectorizationFactor
, interleaved count: 
Pre-Entry
Initial VPlan for VF={
},UF>=1
pred.
.entry
.continue
FailedRequestedVectorization
loop not vectorized: 
failed explicitly specified loop vectorization
FailedRequestedInterleaving
loop not interleaved: 
failed explicitly specified loop interleaving
Only vectorize if you gain more than this number 
slp-threshold
Attempt to vectorize horizontal reductions
slp-vectorize-hor
Attempt to vectorize horizontal reductions feeding into a store
slp-vectorize-hor-store
Attempt to vectorize for this register size in bits
slp-max-reg-size
Limit the size of the SLP scheduling region per block
slp-schedule-budget
slp-min-reg-size
Limit the recursion depth when building a vectorizable tree
slp-recursion-max-depth
Only vectorize small trees if they are fully vectorizable
slp-min-tree-size
Display the SLP trees with Graphviz
view-slp-tree
SLP: Spill Cost = 
SLP: Extract Cost = 
SLP: Total Cost = 
file exists, overwriting
error writing into file
error opening file '
' for writing!
 done. 
Node
 [shape=record,
label="{
}"];
 -> Node
|<s64>truncated...
<splat> 
 <extract>
color=red
digraph "
digraph unnamed {
label="
shuffle
reorder_shuffle
SmallVector capacity overflow during allocation
slp-vectorizer
SmallVF
Cannot SLP vectorize list: vectorization factor 
less than 2 is not supported
UnsupportedType
Cannot SLP vectorize list: type 
 is unsupported by vectorizer
VectorizedList
SLP vectorized with cost 
Cost
 and with tree size 
TreeSize
NotBeneficial
List vectorization was possible but not beneficial with cost 
 >= 
Treshold
NotPossible
Cannot SLP vectorize list: vectorization was impossible
 with available vectorization factors
HorSLPNotBeneficial
Vectorizing horizontal reduction is possible
but not beneficial with cost 
 and threshold 
Threshold
VectorizedHorizontalReduction
Vectorized horizontal reduction with cost 
rdx.shuf.l
rdx.shuf.r
op.rdx
op.extra
StoresVectorized
Stores SLP vectorized with cost 
"EMIT 
vector.body.latch
cluster_N
digraph VPlan {
graph [labelloc=t, fontsize=30; label="Vectorization Plan
, where:
node [shape=rect, fontname=Courier, fontsize=30]
edge [fontname=Courier, fontsize=30]
compound=true
subgraph 
fontname=Courier
label="
<x1> 
<xVFxUF> 
 -> 
 [ label="
 ltail=
 lhead=
; splines=none
 [label =
:\n"
 "CondBit: 
)\l"
"WIDEN\l"
"WIDEN-INDUCTION
"WIDEN-PHI 
"BLEND 
REPLICATE 
CLONE 
 (S->V)
"PHI-PREDICATED-INSTRUCTION 
"WIDEN 
Verify VPlan H-CFG.
vplan-verify-hcfg
invalid character in input
higher
highest
tlsgd
invalid binary number
invalid hexdecimal number
invalid decimal number
invalid hexadecimal number
invalid octal number
invalid hexadecimal floating-point constant: expected at least one significand digit
invalid hexadecimal floating-point constant: expected exponent part 'p'
invalid hexadecimal floating-point constant: expected at least one exponent digit
unterminated string constant
unterminated single quote
single quote way too long
unterminated comment
The maximum nesting depth allowed for assembly macros.
asm-macro-max-nesting-depth
missing expression
Recursive use of '
redefinition of '
invalid assignment to '
invalid reassignment of non-absolute variable '
.set
.equ
.equiv
.ascii
.asciz
.string
.byte
.short
.value
.2byte
.long
.int
.4byte
.quad
.8byte
.octa
.single
.float
.double
.align
.align32
.balign
.balignw
.balignl
.p2align
.p2alignw
.p2alignl
.org
.fill
.zero
.extern
.globl
.global
.lazy_reference
.no_dead_strip
.symbol_resolver
.private_extern
.reference
.weak_definition
.weak_reference
.weak_def_can_be_hidden
.comm
.common
.lcomm
.abort
.include
.incbin
.code16
.code16gcc
.rept
.rep
.irp
.irpc
.endr
.bundle_align_mode
.bundle_lock
.bundle_unlock
.ifeq
.ifge
.ifgt
.ifle
.iflt
.ifne
.ifb
.ifnb
.ifc
.ifeqs
.ifnc
.ifnes
.ifdef
.ifndef
.ifnotdef
.elseif
.else
.end
.endif
.skip
.space
.file
.line
.loc
.stabs
.cv_file
.cv_func_id
.cv_loc
.cv_linetable
.cv_inline_linetable
.cv_inline_site_id
.cv_def_range
.cv_stringtable
.cv_filechecksums
.cv_filechecksumoffset
.cv_fpo_data
.sleb128
.uleb128
.cfi_sections
.cfi_startproc
.cfi_endproc
.cfi_def_cfa
.cfi_def_cfa_offset
.cfi_adjust_cfa_offset
.cfi_def_cfa_register
.cfi_offset
.cfi_rel_offset
.cfi_personality
.cfi_lsda
.cfi_remember_state
.cfi_restore_state
.cfi_same_value
.cfi_restore
.cfi_escape
.cfi_return_column
.cfi_signal_frame
.cfi_undefined
.cfi_register
.cfi_window_save
.macros_on
.macros_off
.macro
.exitm
.endm
.endmacro
.purgem
.err
.error
.warning
.altmacro
.noaltmacro
.reloc
.dc.a
.dc.b
.dc.d
.dc.l
.dc.s
.dc.w
.dc.x
.dcb
.dcb.b
.dcb.d
.dcb.l
.dcb.s
.dcb.w
.dcb.x
.ds.b
.ds.d
.ds.l
.ds.p
.ds.s
.ds.w
.ds.x
.print
.addrsig
.addrsig_sym
expected ')' in parentheses expression
expected section directive before assembly directive
expected absolute expression
unknown token in expression
invalid token in expression
expected symbol variant after '@'
unexpected token in variant, expected ')'
expected a symbol reference
invalid variant '
unexpected modifier on variable reference
literal value out of range for directive
directional label undefined
brackets expression not supported on this target
expected ']' in brackets expression
expected '(' after operator
expected ')'
unexpected symbol modifier following '@'
invalid modifier '
' (no symbols present)
invalid variant on expression '
' (already modified)
expected string
unexpected backslash at end of string
invalid octal escape sequence (out of range)
invalid escape sequence (unrecognized character)
while in macro instantiation
 * $$
 + $$
byte ptr 
word ptr 
dword ptr 
qword ptr 
xword ptr 
xmmword ptr 
ymmword ptr 
.even
unexpected token at start of statement
unexpected token in '.if' directive
Encountered a .elseif that doesn't follow an .if or  an .elseif
unexpected token in '.elseif' directive
unexpected token in '.else' directive
Encountered a .else that doesn't follow  an .if or an .elseif
unexpected token in '.endif' directive
Encountered a .endif that doesn't follow an .if or .else
invalid use of pseudo-symbol '.' as a label
macros cannot be nested more than 
 levels deep.
 Use -asm-macro-max-nesting-depth to increase this limit.
.endmacro
<instantiation>
 in '.org' directive
unexpected token in '.fill' directive
'.fill' directive with negative size has no effect
'.fill' directive with size greater than 8 has been truncated to 8
'.fill' directive pattern has been truncated to 32-bits
unexpected token in '.zero' directive
unexpected token in '.abort' directive
.abort detected. Assembly stopping.
.abort '
' detected. Assembly stopping.
expected string in '.include' directive
unexpected token in '.include' directive
Could not find include file '
expected string in '.incbin' directive
unexpected token in '.incbin' directive
skip is negative
negative count has no effect
Could not find incbin file '
 not currently supported for this target
Count is negative
expected identifier in '.irp' directive
expected comma in '.irp' directive
expected End of Statement
expected identifier in '.irpc' directive
expected comma in '.irpc' directive
unexpected token in '.irpc' directive
expected end of statement
unmatched '.endr' directive
unexpected token after expression in '.bundle_align_mode' directive
invalid bundle alignment size (expected between 0 and 30)
invalid option for '.bundle_lock' directive
unexpected token after '.bundle_lock' directive option
unexpected token in '.bundle_unlock' directive
in '
negative file number
unexpected token in '.file' directive
explicit path specified, but no file number
MD5 checksum specified, but no file number
source
source specified, but no file number
file 0 not supported prior to DWARF-5
inconsistent use of MD5 checksums
unexpected token in '.line' directive
unexpected token in '.loc' directive
file number less than one in '.loc' directive
unassigned file number in '.loc' directive
line number less than zero in '.loc' directive
column position less than zero in '.loc' directive
unsupported directive '.stabs'
expected file number in '.cv_file' directive
file number less than one
unexpected token in '.cv_file' directive
expected checksum kind in '.cv_file' directive
file number already allocated
unexpected token in '.cv_func_id' directive
function id already allocated
expected 'within' identifier in '.cv_inline_site_id' directive
expected 'inlined_at' identifier in '.cv_inline_site_id' directive
expected line number after 'inlined_at'
unexpected token in '.cv_inline_site_id' directive
line number less than zero in '.cv_loc' directive
column position less than zero in '.cv_loc' directive
unexpected token in '.cv_linetable' directive
expected SourceField in '.cv_inline_linetable' directive
File id less than zero in '.cv_inline_linetable' directive
expected SourceLineNum in '.cv_inline_linetable' directive
Line number less than zero in '.cv_inline_linetable' directive
Expected End of Statement
expected symbol name
unexpected tokens
 in '.cv_fpo_data' directive
Expected an identifier
.debug_frame
 in '.cfi_startproc' directive
unexpected token in '.cfi_signal_frame'
expected identifier in '.macro' directive
Vararg parameter '
' should be last one in the list of parameters.
macro '
' has multiple parameters named '
missing parameter qualifier for '
' in macro '
vararg
 is not a valid parameter qualifier for '
pointless default value for required parameter '
no matching '.endmacro' in definition
' is already defined
macro defined with named parameters which are not used in macro body, possible positional parameter found in body which will have no effect
unexpected '
' in file, no current macro definition
expected identifier in '.purgem' directive
unexpected token in '.purgem' directive
' is not defined
unexpected token in '.end' directive
.warning directive invoked in source file
.warning argument must be a string
expected end of statement in '.warning' directive
expression is not a constant value
expression is negative
expected comma
expected relocation name
expression must be relocatable
unexpected token in .reloc directive
unknown relocation name
expected double quoted string after .print
expected identifier in '.addrsig_sym' directive
unknown directive
unexpected expression in _emit
align
unexpected expression in align
literal value not a power of two greater then zero
parsed instruction: [
' directive with negative repeat count has no effect
infinity
invalid floating point literal
.err encountered
.error directive invoked in source file
.error argument must be a string
unexpected token in macro instantiation
unbalanced parentheses in macro argument
unsupported encoding.
unexpected token in '.cv_loc' directive
is_stmt value not 0 or 1
unknown sub-directive in '.cv_loc' directive
expected integer in '
file number less than one in '
unassigned file number in '
expected function id in '
expected function id within range [0, UINT_MAX)
is_stmt value not the constant value of 0 or 1
isa number not a constant value
isa number less than zero
discriminator
unknown sub-directive in '.loc' directive
out of range literal value
.endr
no matching '.endr' in definition
unexpected token in '.endr' directive
alignment not supported on this target
alignment must be a power of 2
unexpected token in '.comm' or '.lcomm' directive
invalid '.comm' or '.lcomm' directive size, can't be less than zero
invalid '.comm' or '.lcomm' directive alignment, can't be less than zero
expected identifier
non-local symbol required
p2align directive with no operand(s) is ignored
invalid alignment value
alignment directive can never be satisfied in this many bytes, ignoring maximum bytes expression
maximum bytes expression exceeds alignment and has no effect
Wrong number of arguments
invalid argument identifier for formal argument
expected '=' after formal parameter identifier
cannot mix positional and keyword arguments
parameter named '
' does not exist for macro '
missing value for required parameter '
too many positional arguments
expected identifier after '.ifdef'
unexpected token in '.ifdef'
expected string parameter for '.ifeqs' directive
expected string parameter for '.ifnes' directive
expected comma after first string for '.ifeqs' directive
expected comma after first string for '.ifnes' directive
unexpected token in '.ifc' directive
unexpected token in '.ifb' directive
unmatched .ifs or .elses
unassigned file number: 
 for .file directives
assembler local symbol '
' not defined
.def
.scl
.endef
.secrel32
.symidx
.safeseh
.secidx
.linkonce
.rva
.seh_proc
.seh_endproc
.seh_startchained
.seh_endchained
.seh_handler
.seh_handlerdata
.seh_pushreg
.seh_setframe
.seh_stackalloc
.seh_savereg
.seh_savexmm
.seh_pushframe
.seh_endprologue
expected @code
you must specify an offset on the stack
register can't be represented in SEH unwind info
register number is too high
you must specify a stack pointer offset
you must specify one or both of @unwind or @except
a handler attribute must begin with '@'
expected @unwind or @except
 in directive
invalid '.rva' directive offset, can't be less than -2147483648 or greater than 2147483647
cannot make section associative with .linkonce
section '
' is already linkonce
one_only
discard
same_size
same_contents
associative
largest
newest
unrecognized COMDAT type '
invalid '.secrel32' directive offset, can't be less than zero or greater than std::numeric_limits<uint32_t>::max()
conflicting section flags 'b' and 'd'.
expected comdat type such as 'discard' or 'largest' after protection bits
expected comma in directive
.alt_entry
.desc
.indirect_symbol
.lsym
.subsections_via_symbols
.dump
.load
.secure_log_unique
.secure_log_reset
.zerofill
.data_region
.end_data_region
.const
.const_data
.constructor
.cstring
.destructor
.dyld
.fvmlib_init0
.fvmlib_init1
.lazy_symbol_pointer
.linker_option
.literal16
.literal4
.literal8
.mod_init_func
.mod_term_func
.non_lazy_symbol_pointer
.thread_local_variable_pointer
.objc_cat_cls_meth
.objc_cat_inst_meth
.objc_category
.objc_class
.objc_class_names
.objc_class_vars
.objc_cls_meth
.objc_cls_refs
.objc_inst_meth
.objc_instance_vars
.objc_message_refs
.objc_meta_class
.objc_meth_var_names
.objc_meth_var_types
.objc_module_info
.objc_protocol
.objc_selector_strs
.objc_string_object
.objc_symbols
.picsymbol_stub
.static_const
.static_data
.symbol_stub
.thread_init_func
.tlv
.bridgeos_version_min
.watchos_version_min
.tvos_version_min
.ios_version_min
.macosx_version_min
.build_version
platform name expected
macos
tvos
watchos
bridgeos
iossimulator
tvossimulator
watchossimulator
unknown platform name
version number required, comma expected
 in '.build_version' directive
 used while targeting 
overriding previous version directive
previous definition is here
SDK subminor
invalid 
 version number, integer expected
 version number
 major version number, integer expected
 major version number
 minor version number required, comma expected
 minor version number, integer expected
 minor version number
invalid OS update specifier, comma expected
OS update
 in '
' directive
__DATA
__thread_vars
unexpected token in section switching directive
__thread_init
__TEXT
__text
__thread_data
__symbol_stub
__static_data
__static_const
__picsymbol_stub
__OBJC
__symbols
__string_object
__selector_strs
__protocol
__module_info
__cstring
__meta_class
__message_refs
__instance_vars
__inst_meth
__cls_refs
__cls_meth
__class_vars
__class
__category
__cat_inst_meth
__cat_cls_meth
__thread_ptr
__nl_symbol_ptr
__mod_term_func
__mod_init_func
__literal8
__literal4
__literal16
expected string in '
unexpected token in '
__la_symbol_ptr
__fvmlib_init1
__fvmlib_init0
__dyld
__destructor
__data
__constructor
__const
__bss
unexpected token in '.end_data_region' directive
expected region type after '.data_region' directive
unknown region type in '.data_region' directive
expected segment name after '.zerofill' directive
expected section name after comma in '.zerofill' directive
unexpected token in '.zerofill' directive
invalid '.zerofill' directive size, can't be less than zero
invalid '.zerofill' directive alignment, can't be less than zero
invalid symbol redefinition
unexpected token in '.tbss' directive
invalid '.tbss' directive size, can't be less thanzero
invalid '.tbss' alignment, can't be lessthan zero
__thread_bss
unexpected token in '.secure_log_reset' directive
unexpected token in '.secure_log_unique' directive
.secure_log_unique specified multiple times
.secure_log_unique used but AS_SECURE_LOG_FILE environment variable unset.
can't open secure log file: 
expected identifier after '.section' directive
unexpected token in '.section' directive
__textcoal_nt
__const_coal
__datacoal_nt
section "
" is deprecated
change section name to "
expected string in '.dump' or '.load' directive
unexpected token in '.dump' or '.load' directive
ignoring directive .dump for now
ignoring directive .load for now
unexpected token in '.subsections_via_symbols' directive
unexpected token in '.lsym' directive
directive '.lsym' is unsupported
indirect symbol not in a symbol pointer or stub section
expected identifier in .indirect_symbol directive
non-local symbol required in directive
unable to emit indirect symbol attribute for: 
unexpected token in '.indirect_symbol' directive
unexpected token in '.desc' directive
.alt_entry must preceed symbol definition
unable to emit symbol attribute
.data
.text
.bss
.rodata
.tdata
.tbss
.data.rel
.data.rel.ro
.eh_frame
.section
.pushsection
.popsection
.size
.previous
.type
.ident
.symver
.version
.weakref
.weak
.local
.protected
.internal
.hidden
.subsection
.cg_profile
expected identifier in directive
expected a comma
expected integer count in '.cg_profile' directive
unexpected token in directive
unexpected token in '.version' directive
.note
expected a '@' in the name
unexpected token in '.ident' directive
expected STT_<TYPE_IN_UPPER_CASE>, '#<type>', '%<type>' or "<type>"
expected STT_<TYPE_IN_UPPER_CASE>, '#<type>', '@<type>', '%<type>' or "<type>"
expected symbol type in directive
function
object
tls_object
common
notype
gnu_indirect_function
gnu_unique_object
unsupported attribute in '.type' directive
unexpected token in '.type' directive
.previous without corresponding .section
.popsection without corresponding .pushsection
.rodata.cst
.rodata.
.init
.text.
.data.
.bss.
.init_array.
.fini_array.
.preinit_array.
.tdata.
.tbss.
expected string in directive
write
unknown flag
setting incorrect section attributes for 
Section cannot specifiy a group name while also acting as a member of the last group
expected '@<type>', '%<type>' or "<type>"
expected '%<type>' or "<type>"
Mergeable section must specify the type
Group section must specify the type
expected the entry size
entry size must be positive
expected group name
invalid linkage
Linkage must be 'comdat'
invalid group name
expected metadata symbol
invalid metadata symbol
symbol is not in a section: 
expected 'unique'
expected commma
unique id must be positive
unique id is too large
init_array
fini_array
preinit_array
nobits
progbits
note
unwind
llvm_odrtab
llvm_linker_options
llvm_call_graph_profile
unknown section type
DWARF2 only supports one section per compilation unit
error
identifier: 
int: 
real: 
string: 
AmpAmp
BackSlash
BigNum
Caret
Colon
Comma
Comment
Dollar
EndOfStatement
Equal
EqualEqual
Exclaim
ExclaimEqual
Greater
GreaterEqual
GreaterGreater
Hash
HashDirective
LBrac
LCurly
LParen
Less
LessEqual
LessGreater
LessLess
Minus
Percent
Pipe
PipePipe
Plus
RBrac
RCurly
RParen
Slash
Space
Star
Tilde
PercentCall16
PercentCall_Hi
PercentCall_Lo
PercentDtprel_Hi
PercentDtprel_Lo
PercentGot
PercentGot_Disp
PercentGot_Hi
PercentGot_Lo
PercentGot_Ofst
PercentGot_Page
PercentGottprel
PercentGp_Rel
PercentHi
PercentHigher
PercentHighest
PercentLo
PercentNeg
PercentPcrel_Hi
PercentPcrel_Lo
PercentTlsgd
PercentTlsldm
PercentTprel_Hi
PercentTprel_Lo
Allocation failed
unexpected token
The requested operation is not supported.
The CodeView record is corrupted.
There are no records
The member record is of an unknown type.
llvm.codeview
CodeView Error: 
0123456789ABCDEF
<vftable {0} methods>
<field list>
{0} {1}::{2}
{0} {1}
const 
volatile 
__unaligned 
{0} {1}::*
 const
 volatile
 __unaligned
 __restrict
Buffer contains invalid APSInt type
Signature
StartIndex
Count
PrecompFile
Method
Type
VFTableOffset
AccessSpecifier
MethodKind
MethodOptions
 [ (
Pseudo
NoInherit
NoConstruct
CompilerGenerated
Sealed
Vanilla
Virtual
Static
Friend
IntroducingVirtual
PureVirtual
PureIntroducingVirtual
None
Private
Protected
Public
SourceFile
LineNumber
Module
StringData
NumStrings
Strings
String
NumArgs
Arguments
ArgType
ClassType
FunctionType
ParentScope
ContinuationIndex
EnumValue
FieldOffset
MethodCount
MethodListIndex
BaseType
VBPtrType
VBPtrOffset
VBTableIndex
BaseOffset
BitSize
BitOffset
VFEntryCount
CompleteClass
OverriddenVFTable
VFPtrOffset
VFTableName
MethodName
Guid
NumEnumerators
Properties
UnderlyingType
FieldListType
LinkageName
Packed
HasConstructorOrDestructor
HasOverloadedOperator
Nested
ContainsNestedClass
HasOverloadedAssignmentOperator
HasConversionOperator
ForwardReference
Scoped
HasUniqueName
Intrinsic
MemberCount
FieldList
SizeOf
DerivedFrom
VShape
ElementType
IndexType
Mode
Near
ReturnType
ThisType
CallingConvention
FunctionOptions
NumParameters
ArgListType
ThisAdjustment
CxxReturnUdt
Constructor
ConstructorWithVirtualBases
NearC
FarC
NearPascal
FarPascal
NearFast
FarFast
NearStdCall
FarStdCall
NearSysCall
FarSysCall
ThisCall
MipsCall
Generic
AlphaCall
PpcCall
SHCall
ArmCall
AM33Call
TriCall
SH5Call
M32RCall
ClrCall
Inline
NearVector
ModifiedType
Modifiers
Const
Volatile
Unaligned
PointeeType
PointerAttributes
PtrType
PtrMode
IsFlat
IsUnaligned
Representation
Unknown
SingleInheritanceData
MultipleInheritanceData
VirtualInheritanceData
GeneralData
SingleInheritanceFunction
MultipleInheritanceFunction
VirtualInheritanceFunction
GeneralFunction
Pointer
LValueReference
PointerToDataMember
PointerToMemberFunction
RValueReference
Near16
Far16
Huge16
BasedOnSegment
BasedOnValue
BasedOnSegmentValue
BasedOnAddress
BasedOnSegmentAddress
BasedOnType
BasedOnSelf
Near32
Far32
Near64
LeafData
TypeLeafKind
LF_POINTER
LF_MODIFIER
LF_PROCEDURE
LF_MFUNCTION
LF_LABEL
LF_ARGLIST
LF_FIELDLIST
LF_ARRAY
LF_CLASS
LF_STRUCTURE
LF_INTERFACE
LF_UNION
LF_ENUM
LF_TYPESERVER2
LF_VFTABLE
LF_VTSHAPE
LF_BITFIELD
LF_BCLASS
LF_BINTERFACE
LF_VBCLASS
LF_IVBCLASS
LF_VFUNCTAB
LF_STMEMBER
LF_METHOD
LF_MEMBER
LF_NESTTYPE
LF_ONEMETHOD
LF_ENUMERATE
LF_INDEX
LF_FUNC_ID
LF_MFUNC_ID
LF_BUILDINFO
LF_SUBSTR_LIST
LF_STRING_ID
LF_UDT_SRC_LINE
LF_UDT_MOD_SRC_LINE
LF_METHODLIST
LF_PRECOMP
LF_ENDPRECOMP
LF_MODIFIER_16t
LF_POINTER_16t
LF_ARRAY_16t
LF_CLASS_16t
LF_STRUCTURE_16t
LF_UNION_16t
LF_ENUM_16t
LF_PROCEDURE_16t
LF_MFUNCTION_16t
LF_COBOL0_16t
LF_COBOL1
LF_BARRAY_16t
LF_NULLLEAF
LF_NOTTRAN
LF_DIMARRAY_16t
LF_VFTPATH_16t
LF_PRECOMP_16t
LF_OEM_16t
LF_TYPESERVER_ST
LF_SKIP_16t
LF_ARGLIST_16t
LF_DEFARG_16t
LF_LIST
LF_FIELDLIST_16t
LF_DERIVED_16t
LF_BITFIELD_16t
LF_METHODLIST_16t
LF_DIMCONU_16t
LF_DIMCONLU_16t
LF_DIMVARU_16t
LF_DIMVARLU_16t
LF_REFSYM
LF_BCLASS_16t
LF_VBCLASS_16t
LF_IVBCLASS_16t
LF_ENUMERATE_ST
LF_FRIENDFCN_16t
LF_INDEX_16t
LF_MEMBER_16t
LF_STMEMBER_16t
LF_METHOD_16t
LF_NESTTYPE_16t
LF_VFUNCTAB_16t
LF_FRIENDCLS_16t
LF_ONEMETHOD_16t
LF_VFUNCOFF_16t
LF_TI16_MAX
LF_ARRAY_ST
LF_CLASS_ST
LF_STRUCTURE_ST
LF_UNION_ST
LF_ENUM_ST
LF_COBOL0
LF_BARRAY
LF_DIMARRAY_ST
LF_VFTPATH
LF_PRECOMP_ST
LF_OEM
LF_ALIAS_ST
LF_OEM2
LF_SKIP
LF_DEFARG_ST
LF_DERIVED
LF_DIMCONU
LF_DIMCONLU
LF_DIMVARU
LF_DIMVARLU
LF_FRIENDFCN_ST
LF_MEMBER_ST
LF_STMEMBER_ST
LF_METHOD_ST
LF_NESTTYPE_ST
LF_FRIENDCLS
LF_ONEMETHOD_ST
LF_VFUNCOFF
LF_NESTTYPEEX_ST
LF_MEMBERMODIFY_ST
LF_MANAGED_ST
LF_ST_MAX
LF_TYPESERVER
LF_DIMARRAY
LF_ALIAS
LF_DEFARG
LF_FRIENDFCN
LF_NESTTYPEEX
LF_MEMBERMODIFY
LF_MANAGED
LF_STRIDED_ARRAY
LF_HLSL
LF_MODIFIER_EX
LF_VECTOR
LF_MATRIX
LF_NUMERIC
LF_CHAR
LF_SHORT
LF_USHORT
LF_LONG
LF_ULONG
LF_REAL32
LF_REAL64
LF_REAL80
LF_REAL128
LF_QUADWORD
LF_UQUADWORD
LF_REAL48
LF_COMPLEX32
LF_COMPLEX64
LF_COMPLEX80
LF_COMPLEX128
LF_VARSTRING
LF_OCTWORD
LF_UOCTWORD
LF_DECIMAL
LF_DATE
LF_UTF8STRING
LF_REAL16
LF_PAD0
LF_PAD1
LF_PAD2
LF_PAD3
LF_PAD4
LF_PAD5
LF_PAD6
LF_PAD7
LF_PAD8
LF_PAD9
LF_PAD10
LF_PAD11
LF_PAD12
LF_PAD13
LF_PAD14
LF_PAD15
UnknownLeaf
EndPrecomp
Precomp
MethodOverloadList
UdtModSourceLine
UdtSourceLine
StringId
StringList
BuildInfo
MemberFuncId
FuncId
ListContinuation
Enumerator
OneMethod
NestedType
DataMember
OverloadedMethod
StaticDataMember
VFPtr
IndirectVirtualBaseClass
VirtualBaseClass
BaseInterface
BaseClass
BitField
VFTableShape
VFTable
TypeServer2
Enum
Union
Interface
Struct
Class
Array
ArgList
Label
MemberFunction
Procedure
Modifier
UnknownMember
Kind
Length
<no type>
<unknown simple type>
void*
<not translated>*
HRESULT*
signed char*
unsigned char*
char*
wchar_t*
char16_t*
char32_t*
__int8*
unsigned __int8*
short*
unsigned short*
__int16*
unsigned __int16*
long*
unsigned long*
int*
unsigned*
__int64*
unsigned __int64*
__int128*
unsigned __int128*
__half*
float*
__float48*
double*
long double*
__float128*
_Complex float*
_Complex double*
_Complex long double*
_Complex __float128*
bool*
__bool16*
__bool32*
__bool64*
An unknown error has occurred.
The buffer is not large enough to read the requested number of bytes.
Read preference %s: %d
fallback report generated (but might not be delivered)
fallback report suppressed (unknown error %d)
fallback report suppressed (%s)
31001.43
