#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Mar 29 11:31:53 2017
# Process ID: 8914
# Current directory: /home/bma/git/fpga_design/redpitaya/dds_gnuradio
# Command line: vivado dds_gnuradio.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/dds_gnuradio/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/dds_gnuradio/vivado.jou
#-----------------------------------------------------------
start_gui
open_project dds_gnuradio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/gitlab/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:vga:1.0'. The one found in location '/home/bma/git/gitlab/oimp/fpga_ip/interfaces/vga_v1_0/vga.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2016.4/data/ip/interfaces/vga_v1_0/vga.xml'
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 5952.789 ; gain = 172.828 ; free physical = 2029 ; free virtual = 12900
open_bd_design {/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_1
Adding cell -- ggm:cogen:expanderReal:1.0 - expanderReal_0
Adding cell -- ggm:cogen:data16_multi_to_ram:1.0 - data16_multi_to_ram_0
Adding cell -- ggm:cogen:expanderReal:1.0 - expanderReal_1
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_0
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- ggm:cogen:twoInMult:1.0 - twoInMult_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_3
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /ltc2145_0/resetn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /redpitaya_adc_dac_clk_0/adc_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /ltc2145_0/processing_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /nco_counter_0/ref_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /add_const_2/data_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /add_const_3/data_rst_i(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6041.277 ; gain = 77.262 ; free physical = 1948 ; free virtual = 12820
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 11:40:41 2017...
