Warning (10268): Verilog HDL information at JK_Trigger_3_4.v(5): always construct contains both blocking and non-blocking assignments File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/JK_Trigger_3_4.v Line: 5
