
2025DriveMotors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c23c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a94  0800c41c  0800c41c  0000d41c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ceb0  0800ceb0  0000e54c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ceb0  0800ceb0  0000deb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ceb8  0800ceb8  0000e54c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ceb8  0800ceb8  0000deb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cebc  0800cebc  0000debc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000054c  20000000  0800cec0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000181c  20000550  0800d40c  0000e550  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001d6c  0800d40c  0000ed6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e54c  2**0
                  CONTENTS, READONLY
 12 .debug_line   0005317f  00000000  00000000  0000e57c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 00000096  00000000  00000000  000616fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   00052fe0  00000000  00000000  00061791  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000a1a0  00000000  00000000  000b4771  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002478  00000000  00000000  000be918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00110e1e  00000000  00000000  000c0d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00003cf7  00000000  00000000  001d1bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 000228e6  00000000  00000000  001d58a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00030aff  00000000  00000000  001f818b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00228c8a  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006820  00000000  00000000  00228cd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000550 	.word	0x20000550
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c404 	.word	0x0800c404

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000554 	.word	0x20000554
 800021c:	0800c404 	.word	0x0800c404

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__gedf2>:
 8000638:	f04f 3cff 	mov.w	ip, #4294967295
 800063c:	e006      	b.n	800064c <__cmpdf2+0x4>
 800063e:	bf00      	nop

08000640 <__ledf2>:
 8000640:	f04f 0c01 	mov.w	ip, #1
 8000644:	e002      	b.n	800064c <__cmpdf2+0x4>
 8000646:	bf00      	nop

08000648 <__cmpdf2>:
 8000648:	f04f 0c01 	mov.w	ip, #1
 800064c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000650:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000654:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000658:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800065c:	bf18      	it	ne
 800065e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000662:	d01b      	beq.n	800069c <__cmpdf2+0x54>
 8000664:	b001      	add	sp, #4
 8000666:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800066a:	bf0c      	ite	eq
 800066c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000670:	ea91 0f03 	teqne	r1, r3
 8000674:	bf02      	ittt	eq
 8000676:	ea90 0f02 	teqeq	r0, r2
 800067a:	2000      	moveq	r0, #0
 800067c:	4770      	bxeq	lr
 800067e:	f110 0f00 	cmn.w	r0, #0
 8000682:	ea91 0f03 	teq	r1, r3
 8000686:	bf58      	it	pl
 8000688:	4299      	cmppl	r1, r3
 800068a:	bf08      	it	eq
 800068c:	4290      	cmpeq	r0, r2
 800068e:	bf2c      	ite	cs
 8000690:	17d8      	asrcs	r0, r3, #31
 8000692:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000696:	f040 0001 	orr.w	r0, r0, #1
 800069a:	4770      	bx	lr
 800069c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80006a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80006a4:	d102      	bne.n	80006ac <__cmpdf2+0x64>
 80006a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80006aa:	d107      	bne.n	80006bc <__cmpdf2+0x74>
 80006ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80006b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80006b4:	d1d6      	bne.n	8000664 <__cmpdf2+0x1c>
 80006b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80006ba:	d0d3      	beq.n	8000664 <__cmpdf2+0x1c>
 80006bc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop

080006c4 <__aeabi_cdrcmple>:
 80006c4:	4684      	mov	ip, r0
 80006c6:	4610      	mov	r0, r2
 80006c8:	4662      	mov	r2, ip
 80006ca:	468c      	mov	ip, r1
 80006cc:	4619      	mov	r1, r3
 80006ce:	4663      	mov	r3, ip
 80006d0:	e000      	b.n	80006d4 <__aeabi_cdcmpeq>
 80006d2:	bf00      	nop

080006d4 <__aeabi_cdcmpeq>:
 80006d4:	b501      	push	{r0, lr}
 80006d6:	f7ff ffb7 	bl	8000648 <__cmpdf2>
 80006da:	2800      	cmp	r0, #0
 80006dc:	bf48      	it	mi
 80006de:	f110 0f00 	cmnmi.w	r0, #0
 80006e2:	bd01      	pop	{r0, pc}

080006e4 <__aeabi_dcmpeq>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff fff4 	bl	80006d4 <__aeabi_cdcmpeq>
 80006ec:	bf0c      	ite	eq
 80006ee:	2001      	moveq	r0, #1
 80006f0:	2000      	movne	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_dcmplt>:
 80006f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006fc:	f7ff ffea 	bl	80006d4 <__aeabi_cdcmpeq>
 8000700:	bf34      	ite	cc
 8000702:	2001      	movcc	r0, #1
 8000704:	2000      	movcs	r0, #0
 8000706:	f85d fb08 	ldr.w	pc, [sp], #8
 800070a:	bf00      	nop

0800070c <__aeabi_dcmple>:
 800070c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000710:	f7ff ffe0 	bl	80006d4 <__aeabi_cdcmpeq>
 8000714:	bf94      	ite	ls
 8000716:	2001      	movls	r0, #1
 8000718:	2000      	movhi	r0, #0
 800071a:	f85d fb08 	ldr.w	pc, [sp], #8
 800071e:	bf00      	nop

08000720 <__aeabi_dcmpge>:
 8000720:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000724:	f7ff ffce 	bl	80006c4 <__aeabi_cdrcmple>
 8000728:	bf94      	ite	ls
 800072a:	2001      	movls	r0, #1
 800072c:	2000      	movhi	r0, #0
 800072e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000732:	bf00      	nop

08000734 <__aeabi_dcmpgt>:
 8000734:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000738:	f7ff ffc4 	bl	80006c4 <__aeabi_cdrcmple>
 800073c:	bf34      	ite	cc
 800073e:	2001      	movcc	r0, #1
 8000740:	2000      	movcs	r0, #0
 8000742:	f85d fb08 	ldr.w	pc, [sp], #8
 8000746:	bf00      	nop

08000748 <__aeabi_uldivmod>:
 8000748:	b953      	cbnz	r3, 8000760 <__aeabi_uldivmod+0x18>
 800074a:	b94a      	cbnz	r2, 8000760 <__aeabi_uldivmod+0x18>
 800074c:	2900      	cmp	r1, #0
 800074e:	bf08      	it	eq
 8000750:	2800      	cmpeq	r0, #0
 8000752:	bf1c      	itt	ne
 8000754:	f04f 31ff 	movne.w	r1, #4294967295
 8000758:	f04f 30ff 	movne.w	r0, #4294967295
 800075c:	f000 b988 	b.w	8000a70 <__aeabi_idiv0>
 8000760:	f1ad 0c08 	sub.w	ip, sp, #8
 8000764:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000768:	f000 f806 	bl	8000778 <__udivmoddi4>
 800076c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000770:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000774:	b004      	add	sp, #16
 8000776:	4770      	bx	lr

08000778 <__udivmoddi4>:
 8000778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800077c:	9d08      	ldr	r5, [sp, #32]
 800077e:	468e      	mov	lr, r1
 8000780:	4604      	mov	r4, r0
 8000782:	4688      	mov	r8, r1
 8000784:	2b00      	cmp	r3, #0
 8000786:	d14a      	bne.n	800081e <__udivmoddi4+0xa6>
 8000788:	428a      	cmp	r2, r1
 800078a:	4617      	mov	r7, r2
 800078c:	d962      	bls.n	8000854 <__udivmoddi4+0xdc>
 800078e:	fab2 f682 	clz	r6, r2
 8000792:	b14e      	cbz	r6, 80007a8 <__udivmoddi4+0x30>
 8000794:	f1c6 0320 	rsb	r3, r6, #32
 8000798:	fa01 f806 	lsl.w	r8, r1, r6
 800079c:	fa20 f303 	lsr.w	r3, r0, r3
 80007a0:	40b7      	lsls	r7, r6
 80007a2:	ea43 0808 	orr.w	r8, r3, r8
 80007a6:	40b4      	lsls	r4, r6
 80007a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007ac:	fa1f fc87 	uxth.w	ip, r7
 80007b0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007b4:	0c23      	lsrs	r3, r4, #16
 80007b6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007be:	fb01 f20c 	mul.w	r2, r1, ip
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d909      	bls.n	80007da <__udivmoddi4+0x62>
 80007c6:	18fb      	adds	r3, r7, r3
 80007c8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007cc:	f080 80ea 	bcs.w	80009a4 <__udivmoddi4+0x22c>
 80007d0:	429a      	cmp	r2, r3
 80007d2:	f240 80e7 	bls.w	80009a4 <__udivmoddi4+0x22c>
 80007d6:	3902      	subs	r1, #2
 80007d8:	443b      	add	r3, r7
 80007da:	1a9a      	subs	r2, r3, r2
 80007dc:	b2a3      	uxth	r3, r4
 80007de:	fbb2 f0fe 	udiv	r0, r2, lr
 80007e2:	fb0e 2210 	mls	r2, lr, r0, r2
 80007e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007ea:	fb00 fc0c 	mul.w	ip, r0, ip
 80007ee:	459c      	cmp	ip, r3
 80007f0:	d909      	bls.n	8000806 <__udivmoddi4+0x8e>
 80007f2:	18fb      	adds	r3, r7, r3
 80007f4:	f100 32ff 	add.w	r2, r0, #4294967295
 80007f8:	f080 80d6 	bcs.w	80009a8 <__udivmoddi4+0x230>
 80007fc:	459c      	cmp	ip, r3
 80007fe:	f240 80d3 	bls.w	80009a8 <__udivmoddi4+0x230>
 8000802:	443b      	add	r3, r7
 8000804:	3802      	subs	r0, #2
 8000806:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800080a:	eba3 030c 	sub.w	r3, r3, ip
 800080e:	2100      	movs	r1, #0
 8000810:	b11d      	cbz	r5, 800081a <__udivmoddi4+0xa2>
 8000812:	40f3      	lsrs	r3, r6
 8000814:	2200      	movs	r2, #0
 8000816:	e9c5 3200 	strd	r3, r2, [r5]
 800081a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800081e:	428b      	cmp	r3, r1
 8000820:	d905      	bls.n	800082e <__udivmoddi4+0xb6>
 8000822:	b10d      	cbz	r5, 8000828 <__udivmoddi4+0xb0>
 8000824:	e9c5 0100 	strd	r0, r1, [r5]
 8000828:	2100      	movs	r1, #0
 800082a:	4608      	mov	r0, r1
 800082c:	e7f5      	b.n	800081a <__udivmoddi4+0xa2>
 800082e:	fab3 f183 	clz	r1, r3
 8000832:	2900      	cmp	r1, #0
 8000834:	d146      	bne.n	80008c4 <__udivmoddi4+0x14c>
 8000836:	4573      	cmp	r3, lr
 8000838:	d302      	bcc.n	8000840 <__udivmoddi4+0xc8>
 800083a:	4282      	cmp	r2, r0
 800083c:	f200 8105 	bhi.w	8000a4a <__udivmoddi4+0x2d2>
 8000840:	1a84      	subs	r4, r0, r2
 8000842:	eb6e 0203 	sbc.w	r2, lr, r3
 8000846:	2001      	movs	r0, #1
 8000848:	4690      	mov	r8, r2
 800084a:	2d00      	cmp	r5, #0
 800084c:	d0e5      	beq.n	800081a <__udivmoddi4+0xa2>
 800084e:	e9c5 4800 	strd	r4, r8, [r5]
 8000852:	e7e2      	b.n	800081a <__udivmoddi4+0xa2>
 8000854:	2a00      	cmp	r2, #0
 8000856:	f000 8090 	beq.w	800097a <__udivmoddi4+0x202>
 800085a:	fab2 f682 	clz	r6, r2
 800085e:	2e00      	cmp	r6, #0
 8000860:	f040 80a4 	bne.w	80009ac <__udivmoddi4+0x234>
 8000864:	1a8a      	subs	r2, r1, r2
 8000866:	0c03      	lsrs	r3, r0, #16
 8000868:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800086c:	b280      	uxth	r0, r0
 800086e:	b2bc      	uxth	r4, r7
 8000870:	2101      	movs	r1, #1
 8000872:	fbb2 fcfe 	udiv	ip, r2, lr
 8000876:	fb0e 221c 	mls	r2, lr, ip, r2
 800087a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800087e:	fb04 f20c 	mul.w	r2, r4, ip
 8000882:	429a      	cmp	r2, r3
 8000884:	d907      	bls.n	8000896 <__udivmoddi4+0x11e>
 8000886:	18fb      	adds	r3, r7, r3
 8000888:	f10c 38ff 	add.w	r8, ip, #4294967295
 800088c:	d202      	bcs.n	8000894 <__udivmoddi4+0x11c>
 800088e:	429a      	cmp	r2, r3
 8000890:	f200 80e0 	bhi.w	8000a54 <__udivmoddi4+0x2dc>
 8000894:	46c4      	mov	ip, r8
 8000896:	1a9b      	subs	r3, r3, r2
 8000898:	fbb3 f2fe 	udiv	r2, r3, lr
 800089c:	fb0e 3312 	mls	r3, lr, r2, r3
 80008a0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008a4:	fb02 f404 	mul.w	r4, r2, r4
 80008a8:	429c      	cmp	r4, r3
 80008aa:	d907      	bls.n	80008bc <__udivmoddi4+0x144>
 80008ac:	18fb      	adds	r3, r7, r3
 80008ae:	f102 30ff 	add.w	r0, r2, #4294967295
 80008b2:	d202      	bcs.n	80008ba <__udivmoddi4+0x142>
 80008b4:	429c      	cmp	r4, r3
 80008b6:	f200 80ca 	bhi.w	8000a4e <__udivmoddi4+0x2d6>
 80008ba:	4602      	mov	r2, r0
 80008bc:	1b1b      	subs	r3, r3, r4
 80008be:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008c2:	e7a5      	b.n	8000810 <__udivmoddi4+0x98>
 80008c4:	f1c1 0620 	rsb	r6, r1, #32
 80008c8:	408b      	lsls	r3, r1
 80008ca:	fa22 f706 	lsr.w	r7, r2, r6
 80008ce:	431f      	orrs	r7, r3
 80008d0:	fa0e f401 	lsl.w	r4, lr, r1
 80008d4:	fa20 f306 	lsr.w	r3, r0, r6
 80008d8:	fa2e fe06 	lsr.w	lr, lr, r6
 80008dc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80008e0:	4323      	orrs	r3, r4
 80008e2:	fa00 f801 	lsl.w	r8, r0, r1
 80008e6:	fa1f fc87 	uxth.w	ip, r7
 80008ea:	fbbe f0f9 	udiv	r0, lr, r9
 80008ee:	0c1c      	lsrs	r4, r3, #16
 80008f0:	fb09 ee10 	mls	lr, r9, r0, lr
 80008f4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80008f8:	fb00 fe0c 	mul.w	lr, r0, ip
 80008fc:	45a6      	cmp	lr, r4
 80008fe:	fa02 f201 	lsl.w	r2, r2, r1
 8000902:	d909      	bls.n	8000918 <__udivmoddi4+0x1a0>
 8000904:	193c      	adds	r4, r7, r4
 8000906:	f100 3aff 	add.w	sl, r0, #4294967295
 800090a:	f080 809c 	bcs.w	8000a46 <__udivmoddi4+0x2ce>
 800090e:	45a6      	cmp	lr, r4
 8000910:	f240 8099 	bls.w	8000a46 <__udivmoddi4+0x2ce>
 8000914:	3802      	subs	r0, #2
 8000916:	443c      	add	r4, r7
 8000918:	eba4 040e 	sub.w	r4, r4, lr
 800091c:	fa1f fe83 	uxth.w	lr, r3
 8000920:	fbb4 f3f9 	udiv	r3, r4, r9
 8000924:	fb09 4413 	mls	r4, r9, r3, r4
 8000928:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800092c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000930:	45a4      	cmp	ip, r4
 8000932:	d908      	bls.n	8000946 <__udivmoddi4+0x1ce>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f103 3eff 	add.w	lr, r3, #4294967295
 800093a:	f080 8082 	bcs.w	8000a42 <__udivmoddi4+0x2ca>
 800093e:	45a4      	cmp	ip, r4
 8000940:	d97f      	bls.n	8000a42 <__udivmoddi4+0x2ca>
 8000942:	3b02      	subs	r3, #2
 8000944:	443c      	add	r4, r7
 8000946:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800094a:	eba4 040c 	sub.w	r4, r4, ip
 800094e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000952:	4564      	cmp	r4, ip
 8000954:	4673      	mov	r3, lr
 8000956:	46e1      	mov	r9, ip
 8000958:	d362      	bcc.n	8000a20 <__udivmoddi4+0x2a8>
 800095a:	d05f      	beq.n	8000a1c <__udivmoddi4+0x2a4>
 800095c:	b15d      	cbz	r5, 8000976 <__udivmoddi4+0x1fe>
 800095e:	ebb8 0203 	subs.w	r2, r8, r3
 8000962:	eb64 0409 	sbc.w	r4, r4, r9
 8000966:	fa04 f606 	lsl.w	r6, r4, r6
 800096a:	fa22 f301 	lsr.w	r3, r2, r1
 800096e:	431e      	orrs	r6, r3
 8000970:	40cc      	lsrs	r4, r1
 8000972:	e9c5 6400 	strd	r6, r4, [r5]
 8000976:	2100      	movs	r1, #0
 8000978:	e74f      	b.n	800081a <__udivmoddi4+0xa2>
 800097a:	fbb1 fcf2 	udiv	ip, r1, r2
 800097e:	0c01      	lsrs	r1, r0, #16
 8000980:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000984:	b280      	uxth	r0, r0
 8000986:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800098a:	463b      	mov	r3, r7
 800098c:	4638      	mov	r0, r7
 800098e:	463c      	mov	r4, r7
 8000990:	46b8      	mov	r8, r7
 8000992:	46be      	mov	lr, r7
 8000994:	2620      	movs	r6, #32
 8000996:	fbb1 f1f7 	udiv	r1, r1, r7
 800099a:	eba2 0208 	sub.w	r2, r2, r8
 800099e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009a2:	e766      	b.n	8000872 <__udivmoddi4+0xfa>
 80009a4:	4601      	mov	r1, r0
 80009a6:	e718      	b.n	80007da <__udivmoddi4+0x62>
 80009a8:	4610      	mov	r0, r2
 80009aa:	e72c      	b.n	8000806 <__udivmoddi4+0x8e>
 80009ac:	f1c6 0220 	rsb	r2, r6, #32
 80009b0:	fa2e f302 	lsr.w	r3, lr, r2
 80009b4:	40b7      	lsls	r7, r6
 80009b6:	40b1      	lsls	r1, r6
 80009b8:	fa20 f202 	lsr.w	r2, r0, r2
 80009bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009c0:	430a      	orrs	r2, r1
 80009c2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009c6:	b2bc      	uxth	r4, r7
 80009c8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009cc:	0c11      	lsrs	r1, r2, #16
 80009ce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009d2:	fb08 f904 	mul.w	r9, r8, r4
 80009d6:	40b0      	lsls	r0, r6
 80009d8:	4589      	cmp	r9, r1
 80009da:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80009de:	b280      	uxth	r0, r0
 80009e0:	d93e      	bls.n	8000a60 <__udivmoddi4+0x2e8>
 80009e2:	1879      	adds	r1, r7, r1
 80009e4:	f108 3cff 	add.w	ip, r8, #4294967295
 80009e8:	d201      	bcs.n	80009ee <__udivmoddi4+0x276>
 80009ea:	4589      	cmp	r9, r1
 80009ec:	d81f      	bhi.n	8000a2e <__udivmoddi4+0x2b6>
 80009ee:	eba1 0109 	sub.w	r1, r1, r9
 80009f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80009f6:	fb09 f804 	mul.w	r8, r9, r4
 80009fa:	fb0e 1119 	mls	r1, lr, r9, r1
 80009fe:	b292      	uxth	r2, r2
 8000a00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a04:	4542      	cmp	r2, r8
 8000a06:	d229      	bcs.n	8000a5c <__udivmoddi4+0x2e4>
 8000a08:	18ba      	adds	r2, r7, r2
 8000a0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a0e:	d2c4      	bcs.n	800099a <__udivmoddi4+0x222>
 8000a10:	4542      	cmp	r2, r8
 8000a12:	d2c2      	bcs.n	800099a <__udivmoddi4+0x222>
 8000a14:	f1a9 0102 	sub.w	r1, r9, #2
 8000a18:	443a      	add	r2, r7
 8000a1a:	e7be      	b.n	800099a <__udivmoddi4+0x222>
 8000a1c:	45f0      	cmp	r8, lr
 8000a1e:	d29d      	bcs.n	800095c <__udivmoddi4+0x1e4>
 8000a20:	ebbe 0302 	subs.w	r3, lr, r2
 8000a24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a28:	3801      	subs	r0, #1
 8000a2a:	46e1      	mov	r9, ip
 8000a2c:	e796      	b.n	800095c <__udivmoddi4+0x1e4>
 8000a2e:	eba7 0909 	sub.w	r9, r7, r9
 8000a32:	4449      	add	r1, r9
 8000a34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a3c:	fb09 f804 	mul.w	r8, r9, r4
 8000a40:	e7db      	b.n	80009fa <__udivmoddi4+0x282>
 8000a42:	4673      	mov	r3, lr
 8000a44:	e77f      	b.n	8000946 <__udivmoddi4+0x1ce>
 8000a46:	4650      	mov	r0, sl
 8000a48:	e766      	b.n	8000918 <__udivmoddi4+0x1a0>
 8000a4a:	4608      	mov	r0, r1
 8000a4c:	e6fd      	b.n	800084a <__udivmoddi4+0xd2>
 8000a4e:	443b      	add	r3, r7
 8000a50:	3a02      	subs	r2, #2
 8000a52:	e733      	b.n	80008bc <__udivmoddi4+0x144>
 8000a54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a58:	443b      	add	r3, r7
 8000a5a:	e71c      	b.n	8000896 <__udivmoddi4+0x11e>
 8000a5c:	4649      	mov	r1, r9
 8000a5e:	e79c      	b.n	800099a <__udivmoddi4+0x222>
 8000a60:	eba1 0109 	sub.w	r1, r1, r9
 8000a64:	46c4      	mov	ip, r8
 8000a66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6a:	fb09 f804 	mul.w	r8, r9, r4
 8000a6e:	e7c4      	b.n	80009fa <__udivmoddi4+0x282>

08000a70 <__aeabi_idiv0>:
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a74:	480d      	ldr	r0, [pc, #52]	@ (8000aac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a76:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a78:	f005 f922 	bl	8005cc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a7c:	480c      	ldr	r0, [pc, #48]	@ (8000ab0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a7e:	490d      	ldr	r1, [pc, #52]	@ (8000ab4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a80:	4a0d      	ldr	r2, [pc, #52]	@ (8000ab8 <LoopForever+0xe>)
  movs r3, #0
 8000a82:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000a84:	e002      	b.n	8000a8c <LoopCopyDataInit>

08000a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a8a:	3304      	adds	r3, #4

08000a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a90:	d3f9      	bcc.n	8000a86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a92:	4a0a      	ldr	r2, [pc, #40]	@ (8000abc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a94:	4c0a      	ldr	r4, [pc, #40]	@ (8000ac0 <LoopForever+0x16>)
  movs r3, #0
 8000a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a98:	e001      	b.n	8000a9e <LoopFillZerobss>

08000a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a9c:	3204      	adds	r2, #4

08000a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000aa0:	d3fb      	bcc.n	8000a9a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000aa2:	f00b f83f 	bl	800bb24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000aa6:	f001 fa39 	bl	8001f1c <main>

08000aaa <LoopForever>:

LoopForever:
    b LoopForever
 8000aaa:	e7fe      	b.n	8000aaa <LoopForever>
  ldr   r0, =_estack
 8000aac:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ab4:	2000054c 	.word	0x2000054c
  ldr r2, =_sidata
 8000ab8:	0800cec0 	.word	0x0800cec0
  ldr r2, =_sbss
 8000abc:	20000550 	.word	0x20000550
  ldr r4, =_ebss
 8000ac0:	20001d6c 	.word	0x20001d6c

08000ac4 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ac4:	e7fe      	b.n	8000ac4 <BusFault_Handler>
	...

08000ac8 <IdleSingleMotor>:
	s_previousDirection = (speedCmd > 0) ? 1 : -1;
    g_lastCommandedSpeed = speedCmd;
}


void IdleSingleMotor(float newSpeed){
 8000ac8:	b570      	push	{r4, r5, r6, lr}
	 * The main purpose of this function is to make sure that the speed demanded falls within the actual range at which the motor
	 * is capable of operating in.
	 */

	////////////////////////////////////////////////////////////////////////////////////////////////////////
	 uart_debug_print("Checking speed...\r\n");
 8000aca:	4859      	ldr	r0, [pc, #356]	@ (8000c30 <IdleSingleMotor+0x168>)
void IdleSingleMotor(float newSpeed){
 8000acc:	ed2d 8b02 	vpush	{d8}
 8000ad0:	eeb0 8a40 	vmov.f32	s16, s0
	////////////////////////////////////////////////////////////////////////////////////////////////////////

    //Deadzone for small speeds
    if (fabsf(targetSpeed) < SPEED_ZERO_THR) {
 8000ad4:	eddf 8a57 	vldr	s17, [pc, #348]	@ 8000c34 <IdleSingleMotor+0x16c>
	 uart_debug_print("Checking speed...\r\n");
 8000ad8:	f005 f81e 	bl	8005b18 <uart_debug_print>
    if (fabsf(targetSpeed) < SPEED_ZERO_THR) {
 8000adc:	eef0 7ac8 	vabs.f32	s15, s16
 8000ae0:	eef4 7ae8 	vcmpe.f32	s15, s17
 8000ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ae8:	d506      	bpl.n	8000af8 <IdleSingleMotor+0x30>
}
 8000aea:	ecbd 8b02 	vpop	{d8}
		uart_debug_print("Motor received command that is or was considered to be 0, so nothing happens\r\n");
 8000aee:	4852      	ldr	r0, [pc, #328]	@ (8000c38 <IdleSingleMotor+0x170>)
}
 8000af0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		uart_debug_print("Motor received command that is or was considered to be 0, so nothing happens\r\n");
 8000af4:	f005 b810 	b.w	8005b18 <uart_debug_print>
    	targetSpeed = 0.0f;
    }

    // Check for out of bound setpoint
    if (fabsf(targetSpeed) > MAX_SPEED_THR) {
 8000af8:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8000c3c <IdleSingleMotor+0x174>
 8000afc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b04:	dd40      	ble.n	8000b88 <IdleSingleMotor+0xc0>
    	targetSpeed = (targetSpeed > 0) ? MAX_SPEED_THR : -MAX_SPEED_THR;
 8000b06:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8000b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b0e:	dd7c      	ble.n	8000c0a <IdleSingleMotor+0x142>
 8000b10:	eddf 8a4b 	vldr	s17, [pc, #300]	@ 8000c40 <IdleSingleMotor+0x178>
 8000b14:	eeb0 8a47 	vmov.f32	s16, s14
 8000b18:	f44f 6648 	mov.w	r6, #3200	@ 0xc80
	uint16_t myRampTime = (uint16_t)computeRampTimeMs(MC_GetMecSpeedReferenceMotor1_F(), speedCmd, true);
 8000b1c:	f001 fd74 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
    // Convert from RPM to rad/s
    float w1 = currentSpeedRpm * 2.0f * (float)M_PI / 60.0f;
    float w2 = targetSpeedRpm * 2.0f * (float)M_PI / 60.0f;

    // If the magnitude is below threshold, treat as 0 for more stable math
    if (fabsf(currentSpeedRpm) < g_speedThresh) {
 8000b20:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8000c34 <IdleSingleMotor+0x16c>
 8000b24:	eeb0 7ac0 	vabs.f32	s14, s0
 8000b28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b30:	d546      	bpl.n	8000bc0 <IdleSingleMotor+0xf8>
 8000b32:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
 8000b36:	462c      	mov	r4, r5
	 uart_debug_print("Motor will begin to ramp!\r\n");
 8000b38:	4842      	ldr	r0, [pc, #264]	@ (8000c44 <IdleSingleMotor+0x17c>)
 8000b3a:	f004 ffed 	bl	8005b18 <uart_debug_print>
	 uart_debug_print("New Ramp Setpoint %d RPM\r\n", (int)speedCmd);
 8000b3e:	4842      	ldr	r0, [pc, #264]	@ (8000c48 <IdleSingleMotor+0x180>)
 8000b40:	4631      	mov	r1, r6
 8000b42:	f004 ffe9 	bl	8005b18 <uart_debug_print>
	 uart_debug_print("New Ramp time allocated %d ms\r\n", (int)myRampTime);
 8000b46:	4629      	mov	r1, r5
	 uart_debug_print("Current direction is %d \r\n", s_previousDirection);
 8000b48:	4d40      	ldr	r5, [pc, #256]	@ (8000c4c <IdleSingleMotor+0x184>)
	 uart_debug_print("New Ramp time allocated %d ms\r\n", (int)myRampTime);
 8000b4a:	4841      	ldr	r0, [pc, #260]	@ (8000c50 <IdleSingleMotor+0x188>)
 8000b4c:	f004 ffe4 	bl	8005b18 <uart_debug_print>
	 uart_debug_print("Current direction is %d \r\n", s_previousDirection);
 8000b50:	4840      	ldr	r0, [pc, #256]	@ (8000c54 <IdleSingleMotor+0x18c>)
 8000b52:	6829      	ldr	r1, [r5, #0]
 8000b54:	f004 ffe0 	bl	8005b18 <uart_debug_print>
	MC_ProgramSpeedRampMotor1_F(speedCmd, myRampTime); // Must set a setpoint before startup --> otherwise unpredictable behavior
 8000b58:	4620      	mov	r0, r4
 8000b5a:	eeb0 0a48 	vmov.f32	s0, s16
 8000b5e:	f001 fd4b 	bl	80025f8 <MC_ProgramSpeedRampMotor1_F>
	if (!MC_StartMotor1()) {
 8000b62:	f001 fd3d 	bl	80025e0 <MC_StartMotor1>
 8000b66:	2800      	cmp	r0, #0
 8000b68:	d055      	beq.n	8000c16 <IdleSingleMotor+0x14e>
	g_lastCommandedSpeed = speedCmd;
 8000b6a:	4b3b      	ldr	r3, [pc, #236]	@ (8000c58 <IdleSingleMotor+0x190>)
	s_previousDirection = (speedCmd > 0) ? 1 : -1;
 8000b6c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
	g_lastCommandedSpeed = speedCmd;
 8000b70:	ed83 8a00 	vstr	s16, [r3]
}
 8000b74:	ecbd 8b02 	vpop	{d8}
	s_previousDirection = (speedCmd > 0) ? 1 : -1;
 8000b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b7c:	bfcc      	ite	gt
 8000b7e:	2201      	movgt	r2, #1
 8000b80:	f04f 32ff 	movle.w	r2, #4294967295
 8000b84:	602a      	str	r2, [r5, #0]
}
 8000b86:	bd70      	pop	{r4, r5, r6, pc}
	if (fabsf(speedCmd) < 0.001){
 8000b88:	ee17 0a90 	vmov	r0, s15
 8000b8c:	f7ff fcfc 	bl	8000588 <__aeabi_f2d>
 8000b90:	a325      	add	r3, pc, #148	@ (adr r3, 8000c28 <IdleSingleMotor+0x160>)
 8000b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b96:	f7ff fdaf 	bl	80006f8 <__aeabi_dcmplt>
 8000b9a:	2800      	cmp	r0, #0
 8000b9c:	d1a5      	bne.n	8000aea <IdleSingleMotor+0x22>
	 uart_debug_print("New Ramp Setpoint %d RPM\r\n", (int)speedCmd);
 8000b9e:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8000ba2:	ee17 6a90 	vmov	r6, s15
	uint16_t myRampTime = (uint16_t)computeRampTimeMs(MC_GetMecSpeedReferenceMotor1_F(), speedCmd, true);
 8000ba6:	f001 fd2f 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
    if (fabsf(currentSpeedRpm) < g_speedThresh) {
 8000baa:	eef0 7ac0 	vabs.f32	s15, s0
 8000bae:	eef4 7ae8 	vcmpe.f32	s15, s17
 8000bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bb6:	d4bc      	bmi.n	8000b32 <IdleSingleMotor+0x6a>
    float w2 = targetSpeedRpm * 2.0f * (float)M_PI / 60.0f;
 8000bb8:	eddf 8a28 	vldr	s17, [pc, #160]	@ 8000c5c <IdleSingleMotor+0x194>
 8000bbc:	ee68 8a28 	vmul.f32	s17, s16, s17

    // Max acceleration alpha = T_max / J
    float alpha = (isStartup ? g_startupTorque : g_maxTorque) / g_inertia;// [rad/s^2]

    // Time (seconds) = delta_omega / alpha
    float deltaW = fabsf(w2 - w1);
 8000bc0:	eddf 7a26 	vldr	s15, [pc, #152]	@ 8000c5c <IdleSingleMotor+0x194>
    // Convert to milliseconds
    float timeMs = timeSec * 1000.0f;

    // For safety, clamp time to at least 200 ms or so
    float tMin = isStartup ? RAMP_MIN_MS_STARTUP : RAMP_MIN_MS_RUN;
    if (timeMs < tMin)   timeMs = tMin;
 8000bc4:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8000c60 <IdleSingleMotor+0x198>
    float deltaW = fabsf(w2 - w1);
 8000bc8:	eee0 8a67 	vfms.f32	s17, s0, s15
 8000bcc:	eef0 7ae8 	vabs.f32	s15, s17
    if (timeMs < tMin)   timeMs = tMin;
 8000bd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bd8:	d4ab      	bmi.n	8000b32 <IdleSingleMotor+0x6a>
    if (timeMs > 5000.0f) timeMs = 5000.0f;      // 5 s ceiling – tune as desired
 8000bda:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8000c64 <IdleSingleMotor+0x19c>
 8000bde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000be6:	dd03      	ble.n	8000bf0 <IdleSingleMotor+0x128>
 8000be8:	f241 3588 	movw	r5, #5000	@ 0x1388
 8000bec:	462c      	mov	r4, r5
 8000bee:	e7a3      	b.n	8000b38 <IdleSingleMotor+0x70>
    return (uint16_t)(timeMs + 0.5f);
 8000bf0:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8000c68 <IdleSingleMotor+0x1a0>
 8000bf4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000bf8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8000bfc:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8000c00:	ee17 3a90 	vmov	r3, s15
 8000c04:	b29c      	uxth	r4, r3
	 uart_debug_print("New Ramp time allocated %d ms\r\n", (int)myRampTime);
 8000c06:	4625      	mov	r5, r4
 8000c08:	e796      	b.n	8000b38 <IdleSingleMotor+0x70>
 8000c0a:	4e18      	ldr	r6, [pc, #96]	@ (8000c6c <IdleSingleMotor+0x1a4>)
 8000c0c:	eddf 8a18 	vldr	s17, [pc, #96]	@ 8000c70 <IdleSingleMotor+0x1a8>
    	targetSpeed = (targetSpeed > 0) ? MAX_SPEED_THR : -MAX_SPEED_THR;
 8000c10:	ed9f 8a18 	vldr	s16, [pc, #96]	@ 8000c74 <IdleSingleMotor+0x1ac>
 8000c14:	e782      	b.n	8000b1c <IdleSingleMotor+0x54>
}
 8000c16:	ecbd 8b02 	vpop	{d8}
		 uart_debug_print("Start Failed...");
 8000c1a:	4817      	ldr	r0, [pc, #92]	@ (8000c78 <IdleSingleMotor+0x1b0>)
}
 8000c1c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		 uart_debug_print("Start Failed...");
 8000c20:	f004 bf7a 	b.w	8005b18 <uart_debug_print>
 8000c24:	f3af 8000 	nop.w
 8000c28:	d2f1a9fc 	.word	0xd2f1a9fc
 8000c2c:	3f50624d 	.word	0x3f50624d
 8000c30:	0800c41c 	.word	0x0800c41c
 8000c34:	42480000 	.word	0x42480000
 8000c38:	0800c430 	.word	0x0800c430
 8000c3c:	45480000 	.word	0x45480000
 8000c40:	43a78d37 	.word	0x43a78d37
 8000c44:	0800c480 	.word	0x0800c480
 8000c48:	0800c49c 	.word	0x0800c49c
 8000c4c:	2000056c 	.word	0x2000056c
 8000c50:	0800c4b8 	.word	0x0800c4b8
 8000c54:	0800c4d8 	.word	0x0800c4d8
 8000c58:	20000570 	.word	0x20000570
 8000c5c:	3dd67751 	.word	0x3dd67751
 8000c60:	45bcb52e 	.word	0x45bcb52e
 8000c64:	476be27a 	.word	0x476be27a
 8000c68:	3da9930c 	.word	0x3da9930c
 8000c6c:	fffff380 	.word	0xfffff380
 8000c70:	c3a78d37 	.word	0xc3a78d37
 8000c74:	c5480000 	.word	0xc5480000
 8000c78:	0800c4f4 	.word	0x0800c4f4

08000c7c <safeStopMotor>:
bool safeStopMotor(float currentSpeedRpm, MCI_State_t motorState){
 8000c7c:	b570      	push	{r4, r5, r6, lr}
 8000c7e:	4604      	mov	r4, r0
 8000c80:	ed2d 8b0a 	vpush	{d8-d12}
	 uart_debug_print("Performing a safe stop\r\n");
 8000c84:	489f      	ldr	r0, [pc, #636]	@ (8000f04 <safeStopMotor+0x288>)
bool safeStopMotor(float currentSpeedRpm, MCI_State_t motorState){
 8000c86:	eef0 8a40 	vmov.f32	s17, s0
	 uart_debug_print("Performing a safe stop\r\n");
 8000c8a:	f004 ff45 	bl	8005b18 <uart_debug_print>
	if (fabsf(currentSpeedRpm) > SAFE_STOP_SPEED_THRESHOLD && motorState != START && motorState != SWITCH_OVER){
 8000c8e:	eddf 7a9e 	vldr	s15, [pc, #632]	@ 8000f08 <safeStopMotor+0x28c>
 8000c92:	eeb0 7ae8 	vabs.f32	s14, s17
 8000c96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c9e:	f340 8088 	ble.w	8000db2 <safeStopMotor+0x136>
 8000ca2:	2c04      	cmp	r4, #4
 8000ca4:	f000 8085 	beq.w	8000db2 <safeStopMotor+0x136>
 8000ca8:	2c13      	cmp	r4, #19
 8000caa:	f000 8082 	beq.w	8000db2 <safeStopMotor+0x136>
		 uart_debug_print("Motor is being guided to a stop\r\n");
 8000cae:	4897      	ldr	r0, [pc, #604]	@ (8000f0c <safeStopMotor+0x290>)
 8000cb0:	ed9f ca97 	vldr	s24, [pc, #604]	@ 8000f10 <safeStopMotor+0x294>
 8000cb4:	ed9f ba97 	vldr	s22, [pc, #604]	@ 8000f14 <safeStopMotor+0x298>
    float w2 = targetSpeedRpm * 2.0f * (float)M_PI / 60.0f;
 8000cb8:	eddf 9a97 	vldr	s19, [pc, #604]	@ 8000f18 <safeStopMotor+0x29c>
    if (fabsf(currentSpeedRpm) < g_speedThresh) {
 8000cbc:	ed9f 9a97 	vldr	s18, [pc, #604]	@ 8000f1c <safeStopMotor+0x2a0>
    if (timeMs < tMin)   timeMs = tMin;
 8000cc0:	eddf aa97 	vldr	s21, [pc, #604]	@ 8000f20 <safeStopMotor+0x2a4>
    if (timeMs > 5000.0f) timeMs = 5000.0f;      // 5 s ceiling – tune as desired
 8000cc4:	eddf ba97 	vldr	s23, [pc, #604]	@ 8000f24 <safeStopMotor+0x2a8>
    return (uint16_t)(timeMs + 0.5f);
 8000cc8:	eddf ca97 	vldr	s25, [pc, #604]	@ 8000f28 <safeStopMotor+0x2ac>
		 uart_debug_print("Motor is being guided to a stop\r\n");
 8000ccc:	f004 ff24 	bl	8005b18 <uart_debug_print>
		float rampTarget = (currentSpeedRpm > 0) ? 100.0f : -100.0f;
 8000cd0:	eddf 7a96 	vldr	s15, [pc, #600]	@ 8000f2c <safeStopMotor+0x2b0>
		int rampDownDivisions = (int)(fabsf(deltaSpeed) / DELTA_SPEED_THRESH);
 8000cd4:	4b96      	ldr	r3, [pc, #600]	@ (8000f30 <safeStopMotor+0x2b4>)
 8000cd6:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8000cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cde:	bfd8      	it	le
 8000ce0:	eeb0 ca67 	vmovle.f32	s24, s15
 8000ce4:	ed93 7a00 	vldr	s14, [r3]
		float deltaSpeed = currentSpeedRpm - rampTarget;
 8000ce8:	ee78 6acc 	vsub.f32	s13, s17, s24
		int rampDownDivisions = (int)(fabsf(deltaSpeed) / DELTA_SPEED_THRESH);
 8000cec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000cf0:	eeb0 6ae6 	vabs.f32	s12, s13
 8000cf4:	eec6 7a07 	vdiv.f32	s15, s12, s14
		for (int i = 1; i <= rampDownDivisions; i++) {
 8000cf8:	f04f 0401 	mov.w	r4, #1
 8000cfc:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8000f34 <safeStopMotor+0x2b8>
		int rampDownDivisions = (int)(fabsf(deltaSpeed) / DELTA_SPEED_THRESH);
 8000d00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d04:	bfd8      	it	le
 8000d06:	eeb0 ba47 	vmovle.f32	s22, s14
 8000d0a:	ee17 6a90 	vmov	r6, s15
		if (rampDownDivisions < 1) rampDownDivisions = 1;  // Ensure at least one division
 8000d0e:	42a6      	cmp	r6, r4
 8000d10:	bfb8      	it	lt
 8000d12:	4626      	movlt	r6, r4
		float stepSize = deltaSpeed / rampDownDivisions;
 8000d14:	ee07 6a90 	vmov	s15, r6
 8000d18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d1c:	ee86 aaa7 	vdiv.f32	s20, s13, s15
		for (int i = 1; i <= rampDownDivisions; i++) {
 8000d20:	e02a      	b.n	8000d78 <safeStopMotor+0xfc>
    float w1 = currentSpeedRpm * 2.0f * (float)M_PI / 60.0f;
 8000d22:	ee60 7a29 	vmul.f32	s15, s0, s19
    if (fabsf(targetSpeedRpm) < g_speedThresh) {
 8000d26:	eef4 6ac9 	vcmpe.f32	s13, s18
 8000d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    float deltaW = fabsf(w2 - w1);
 8000d2e:	bf54      	ite	pl
 8000d30:	ee37 7a67 	vsubpl.f32	s14, s14, s15
        w2 = 0.0f;
 8000d34:	eeb1 7a67 	vnegmi.f32	s14, s15
    float deltaW = fabsf(w2 - w1);
 8000d38:	eeb0 7ac7 	vabs.f32	s14, s14
    if (timeMs < tMin)   timeMs = tMin;
 8000d3c:	eeb4 7aea 	vcmpe.f32	s14, s21
 8000d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d44:	d432      	bmi.n	8000dac <safeStopMotor+0x130>
    if (timeMs > 5000.0f) timeMs = 5000.0f;      // 5 s ceiling – tune as desired
 8000d46:	eeb4 7aeb 	vcmpe.f32	s14, s23
 8000d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d4e:	dc73      	bgt.n	8000e38 <safeStopMotor+0x1bc>
    return (uint16_t)(timeMs + 0.5f);
 8000d50:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8000d54:	eee7 7a2c 	vfma.f32	s15, s14, s25
 8000d58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d5c:	ee17 3a90 	vmov	r3, s15
 8000d60:	b298      	uxth	r0, r3
			HAL_Delay(rampTime);  // Wait for ramp to apply before next one
 8000d62:	4605      	mov	r5, r0
			MC_ProgramSpeedRampMotor1_F(intermediateTarget, rampTime);
 8000d64:	eeb0 0a48 	vmov.f32	s0, s16
 8000d68:	f001 fc46 	bl	80025f8 <MC_ProgramSpeedRampMotor1_F>
		for (int i = 1; i <= rampDownDivisions; i++) {
 8000d6c:	3401      	adds	r4, #1
			HAL_Delay(rampTime);  // Wait for ramp to apply before next one
 8000d6e:	4628      	mov	r0, r5
 8000d70:	f005 f800 	bl	8005d74 <HAL_Delay>
		for (int i = 1; i <= rampDownDivisions; i++) {
 8000d74:	42a6      	cmp	r6, r4
 8000d76:	db63      	blt.n	8000e40 <safeStopMotor+0x1c4>
			float intermediateTarget = currentSpeedRpm - (stepSize * i);
 8000d78:	ee07 4a90 	vmov	s15, r4
 8000d7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d80:	eeb0 8a68 	vmov.f32	s16, s17
 8000d84:	eea7 8aca 	vfms.f32	s16, s15, s20
			uint16_t rampTime = computeRampTimeMs(MC_GetMecSpeedReferenceMotor1_F(), intermediateTarget, false);
 8000d88:	f001 fc3e 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
    if (fabsf(currentSpeedRpm) < g_speedThresh) {
 8000d8c:	eef0 7ac0 	vabs.f32	s15, s0
 8000d90:	eef4 7ac9 	vcmpe.f32	s15, s18
 8000d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    float w2 = targetSpeedRpm * 2.0f * (float)M_PI / 60.0f;
 8000d98:	ee28 7a29 	vmul.f32	s14, s16, s19
    if (fabsf(targetSpeedRpm) < g_speedThresh) {
 8000d9c:	eef0 6ac8 	vabs.f32	s13, s16
    if (fabsf(currentSpeedRpm) < g_speedThresh) {
 8000da0:	d5bf      	bpl.n	8000d22 <safeStopMotor+0xa6>
    if (fabsf(targetSpeedRpm) < g_speedThresh) {
 8000da2:	eef4 6ac9 	vcmpe.f32	s13, s18
 8000da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000daa:	d5c5      	bpl.n	8000d38 <safeStopMotor+0xbc>
 8000dac:	2564      	movs	r5, #100	@ 0x64
 8000dae:	4628      	mov	r0, r5
 8000db0:	e7d8      	b.n	8000d64 <safeStopMotor+0xe8>
		 uart_debug_print("Motor is moving slowly or is in a startup phase, so it is not being guided to a stop\r\n");
 8000db2:	4861      	ldr	r0, [pc, #388]	@ (8000f38 <safeStopMotor+0x2bc>)
			 uart_debug_print("current state is %d\r\n", currState);
 8000db4:	4e61      	ldr	r6, [pc, #388]	@ (8000f3c <safeStopMotor+0x2c0>)
		 uart_debug_print("Motor is moving slowly or is in a startup phase, so it is not being guided to a stop\r\n");
 8000db6:	f004 feaf 	bl	8005b18 <uart_debug_print>
	    MC_StopMotor1();
 8000dba:	f001 fc17 	bl	80025ec <MC_StopMotor1>
		uint32_t tStart = HAL_GetTick();
 8000dbe:	f004 ffd3 	bl	8005d68 <HAL_GetTick>
 8000dc2:	4605      	mov	r5, r0
 8000dc4:	e005      	b.n	8000dd2 <safeStopMotor+0x156>
		    if (HAL_GetTick() - tStart > 2000) { //use 1 sec for timeout period
 8000dc6:	f004 ffcf 	bl	8005d68 <HAL_GetTick>
 8000dca:	1b40      	subs	r0, r0, r5
 8000dcc:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8000dd0:	d81f      	bhi.n	8000e12 <safeStopMotor+0x196>
			HAL_Delay(5); // poll the state until it IDLE
 8000dd2:	2005      	movs	r0, #5
 8000dd4:	f004 ffce 	bl	8005d74 <HAL_Delay>
			MCI_State_t currState = MC_GetSTMStateMotor1();
 8000dd8:	f001 fc34 	bl	8002644 <MC_GetSTMStateMotor1>
 8000ddc:	4604      	mov	r4, r0
			 uart_debug_print("current state is %d\r\n", currState);
 8000dde:	4601      	mov	r1, r0
 8000de0:	4630      	mov	r0, r6
 8000de2:	f004 fe99 	bl	8005b18 <uart_debug_print>
			if (currState == IDLE) {
 8000de6:	2c00      	cmp	r4, #0
 8000de8:	d1ed      	bne.n	8000dc6 <safeStopMotor+0x14a>
				 uart_debug_print("Block wait \r\n");
 8000dea:	4855      	ldr	r0, [pc, #340]	@ (8000f40 <safeStopMotor+0x2c4>)
 8000dec:	f004 fe94 	bl	8005b18 <uart_debug_print>
				HAL_Delay(WAIT_AFTER_STOP); // Tune this value for seemless transition
 8000df0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000df4:	f004 ffbe 	bl	8005d74 <HAL_Delay>
				 uart_debug_print("Motor is now stopped \r\n");
 8000df8:	4852      	ldr	r0, [pc, #328]	@ (8000f44 <safeStopMotor+0x2c8>)
 8000dfa:	f004 fe8d 	bl	8005b18 <uart_debug_print>
}
 8000dfe:	ecbd 8b0a 	vpop	{d8-d12}
				s_previousDirection = 0;
 8000e02:	4951      	ldr	r1, [pc, #324]	@ (8000f48 <safeStopMotor+0x2cc>)
				g_lastCommandedSpeed = 0;
 8000e04:	4b51      	ldr	r3, [pc, #324]	@ (8000f4c <safeStopMotor+0x2d0>)
				s_previousDirection = 0;
 8000e06:	2000      	movs	r0, #0
				g_lastCommandedSpeed = 0;
 8000e08:	2200      	movs	r2, #0
				s_previousDirection = 0;
 8000e0a:	6008      	str	r0, [r1, #0]
				g_lastCommandedSpeed = 0;
 8000e0c:	601a      	str	r2, [r3, #0]
				return true;
 8000e0e:	2001      	movs	r0, #1
}
 8000e10:	bd70      	pop	{r4, r5, r6, pc}
		        uart_debug_print("Motor failed to stop in time!!\r\n");
 8000e12:	484f      	ldr	r0, [pc, #316]	@ (8000f50 <safeStopMotor+0x2d4>)
			    s_previousDirection = 0;
 8000e14:	4d4c      	ldr	r5, [pc, #304]	@ (8000f48 <safeStopMotor+0x2cc>)
		        uart_debug_print("Motor failed to stop in time!!\r\n");
 8000e16:	f004 fe7f 	bl	8005b18 <uart_debug_print>
			    g_lastCommandedSpeed = 0;
 8000e1a:	4b4c      	ldr	r3, [pc, #304]	@ (8000f4c <safeStopMotor+0x2d0>)
		        MCI_FaultProcessing(&Mci[0], MC_DP_FAULT, 0);
 8000e1c:	484d      	ldr	r0, [pc, #308]	@ (8000f54 <safeStopMotor+0x2d8>)
			    s_previousDirection = 0;
 8000e1e:	2400      	movs	r4, #0
			    g_lastCommandedSpeed = 0;
 8000e20:	2100      	movs	r1, #0
 8000e22:	6019      	str	r1, [r3, #0]
		        MCI_FaultProcessing(&Mci[0], MC_DP_FAULT, 0);
 8000e24:	4622      	mov	r2, r4
 8000e26:	f44f 6180 	mov.w	r1, #1024	@ 0x400
			    s_previousDirection = 0;
 8000e2a:	602c      	str	r4, [r5, #0]
		        MCI_FaultProcessing(&Mci[0], MC_DP_FAULT, 0);
 8000e2c:	f001 fc44 	bl	80026b8 <MCI_FaultProcessing>
}
 8000e30:	ecbd 8b0a 	vpop	{d8-d12}
		        return false;
 8000e34:	4620      	mov	r0, r4
}
 8000e36:	bd70      	pop	{r4, r5, r6, pc}
 8000e38:	f241 3588 	movw	r5, #5000	@ 0x1388
 8000e3c:	4628      	mov	r0, r5
 8000e3e:	e791      	b.n	8000d64 <safeStopMotor+0xe8>
		uint16_t finalRampTime = computeRampTimeMs(MC_GetMecSpeedReferenceMotor1_F(), rampTarget, false);
 8000e40:	f001 fbe2 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
    if (fabsf(currentSpeedRpm) < g_speedThresh) {
 8000e44:	eddf 7a35 	vldr	s15, [pc, #212]	@ 8000f1c <safeStopMotor+0x2a0>
 8000e48:	eeb0 7ac0 	vabs.f32	s14, s0
 8000e4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e54:	d450      	bmi.n	8000ef8 <safeStopMotor+0x27c>
    float deltaW = fabsf(w2 - w1);
 8000e56:	eddf 7a30 	vldr	s15, [pc, #192]	@ 8000f18 <safeStopMotor+0x29c>
    if (timeMs < tMin)   timeMs = tMin;
 8000e5a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8000f20 <safeStopMotor+0x2a4>
    float deltaW = fabsf(w2 - w1);
 8000e5e:	eea0 ba67 	vfms.f32	s22, s0, s15
 8000e62:	eef0 7acb 	vabs.f32	s15, s22
    if (timeMs < tMin)   timeMs = tMin;
 8000e66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e6e:	d443      	bmi.n	8000ef8 <safeStopMotor+0x27c>
    if (timeMs > 5000.0f) timeMs = 5000.0f;      // 5 s ceiling – tune as desired
 8000e70:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8000f24 <safeStopMotor+0x2a8>
 8000e74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e7c:	dc3e      	bgt.n	8000efc <safeStopMotor+0x280>
    return (uint16_t)(timeMs + 0.5f);
 8000e7e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8000f28 <safeStopMotor+0x2ac>
 8000e82:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000e86:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8000e8a:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8000e8e:	ee17 3a90 	vmov	r3, s15
 8000e92:	b298      	uxth	r0, r3
		MC_ProgramSpeedRampMotor1_F(rampTarget, finalRampTime);
 8000e94:	eeb0 0a4c 	vmov.f32	s0, s24
 8000e98:	f001 fbae 	bl	80025f8 <MC_ProgramSpeedRampMotor1_F>
		uint32_t tStart = HAL_GetTick();
 8000e9c:	f004 ff64 	bl	8005d68 <HAL_GetTick>
		while (fabsf(MC_GetMecSpeedReferenceMotor1_F()) > 120.0f) {
 8000ea0:	ed9f 8a2d 	vldr	s16, [pc, #180]	@ 8000f58 <safeStopMotor+0x2dc>
		uint32_t tStart = HAL_GetTick();
 8000ea4:	4604      	mov	r4, r0
		while (fabsf(MC_GetMecSpeedReferenceMotor1_F()) > 120.0f) {
 8000ea6:	e00a      	b.n	8000ebe <safeStopMotor+0x242>
			if (HAL_GetTick() - tStart > 1000) break; // Timeout safety
 8000ea8:	f004 ff5e 	bl	8005d68 <HAL_GetTick>
 8000eac:	4603      	mov	r3, r0
 8000eae:	1b1b      	subs	r3, r3, r4
 8000eb0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
			HAL_Delay(10);
 8000eb4:	f04f 000a 	mov.w	r0, #10
			if (HAL_GetTick() - tStart > 1000) break; // Timeout safety
 8000eb8:	d80a      	bhi.n	8000ed0 <safeStopMotor+0x254>
			HAL_Delay(10);
 8000eba:	f004 ff5b 	bl	8005d74 <HAL_Delay>
		while (fabsf(MC_GetMecSpeedReferenceMotor1_F()) > 120.0f) {
 8000ebe:	f001 fba3 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
 8000ec2:	eeb0 0ac0 	vabs.f32	s0, s0
 8000ec6:	eeb4 0ac8 	vcmpe.f32	s0, s16
 8000eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ece:	dceb      	bgt.n	8000ea8 <safeStopMotor+0x22c>
	    MC_StopMotor1();
 8000ed0:	f001 fb8c 	bl	80025ec <MC_StopMotor1>
	    tStart = HAL_GetTick();
 8000ed4:	f004 ff48 	bl	8005d68 <HAL_GetTick>
 8000ed8:	4604      	mov	r4, r0
 8000eda:	e005      	b.n	8000ee8 <safeStopMotor+0x26c>
		    if (HAL_GetTick() - tStart > 2000) { //use 1 sec for timeout period
 8000edc:	f004 ff44 	bl	8005d68 <HAL_GetTick>
 8000ee0:	1b00      	subs	r0, r0, r4
 8000ee2:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8000ee6:	d894      	bhi.n	8000e12 <safeStopMotor+0x196>
			HAL_Delay(5); // poll the state until it IDLE
 8000ee8:	2005      	movs	r0, #5
 8000eea:	f004 ff43 	bl	8005d74 <HAL_Delay>
			MCI_State_t currState = MC_GetSTMStateMotor1();
 8000eee:	f001 fba9 	bl	8002644 <MC_GetSTMStateMotor1>
			if (currState == IDLE) {
 8000ef2:	2800      	cmp	r0, #0
 8000ef4:	d1f2      	bne.n	8000edc <safeStopMotor+0x260>
 8000ef6:	e778      	b.n	8000dea <safeStopMotor+0x16e>
 8000ef8:	2064      	movs	r0, #100	@ 0x64
 8000efa:	e7cb      	b.n	8000e94 <safeStopMotor+0x218>
 8000efc:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000f00:	e7c8      	b.n	8000e94 <safeStopMotor+0x218>
 8000f02:	bf00      	nop
 8000f04:	0800c51c 	.word	0x0800c51c
 8000f08:	43c80000 	.word	0x43c80000
 8000f0c:	0800c538 	.word	0x0800c538
 8000f10:	42c80000 	.word	0x42c80000
 8000f14:	41278d37 	.word	0x41278d37
 8000f18:	3dd67751 	.word	0x3dd67751
 8000f1c:	42480000 	.word	0x42480000
 8000f20:	4516f759 	.word	0x4516f759
 8000f24:	47ebe27a 	.word	0x47ebe27a
 8000f28:	3d29930c 	.word	0x3d29930c
 8000f2c:	c2c80000 	.word	0xc2c80000
 8000f30:	20000000 	.word	0x20000000
 8000f34:	c1278d37 	.word	0xc1278d37
 8000f38:	0800c5a8 	.word	0x0800c5a8
 8000f3c:	0800c600 	.word	0x0800c600
 8000f40:	0800c55c 	.word	0x0800c55c
 8000f44:	0800c56c 	.word	0x0800c56c
 8000f48:	2000056c 	.word	0x2000056c
 8000f4c:	20000570 	.word	0x20000570
 8000f50:	0800c584 	.word	0x0800c584
 8000f54:	20000004 	.word	0x20000004
 8000f58:	42f00000 	.word	0x42f00000
 8000f5c:	00000000 	.word	0x00000000

08000f60 <StartSingleMotor>:
void StartSingleMotor (float newSpeed){
 8000f60:	b508      	push	{r3, lr}
	 uart_debug_print("Checking speed...\r\n");
 8000f62:	483b      	ldr	r0, [pc, #236]	@ (8001050 <StartSingleMotor+0xf0>)
void StartSingleMotor (float newSpeed){
 8000f64:	ed2d 8b02 	vpush	{d8}
 8000f68:	eeb0 8a40 	vmov.f32	s16, s0
	 uart_debug_print("Checking speed...\r\n");
 8000f6c:	f004 fdd4 	bl	8005b18 <uart_debug_print>
    if (fabsf(targetSpeed) < SPEED_ZERO_THR) {
 8000f70:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001054 <StartSingleMotor+0xf4>
 8000f74:	eef0 7ac8 	vabs.f32	s15, s16
 8000f78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f80:	d43b      	bmi.n	8000ffa <StartSingleMotor+0x9a>
    if (fabsf(targetSpeed) > MAX_SPEED_THR) {
 8000f82:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001058 <StartSingleMotor+0xf8>
 8000f86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f8e:	dc25      	bgt.n	8000fdc <StartSingleMotor+0x7c>
	if (fabs(speedCmd) < 0.001){
 8000f90:	ee17 0a90 	vmov	r0, s15
 8000f94:	f7ff faf8 	bl	8000588 <__aeabi_f2d>
 8000f98:	a32b      	add	r3, pc, #172	@ (adr r3, 8001048 <StartSingleMotor+0xe8>)
 8000f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f9e:	f7ff fbab 	bl	80006f8 <__aeabi_dcmplt>
 8000fa2:	bb50      	cbnz	r0, 8000ffa <StartSingleMotor+0x9a>
	 uart_debug_print("Checking reversing...\r\n");
 8000fa4:	482d      	ldr	r0, [pc, #180]	@ (800105c <StartSingleMotor+0xfc>)
 8000fa6:	f004 fdb7 	bl	8005b18 <uart_debug_print>
	if (s_previousDirection > 0 && speedCmd < 0) {
 8000faa:	4b2d      	ldr	r3, [pc, #180]	@ (8001060 <StartSingleMotor+0x100>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	dd3a      	ble.n	8001028 <StartSingleMotor+0xc8>
 8000fb2:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8000fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fba:	d51b      	bpl.n	8000ff4 <StartSingleMotor+0x94>
		if (safeStopMotor( MC_GetMecSpeedReferenceMotor1_F(), START)){
 8000fbc:	f001 fb24 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
 8000fc0:	2004      	movs	r0, #4
 8000fc2:	f7ff fe5b 	bl	8000c7c <safeStopMotor>
 8000fc6:	b340      	cbz	r0, 800101a <StartSingleMotor+0xba>
			 uart_debug_print("Safe Stop has executed successfully \r\n");
 8000fc8:	4826      	ldr	r0, [pc, #152]	@ (8001064 <StartSingleMotor+0x104>)
 8000fca:	f004 fda5 	bl	8005b18 <uart_debug_print>
}
 8000fce:	ecbd 8b02 	vpop	{d8}
			 uart_debug_print("Motor is now stopped after direction change\r\n");
 8000fd2:	4825      	ldr	r0, [pc, #148]	@ (8001068 <StartSingleMotor+0x108>)
}
 8000fd4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			 uart_debug_print("Motor is now stopped after direction change\r\n");
 8000fd8:	f004 bd9e 	b.w	8005b18 <uart_debug_print>
    	targetSpeed = (targetSpeed > 0) ? MAX_SPEED_THR : -MAX_SPEED_THR;
 8000fdc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8000fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	 uart_debug_print("Checking reversing...\r\n");
 8000fe4:	481d      	ldr	r0, [pc, #116]	@ (800105c <StartSingleMotor+0xfc>)
    	targetSpeed = (targetSpeed > 0) ? MAX_SPEED_THR : -MAX_SPEED_THR;
 8000fe6:	dd26      	ble.n	8001036 <StartSingleMotor+0xd6>
	 uart_debug_print("Checking reversing...\r\n");
 8000fe8:	f004 fd96 	bl	8005b18 <uart_debug_print>
	if (s_previousDirection > 0 && speedCmd < 0) {
 8000fec:	4b1c      	ldr	r3, [pc, #112]	@ (8001060 <StartSingleMotor+0x100>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	dd27      	ble.n	8001044 <StartSingleMotor+0xe4>
}
 8000ff4:	ecbd 8b02 	vpop	{d8}
 8000ff8:	bd08      	pop	{r3, pc}
		uart_debug_print("Motor received command that is or was considered to be 0\r\n");
 8000ffa:	481c      	ldr	r0, [pc, #112]	@ (800106c <StartSingleMotor+0x10c>)
 8000ffc:	f004 fd8c 	bl	8005b18 <uart_debug_print>
		if (safeStopMotor( MC_GetMecSpeedReferenceMotor1_F(), START)){
 8001000:	f001 fb02 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
 8001004:	2004      	movs	r0, #4
 8001006:	f7ff fe39 	bl	8000c7c <safeStopMotor>
 800100a:	b130      	cbz	r0, 800101a <StartSingleMotor+0xba>
}
 800100c:	ecbd 8b02 	vpop	{d8}
			 uart_debug_print("Safe Stop has executed successfully \r\n");
 8001010:	4814      	ldr	r0, [pc, #80]	@ (8001064 <StartSingleMotor+0x104>)
}
 8001012:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			 uart_debug_print("Safe Stop has executed successfully \r\n");
 8001016:	f004 bd7f 	b.w	8005b18 <uart_debug_print>
}
 800101a:	ecbd 8b02 	vpop	{d8}
			 uart_debug_print("Safe Stop has NOT executed successfully!!!! \r\n");
 800101e:	4814      	ldr	r0, [pc, #80]	@ (8001070 <StartSingleMotor+0x110>)
}
 8001020:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			 uart_debug_print("Safe Stop has NOT executed successfully!!!! \r\n");
 8001024:	f004 bd78 	b.w	8005b18 <uart_debug_print>
	else if (s_previousDirection < 0 && speedCmd > 0) {
 8001028:	d0e4      	beq.n	8000ff4 <StartSingleMotor+0x94>
 800102a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800102e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001032:	dcc3      	bgt.n	8000fbc <StartSingleMotor+0x5c>
 8001034:	e7de      	b.n	8000ff4 <StartSingleMotor+0x94>
	 uart_debug_print("Checking reversing...\r\n");
 8001036:	f004 fd6f 	bl	8005b18 <uart_debug_print>
	if (s_previousDirection > 0 && speedCmd < 0) {
 800103a:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <StartSingleMotor+0x100>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	dcbc      	bgt.n	8000fbc <StartSingleMotor+0x5c>
 8001042:	e7d7      	b.n	8000ff4 <StartSingleMotor+0x94>
	else if (s_previousDirection < 0 && speedCmd > 0) {
 8001044:	d1ba      	bne.n	8000fbc <StartSingleMotor+0x5c>
 8001046:	e7d5      	b.n	8000ff4 <StartSingleMotor+0x94>
 8001048:	d2f1a9fc 	.word	0xd2f1a9fc
 800104c:	3f50624d 	.word	0x3f50624d
 8001050:	0800c41c 	.word	0x0800c41c
 8001054:	42480000 	.word	0x42480000
 8001058:	45480000 	.word	0x45480000
 800105c:	0800c618 	.word	0x0800c618
 8001060:	2000056c 	.word	0x2000056c
 8001064:	0800c66c 	.word	0x0800c66c
 8001068:	0800c6c4 	.word	0x0800c6c4
 800106c:	0800c630 	.word	0x0800c630
 8001070:	0800c694 	.word	0x0800c694
 8001074:	00000000 	.word	0x00000000

08001078 <runSingleMotorV2>:
void runSingleMotorV2(float newSpeed){
 8001078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	 uart_debug_print("Checking speed...\r\n");
 800107c:	48a6      	ldr	r0, [pc, #664]	@ (8001318 <runSingleMotorV2+0x2a0>)
void runSingleMotorV2(float newSpeed){
 800107e:	ed2d 8b04 	vpush	{d8-d9}
 8001082:	eeb0 8a40 	vmov.f32	s16, s0
	 uart_debug_print("Checking speed...\r\n");
 8001086:	f004 fd47 	bl	8005b18 <uart_debug_print>
    if (fabsf(targetSpeed) < SPEED_ZERO_THR) {
 800108a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800131c <runSingleMotorV2+0x2a4>
 800108e:	eef0 8ac8 	vabs.f32	s17, s16
 8001092:	eef4 8ae7 	vcmpe.f32	s17, s15
 8001096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800109a:	f100 8089 	bmi.w	80011b0 <runSingleMotorV2+0x138>
    if (fabsf(targetSpeed) > MAX_SPEED_THR) {
 800109e:	eddf 7aa0 	vldr	s15, [pc, #640]	@ 8001320 <runSingleMotorV2+0x2a8>
 80010a2:	eef4 8ae7 	vcmpe.f32	s17, s15
 80010a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010aa:	f300 80a1 	bgt.w	80011f0 <runSingleMotorV2+0x178>
	 uart_debug_print("Checking clipping...\r\n");
 80010ae:	489d      	ldr	r0, [pc, #628]	@ (8001324 <runSingleMotorV2+0x2ac>)
	float delta = currentSpeedSetpoint - g_lastCommandedSpeed;
 80010b0:	4c9d      	ldr	r4, [pc, #628]	@ (8001328 <runSingleMotorV2+0x2b0>)
	 uart_debug_print("Checking clipping...\r\n");
 80010b2:	f004 fd31 	bl	8005b18 <uart_debug_print>
	if (fabsf(delta) > DELTA_SPEED_THRESH) {
 80010b6:	4b9d      	ldr	r3, [pc, #628]	@ (800132c <runSingleMotorV2+0x2b4>)
	float delta = currentSpeedSetpoint - g_lastCommandedSpeed;
 80010b8:	ed94 7a00 	vldr	s14, [r4]
	if (fabsf(delta) > DELTA_SPEED_THRESH) {
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	ee07 3a90 	vmov	s15, r3
	float delta = currentSpeedSetpoint - g_lastCommandedSpeed;
 80010c2:	ee78 6a47 	vsub.f32	s13, s16, s14
	if (fabsf(delta) > DELTA_SPEED_THRESH) {
 80010c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ca:	eeb0 6ae6 	vabs.f32	s12, s13
 80010ce:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80010d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d6:	dd70      	ble.n	80011ba <runSingleMotorV2+0x142>
		g_lastCommandedSpeed += (delta > 0.0f ? DELTA_SPEED_THRESH : -DELTA_SPEED_THRESH);
 80010d8:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80010dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e0:	f340 80b0 	ble.w	8001244 <runSingleMotorV2+0x1cc>
 80010e4:	ee37 8a27 	vadd.f32	s16, s14, s15
	 uart_debug_print("Checking speed...\r\n");
 80010e8:	488b      	ldr	r0, [pc, #556]	@ (8001318 <runSingleMotorV2+0x2a0>)
		g_lastCommandedSpeed += (delta > 0.0f ? DELTA_SPEED_THRESH : -DELTA_SPEED_THRESH);
 80010ea:	ed84 8a00 	vstr	s16, [r4]
	 uart_debug_print("Checking speed...\r\n");
 80010ee:	f004 fd13 	bl	8005b18 <uart_debug_print>
    if (fabsf(targetSpeed) < SPEED_ZERO_THR) {
 80010f2:	eddf 7a8a 	vldr	s15, [pc, #552]	@ 800131c <runSingleMotorV2+0x2a4>
 80010f6:	eef0 8ac8 	vabs.f32	s17, s16
 80010fa:	eef4 8ae7 	vcmpe.f32	s17, s15
 80010fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001102:	d466      	bmi.n	80011d2 <runSingleMotorV2+0x15a>
    if (fabsf(targetSpeed) > MAX_SPEED_THR) {
 8001104:	ed9f 9a86 	vldr	s18, [pc, #536]	@ 8001320 <runSingleMotorV2+0x2a8>
 8001108:	eef4 8ac9 	vcmpe.f32	s17, s18
 800110c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001110:	dd78      	ble.n	8001204 <runSingleMotorV2+0x18c>
    	targetSpeed = (targetSpeed > 0) ? MAX_SPEED_THR : -MAX_SPEED_THR;
 8001112:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	 uart_debug_print("Checking reversing...\r\n");
 800111a:	4885      	ldr	r0, [pc, #532]	@ (8001330 <runSingleMotorV2+0x2b8>)
    	targetSpeed = (targetSpeed > 0) ? MAX_SPEED_THR : -MAX_SPEED_THR;
 800111c:	f340 8098 	ble.w	8001250 <runSingleMotorV2+0x1d8>
	if (s_previousDirection > 0 && speedCmd < 0) {
 8001120:	4d84      	ldr	r5, [pc, #528]	@ (8001334 <runSingleMotorV2+0x2bc>)
	 uart_debug_print("Checking reversing...\r\n");
 8001122:	f004 fcf9 	bl	8005b18 <uart_debug_print>
	if (s_previousDirection > 0 && speedCmd < 0) {
 8001126:	682b      	ldr	r3, [r5, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	db77      	blt.n	800121c <runSingleMotorV2+0x1a4>
 800112c:	eddf 8a82 	vldr	s17, [pc, #520]	@ 8001338 <runSingleMotorV2+0x2c0>
    	targetSpeed = (targetSpeed > 0) ? MAX_SPEED_THR : -MAX_SPEED_THR;
 8001130:	eeb0 8a49 	vmov.f32	s16, s18
	if (s_previousDirection > 0 && speedCmd < 0) {
 8001134:	f44f 6848 	mov.w	r8, #3200	@ 0xc80
	uint16_t myRampTime = (uint16_t)computeRampTimeMs(MC_GetMecSpeedReferenceMotor1_F(), speedCmd, false);
 8001138:	f001 fa66 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
    if (fabsf(currentSpeedRpm) < g_speedThresh) {
 800113c:	eddf 7a77 	vldr	s15, [pc, #476]	@ 800131c <runSingleMotorV2+0x2a4>
 8001140:	eeb0 7ac0 	vabs.f32	s14, s0
 8001144:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800114c:	f140 80b2 	bpl.w	80012b4 <runSingleMotorV2+0x23c>
 8001150:	2764      	movs	r7, #100	@ 0x64
 8001152:	463e      	mov	r6, r7
	float currentSpeed = MC_GetMecSpeedReferenceMotor1_F();
 8001154:	f001 fa58 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
	 uart_debug_print("Motor is already moving, change setpoint in same direction\r\n");
 8001158:	4878      	ldr	r0, [pc, #480]	@ (800133c <runSingleMotorV2+0x2c4>)
	float currentSpeed = MC_GetMecSpeedReferenceMotor1_F();
 800115a:	eef0 8a40 	vmov.f32	s17, s0
	 uart_debug_print("Motor is already moving, change setpoint in same direction\r\n");
 800115e:	f004 fcdb 	bl	8005b18 <uart_debug_print>
	 uart_debug_print("New Ramp Setpoint %d RPM\r\n", (int)speedCmd);
 8001162:	4877      	ldr	r0, [pc, #476]	@ (8001340 <runSingleMotorV2+0x2c8>)
 8001164:	4641      	mov	r1, r8
 8001166:	f004 fcd7 	bl	8005b18 <uart_debug_print>
	 uart_debug_print("New Ramp time allocated %d ms\r\n", (int)myRampTime);
 800116a:	4876      	ldr	r0, [pc, #472]	@ (8001344 <runSingleMotorV2+0x2cc>)
 800116c:	4639      	mov	r1, r7
 800116e:	f004 fcd3 	bl	8005b18 <uart_debug_print>
	 uart_debug_print("Current direction is %d \r\n", s_previousDirection);
 8001172:	4875      	ldr	r0, [pc, #468]	@ (8001348 <runSingleMotorV2+0x2d0>)
 8001174:	6829      	ldr	r1, [r5, #0]
 8001176:	f004 fccf 	bl	8005b18 <uart_debug_print>
	 uart_debug_print("Current actual speed is %d\r\n", (int)currentSpeed);
 800117a:	eefd 7ae8 	vcvt.s32.f32	s15, s17
 800117e:	4873      	ldr	r0, [pc, #460]	@ (800134c <runSingleMotorV2+0x2d4>)
 8001180:	ee17 1a90 	vmov	r1, s15
 8001184:	f004 fcc8 	bl	8005b18 <uart_debug_print>
	MC_ProgramSpeedRampMotor1_F(speedCmd, myRampTime);
 8001188:	eeb0 0a48 	vmov.f32	s0, s16
 800118c:	4630      	mov	r0, r6
 800118e:	f001 fa33 	bl	80025f8 <MC_ProgramSpeedRampMotor1_F>
	s_previousDirection = (speedCmd > 0) ? 1 : -1;
 8001192:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
    g_lastCommandedSpeed = speedCmd;
 8001196:	ed84 8a00 	vstr	s16, [r4]
}
 800119a:	ecbd 8b04 	vpop	{d8-d9}
	s_previousDirection = (speedCmd > 0) ? 1 : -1;
 800119e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a2:	bfcc      	ite	gt
 80011a4:	2301      	movgt	r3, #1
 80011a6:	f04f 33ff 	movle.w	r3, #4294967295
 80011aa:	602b      	str	r3, [r5, #0]
}
 80011ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011b0:	eddf 8a67 	vldr	s17, [pc, #412]	@ 8001350 <runSingleMotorV2+0x2d8>
    	targetSpeed = 0.0f;
 80011b4:	eeb0 8a68 	vmov.f32	s16, s17
 80011b8:	e779      	b.n	80010ae <runSingleMotorV2+0x36>
	 uart_debug_print("Checking speed...\r\n");
 80011ba:	4857      	ldr	r0, [pc, #348]	@ (8001318 <runSingleMotorV2+0x2a0>)
		g_lastCommandedSpeed += (delta > 0.0f ? DELTA_SPEED_THRESH : -DELTA_SPEED_THRESH);
 80011bc:	ed84 8a00 	vstr	s16, [r4]
	 uart_debug_print("Checking speed...\r\n");
 80011c0:	f004 fcaa 	bl	8005b18 <uart_debug_print>
    if (fabsf(targetSpeed) < SPEED_ZERO_THR) {
 80011c4:	eddf 7a55 	vldr	s15, [pc, #340]	@ 800131c <runSingleMotorV2+0x2a4>
 80011c8:	eef4 8ae7 	vcmpe.f32	s17, s15
 80011cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d0:	d518      	bpl.n	8001204 <runSingleMotorV2+0x18c>
	 uart_debug_print("Checking reversing...\r\n");
 80011d2:	4857      	ldr	r0, [pc, #348]	@ (8001330 <runSingleMotorV2+0x2b8>)
 80011d4:	f004 fca0 	bl	8005b18 <uart_debug_print>
		uart_debug_print("Motor received command that is or was considered to be 0\r\n");
 80011d8:	485e      	ldr	r0, [pc, #376]	@ (8001354 <runSingleMotorV2+0x2dc>)
 80011da:	f004 fc9d 	bl	8005b18 <uart_debug_print>
		safeStopMotor( MC_GetMecSpeedReferenceMotor1_F(), RUN);
 80011de:	f001 fa13 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
}
 80011e2:	ecbd 8b04 	vpop	{d8-d9}
		safeStopMotor( MC_GetMecSpeedReferenceMotor1_F(), RUN);
 80011e6:	2006      	movs	r0, #6
}
 80011e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		safeStopMotor( MC_GetMecSpeedReferenceMotor1_F(), RUN);
 80011ec:	f7ff bd46 	b.w	8000c7c <safeStopMotor>
    	targetSpeed = (targetSpeed > 0) ? MAX_SPEED_THR : -MAX_SPEED_THR;
 80011f0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80011f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f8:	eef0 8a67 	vmov.f32	s17, s15
 80011fc:	dcda      	bgt.n	80011b4 <runSingleMotorV2+0x13c>
 80011fe:	ed9f 8a56 	vldr	s16, [pc, #344]	@ 8001358 <runSingleMotorV2+0x2e0>
 8001202:	e754      	b.n	80010ae <runSingleMotorV2+0x36>
	if (s_previousDirection > 0 && speedCmd < 0) {
 8001204:	4d4b      	ldr	r5, [pc, #300]	@ (8001334 <runSingleMotorV2+0x2bc>)
	 uart_debug_print("Checking reversing...\r\n");
 8001206:	484a      	ldr	r0, [pc, #296]	@ (8001330 <runSingleMotorV2+0x2b8>)
 8001208:	f004 fc86 	bl	8005b18 <uart_debug_print>
	if (s_previousDirection > 0 && speedCmd < 0) {
 800120c:	682b      	ldr	r3, [r5, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	dd2b      	ble.n	800126a <runSingleMotorV2+0x1f2>
 8001212:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800121a:	d52c      	bpl.n	8001276 <runSingleMotorV2+0x1fe>
		 uart_debug_print("REVERSING DETECTED!\r\n");
 800121c:	484f      	ldr	r0, [pc, #316]	@ (800135c <runSingleMotorV2+0x2e4>)
 800121e:	f004 fc7b 	bl	8005b18 <uart_debug_print>
		if(safeStopMotor( MC_GetMecSpeedReferenceMotor1_F(), RUN)){
 8001222:	f001 f9f1 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
 8001226:	2006      	movs	r0, #6
 8001228:	f7ff fd28 	bl	8000c7c <safeStopMotor>
 800122c:	2800      	cmp	r0, #0
 800122e:	d067      	beq.n	8001300 <runSingleMotorV2+0x288>
			 uart_debug_print("Safe Stop has executed successfully \r\n");
 8001230:	484b      	ldr	r0, [pc, #300]	@ (8001360 <runSingleMotorV2+0x2e8>)
 8001232:	f004 fc71 	bl	8005b18 <uart_debug_print>
}
 8001236:	ecbd 8b04 	vpop	{d8-d9}
			 uart_debug_print("Motor is now stopped after direction change \r\n");
 800123a:	484a      	ldr	r0, [pc, #296]	@ (8001364 <runSingleMotorV2+0x2ec>)
}
 800123c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			 uart_debug_print("Motor is now stopped after direction change \r\n");
 8001240:	f004 bc6a 	b.w	8005b18 <uart_debug_print>
		g_lastCommandedSpeed += (delta > 0.0f ? DELTA_SPEED_THRESH : -DELTA_SPEED_THRESH);
 8001244:	425b      	negs	r3, r3
 8001246:	ee07 3a90 	vmov	s15, r3
 800124a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800124e:	e749      	b.n	80010e4 <runSingleMotorV2+0x6c>
	if (s_previousDirection > 0 && speedCmd < 0) {
 8001250:	4d38      	ldr	r5, [pc, #224]	@ (8001334 <runSingleMotorV2+0x2bc>)
	 uart_debug_print("Checking reversing...\r\n");
 8001252:	f004 fc61 	bl	8005b18 <uart_debug_print>
	if (s_previousDirection > 0 && speedCmd < 0) {
 8001256:	682b      	ldr	r3, [r5, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	dcdf      	bgt.n	800121c <runSingleMotorV2+0x1a4>
 800125c:	f8df 8120 	ldr.w	r8, [pc, #288]	@ 8001380 <runSingleMotorV2+0x308>
 8001260:	eddf 8a41 	vldr	s17, [pc, #260]	@ 8001368 <runSingleMotorV2+0x2f0>
    	targetSpeed = (targetSpeed > 0) ? MAX_SPEED_THR : -MAX_SPEED_THR;
 8001264:	ed9f 8a3c 	vldr	s16, [pc, #240]	@ 8001358 <runSingleMotorV2+0x2e0>
 8001268:	e766      	b.n	8001138 <runSingleMotorV2+0xc0>
	else if (s_previousDirection < 0 && speedCmd > 0) {
 800126a:	d004      	beq.n	8001276 <runSingleMotorV2+0x1fe>
 800126c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001274:	dcd2      	bgt.n	800121c <runSingleMotorV2+0x1a4>
	if (fabsf(speedCmd) < 0.001){
 8001276:	ee18 0a90 	vmov	r0, s17
 800127a:	f7ff f985 	bl	8000588 <__aeabi_f2d>
 800127e:	a324      	add	r3, pc, #144	@ (adr r3, 8001310 <runSingleMotorV2+0x298>)
 8001280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001284:	f7ff fa38 	bl	80006f8 <__aeabi_dcmplt>
 8001288:	2800      	cmp	r0, #0
 800128a:	d1a5      	bne.n	80011d8 <runSingleMotorV2+0x160>
	 uart_debug_print("New Ramp Setpoint %d RPM\r\n", (int)speedCmd);
 800128c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8001290:	ee17 8a90 	vmov	r8, s15
	uint16_t myRampTime = (uint16_t)computeRampTimeMs(MC_GetMecSpeedReferenceMotor1_F(), speedCmd, false);
 8001294:	f001 f9b8 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
    if (fabsf(currentSpeedRpm) < g_speedThresh) {
 8001298:	eddf 7a20 	vldr	s15, [pc, #128]	@ 800131c <runSingleMotorV2+0x2a4>
 800129c:	eeb0 7ac0 	vabs.f32	s14, s0
 80012a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a8:	f53f af52 	bmi.w	8001150 <runSingleMotorV2+0xd8>
    float w2 = targetSpeedRpm * 2.0f * (float)M_PI / 60.0f;
 80012ac:	eddf 8a2f 	vldr	s17, [pc, #188]	@ 800136c <runSingleMotorV2+0x2f4>
 80012b0:	ee68 8a28 	vmul.f32	s17, s16, s17
    float deltaW = fabsf(w2 - w1);
 80012b4:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800136c <runSingleMotorV2+0x2f4>
    if (timeMs < tMin)   timeMs = tMin;
 80012b8:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001370 <runSingleMotorV2+0x2f8>
    float deltaW = fabsf(w2 - w1);
 80012bc:	eee0 8a67 	vfms.f32	s17, s0, s15
 80012c0:	eef0 7ae8 	vabs.f32	s15, s17
    if (timeMs < tMin)   timeMs = tMin;
 80012c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012cc:	f53f af40 	bmi.w	8001150 <runSingleMotorV2+0xd8>
    if (timeMs > 5000.0f) timeMs = 5000.0f;      // 5 s ceiling – tune as desired
 80012d0:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001374 <runSingleMotorV2+0x2fc>
 80012d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012dc:	dc0c      	bgt.n	80012f8 <runSingleMotorV2+0x280>
    return (uint16_t)(timeMs + 0.5f);
 80012de:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001378 <runSingleMotorV2+0x300>
 80012e2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80012e6:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80012ea:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80012ee:	ee17 3a90 	vmov	r3, s15
 80012f2:	b29e      	uxth	r6, r3
	 uart_debug_print("New Ramp time allocated %d ms\r\n", (int)myRampTime);
 80012f4:	4637      	mov	r7, r6
 80012f6:	e72d      	b.n	8001154 <runSingleMotorV2+0xdc>
 80012f8:	f241 3788 	movw	r7, #5000	@ 0x1388
 80012fc:	463e      	mov	r6, r7
 80012fe:	e729      	b.n	8001154 <runSingleMotorV2+0xdc>
}
 8001300:	ecbd 8b04 	vpop	{d8-d9}
			 uart_debug_print("Safe Stop has NOT executed successfully!!!! \r\n");
 8001304:	481d      	ldr	r0, [pc, #116]	@ (800137c <runSingleMotorV2+0x304>)
}
 8001306:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			 uart_debug_print("Safe Stop has NOT executed successfully!!!! \r\n");
 800130a:	f004 bc05 	b.w	8005b18 <uart_debug_print>
 800130e:	bf00      	nop
 8001310:	d2f1a9fc 	.word	0xd2f1a9fc
 8001314:	3f50624d 	.word	0x3f50624d
 8001318:	0800c41c 	.word	0x0800c41c
 800131c:	42480000 	.word	0x42480000
 8001320:	45480000 	.word	0x45480000
 8001324:	0800c504 	.word	0x0800c504
 8001328:	20000570 	.word	0x20000570
 800132c:	20000000 	.word	0x20000000
 8001330:	0800c618 	.word	0x0800c618
 8001334:	2000056c 	.word	0x2000056c
 8001338:	43a78d37 	.word	0x43a78d37
 800133c:	0800c73c 	.word	0x0800c73c
 8001340:	0800c49c 	.word	0x0800c49c
 8001344:	0800c4b8 	.word	0x0800c4b8
 8001348:	0800c4d8 	.word	0x0800c4d8
 800134c:	0800c77c 	.word	0x0800c77c
 8001350:	00000000 	.word	0x00000000
 8001354:	0800c630 	.word	0x0800c630
 8001358:	c5480000 	.word	0xc5480000
 800135c:	0800c6f4 	.word	0x0800c6f4
 8001360:	0800c66c 	.word	0x0800c66c
 8001364:	0800c70c 	.word	0x0800c70c
 8001368:	c3a78d37 	.word	0xc3a78d37
 800136c:	3dd67751 	.word	0x3dd67751
 8001370:	4516f759 	.word	0x4516f759
 8001374:	47ebe27a 	.word	0x47ebe27a
 8001378:	3d29930c 	.word	0x3d29930c
 800137c:	0800c694 	.word	0x0800c694
 8001380:	fffff380 	.word	0xfffff380

08001384 <ControlSingleMotor>:
void ControlSingleMotor(float newSpeed){
 8001384:	b508      	push	{r3, lr}
 8001386:	ed2d 8b02 	vpush	{d8}
 800138a:	eeb0 8a40 	vmov.f32	s16, s0
	MCI_State_t motorState =  MC_GetSTMStateMotor1();
 800138e:	f001 f959 	bl	8002644 <MC_GetSTMStateMotor1>
	switch (motorState){
 8001392:	2813      	cmp	r0, #19
 8001394:	d80b      	bhi.n	80013ae <ControlSingleMotor+0x2a>
 8001396:	e8df f000 	tbb	[pc, r0]
 800139a:	0a12      	.short	0x0a12
 800139c:	0a1d0a0a 	.word	0x0a1d0a0a
 80013a0:	0a0a0a28 	.word	0x0a0a0a28
 80013a4:	0a0a3a33 	.word	0x0a0a3a33
 80013a8:	410a0a0a 	.word	0x410a0a0a
 80013ac:	430a      	.short	0x430a
}
 80013ae:	ecbd 8b02 	vpop	{d8}
 80013b2:	4601      	mov	r1, r0
 80013b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	    uart_debug_print("Motor state not explicitly handled: %d\r\n", motorState);
 80013b8:	481a      	ldr	r0, [pc, #104]	@ (8001424 <ControlSingleMotor+0xa0>)
 80013ba:	f004 bbad 	b.w	8005b18 <uart_debug_print>
		uart_debug_print("Motor State: Idle\r\n");
 80013be:	481a      	ldr	r0, [pc, #104]	@ (8001428 <ControlSingleMotor+0xa4>)
 80013c0:	f004 fbaa 	bl	8005b18 <uart_debug_print>
		IdleSingleMotor(newSpeed);
 80013c4:	eeb0 0a48 	vmov.f32	s0, s16
}
 80013c8:	ecbd 8b02 	vpop	{d8}
 80013cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		IdleSingleMotor(newSpeed);
 80013d0:	f7ff bb7a 	b.w	8000ac8 <IdleSingleMotor>
		uart_debug_print("Motor State: Start\r\n");
 80013d4:	4815      	ldr	r0, [pc, #84]	@ (800142c <ControlSingleMotor+0xa8>)
		uart_debug_print("Motor State: Switch over\r\n");
 80013d6:	f004 fb9f 	bl	8005b18 <uart_debug_print>
		StartSingleMotor(newSpeed);
 80013da:	eeb0 0a48 	vmov.f32	s0, s16
}
 80013de:	ecbd 8b02 	vpop	{d8}
 80013e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		StartSingleMotor(newSpeed);
 80013e6:	f7ff bdbb 	b.w	8000f60 <StartSingleMotor>
		uart_debug_print("Motor State: Run\r\n");
 80013ea:	4811      	ldr	r0, [pc, #68]	@ (8001430 <ControlSingleMotor+0xac>)
 80013ec:	f004 fb94 	bl	8005b18 <uart_debug_print>
		runSingleMotorV2(newSpeed);
 80013f0:	eeb0 0a48 	vmov.f32	s0, s16
}
 80013f4:	ecbd 8b02 	vpop	{d8}
 80013f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		runSingleMotorV2(newSpeed);
 80013fc:	f7ff be3c 	b.w	8001078 <runSingleMotorV2>
}
 8001400:	ecbd 8b02 	vpop	{d8}
		uart_debug_print("Motor State: Fault Now \r\n");
 8001404:	480b      	ldr	r0, [pc, #44]	@ (8001434 <ControlSingleMotor+0xb0>)
}
 8001406:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		uart_debug_print("Motor State: Fault Now \r\n");
 800140a:	f004 bb85 	b.w	8005b18 <uart_debug_print>
}
 800140e:	ecbd 8b02 	vpop	{d8}
		uart_debug_print("Motor State: Fault Over \r\n");
 8001412:	4809      	ldr	r0, [pc, #36]	@ (8001438 <ControlSingleMotor+0xb4>)
}
 8001414:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		uart_debug_print("Motor State: Fault Over \r\n");
 8001418:	f004 bb7e 	b.w	8005b18 <uart_debug_print>
		uart_debug_print("Motor State: Offset Calibration\r\n");
 800141c:	4807      	ldr	r0, [pc, #28]	@ (800143c <ControlSingleMotor+0xb8>)
 800141e:	e7da      	b.n	80013d6 <ControlSingleMotor+0x52>
		uart_debug_print("Motor State: Switch over\r\n");
 8001420:	4807      	ldr	r0, [pc, #28]	@ (8001440 <ControlSingleMotor+0xbc>)
 8001422:	e7d8      	b.n	80013d6 <ControlSingleMotor+0x52>
 8001424:	0800c854 	.word	0x0800c854
 8001428:	0800c79c 	.word	0x0800c79c
 800142c:	0800c7c4 	.word	0x0800c7c4
 8001430:	0800c7b0 	.word	0x0800c7b0
 8001434:	0800c838 	.word	0x0800c838
 8001438:	0800c81c 	.word	0x0800c81c
 800143c:	0800c7f8 	.word	0x0800c7f8
 8001440:	0800c7dc 	.word	0x0800c7dc

08001444 <Process_Multiple_ESC_Command>:
void Process_Multiple_ESC_Command (ParsedCANID *CANMessageID, uint8_t *rxData){
 8001444:	b538      	push	{r3, r4, r5, lr}
 8001446:	4604      	mov	r4, r0
 8001448:	ed2d 8b02 	vpush	{d8}
	 uart_debug_print("Running Multiple Motors...\r\n");
 800144c:	481d      	ldr	r0, [pc, #116]	@ (80014c4 <Process_Multiple_ESC_Command+0x80>)
void Process_Multiple_ESC_Command (ParsedCANID *CANMessageID, uint8_t *rxData){
 800144e:	460d      	mov	r5, r1
	 uart_debug_print("Running Multiple Motors...\r\n");
 8001450:	f004 fb62 	bl	8005b18 <uart_debug_print>
	switch(CANMessageID->runSpec){
 8001454:	7963      	ldrb	r3, [r4, #5]
 8001456:	b323      	cbz	r3, 80014a2 <Process_Multiple_ESC_Command+0x5e>
 8001458:	2b02      	cmp	r3, #2
 800145a:	d002      	beq.n	8001462 <Process_Multiple_ESC_Command+0x1e>
}
 800145c:	ecbd 8b02 	vpop	{d8}
 8001460:	bd38      	pop	{r3, r4, r5, pc}
    return value;
}


int16_t extract_multiple_speeds(const uint8_t *rxData){
    uint16_t offset = ESC_ID * 2;
 8001462:	4b19      	ldr	r3, [pc, #100]	@ (80014c8 <Process_Multiple_ESC_Command+0x84>)
			 uart_debug_print("Running This Motor\r\n");
 8001464:	4819      	ldr	r0, [pc, #100]	@ (80014cc <Process_Multiple_ESC_Command+0x88>)
    uint16_t offset = ESC_ID * 2;
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	005b      	lsls	r3, r3, #1
    int16_t value = (int16_t)((rxData[offset + 1] << 8) | rxData[offset]);
 800146a:	b29b      	uxth	r3, r3
 800146c:	18ea      	adds	r2, r5, r3
 800146e:	5cec      	ldrb	r4, [r5, r3]
 8001470:	7853      	ldrb	r3, [r2, #1]
 8001472:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 8001476:	b224      	sxth	r4, r4
			 uart_debug_print("Running This Motor\r\n");
 8001478:	f004 fb4e 	bl	8005b18 <uart_debug_print>
			 uart_debug_print("Setpoint %d RPM\r\n", (int)curESCSpeed);
 800147c:	4621      	mov	r1, r4
 800147e:	4814      	ldr	r0, [pc, #80]	@ (80014d0 <Process_Multiple_ESC_Command+0x8c>)
 8001480:	f004 fb4a 	bl	8005b18 <uart_debug_print>
			 uart_debug_print("Previous Direction %d\r\n", (int)s_previousDirection);
 8001484:	4b13      	ldr	r3, [pc, #76]	@ (80014d4 <Process_Multiple_ESC_Command+0x90>)
 8001486:	4814      	ldr	r0, [pc, #80]	@ (80014d8 <Process_Multiple_ESC_Command+0x94>)
 8001488:	6819      	ldr	r1, [r3, #0]
 800148a:	f004 fb45 	bl	8005b18 <uart_debug_print>
}
 800148e:	ecbd 8b02 	vpop	{d8}
			ControlSingleMotor(curESCSpeed);
 8001492:	ee07 4a90 	vmov	s15, r4
}
 8001496:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			ControlSingleMotor(curESCSpeed);
 800149a:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800149e:	f7ff bf71 	b.w	8001384 <ControlSingleMotor>
			 uart_debug_print("Stop this motor\r\n");
 80014a2:	480e      	ldr	r0, [pc, #56]	@ (80014dc <Process_Multiple_ESC_Command+0x98>)
 80014a4:	f004 fb38 	bl	8005b18 <uart_debug_print>
	 	 	safeStopMotor( MC_GetMecSpeedReferenceMotor1_F(), MC_GetSTMStateMotor1());
 80014a8:	f001 f8ae 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
 80014ac:	eeb0 8a40 	vmov.f32	s16, s0
 80014b0:	f001 f8c8 	bl	8002644 <MC_GetSTMStateMotor1>
 80014b4:	eeb0 0a48 	vmov.f32	s0, s16
}
 80014b8:	ecbd 8b02 	vpop	{d8}
 80014bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	 	 	safeStopMotor( MC_GetMecSpeedReferenceMotor1_F(), MC_GetSTMStateMotor1());
 80014c0:	f7ff bbdc 	b.w	8000c7c <safeStopMotor>
 80014c4:	0800c880 	.word	0x0800c880
 80014c8:	200005a8 	.word	0x200005a8
 80014cc:	0800c8a0 	.word	0x0800c8a0
 80014d0:	0800c8b8 	.word	0x0800c8b8
 80014d4:	2000056c 	.word	0x2000056c
 80014d8:	0800c8cc 	.word	0x0800c8cc
 80014dc:	0800c8e4 	.word	0x0800c8e4

080014e0 <sendCANResponse>:
void sendCANResponse(ParsedCANID *CANMessageID, float information){
 80014e0:	b530      	push	{r4, r5, lr}
    txID |= (CANMessageID->motorType & 0x01) << NDRIVE_STEERING_SHIFT;
 80014e2:	7843      	ldrb	r3, [r0, #1]
    txID |= (CANMessageID->readSpec & 0x07) << MSG_SPECIFICATION_SHIFT;
 80014e4:	f890 c004 	ldrb.w	ip, [r0, #4]
    txID |= (CANMessageID->motorID & 0x0f);
 80014e8:	7984      	ldrb	r4, [r0, #6]
    txID |= (CANMessageID->motorConfig & 0x01) << NMULTI_SINGLE_SHIFT;
 80014ea:	7881      	ldrb	r1, [r0, #2]
    txID |= (CANMessageID->commandType & 0x01) << NACTION_READ_ID_DEVICE_SHIFT;
 80014ec:	78c2      	ldrb	r2, [r0, #3]
    txID |= (CANMessageID->readSpec & 0x07) << MSG_SPECIFICATION_SHIFT;
 80014ee:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
    txID |= (CANMessageID->motorType & 0x01) << NDRIVE_STEERING_SHIFT;
 80014f2:	01db      	lsls	r3, r3, #7
    txID |= (CANMessageID->readSpec & 0x07) << MSG_SPECIFICATION_SHIFT;
 80014f4:	f00c 0070 	and.w	r0, ip, #112	@ 0x70
    txID |= (CANMessageID->motorType & 0x01) << NDRIVE_STEERING_SHIFT;
 80014f8:	b2db      	uxtb	r3, r3
    txID |= (CANMessageID->motorID & 0x0f);
 80014fa:	4303      	orrs	r3, r0
 80014fc:	f004 040f 	and.w	r4, r4, #15
    txID |= (CANMessageID->motorConfig & 0x01) << NMULTI_SINGLE_SHIFT;
 8001500:	0209      	lsls	r1, r1, #8
void sendCANResponse(ParsedCANID *CANMessageID, float information){
 8001502:	b08f      	sub	sp, #60	@ 0x3c
    txID |= (CANMessageID->motorConfig & 0x01) << NMULTI_SINGLE_SHIFT;
 8001504:	f401 7180 	and.w	r1, r1, #256	@ 0x100
    txID |= (CANMessageID->motorID & 0x0f);
 8001508:	431c      	orrs	r4, r3
    txID |= (CANMessageID->commandType & 0x01) << NACTION_READ_ID_DEVICE_SHIFT;
 800150a:	0253      	lsls	r3, r2, #9
    txID |= (CANMessageID->motorID & 0x0f);
 800150c:	430c      	orrs	r4, r1
void sendCANResponse(ParsedCANID *CANMessageID, float information){
 800150e:	ed8d 0a01 	vstr	s0, [sp, #4]
    txID |= (CANMessageID->commandType & 0x01) << NACTION_READ_ID_DEVICE_SHIFT;
 8001512:	f403 7300 	and.w	r3, r3, #512	@ 0x200
	 uart_debug_print("CAN Command Sent back!\r\n");
 8001516:	480f      	ldr	r0, [pc, #60]	@ (8001554 <sendCANResponse+0x74>)
    txID |= (CANMessageID->motorID & 0x0f);
 8001518:	431c      	orrs	r4, r3
    memcpy(txData, &information, sizeof(float)); // data[0] --> data[3] now stores float
 800151a:	9b01      	ldr	r3, [sp, #4]
 800151c:	9303      	str	r3, [sp, #12]
    txID |= (CANMessageID->motorID & 0x0f);
 800151e:	f444 6480 	orr.w	r4, r4, #1024	@ 0x400
	 uart_debug_print("CAN Command Sent back!\r\n");
 8001522:	f004 faf9 	bl	8005b18 <uart_debug_print>
    txHeader.DataLength          = FDCAN_DLC_BYTES_8;
 8001526:	2508      	movs	r5, #8
    txHeader.IdType              = FDCAN_STANDARD_ID;
 8001528:	2300      	movs	r3, #0
    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, txData) != HAL_OK) {
 800152a:	480b      	ldr	r0, [pc, #44]	@ (8001558 <sendCANResponse+0x78>)
    txHeader.Identifier          = txID;
 800152c:	9405      	str	r4, [sp, #20]
    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, txData) != HAL_OK) {
 800152e:	aa03      	add	r2, sp, #12
 8001530:	a905      	add	r1, sp, #20
    txHeader.TxFrameType         = FDCAN_DATA_FRAME;
 8001532:	e9cd 3306 	strd	r3, r3, [sp, #24]
    txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001536:	e9cd 5308 	strd	r5, r3, [sp, #32]
    txHeader.FDFormat            = FDCAN_CLASSIC_CAN;
 800153a:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
    txHeader.MessageMarker       = 0;
 800153e:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, txData) != HAL_OK) {
 8001542:	f005 ff75 	bl	8007430 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001546:	b908      	cbnz	r0, 800154c <sendCANResponse+0x6c>
}
 8001548:	b00f      	add	sp, #60	@ 0x3c
 800154a:	bd30      	pop	{r4, r5, pc}
        Error_Handler();
 800154c:	f001 f846 	bl	80025dc <Error_Handler>
}
 8001550:	b00f      	add	sp, #60	@ 0x3c
 8001552:	bd30      	pop	{r4, r5, pc}
 8001554:	0800c8f8 	.word	0x0800c8f8
 8001558:	20000804 	.word	0x20000804

0800155c <Process_Single_ESC_Command>:
void Process_Single_ESC_Command (ParsedCANID *CANMessageID, uint8_t *rxData){
 800155c:	b510      	push	{r4, lr}
 800155e:	ed2d 8b02 	vpush	{d8}
	if (CANMessageID->commandType == ACTION_RUN){
 8001562:	78c3      	ldrb	r3, [r0, #3]
    reorderedData[0] = data[0];
 8001564:	680a      	ldr	r2, [r1, #0]
void Process_Single_ESC_Command (ParsedCANID *CANMessageID, uint8_t *rxData){
 8001566:	4604      	mov	r4, r0
	if (CANMessageID->commandType == ACTION_RUN){
 8001568:	b943      	cbnz	r3, 800157c <Process_Single_ESC_Command+0x20>
		switch(CANMessageID->runSpec){
 800156a:	7943      	ldrb	r3, [r0, #5]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d02c      	beq.n	80015ca <Process_Single_ESC_Command+0x6e>
 8001570:	2b02      	cmp	r3, #2
 8001572:	d061      	beq.n	8001638 <Process_Single_ESC_Command+0xdc>
 8001574:	b1c3      	cbz	r3, 80015a8 <Process_Single_ESC_Command+0x4c>
}
 8001576:	ecbd 8b02 	vpop	{d8}
 800157a:	bd10      	pop	{r4, pc}
		switch(CANMessageID->readSpec){
 800157c:	7903      	ldrb	r3, [r0, #4]
 800157e:	2b07      	cmp	r3, #7
 8001580:	d8f9      	bhi.n	8001576 <Process_Single_ESC_Command+0x1a>
 8001582:	a201      	add	r2, pc, #4	@ (adr r2, 8001588 <Process_Single_ESC_Command+0x2c>)
 8001584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001588:	08001601 	.word	0x08001601
 800158c:	08001577 	.word	0x08001577
 8001590:	080015d7 	.word	0x080015d7
 8001594:	08001613 	.word	0x08001613
 8001598:	08001619 	.word	0x08001619
 800159c:	08001633 	.word	0x08001633
 80015a0:	08001577 	.word	0x08001577
 80015a4:	080015f1 	.word	0x080015f1
				uart_debug_print("Motor Stopped \r\n");
 80015a8:	4830      	ldr	r0, [pc, #192]	@ (800166c <Process_Single_ESC_Command+0x110>)
 80015aa:	f004 fab5 	bl	8005b18 <uart_debug_print>
				safeStopMotor( MC_GetMecSpeedReferenceMotor1_F(), MC_GetSTMStateMotor1());
 80015ae:	f001 f82b 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
 80015b2:	eeb0 8a40 	vmov.f32	s16, s0
 80015b6:	f001 f845 	bl	8002644 <MC_GetSTMStateMotor1>
 80015ba:	eeb0 0a48 	vmov.f32	s0, s16
}
 80015be:	ecbd 8b02 	vpop	{d8}
 80015c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				safeStopMotor( MC_GetMecSpeedReferenceMotor1_F(), MC_GetSTMStateMotor1());
 80015c6:	f7ff bb59 	b.w	8000c7c <safeStopMotor>
}
 80015ca:	ecbd 8b02 	vpop	{d8}
 80015ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				MC_AcknowledgeFaultMotor1();
 80015d2:	f001 b82b 	b.w	800262c <MC_AcknowledgeFaultMotor1>
				float phaseVoltage = MC_GetPhaseVoltageAmplitudeMotor1();
 80015d6:	f001 f823 	bl	8002620 <MC_GetPhaseVoltageAmplitudeMotor1>
}
 80015da:	ecbd 8b02 	vpop	{d8}
				float phaseCurrent = MC_GetPhaseCurrentAmplitudeMotor1();
 80015de:	ee00 0a10 	vmov	s0, r0
				sendCANResponse(CANMessageID, phaseCurrent);
 80015e2:	4620      	mov	r0, r4
 80015e4:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
}
 80015e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				sendCANResponse(CANMessageID, phaseCurrent);
 80015ec:	f7ff bf78 	b.w	80014e0 <sendCANResponse>
}
 80015f0:	ecbd 8b02 	vpop	{d8}
				sendCANResponse(CANMessageID, feedback);
 80015f4:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 8001670 <Process_Single_ESC_Command+0x114>
}
 80015f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				sendCANResponse(CANMessageID, feedback);
 80015fc:	f7ff bf70 	b.w	80014e0 <sendCANResponse>
				float currentSpeed = MC_GetMecSpeedReferenceMotor1_F();
 8001600:	f001 f802 	bl	8002608 <MC_GetMecSpeedReferenceMotor1_F>
}
 8001604:	ecbd 8b02 	vpop	{d8}
				sendCANResponse(CANMessageID, currentSpeed);
 8001608:	4620      	mov	r0, r4
}
 800160a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				sendCANResponse(CANMessageID, currentSpeed);
 800160e:	f7ff bf67 	b.w	80014e0 <sendCANResponse>
				float phaseCurrent = MC_GetPhaseCurrentAmplitudeMotor1();
 8001612:	f000 ffff 	bl	8002614 <MC_GetPhaseCurrentAmplitudeMotor1>
 8001616:	e7e0      	b.n	80015da <Process_Single_ESC_Command+0x7e>
				float currentFaults = MC_GetOccurredFaultsMotor1();
 8001618:	f001 f80e 	bl	8002638 <MC_GetOccurredFaultsMotor1>
}
 800161c:	ecbd 8b02 	vpop	{d8}
				float currentState = MC_GetSTMStateMotor1();
 8001620:	ee00 0a10 	vmov	s0, r0
				sendCANResponse(CANMessageID, currentState);
 8001624:	4620      	mov	r0, r4
 8001626:	eeb8 0a40 	vcvt.f32.u32	s0, s0
}
 800162a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				sendCANResponse(CANMessageID, currentState);
 800162e:	f7ff bf57 	b.w	80014e0 <sendCANResponse>
				float currentState = MC_GetSTMStateMotor1();
 8001632:	f001 f807 	bl	8002644 <MC_GetSTMStateMotor1>
 8001636:	e7f1      	b.n	800161c <Process_Single_ESC_Command+0xc0>
 8001638:	ee08 2a10 	vmov	s16, r2
				uart_debug_print("In case RUN_SPEED\r\n");
 800163c:	480d      	ldr	r0, [pc, #52]	@ (8001674 <Process_Single_ESC_Command+0x118>)
 800163e:	f004 fa6b 	bl	8005b18 <uart_debug_print>
				uart_debug_print("Setpoint %d RPM\r\n", (int)information);
 8001642:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8001646:	480c      	ldr	r0, [pc, #48]	@ (8001678 <Process_Single_ESC_Command+0x11c>)
 8001648:	ee17 1a90 	vmov	r1, s15
 800164c:	f004 fa64 	bl	8005b18 <uart_debug_print>
				uart_debug_print("Previous Direction %d\r\n", (int)s_previousDirection);
 8001650:	4b0a      	ldr	r3, [pc, #40]	@ (800167c <Process_Single_ESC_Command+0x120>)
 8001652:	480b      	ldr	r0, [pc, #44]	@ (8001680 <Process_Single_ESC_Command+0x124>)
 8001654:	6819      	ldr	r1, [r3, #0]
 8001656:	f004 fa5f 	bl	8005b18 <uart_debug_print>
				ControlSingleMotor(information);
 800165a:	eeb0 0a48 	vmov.f32	s0, s16
}
 800165e:	ecbd 8b02 	vpop	{d8}
 8001662:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				ControlSingleMotor(information);
 8001666:	f7ff be8d 	b.w	8001384 <ControlSingleMotor>
 800166a:	bf00      	nop
 800166c:	0800c914 	.word	0x0800c914
 8001670:	428a0000 	.word	0x428a0000
 8001674:	0800c928 	.word	0x0800c928
 8001678:	0800c8b8 	.word	0x0800c8b8
 800167c:	2000056c 	.word	0x2000056c
 8001680:	0800c8cc 	.word	0x0800c8cc

08001684 <CAN_Parse_MSG>:
void CAN_Parse_MSG (FDCAN_RxHeaderTypeDef *rxHeader, uint8_t *rxData){
 8001684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001686:	4604      	mov	r4, r0
 8001688:	b083      	sub	sp, #12
	uart_debug_print("Parsing the ID...\r\n");
 800168a:	4826      	ldr	r0, [pc, #152]	@ (8001724 <CAN_Parse_MSG+0xa0>)
void CAN_Parse_MSG (FDCAN_RxHeaderTypeDef *rxHeader, uint8_t *rxData){
 800168c:	460e      	mov	r6, r1
	uart_debug_print("Parsing the ID...\r\n");
 800168e:	f004 fa43 	bl	8005b18 <uart_debug_print>
	uint16_t msg_ID = rxHeader->Identifier & 0x07ff ; // We only care about the first 11 bits here
 8001692:	8825      	ldrh	r5, [r4, #0]
	return (CAN_ID & SENDER_DEVICE_MASK) >> SENDER_DEVICE_SHIFT;
 8001694:	f3c5 2380 	ubfx	r3, r5, #10, #1
	uint16_t msg_ID = rxHeader->Identifier & 0x07ff ; // We only care about the first 11 bits here
 8001698:	f3c5 040a 	ubfx	r4, r5, #0, #11
	return (CAN_ID & SENDER_DEVICE_MASK) >> SENDER_DEVICE_SHIFT;
 800169c:	f88d 3000 	strb.w	r3, [sp]
	if (CANMessage.messageSender == SLAVE){
 80016a0:	bb1b      	cbnz	r3, 80016ea <CAN_Parse_MSG+0x66>
	return (CAN_ID & NDRIVE_STEETING_DEVICE_MASK) >> NDRIVE_STEERING_SHIFT;
 80016a2:	f3c4 13c0 	ubfx	r3, r4, #7, #1
	CANMessage.motorType = (MotorType) get_CAN_motor_type(msg_ID);
 80016a6:	f88d 3001 	strb.w	r3, [sp, #1]
	if (CANMessage.motorType == STEERING_MOTOR){
 80016aa:	b9f3      	cbnz	r3, 80016ea <CAN_Parse_MSG+0x66>
	return (CAN_ID & NACTION_READ_DEVICE_MASK) >> NACTION_READ_ID_DEVICE_SHIFT;
 80016ac:	0a63      	lsrs	r3, r4, #9
 80016ae:	f88d 3003 	strb.w	r3, [sp, #3]
	return (CAN_ID & MSG_SPECIFICATION_DEVICE_MASK) >> MSG_SPECIFICATION_SHIFT;
 80016b2:	f3c4 1702 	ubfx	r7, r4, #4, #3
	if (CANMessage.commandType == ACTION_RUN){
 80016b6:	b1d3      	cbz	r3, 80016ee <CAN_Parse_MSG+0x6a>
		uart_debug_print("Read Command Detected\r\n");
 80016b8:	481b      	ldr	r0, [pc, #108]	@ (8001728 <CAN_Parse_MSG+0xa4>)
	return (CAN_ID & NMULTI_SINGLE_DEVICE_MASK) >> NMULTI_SINGLE_SHIFT;
 80016ba:	f3c4 2400 	ubfx	r4, r4, #8, #1
		uart_debug_print("Read Command Detected\r\n");
 80016be:	f004 fa2b 	bl	8005b18 <uart_debug_print>
		CANMessage.readSpec = (ReadSpec) get_CAN_SPEC(msg_ID);
 80016c2:	f88d 7004 	strb.w	r7, [sp, #4]
	CANMessage.motorConfig = (MotorConfig) get_CAN_motor_mov_type(msg_ID);
 80016c6:	f88d 4002 	strb.w	r4, [sp, #2]
	if (CANMessage.motorConfig == SINGLE_MOTOR){
 80016ca:	b1dc      	cbz	r4, 8001704 <CAN_Parse_MSG+0x80>
		if (CANMessage.motorID == ESC_ID){
 80016cc:	4b17      	ldr	r3, [pc, #92]	@ (800172c <CAN_Parse_MSG+0xa8>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f005 050f 	and.w	r5, r5, #15
 80016d4:	429d      	cmp	r5, r3
		CANMessage.motorID = (MotorID) get_CAN_device_ID(msg_ID);
 80016d6:	f88d 5006 	strb.w	r5, [sp, #6]
		if (CANMessage.motorID == ESC_ID){
 80016da:	d11c      	bne.n	8001716 <CAN_Parse_MSG+0x92>
			uart_debug_print("Processing Single Command\r\n");
 80016dc:	4814      	ldr	r0, [pc, #80]	@ (8001730 <CAN_Parse_MSG+0xac>)
 80016de:	f004 fa1b 	bl	8005b18 <uart_debug_print>
			Process_Single_ESC_Command(&CANMessage, rxData);
 80016e2:	4631      	mov	r1, r6
 80016e4:	4668      	mov	r0, sp
 80016e6:	f7ff ff39 	bl	800155c <Process_Single_ESC_Command>
}
 80016ea:	b003      	add	sp, #12
 80016ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uart_debug_print("Run Command Detected\r\n");
 80016ee:	4811      	ldr	r0, [pc, #68]	@ (8001734 <CAN_Parse_MSG+0xb0>)
	return (CAN_ID & NMULTI_SINGLE_DEVICE_MASK) >> NMULTI_SINGLE_SHIFT;
 80016f0:	f3c4 2400 	ubfx	r4, r4, #8, #1
		uart_debug_print("Run Command Detected\r\n");
 80016f4:	f004 fa10 	bl	8005b18 <uart_debug_print>
			CANMessage.runSpec = (RunSpec) get_CAN_SPEC(msg_ID);
 80016f8:	f88d 7005 	strb.w	r7, [sp, #5]
	CANMessage.motorConfig = (MotorConfig) get_CAN_motor_mov_type(msg_ID);
 80016fc:	f88d 4002 	strb.w	r4, [sp, #2]
	if (CANMessage.motorConfig == SINGLE_MOTOR){
 8001700:	2c00      	cmp	r4, #0
 8001702:	d1e3      	bne.n	80016cc <CAN_Parse_MSG+0x48>
		uart_debug_print("Processing Multiple Commands\r\n");
 8001704:	480c      	ldr	r0, [pc, #48]	@ (8001738 <CAN_Parse_MSG+0xb4>)
 8001706:	f004 fa07 	bl	8005b18 <uart_debug_print>
		Process_Multiple_ESC_Command(&CANMessage, rxData);
 800170a:	4631      	mov	r1, r6
 800170c:	4668      	mov	r0, sp
 800170e:	f7ff fe99 	bl	8001444 <Process_Multiple_ESC_Command>
}
 8001712:	b003      	add	sp, #12
 8001714:	bdf0      	pop	{r4, r5, r6, r7, pc}
			 uart_debug_print("Not My IDr\n");
 8001716:	4809      	ldr	r0, [pc, #36]	@ (800173c <CAN_Parse_MSG+0xb8>)
}
 8001718:	b003      	add	sp, #12
 800171a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			 uart_debug_print("Not My IDr\n");
 800171e:	f004 b9fb 	b.w	8005b18 <uart_debug_print>
 8001722:	bf00      	nop
 8001724:	0800c93c 	.word	0x0800c93c
 8001728:	0800c968 	.word	0x0800c968
 800172c:	200005a8 	.word	0x200005a8
 8001730:	0800c980 	.word	0x0800c980
 8001734:	0800c950 	.word	0x0800c950
 8001738:	0800c9a8 	.word	0x0800c9a8
 800173c:	0800c99c 	.word	0x0800c99c

08001740 <ASPEP_start>:
  * @brief  Starts ASPEP communication by configuring UART.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8001740:	b570      	push	{r4, r5, r6, lr}
 8001742:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->ASPEPIp);
 8001744:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8001746:	6940      	ldr	r0, [r0, #20]
 8001748:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 800174a:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
    /* Configure UART to receive first packet*/
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 800174c:	6d65      	ldr	r5, [r4, #84]	@ 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 800174e:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 8001752:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8001756:	6960      	ldr	r0, [r4, #20]
 8001758:	f104 011c 	add.w	r1, r4, #28
 800175c:	462b      	mov	r3, r5
 800175e:	2204      	movs	r2, #4
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8001760:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8001764:	4718      	bx	r3
 8001766:	bf00      	nop

08001768 <ASPEP_sendBeacon>:
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  * @param  *capabilities Matched capabilities between controller and performer
  */
void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8001768:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
             | (((uint32_t)capabilities->version) << 4U)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 800176a:	780b      	ldrb	r3, [r1, #0]
             | (((uint32_t)capabilities->version) << 4U)
 800176c:	790a      	ldrb	r2, [r1, #4]
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 800176e:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001772:	4c1e      	ldr	r4, [pc, #120]	@ (80017ec <ASPEP_sendBeacon+0x84>)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8001774:	01db      	lsls	r3, r3, #7
 8001776:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 800177a:	784a      	ldrb	r2, [r1, #1]
 800177c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8001780:	78ca      	ldrb	r2, [r1, #3]
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8001782:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8001786:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800178a:	b2da      	uxtb	r2, r3
 800178c:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 8001790:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001794:	5ca2      	ldrb	r2, [r4, r2]
 8001796:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 800179a:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800179c:	5ca2      	ldrb	r2, [r4, r2]
 800179e:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 80017a2:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80017a4:	5ca2      	ldrb	r2, [r4, r2]
 80017a6:	4c12      	ldr	r4, [pc, #72]	@ (80017f0 <ASPEP_sendBeacon+0x88>)
 80017a8:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 80017ac:	5ca2      	ldrb	r2, [r4, r2]
 80017ae:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80017b2:	f043 0305 	orr.w	r3, r3, #5
 80017b6:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b8:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80017ba:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80017bc:	b14b      	cbz	r3, 80017d2 <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 80017be:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 80017c0:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80017c4:	b913      	cbnz	r3, 80017cc <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 80017c6:	2302      	movs	r3, #2
 80017c8:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 80017cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017d0:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80017d2:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 80017d6:	2303      	movs	r3, #3
 80017d8:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80017dc:	6481      	str	r1, [r0, #72]	@ 0x48
 80017de:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80017e0:	2204      	movs	r2, #4
 80017e2:	6d83      	ldr	r3, [r0, #88]	@ 0x58
}
 80017e4:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80017e8:	6940      	ldr	r0, [r0, #20]
 80017ea:	4718      	bx	r3
 80017ec:	0800ca64 	.word	0x0800ca64
 80017f0:	0800ca54 	.word	0x0800ca54

080017f4 <ASPEP_sendPing>:
{
 80017f4:	b430      	push	{r4, r5}
                   | (uint32_t)((uint32_t)cBit << 5U)
 80017f6:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 80017f8:	f890 c060 	ldrb.w	ip, [r0, #96]	@ 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 80017fc:	f890 4063 	ldrb.w	r4, [r0, #99]	@ 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8001800:	4d1d      	ldr	r5, [pc, #116]	@ (8001878 <ASPEP_sendPing+0x84>)
                   | (uint32_t)((uint32_t)cBit << 5U)
 8001802:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8001806:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
                   | (uint32_t)((uint32_t)Nbit << 6U)
 800180a:	f00c 0101 	and.w	r1, ip, #1
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800180e:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001812:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
                   | (uint32_t)((uint32_t)ipID << 8U)
 8001816:	f004 040f 	and.w	r4, r4, #15
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800181a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800181e:	b2da      	uxtb	r2, r3
 8001820:	4c16      	ldr	r4, [pc, #88]	@ (800187c <ASPEP_sendPing+0x88>)
 8001822:	f042 0206 	orr.w	r2, r2, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8001826:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800182a:	5ca2      	ldrb	r2, [r4, r2]
 800182c:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 8001830:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001832:	5ca2      	ldrb	r2, [r4, r2]
 8001834:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 8001838:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800183a:	5ca2      	ldrb	r2, [r4, r2]
 800183c:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8001840:	5ceb      	ldrb	r3, [r5, r3]
 8001842:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8001846:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001848:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 800184a:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 800184c:	b143      	cbz	r3, 8001860 <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 800184e:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8001850:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8001854:	b913      	cbnz	r3, 800185c <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 8001856:	2302      	movs	r3, #2
 8001858:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 800185c:	bc30      	pop	{r4, r5}
 800185e:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8001860:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8001864:	2303      	movs	r3, #3
 8001866:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 800186a:	6481      	str	r1, [r0, #72]	@ 0x48
 800186c:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 800186e:	2204      	movs	r2, #4
 8001870:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001872:	6940      	ldr	r0, [r0, #20]
}
 8001874:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8001876:	4718      	bx	r3
 8001878:	0800ca54 	.word	0x0800ca54
 800187c:	0800ca64 	.word	0x0800ca64

08001880 <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 8001880:	2a0a      	cmp	r2, #10
 8001882:	d009      	beq.n	8001898 <ASPEP_getBuffer+0x18>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 8001884:	f890 3036 	ldrb.w	r3, [r0, #54]	@ 0x36
 8001888:	2b01      	cmp	r3, #1
 800188a:	d91d      	bls.n	80018c8 <ASPEP_getBuffer+0x48>
 800188c:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8001890:	2b01      	cmp	r3, #1
 8001892:	d90d      	bls.n	80018b0 <ASPEP_getBuffer+0x30>
        result = false;
 8001894:	2000      	movs	r0, #0
}
 8001896:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 8001898:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
 800189c:	2b01      	cmp	r3, #1
 800189e:	d8f9      	bhi.n	8001894 <ASPEP_getBuffer+0x14>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80018a0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
        pHandle->syncBuffer.state = writeLock;
 80018a2:	2201      	movs	r2, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80018a4:	3304      	adds	r3, #4
 80018a6:	600b      	str	r3, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 80018a8:	f880 202e 	strb.w	r2, [r0, #46]	@ 0x2e
  bool result = true;
 80018ac:	2001      	movs	r0, #1
 80018ae:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80018b0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
          pHandle->asyncBufferB.state = writeLock;
 80018b2:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80018b6:	f100 0238 	add.w	r2, r0, #56	@ 0x38
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80018ba:	3304      	adds	r3, #4
          pHandle->asyncBufferB.state = writeLock;
 80018bc:	f880 c03e 	strb.w	ip, [r0, #62]	@ 0x3e
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80018c0:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80018c2:	600b      	str	r3, [r1, #0]
  bool result = true;
 80018c4:	2001      	movs	r0, #1
 80018c6:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80018c8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
          pHandle->asyncBufferA.state = writeLock;
 80018ca:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80018ce:	f100 0230 	add.w	r2, r0, #48	@ 0x30
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80018d2:	3304      	adds	r3, #4
          pHandle->asyncBufferA.state = writeLock;
 80018d4:	f880 c036 	strb.w	ip, [r0, #54]	@ 0x36
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80018d8:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80018da:	600b      	str	r3, [r1, #0]
 80018dc:	e7f2      	b.n	80018c4 <ASPEP_getBuffer+0x44>
 80018de:	bf00      	nop

080018e0 <ASPEP_sendPacket>:
{
 80018e0:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 80018e2:	f890 0064 	ldrb.w	r0, [r0, #100]	@ 0x64
 80018e6:	2802      	cmp	r0, #2
 80018e8:	d001      	beq.n	80018ee <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 80018ea:	2002      	movs	r0, #2
 80018ec:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 80018ee:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 80018f2:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 80018f6:	f89c 006c 	ldrb.w	r0, [ip, #108]	@ 0x6c
 80018fa:	2801      	cmp	r0, #1
 80018fc:	d104      	bne.n	8001908 <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 80018fe:	f64f 60ca 	movw	r0, #65226	@ 0xfeca
 8001902:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8001904:	3202      	adds	r2, #2
 8001906:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 8001908:	2b0a      	cmp	r3, #10
 800190a:	d105      	bne.n	8001918 <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 800190c:	f89c 0010 	ldrb.w	r0, [ip, #16]
 8001910:	b348      	cbz	r0, 8001966 <ASPEP_sendPacket+0x86>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 8001912:	2000      	movs	r0, #0
 8001914:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 8001918:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 800191c:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800191e:	4d34      	ldr	r5, [pc, #208]	@ (80019f0 <ASPEP_sendPacket+0x110>)
 8001920:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8001922:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001924:	5d2e      	ldrb	r6, [r5, r4]
 8001926:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800192a:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 800192c:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001930:	5d2e      	ldrb	r6, [r5, r4]
 8001932:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8001936:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8001938:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800193a:	5d2c      	ldrb	r4, [r5, r4]
 800193c:	f3c0 6503 	ubfx	r5, r0, #24, #4
 8001940:	406c      	eors	r4, r5
 8001942:	4d2c      	ldr	r5, [pc, #176]	@ (80019f4 <ASPEP_sendPacket+0x114>)
  *headerPtr |= (uint32_t)crc << 28;
 8001944:	5d2c      	ldrb	r4, [r5, r4]
 8001946:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 800194a:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 800194e:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8001950:	f8dc 1048 	ldr.w	r1, [ip, #72]	@ 0x48
 8001954:	b1b9      	cbz	r1, 8001986 <ASPEP_sendPacket+0xa6>
  __ASM volatile ("cpsie i" : : : "memory");
 8001956:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 8001958:	2b09      	cmp	r3, #9
 800195a:	d006      	beq.n	800196a <ASPEP_sendPacket+0x8a>
      else if (MCTL_SYNC == dataType)
 800195c:	2b0a      	cmp	r3, #10
 800195e:	d02a      	beq.n	80019b6 <ASPEP_sendPacket+0xd6>
      else if(ASPEP_CTRL == dataType)
 8001960:	b37b      	cbz	r3, 80019c2 <ASPEP_sendPacket+0xe2>
  uint8_t result = ASPEP_OK;
 8001962:	2000      	movs	r0, #0
}
 8001964:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 8001966:	2001      	movs	r0, #1
}
 8001968:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 800196a:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 800196e:	6819      	ldr	r1, [r3, #0]
  uint8_t result = ASPEP_OK;
 8001970:	458e      	cmp	lr, r1
 8001972:	bf14      	ite	ne
 8001974:	2003      	movne	r0, #3
 8001976:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 8001978:	f8dc 1044 	ldr.w	r1, [ip, #68]	@ 0x44
 800197c:	b3a1      	cbz	r1, 80019e8 <ASPEP_sendPacket+0x108>
        pHandle->lastRequestedAsyncBuff->state = pending;
 800197e:	2102      	movs	r1, #2
 8001980:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 8001982:	809a      	strh	r2, [r3, #4]
}
 8001984:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 8001986:	2b09      	cmp	r3, #9
 8001988:	d029      	beq.n	80019de <ASPEP_sendPacket+0xfe>
      else if (MCTL_SYNC == dataType)
 800198a:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 800198c:	f04f 0303 	mov.w	r3, #3
 8001990:	bf0b      	itete	eq
 8001992:	f88c 302e 	strbeq.w	r3, [ip, #46]	@ 0x2e
        pHandle->ctrlBuffer.state = readLock;
 8001996:	f88c 3024 	strbne.w	r3, [ip, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 800199a:	f10c 0328 	addeq.w	r3, ip, #40	@ 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 800199e:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80019a2:	f8cc 3048 	str.w	r3, [ip, #72]	@ 0x48
 80019a6:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80019a8:	f8dc 3058 	ldr.w	r3, [ip, #88]	@ 0x58
 80019ac:	f8dc 0014 	ldr.w	r0, [ip, #20]
 80019b0:	4671      	mov	r1, lr
 80019b2:	4798      	blx	r3
 80019b4:	e7d5      	b.n	8001962 <ASPEP_sendPacket+0x82>
        if (pHandle -> syncBuffer.state != writeLock)
 80019b6:	f89c 302e 	ldrb.w	r3, [ip, #46]	@ 0x2e
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d009      	beq.n	80019d2 <ASPEP_sendPacket+0xf2>
          result = ASPEP_BUFFER_ERROR;
 80019be:	2003      	movs	r0, #3
}
 80019c0:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle->ctrlBuffer.state != available)
 80019c2:	f89c 3024 	ldrb.w	r3, [ip, #36]	@ 0x24
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d1f9      	bne.n	80019be <ASPEP_sendPacket+0xde>
          pHandle->ctrlBuffer.state = pending;
 80019ca:	2302      	movs	r3, #2
 80019cc:	f88c 3024 	strb.w	r3, [ip, #36]	@ 0x24
 80019d0:	e7c7      	b.n	8001962 <ASPEP_sendPacket+0x82>
          pHandle->syncBuffer.state = pending;
 80019d2:	2302      	movs	r3, #2
 80019d4:	f88c 302e 	strb.w	r3, [ip, #46]	@ 0x2e
          pHandle->syncBuffer.length = bufferLength;
 80019d8:	f8ac 202c 	strh.w	r2, [ip, #44]	@ 0x2c
 80019dc:	e7c1      	b.n	8001962 <ASPEP_sendPacket+0x82>
        pHandle->lastRequestedAsyncBuff->state = readLock;
 80019de:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 80019e2:	2103      	movs	r1, #3
 80019e4:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80019e6:	e7dc      	b.n	80019a2 <ASPEP_sendPacket+0xc2>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 80019e8:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
 80019ec:	e7c7      	b.n	800197e <ASPEP_sendPacket+0x9e>
 80019ee:	bf00      	nop
 80019f0:	0800ca64 	.word	0x0800ca64
 80019f4:	0800ca54 	.word	0x0800ca54

080019f8 <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 80019f8:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 80019fa:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80019fe:	2b03      	cmp	r3, #3
{
 8001a00:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 8001a02:	d013      	beq.n	8001a2c <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 8001a04:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8001a06:	2100      	movs	r1, #0
 8001a08:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8001a0a:	f890 202e 	ldrb.w	r2, [r0, #46]	@ 0x2e
 8001a0e:	2a02      	cmp	r2, #2
 8001a10:	d013      	beq.n	8001a3a <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d11d      	bne.n	8001a52 <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8001a16:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8001a1a:	6d83      	ldr	r3, [r0, #88]	@ 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8001a1c:	6481      	str	r1, [r0, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8001a1e:	2204      	movs	r2, #4
 8001a20:	6940      	ldr	r0, [r0, #20]
 8001a22:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 8001a24:	2303      	movs	r3, #3
 8001a26:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8001a2a:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 8001a2c:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
      pHandle->ctrlBuffer.state = available;
 8001a30:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 8001a32:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 8001a34:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (pHandle->syncBuffer.state == pending)
 8001a38:	d10b      	bne.n	8001a52 <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8001a3a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8001a3e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8001a40:	64a0      	str	r0, [r4, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8001a42:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 8001a44:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001a46:	6960      	ldr	r0, [r4, #20]
 8001a48:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
}
 8001a50:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 8001a52:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 8001a54:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001a56:	b1cb      	cbz	r3, 8001a8c <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 8001a58:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 8001a5a:	64a3      	str	r3, [r4, #72]	@ 0x48
        pHandle->asyncNextBuffer->state = readLock;
 8001a5c:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 8001a5e:	6819      	ldr	r1, [r3, #0]
 8001a60:	889a      	ldrh	r2, [r3, #4]
 8001a62:	6960      	ldr	r0, [r4, #20]
 8001a64:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001a66:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 8001a68:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d007      	beq.n	8001a80 <ASPEP_HWDataTransmittedIT+0x88>
 8001a70:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d003      	beq.n	8001a80 <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	6463      	str	r3, [r4, #68]	@ 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 8001a7c:	b662      	cpsie	i
}
 8001a7e:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 8001a80:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001a82:	0063      	lsls	r3, r4, #1
 8001a84:	3368      	adds	r3, #104	@ 0x68
 8001a86:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 8001a88:	6463      	str	r3, [r4, #68]	@ 0x44
        {
 8001a8a:	e7f7      	b.n	8001a7c <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 8001a8c:	64a3      	str	r3, [r4, #72]	@ 0x48
 8001a8e:	e7f5      	b.n	8001a7c <ASPEP_HWDataTransmittedIT+0x84>

08001a90 <ASPEP_RXframeProcess>:
  * @param  *packetLength Length of the packet to be processed
  *
  * @return Returns the buffer of data transmitted by the MCP controller device
  */
uint8_t *ASPEP_RXframeProcess(MCTL_Handle_t *pSupHandle, uint16_t *packetLength)
{
 8001a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 8001a94:	f890 5061 	ldrb.w	r5, [r0, #97]	@ 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 8001a98:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 8001a9a:	2300      	movs	r3, #0
{
 8001a9c:	4604      	mov	r4, r0
    *packetLength = 0;
 8001a9e:	800b      	strh	r3, [r1, #0]
    if (pHandle->NewPacketAvailable)
 8001aa0:	b19d      	cbz	r5, 8001aca <ASPEP_RXframeProcess+0x3a>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 8001aa2:	f890 5064 	ldrb.w	r5, [r0, #100]	@ 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 8001aa6:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
      switch (pHandle->ASPEP_State)
 8001aaa:	2d01      	cmp	r5, #1
 8001aac:	d04e      	beq.n	8001b4c <ASPEP_RXframeProcess+0xbc>
 8001aae:	2d02      	cmp	r5, #2
 8001ab0:	d012      	beq.n	8001ad8 <ASPEP_RXframeProcess+0x48>
 8001ab2:	b9d5      	cbnz	r5, 8001aea <ASPEP_RXframeProcess+0x5a>
      {
        case ASPEP_IDLE:
        {
          if (BEACON == pHandle->rxPacketType)
 8001ab4:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8001ab6:	2b05      	cmp	r3, #5
 8001ab8:	d062      	beq.n	8001b80 <ASPEP_RXframeProcess+0xf0>
              /* Nothing to do, controller has to send back new beacon with matching capabilities */
            }
            /* Beacon Packet must be answered*/
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
          }
          else if (PING == pHandle->rxPacketType)
 8001aba:	2b06      	cmp	r3, #6
 8001abc:	d115      	bne.n	8001aea <ASPEP_RXframeProcess+0x5a>
          {
            /* In Listening for controller performer, */
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8001abe:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8001ac2:	4629      	mov	r1, r5
 8001ac4:	f7ff fe96 	bl	80017f4 <ASPEP_sendPing>
 8001ac8:	e00f      	b.n	8001aea <ASPEP_RXframeProcess+0x5a>
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
    }
    else if (pHandle->badPacketFlag > ASPEP_OK)
 8001aca:	f890 3062 	ldrb.w	r3, [r0, #98]	@ 0x62
 8001ace:	b9b3      	cbnz	r3, 8001afe <ASPEP_RXframeProcess+0x6e>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8001ad0:	2500      	movs	r5, #0
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 8001ad2:	4628      	mov	r0, r5
 8001ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 8001ad8:	6e85      	ldr	r5, [r0, #104]	@ 0x68
 8001ada:	2d05      	cmp	r5, #5
 8001adc:	f000 80d9 	beq.w	8001c92 <ASPEP_RXframeProcess+0x202>
          else if (PING == pHandle->rxPacketType)
 8001ae0:	2d06      	cmp	r5, #6
 8001ae2:	f000 8125 	beq.w	8001d30 <ASPEP_RXframeProcess+0x2a0>
          else if (DATA_PACKET == pHandle->rxPacketType)
 8001ae6:	2d09      	cmp	r5, #9
 8001ae8:	d03e      	beq.n	8001b68 <ASPEP_RXframeProcess+0xd8>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8001aea:	2500      	movs	r5, #0
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8001aec:	6960      	ldr	r0, [r4, #20]
 8001aee:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001af0:	2204      	movs	r2, #4
 8001af2:	f104 011c 	add.w	r1, r4, #28
 8001af6:	4798      	blx	r3
}
 8001af8:	4628      	mov	r0, r5
 8001afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8001afe:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 8001b02:	021b      	lsls	r3, r3, #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001b04:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8001b08:	488c      	ldr	r0, [pc, #560]	@ (8001d3c <ASPEP_RXframeProcess+0x2ac>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8001b0a:	4d8d      	ldr	r5, [pc, #564]	@ (8001d40 <ASPEP_RXframeProcess+0x2b0>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001b0c:	f082 0209 	eor.w	r2, r2, #9
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8001b10:	f043 010f 	orr.w	r1, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001b14:	5c82      	ldrb	r2, [r0, r2]
 8001b16:	ea82 4313 	eor.w	r3, r2, r3, lsr #16
 8001b1a:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8001b1c:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 8001b1e:	5ceb      	ldrb	r3, [r5, r3]
 8001b20:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8001b24:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001b26:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8001b28:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f000 80f4 	beq.w	8001d18 <ASPEP_RXframeProcess+0x288>
  __ASM volatile ("cpsie i" : : : "memory");
 8001b30:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8001b32:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8001b36:	b913      	cbnz	r3, 8001b3e <ASPEP_RXframeProcess+0xae>
          pHandle->ctrlBuffer.state = pending;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 8001b3e:	2200      	movs	r2, #0
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 8001b40:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001b42:	6960      	ldr	r0, [r4, #20]
      pHandle->badPacketFlag = ASPEP_OK;
 8001b44:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 8001b48:	4798      	blx	r3
 8001b4a:	e7c1      	b.n	8001ad0 <ASPEP_RXframeProcess+0x40>
          if (BEACON == pHandle->rxPacketType)
 8001b4c:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8001b4e:	2905      	cmp	r1, #5
 8001b50:	d064      	beq.n	8001c1c <ASPEP_RXframeProcess+0x18c>
          else if (PING == pHandle->rxPacketType)
 8001b52:	2906      	cmp	r1, #6
 8001b54:	d1c9      	bne.n	8001aea <ASPEP_RXframeProcess+0x5a>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8001b56:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8001b5a:	4629      	mov	r1, r5
 8001b5c:	f7ff fe4a 	bl	80017f4 <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 8001b60:	2302      	movs	r3, #2
 8001b62:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 8001b66:	e7c0      	b.n	8001aea <ASPEP_RXframeProcess+0x5a>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8001b68:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
              *packetLength = pHandle->rxLengthASPEP;
 8001b6c:	f8b0 205c 	ldrh.w	r2, [r0, #92]	@ 0x5c
              result = pHandle->rxBuffer;
 8001b70:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8001b72:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8001b74:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8001b76:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8001b7a:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLengthASPEP;
 8001b7c:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 8001b7e:	e7b5      	b.n	8001aec <ASPEP_RXframeProcess+0x5c>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001b80:	f894 c01d 	ldrb.w	ip, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001b84:	f894 306d 	ldrb.w	r3, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001b88:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001b8a:	f894 606c 	ldrb.w	r6, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001b8e:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001b92:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001b96:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001b9a:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001b9c:	4563      	cmp	r3, ip
 8001b9e:	bf28      	it	cs
 8001ba0:	4663      	movcs	r3, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001ba2:	42b0      	cmp	r0, r6
 8001ba4:	4601      	mov	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8001ba6:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001baa:	bf28      	it	cs
 8001bac:	4631      	movcs	r1, r6
 8001bae:	f361 0507 	bfi	r5, r1, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8001bb2:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001bb6:	45b8      	cmp	r8, r7
 8001bb8:	4641      	mov	r1, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001bba:	f363 250f 	bfi	r5, r3, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001bbe:	bf28      	it	cs
 8001bc0:	4639      	movcs	r1, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001bc2:	45ca      	cmp	sl, r9
 8001bc4:	46d6      	mov	lr, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001bc6:	f361 4517 	bfi	r5, r1, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001bca:	bf28      	it	cs
 8001bcc:	46ce      	movcs	lr, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001bce:	f36e 651f 	bfi	r5, lr, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001bd2:	42b0      	cmp	r0, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001bd4:	66e5      	str	r5, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001bd6:	d81b      	bhi.n	8001c10 <ASPEP_RXframeProcess+0x180>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001bd8:	459c      	cmp	ip, r3
 8001bda:	d819      	bhi.n	8001c10 <ASPEP_RXframeProcess+0x180>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001bdc:	45b8      	cmp	r8, r7
 8001bde:	d817      	bhi.n	8001c10 <ASPEP_RXframeProcess+0x180>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8001be0:	45ca      	cmp	sl, r9
 8001be2:	d815      	bhi.n	8001c10 <ASPEP_RXframeProcess+0x180>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8001be4:	f894 0070 	ldrb.w	r0, [r4, #112]	@ 0x70
 8001be8:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8001bec:	4290      	cmp	r0, r2
 8001bee:	d10f      	bne.n	8001c10 <ASPEP_RXframeProcess+0x180>
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001bf0:	1c4a      	adds	r2, r1, #1
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001bf2:	3301      	adds	r3, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001bf4:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001bf6:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001bf8:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8001bfa:	ea4f 1e8e 	mov.w	lr, lr, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001bfe:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8001c00:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001c02:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8001c04:	f8a4 e00e 	strh.w	lr, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001c08:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8001c0c:	f884 1064 	strb.w	r1, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8001c10:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 8001c14:	4620      	mov	r0, r4
 8001c16:	f7ff fda7 	bl	8001768 <ASPEP_sendBeacon>
 8001c1a:	e766      	b.n	8001aea <ASPEP_RXframeProcess+0x5a>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001c1c:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001c1e:	f890 c06c 	ldrb.w	ip, [r0, #108]	@ 0x6c
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001c22:	7f01      	ldrb	r1, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001c24:	f890 006d 	ldrb.w	r0, [r0, #109]	@ 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001c28:	f894 606e 	ldrb.w	r6, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001c2c:	f894 e06f 	ldrb.w	lr, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001c30:	f005 053f 	and.w	r5, r5, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001c34:	09c9      	lsrs	r1, r1, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001c36:	42a8      	cmp	r0, r5
 8001c38:	bf28      	it	cs
 8001c3a:	4628      	movcs	r0, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001c3c:	4561      	cmp	r1, ip
 8001c3e:	460f      	mov	r7, r1
 8001c40:	bf28      	it	cs
 8001c42:	4667      	movcs	r7, ip
 8001c44:	f367 0307 	bfi	r3, r7, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8001c48:	f3c2 3786 	ubfx	r7, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8001c4c:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001c50:	42b7      	cmp	r7, r6
 8001c52:	46b9      	mov	r9, r7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001c54:	f360 230f 	bfi	r3, r0, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001c58:	bf28      	it	cs
 8001c5a:	46b1      	movcs	r9, r6
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001c5c:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001c5e:	f369 4317 	bfi	r3, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001c62:	46c1      	mov	r9, r8
 8001c64:	bf28      	it	cs
 8001c66:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001c68:	f369 631f 	bfi	r3, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001c6c:	4561      	cmp	r1, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001c6e:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001c70:	d80b      	bhi.n	8001c8a <ASPEP_RXframeProcess+0x1fa>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001c72:	4285      	cmp	r5, r0
 8001c74:	d809      	bhi.n	8001c8a <ASPEP_RXframeProcess+0x1fa>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001c76:	42b7      	cmp	r7, r6
 8001c78:	d807      	bhi.n	8001c8a <ASPEP_RXframeProcess+0x1fa>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8001c7a:	45f0      	cmp	r8, lr
 8001c7c:	d805      	bhi.n	8001c8a <ASPEP_RXframeProcess+0x1fa>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8001c7e:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8001c82:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d0c2      	beq.n	8001c10 <ASPEP_RXframeProcess+0x180>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 8001c90:	e7be      	b.n	8001c10 <ASPEP_RXframeProcess+0x180>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001c92:	f894 c01d 	ldrb.w	ip, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001c96:	f894 506d 	ldrb.w	r5, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001c9a:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001c9c:	f894 e06c 	ldrb.w	lr, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001ca0:	f894 606e 	ldrb.w	r6, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001ca4:	f894 806f 	ldrb.w	r8, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001ca8:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001cac:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001cae:	4565      	cmp	r5, ip
 8001cb0:	bf28      	it	cs
 8001cb2:	4665      	movcs	r5, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001cb4:	4570      	cmp	r0, lr
 8001cb6:	4607      	mov	r7, r0
 8001cb8:	4619      	mov	r1, r3
 8001cba:	bf28      	it	cs
 8001cbc:	4677      	movcs	r7, lr
 8001cbe:	f367 0107 	bfi	r1, r7, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8001cc2:	f3c2 3786 	ubfx	r7, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8001cc6:	f3c2 5946 	ubfx	r9, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001cca:	42b7      	cmp	r7, r6
 8001ccc:	46ba      	mov	sl, r7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001cce:	f365 210f 	bfi	r1, r5, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001cd2:	bf28      	it	cs
 8001cd4:	46b2      	movcs	sl, r6
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001cd6:	45c1      	cmp	r9, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001cd8:	f36a 4117 	bfi	r1, sl, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001cdc:	46ca      	mov	sl, r9
 8001cde:	bf28      	it	cs
 8001ce0:	46c2      	movcs	sl, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001ce2:	f36a 611f 	bfi	r1, sl, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001ce6:	4570      	cmp	r0, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001ce8:	66e1      	str	r1, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001cea:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 8001cee:	d80d      	bhi.n	8001d0c <ASPEP_RXframeProcess+0x27c>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001cf0:	45ac      	cmp	ip, r5
 8001cf2:	d80b      	bhi.n	8001d0c <ASPEP_RXframeProcess+0x27c>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001cf4:	42b7      	cmp	r7, r6
 8001cf6:	d809      	bhi.n	8001d0c <ASPEP_RXframeProcess+0x27c>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8001cf8:	45c1      	cmp	r9, r8
 8001cfa:	d807      	bhi.n	8001d0c <ASPEP_RXframeProcess+0x27c>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8001cfc:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8001d00:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8001d04:	1a9b      	subs	r3, r3, r2
 8001d06:	fab3 f383 	clz	r3, r3
 8001d0a:	095b      	lsrs	r3, r3, #5
 8001d0c:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8001d10:	4620      	mov	r0, r4
 8001d12:	f7ff fd29 	bl	8001768 <ASPEP_sendBeacon>
 8001d16:	e6e8      	b.n	8001aea <ASPEP_RXframeProcess+0x5a>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8001d18:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8001d22:	64a1      	str	r1, [r4, #72]	@ 0x48
 8001d24:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8001d26:	2204      	movs	r2, #4
 8001d28:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001d2a:	6960      	ldr	r0, [r4, #20]
 8001d2c:	4798      	blx	r3
 8001d2e:	e706      	b.n	8001b3e <ASPEP_RXframeProcess+0xae>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8001d30:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8001d34:	2101      	movs	r1, #1
 8001d36:	f7ff fd5d 	bl	80017f4 <ASPEP_sendPing>
 8001d3a:	e6d6      	b.n	8001aea <ASPEP_RXframeProcess+0x5a>
 8001d3c:	0800ca64 	.word	0x0800ca64
 8001d40:	0800ca54 	.word	0x0800ca54

08001d44 <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8001d44:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 8001d46:	f890 3065 	ldrb.w	r3, [r0, #101]	@ 0x65
{
 8001d4a:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8001d4c:	b143      	cbz	r3, 8001d60 <ASPEP_HWDataReceivedIT+0x1c>
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d000      	beq.n	8001d54 <ASPEP_HWDataReceivedIT+0x10>
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8001d52:	bd10      	pop	{r4, pc}
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001d54:	2200      	movs	r2, #0
 8001d56:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
        pHandle->NewPacketAvailable = true;
 8001d5a:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
}
 8001d5e:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8001d60:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001d62:	4a1f      	ldr	r2, [pc, #124]	@ (8001de0 <ASPEP_HWDataReceivedIT+0x9c>)
 8001d64:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001d66:	5cd3      	ldrb	r3, [r2, r3]
 8001d68:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8001d6c:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001d6e:	5cd3      	ldrb	r3, [r2, r3]
 8001d70:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 8001d74:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8001d76:	5cd3      	ldrb	r3, [r2, r3]
 8001d78:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8001d7c:	5cd3      	ldrb	r3, [r2, r3]
 8001d7e:	b95b      	cbnz	r3, 8001d98 <ASPEP_HWDataReceivedIT+0x54>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8001d80:	7f03      	ldrb	r3, [r0, #28]
 8001d82:	f003 030f 	and.w	r3, r3, #15
          switch (pHandle->rxPacketType)
 8001d86:	2b06      	cmp	r3, #6
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8001d88:	6683      	str	r3, [r0, #104]	@ 0x68
          switch (pHandle->rxPacketType)
 8001d8a:	d809      	bhi.n	8001da0 <ASPEP_HWDataReceivedIT+0x5c>
 8001d8c:	2b04      	cmp	r3, #4
 8001d8e:	d91f      	bls.n	8001dd0 <ASPEP_HWDataReceivedIT+0x8c>
              pHandle->NewPacketAvailable = true;
 8001d90:	2301      	movs	r3, #1
 8001d92:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
}
 8001d96:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8001d98:	2304      	movs	r3, #4
 8001d9a:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8001d9e:	bd10      	pop	{r4, pc}
          switch (pHandle->rxPacketType)
 8001da0:	2b09      	cmp	r3, #9
 8001da2:	d115      	bne.n	8001dd0 <ASPEP_HWDataReceivedIT+0x8c>
              pHandle->rxLengthASPEP = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8001da4:	8b83      	ldrh	r3, [r0, #28]
 8001da6:	091b      	lsrs	r3, r3, #4
 8001da8:	f8a0 305c 	strh.w	r3, [r0, #92]	@ 0x5c
              if (0U == pHandle->rxLengthASPEP) /* data packet with length 0 is a valid packet */
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d0ef      	beq.n	8001d90 <ASPEP_HWDataReceivedIT+0x4c>
              else if (pHandle->rxLengthASPEP <= pHandle->maxRXPayload)
 8001db0:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d30f      	bcc.n	8001dd8 <ASPEP_HWDataReceivedIT+0x94>
                pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8001db8:	f890 206c 	ldrb.w	r2, [r0, #108]	@ 0x6c
 8001dbc:	6981      	ldr	r1, [r0, #24]
 8001dbe:	6940      	ldr	r0, [r0, #20]
 8001dc0:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8001dc4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001dc6:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	f884 3065 	strb.w	r3, [r4, #101]	@ 0x65
}
 8001dce:	bd10      	pop	{r4, pc}
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
}
 8001dd6:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8001dde:	bd10      	pop	{r4, pc}
 8001de0:	0800ca64 	.word	0x0800ca64

08001de4 <ASPEP_HWReset>:
  * @brief  Resets DMA after debugger has stopped the MCU.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWReset(ASPEP_Handle_t *pHandle)
{
 8001de4:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001de6:	2200      	movs	r2, #0
 8001de8:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8001dec:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001dee:	6940      	ldr	r0, [r0, #20]
 8001df0:	2204      	movs	r2, #4
 8001df2:	311c      	adds	r1, #28
 8001df4:	4718      	bx	r3
 8001df6:	bf00      	nop

08001df8 <HAL_FDCAN_RxFifo0Callback>:
  }
}

//keep latest command only
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0) {
 8001df8:	07ca      	lsls	r2, r1, #31
 8001dfa:	d515      	bpl.n	8001e28 <HAL_FDCAN_RxFifo0Callback+0x30>
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8001dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        // Keep reading until FIFO is empty, but only keep the last message
        while (HAL_FDCAN_GetRxFifoFillLevel(hfdcan, FDCAN_RX_FIFO0) > 0) {
            HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxHeader, rxData);
 8001dfe:	4f0b      	ldr	r7, [pc, #44]	@ (8001e2c <HAL_FDCAN_RxFifo0Callback+0x34>)
 8001e00:	4e0b      	ldr	r6, [pc, #44]	@ (8001e30 <HAL_FDCAN_RxFifo0Callback+0x38>)
 8001e02:	4604      	mov	r4, r0
 8001e04:	e001      	b.n	8001e0a <HAL_FDCAN_RxFifo0Callback+0x12>
 8001e06:	f005 fb75 	bl	80074f4 <HAL_FDCAN_GetRxMessage>
        while (HAL_FDCAN_GetRxFifoFillLevel(hfdcan, FDCAN_RX_FIFO0) > 0) {
 8001e0a:	2140      	movs	r1, #64	@ 0x40
 8001e0c:	4620      	mov	r0, r4
 8001e0e:	f005 fc11 	bl	8007634 <HAL_FDCAN_GetRxFifoFillLevel>
 8001e12:	4605      	mov	r5, r0
            HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxHeader, rxData);
 8001e14:	2140      	movs	r1, #64	@ 0x40
 8001e16:	463b      	mov	r3, r7
 8001e18:	4632      	mov	r2, r6
 8001e1a:	4620      	mov	r0, r4
        while (HAL_FDCAN_GetRxFifoFillLevel(hfdcan, FDCAN_RX_FIFO0) > 0) {
 8001e1c:	2d00      	cmp	r5, #0
 8001e1e:	d1f2      	bne.n	8001e06 <HAL_FDCAN_RxFifo0Callback+0xe>
        }

        received_CAN_command = true;
 8001e20:	4b04      	ldr	r3, [pc, #16]	@ (8001e34 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 8001e22:	2201      	movs	r2, #1
 8001e24:	701a      	strb	r2, [r3, #0]
    }
}
 8001e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	20000574 	.word	0x20000574
 8001e30:	2000057c 	.word	0x2000057c
 8001e34:	200005a4 	.word	0x200005a4

08001e38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e38:	b510      	push	{r4, lr}
 8001e3a:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e3c:	2238      	movs	r2, #56	@ 0x38
 8001e3e:	2100      	movs	r1, #0
 8001e40:	a806      	add	r0, sp, #24
 8001e42:	f009 fe61 	bl	800bb08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e46:	2000      	movs	r0, #0
 8001e48:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8001e4c:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8001e50:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001e52:	f006 f889 	bl	8007f68 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e56:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 8001ea8 <SystemClock_Config+0x70>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e5a:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001e5c:	2255      	movs	r2, #85	@ 0x55
 8001e5e:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e62:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8001e64:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e66:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e68:	ed8d 7b06 	vstr	d7, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e6c:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8001e70:	e9cd 2311 	strd	r2, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e74:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e76:	f006 f8f1 	bl	800805c <HAL_RCC_OscConfig>
 8001e7a:	b108      	cbz	r0, 8001e80 <SystemClock_Config+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 8001e7c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e7e:	e7fe      	b.n	8001e7e <SystemClock_Config+0x46>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e80:	2104      	movs	r1, #4
 8001e82:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e84:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e86:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e8a:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e8e:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e92:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e94:	f006 fb60 	bl	8008558 <HAL_RCC_ClockConfig>
 8001e98:	b108      	cbz	r0, 8001e9e <SystemClock_Config+0x66>
 8001e9a:	b672      	cpsid	i
  while (1)
 8001e9c:	e7fe      	b.n	8001e9c <SystemClock_Config+0x64>
  HAL_RCC_EnableCSS();
 8001e9e:	f006 fc89 	bl	80087b4 <HAL_RCC_EnableCSS>
}
 8001ea2:	b014      	add	sp, #80	@ 0x50
 8001ea4:	bd10      	pop	{r4, pc}
 8001ea6:	bf00      	nop
 8001ea8:	00000001 	.word	0x00000001
 8001eac:	00010000 	.word	0x00010000

08001eb0 <MX_USART2_UART_Init>:
{
 8001eb0:	b510      	push	{r4, lr}
__HAL_LINKDMA(&huart2, hdmatx, hdma_usart2_tx);
 8001eb2:	4a17      	ldr	r2, [pc, #92]	@ (8001f10 <MX_USART2_UART_Init+0x60>)
 8001eb4:	4c17      	ldr	r4, [pc, #92]	@ (8001f14 <MX_USART2_UART_Init+0x64>)
  huart2.Instance = USART2;
 8001eb6:	4818      	ldr	r0, [pc, #96]	@ (8001f18 <MX_USART2_UART_Init+0x68>)
__HAL_LINKDMA(&huart2, hdmatx, hdma_usart2_tx);
 8001eb8:	67e2      	str	r2, [r4, #124]	@ 0x7c
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001eba:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 115200;
 8001ebc:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
__HAL_LINKDMA(&huart2, hdmatx, hdma_usart2_tx);
 8001ec0:	6294      	str	r4, [r2, #40]	@ 0x28
  huart2.Instance = USART2;
 8001ec2:	6020      	str	r0, [r4, #0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ec4:	220c      	movs	r2, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ec6:	4620      	mov	r0, r4
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ec8:	e9c4 1301 	strd	r1, r3, [r4, #4]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ecc:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ed0:	e9c4 2305 	strd	r2, r3, [r4, #20]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ed4:	e9c4 3307 	strd	r3, r3, [r4, #28]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ed8:	e9c4 3309 	strd	r3, r3, [r4, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001edc:	f007 fc8a 	bl	80097f4 <HAL_UART_Init>
 8001ee0:	b108      	cbz	r0, 8001ee6 <MX_USART2_UART_Init+0x36>
 8001ee2:	b672      	cpsid	i
  while (1)
 8001ee4:	e7fe      	b.n	8001ee4 <MX_USART2_UART_Init+0x34>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ee6:	4601      	mov	r1, r0
 8001ee8:	4620      	mov	r0, r4
 8001eea:	f007 fcd5 	bl	8009898 <HAL_UARTEx_SetTxFifoThreshold>
 8001eee:	b108      	cbz	r0, 8001ef4 <MX_USART2_UART_Init+0x44>
 8001ef0:	b672      	cpsid	i
  while (1)
 8001ef2:	e7fe      	b.n	8001ef2 <MX_USART2_UART_Init+0x42>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ef4:	4601      	mov	r1, r0
 8001ef6:	4620      	mov	r0, r4
 8001ef8:	f007 fd10 	bl	800991c <HAL_UARTEx_SetRxFifoThreshold>
 8001efc:	b108      	cbz	r0, 8001f02 <MX_USART2_UART_Init+0x52>
 8001efe:	b672      	cpsid	i
  while (1)
 8001f00:	e7fe      	b.n	8001f00 <MX_USART2_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001f02:	4620      	mov	r0, r4
 8001f04:	f007 fcaa 	bl	800985c <HAL_UARTEx_DisableFifoMode>
 8001f08:	b108      	cbz	r0, 8001f0e <MX_USART2_UART_Init+0x5e>
 8001f0a:	b672      	cpsid	i
  while (1)
 8001f0c:	e7fe      	b.n	8001f0c <MX_USART2_UART_Init+0x5c>
}
 8001f0e:	bd10      	pop	{r4, pc}
 8001f10:	200005ac 	.word	0x200005ac
 8001f14:	20000670 	.word	0x20000670
 8001f18:	40004400 	.word	0x40004400

08001f1c <main>:
{
 8001f1c:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f20:	2500      	movs	r5, #0
{
 8001f22:	b0a7      	sub	sp, #156	@ 0x9c
  HAL_Init();
 8001f24:	f003 fefc 	bl	8005d20 <HAL_Init>
  SystemClock_Config();
 8001f28:	f7ff ff86 	bl	8001e38 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2c:	e9cd 5517 	strd	r5, r5, [sp, #92]	@ 0x5c
 8001f30:	e9cd 5519 	strd	r5, r5, [sp, #100]	@ 0x64
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f34:	4eab      	ldr	r6, [pc, #684]	@ (80021e4 <main+0x2c8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f36:	951b      	str	r5, [sp, #108]	@ 0x6c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f38:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_6, GPIO_PIN_RESET);
 8001f3a:	48ab      	ldr	r0, [pc, #684]	@ (80021e8 <main+0x2cc>)
  hadc1.Instance = ADC1;
 8001f3c:	f8df 92dc 	ldr.w	r9, [pc, #732]	@ 800221c <main+0x300>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f40:	f043 0304 	orr.w	r3, r3, #4
 8001f44:	64f3      	str	r3, [r6, #76]	@ 0x4c
 8001f46:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8001f48:	f003 0304 	and.w	r3, r3, #4
 8001f4c:	9305      	str	r3, [sp, #20]
 8001f4e:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f50:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8001f52:	f043 0320 	orr.w	r3, r3, #32
 8001f56:	64f3      	str	r3, [r6, #76]	@ 0x4c
 8001f58:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8001f5a:	f003 0320 	and.w	r3, r3, #32
 8001f5e:	9306      	str	r3, [sp, #24]
 8001f60:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f62:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	64f3      	str	r3, [r6, #76]	@ 0x4c
 8001f6a:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	9307      	str	r3, [sp, #28]
 8001f72:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f74:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8001f76:	f043 0302 	orr.w	r3, r3, #2
 8001f7a:	64f3      	str	r3, [r6, #76]	@ 0x4c
 8001f7c:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8001f7e:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_6, GPIO_PIN_RESET);
 8001f82:	462a      	mov	r2, r5
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f84:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_6, GPIO_PIN_RESET);
 8001f86:	f244 0140 	movw	r1, #16448	@ 0x4040
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f8a:	2401      	movs	r4, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f8c:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_6, GPIO_PIN_RESET);
 8001f8e:	f005 ff63 	bl	8007e58 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f92:	f244 0340 	movw	r3, #16448	@ 0x4040
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f96:	4894      	ldr	r0, [pc, #592]	@ (80021e8 <main+0x2cc>)
 8001f98:	a917      	add	r1, sp, #92	@ 0x5c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f9a:	e9cd 3417 	strd	r3, r4, [sp, #92]	@ 0x5c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9e:	e9cd 5519 	strd	r5, r5, [sp, #100]	@ 0x64
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fa2:	f44f 6880 	mov.w	r8, #1024	@ 0x400
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fa6:	f005 fca3 	bl	80078f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001faa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001fae:	488e      	ldr	r0, [pc, #568]	@ (80021e8 <main+0x2cc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	9519      	str	r5, [sp, #100]	@ 0x64
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001fb2:	a917      	add	r1, sp, #92	@ 0x5c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fb4:	e9cd 8317 	strd	r8, r3, [sp, #92]	@ 0x5c
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001fb8:	f005 fc9a 	bl	80078f0 <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001fbc:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8001fbe:	f043 0304 	orr.w	r3, r3, #4
 8001fc2:	64b3      	str	r3, [r6, #72]	@ 0x48
 8001fc4:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8001fc6:	f003 0304 	and.w	r3, r3, #4
 8001fca:	9303      	str	r3, [sp, #12]
 8001fcc:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fce:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8001fd0:	4323      	orrs	r3, r4
 8001fd2:	64b3      	str	r3, [r6, #72]	@ 0x48
 8001fd4:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
  ADC_MultiModeTypeDef multimode = {0};
 8001fd6:	950c      	str	r5, [sp, #48]	@ 0x30
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fd8:	4023      	ands	r3, r4
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001fda:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fdc:	9304      	str	r3, [sp, #16]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001fde:	223c      	movs	r2, #60	@ 0x3c
 8001fe0:	a817      	add	r0, sp, #92	@ 0x5c
  ADC_MultiModeTypeDef multimode = {0};
 8001fe2:	e9cd 550d 	strd	r5, r5, [sp, #52]	@ 0x34
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fe6:	9b04      	ldr	r3, [sp, #16]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001fe8:	f009 fd8e 	bl	800bb08 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001fec:	2220      	movs	r2, #32
 8001fee:	4629      	mov	r1, r5
 8001ff0:	a80f      	add	r0, sp, #60	@ 0x3c
 8001ff2:	f009 fd89 	bl	800bb08 <memset>
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8001ff6:	f44f 4700 	mov.w	r7, #32768	@ 0x8000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ffa:	e9c9 5501 	strd	r5, r5, [r9, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001ffe:	e9c9 5404 	strd	r5, r4, [r9, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002002:	e9c9 550b 	strd	r5, r5, [r9, #44]	@ 0x2c
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002006:	f8a9 501c 	strh.w	r5, [r9, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800200a:	f889 5024 	strb.w	r5, [r9, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800200e:	f889 5038 	strb.w	r5, [r9, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002012:	f8c9 503c 	str.w	r5, [r9, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002016:	f889 5040 	strb.w	r5, [r9, #64]	@ 0x40
  hadc1.Instance = ADC1;
 800201a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800201e:	2504      	movs	r5, #4
  hadc1.Init.NbrOfConversion = 2;
 8002020:	2602      	movs	r6, #2
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002022:	4648      	mov	r0, r9
  hadc1.Instance = ADC1;
 8002024:	f8c9 2000 	str.w	r2, [r9]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8002028:	f8c9 700c 	str.w	r7, [r9, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800202c:	f8c9 5018 	str.w	r5, [r9, #24]
  hadc1.Init.NbrOfConversion = 2;
 8002030:	f8c9 6020 	str.w	r6, [r9, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002034:	f003 feb0 	bl	8005d98 <HAL_ADC_Init>
 8002038:	b108      	cbz	r0, 800203e <main+0x122>
 800203a:	b672      	cpsid	i
  while (1)
 800203c:	e7fe      	b.n	800203c <main+0x120>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800203e:	900c      	str	r0, [sp, #48]	@ 0x30
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002040:	a90c      	add	r1, sp, #48	@ 0x30
 8002042:	4648      	mov	r0, r9
 8002044:	f004 fd0a 	bl	8006a5c <HAL_ADCEx_MultiModeConfigChannel>
 8002048:	b108      	cbz	r0, 800204e <main+0x132>
 800204a:	b672      	cpsid	i
  while (1)
 800204c:	e7fe      	b.n	800204c <main+0x130>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800204e:	4b67      	ldr	r3, [pc, #412]	@ (80021ec <main+0x2d0>)
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8002050:	f8ad 0080 	strh.w	r0, [sp, #128]	@ 0x80
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8002054:	f04f 0b09 	mov.w	fp, #9
  sConfigInjected.InjectedOffset = 0;
 8002058:	e9cd 501b 	strd	r5, r0, [sp, #108]	@ 0x6c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800205c:	e9cd 3b17 	strd	r3, fp, [sp, #92]	@ 0x5c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8002060:	f88d 0082 	strb.w	r0, [sp, #130]	@ 0x82
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8002064:	f88d 008c 	strb.w	r0, [sp, #140]	@ 0x8c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8002068:	f04f 087f 	mov.w	r8, #127	@ 0x7f
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 800206c:	f04f 0a84 	mov.w	sl, #132	@ 0x84
 8002070:	2380      	movs	r3, #128	@ 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002072:	a917      	add	r1, sp, #92	@ 0x5c
 8002074:	4648      	mov	r0, r9
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8002076:	e9cd a321 	strd	sl, r3, [sp, #132]	@ 0x84
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 800207a:	9419      	str	r4, [sp, #100]	@ 0x64
  sConfigInjected.InjectedNbrOfConversion = 2;
 800207c:	961f      	str	r6, [sp, #124]	@ 0x7c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800207e:	f8cd 8068 	str.w	r8, [sp, #104]	@ 0x68
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002082:	f004 f9ed 	bl	8006460 <HAL_ADCEx_InjectedConfigChannel>
 8002086:	b108      	cbz	r0, 800208c <main+0x170>
 8002088:	b672      	cpsid	i
  while (1)
 800208a:	e7fe      	b.n	800208a <main+0x16e>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800208c:	4a58      	ldr	r2, [pc, #352]	@ (80021f0 <main+0x2d4>)
 800208e:	f240 130f 	movw	r3, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002092:	a917      	add	r1, sp, #92	@ 0x5c
 8002094:	4648      	mov	r0, r9
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8002096:	e9cd 2317 	strd	r2, r3, [sp, #92]	@ 0x5c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800209a:	f004 f9e1 	bl	8006460 <HAL_ADCEx_InjectedConfigChannel>
 800209e:	b108      	cbz	r0, 80020a4 <main+0x188>
 80020a0:	b672      	cpsid	i
  while (1)
 80020a2:	e7fe      	b.n	80020a2 <main+0x186>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80020a4:	f8df e178 	ldr.w	lr, [pc, #376]	@ 8002220 <main+0x304>
  sConfig.Offset = 0;
 80020a8:	9014      	str	r0, [sp, #80]	@ 0x50
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80020aa:	2206      	movs	r2, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020ac:	a90f      	add	r1, sp, #60	@ 0x3c
 80020ae:	4648      	mov	r0, r9
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80020b0:	e9cd 5811 	strd	r5, r8, [sp, #68]	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80020b4:	e9cd e20f 	strd	lr, r2, [sp, #60]	@ 0x3c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80020b8:	9513      	str	r5, [sp, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020ba:	f003 ff61 	bl	8005f80 <HAL_ADC_ConfigChannel>
 80020be:	b108      	cbz	r0, 80020c4 <main+0x1a8>
 80020c0:	b672      	cpsid	i
  while (1)
 80020c2:	e7fe      	b.n	80020c2 <main+0x1a6>
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80020c4:	f8df c15c 	ldr.w	ip, [pc, #348]	@ 8002224 <main+0x308>
 80020c8:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020ca:	a90f      	add	r1, sp, #60	@ 0x3c
 80020cc:	4648      	mov	r0, r9
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80020ce:	e9cd c30f 	strd	ip, r3, [sp, #60]	@ 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020d2:	f003 ff55 	bl	8005f80 <HAL_ADC_ConfigChannel>
 80020d6:	4601      	mov	r1, r0
 80020d8:	b108      	cbz	r0, 80020de <main+0x1c2>
 80020da:	b672      	cpsid	i
  while (1)
 80020dc:	e7fe      	b.n	80020dc <main+0x1c0>
  hadc2.Instance = ADC2;
 80020de:	f8df 9148 	ldr.w	r9, [pc, #328]	@ 8002228 <main+0x30c>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80020e2:	9001      	str	r0, [sp, #4]
 80020e4:	223c      	movs	r2, #60	@ 0x3c
 80020e6:	a817      	add	r0, sp, #92	@ 0x5c
 80020e8:	f009 fd0e 	bl	800bb08 <memset>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80020ec:	9901      	ldr	r1, [sp, #4]
  hadc2.Instance = ADC2;
 80020ee:	4a41      	ldr	r2, [pc, #260]	@ (80021f4 <main+0x2d8>)
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80020f0:	f8c9 700c 	str.w	r7, [r9, #12]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80020f4:	4648      	mov	r0, r9
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80020f6:	e9c9 1101 	strd	r1, r1, [r9, #4]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80020fa:	e9c9 1404 	strd	r1, r4, [r9, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80020fe:	f8c9 5018 	str.w	r5, [r9, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8002102:	f8a9 101c 	strh.w	r1, [r9, #28]
  hadc2.Init.NbrOfConversion = 1;
 8002106:	f8c9 4020 	str.w	r4, [r9, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800210a:	f889 1024 	strb.w	r1, [r9, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800210e:	f889 1038 	strb.w	r1, [r9, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002112:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8002116:	f889 1040 	strb.w	r1, [r9, #64]	@ 0x40
  hadc2.Instance = ADC2;
 800211a:	f8c9 2000 	str.w	r2, [r9]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800211e:	f003 fe3b 	bl	8005d98 <HAL_ADC_Init>
 8002122:	b108      	cbz	r0, 8002128 <main+0x20c>
 8002124:	b672      	cpsid	i
  while (1)
 8002126:	e7fe      	b.n	8002126 <main+0x20a>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8002128:	4a33      	ldr	r2, [pc, #204]	@ (80021f8 <main+0x2dc>)
  sConfigInjected.InjectedOffset = 0;
 800212a:	901c      	str	r0, [sp, #112]	@ 0x70
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 800212c:	2380      	movs	r3, #128	@ 0x80
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800212e:	f8ad 0080 	strh.w	r0, [sp, #128]	@ 0x80
  sConfigInjected.QueueInjectedContext = DISABLE;
 8002132:	f88d 0082 	strb.w	r0, [sp, #130]	@ 0x82
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8002136:	f88d 008c 	strb.w	r0, [sp, #140]	@ 0x8c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800213a:	a917      	add	r1, sp, #92	@ 0x5c
 800213c:	4648      	mov	r0, r9
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 800213e:	e9cd b418 	strd	fp, r4, [sp, #96]	@ 0x60
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8002142:	e9cd 851a 	strd	r8, r5, [sp, #104]	@ 0x68
  sConfigInjected.InjectedNbrOfConversion = 2;
 8002146:	961f      	str	r6, [sp, #124]	@ 0x7c
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8002148:	f8cd a084 	str.w	sl, [sp, #132]	@ 0x84
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 800214c:	9322      	str	r3, [sp, #136]	@ 0x88
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 800214e:	9217      	str	r2, [sp, #92]	@ 0x5c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8002150:	f004 f986 	bl	8006460 <HAL_ADCEx_InjectedConfigChannel>
 8002154:	b108      	cbz	r0, 800215a <main+0x23e>
 8002156:	b672      	cpsid	i
  while (1)
 8002158:	e7fe      	b.n	8002158 <main+0x23c>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 800215a:	4b24      	ldr	r3, [pc, #144]	@ (80021ec <main+0x2d0>)
 800215c:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800215e:	4648      	mov	r0, r9
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8002160:	f240 130f 	movw	r3, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8002164:	a917      	add	r1, sp, #92	@ 0x5c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8002166:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8002168:	f004 f97a 	bl	8006460 <HAL_ADCEx_InjectedConfigChannel>
 800216c:	4603      	mov	r3, r0
 800216e:	b108      	cbz	r0, 8002174 <main+0x258>
 8002170:	b672      	cpsid	i
  while (1)
 8002172:	e7fe      	b.n	8002172 <main+0x256>
  hcomp1.Instance = COMP1;
 8002174:	4821      	ldr	r0, [pc, #132]	@ (80021fc <main+0x2e0>)
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8002176:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800217a:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800217e:	6043      	str	r3, [r0, #4]
  hcomp1.Instance = COMP1;
 8002180:	4b1f      	ldr	r3, [pc, #124]	@ (8002200 <main+0x2e4>)
 8002182:	6003      	str	r3, [r0, #0]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8002184:	2340      	movs	r3, #64	@ 0x40
 8002186:	6083      	str	r3, [r0, #8]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8002188:	f004 fccc 	bl	8006b24 <HAL_COMP_Init>
 800218c:	b108      	cbz	r0, 8002192 <main+0x276>
 800218e:	b672      	cpsid	i
  while (1)
 8002190:	e7fe      	b.n	8002190 <main+0x274>
  hcomp2.Instance = COMP2;
 8002192:	481c      	ldr	r0, [pc, #112]	@ (8002204 <main+0x2e8>)
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8002194:	4e1c      	ldr	r6, [pc, #112]	@ (8002208 <main+0x2ec>)
 8002196:	2300      	movs	r3, #0
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8002198:	2440      	movs	r4, #64	@ 0x40
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800219a:	e9c0 6300 	strd	r6, r3, [r0]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800219e:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80021a2:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 80021a6:	6084      	str	r4, [r0, #8]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80021a8:	f004 fcbc 	bl	8006b24 <HAL_COMP_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	b108      	cbz	r0, 80021b4 <main+0x298>
 80021b0:	b672      	cpsid	i
  while (1)
 80021b2:	e7fe      	b.n	80021b2 <main+0x296>
  hcomp4.Instance = COMP4;
 80021b4:	4815      	ldr	r0, [pc, #84]	@ (800220c <main+0x2f0>)
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 80021b6:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80021ba:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80021be:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp4.Instance = COMP4;
 80021c2:	4b13      	ldr	r3, [pc, #76]	@ (8002210 <main+0x2f4>)
 80021c4:	6003      	str	r3, [r0, #0]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 80021c6:	f004 fcad 	bl	8006b24 <HAL_COMP_Init>
 80021ca:	b108      	cbz	r0, 80021d0 <main+0x2b4>
 80021cc:	b672      	cpsid	i
  while (1)
 80021ce:	e7fe      	b.n	80021ce <main+0x2b2>
  hcordic.Instance = CORDIC;
 80021d0:	4810      	ldr	r0, [pc, #64]	@ (8002214 <main+0x2f8>)
 80021d2:	4b11      	ldr	r3, [pc, #68]	@ (8002218 <main+0x2fc>)
 80021d4:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 80021d6:	f004 fd45 	bl	8006c64 <HAL_CORDIC_Init>
 80021da:	4601      	mov	r1, r0
 80021dc:	b330      	cbz	r0, 800222c <main+0x310>
 80021de:	b672      	cpsid	i
  while (1)
 80021e0:	e7fe      	b.n	80021e0 <main+0x2c4>
 80021e2:	bf00      	nop
 80021e4:	40021000 	.word	0x40021000
 80021e8:	48000800 	.word	0x48000800
 80021ec:	0c900008 	.word	0x0c900008
 80021f0:	32601000 	.word	0x32601000
 80021f4:	50000100 	.word	0x50000100
 80021f8:	cb8c0000 	.word	0xcb8c0000
 80021fc:	200008ec 	.word	0x200008ec
 8002200:	40010200 	.word	0x40010200
 8002204:	200008c8 	.word	0x200008c8
 8002208:	40010204 	.word	0x40010204
 800220c:	200008a4 	.word	0x200008a4
 8002210:	4001020c 	.word	0x4001020c
 8002214:	2000087c 	.word	0x2000087c
 8002218:	40020c00 	.word	0x40020c00
 800221c:	2000097c 	.word	0x2000097c
 8002220:	04300002 	.word	0x04300002
 8002224:	14f00020 	.word	0x14f00020
 8002228:	20000910 	.word	0x20000910
  hdac3.Instance = DAC3;
 800222c:	4d9f      	ldr	r5, [pc, #636]	@ (80024ac <main+0x590>)
  DAC_ChannelConfTypeDef sConfig = {0};
 800222e:	2230      	movs	r2, #48	@ 0x30
 8002230:	a817      	add	r0, sp, #92	@ 0x5c
 8002232:	f009 fc69 	bl	800bb08 <memset>
  hdac3.Instance = DAC3;
 8002236:	4b9e      	ldr	r3, [pc, #632]	@ (80024b0 <main+0x594>)
 8002238:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 800223a:	4628      	mov	r0, r5
 800223c:	f004 fdba 	bl	8006db4 <HAL_DAC_Init>
 8002240:	4602      	mov	r2, r0
 8002242:	b108      	cbz	r0, 8002248 <main+0x32c>
 8002244:	b672      	cpsid	i
  while (1)
 8002246:	e7fe      	b.n	8002246 <main+0x32a>
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8002248:	2302      	movs	r3, #2
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800224a:	e9cd 0019 	strd	r0, r0, [sp, #100]	@ 0x64
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800224e:	f8ad 0060 	strh.w	r0, [sp, #96]	@ 0x60
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8002252:	901b      	str	r0, [sp, #108]	@ 0x6c
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002254:	901e      	str	r0, [sp, #120]	@ 0x78
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002256:	a917      	add	r1, sp, #92	@ 0x5c
 8002258:	4628      	mov	r0, r5
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 800225a:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800225e:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002260:	f004 fdbe 	bl	8006de0 <HAL_DAC_ConfigChannel>
 8002264:	b108      	cbz	r0, 800226a <main+0x34e>
 8002266:	b672      	cpsid	i
  while (1)
 8002268:	e7fe      	b.n	8002268 <main+0x34c>
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800226a:	4628      	mov	r0, r5
 800226c:	2210      	movs	r2, #16
 800226e:	a917      	add	r1, sp, #92	@ 0x5c
 8002270:	f004 fdb6 	bl	8006de0 <HAL_DAC_ConfigChannel>
 8002274:	4603      	mov	r3, r0
 8002276:	b108      	cbz	r0, 800227c <main+0x360>
 8002278:	b672      	cpsid	i
  while (1)
 800227a:	e7fe      	b.n	800227a <main+0x35e>
  hopamp1.Instance = OPAMP1;
 800227c:	488d      	ldr	r0, [pc, #564]	@ (80024b4 <main+0x598>)
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 800227e:	f44f 3600 	mov.w	r6, #131072	@ 0x20000
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8002282:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8002286:	6103      	str	r3, [r0, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8002288:	7503      	strb	r3, [r0, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800228a:	6183      	str	r3, [r0, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800228c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 800228e:	f44f 4540 	mov.w	r5, #49152	@ 0xc000
  hopamp1.Instance = OPAMP1;
 8002292:	4b89      	ldr	r3, [pc, #548]	@ (80024b8 <main+0x59c>)
 8002294:	6003      	str	r3, [r0, #0]
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8002296:	e9c0 6509 	strd	r6, r5, [r0, #36]	@ 0x24
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 800229a:	f005 fded 	bl	8007e78 <HAL_OPAMP_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	b108      	cbz	r0, 80022a6 <main+0x38a>
 80022a2:	b672      	cpsid	i
  while (1)
 80022a4:	e7fe      	b.n	80022a4 <main+0x388>
  hopamp2.Instance = OPAMP2;
 80022a6:	4885      	ldr	r0, [pc, #532]	@ (80024bc <main+0x5a0>)
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80022a8:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80022ac:	6103      	str	r3, [r0, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 80022ae:	7503      	strb	r3, [r0, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80022b0:	6183      	str	r3, [r0, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80022b2:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hopamp2.Instance = OPAMP2;
 80022b4:	4b82      	ldr	r3, [pc, #520]	@ (80024c0 <main+0x5a4>)
 80022b6:	6003      	str	r3, [r0, #0]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80022b8:	e9c0 6509 	strd	r6, r5, [r0, #36]	@ 0x24
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80022bc:	f005 fddc 	bl	8007e78 <HAL_OPAMP_Init>
 80022c0:	4603      	mov	r3, r0
 80022c2:	b108      	cbz	r0, 80022c8 <main+0x3ac>
 80022c4:	b672      	cpsid	i
  while (1)
 80022c6:	e7fe      	b.n	80022c6 <main+0x3aa>
  hopamp3.Instance = OPAMP3;
 80022c8:	487e      	ldr	r0, [pc, #504]	@ (80024c4 <main+0x5a8>)
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80022ca:	e9c0 6509 	strd	r6, r5, [r0, #36]	@ 0x24
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80022ce:	6043      	str	r3, [r0, #4]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80022d0:	6103      	str	r3, [r0, #16]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80022d2:	6183      	str	r3, [r0, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80022d4:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hopamp3.Init.InternalOutput = ENABLE;
 80022d6:	2501      	movs	r5, #1
  hopamp3.Instance = OPAMP3;
 80022d8:	4b7b      	ldr	r3, [pc, #492]	@ (80024c8 <main+0x5ac>)
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 80022da:	6084      	str	r4, [r0, #8]
  hopamp3.Instance = OPAMP3;
 80022dc:	6003      	str	r3, [r0, #0]
  hopamp3.Init.InternalOutput = ENABLE;
 80022de:	7505      	strb	r5, [r0, #20]
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 80022e0:	f005 fdca 	bl	8007e78 <HAL_OPAMP_Init>
 80022e4:	4604      	mov	r4, r0
 80022e6:	b108      	cbz	r0, 80022ec <main+0x3d0>
 80022e8:	b672      	cpsid	i
  while (1)
 80022ea:	e7fe      	b.n	80022ea <main+0x3ce>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 80022ec:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022f0:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
 80022f4:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
 80022f8:	e9cd 0012 	strd	r0, r0, [sp, #72]	@ 0x48
 80022fc:	e9cd 0014 	strd	r0, r0, [sp, #80]	@ 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002300:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 8002304:	9009      	str	r0, [sp, #36]	@ 0x24
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002306:	4601      	mov	r1, r0
 8002308:	2234      	movs	r2, #52	@ 0x34
 800230a:	a817      	add	r0, sp, #92	@ 0x5c
 800230c:	f009 fbfc 	bl	800bb08 <memset>
  htim1.Instance = TIM1;
 8002310:	486e      	ldr	r0, [pc, #440]	@ (80024cc <main+0x5b0>)
 8002312:	4b6f      	ldr	r3, [pc, #444]	@ (80024d0 <main+0x5b4>)
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8002314:	6145      	str	r5, [r0, #20]
  htim1.Instance = TIM1;
 8002316:	6003      	str	r3, [r0, #0]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8002318:	2520      	movs	r5, #32
 800231a:	f44f 53a6 	mov.w	r3, #5312	@ 0x14c0
 800231e:	e9c0 5302 	strd	r5, r3, [r0, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8002322:	f44f 7380 	mov.w	r3, #256	@ 0x100
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8002326:	6044      	str	r4, [r0, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002328:	6184      	str	r4, [r0, #24]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800232a:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800232c:	f006 fc56 	bl	8008bdc <HAL_TIM_PWM_Init>
 8002330:	b108      	cbz	r0, 8002336 <main+0x41a>
 8002332:	b672      	cpsid	i
  while (1)
 8002334:	e7fe      	b.n	8002334 <main+0x418>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8002336:	2470      	movs	r4, #112	@ 0x70
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002338:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800233a:	4864      	ldr	r0, [pc, #400]	@ (80024cc <main+0x5b0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 800233c:	9409      	str	r4, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800233e:	a909      	add	r1, sp, #36	@ 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002340:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002344:	f006 fdf0 	bl	8008f28 <HAL_TIMEx_MasterConfigSynchronization>
 8002348:	b108      	cbz	r0, 800234e <main+0x432>
 800234a:	b672      	cpsid	i
  while (1)
 800234c:	e7fe      	b.n	800234c <main+0x430>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 800234e:	2501      	movs	r5, #1
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8002350:	900e      	str	r0, [sp, #56]	@ 0x38
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 8002352:	2602      	movs	r6, #2
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8002354:	485d      	ldr	r0, [pc, #372]	@ (80024cc <main+0x5b0>)
 8002356:	aa0c      	add	r2, sp, #48	@ 0x30
 8002358:	4629      	mov	r1, r5
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 800235a:	e9cd 650c 	strd	r6, r5, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 800235e:	f006 fe83 	bl	8009068 <HAL_TIMEx_ConfigBreakInput>
 8002362:	b108      	cbz	r0, 8002368 <main+0x44c>
 8002364:	b672      	cpsid	i
  while (1)
 8002366:	e7fe      	b.n	8002366 <main+0x44a>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 8002368:	2704      	movs	r7, #4
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 800236a:	4858      	ldr	r0, [pc, #352]	@ (80024cc <main+0x5b0>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 800236c:	970c      	str	r7, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 800236e:	aa0c      	add	r2, sp, #48	@ 0x30
 8002370:	4629      	mov	r1, r5
 8002372:	f006 fe79 	bl	8009068 <HAL_TIMEx_ConfigBreakInput>
 8002376:	b108      	cbz	r0, 800237c <main+0x460>
 8002378:	b672      	cpsid	i
  while (1)
 800237a:	e7fe      	b.n	800237a <main+0x45e>
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 800237c:	aa0c      	add	r2, sp, #48	@ 0x30
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 800237e:	2310      	movs	r3, #16
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8002380:	4852      	ldr	r0, [pc, #328]	@ (80024cc <main+0x5b0>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 8002382:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8002384:	4629      	mov	r1, r5
 8002386:	f006 fe6f 	bl	8009068 <HAL_TIMEx_ConfigBreakInput>
 800238a:	4602      	mov	r2, r0
 800238c:	b108      	cbz	r0, 8002392 <main+0x476>
 800238e:	b672      	cpsid	i
  while (1)
 8002390:	e7fe      	b.n	8002390 <main+0x474>
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002392:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002396:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800239a:	9015      	str	r0, [sp, #84]	@ 0x54
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 800239c:	f44f 6326 	mov.w	r3, #2656	@ 0xa60
 80023a0:	2060      	movs	r0, #96	@ 0x60
 80023a2:	e9cd 030f 	strd	r0, r3, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023a6:	a90f      	add	r1, sp, #60	@ 0x3c
 80023a8:	4848      	ldr	r0, [pc, #288]	@ (80024cc <main+0x5b0>)
 80023aa:	f006 fcd7 	bl	8008d5c <HAL_TIM_PWM_ConfigChannel>
 80023ae:	b108      	cbz	r0, 80023b4 <main+0x498>
 80023b0:	b672      	cpsid	i
  while (1)
 80023b2:	e7fe      	b.n	80023b2 <main+0x496>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023b4:	4845      	ldr	r0, [pc, #276]	@ (80024cc <main+0x5b0>)
 80023b6:	463a      	mov	r2, r7
 80023b8:	a90f      	add	r1, sp, #60	@ 0x3c
 80023ba:	f006 fccf 	bl	8008d5c <HAL_TIM_PWM_ConfigChannel>
 80023be:	b108      	cbz	r0, 80023c4 <main+0x4a8>
 80023c0:	b672      	cpsid	i
  while (1)
 80023c2:	e7fe      	b.n	80023c2 <main+0x4a6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80023c4:	4841      	ldr	r0, [pc, #260]	@ (80024cc <main+0x5b0>)
 80023c6:	2208      	movs	r2, #8
 80023c8:	a90f      	add	r1, sp, #60	@ 0x3c
 80023ca:	f006 fcc7 	bl	8008d5c <HAL_TIM_PWM_ConfigChannel>
 80023ce:	b108      	cbz	r0, 80023d4 <main+0x4b8>
 80023d0:	b672      	cpsid	i
  while (1)
 80023d2:	e7fe      	b.n	80023d2 <main+0x4b6>
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80023d4:	f241 43bf 	movw	r3, #5311	@ 0x14bf
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023d8:	483c      	ldr	r0, [pc, #240]	@ (80024cc <main+0x5b0>)
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80023da:	940f      	str	r4, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023dc:	a90f      	add	r1, sp, #60	@ 0x3c
 80023de:	220c      	movs	r2, #12
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80023e0:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023e2:	f006 fcbb 	bl	8008d5c <HAL_TIM_PWM_ConfigChannel>
 80023e6:	b108      	cbz	r0, 80023ec <main+0x4d0>
 80023e8:	b672      	cpsid	i
  while (1)
 80023ea:	e7fe      	b.n	80023ea <main+0x4ce>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80023ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80023f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023f4:	e9cd 3217 	strd	r3, r2, [sp, #92]	@ 0x5c
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 80023f8:	223f      	movs	r2, #63	@ 0x3f
 80023fa:	e9cd 0219 	strd	r0, r2, [sp, #100]	@ 0x64
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80023fe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002402:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002406:	e9cd 121b 	strd	r1, r2, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800240a:	e9cd 001e 	strd	r0, r0, [sp, #120]	@ 0x78
  sBreakDeadTimeConfig.BreakFilter = 3;
 800240e:	2203      	movs	r2, #3
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002410:	e9cd 0022 	strd	r0, r0, [sp, #136]	@ 0x88
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002414:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002418:	482c      	ldr	r0, [pc, #176]	@ (80024cc <main+0x5b0>)
  sBreakDeadTimeConfig.BreakFilter = 3;
 800241a:	921d      	str	r2, [sp, #116]	@ 0x74
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800241c:	a917      	add	r1, sp, #92	@ 0x5c
  sBreakDeadTimeConfig.Break2Filter = 3;
 800241e:	9221      	str	r2, [sp, #132]	@ 0x84
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002420:	9320      	str	r3, [sp, #128]	@ 0x80
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002422:	f006 fdd3 	bl	8008fcc <HAL_TIMEx_ConfigBreakDeadTime>
 8002426:	4604      	mov	r4, r0
 8002428:	b108      	cbz	r0, 800242e <main+0x512>
 800242a:	b672      	cpsid	i
  while (1)
 800242c:	e7fe      	b.n	800242c <main+0x510>
  HAL_TIM_MspPostInit(&htim1);
 800242e:	4827      	ldr	r0, [pc, #156]	@ (80024cc <main+0x5b0>)
 8002430:	f003 fa0c 	bl	800584c <HAL_TIM_MspPostInit>
  MX_USART2_UART_Init();
 8002434:	f7ff fd3c 	bl	8001eb0 <MX_USART2_UART_Init>
  MX_MotorControl_Init();
 8002438:	f001 f99c 	bl	8003774 <MX_MotorControl_Init>
  hfdcan1.Instance = FDCAN1;
 800243c:	4825      	ldr	r0, [pc, #148]	@ (80024d4 <main+0x5b8>)
 800243e:	4a26      	ldr	r2, [pc, #152]	@ (80024d8 <main+0x5bc>)
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002440:	60c4      	str	r4, [r0, #12]
  hfdcan1.Init.NominalPrescaler = 68;
 8002442:	2344      	movs	r3, #68	@ 0x44
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002444:	e9c0 4401 	strd	r4, r4, [r0, #4]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8002448:	e9c0 5606 	strd	r5, r6, [r0, #24]
  hfdcan1.Init.DataPrescaler = 1;
 800244c:	e9c0 6508 	strd	r6, r5, [r0, #32]
  hfdcan1.Init.DataTimeSeg1 = 1;
 8002450:	e9c0 550a 	strd	r5, r5, [r0, #40]	@ 0x28
  hfdcan1.Init.StdFiltersNbr = 0;
 8002454:	e9c0 540c 	strd	r5, r4, [r0, #48]	@ 0x30
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002458:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800245c:	8204      	strh	r4, [r0, #16]
  hfdcan1.Init.ProtocolException = DISABLE;
 800245e:	7484      	strb	r4, [r0, #18]
  hfdcan1.Instance = FDCAN1;
 8002460:	6002      	str	r2, [r0, #0]
  hfdcan1.Init.NominalPrescaler = 68;
 8002462:	6143      	str	r3, [r0, #20]
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002464:	f004 feb2 	bl	80071cc <HAL_FDCAN_Init>
 8002468:	b108      	cbz	r0, 800246e <main+0x552>
 800246a:	b672      	cpsid	i
  while (1)
 800246c:	e7fe      	b.n	800246c <main+0x550>
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800246e:	2300      	movs	r3, #0
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8002470:	2602      	movs	r6, #2
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002472:	2501      	movs	r5, #1
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8002474:	4817      	ldr	r0, [pc, #92]	@ (80024d4 <main+0x5b8>)
 8002476:	a917      	add	r1, sp, #92	@ 0x5c
  sFilterConfig.FilterIndex = 0;
 8002478:	e9cd 3317 	strd	r3, r3, [sp, #92]	@ 0x5c
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800247c:	e9cd 6519 	strd	r6, r5, [sp, #100]	@ 0x64
  sFilterConfig.FilterID2 = 0x000;
 8002480:	e9cd 331b 	strd	r3, r3, [sp, #108]	@ 0x6c
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8002484:	f004 ff90 	bl	80073a8 <HAL_FDCAN_ConfigFilter>
 8002488:	b108      	cbz	r0, 800248e <main+0x572>
 800248a:	b672      	cpsid	i
  while (1)
 800248c:	e7fe      	b.n	800248c <main+0x570>
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 800248e:	4811      	ldr	r0, [pc, #68]	@ (80024d4 <main+0x5b8>)
 8002490:	f004 ffb6 	bl	8007400 <HAL_FDCAN_Start>
 8002494:	4602      	mov	r2, r0
 8002496:	b108      	cbz	r0, 800249c <main+0x580>
 8002498:	b672      	cpsid	i
  while (1)
 800249a:	e7fe      	b.n	800249a <main+0x57e>
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 800249c:	480d      	ldr	r0, [pc, #52]	@ (80024d4 <main+0x5b8>)
 800249e:	4629      	mov	r1, r5
 80024a0:	f005 f8d2 	bl	8007648 <HAL_FDCAN_ActivateNotification>
 80024a4:	4604      	mov	r4, r0
 80024a6:	b1c8      	cbz	r0, 80024dc <main+0x5c0>
 80024a8:	b672      	cpsid	i
  while (1)
 80024aa:	e7fe      	b.n	80024aa <main+0x58e>
 80024ac:	20000868 	.word	0x20000868
 80024b0:	50001000 	.word	0x50001000
 80024b4:	200007c8 	.word	0x200007c8
 80024b8:	40010300 	.word	0x40010300
 80024bc:	2000078c 	.word	0x2000078c
 80024c0:	40010304 	.word	0x40010304
 80024c4:	20000750 	.word	0x20000750
 80024c8:	40010308 	.word	0x40010308
 80024cc:	20000704 	.word	0x20000704
 80024d0:	40012c00 	.word	0x40012c00
 80024d4:	20000804 	.word	0x20000804
 80024d8:	40006400 	.word	0x40006400
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 80024dc:	462a      	mov	r2, r5
 80024de:	2103      	movs	r1, #3
 80024e0:	2026      	movs	r0, #38	@ 0x26
 80024e2:	f004 fbeb 	bl	8006cbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80024e6:	2026      	movs	r0, #38	@ 0x26
 80024e8:	f004 fc24 	bl	8006d34 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 80024ec:	4622      	mov	r2, r4
 80024ee:	2103      	movs	r1, #3
 80024f0:	200b      	movs	r0, #11
 80024f2:	f004 fbe3 	bl	8006cbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80024f6:	200b      	movs	r0, #11
 80024f8:	f004 fc1c 	bl	8006d34 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 80024fc:	462a      	mov	r2, r5
 80024fe:	2104      	movs	r1, #4
 8002500:	2018      	movs	r0, #24
 8002502:	f004 fbdb 	bl	8006cbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002506:	2018      	movs	r0, #24
 8002508:	f004 fc14 	bl	8006d34 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800250c:	4622      	mov	r2, r4
 800250e:	4621      	mov	r1, r4
 8002510:	2019      	movs	r0, #25
 8002512:	f004 fbd3 	bl	8006cbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002516:	2019      	movs	r0, #25
 8002518:	f004 fc0c 	bl	8006d34 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 800251c:	4631      	mov	r1, r6
 800251e:	4622      	mov	r2, r4
 8002520:	2012      	movs	r0, #18
 8002522:	f004 fbcb 	bl	8006cbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002526:	2012      	movs	r0, #18
 8002528:	f004 fc04 	bl	8006d34 <HAL_NVIC_EnableIRQ>
	if (ESC_ID == RF_CAN_ID || ESC_ID == LB_CAN_ID){
 800252c:	4e22      	ldr	r6, [pc, #136]	@ (80025b8 <main+0x69c>)
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 800252e:	4622      	mov	r2, r4
 8002530:	2103      	movs	r1, #3
 8002532:	2028      	movs	r0, #40	@ 0x28
 8002534:	f004 fbc2 	bl	8006cbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002538:	2028      	movs	r0, #40	@ 0x28
 800253a:	f004 fbfb 	bl	8006d34 <HAL_NVIC_EnableIRQ>
	if (ESC_ID == RF_CAN_ID || ESC_ID == LB_CAN_ID){
 800253e:	6833      	ldr	r3, [r6, #0]
 8002540:	f033 0302 	bics.w	r3, r3, #2
 8002544:	d02e      	beq.n	80025a4 <main+0x688>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8002546:	481d      	ldr	r0, [pc, #116]	@ (80025bc <main+0x6a0>)
 8002548:	4622      	mov	r2, r4
 800254a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800254e:	f005 fc83 	bl	8007e58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);  // Ensure LED is off at startup
 8002552:	2200      	movs	r2, #0
 8002554:	2140      	movs	r1, #64	@ 0x40
 8002556:	4819      	ldr	r0, [pc, #100]	@ (80025bc <main+0x6a0>)
 8002558:	4d19      	ldr	r5, [pc, #100]	@ (80025c0 <main+0x6a4>)
	     HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 800255a:	4c18      	ldr	r4, [pc, #96]	@ (80025bc <main+0x6a0>)
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);  // Ensure LED is off at startup
 800255c:	f005 fc7c 	bl	8007e58 <HAL_GPIO_WritePin>
     uart_debug_print("UART is initialized and ready to go\r\n");
 8002560:	4818      	ldr	r0, [pc, #96]	@ (80025c4 <main+0x6a8>)
 8002562:	f003 fad9 	bl	8005b18 <uart_debug_print>
	 uart_debug_print("ESC ID is set to: %d\r\n", (int)ESC_ID);
 8002566:	4818      	ldr	r0, [pc, #96]	@ (80025c8 <main+0x6ac>)
 8002568:	6831      	ldr	r1, [r6, #0]
 800256a:	f003 fad5 	bl	8005b18 <uart_debug_print>
	 if (received_CAN_command){
 800256e:	782b      	ldrb	r3, [r5, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d0fc      	beq.n	800256e <main+0x652>
	     received_CAN_command = false;
 8002574:	2300      	movs	r3, #0
	     HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8002576:	2140      	movs	r1, #64	@ 0x40
 8002578:	4620      	mov	r0, r4
	     received_CAN_command = false;
 800257a:	702b      	strb	r3, [r5, #0]
	     HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 800257c:	f005 fc72 	bl	8007e64 <HAL_GPIO_TogglePin>
	     HAL_Delay(5);
 8002580:	2005      	movs	r0, #5
 8002582:	f003 fbf7 	bl	8005d74 <HAL_Delay>
	     HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8002586:	2140      	movs	r1, #64	@ 0x40
 8002588:	4620      	mov	r0, r4
 800258a:	f005 fc6b 	bl	8007e64 <HAL_GPIO_TogglePin>
	     HAL_Delay(5);
 800258e:	2005      	movs	r0, #5
 8002590:	f003 fbf0 	bl	8005d74 <HAL_Delay>
	 	 uart_debug_print("---------->>>>>>Received CAN command<<<<<<-----------\r\n");
 8002594:	480d      	ldr	r0, [pc, #52]	@ (80025cc <main+0x6b0>)
 8002596:	f003 fabf 	bl	8005b18 <uart_debug_print>
	     CAN_Parse_MSG(&rxHeader, rxData);
 800259a:	490d      	ldr	r1, [pc, #52]	@ (80025d0 <main+0x6b4>)
 800259c:	480d      	ldr	r0, [pc, #52]	@ (80025d4 <main+0x6b8>)
 800259e:	f7ff f871 	bl	8001684 <CAN_Parse_MSG>
 80025a2:	e7e4      	b.n	800256e <main+0x652>
	     uart_debug_print("EnableTermination\r\n");
 80025a4:	480c      	ldr	r0, [pc, #48]	@ (80025d8 <main+0x6bc>)
 80025a6:	f003 fab7 	bl	8005b18 <uart_debug_print>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 80025aa:	4804      	ldr	r0, [pc, #16]	@ (80025bc <main+0x6a0>)
 80025ac:	462a      	mov	r2, r5
 80025ae:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80025b2:	f005 fc51 	bl	8007e58 <HAL_GPIO_WritePin>
 80025b6:	e7cc      	b.n	8002552 <main+0x636>
 80025b8:	200005a8 	.word	0x200005a8
 80025bc:	48000800 	.word	0x48000800
 80025c0:	200005a4 	.word	0x200005a4
 80025c4:	0800c9dc 	.word	0x0800c9dc
 80025c8:	0800ca04 	.word	0x0800ca04
 80025cc:	0800ca1c 	.word	0x0800ca1c
 80025d0:	20000574 	.word	0x20000574
 80025d4:	2000057c 	.word	0x2000057c
 80025d8:	0800c9c8 	.word	0x0800c9c8

080025dc <Error_Handler>:
 80025dc:	b672      	cpsid	i
  while (1)
 80025de:	e7fe      	b.n	80025de <Error_Handler+0x2>

080025e0 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
  return (MCI_StartMotor(pMCI[M1]));
 80025e0:	4b01      	ldr	r3, [pc, #4]	@ (80025e8 <MC_StartMotor1+0x8>)
 80025e2:	6818      	ldr	r0, [r3, #0]
 80025e4:	f000 b8b6 	b.w	8002754 <MCI_StartMotor>
 80025e8:	20001bb8 	.word	0x20001bb8

080025ec <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
  return (MCI_StopMotor(pMCI[M1]));
 80025ec:	4b01      	ldr	r3, [pc, #4]	@ (80025f4 <MC_StopMotor1+0x8>)
 80025ee:	6818      	ldr	r0, [r3, #0]
 80025f0:	f000 b8c6 	b.w	8002780 <MCI_StopMotor>
 80025f4:	20001bb8 	.word	0x20001bb8

080025f8 <MC_ProgramSpeedRampMotor1_F>:
  *         is possible to set 0 to perform an instantaneous change in the speed
  *         value.
  */
__weak void MC_ProgramSpeedRampMotor1_F(float_t FinalSpeed, uint16_t hDurationms)
{
  MCI_ExecSpeedRamp_F(pMCI[M1], FinalSpeed, hDurationms);
 80025f8:	4b02      	ldr	r3, [pc, #8]	@ (8002604 <MC_ProgramSpeedRampMotor1_F+0xc>)
{
 80025fa:	4601      	mov	r1, r0
  MCI_ExecSpeedRamp_F(pMCI[M1], FinalSpeed, hDurationms);
 80025fc:	6818      	ldr	r0, [r3, #0]
 80025fe:	f000 b837 	b.w	8002670 <MCI_ExecSpeedRamp_F>
 8002602:	bf00      	nop
 8002604:	20001bb8 	.word	0x20001bb8

08002608 <MC_GetMecSpeedReferenceMotor1_F>:
/**
 *  @brief Returns the current mechanical rotor speed reference set for Motor 1, expressed in rpm.
 */
__weak float_t MC_GetMecSpeedReferenceMotor1_F(void)
{
  return (MCI_GetMecSpeedRef_F(pMCI[M1]));
 8002608:	4b01      	ldr	r3, [pc, #4]	@ (8002610 <MC_GetMecSpeedReferenceMotor1_F+0x8>)
 800260a:	6818      	ldr	r0, [r3, #0]
 800260c:	f000 b92a 	b.w	8002864 <MCI_GetMecSpeedRef_F>
 8002610:	20001bb8 	.word	0x20001bb8

08002614 <MC_GetPhaseCurrentAmplitudeMotor1>:
 * @f]
 *
 */
__weak int16_t MC_GetPhaseCurrentAmplitudeMotor1(void)
{
  return (MCI_GetPhaseCurrentAmplitude(pMCI[M1]));
 8002614:	4b01      	ldr	r3, [pc, #4]	@ (800261c <MC_GetPhaseCurrentAmplitudeMotor1+0x8>)
 8002616:	6818      	ldr	r0, [r3, #0]
 8002618:	f000 b972 	b.w	8002900 <MCI_GetPhaseCurrentAmplitude>
 800261c:	20001bb8 	.word	0x20001bb8

08002620 <MC_GetPhaseVoltageAmplitudeMotor1>:
 * @f]
 *
 */
__weak int16_t MC_GetPhaseVoltageAmplitudeMotor1(void)
{
  return (MCI_GetPhaseVoltageAmplitude(pMCI[M1]));
 8002620:	4b01      	ldr	r3, [pc, #4]	@ (8002628 <MC_GetPhaseVoltageAmplitudeMotor1+0x8>)
 8002622:	6818      	ldr	r0, [r3, #0]
 8002624:	f000 b984 	b.w	8002930 <MCI_GetPhaseVoltageAmplitude>
 8002628:	20001bb8 	.word	0x20001bb8

0800262c <MC_AcknowledgeFaultMotor1>:
 * the function is called, nothing is done and false is returned. Otherwise, true is
 * returned.
 */
__weak bool MC_AcknowledgeFaultMotor1(void)
{
  return (MCI_FaultAcknowledged(pMCI[M1]));
 800262c:	4b01      	ldr	r3, [pc, #4]	@ (8002634 <MC_AcknowledgeFaultMotor1+0x8>)
 800262e:	6818      	ldr	r0, [r3, #0]
 8002630:	f000 b8c2 	b.w	80027b8 <MCI_FaultAcknowledged>
 8002634:	20001bb8 	.word	0x20001bb8

08002638 <MC_GetOccurredFaultsMotor1>:
 * See @ref fault_codes "Motor Control Faults" for a list of
 * of all possible faults codes.
 */
__weak uint16_t MC_GetOccurredFaultsMotor1(void)
{
  return (MCI_GetOccurredFaults(pMCI[M1]));
 8002638:	4b01      	ldr	r3, [pc, #4]	@ (8002640 <MC_GetOccurredFaultsMotor1+0x8>)
 800263a:	6818      	ldr	r0, [r3, #0]
 800263c:	f000 b886 	b.w	800274c <MCI_GetOccurredFaults>
 8002640:	20001bb8 	.word	0x20001bb8

08002644 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
  return (MCI_GetSTMState(pMCI[M1]));
 8002644:	4b01      	ldr	r3, [pc, #4]	@ (800264c <MC_GetSTMStateMotor1+0x8>)
 8002646:	6818      	ldr	r0, [r3, #0]
 8002648:	f000 b87e 	b.w	8002748 <MCI_GetSTMState>
 800264c:	20001bb8 	.word	0x20001bb8

08002650 <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */ //cstat !MISRAC2012-Rule-2.7 !RED-unused-param  !MISRAC2012-Rule-2.7  !MISRAC2012-Rule-8.13
__weak uint8_t MC_ProfilerCommand(uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return (MCP_CMD_UNKNOWN);
}
 8002650:	2002      	movs	r0, #2
 8002652:	4770      	bx	lr

08002654 <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop

08002658 <MC_APP_PostMediumFrequencyHook_M1>:
 * @brief Hook function called right after the Medium Frequency Task for Motor 1.
 *
 *
 *
 */
__weak void MC_APP_PostMediumFrequencyHook_M1(void)
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop

0800265c <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 800265c:	f04f 0c01 	mov.w	ip, #1
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8002660:	f240 3301 	movw	r3, #769	@ 0x301
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8002664:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = hFinalSpeed;
 8002668:	81c1      	strh	r1, [r0, #14]
    pHandle->hDurationms = hDurationms;
 800266a:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800266c:	8483      	strh	r3, [r0, #36]	@ 0x24
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;

#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800266e:	4770      	bx	lr

08002670 <MCI_ExecSpeedRamp_F>:
    /* Nothing to do */
  }
  else
  {
#endif
    float_t hFinalSpeed = ((FinalSpeed * (float_t)SPEED_UNIT) / (float_t)U_RPM);
 8002670:	eddf 7a06 	vldr	s15, [pc, #24]	@ 800268c <MCI_ExecSpeedRamp_F+0x1c>
 8002674:	ee20 0a27 	vmul.f32	s0, s0, s15
{
 8002678:	b508      	push	{r3, lr}
    MCI_ExecSpeedRamp(pHandle, (int16_t)hFinalSpeed, hDurationms);
 800267a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
{
 800267e:	460a      	mov	r2, r1
    MCI_ExecSpeedRamp(pHandle, (int16_t)hFinalSpeed, hDurationms);
 8002680:	ee10 3a10 	vmov	r3, s0
 8002684:	b219      	sxth	r1, r3
 8002686:	f7ff ffe9 	bl	800265c <MCI_ExecSpeedRamp>
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800268a:	bd08      	pop	{r3, pc}
 800268c:	3e2aaaab 	.word	0x3e2aaaab

08002690 <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8002690:	f04f 0c02 	mov.w	ip, #2
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8002694:	f240 4301 	movw	r3, #1025	@ 0x401
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8002698:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalTorque = hFinalTorque;
 800269c:	8201      	strh	r1, [r0, #16]
    pHandle->hDurationms = hDurationms;
 800269e:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80026a0:	8483      	strh	r3, [r0, #36]	@ 0x24
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80026a2:	4770      	bx	lr

080026a4 <MCI_SetCurrentReferences>:
  * function.

  @sa MCI_SetCurrentReferences_F
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 80026a4:	b082      	sub	sp, #8
  }
  else
  {
#endif

    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80026a6:	2203      	movs	r2, #3
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80026a8:	f240 4301 	movw	r3, #1025	@ 0x401
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80026ac:	7302      	strb	r2, [r0, #12]
    pHandle->Iqdref.q = Iqdref.q;
 80026ae:	f8c0 1012 	str.w	r1, [r0, #18]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80026b2:	8483      	strh	r3, [r0, #36]	@ 0x24
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80026b4:	b002      	add	sp, #8
 80026b6:	4770      	bx	lr

080026b8 <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80026b8:	8c03      	ldrh	r3, [r0, #32]
    pHandle->PastFaults |= hSetErrors;
 80026ba:	f8b0 c022 	ldrh.w	ip, [r0, #34]	@ 0x22
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80026be:	430b      	orrs	r3, r1
 80026c0:	ea23 0302 	bic.w	r3, r3, r2
    pHandle->PastFaults |= hSetErrors;
 80026c4:	ea41 010c 	orr.w	r1, r1, ip
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80026c8:	8403      	strh	r3, [r0, #32]
    pHandle->PastFaults |= hSetErrors;
 80026ca:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop

080026d0 <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 80026d0:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d000      	beq.n	80026da <MCI_ExecBufferedCommands+0xa>
 80026d8:	4770      	bx	lr
{
 80026da:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 80026dc:	7b02      	ldrb	r2, [r0, #12]
 80026de:	2a02      	cmp	r2, #2
 80026e0:	4604      	mov	r4, r0
 80026e2:	d021      	beq.n	8002728 <MCI_ExecBufferedCommands+0x58>
 80026e4:	2a03      	cmp	r2, #3
 80026e6:	d014      	beq.n	8002712 <MCI_ExecBufferedCommands+0x42>
 80026e8:	2a01      	cmp	r2, #1
 80026ea:	d119      	bne.n	8002720 <MCI_ExecBufferedCommands+0x50>
      {
        case MCI_CMD_EXECSPEEDRAMP:
        {
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80026ec:	6843      	ldr	r3, [r0, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 80026f4:	6800      	ldr	r0, [r0, #0]
 80026f6:	2103      	movs	r1, #3
 80026f8:	f008 fd6c 	bl	800b1d4 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 80026fc:	8ba2      	ldrh	r2, [r4, #28]
 80026fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002702:	6820      	ldr	r0, [r4, #0]
 8002704:	f008 fd6a 	bl	800b1dc <STC_ExecRamp>

        default:
          break;
      }

      if (commandHasBeenExecuted)
 8002708:	b150      	cbz	r0, 8002720 <MCI_ExecBufferedCommands+0x50>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 800270a:	2302      	movs	r3, #2
 800270c:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8002710:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8002712:	6842      	ldr	r2, [r0, #4]
 8002714:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8002718:	f8d0 3012 	ldr.w	r3, [r0, #18]
 800271c:	6113      	str	r3, [r2, #16]
      if (commandHasBeenExecuted)
 800271e:	e7f4      	b.n	800270a <MCI_ExecBufferedCommands+0x3a>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8002720:	2303      	movs	r3, #3
 8002722:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8002726:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8002728:	6843      	ldr	r3, [r0, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8002730:	6800      	ldr	r0, [r0, #0]
 8002732:	2104      	movs	r1, #4
 8002734:	f008 fd4e 	bl	800b1d4 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8002738:	8ba2      	ldrh	r2, [r4, #28]
 800273a:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 800273e:	6820      	ldr	r0, [r4, #0]
 8002740:	f008 fd4c 	bl	800b1dc <STC_ExecRamp>
          break;
 8002744:	e7e0      	b.n	8002708 <MCI_ExecBufferedCommands+0x38>
 8002746:	bf00      	nop

08002748 <MCI_GetSTMState>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
#endif
}
 8002748:	7fc0      	ldrb	r0, [r0, #31]
 800274a:	4770      	bx	lr

0800274c <MCI_GetOccurredFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
#endif
}
 800274c:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 800274e:	4770      	bx	lr

08002750 <MCI_GetCurrentFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
#endif
}
 8002750:	8c00      	ldrh	r0, [r0, #32]
 8002752:	4770      	bx	lr

08002754 <MCI_StartMotor>:
{
 8002754:	b510      	push	{r4, lr}
 8002756:	4604      	mov	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8002758:	f7ff fff6 	bl	8002748 <MCI_GetSTMState>
 800275c:	b108      	cbz	r0, 8002762 <MCI_StartMotor+0xe>
  bool retVal = false;
 800275e:	2000      	movs	r0, #0
}
 8002760:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8002762:	4620      	mov	r0, r4
 8002764:	f7ff fff2 	bl	800274c <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8002768:	2800      	cmp	r0, #0
 800276a:	d1f8      	bne.n	800275e <MCI_StartMotor+0xa>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 800276c:	4620      	mov	r0, r4
 800276e:	f7ff ffef 	bl	8002750 <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8002772:	2800      	cmp	r0, #0
 8002774:	d1f3      	bne.n	800275e <MCI_StartMotor+0xa>
      pHandle->DirectCommand = MCI_START;
 8002776:	2001      	movs	r0, #1
 8002778:	77a0      	strb	r0, [r4, #30]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800277a:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
}
 800277e:	bd10      	pop	{r4, pc}

08002780 <MCI_StopMotor>:
{
 8002780:	b538      	push	{r3, r4, r5, lr}
 8002782:	4605      	mov	r5, r0
    State = MCI_GetSTMState(pHandle);
 8002784:	f7ff ffe0 	bl	8002748 <MCI_GetSTMState>
    if ((IDLE == State) || (ICLWAIT == State))
 8002788:	4604      	mov	r4, r0
 800278a:	b118      	cbz	r0, 8002794 <MCI_StopMotor+0x14>
 800278c:	f1b0 040c 	subs.w	r4, r0, #12
 8002790:	bf18      	it	ne
 8002792:	2401      	movne	r4, #1
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8002794:	4628      	mov	r0, r5
 8002796:	f7ff ffd9 	bl	800274c <MCI_GetOccurredFaults>
 800279a:	b110      	cbz	r0, 80027a2 <MCI_StopMotor+0x22>
  bool retVal = false;
 800279c:	2400      	movs	r4, #0
}
 800279e:	4620      	mov	r0, r4
 80027a0:	bd38      	pop	{r3, r4, r5, pc}
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80027a2:	4628      	mov	r0, r5
 80027a4:	f7ff ffd4 	bl	8002750 <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80027a8:	2800      	cmp	r0, #0
 80027aa:	d1f7      	bne.n	800279c <MCI_StopMotor+0x1c>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80027ac:	2c00      	cmp	r4, #0
 80027ae:	d0f5      	beq.n	800279c <MCI_StopMotor+0x1c>
      pHandle->DirectCommand = MCI_STOP;
 80027b0:	2305      	movs	r3, #5
 80027b2:	77ab      	strb	r3, [r5, #30]
      retVal = true;
 80027b4:	e7f3      	b.n	800279e <MCI_StopMotor+0x1e>
 80027b6:	bf00      	nop

080027b8 <MCI_FaultAcknowledged>:
{
 80027b8:	b510      	push	{r4, lr}
 80027ba:	4604      	mov	r4, r0
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80027bc:	f7ff ffc4 	bl	8002748 <MCI_GetSTMState>
 80027c0:	280b      	cmp	r0, #11
 80027c2:	d001      	beq.n	80027c8 <MCI_FaultAcknowledged+0x10>
  bool reVal = false;
 80027c4:	2000      	movs	r0, #0
}
 80027c6:	bd10      	pop	{r4, pc}
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80027c8:	4620      	mov	r0, r4
 80027ca:	f7ff ffc1 	bl	8002750 <MCI_GetCurrentFaults>
 80027ce:	2800      	cmp	r0, #0
 80027d0:	d1f8      	bne.n	80027c4 <MCI_FaultAcknowledged+0xc>
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 80027d2:	2302      	movs	r3, #2
 80027d4:	77a3      	strb	r3, [r4, #30]
      pHandle->PastFaults = MC_NO_FAULTS;
 80027d6:	8460      	strh	r0, [r4, #34]	@ 0x22
      reVal = true;
 80027d8:	2001      	movs	r0, #1
}
 80027da:	bd10      	pop	{r4, pc}

080027dc <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 80027dc:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 80027de:	8c00      	ldrh	r0, [r0, #32]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 80027e0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop

080027e8 <MCI_GetControlMode>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 80027e8:	f890 0025 	ldrb.w	r0, [r0, #37]	@ 0x25
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop

080027f0 <MCI_GetImposedMotorDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->lastCommand)
 80027f0:	7b03      	ldrb	r3, [r0, #12]
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d013      	beq.n	800281e <MCI_GetImposedMotorDirection+0x2e>
 80027f6:	2b03      	cmp	r3, #3
 80027f8:	d009      	beq.n	800280e <MCI_GetImposedMotorDirection+0x1e>
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d117      	bne.n	800282e <MCI_GetImposedMotorDirection+0x3e>
    {
      case MCI_CMD_EXECSPEEDRAMP:
      {
        if (pHandle->hFinalSpeed < 0)
 80027fe:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
  int16_t retVal = 1;
 8002802:	2b00      	cmp	r3, #0
 8002804:	bfb4      	ite	lt
 8002806:	f04f 30ff 	movlt.w	r0, #4294967295
 800280a:	2001      	movge	r0, #1
 800280c:	4770      	bx	lr
        break;
      }

      case MCI_CMD_SETCURRENTREFERENCES:
      {
        if (pHandle->Iqdref.q < 0)
 800280e:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
  int16_t retVal = 1;
 8002812:	2b00      	cmp	r3, #0
 8002814:	bfb4      	ite	lt
 8002816:	f04f 30ff 	movlt.w	r0, #4294967295
 800281a:	2001      	movge	r0, #1
 800281c:	4770      	bx	lr
        if (pHandle->hFinalTorque < 0)
 800281e:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
  int16_t retVal = 1;
 8002822:	2b00      	cmp	r3, #0
 8002824:	bfb4      	ite	lt
 8002826:	f04f 30ff 	movlt.w	r0, #4294967295
 800282a:	2001      	movge	r0, #1
 800282c:	4770      	bx	lr
 800282e:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (retVal);
}
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop

08002834 <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 8002834:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop

0800283c <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 800283c:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop

08002844 <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 8002844:	8b80      	ldrh	r0, [r0, #28]
 8002846:	4770      	bx	lr

08002848 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8002848:	6803      	ldr	r3, [r0, #0]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 800284a:	2200      	movs	r2, #0
 800284c:	60da      	str	r2, [r3, #12]
    pHandle->IncDecAmount = 0;
 800284e:	619a      	str	r2, [r3, #24]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop

08002854 <MCI_GetAvrgMecSpeedUnit>:
static inline SpeednPosFdbk_Handle_t *STC_GetSpeedSensor(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
 8002854:	6803      	ldr	r3, [r0, #0]
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 8002856:	6958      	ldr	r0, [r3, #20]
 8002858:	f008 bc54 	b.w	800b104 <SPD_GetAvrgMecSpeedUnit>

0800285c <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 800285c:	6800      	ldr	r0, [r0, #0]
 800285e:	f008 bcb5 	b.w	800b1cc <STC_GetMecSpeedRefUnit>
 8002862:	bf00      	nop

08002864 <MCI_GetMecSpeedRef_F>:
  *
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak float_t MCI_GetMecSpeedRef_F(MCI_Handle_t *pHandle)
{
 8002864:	b508      	push	{r3, lr}
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0.0f :
          (((float_t)STC_GetMecSpeedRefUnit(pHandle->pSTC) * (float_t)U_RPM) / (float_t)SPEED_UNIT));
#else
  return ((((float_t)STC_GetMecSpeedRefUnit(pHandle->pSTC) * (float_t)U_RPM) / (float_t)SPEED_UNIT));
 8002866:	6800      	ldr	r0, [r0, #0]
 8002868:	f008 fcb0 	bl	800b1cc <STC_GetMecSpeedRefUnit>
 800286c:	ee07 0a90 	vmov	s15, r0
 8002870:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002874:	eeb1 0a08 	vmov.f32	s0, #24	@ 0x40c00000  6.0
#endif
}
 8002878:	ee27 0a80 	vmul.f32	s0, s15, s0
 800287c:	bd08      	pop	{r3, pc}
 800287e:	bf00      	nop

08002880 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 8002880:	6843      	ldr	r3, [r0, #4]
 8002882:	6818      	ldr	r0, [r3, #0]
 8002884:	b283      	uxth	r3, r0
 8002886:	f36f 000f 	bfc	r0, #0, #16
{
 800288a:	b082      	sub	sp, #8
#endif
}
 800288c:	4318      	orrs	r0, r3
 800288e:	b002      	add	sp, #8
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop

08002894 <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 8002894:	6843      	ldr	r3, [r0, #4]
 8002896:	6858      	ldr	r0, [r3, #4]
 8002898:	b283      	uxth	r3, r0
 800289a:	f36f 000f 	bfc	r0, #0, #16
{
 800289e:	b082      	sub	sp, #8
#endif
}
 80028a0:	4318      	orrs	r0, r3
 80028a2:	b002      	add	sp, #8
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop

080028a8 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 80028a8:	6843      	ldr	r3, [r0, #4]
 80028aa:	68d8      	ldr	r0, [r3, #12]
 80028ac:	b283      	uxth	r3, r0
 80028ae:	f36f 000f 	bfc	r0, #0, #16
{
 80028b2:	b082      	sub	sp, #8
#endif
}
 80028b4:	4318      	orrs	r0, r3
 80028b6:	b002      	add	sp, #8
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop

080028bc <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 80028bc:	6843      	ldr	r3, [r0, #4]
 80028be:	6918      	ldr	r0, [r3, #16]
 80028c0:	b283      	uxth	r3, r0
 80028c2:	f36f 000f 	bfc	r0, #0, #16
{
 80028c6:	b082      	sub	sp, #8
#endif
}
 80028c8:	4318      	orrs	r0, r3
 80028ca:	b002      	add	sp, #8
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop

080028d0 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 80028d0:	6843      	ldr	r3, [r0, #4]
 80028d2:	f8d3 0016 	ldr.w	r0, [r3, #22]
 80028d6:	b283      	uxth	r3, r0
 80028d8:	f36f 000f 	bfc	r0, #0, #16
{
 80028dc:	b082      	sub	sp, #8
#endif
}
 80028de:	4318      	orrs	r0, r3
 80028e0:	b002      	add	sp, #8
 80028e2:	4770      	bx	lr

080028e4 <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 80028e4:	6843      	ldr	r3, [r0, #4]
 80028e6:	f8d3 001a 	ldr.w	r0, [r3, #26]
 80028ea:	b283      	uxth	r3, r0
 80028ec:	f36f 000f 	bfc	r0, #0, #16
{
 80028f0:	b082      	sub	sp, #8
#endif
}
 80028f2:	4318      	orrs	r0, r3
 80028f4:	b002      	add	sp, #8
 80028f6:	4770      	bx	lr

080028f8 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 80028f8:	6843      	ldr	r3, [r0, #4]
#endif
}
 80028fa:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 80028fe:	4770      	bx	lr

08002900 <MCI_GetPhaseCurrentAmplitude>:
    wAux = 0;
  }
  else
  {
#endif
  Local_Curr = pHandle->pFOCVars->Ialphabeta;
 8002900:	6842      	ldr	r2, [r0, #4]
 8002902:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
 8002906:	f9b2 0006 	ldrsh.w	r0, [r2, #6]
 800290a:	b672      	cpsid	i
static inline int16_t MCM_Modulus(int16_t alpha, int16_t beta)
{
  uint32_t temp_val;
  __disable_irq();
  /* Configure and call to CORDIC- */
  WRITE_REG(CORDIC->CSR,CORDIC_CONFIG_MODULUS);
 800290c:	4a06      	ldr	r2, [pc, #24]	@ (8002928 <MCI_GetPhaseCurrentAmplitude+0x28>)
 800290e:	4907      	ldr	r1, [pc, #28]	@ (800292c <MCI_GetPhaseCurrentAmplitude+0x2c>)
 8002910:	6011      	str	r1, [r2, #0]
  LL_CORDIC_WriteData(CORDIC, (((uint32_t)beta << 16U) | (uint32_t)alpha));
 8002912:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8002916:	6053      	str	r3, [r2, #4]
  return ((READ_BIT(CORDICx->CSR, CORDIC_CSR_RRDY) == (CORDIC_CSR_RRDY)) ? 1U : 0U);
 8002918:	6813      	ldr	r3, [r2, #0]
 800291a:	2b00      	cmp	r3, #0
 800291c:	dafc      	bge.n	8002918 <MCI_GetPhaseCurrentAmplitude+0x18>
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(const CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 800291e:	6890      	ldr	r0, [r2, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8002920:	b662      	cpsie	i
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif

  return (wAux);
}
 8002922:	b200      	sxth	r0, r0
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	40020c00 	.word	0x40020c00
 800292c:	00600063 	.word	0x00600063

08002930 <MCI_GetPhaseVoltageAmplitude>:
#endif
    alphabeta_t Local_Voltage;
    int32_t wAux1;
    int32_t wAux2;

    Local_Voltage = pHandle->pFOCVars->Valphabeta;
 8002930:	6842      	ldr	r2, [r0, #4]
{
 8002932:	b508      	push	{r3, lr}
    Local_Voltage = pHandle->pFOCVars->Valphabeta;
 8002934:	f9b2 301c 	ldrsh.w	r3, [r2, #28]
 8002938:	f9b2 001a 	ldrsh.w	r0, [r2, #26]
    wAux1 = (int32_t)(Local_Voltage.alpha) * Local_Voltage.alpha;
    wAux2 = (int32_t)(Local_Voltage.beta) * Local_Voltage.beta;
 800293c:	fb03 f303 	mul.w	r3, r3, r3

    wAux1 += wAux2;
    wAux1 = MCM_Sqrt(wAux1);
 8002940:	fb00 3000 	mla	r0, r0, r0, r3
 8002944:	f000 f8ac 	bl	8002aa0 <MCM_Sqrt>

    if (wAux1 > INT16_MAX)
 8002948:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800294c:	4298      	cmp	r0, r3
 800294e:	bfa8      	it	ge
 8002950:	4618      	movge	r0, r3
    temp_wAux = (int16_t)wAux1;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (temp_wAux);
}
 8002952:	b200      	sxth	r0, r0
 8002954:	bd08      	pop	{r3, pc}
 8002956:	bf00      	nop

08002958 <MCI_Clear_Iqdref>:
/**
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 8002958:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 800295a:	e9d0 0400 	ldrd	r0, r4, [r0]
 800295e:	f008 fcbf 	bl	800b2e0 <STC_GetDefaultIqdref>
 8002962:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002966:	8220      	strh	r0, [r4, #16]
 8002968:	8263      	strh	r3, [r4, #18]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800296a:	bd10      	pop	{r4, pc}

0800296c <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format.
  * @retval Stator values alpha and beta in alphabeta_t format.
  */
__weak alphabeta_t MCM_Clarke(ab_t Input)
{
 800296c:	f3c0 430f 	ubfx	r3, r0, #16, #16
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8002970:	f644 11e6 	movw	r1, #18918	@ 0x49e6
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8002974:	f24b 621a 	movw	r2, #46618	@ 0xb61a
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8002978:	fb13 f301 	smulbb	r3, r3, r1
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 800297c:	fb10 f202 	smulbb	r2, r0, r2
 8002980:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 8002984:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
{
 8002988:	b084      	sub	sp, #16
 800298a:	b203      	sxth	r3, r0
  if (wbeta_tmp > INT16_MAX)
 800298c:	da05      	bge.n	800299a <MCM_Clarke+0x2e>
 800298e:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 8002990:	f511 4f00 	cmn.w	r1, #32768	@ 0x8000
 8002994:	da0c      	bge.n	80029b0 <MCM_Clarke+0x44>
 8002996:	4a09      	ldr	r2, [pc, #36]	@ (80029bc <MCM_Clarke+0x50>)
 8002998:	e001      	b.n	800299e <MCM_Clarke+0x32>
 800299a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  else
  {
    /* Nothing to do */
  }

  return (Output);
 800299e:	b29b      	uxth	r3, r3
 80029a0:	2000      	movs	r0, #0
 80029a2:	f363 000f 	bfi	r0, r3, #0, #16
 80029a6:	b293      	uxth	r3, r2
 80029a8:	f363 401f 	bfi	r0, r3, #16, #16
}
 80029ac:	b004      	add	sp, #16
 80029ae:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 80029b0:	4802      	ldr	r0, [pc, #8]	@ (80029bc <MCM_Clarke+0x50>)
 80029b2:	b20a      	sxth	r2, r1
 80029b4:	4282      	cmp	r2, r0
 80029b6:	bfb8      	it	lt
 80029b8:	4602      	movlt	r2, r0
 80029ba:	e7f0      	b.n	800299e <MCM_Clarke+0x32>
 80029bc:	ffff8001 	.word	0xffff8001

080029c0 <MCM_Trig_Functions>:
  } CosSin;
  //cstat +MISRAC2012-Rule-19.2
  /* Configure CORDIC */
  /* Misra  violation Rule 11.4 A�Conversion�should�not�be�performed�between�a�
   * pointer�to�object and an integer type */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 80029c0:	4b06      	ldr	r3, [pc, #24]	@ (80029dc <MCM_Trig_Functions+0x1c>)
  /* Misra  violation Rule�11.4 A�Conversion�should�not�be�performed�between�a
   * pointer�to�object and an integer type */
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 80029c2:	f100 40ff 	add.w	r0, r0, #2139095040	@ 0x7f800000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 80029c6:	f04f 1260 	mov.w	r2, #6291552	@ 0x600060
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 80029ca:	f500 00fe 	add.w	r0, r0, #8323072	@ 0x7f0000
{
 80029ce:	b082      	sub	sp, #8
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 80029d0:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 80029d2:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 80029d4:	6898      	ldr	r0, [r3, #8]
  /* Read angle */
  /* Misra  violation Rule�11.4 A�Conversion�should�not�be�performed between�a
   * pointer�to object and an integer type */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components); //cstat !UNION-type-punning
}
 80029d6:	b002      	add	sp, #8
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	40020c00 	.word	0x40020c00

080029e0 <MCM_Park>:
{
 80029e0:	b530      	push	{r4, r5, lr}
 80029e2:	4605      	mov	r5, r0
 80029e4:	4604      	mov	r4, r0
 80029e6:	b085      	sub	sp, #20
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 80029e8:	4608      	mov	r0, r1
 80029ea:	f7ff ffe9 	bl	80029c0 <MCM_Trig_Functions>
 80029ee:	b22d      	sxth	r5, r5
 80029f0:	b201      	sxth	r1, r0
 80029f2:	1424      	asrs	r4, r4, #16
 80029f4:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 80029f6:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80029fa:	fb04 3310 	mls	r3, r4, r0, r3
  if (wqd_tmp > INT16_MAX)
 80029fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a02:	da05      	bge.n	8002a10 <MCM_Park+0x30>
 8002a04:	13da      	asrs	r2, r3, #15
  else if (wqd_tmp < (-32768))
 8002a06:	f512 4f00 	cmn.w	r2, #32768	@ 0x8000
 8002a0a:	da22      	bge.n	8002a52 <MCM_Park+0x72>
 8002a0c:	4a14      	ldr	r2, [pc, #80]	@ (8002a60 <MCM_Park+0x80>)
 8002a0e:	e001      	b.n	8002a14 <MCM_Park+0x34>
 8002a10:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 8002a14:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8002a18:	fb05 4400 	mla	r4, r5, r0, r4
  if (wqd_tmp > INT16_MAX)
 8002a1c:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8002a20:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 8002a24:	da04      	bge.n	8002a30 <MCM_Park+0x50>
  else if (wqd_tmp < (-32768))
 8002a26:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8002a2a:	da0c      	bge.n	8002a46 <MCM_Park+0x66>
 8002a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a60 <MCM_Park+0x80>)
 8002a2e:	e001      	b.n	8002a34 <MCM_Park+0x54>
 8002a30:	f647 73ff 	movw	r3, #32767	@ 0x7fff
  return (Output);
 8002a34:	b292      	uxth	r2, r2
 8002a36:	2000      	movs	r0, #0
 8002a38:	f362 000f 	bfi	r0, r2, #0, #16
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	f363 401f 	bfi	r0, r3, #16, #16
}
 8002a42:	b005      	add	sp, #20
 8002a44:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 8002a46:	4906      	ldr	r1, [pc, #24]	@ (8002a60 <MCM_Park+0x80>)
 8002a48:	b21b      	sxth	r3, r3
 8002a4a:	428b      	cmp	r3, r1
 8002a4c:	bfb8      	it	lt
 8002a4e:	460b      	movlt	r3, r1
 8002a50:	e7f0      	b.n	8002a34 <MCM_Park+0x54>
    hqd_tmp = ((int16_t)wqd_tmp);
 8002a52:	4b03      	ldr	r3, [pc, #12]	@ (8002a60 <MCM_Park+0x80>)
 8002a54:	b212      	sxth	r2, r2
 8002a56:	429a      	cmp	r2, r3
 8002a58:	bfb8      	it	lt
 8002a5a:	461a      	movlt	r2, r3
 8002a5c:	e7da      	b.n	8002a14 <MCM_Park+0x34>
 8002a5e:	bf00      	nop
 8002a60:	ffff8001 	.word	0xffff8001

08002a64 <MCM_Rev_Park>:
{
 8002a64:	b530      	push	{r4, r5, lr}
 8002a66:	4605      	mov	r5, r0
 8002a68:	b085      	sub	sp, #20
 8002a6a:	4604      	mov	r4, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8002a6c:	4608      	mov	r0, r1
 8002a6e:	f7ff ffa7 	bl	80029c0 <MCM_Trig_Functions>
 8002a72:	1424      	asrs	r4, r4, #16
 8002a74:	1402      	asrs	r2, r0, #16
 8002a76:	b22d      	sxth	r5, r5
 8002a78:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8002a7a:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 8002a7e:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 8002a82:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8002a86:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 8002a8a:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 8002a8e:	2000      	movs	r0, #0
 8002a90:	f363 000f 	bfi	r0, r3, #0, #16
 8002a94:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8002a98:	f364 401f 	bfi	r0, r4, #16, #16
}
 8002a9c:	b005      	add	sp, #20
 8002a9e:	bd30      	pop	{r4, r5, pc}

08002aa0 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 8002aa0:	2800      	cmp	r0, #0
 8002aa2:	dd09      	ble.n	8002ab8 <MCM_Sqrt+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002aa4:	b672      	cpsid	i
  {
    uint32_t retVal;
    /* Disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 8002aa6:	4b05      	ldr	r3, [pc, #20]	@ (8002abc <MCM_Sqrt+0x1c>)
 8002aa8:	f240 1269 	movw	r2, #361	@ 0x169
 8002aac:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 8002aae:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8002ab0:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, ((uint32_t)wInput));
    /* Read sqrt and return */
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
    retVal = (LL_CORDIC_ReadData(CORDIC)) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8002ab2:	0bc0      	lsrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 8002ab4:	b662      	cpsie	i
}
 8002ab6:	4770      	bx	lr
    __enable_irq();

  }
  else
  {
    wtemprootnew = (int32_t)0;
 8002ab8:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 8002aba:	4770      	bx	lr
 8002abc:	40020c00 	.word	0x40020c00

08002ac0 <MCboot>:
{
  /* USER CODE BEGIN MCboot 0 */

  /* USER CODE END MCboot 0 */

  if (MC_NULL == pMCIList)
 8002ac0:	b310      	cbz	r0, 8002b08 <MCboot+0x48>
{
 8002ac2:	b538      	push	{r3, r4, r5, lr}
    /* Nothing to do */
  }
  else
  {

    bMCBootCompleted = (uint8_t )0;
 8002ac4:	4d11      	ldr	r5, [pc, #68]	@ (8002b0c <MCboot+0x4c>)
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	702b      	strb	r3, [r5, #0]
 8002aca:	4604      	mov	r4, r0

    /*************************************************/
    /*    FOC initialization         */
    /*************************************************/
    FOC_Init();
 8002acc:	f000 fa12 	bl	8002ef4 <FOC_Init>

    ASPEP_start(&aspepOverUartA);
 8002ad0:	480f      	ldr	r0, [pc, #60]	@ (8002b10 <MCboot+0x50>)
 8002ad2:	f7fe fe35 	bl	8001740 <ASPEP_start>
    /* USER CODE END MCboot 1 */

    /******************************************************/
    /*   PID component initialization: speed regulation   */
    /******************************************************/
    PID_HandleInit(&PIDSpeedHandle_M1);
 8002ad6:	480f      	ldr	r0, [pc, #60]	@ (8002b14 <MCboot+0x54>)
 8002ad8:	f007 f94e 	bl	8009d78 <PID_HandleInit>

    /****************************************************/
    /*   Virtual speed sensor component initialization  */
    /****************************************************/
    VSS_Init(&VirtualSpeedSensorM1);
 8002adc:	480e      	ldr	r0, [pc, #56]	@ (8002b18 <MCboot+0x58>)
 8002ade:	f008 fee1 	bl	800b8a4 <VSS_Init>

    /********************************************************/
    /*   Bus voltage sensor component initialization        */
    /********************************************************/
    (void)RCM_RegisterRegConv(&VbusRegConv_M1);
 8002ae2:	480e      	ldr	r0, [pc, #56]	@ (8002b1c <MCboot+0x5c>)
 8002ae4:	f002 f902 	bl	8004cec <RCM_RegisterRegConv>
    RVBS_Init(&BusVoltageSensor_M1);
 8002ae8:	480d      	ldr	r0, [pc, #52]	@ (8002b20 <MCboot+0x60>)
 8002aea:	f008 f955 	bl	800ad98 <RVBS_Init>

    /*******************************************************/
    /*   Temperature measurement component initialization  */
    /*******************************************************/
    (void)RCM_RegisterRegConv(&TempRegConv_M1);
 8002aee:	480d      	ldr	r0, [pc, #52]	@ (8002b24 <MCboot+0x64>)
 8002af0:	f002 f8fc 	bl	8004cec <RCM_RegisterRegConv>
    NTC_Init(&TempSensor_M1);
 8002af4:	480c      	ldr	r0, [pc, #48]	@ (8002b28 <MCboot+0x68>)
 8002af6:	f007 f903 	bl	8009d00 <NTC_Init>

    pMCIList[M1] = &Mci[M1];
 8002afa:	4b0c      	ldr	r3, [pc, #48]	@ (8002b2c <MCboot+0x6c>)
 8002afc:	6023      	str	r3, [r4, #0]

    /* Applicative hook in MCBoot() */
    MC_APP_BootHook();
 8002afe:	f7ff fda9 	bl	8002654 <MC_APP_BootHook>

    /* USER CODE BEGIN MCboot 2 */

    /* USER CODE END MCboot 2 */

    bMCBootCompleted = 1U;
 8002b02:	2301      	movs	r3, #1
 8002b04:	702b      	strb	r3, [r5, #0]
  }
}
 8002b06:	bd38      	pop	{r3, r4, r5, pc}
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	20000a24 	.word	0x20000a24
 8002b10:	20000464 	.word	0x20000464
 8002b14:	2000033c 	.word	0x2000033c
 8002b18:	200003d0 	.word	0x200003d0
 8002b1c:	20000394 	.word	0x20000394
 8002b20:	20000378 	.word	0x20000378
 8002b24:	200003c0 	.word	0x200003c0
 8002b28:	200003a4 	.word	0x200003a4
 8002b2c:	20000004 	.word	0x20000004

08002b30 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8002b30:	4b01      	ldr	r3, [pc, #4]	@ (8002b38 <TSK_SetChargeBootCapDelayM1+0x8>)
 8002b32:	8018      	strh	r0, [r3, #0]
}
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	20000a28 	.word	0x20000a28

08002b3c <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 8002b3c:	4b03      	ldr	r3, [pc, #12]	@ (8002b4c <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 8002b3e:	8818      	ldrh	r0, [r3, #0]
 8002b40:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8002b42:	fab0 f080 	clz	r0, r0
 8002b46:	0940      	lsrs	r0, r0, #5
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	20000a28 	.word	0x20000a28

08002b50 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8002b50:	4b01      	ldr	r3, [pc, #4]	@ (8002b58 <TSK_SetStopPermanencyTimeM1+0x8>)
 8002b52:	8018      	strh	r0, [r3, #0]
}
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	20000a26 	.word	0x20000a26

08002b5c <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8002b5c:	4b03      	ldr	r3, [pc, #12]	@ (8002b6c <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8002b5e:	8818      	ldrh	r0, [r3, #0]
 8002b60:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8002b62:	fab0 f080 	clz	r0, r0
 8002b66:	0940      	lsrs	r0, r0, #5
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	20000a26 	.word	0x20000a26

08002b70 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8002b70:	b508      	push	{r3, lr}
  uint8_t bMotorNbr;
  bMotorNbr = 0;
  /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */
  FOC_HighFrequencyTask(bMotorNbr);
 8002b72:	2000      	movs	r0, #0
 8002b74:	f000 fbd8 	bl	8003328 <FOC_HighFrequencyTask>

  /* USER CODE BEGIN HighFrequencyTask 1 */

  /* USER CODE END HighFrequencyTask 1 */

  GLOBAL_TIMESTAMP++;
 8002b78:	4a06      	ldr	r2, [pc, #24]	@ (8002b94 <TSK_HighFrequencyTask+0x24>)
  if (0U == MCPA_UART_A.Mark)
 8002b7a:	4807      	ldr	r0, [pc, #28]	@ (8002b98 <TSK_HighFrequencyTask+0x28>)
  GLOBAL_TIMESTAMP++;
 8002b7c:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8002b7e:	f890 1029 	ldrb.w	r1, [r0, #41]	@ 0x29
  GLOBAL_TIMESTAMP++;
 8002b82:	3301      	adds	r3, #1
 8002b84:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8002b86:	b909      	cbnz	r1, 8002b8c <TSK_HighFrequencyTask+0x1c>
    MCPA_dataLog (&MCPA_UART_A);
  }

  return (bMotorNbr);

}
 8002b88:	2000      	movs	r0, #0
 8002b8a:	bd08      	pop	{r3, pc}
    MCPA_dataLog (&MCPA_UART_A);
 8002b8c:	f006 ff3c 	bl	8009a08 <MCPA_dataLog>
}
 8002b90:	2000      	movs	r0, #0
 8002b92:	bd08      	pop	{r3, pc}
 8002b94:	20001c20 	.word	0x20001c20
 8002b98:	20000428 	.word	0x20000428

08002b9c <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8002b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint8_t lbmotor = M1;
  const uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
  if (M1 == bMotor)
 8002b9e:	4604      	mov	r4, r0
 8002ba0:	b198      	cbz	r0, 8002bca <TSK_SafetyTask_PWMOFF+0x2e>
  {
    /* Nothing to do */
  }

/* Due to warning array subscript 1 is above array bounds of PWMC_Handle_t *[1] [-Warray-bounds] */
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8002ba2:	4e21      	ldr	r6, [pc, #132]	@ (8002c28 <TSK_SafetyTask_PWMOFF+0x8c>)
 8002ba4:	6830      	ldr	r0, [r6, #0]
 8002ba6:	f001 f803 	bl	8003bb0 <PWMC_IsFaultOccurred>
 8002baa:	4601      	mov	r1, r0
  }
  else
  {
    /* Nothing to do */
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 8002bac:	4d1f      	ldr	r5, [pc, #124]	@ (8002c2c <TSK_SafetyTask_PWMOFF+0x90>)
 8002bae:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8002bb2:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8002bb6:	43ca      	mvns	r2, r1
 8002bb8:	4628      	mov	r0, r5
 8002bba:	b292      	uxth	r2, r2
 8002bbc:	f7ff fd7c 	bl	80026b8 <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8002bc0:	4628      	mov	r0, r5
 8002bc2:	f7ff fe0b 	bl	80027dc <MCI_GetFaultState>
 8002bc6:	b9d8      	cbnz	r0, 8002c00 <TSK_SafetyTask_PWMOFF+0x64>
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8002bc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 8002bca:	4819      	ldr	r0, [pc, #100]	@ (8002c30 <TSK_SafetyTask_PWMOFF+0x94>)
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8002bcc:	4e16      	ldr	r6, [pc, #88]	@ (8002c28 <TSK_SafetyTask_PWMOFF+0x8c>)
    uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 8002bce:	f002 f9af 	bl	8004f30 <RCM_ExecRegularConv>
 8002bd2:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(&TempSensor_M1, rawValueM1);
 8002bd4:	4817      	ldr	r0, [pc, #92]	@ (8002c34 <TSK_SafetyTask_PWMOFF+0x98>)
 8002bd6:	f007 f8a5 	bl	8009d24 <NTC_CalcAvTemp>
 8002bda:	4607      	mov	r7, r0
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8002bdc:	6830      	ldr	r0, [r6, #0]
 8002bde:	f000 ffe7 	bl	8003bb0 <PWMC_IsFaultOccurred>
 8002be2:	4605      	mov	r5, r0
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 8002be4:	4814      	ldr	r0, [pc, #80]	@ (8002c38 <TSK_SafetyTask_PWMOFF+0x9c>)
 8002be6:	f002 f9a3 	bl	8004f30 <RCM_ExecRegularConv>
 8002bea:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 8002bec:	4813      	ldr	r0, [pc, #76]	@ (8002c3c <TSK_SafetyTask_PWMOFF+0xa0>)
 8002bee:	f008 f8ff 	bl	800adf0 <RVBS_CalcAvVbus>
 8002bf2:	4307      	orrs	r7, r0
 8002bf4:	f007 070e 	and.w	r7, r7, #14
 8002bf8:	ea45 0107 	orr.w	r1, r5, r7
 8002bfc:	b289      	uxth	r1, r1
 8002bfe:	e7d5      	b.n	8002bac <TSK_SafetyTask_PWMOFF+0x10>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002c00:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002c04:	f000 ff88 	bl	8003b18 <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0U)
 8002c08:	480d      	ldr	r0, [pc, #52]	@ (8002c40 <TSK_SafetyTask_PWMOFF+0xa4>)
 8002c0a:	f890 3029 	ldrb.w	r3, [r0, #41]	@ 0x29
 8002c0e:	b923      	cbnz	r3, 8002c1a <TSK_SafetyTask_PWMOFF+0x7e>
    FOC_Clear(bMotor);
 8002c10:	4620      	mov	r0, r4
}
 8002c12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    FOC_Clear(bMotor);
 8002c16:	f000 b933 	b.w	8002e80 <FOC_Clear>
      MCPA_flushDataLog (&MCPA_UART_A);
 8002c1a:	f006 ffb3 	bl	8009b84 <MCPA_flushDataLog>
    FOC_Clear(bMotor);
 8002c1e:	4620      	mov	r0, r4
}
 8002c20:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    FOC_Clear(bMotor);
 8002c24:	f000 b92c 	b.w	8002e80 <FOC_Clear>
 8002c28:	20000a14 	.word	0x20000a14
 8002c2c:	20000004 	.word	0x20000004
 8002c30:	200003c0 	.word	0x200003c0
 8002c34:	200003a4 	.word	0x200003a4
 8002c38:	20000394 	.word	0x20000394
 8002c3c:	20000378 	.word	0x20000378
 8002c40:	20000428 	.word	0x20000428

08002c44 <TSK_SafetyTask>:
{
 8002c44:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8002c46:	4b06      	ldr	r3, [pc, #24]	@ (8002c60 <TSK_SafetyTask+0x1c>)
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d000      	beq.n	8002c50 <TSK_SafetyTask+0xc>
}
 8002c4e:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8002c50:	2000      	movs	r0, #0
 8002c52:	f7ff ffa3 	bl	8002b9c <TSK_SafetyTask_PWMOFF>
}
 8002c56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 8002c5a:	f002 ba31 	b.w	80050c0 <RCM_ExecUserConv>
 8002c5e:	bf00      	nop
 8002c60:	20000a24 	.word	0x20000a24

08002c64 <MC_RunMotorControlTasks>:
  if (0U == bMCBootCompleted)
 8002c64:	4b1e      	ldr	r3, [pc, #120]	@ (8002ce0 <MC_RunMotorControlTasks+0x7c>)
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	b1cb      	cbz	r3, 8002c9e <MC_RunMotorControlTasks+0x3a>
{
 8002c6a:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8002c6c:	4c1d      	ldr	r4, [pc, #116]	@ (8002ce4 <MC_RunMotorControlTasks+0x80>)
 8002c6e:	8823      	ldrh	r3, [r4, #0]
 8002c70:	b1b3      	cbz	r3, 8002ca0 <MC_RunMotorControlTasks+0x3c>
      hMFTaskCounterM1--;
 8002c72:	3b01      	subs	r3, #1
 8002c74:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 8002c76:	4a1c      	ldr	r2, [pc, #112]	@ (8002ce8 <MC_RunMotorControlTasks+0x84>)
      hMFTaskCounterM1--;
 8002c78:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8002c7a:	8813      	ldrh	r3, [r2, #0]
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	b11b      	cbz	r3, 8002c88 <MC_RunMotorControlTasks+0x24>
      hBootCapDelayCounterM1--;
 8002c80:	8813      	ldrh	r3, [r2, #0]
 8002c82:	3b01      	subs	r3, #1
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8002c88:	4a18      	ldr	r2, [pc, #96]	@ (8002cec <MC_RunMotorControlTasks+0x88>)
 8002c8a:	8813      	ldrh	r3, [r2, #0]
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	b11b      	cbz	r3, 8002c98 <MC_RunMotorControlTasks+0x34>
      hStopPermanencyCounterM1--;
 8002c90:	8813      	ldrh	r3, [r2, #0]
 8002c92:	3b01      	subs	r3, #1
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	8013      	strh	r3, [r2, #0]
    TSK_SafetyTask();
 8002c98:	f7ff ffd4 	bl	8002c44 <TSK_SafetyTask>
}
 8002c9c:	bd70      	pop	{r4, r5, r6, pc}
 8002c9e:	4770      	bx	lr
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002ca0:	4d13      	ldr	r5, [pc, #76]	@ (8002cf0 <MC_RunMotorControlTasks+0x8c>)
      TSK_MediumFrequencyTaskM1();
 8002ca2:	f000 f9bb 	bl	800301c <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 8002ca6:	f7ff fcd7 	bl	8002658 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002caa:	4629      	mov	r1, r5
 8002cac:	f851 0b0c 	ldr.w	r0, [r1], #12
 8002cb0:	6883      	ldr	r3, [r0, #8]
 8002cb2:	4798      	blx	r3
 8002cb4:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8002cb6:	b130      	cbz	r0, 8002cc6 <MC_RunMotorControlTasks+0x62>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8002cb8:	4629      	mov	r1, r5
 8002cba:	220a      	movs	r2, #10
 8002cbc:	f851 0b08 	ldr.w	r0, [r1], #8
 8002cc0:	6803      	ldr	r3, [r0, #0]
 8002cc2:	4798      	blx	r3
 8002cc4:	b908      	cbnz	r0, 8002cca <MC_RunMotorControlTasks+0x66>
{
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e7d5      	b.n	8002c76 <MC_RunMotorControlTasks+0x12>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8002cca:	4628      	mov	r0, r5
 8002ccc:	f000 fc96 	bl	80035fc <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8002cd0:	6828      	ldr	r0, [r5, #0]
 8002cd2:	89ea      	ldrh	r2, [r5, #14]
 8002cd4:	6846      	ldr	r6, [r0, #4]
 8002cd6:	68a9      	ldr	r1, [r5, #8]
 8002cd8:	230a      	movs	r3, #10
 8002cda:	47b0      	blx	r6
 8002cdc:	e7f3      	b.n	8002cc6 <MC_RunMotorControlTasks+0x62>
 8002cde:	bf00      	nop
 8002ce0:	20000a24 	.word	0x20000a24
 8002ce4:	20000a2a 	.word	0x20000a2a
 8002ce8:	20000a28 	.word	0x20000a28
 8002cec:	20000a26 	.word	0x20000a26
 8002cf0:	20000454 	.word	0x20000454

08002cf4 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8002cf4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
   FOC_Clear(M1);
 8002cf6:	2000      	movs	r0, #0
 8002cf8:	f000 f8c2 	bl	8002e80 <FOC_Clear>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8002cfc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 8002d00:	4802      	ldr	r0, [pc, #8]	@ (8002d0c <TSK_HardwareFaultTask+0x18>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	2180      	movs	r1, #128	@ 0x80
 8002d06:	f7ff bcd7 	b.w	80026b8 <MCI_FaultProcessing>
 8002d0a:	bf00      	nop
 8002d0c:	20000004 	.word	0x20000004

08002d10 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8002d10:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 8002d12:	f7ff fc97 	bl	8002644 <MC_GetSTMStateMotor1>
 8002d16:	b918      	cbnz	r0, 8002d20 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8002d18:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 8002d1c:	f7ff bc60 	b.w	80025e0 <MC_StartMotor1>
}
 8002d20:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 8002d24:	f7ff bc62 	b.w	80025ec <MC_StopMotor1>

08002d28 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 8002d28:	b4f0      	push	{r4, r5, r6, r7}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d2a:	4a4d      	ldr	r2, [pc, #308]	@ (8002e60 <mc_lock_pins+0x138>)
 8002d2c:	494d      	ldr	r1, [pc, #308]	@ (8002e64 <mc_lock_pins+0x13c>)
 8002d2e:	484e      	ldr	r0, [pc, #312]	@ (8002e68 <mc_lock_pins+0x140>)
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d30:	2504      	movs	r5, #4
 8002d32:	b092      	sub	sp, #72	@ 0x48
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d34:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d36:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d38:	61d1      	str	r1, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 8002d3a:	69d3      	ldr	r3, [r2, #28]
 8002d3c:	9311      	str	r3, [sp, #68]	@ 0x44
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d3e:	2602      	movs	r6, #2
  (void) temp;
 8002d40:	9b11      	ldr	r3, [sp, #68]	@ 0x44
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d42:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d44:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d46:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002d48:	69d3      	ldr	r3, [r2, #28]
 8002d4a:	9310      	str	r3, [sp, #64]	@ 0x40
  (void) temp;
 8002d4c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d4e:	f44f 4480 	mov.w	r4, #16384	@ 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d52:	f44f 33a0 	mov.w	r3, #81920	@ 0x14000
 8002d56:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d58:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d5a:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002d5c:	69d4      	ldr	r4, [r2, #28]
 8002d5e:	940f      	str	r4, [sp, #60]	@ 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d60:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
  (void) temp;
 8002d64:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d66:	2701      	movs	r7, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d68:	f04f 1401 	mov.w	r4, #65537	@ 0x10001
 8002d6c:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d6e:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d70:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002d72:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 8002d76:	f8cd c038 	str.w	ip, [sp, #56]	@ 0x38
  (void) temp;
 8002d7a:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d7e:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d80:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d82:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002d84:	69d4      	ldr	r4, [r2, #28]
 8002d86:	940d      	str	r4, [sp, #52]	@ 0x34
  (void) temp;
 8002d88:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d8a:	4c38      	ldr	r4, [pc, #224]	@ (8002e6c <mc_lock_pins+0x144>)
 8002d8c:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d8e:	2780      	movs	r7, #128	@ 0x80
 8002d90:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d92:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002d94:	69dc      	ldr	r4, [r3, #28]
 8002d96:	940c      	str	r4, [sp, #48]	@ 0x30
  (void) temp;
 8002d98:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d9a:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d9c:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d9e:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002da0:	69d8      	ldr	r0, [r3, #28]
 8002da2:	900b      	str	r0, [sp, #44]	@ 0x2c
  (void) temp;
 8002da4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002da6:	4832      	ldr	r0, [pc, #200]	@ (8002e70 <mc_lock_pins+0x148>)
 8002da8:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002daa:	2408      	movs	r4, #8
 8002dac:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002dae:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002db0:	69d8      	ldr	r0, [r3, #28]
 8002db2:	900a      	str	r0, [sp, #40]	@ 0x28
  (void) temp;
 8002db4:	980a      	ldr	r0, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002db6:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002db8:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002dba:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002dbc:	69d9      	ldr	r1, [r3, #28]
 8002dbe:	9109      	str	r1, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002dc0:	2040      	movs	r0, #64	@ 0x40
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002dc2:	492c      	ldr	r1, [pc, #176]	@ (8002e74 <mc_lock_pins+0x14c>)
  (void) temp;
 8002dc4:	9c09      	ldr	r4, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002dc6:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002dc8:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002dca:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002dcc:	69d9      	ldr	r1, [r3, #28]
 8002dce:	9108      	str	r1, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002dd0:	2020      	movs	r0, #32
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002dd2:	4929      	ldr	r1, [pc, #164]	@ (8002e78 <mc_lock_pins+0x150>)
  (void) temp;
 8002dd4:	9c08      	ldr	r4, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002dd6:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002dd8:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002dda:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002ddc:	69d8      	ldr	r0, [r3, #28]
 8002dde:	9007      	str	r0, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002de0:	31e0      	adds	r1, #224	@ 0xe0
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002de2:	f44f 7080 	mov.w	r0, #256	@ 0x100
  (void) temp;
 8002de6:	9c07      	ldr	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002de8:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002dea:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002dec:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002dee:	69d9      	ldr	r1, [r3, #28]
 8002df0:	9106      	str	r1, [sp, #24]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002df2:	f44f 7000 	mov.w	r0, #512	@ 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002df6:	f44f 3181 	mov.w	r1, #66048	@ 0x10200
  (void) temp;
 8002dfa:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002dfc:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002dfe:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e00:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002e02:	69d9      	ldr	r1, [r3, #28]
 8002e04:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002e06:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e0a:	f44f 3182 	mov.w	r1, #66560	@ 0x10400
  (void) temp;
 8002e0e:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e10:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002e12:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e14:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002e16:	69d9      	ldr	r1, [r3, #28]
 8002e18:	9104      	str	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002e1a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e1e:	f44f 3188 	mov.w	r1, #69632	@ 0x11000
  (void) temp;
 8002e22:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e24:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002e26:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e28:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002e2a:	69db      	ldr	r3, [r3, #28]
 8002e2c:	9303      	str	r3, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002e2e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e32:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
  (void) temp;
 8002e36:	9803      	ldr	r0, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e38:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002e3a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e3c:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002e3e:	69d2      	ldr	r2, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e40:	4b0e      	ldr	r3, [pc, #56]	@ (8002e7c <mc_lock_pins+0x154>)
  temp = READ_REG(GPIOx->LCKR);
 8002e42:	9202      	str	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002e44:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e48:	f44f 3290 	mov.w	r2, #73728	@ 0x12000
  (void) temp;
 8002e4c:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e4e:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002e50:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002e52:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002e54:	69db      	ldr	r3, [r3, #28]
 8002e56:	9301      	str	r3, [sp, #4]
  (void) temp;
 8002e58:	9b01      	ldr	r3, [sp, #4]
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
}
 8002e5a:	b012      	add	sp, #72	@ 0x48
 8002e5c:	bcf0      	pop	{r4, r5, r6, r7}
 8002e5e:	4770      	bx	lr
 8002e60:	48000400 	.word	0x48000400
 8002e64:	00010004 	.word	0x00010004
 8002e68:	00010002 	.word	0x00010002
 8002e6c:	00010080 	.word	0x00010080
 8002e70:	00010008 	.word	0x00010008
 8002e74:	00010040 	.word	0x00010040
 8002e78:	00010020 	.word	0x00010020
 8002e7c:	48000800 	.word	0x48000800

08002e80 <FOC_Clear>:
  *         controller. It must be called before each motor restart.
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 8002e80:	b538      	push	{r3, r4, r5, lr}
 8002e82:	2326      	movs	r3, #38	@ 0x26
 8002e84:	4916      	ldr	r1, [pc, #88]	@ (8002ee0 <FOC_Clear+0x60>)
 8002e86:	fb00 f303 	mul.w	r3, r0, r3

  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 8002e8a:	2400      	movs	r4, #0
 8002e8c:	50cc      	str	r4, [r1, r3]
{
 8002e8e:	4605      	mov	r5, r0
 8002e90:	f103 0208 	add.w	r2, r3, #8
 8002e94:	1858      	adds	r0, r3, r1
 8002e96:	3310      	adds	r3, #16
 8002e98:	440a      	add	r2, r1
 8002e9a:	440b      	add	r3, r1
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8002e9c:	4911      	ldr	r1, [pc, #68]	@ (8002ee4 <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 8002e9e:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8002ea0:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 8002ea4:	6054      	str	r4, [r2, #4]
 8002ea6:	6094      	str	r4, [r2, #8]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8002ea8:	4621      	mov	r1, r4
  FOCVars[bMotor].Vqd = NULL_qd;
 8002eaa:	f8c3 4006 	str.w	r4, [r3, #6]
 8002eae:	f8c3 400a 	str.w	r4, [r3, #10]
 8002eb2:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8002eb6:	f006 ff73 	bl	8009da0 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 8002eba:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee8 <FOC_Clear+0x68>)
 8002ebc:	4621      	mov	r1, r4
 8002ebe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002ec2:	f006 ff6d 	bl	8009da0 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8002ec6:	4b09      	ldr	r3, [pc, #36]	@ (8002eec <FOC_Clear+0x6c>)
 8002ec8:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002ecc:	f008 f976 	bl	800b1bc <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002ed0:	4b07      	ldr	r3, [pc, #28]	@ (8002ef0 <FOC_Clear+0x70>)
 8002ed2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8002ed6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002eda:	f000 be1d 	b.w	8003b18 <PWMC_SwitchOffPWM>
 8002ede:	bf00      	nop
 8002ee0:	200009ec 	.word	0x200009ec
 8002ee4:	20000034 	.word	0x20000034
 8002ee8:	20000030 	.word	0x20000030
 8002eec:	20000038 	.word	0x20000038
 8002ef0:	20000a14 	.word	0x20000a14

08002ef4 <FOC_Init>:
{
 8002ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8002ef6:	4c27      	ldr	r4, [pc, #156]	@ (8002f94 <FOC_Init+0xa0>)
    PID_HandleInit(&PIDSpeedHandle_M1);
 8002ef8:	4e27      	ldr	r6, [pc, #156]	@ (8002f98 <FOC_Init+0xa4>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8002efa:	4828      	ldr	r0, [pc, #160]	@ (8002f9c <FOC_Init+0xa8>)
    STO_PLL_Init (&STO_PLL_M1);
 8002efc:	4f28      	ldr	r7, [pc, #160]	@ (8002fa0 <FOC_Init+0xac>)
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8002efe:	4d29      	ldr	r5, [pc, #164]	@ (8002fa4 <FOC_Init+0xb0>)
{
 8002f00:	b085      	sub	sp, #20
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8002f02:	6020      	str	r0, [r4, #0]
    R3_2_Init(&PWM_Handle_M1);
 8002f04:	f007 fb2a 	bl	800a55c <R3_2_Init>
    startTimers();
 8002f08:	f000 fc52 	bl	80037b0 <startTimers>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8002f0c:	4630      	mov	r0, r6
 8002f0e:	f006 ff33 	bl	8009d78 <PID_HandleInit>
    STO_PLL_Init (&STO_PLL_M1);
 8002f12:	4638      	mov	r0, r7
 8002f14:	f008 fbdc 	bl	800b6d0 <STO_PLL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8002f18:	6828      	ldr	r0, [r5, #0]
 8002f1a:	463a      	mov	r2, r7
 8002f1c:	4631      	mov	r1, r6
 8002f1e:	f008 f935 	bl	800b18c <STC_Init>
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8002f22:	6820      	ldr	r0, [r4, #0]
 8002f24:	6829      	ldr	r1, [r5, #0]
 8002f26:	4b20      	ldr	r3, [pc, #128]	@ (8002fa8 <FOC_Init+0xb4>)
 8002f28:	4a20      	ldr	r2, [pc, #128]	@ (8002fac <FOC_Init+0xb8>)
 8002f2a:	9000      	str	r0, [sp, #0]
 8002f2c:	4820      	ldr	r0, [pc, #128]	@ (8002fb0 <FOC_Init+0xbc>)
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8002f2e:	4c21      	ldr	r4, [pc, #132]	@ (8002fb4 <FOC_Init+0xc0>)
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8002f30:	f008 f81e 	bl	800af70 <RUC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8002f34:	4820      	ldr	r0, [pc, #128]	@ (8002fb8 <FOC_Init+0xc4>)
 8002f36:	f006 ff1f 	bl	8009d78 <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 8002f3a:	4820      	ldr	r0, [pc, #128]	@ (8002fbc <FOC_Init+0xc8>)
 8002f3c:	f006 ff1c 	bl	8009d78 <PID_HandleInit>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8002f40:	4b1f      	ldr	r3, [pc, #124]	@ (8002fc0 <FOC_Init+0xcc>)
 8002f42:	4a20      	ldr	r2, [pc, #128]	@ (8002fc4 <FOC_Init+0xd0>)
 8002f44:	681b      	ldr	r3, [r3, #0]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8002f46:	4820      	ldr	r0, [pc, #128]	@ (8002fc8 <FOC_Init+0xd4>)
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8002f48:	e9c3 4202 	strd	r4, r2, [r3, #8]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8002f4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002fcc <FOC_Init+0xd8>)
 8002f4e:	6018      	str	r0, [r3, #0]
    REMNG_Init(pREMNG[M1]);
 8002f50:	f007 ff7c 	bl	800ae4c <REMNG_Init>
    FOC_Clear(M1);
 8002f54:	2000      	movs	r0, #0
 8002f56:	f7ff ff93 	bl	8002e80 <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 8002f5a:	2301      	movs	r3, #1
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8002f5c:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 8002f5e:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8002f62:	f008 f9bd 	bl	800b2e0 <STC_GetDefaultIqdref>
 8002f66:	f3c0 420f 	ubfx	r2, r0, #16, #16
 8002f6a:	4603      	mov	r3, r0
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8002f6c:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8002f6e:	8262      	strh	r2, [r4, #18]
 8002f70:	8223      	strh	r3, [r4, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8002f72:	f008 f9b5 	bl	800b2e0 <STC_GetDefaultIqdref>
 8002f76:	f3c0 430f 	ubfx	r3, r0, #16, #16
    MCI_ExecSpeedRamp(&Mci[M1],
 8002f7a:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8002f7c:	82a3      	strh	r3, [r4, #20]
    MCI_ExecSpeedRamp(&Mci[M1],
 8002f7e:	f008 f9ab 	bl	800b2d8 <STC_GetMecSpeedRefUnitDefault>
 8002f82:	4601      	mov	r1, r0
 8002f84:	4812      	ldr	r0, [pc, #72]	@ (8002fd0 <FOC_Init+0xdc>)
 8002f86:	2200      	movs	r2, #0
}
 8002f88:	b005      	add	sp, #20
 8002f8a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    MCI_ExecSpeedRamp(&Mci[M1],
 8002f8e:	f7ff bb65 	b.w	800265c <MCI_ExecSpeedRamp>
 8002f92:	bf00      	nop
 8002f94:	20000a14 	.word	0x20000a14
 8002f98:	2000033c 	.word	0x2000033c
 8002f9c:	20000194 	.word	0x20000194
 8002fa0:	2000006c 	.word	0x2000006c
 8002fa4:	20000038 	.word	0x20000038
 8002fa8:	20000058 	.word	0x20000058
 8002fac:	200003d0 	.word	0x200003d0
 8002fb0:	20000238 	.word	0x20000238
 8002fb4:	200009ec 	.word	0x200009ec
 8002fb8:	20000310 	.word	0x20000310
 8002fbc:	200002e4 	.word	0x200002e4
 8002fc0:	2000002c 	.word	0x2000002c
 8002fc4:	20000378 	.word	0x20000378
 8002fc8:	20000040 	.word	0x20000040
 8002fcc:	200009e8 	.word	0x200009e8
 8002fd0:	20000004 	.word	0x20000004

08002fd4 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop

08002fd8 <FOC_CalcCurrRef>:
  *         MTPA algorithm(s). It must be called with the periodicity specified
  *         in oTSC parameters.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8002fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fda:	4606      	mov	r6, r0
  __ASM volatile ("cpsid i" : : : "memory");
 8002fdc:	b672      	cpsid	i

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference latching */
  /* to avoid MF task writing them while HF task reading them */
  __disable_irq();
  IqdTmp = FOCVars[bMotor].Iqdref;
 8002fde:	4d0d      	ldr	r5, [pc, #52]	@ (8003014 <FOC_CalcCurrRef+0x3c>)
 8002fe0:	2426      	movs	r4, #38	@ 0x26
 8002fe2:	fb04 5400 	mla	r4, r4, r0, r5
 8002fe6:	f9b4 0010 	ldrsh.w	r0, [r4, #16]
 8002fea:	f9b4 7012 	ldrsh.w	r7, [r4, #18]
  __ASM volatile ("cpsie i" : : : "memory");
 8002fee:	b662      	cpsie	i
  __enable_irq();

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 8002ff0:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8002ff4:	b13b      	cbz	r3, 8003006 <FOC_CalcCurrRef+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8002ff6:	b672      	cpsid	i
  }

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference restoring */
  __disable_irq();
  FOCVars[bMotor].Iqdref = IqdTmp;
 8002ff8:	2326      	movs	r3, #38	@ 0x26
 8002ffa:	fb03 5506 	mla	r5, r3, r6, r5
 8002ffe:	8228      	strh	r0, [r5, #16]
 8003000:	826f      	strh	r7, [r5, #18]
  __ASM volatile ("cpsie i" : : : "memory");
 8003002:	b662      	cpsie	i
  /* Exit critical section */
  __enable_irq();
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8003004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8003006:	4b04      	ldr	r3, [pc, #16]	@ (8003018 <FOC_CalcCurrRef+0x40>)
 8003008:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800300c:	f008 f92e 	bl	800b26c <STC_CalcTorqueReference>
 8003010:	83e0      	strh	r0, [r4, #30]
    IqdTmp.q = FOCVars[bMotor].hTeref;
 8003012:	e7f0      	b.n	8002ff6 <FOC_CalcCurrRef+0x1e>
 8003014:	200009ec 	.word	0x200009ec
 8003018:	20000038 	.word	0x20000038

0800301c <TSK_MediumFrequencyTaskM1>:
{
 800301c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800301e:	b083      	sub	sp, #12
  int16_t wAux = 0;
 8003020:	2300      	movs	r3, #0
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8003022:	4669      	mov	r1, sp
 8003024:	48b6      	ldr	r0, [pc, #728]	@ (8003300 <TSK_MediumFrequencyTaskM1+0x2e4>)
  int16_t wAux = 0;
 8003026:	f8ad 3000 	strh.w	r3, [sp]
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 800302a:	f008 fa59 	bl	800b4e0 <STO_PLL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 800302e:	4bb5      	ldr	r3, [pc, #724]	@ (8003304 <TSK_MediumFrequencyTaskM1+0x2e8>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8003030:	4cb5      	ldr	r4, [pc, #724]	@ (8003308 <TSK_MediumFrequencyTaskM1+0x2ec>)
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8003032:	4605      	mov	r5, r0
  PQD_CalcElMotorPower(pMPM[M1]);
 8003034:	6818      	ldr	r0, [r3, #0]
 8003036:	f006 ff27 	bl	8009e88 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 800303a:	4620      	mov	r0, r4
 800303c:	f7ff fb88 	bl	8002750 <MCI_GetCurrentFaults>
 8003040:	b118      	cbz	r0, 800304a <TSK_MediumFrequencyTaskM1+0x2e>
    Mci[M1].State = FAULT_NOW;
 8003042:	230a      	movs	r3, #10
 8003044:	77e3      	strb	r3, [r4, #31]
}
 8003046:	b003      	add	sp, #12
 8003048:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 800304a:	4620      	mov	r0, r4
 800304c:	f7ff fb7e 	bl	800274c <MCI_GetOccurredFaults>
 8003050:	bb70      	cbnz	r0, 80030b0 <TSK_MediumFrequencyTaskM1+0x94>
      switch (Mci[M1].State)
 8003052:	7fe3      	ldrb	r3, [r4, #31]
 8003054:	2b13      	cmp	r3, #19
 8003056:	d8f6      	bhi.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
 8003058:	a201      	add	r2, pc, #4	@ (adr r2, 8003060 <TSK_MediumFrequencyTaskM1+0x44>)
 800305a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800305e:	bf00      	nop
 8003060:	0800322d 	.word	0x0800322d
 8003064:	08003047 	.word	0x08003047
 8003068:	08003047 	.word	0x08003047
 800306c:	08003047 	.word	0x08003047
 8003070:	0800319f 	.word	0x0800319f
 8003074:	08003047 	.word	0x08003047
 8003078:	0800317b 	.word	0x0800317b
 800307c:	08003047 	.word	0x08003047
 8003080:	0800315b 	.word	0x0800315b
 8003084:	08003047 	.word	0x08003047
 8003088:	080030b1 	.word	0x080030b1
 800308c:	0800314d 	.word	0x0800314d
 8003090:	08003047 	.word	0x08003047
 8003094:	08003047 	.word	0x08003047
 8003098:	08003047 	.word	0x08003047
 800309c:	08003047 	.word	0x08003047
 80030a0:	0800310b 	.word	0x0800310b
 80030a4:	080030d9 	.word	0x080030d9
 80030a8:	08003047 	.word	0x08003047
 80030ac:	080030b9 	.word	0x080030b9
      Mci[M1].State = FAULT_OVER;
 80030b0:	230b      	movs	r3, #11
 80030b2:	77e3      	strb	r3, [r4, #31]
}
 80030b4:	b003      	add	sp, #12
 80030b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 80030b8:	7fa3      	ldrb	r3, [r4, #30]
 80030ba:	2b05      	cmp	r3, #5
 80030bc:	f000 80ce 	beq.w	800325c <TSK_MediumFrequencyTaskM1+0x240>
            if (! RUC_Exec(&RevUpControlM1))
 80030c0:	4892      	ldr	r0, [pc, #584]	@ (800330c <TSK_MediumFrequencyTaskM1+0x2f0>)
 80030c2:	f007 ffdd 	bl	800b080 <RUC_Exec>
 80030c6:	4602      	mov	r2, r0
 80030c8:	2800      	cmp	r0, #0
 80030ca:	f040 80df 	bne.w	800328c <TSK_MediumFrequencyTaskM1+0x270>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 80030ce:	488e      	ldr	r0, [pc, #568]	@ (8003308 <TSK_MediumFrequencyTaskM1+0x2ec>)
 80030d0:	2110      	movs	r1, #16
 80030d2:	f7ff faf1 	bl	80026b8 <MCI_FaultProcessing>
 80030d6:	e7b6      	b.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80030d8:	7fa3      	ldrb	r3, [r4, #30]
    R3_2_SwitchOffPWM(pwmcHandle[motor]);
 80030da:	4d8d      	ldr	r5, [pc, #564]	@ (8003310 <TSK_MediumFrequencyTaskM1+0x2f4>)
          if (MCI_STOP == Mci[M1].DirectCommand)
 80030dc:	2b05      	cmp	r3, #5
    R3_2_SwitchOffPWM(pwmcHandle[motor]);
 80030de:	6828      	ldr	r0, [r5, #0]
          if (MCI_STOP == Mci[M1].DirectCommand)
 80030e0:	f000 80be 	beq.w	8003260 <TSK_MediumFrequencyTaskM1+0x244>
            if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 80030e4:	2101      	movs	r1, #1
 80030e6:	f000 fd1b 	bl	8003b20 <PWMC_CurrentReadingCalibr>
 80030ea:	2800      	cmp	r0, #0
 80030ec:	d0ab      	beq.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
              if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 80030ee:	7fa3      	ldrb	r3, [r4, #30]
 80030f0:	2b03      	cmp	r3, #3
 80030f2:	f000 80ff 	beq.w	80032f4 <TSK_MediumFrequencyTaskM1+0x2d8>
                R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 80030f6:	6828      	ldr	r0, [r5, #0]
 80030f8:	2100      	movs	r1, #0
 80030fa:	f007 f993 	bl	800a424 <R3_2_TurnOnLowSides>
                TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 80030fe:	2014      	movs	r0, #20
 8003100:	f7ff fd16 	bl	8002b30 <TSK_SetChargeBootCapDelayM1>
                Mci[M1].State = CHARGE_BOOT_CAP;
 8003104:	2310      	movs	r3, #16
 8003106:	77e3      	strb	r3, [r4, #31]
 8003108:	e79d      	b.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 800310a:	7fa3      	ldrb	r3, [r4, #30]
 800310c:	2b05      	cmp	r3, #5
 800310e:	f000 80a5 	beq.w	800325c <TSK_MediumFrequencyTaskM1+0x240>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8003112:	f7ff fd13 	bl	8002b3c <TSK_ChargeBootCapDelayHasElapsedM1>
 8003116:	2800      	cmp	r0, #0
 8003118:	d095      	beq.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 800311a:	4d7d      	ldr	r5, [pc, #500]	@ (8003310 <TSK_MediumFrequencyTaskM1+0x2f4>)
 800311c:	6828      	ldr	r0, [r5, #0]
 800311e:	f007 f8c1 	bl	800a2a4 <R3_2_SwitchOffPWM>
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8003122:	497c      	ldr	r1, [pc, #496]	@ (8003314 <TSK_MediumFrequencyTaskM1+0x2f8>)
              FOCVars[M1].bDriveInput = EXTERNAL;
 8003124:	4b7c      	ldr	r3, [pc, #496]	@ (8003318 <TSK_MediumFrequencyTaskM1+0x2fc>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8003126:	6808      	ldr	r0, [r1, #0]
 8003128:	497c      	ldr	r1, [pc, #496]	@ (800331c <TSK_MediumFrequencyTaskM1+0x300>)
              FOCVars[M1].bDriveInput = EXTERNAL;
 800312a:	2201      	movs	r2, #1
 800312c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8003130:	f008 f842 	bl	800b1b8 <STC_SetSpeedSensor>
              STO_PLL_Clear(&STO_PLL_M1);
 8003134:	4872      	ldr	r0, [pc, #456]	@ (8003300 <TSK_MediumFrequencyTaskM1+0x2e4>)
 8003136:	f008 faa5 	bl	800b684 <STO_PLL_Clear>
              FOC_Clear( M1 );
 800313a:	2000      	movs	r0, #0
 800313c:	f7ff fea0 	bl	8002e80 <FOC_Clear>
                Mci[M1].State = START;
 8003140:	2304      	movs	r3, #4
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8003142:	6828      	ldr	r0, [r5, #0]
                Mci[M1].State = START;
 8003144:	77e3      	strb	r3, [r4, #31]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8003146:	f000 fce9 	bl	8003b1c <PWMC_SwitchOnPWM>
 800314a:	e77c      	b.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 800314c:	7fa3      	ldrb	r3, [r4, #30]
 800314e:	2b02      	cmp	r3, #2
 8003150:	f47f af79 	bne.w	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8003154:	2300      	movs	r3, #0
 8003156:	83e3      	strh	r3, [r4, #30]
 8003158:	e775      	b.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 800315a:	f7ff fcff 	bl	8002b5c <TSK_StopPermanencyTimeHasElapsedM1>
 800315e:	2800      	cmp	r0, #0
 8003160:	f43f af71 	beq.w	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
            STC_SetSpeedSensor(pSTC[M1], &VirtualSpeedSensorM1._Super);    /* Sensor-less */
 8003164:	4b6b      	ldr	r3, [pc, #428]	@ (8003314 <TSK_MediumFrequencyTaskM1+0x2f8>)
 8003166:	496d      	ldr	r1, [pc, #436]	@ (800331c <TSK_MediumFrequencyTaskM1+0x300>)
 8003168:	6818      	ldr	r0, [r3, #0]
 800316a:	f008 f825 	bl	800b1b8 <STC_SetSpeedSensor>
            VSS_Clear(&VirtualSpeedSensorM1); /* Reset measured speed in IDLE */
 800316e:	486b      	ldr	r0, [pc, #428]	@ (800331c <TSK_MediumFrequencyTaskM1+0x300>)
 8003170:	f008 fb8a 	bl	800b888 <VSS_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8003174:	2300      	movs	r3, #0
 8003176:	83e3      	strh	r3, [r4, #30]
 8003178:	e765      	b.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 800317a:	7fa3      	ldrb	r3, [r4, #30]
 800317c:	2b05      	cmp	r3, #5
 800317e:	d06d      	beq.n	800325c <TSK_MediumFrequencyTaskM1+0x240>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8003180:	4861      	ldr	r0, [pc, #388]	@ (8003308 <TSK_MediumFrequencyTaskM1+0x2ec>)
 8003182:	f7ff faa5 	bl	80026d0 <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 8003186:	2000      	movs	r0, #0
 8003188:	f7ff ff26 	bl	8002fd8 <FOC_CalcCurrRef>
              if(!IsSpeedReliable)
 800318c:	2d00      	cmp	r5, #0
 800318e:	f47f af5a 	bne.w	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
                MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 8003192:	485d      	ldr	r0, [pc, #372]	@ (8003308 <TSK_MediumFrequencyTaskM1+0x2ec>)
 8003194:	462a      	mov	r2, r5
 8003196:	2120      	movs	r1, #32
 8003198:	f7ff fa8e 	bl	80026b8 <MCI_FaultProcessing>
 800319c:	e753      	b.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 800319e:	7fa3      	ldrb	r3, [r4, #30]
 80031a0:	2b05      	cmp	r3, #5
 80031a2:	d05b      	beq.n	800325c <TSK_MediumFrequencyTaskM1+0x240>
            if(! RUC_Exec(&RevUpControlM1))
 80031a4:	4859      	ldr	r0, [pc, #356]	@ (800330c <TSK_MediumFrequencyTaskM1+0x2f0>)
 80031a6:	f007 ff6b 	bl	800b080 <RUC_Exec>
 80031aa:	4602      	mov	r2, r0
 80031ac:	2800      	cmp	r0, #0
 80031ae:	d163      	bne.n	8003278 <TSK_MediumFrequencyTaskM1+0x25c>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 80031b0:	4855      	ldr	r0, [pc, #340]	@ (8003308 <TSK_MediumFrequencyTaskM1+0x2ec>)
 80031b2:	2110      	movs	r1, #16
 80031b4:	f7ff fa80 	bl	80026b8 <MCI_FaultProcessing>
            (void)VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 80031b8:	4858      	ldr	r0, [pc, #352]	@ (800331c <TSK_MediumFrequencyTaskM1+0x300>)
 80031ba:	f10d 0102 	add.w	r1, sp, #2
 80031be:	f008 fbc7 	bl	800b950 <VSS_CalcAvrgMecSpeedUnit>
            if (true == RUC_FirstAccelerationStageReached(&RevUpControlM1))
 80031c2:	4852      	ldr	r0, [pc, #328]	@ (800330c <TSK_MediumFrequencyTaskM1+0x2f0>)
 80031c4:	f007 ff94 	bl	800b0f0 <RUC_FirstAccelerationStageReached>
 80031c8:	2800      	cmp	r0, #0
 80031ca:	f43f af3c 	beq.w	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
              ObserverConverged = STO_PLL_IsObserverConverged(&STO_PLL_M1, &hForcedMecSpeedUnit);
 80031ce:	4e4c      	ldr	r6, [pc, #304]	@ (8003300 <TSK_MediumFrequencyTaskM1+0x2e4>)
 80031d0:	f10d 0102 	add.w	r1, sp, #2
 80031d4:	4630      	mov	r0, r6
 80031d6:	f008 fab5 	bl	800b744 <STO_PLL_IsObserverConverged>
 80031da:	4605      	mov	r5, r0
              STO_SetDirection(&STO_PLL_M1, (int8_t)MCI_GetImposedMotorDirection(&Mci[M1]));
 80031dc:	484a      	ldr	r0, [pc, #296]	@ (8003308 <TSK_MediumFrequencyTaskM1+0x2ec>)
 80031de:	f7ff fb07 	bl	80027f0 <MCI_GetImposedMotorDirection>
 80031e2:	b241      	sxtb	r1, r0
 80031e4:	4630      	mov	r0, r6
 80031e6:	f008 fb4b 	bl	800b880 <STO_SetDirection>
              (void)VSS_SetStartTransition(&VirtualSpeedSensorM1, ObserverConverged);
 80031ea:	484c      	ldr	r0, [pc, #304]	@ (800331c <TSK_MediumFrequencyTaskM1+0x300>)
 80031ec:	4629      	mov	r1, r5
 80031ee:	f008 fc3d 	bl	800ba6c <VSS_SetStartTransition>
            if (ObserverConverged)
 80031f2:	2d00      	cmp	r5, #0
 80031f4:	f43f af27 	beq.w	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 80031f8:	4f47      	ldr	r7, [pc, #284]	@ (8003318 <TSK_MediumFrequencyTaskM1+0x2fc>)
 80031fa:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 80031fe:	6878      	ldr	r0, [r7, #4]
              REMNG_Init(pREMNG[M1]);
 8003200:	4d47      	ldr	r5, [pc, #284]	@ (8003320 <TSK_MediumFrequencyTaskM1+0x304>)
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8003202:	f7ff fbed 	bl	80029e0 <MCM_Park>
 8003206:	9001      	str	r0, [sp, #4]
              REMNG_Init(pREMNG[M1]);
 8003208:	6828      	ldr	r0, [r5, #0]
 800320a:	f007 fe1f 	bl	800ae4c <REMNG_Init>
              (void)REMNG_ExecRamp(pREMNG[M1], FOCVars[M1].Iqdref.q, 0);
 800320e:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8003212:	6828      	ldr	r0, [r5, #0]
 8003214:	2200      	movs	r2, #0
 8003216:	f007 fe65 	bl	800aee4 <REMNG_ExecRamp>
              (void)REMNG_ExecRamp(pREMNG[M1], StatorCurrent.q, TRANSITION_DURATION);
 800321a:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
 800321e:	6828      	ldr	r0, [r5, #0]
 8003220:	2219      	movs	r2, #25
 8003222:	f007 fe5f 	bl	800aee4 <REMNG_ExecRamp>
              Mci[M1].State = SWITCH_OVER;
 8003226:	2313      	movs	r3, #19
 8003228:	77e3      	strb	r3, [r4, #31]
 800322a:	e70c      	b.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 800322c:	7fa5      	ldrb	r5, [r4, #30]
 800322e:	f005 05fd 	and.w	r5, r5, #253	@ 0xfd
 8003232:	2d01      	cmp	r5, #1
 8003234:	f47f af07 	bne.w	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8003238:	4833      	ldr	r0, [pc, #204]	@ (8003308 <TSK_MediumFrequencyTaskM1+0x2ec>)
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 800323a:	4e35      	ldr	r6, [pc, #212]	@ (8003310 <TSK_MediumFrequencyTaskM1+0x2f4>)
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 800323c:	f7ff fad8 	bl	80027f0 <MCI_GetImposedMotorDirection>
 8003240:	4601      	mov	r1, r0
 8003242:	4832      	ldr	r0, [pc, #200]	@ (800330c <TSK_MediumFrequencyTaskM1+0x2f0>)
 8003244:	f007 fed0 	bl	800afe8 <RUC_Clear>
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 8003248:	6830      	ldr	r0, [r6, #0]
 800324a:	f890 107f 	ldrb.w	r1, [r0, #127]	@ 0x7f
 800324e:	2900      	cmp	r1, #0
 8003250:	d148      	bne.n	80032e4 <TSK_MediumFrequencyTaskM1+0x2c8>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8003252:	f000 fc65 	bl	8003b20 <PWMC_CurrentReadingCalibr>
              Mci[M1].State = OFFSET_CALIB;
 8003256:	2311      	movs	r3, #17
 8003258:	77e3      	strb	r3, [r4, #31]
 800325a:	e6f4      	b.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
    R3_2_SwitchOffPWM(pwmcHandle[motor]);
 800325c:	4b2c      	ldr	r3, [pc, #176]	@ (8003310 <TSK_MediumFrequencyTaskM1+0x2f4>)
 800325e:	6818      	ldr	r0, [r3, #0]
 8003260:	f007 f820 	bl	800a2a4 <R3_2_SwitchOffPWM>
  FOC_Clear(motor);
 8003264:	2000      	movs	r0, #0
 8003266:	f7ff fe0b 	bl	8002e80 <FOC_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 800326a:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800326e:	f7ff fc6f 	bl	8002b50 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 8003272:	2308      	movs	r3, #8
 8003274:	77e3      	strb	r3, [r4, #31]
}
 8003276:	e6e6      	b.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
              IqdRef.q = STC_CalcTorqueReference(pSTC[M1]);
 8003278:	4b26      	ldr	r3, [pc, #152]	@ (8003314 <TSK_MediumFrequencyTaskM1+0x2f8>)
 800327a:	6818      	ldr	r0, [r3, #0]
 800327c:	f007 fff6 	bl	800b26c <STC_CalcTorqueReference>
              IqdRef.d = FOCVars[M1].UserIdref;
 8003280:	4b25      	ldr	r3, [pc, #148]	@ (8003318 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8003282:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
              FOCVars[M1].Iqdref = IqdRef;
 8003286:	8218      	strh	r0, [r3, #16]
 8003288:	825a      	strh	r2, [r3, #18]
 800328a:	e795      	b.n	80031b8 <TSK_MediumFrequencyTaskM1+0x19c>
              LoopClosed = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 800328c:	4823      	ldr	r0, [pc, #140]	@ (800331c <TSK_MediumFrequencyTaskM1+0x300>)
 800328e:	a901      	add	r1, sp, #4
 8003290:	f008 fb5e 	bl	800b950 <VSS_CalcAvrgMecSpeedUnit>
 8003294:	4605      	mov	r5, r0
              tempBool = VSS_TransitionEnded(&VirtualSpeedSensorM1);
 8003296:	4821      	ldr	r0, [pc, #132]	@ (800331c <TSK_MediumFrequencyTaskM1+0x300>)
 8003298:	f008 fbf6 	bl	800ba88 <VSS_TransitionEnded>
              LoopClosed = LoopClosed || tempBool;
 800329c:	b915      	cbnz	r5, 80032a4 <TSK_MediumFrequencyTaskM1+0x288>
 800329e:	2800      	cmp	r0, #0
 80032a0:	f43f aed1 	beq.w	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 80032a4:	4b1c      	ldr	r3, [pc, #112]	@ (8003318 <TSK_MediumFrequencyTaskM1+0x2fc>)
 80032a6:	481f      	ldr	r0, [pc, #124]	@ (8003324 <TSK_MediumFrequencyTaskM1+0x308>)
 80032a8:	f9b3 5010 	ldrsh.w	r5, [r3, #16]
 80032ac:	f006 fd82 	bl	8009db4 <PID_GetKIDivisor>
                PID_SetIntegralTerm(&PIDSpeedHandle_M1,
 80032b0:	b201      	sxth	r1, r0
 80032b2:	fb05 f101 	mul.w	r1, r5, r1
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 80032b6:	4d17      	ldr	r5, [pc, #92]	@ (8003314 <TSK_MediumFrequencyTaskM1+0x2f8>)
                PID_SetIntegralTerm(&PIDSpeedHandle_M1,
 80032b8:	481a      	ldr	r0, [pc, #104]	@ (8003324 <TSK_MediumFrequencyTaskM1+0x308>)
 80032ba:	f006 fd71 	bl	8009da0 <PID_SetIntegralTerm>
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 80032be:	4910      	ldr	r1, [pc, #64]	@ (8003300 <TSK_MediumFrequencyTaskM1+0x2e4>)
 80032c0:	6828      	ldr	r0, [r5, #0]
 80032c2:	f007 ff79 	bl	800b1b8 <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 80032c6:	2000      	movs	r0, #0
 80032c8:	f7ff fe84 	bl	8002fd4 <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef(M1);
 80032cc:	2000      	movs	r0, #0
 80032ce:	f7ff fe83 	bl	8002fd8 <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 80032d2:	6828      	ldr	r0, [r5, #0]
 80032d4:	f008 f80a 	bl	800b2ec <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 80032d8:	480b      	ldr	r0, [pc, #44]	@ (8003308 <TSK_MediumFrequencyTaskM1+0x2ec>)
 80032da:	f7ff f9f9 	bl	80026d0 <MCI_ExecBufferedCommands>
                Mci[M1].State = RUN;
 80032de:	2306      	movs	r3, #6
 80032e0:	77e3      	strb	r3, [r4, #31]
 80032e2:	e6b0      	b.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 80032e4:	4629      	mov	r1, r5
              pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 80032e6:	f8a0 5060 	strh.w	r5, [r0, #96]	@ 0x60
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 80032ea:	f000 fc19 	bl	8003b20 <PWMC_CurrentReadingCalibr>
              R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 80032ee:	6830      	ldr	r0, [r6, #0]
 80032f0:	2100      	movs	r1, #0
 80032f2:	e702      	b.n	80030fa <TSK_MediumFrequencyTaskM1+0xde>
                FOC_Clear(M1);
 80032f4:	2000      	movs	r0, #0
 80032f6:	f7ff fdc3 	bl	8002e80 <FOC_Clear>
                Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80032fa:	2300      	movs	r3, #0
 80032fc:	83e3      	strh	r3, [r4, #30]
 80032fe:	e6a2      	b.n	8003046 <TSK_MediumFrequencyTaskM1+0x2a>
 8003300:	2000006c 	.word	0x2000006c
 8003304:	2000002c 	.word	0x2000002c
 8003308:	20000004 	.word	0x20000004
 800330c:	20000238 	.word	0x20000238
 8003310:	20000a14 	.word	0x20000a14
 8003314:	20000038 	.word	0x20000038
 8003318:	200009ec 	.word	0x200009ec
 800331c:	200003d0 	.word	0x200003d0
 8003320:	200009e8 	.word	0x200009e8
 8003324:	2000033c 	.word	0x2000033c

08003328 <FOC_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t FOC_HighFrequencyTask(uint8_t bMotorNbr)
{
 8003328:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* USER CODE END HighFrequencyTask 0 */

  Observer_Inputs_t STO_Inputs; /* Only if sensorless main */

  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
  if (SWITCH_OVER == Mci[M1].State)
 800332c:	4f4c      	ldr	r7, [pc, #304]	@ (8003460 <FOC_HighFrequencyTask+0x138>)
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 800332e:	4c4d      	ldr	r4, [pc, #308]	@ (8003464 <FOC_HighFrequencyTask+0x13c>)
  if (SWITCH_OVER == Mci[M1].State)
 8003330:	7ffb      	ldrb	r3, [r7, #31]
{
 8003332:	b089      	sub	sp, #36	@ 0x24
 8003334:	4605      	mov	r5, r0
  if (SWITCH_OVER == Mci[M1].State)
 8003336:	2b13      	cmp	r3, #19
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8003338:	f8d4 001a 	ldr.w	r0, [r4, #26]
 800333c:	9005      	str	r0, [sp, #20]
  if (SWITCH_OVER == Mci[M1].State)
 800333e:	f000 8083 	beq.w	8003448 <FOC_HighFrequencyTask+0x120>
  ab_t Iab;
  alphabeta_t Ialphabeta, Valphabeta;
  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8003342:	4b49      	ldr	r3, [pc, #292]	@ (8003468 <FOC_HighFrequencyTask+0x140>)
  hElAngle = SPD_GetElAngle(speedHandle);
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8003344:	f8df 8144 	ldr.w	r8, [pc, #324]	@ 800348c <FOC_HighFrequencyTask+0x164>
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f8d8 0000 	ldr.w	r0, [r8]
static inline int16_t SPD_GetElAngle(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
 800334e:	695b      	ldr	r3, [r3, #20]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 8003350:	a902      	add	r1, sp, #8
 8003352:	f9b3 6004 	ldrsh.w	r6, [r3, #4]
 8003356:	6803      	ldr	r3, [r0, #0]
 8003358:	4798      	blx	r3
  RCM_ReadOngoingConv();
 800335a:	f001 ff29 	bl	80051b0 <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 800335e:	f001 fee3 	bl	8005128 <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 8003362:	9802      	ldr	r0, [sp, #8]
 8003364:	f7ff fb02 	bl	800296c <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8003368:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 800336a:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 800336c:	f7ff fb38 	bl	80029e0 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8003370:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8003374:	9000      	str	r0, [sp, #0]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8003376:	b201      	sxth	r1, r0
 8003378:	1a59      	subs	r1, r3, r1
 800337a:	4b3c      	ldr	r3, [pc, #240]	@ (800346c <FOC_HighFrequencyTask+0x144>)
 800337c:	6818      	ldr	r0, [r3, #0]
 800337e:	f006 fd43 	bl	8009e08 <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8003382:	f9bd 3002 	ldrsh.w	r3, [sp, #2]
 8003386:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 800338a:	1ac9      	subs	r1, r1, r3
 800338c:	4b38      	ldr	r3, [pc, #224]	@ (8003470 <FOC_HighFrequencyTask+0x148>)
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 800338e:	4681      	mov	r9, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8003390:	6818      	ldr	r0, [r3, #0]
 8003392:	f006 fd39 	bl	8009e08 <PI_Controller>
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8003396:	f8ad 9004 	strh.w	r9, [sp, #4]
 800339a:	f8ad 0006 	strh.w	r0, [sp, #6]
 800339e:	9901      	ldr	r1, [sp, #4]
 80033a0:	4834      	ldr	r0, [pc, #208]	@ (8003474 <FOC_HighFrequencyTask+0x14c>)
 80033a2:	f006 fb03 	bl	80099ac <Circle_Limitation>
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 80033a6:	4631      	mov	r1, r6
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 80033a8:	4681      	mov	r9, r0
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 80033aa:	f7ff fb5b 	bl	8002a64 <MCM_Rev_Park>
 80033ae:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 80033b0:	f8d8 0000 	ldr.w	r0, [r8]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 80033b4:	9104      	str	r1, [sp, #16]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 80033b6:	f000 fa67 	bl	8003888 <PWMC_SetPhaseVoltage>
 80033ba:	4601      	mov	r1, r0

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 80033bc:	9802      	ldr	r0, [sp, #8]
 80033be:	6020      	str	r0, [r4, #0]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 80033c0:	9803      	ldr	r0, [sp, #12]
 80033c2:	6060      	str	r0, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 80033c4:	9800      	ldr	r0, [sp, #0]
 80033c6:	60e0      	str	r0, [r4, #12]
  if(hFOCreturn == MC_DURATION)
 80033c8:	2901      	cmp	r1, #1
  FOCVars[M1].Valphabeta = Valphabeta;
 80033ca:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Vqd = Vqd;
 80033cc:	f8c4 9016 	str.w	r9, [r4, #22]
  FOCVars[M1].hElAngle = hElAngle;
 80033d0:	8426      	strh	r6, [r4, #32]
  FOCVars[M1].Valphabeta = Valphabeta;
 80033d2:	f8c4 001a 	str.w	r0, [r4, #26]
  if(hFOCreturn == MC_DURATION)
 80033d6:	d02f      	beq.n	8003438 <FOC_HighFrequencyTask+0x110>
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 80033d8:	4827      	ldr	r0, [pc, #156]	@ (8003478 <FOC_HighFrequencyTask+0x150>)
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 80033da:	4e28      	ldr	r6, [pc, #160]	@ (800347c <FOC_HighFrequencyTask+0x154>)
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 80033dc:	f007 fe88 	bl	800b0f0 <RUC_FirstAccelerationStageReached>
  {
    temp_avBusVoltage_d = pHandle->AvBusVoltage_d;
  }
  return (temp_avBusVoltage_d);
#else
  return (pHandle->AvBusVoltage_d);
 80033e0:	4a27      	ldr	r2, [pc, #156]	@ (8003480 <FOC_HighFrequencyTask+0x158>)
 80033e2:	4603      	mov	r3, r0
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 80033e4:	6860      	ldr	r0, [r4, #4]
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 80033e6:	88d2      	ldrh	r2, [r2, #6]
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 80033e8:	9006      	str	r0, [sp, #24]
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 80033ea:	a905      	add	r1, sp, #20
 80033ec:	4630      	mov	r0, r6
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 80033ee:	461c      	mov	r4, r3
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 80033f0:	f8ad 201c 	strh.w	r2, [sp, #28]
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 80033f4:	f007 ff82 	bl	800b2fc <STO_PLL_CalcElAngle>
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /* Only in case of Sensor-less */
 80033f8:	4630      	mov	r0, r6
 80033fa:	f008 f917 	bl	800b62c <STO_PLL_CalcAvrgElSpeedDpp>
    if (false == IsAccelerationStageReached)
 80033fe:	b144      	cbz	r4, 8003412 <FOC_HighFrequencyTask+0xea>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 8003400:	7ffb      	ldrb	r3, [r7, #31]
 8003402:	2b04      	cmp	r3, #4
 8003404:	d00d      	beq.n	8003422 <FOC_HighFrequencyTask+0xfa>
 8003406:	2b13      	cmp	r3, #19
 8003408:	d00b      	beq.n	8003422 <FOC_HighFrequencyTask+0xfa>
}
 800340a:	4628      	mov	r0, r5
 800340c:	b009      	add	sp, #36	@ 0x24
 800340e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    /* Nothing to do */
  }
  else
  {
#endif
    PID_SetIntegralTerm(&pHandle->PIRegulator, (int32_t)0);
 8003412:	4621      	mov	r1, r4
 8003414:	f106 0034 	add.w	r0, r6, #52	@ 0x34
 8003418:	f006 fcc2 	bl	8009da0 <PID_SetIntegralTerm>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 800341c:	7ffb      	ldrb	r3, [r7, #31]
 800341e:	2b04      	cmp	r3, #4
 8003420:	d1f1      	bne.n	8003406 <FOC_HighFrequencyTask+0xde>
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8003422:	88b3      	ldrh	r3, [r6, #4]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8003424:	4817      	ldr	r0, [pc, #92]	@ (8003484 <FOC_HighFrequencyTask+0x15c>)
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8003426:	f8ad 3010 	strh.w	r3, [sp, #16]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 800342a:	a904      	add	r1, sp, #16
 800342c:	f008 fa3e 	bl	800b8ac <VSS_CalcElAngle>
}
 8003430:	4628      	mov	r0, r5
 8003432:	b009      	add	sp, #36	@ 0x24
 8003434:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 8003438:	4809      	ldr	r0, [pc, #36]	@ (8003460 <FOC_HighFrequencyTask+0x138>)
 800343a:	2200      	movs	r2, #0
 800343c:	f7ff f93c 	bl	80026b8 <MCI_FaultProcessing>
}
 8003440:	4628      	mov	r0, r5
 8003442:	b009      	add	sp, #36	@ 0x24
 8003444:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (!REMNG_RampCompleted(pREMNG[M1]))
 8003448:	4e0f      	ldr	r6, [pc, #60]	@ (8003488 <FOC_HighFrequencyTask+0x160>)
 800344a:	6830      	ldr	r0, [r6, #0]
 800344c:	f007 fd28 	bl	800aea0 <REMNG_RampCompleted>
 8003450:	2800      	cmp	r0, #0
 8003452:	f47f af76 	bne.w	8003342 <FOC_HighFrequencyTask+0x1a>
      FOCVars[M1].Iqdref.q = (int16_t)REMNG_Calc(pREMNG[M1]);
 8003456:	6830      	ldr	r0, [r6, #0]
 8003458:	f007 fd00 	bl	800ae5c <REMNG_Calc>
 800345c:	8220      	strh	r0, [r4, #16]
 800345e:	e770      	b.n	8003342 <FOC_HighFrequencyTask+0x1a>
 8003460:	20000004 	.word	0x20000004
 8003464:	200009ec 	.word	0x200009ec
 8003468:	20000038 	.word	0x20000038
 800346c:	20000034 	.word	0x20000034
 8003470:	20000030 	.word	0x20000030
 8003474:	2000003c 	.word	0x2000003c
 8003478:	20000238 	.word	0x20000238
 800347c:	2000006c 	.word	0x2000006c
 8003480:	20000378 	.word	0x20000378
 8003484:	200003d0 	.word	0x200003d0
 8003488:	200009e8 	.word	0x200009e8
 800348c:	20000a14 	.word	0x20000a14

08003490 <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8003490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003494:	b089      	sub	sp, #36	@ 0x24
  else
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
 8003496:	6885      	ldr	r5, [r0, #8]
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8003498:	4b33      	ldr	r3, [pc, #204]	@ (8003568 <RI_SetRegCommandParser+0xd8>)
 800349a:	9306      	str	r3, [sp, #24]
    uint16_t size = 0U;
 800349c:	f04f 0800 	mov.w	r8, #0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 80034a0:	4b32      	ldr	r3, [pc, #200]	@ (800356c <RI_SetRegCommandParser+0xdc>)
    uint8_t * rxData = pHandle->rxBuffer;
 80034a2:	6844      	ldr	r4, [r0, #4]
    int16_t rxLength = pHandle->rxLength;
 80034a4:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    uint16_t size = 0U;
 80034a8:	f8ad 8016 	strh.w	r8, [sp, #22]
{
 80034ac:	4606      	mov	r6, r0
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 80034ae:	f8a0 800e 	strh.w	r8, [r0, #14]
 80034b2:	186f      	adds	r7, r5, r1
  uint8_t retVal = MCP_CMD_OK;
 80034b4:	f8cd 800c 	str.w	r8, [sp, #12]
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 80034b8:	9307      	str	r3, [sp, #28]
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
        /* Prepare next data*/
        rxLength = (int16_t) (rxLength - size);
        rxData = rxData+size;
        /* If there is only one CMD in the buffer, we do not store the result */
        if ((1U == number_of_item) && (0 == rxLength))
 80034ba:	f1c5 0901 	rsb	r9, r5, #1
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80034be:	f1a2 0a02 	sub.w	sl, r2, #2
    while (rxLength > 0)
 80034c2:	2a00      	cmp	r2, #0
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80034c4:	fa0f fe8a 	sxth.w	lr, sl
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80034c8:	f10d 0316 	add.w	r3, sp, #22
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80034cc:	fa1f fa8a 	uxth.w	sl, sl
    while (rxLength > 0)
 80034d0:	dd36      	ble.n	8003540 <RI_SetRegCommandParser+0xb0>
      regID = *dataElementID & REG_MASK;
 80034d2:	f834 cb02 	ldrh.w	ip, [r4], #2
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80034d6:	f10d 0820 	add.w	r8, sp, #32
      regID = *dataElementID & REG_MASK;
 80034da:	f02c 0007 	bic.w	r0, ip, #7
      motorID = (uint8_t)((*dataElementID & MOTOR_MASK));
 80034de:	f00c 0b07 	and.w	fp, ip, #7
      if (motorID > NBR_OF_MOTORS)
 80034e2:	f01c 0f06 	tst.w	ip, #6
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80034e6:	4622      	mov	r2, r4
      regID = *dataElementID & REG_MASK;
 80034e8:	b280      	uxth	r0, r0
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 80034ea:	f00c 0138 	and.w	r1, ip, #56	@ 0x38
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80034ee:	eb08 0b8b 	add.w	fp, r8, fp, lsl #2
      if (motorID > NBR_OF_MOTORS)
 80034f2:	d12d      	bne.n	8003550 <RI_SetRegCommandParser+0xc0>
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80034f4:	f85b bc08 	ldr.w	fp, [fp, #-8]
 80034f8:	f8cd e000 	str.w	lr, [sp]
 80034fc:	47d8      	blx	fp
        rxLength = (int16_t) (rxLength - size);
 80034fe:	f8bd 1016 	ldrh.w	r1, [sp, #22]
        if ((1U == number_of_item) && (0 == rxLength))
 8003502:	eb05 0309 	add.w	r3, r5, r9
 8003506:	b2db      	uxtb	r3, r3
        rxLength = (int16_t) (rxLength - size);
 8003508:	ebaa 0201 	sub.w	r2, sl, r1
        if ((1U == number_of_item) && (0 == rxLength))
 800350c:	2b01      	cmp	r3, #1
        rxLength = (int16_t) (rxLength - size);
 800350e:	b212      	sxth	r2, r2
        rxData = rxData+size;
 8003510:	440c      	add	r4, r1
        if ((1U == number_of_item) && (0 == rxLength))
 8003512:	d012      	beq.n	800353a <RI_SetRegCommandParser+0xaa>
        {
          retVal = accessResult;
        }
        else
        {/* Store the result for each access to be able to report failing access */
          if (txSyncFreeSpace !=0 )
 8003514:	42bd      	cmp	r5, r7
 8003516:	d021      	beq.n	800355c <RI_SetRegCommandParser+0xcc>
          {
            *txData = accessResult;
 8003518:	f805 0b01 	strb.w	r0, [r5], #1
            txData = txData+1;
            pHandle->txLength++;
 800351c:	89f3      	ldrh	r3, [r6, #14]
 800351e:	3301      	adds	r3, #1
 8003520:	81f3      	strh	r3, [r6, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8003522:	2800      	cmp	r0, #0
 8003524:	d0cb      	beq.n	80034be <RI_SetRegCommandParser+0x2e>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8003526:	2807      	cmp	r0, #7
 8003528:	d012      	beq.n	8003550 <RI_SetRegCommandParser+0xc0>
 800352a:	2301      	movs	r3, #1
 800352c:	280a      	cmp	r0, #10
 800352e:	9303      	str	r3, [sp, #12]
 8003530:	d1c5      	bne.n	80034be <RI_SetRegCommandParser+0x2e>
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8003532:	9803      	ldr	r0, [sp, #12]
 8003534:	b009      	add	sp, #36	@ 0x24
 8003536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((1U == number_of_item) && (0 == rxLength))
 800353a:	2a00      	cmp	r2, #0
 800353c:	d1ea      	bne.n	8003514 <RI_SetRegCommandParser+0x84>
 800353e:	9003      	str	r0, [sp, #12]
    if (MCP_CMD_OK == retVal)
 8003540:	9b03      	ldr	r3, [sp, #12]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1f5      	bne.n	8003532 <RI_SetRegCommandParser+0xa2>
}
 8003546:	9803      	ldr	r0, [sp, #12]
      pHandle->txLength = 0;
 8003548:	81f3      	strh	r3, [r6, #14]
}
 800354a:	b009      	add	sp, #36	@ 0x24
 800354c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        retVal = MCP_CMD_NOK;
 8003550:	2301      	movs	r3, #1
 8003552:	9303      	str	r3, [sp, #12]
}
 8003554:	9803      	ldr	r0, [sp, #12]
 8003556:	b009      	add	sp, #36	@ 0x24
 8003558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800355c:	2308      	movs	r3, #8
 800355e:	9303      	str	r3, [sp, #12]
}
 8003560:	9803      	ldr	r0, [sp, #12]
 8003562:	b009      	add	sp, #36	@ 0x24
 8003564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003568:	08003be9 	.word	0x08003be9
 800356c:	08003ce9 	.word	0x08003ce9

08003570 <RI_GetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8003570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003574:	b086      	sub	sp, #24
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    uint16_t size = 0U;
 8003576:	2300      	movs	r3, #0
 8003578:	f8ad 300e 	strh.w	r3, [sp, #14]

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
    pHandle->txLength = 0;
 800357c:	81c3      	strh	r3, [r0, #14]
    uint16_t rxLength = pHandle->rxLength;
 800357e:	f8b0 800c 	ldrh.w	r8, [r0, #12]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8003582:	4b1c      	ldr	r3, [pc, #112]	@ (80035f4 <RI_GetRegCommandParser+0x84>)
 8003584:	9304      	str	r3, [sp, #16]
 8003586:	4b1c      	ldr	r3, [pc, #112]	@ (80035f8 <RI_GetRegCommandParser+0x88>)
    uint8_t * rxData = pHandle->rxBuffer;
 8003588:	f8d0 9004 	ldr.w	r9, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 800358c:	6886      	ldr	r6, [r0, #8]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 800358e:	9305      	str	r3, [sp, #20]
    while (rxLength > 0U)
 8003590:	f1b8 0f00 	cmp.w	r8, #0
 8003594:	d029      	beq.n	80035ea <RI_GetRegCommandParser+0x7a>
 8003596:	4607      	mov	r7, r0
 8003598:	b20c      	sxth	r4, r1
    uint8_t * rxData = pHandle->rxBuffer;
 800359a:	464d      	mov	r5, r9
 800359c:	e012      	b.n	80035c4 <RI_GetRegCommandParser+0x54>
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 800359e:	f85e ac08 	ldr.w	sl, [lr, #-8]
 80035a2:	9400      	str	r4, [sp, #0]
 80035a4:	47d0      	blx	sl
        if (retVal == MCP_CMD_OK )
 80035a6:	eba8 0305 	sub.w	r3, r8, r5
    while (rxLength > 0U)
 80035aa:	fa19 f383 	uxtah	r3, r9, r3
 80035ae:	b29b      	uxth	r3, r3
        if (retVal == MCP_CMD_OK )
 80035b0:	b9e0      	cbnz	r0, 80035ec <RI_GetRegCommandParser+0x7c>
        {
          /* Prepare next data */
          txData = txData+size;
 80035b2:	f8bd 100e 	ldrh.w	r1, [sp, #14]
          pHandle->txLength += size;
 80035b6:	89fa      	ldrh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 80035b8:	1a64      	subs	r4, r4, r1
          pHandle->txLength += size;
 80035ba:	440a      	add	r2, r1
          txData = txData+size;
 80035bc:	440e      	add	r6, r1
          pHandle->txLength += size;
 80035be:	81fa      	strh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 80035c0:	b224      	sxth	r4, r4
    while (rxLength > 0U)
 80035c2:	b19b      	cbz	r3, 80035ec <RI_GetRegCommandParser+0x7c>
      regID = *dataElementID & REG_MASK;
 80035c4:	f835 cb02 	ldrh.w	ip, [r5], #2
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 80035c8:	f10d 0a18 	add.w	sl, sp, #24
      regID = *dataElementID & REG_MASK;
 80035cc:	f02c 0007 	bic.w	r0, ip, #7
      motorID = (uint8_t)((*dataElementID & MOTOR_MASK));
 80035d0:	f00c 0e07 	and.w	lr, ip, #7
      if (motorID > NBR_OF_MOTORS)
 80035d4:	f01c 0f06 	tst.w	ip, #6
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 80035d8:	f10d 030e 	add.w	r3, sp, #14
 80035dc:	4632      	mov	r2, r6
      regID = *dataElementID & REG_MASK;
 80035de:	b280      	uxth	r0, r0
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 80035e0:	f00c 0138 	and.w	r1, ip, #56	@ 0x38
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 80035e4:	eb0a 0e8e 	add.w	lr, sl, lr, lsl #2
      if (motorID > NBR_OF_MOTORS)
 80035e8:	d0d9      	beq.n	800359e <RI_GetRegCommandParser+0x2e>
  uint8_t retVal = MCP_CMD_NOK;
 80035ea:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 80035ec:	b006      	add	sp, #24
 80035ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035f2:	bf00      	nop
 80035f4:	080042a5 	.word	0x080042a5
 80035f8:	080043d9 	.word	0x080043d9

080035fc <MCP_ReceivedPacket>:
  * @brief  Parses the header from the received packet and call the required function depending on the command sent by the controller device.
  *
  * @param  pHandle Handler of the current instance of the MCP component
  */
void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 80035fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035fe:	4604      	mov	r4, r0
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8003600:	6846      	ldr	r6, [r0, #4]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8003602:	6822      	ldr	r2, [r4, #0]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8003604:	f836 3b02 	ldrh.w	r3, [r6], #2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8003608:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800360a:	8992      	ldrh	r2, [r2, #12]
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 800360c:	f403 457f 	and.w	r5, r3, #65280	@ 0xff00
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8003610:	3a01      	subs	r2, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8003612:	3802      	subs	r0, #2
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8003614:	f023 0c07 	bic.w	ip, r3, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8003618:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800361c:	b291      	uxth	r1, r2
{
 800361e:	b083      	sub	sp, #12
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8003620:	b280      	uxth	r0, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8003622:	fa1f fc8c 	uxth.w	ip, ip
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8003626:	b212      	sxth	r2, r2
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8003628:	d039      	beq.n	800369e <MCP_ReceivedPacket+0xa2>
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 800362a:	3b01      	subs	r3, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 800362c:	4f4f      	ldr	r7, [pc, #316]	@ (800376c <MCP_ReceivedPacket+0x170>)
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 800362e:	81a0      	strh	r0, [r4, #12]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8003630:	f003 0307 	and.w	r3, r3, #7
 8003634:	eb03 0383 	add.w	r3, r3, r3, lsl #2

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 8003638:	2500      	movs	r5, #0

    switch (command)
 800363a:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 800363e:	6066      	str	r6, [r4, #4]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8003640:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
    pHandle->txLength = 0U;
 8003644:	81e5      	strh	r5, [r4, #14]
    switch (command)
 8003646:	d835      	bhi.n	80036b4 <MCP_ReceivedPacket+0xb8>
 8003648:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
 800364c:	d81e      	bhi.n	800368c <MCP_ReceivedPacket+0x90>
 800364e:	e8df f00c 	tbb	[pc, ip]
 8003652:	1d6b      	.short	0x1d6b
 8003654:	1d1d1d1d 	.word	0x1d1d1d1d
 8003658:	1d731d1d 	.word	0x1d731d1d
 800365c:	1d1d1d1d 	.word	0x1d1d1d1d
 8003660:	1d581d1d 	.word	0x1d581d1d
 8003664:	1d1d1d1d 	.word	0x1d1d1d1d
 8003668:	1d501d1d 	.word	0x1d501d1d
 800366c:	1d1d1d1d 	.word	0x1d1d1d1d
 8003670:	1d4a1d1d 	.word	0x1d4a1d1d
 8003674:	1d1d1d1d 	.word	0x1d1d1d1d
 8003678:	1d5d1d1d 	.word	0x1d5d1d1d
 800367c:	1d1d1d1d 	.word	0x1d1d1d1d
 8003680:	1d461d1d 	.word	0x1d461d1d
 8003684:	1d1d1d1d 	.word	0x1d1d1d1d
 8003688:	1d1d      	.short	0x1d1d
 800368a:	65          	.byte	0x65
 800368b:	00          	.byte	0x00
 800368c:	2300      	movs	r3, #0
 800368e:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003690:	68a2      	ldr	r2, [r4, #8]
 8003692:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 8003694:	89e3      	ldrh	r3, [r4, #14]
 8003696:	3301      	adds	r3, #1
 8003698:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 800369a:	b003      	add	sp, #12
 800369c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 800369e:	f3cc 0cc4 	ubfx	ip, ip, #3, #5
    pHandle->txLength = 0U;
 80036a2:	2300      	movs	r3, #0
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 80036a4:	f1bc 0f01 	cmp.w	ip, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80036a8:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 80036aa:	6066      	str	r6, [r4, #4]
    pHandle->txLength = 0U;
 80036ac:	81e3      	strh	r3, [r4, #14]
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 80036ae:	d948      	bls.n	8003742 <MCP_ReceivedPacket+0x146>
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 80036b0:	200d      	movs	r0, #13
 80036b2:	e7ed      	b.n	8003690 <MCP_ReceivedPacket+0x94>
    switch (command)
 80036b4:	f1bc 0f68 	cmp.w	ip, #104	@ 0x68
 80036b8:	d008      	beq.n	80036cc <MCP_ReceivedPacket+0xd0>
 80036ba:	f1bc 0f48 	cmp.w	ip, #72	@ 0x48
 80036be:	d1e5      	bne.n	800368c <MCP_ReceivedPacket+0x90>
        MCI_Clear_Iqdref(pMCI);
 80036c0:	4638      	mov	r0, r7
 80036c2:	f7ff f949 	bl	8002958 <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80036c6:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80036c8:	4628      	mov	r0, r5
        break;
 80036ca:	e7e1      	b.n	8003690 <MCP_ReceivedPacket+0x94>
        MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength,
 80036cc:	68a3      	ldr	r3, [r4, #8]
 80036ce:	9300      	str	r3, [sp, #0]
 80036d0:	4631      	mov	r1, r6
 80036d2:	f104 030e 	add.w	r3, r4, #14
 80036d6:	f7fe ffbb 	bl	8002650 <MC_ProfilerCommand>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80036da:	89e3      	ldrh	r3, [r4, #14]
        break;
 80036dc:	e7d8      	b.n	8003690 <MCP_ReceivedPacket+0x94>
        if (IDLE == MCI_GetSTMState(pMCI))
 80036de:	4638      	mov	r0, r7
 80036e0:	f7ff f832 	bl	8002748 <MCI_GetSTMState>
 80036e4:	b128      	cbz	r0, 80036f2 <MCP_ReceivedPacket+0xf6>
          (void)MCI_StopMotor(pMCI);
 80036e6:	4638      	mov	r0, r7
 80036e8:	f7ff f84a 	bl	8002780 <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80036ec:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80036ee:	2000      	movs	r0, #0
 80036f0:	e7ce      	b.n	8003690 <MCP_ReceivedPacket+0x94>
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 80036f2:	4638      	mov	r0, r7
 80036f4:	f7ff f82e 	bl	8002754 <MCI_StartMotor>
 80036f8:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80036fc:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 80036fe:	b2c0      	uxtb	r0, r0
 8003700:	e7c6      	b.n	8003690 <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8003702:	4620      	mov	r0, r4
 8003704:	f7ff ff34 	bl	8003570 <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003708:	89e3      	ldrh	r3, [r4, #14]
        break;
 800370a:	e7c1      	b.n	8003690 <MCP_ReceivedPacket+0x94>
        if (RUN == MCI_GetSTMState(pMCI))
 800370c:	4638      	mov	r0, r7
 800370e:	f7ff f81b 	bl	8002748 <MCI_GetSTMState>
 8003712:	2806      	cmp	r0, #6
 8003714:	d021      	beq.n	800375a <MCP_ReceivedPacket+0x15e>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003716:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8003718:	2000      	movs	r0, #0
 800371a:	e7b9      	b.n	8003690 <MCP_ReceivedPacket+0x94>
        (void)MCI_FaultAcknowledged(pMCI);
 800371c:	4638      	mov	r0, r7
 800371e:	f7ff f84b 	bl	80027b8 <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003722:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8003724:	2000      	movs	r0, #0
        break;
 8003726:	e7b3      	b.n	8003690 <MCP_ReceivedPacket+0x94>
        *pHandle->txBuffer = MCP_VERSION;
 8003728:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4U;
 800372a:	2104      	movs	r1, #4
        *pHandle->txBuffer = MCP_VERSION;
 800372c:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 800372e:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = MCP_VERSION;
 8003730:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003732:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8003734:	2000      	movs	r0, #0
        break;
 8003736:	e7ab      	b.n	8003690 <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8003738:	4620      	mov	r0, r4
 800373a:	f7ff fea9 	bl	8003490 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800373e:	89e3      	ldrh	r3, [r4, #14]
        break;
 8003740:	e7a6      	b.n	8003690 <MCP_ReceivedPacket+0x94>
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8003742:	4b0b      	ldr	r3, [pc, #44]	@ (8003770 <MCP_ReceivedPacket+0x174>)
 8003744:	f853 502c 	ldr.w	r5, [r3, ip, lsl #2]
 8003748:	b16d      	cbz	r5, 8003766 <MCP_ReceivedPacket+0x16a>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 800374a:	68a3      	ldr	r3, [r4, #8]
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	4631      	mov	r1, r6
 8003750:	f104 030e 	add.w	r3, r4, #14
 8003754:	47a8      	blx	r5
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003756:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8003758:	e79a      	b.n	8003690 <MCP_ReceivedPacket+0x94>
          MCI_StopRamp(pMCI);
 800375a:	4638      	mov	r0, r7
 800375c:	f7ff f874 	bl	8002848 <MCI_StopRamp>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003760:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8003762:	2000      	movs	r0, #0
 8003764:	e794      	b.n	8003690 <MCP_ReceivedPacket+0x94>
 8003766:	462b      	mov	r3, r5
 8003768:	e7a2      	b.n	80036b0 <MCP_ReceivedPacket+0xb4>
 800376a:	bf00      	nop
 800376c:	20000004 	.word	0x20000004
 8003770:	20000a2c 	.word	0x20000a2c

08003774 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8003774:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 8003776:	f004 fff3 	bl	8008760 <HAL_RCC_GetHCLKFreq>
 800377a:	4b0a      	ldr	r3, [pc, #40]	@ (80037a4 <MX_MotorControl_Init+0x30>)
 800377c:	fba3 3000 	umull	r3, r0, r3, r0
 8003780:	09c0      	lsrs	r0, r0, #7
 8003782:	f003 faf7 	bl	8006d74 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 8003786:	4b08      	ldr	r3, [pc, #32]	@ (80037a8 <MX_MotorControl_Init+0x34>)
 8003788:	2200      	movs	r2, #0
 800378a:	6819      	ldr	r1, [r3, #0]
 800378c:	f04f 30ff 	mov.w	r0, #4294967295
 8003790:	f003 fa94 	bl	8006cbc <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8003794:	4805      	ldr	r0, [pc, #20]	@ (80037ac <MX_MotorControl_Init+0x38>)
 8003796:	f7ff f993 	bl	8002ac0 <MCboot>
  mc_lock_pins();
}
 800379a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 800379e:	f7ff bac3 	b.w	8002d28 <mc_lock_pins>
 80037a2:	bf00      	nop
 80037a4:	10624dd3 	.word	0x10624dd3
 80037a8:	200004f8 	.word	0x200004f8
 80037ac:	20001bb8 	.word	0x20001bb8

080037b0 <startTimers>:
  *         @arg @ref LL_TIM_TS_ETRF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
{
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 80037b0:	4922      	ldr	r1, [pc, #136]	@ (800383c <startTimers+0x8c>)
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 80037b2:	4a23      	ldr	r2, [pc, #140]	@ (8003840 <startTimers+0x90>)
 80037b4:	688b      	ldr	r3, [r1, #8]
  * When this function is called, TIM1 and/or TIM8 must be in a frozen state
  * with CNT, ARR, REP RATE and trigger correctly set (these settings are
  * usually performed in the Init method accordingly with the configuration)
  */
__weak void startTimers(void)
{
 80037b6:	b410      	push	{r4}
 80037b8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80037bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037c0:	f043 0310 	orr.w	r3, r3, #16
 80037c4:	b083      	sub	sp, #12
 80037c6:	608b      	str	r3, [r1, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 80037c8:	688b      	ldr	r3, [r1, #8]
 80037ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037ce:	f023 0307 	bic.w	r3, r3, #7
 80037d2:	f043 0306 	orr.w	r3, r3, #6
 80037d6:	608b      	str	r3, [r1, #8]
 80037d8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80037da:	07db      	lsls	r3, r3, #31
 80037dc:	d416      	bmi.n	800380c <startTimers+0x5c>
  SET_BIT(RCC->APB1ENR1, Periphs);
 80037de:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80037e0:	f043 0301 	orr.w	r3, r3, #1
 80037e4:	6593      	str	r3, [r2, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80037e6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80037e8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80037ec:	f003 0301 	and.w	r3, r3, #1
 80037f0:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80037f2:	9b01      	ldr	r3, [sp, #4]
 80037f4:	694b      	ldr	r3, [r1, #20]
 80037f6:	f043 0301 	orr.w	r3, r3, #1
 80037fa:	614b      	str	r3, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80037fc:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80037fe:	f023 0301 	bic.w	r3, r3, #1
 8003802:	6593      	str	r3, [r2, #88]	@ 0x58
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }
}
 8003804:	b003      	add	sp, #12
 8003806:	f85d 4b04 	ldr.w	r4, [sp], #4
 800380a:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 800380c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003810:	480c      	ldr	r0, [pc, #48]	@ (8003844 <startTimers+0x94>)
 8003812:	685a      	ldr	r2, [r3, #4]
 8003814:	6859      	ldr	r1, [r3, #4]
 8003816:	4c0c      	ldr	r4, [pc, #48]	@ (8003848 <startTimers+0x98>)
 8003818:	4001      	ands	r1, r0
 800381a:	f041 0120 	orr.w	r1, r1, #32
 800381e:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003820:	6959      	ldr	r1, [r3, #20]
 8003822:	f041 0101 	orr.w	r1, r1, #1
 8003826:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003828:	6859      	ldr	r1, [r3, #4]
 800382a:	4022      	ands	r2, r4
 800382c:	4001      	ands	r1, r0
 800382e:	430a      	orrs	r2, r1
 8003830:	605a      	str	r2, [r3, #4]
}
 8003832:	b003      	add	sp, #12
 8003834:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	40012c00 	.word	0x40012c00
 8003840:	40021000 	.word	0x40021000
 8003844:	fdffff8f 	.word	0xfdffff8f
 8003848:	02000070 	.word	0x02000070

0800384c <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 800384c:	3201      	adds	r2, #1
{
 800384e:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8003850:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8003852:	f06f 0602 	mvn.w	r6, #2
 8003856:	0155      	lsls	r5, r2, #5
 8003858:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 800385a:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 800385c:	f893 c000 	ldrb.w	ip, [r3]
 8003860:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 8003864:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 8003868:	d80c      	bhi.n	8003884 <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 800386a:	6904      	ldr	r4, [r0, #16]
 800386c:	07a4      	lsls	r4, r4, #30
 800386e:	d5f5      	bpl.n	800385c <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 8003870:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8003874:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8003876:	6106      	str	r6, [r0, #16]
 8003878:	d8f0      	bhi.n	800385c <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 800387a:	781c      	ldrb	r4, [r3, #0]
 800387c:	2c0f      	cmp	r4, #15
 800387e:	d8ed      	bhi.n	800385c <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 8003880:	2301      	movs	r3, #1
 8003882:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_PTR_CHECK_POW_COM
  }
#endif
  }
 8003884:	bd70      	pop	{r4, r5, r6, pc}
 8003886:	bf00      	nop

08003888 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 8003888:	b530      	push	{r4, r5, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 800388a:	f8b0 4070 	ldrh.w	r4, [r0, #112]	@ 0x70
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 800388e:	f8b0 204e 	ldrh.w	r2, [r0, #78]	@ 0x4e
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8003892:	ea4f 4c21 	mov.w	ip, r1, asr #16
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8003896:	b20b      	sxth	r3, r1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8003898:	fb04 fc0c 	mul.w	ip, r4, ip
 800389c:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80038a0:	fb02 f303 	mul.w	r3, r2, r3

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 80038a4:	eb03 024c 	add.w	r2, r3, ip, lsl #1
    wZ = (wUBeta - wUAlpha) / 2;
 80038a8:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 80038ac:	eb02 7ed2 	add.w	lr, r2, r2, lsr #31
    wZ = (wUBeta - wUAlpha) / 2;
 80038b0:	eb03 71d3 	add.w	r1, r3, r3, lsr #31

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 80038b4:	1c55      	adds	r5, r2, #1
{
 80038b6:	b083      	sub	sp, #12
    {
      if (wZ < 0)
      {
        pHandle->Sector = SECTOR_5;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80038b8:	ea4f 0494 	mov.w	r4, r4, lsr #2
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80038bc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 80038c0:	ea4f 0e6e 	mov.w	lr, lr, asr #1
    wZ = (wUBeta - wUAlpha) / 2;
 80038c4:	ea4f 0161 	mov.w	r1, r1, asr #1
    if (wY < 0)
 80038c8:	db6b      	blt.n	80039a2 <PWMC_SetPhaseVoltage+0x11a>
        }
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 80038ca:	1c5d      	adds	r5, r3, #1
 80038cc:	db3d      	blt.n	800394a <PWMC_SetPhaseVoltage+0xc2>
      {
        pHandle->Sector = SECTOR_2;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80038ce:	ebbe 0e01 	subs.w	lr, lr, r1
 80038d2:	bf44      	itt	mi
 80038d4:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 80038d8:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 80038dc:	2b00      	cmp	r3, #0
 80038de:	bfbc      	itt	lt
 80038e0:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 80038e4:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhA - (wY / 131072);
 80038e8:	2a00      	cmp	r2, #0
 80038ea:	bfb8      	it	lt
 80038ec:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00

        if(true == pHandle->SingleShuntTopology)
 80038f0:	f890 1085 	ldrb.w	r1, [r0, #133]	@ 0x85
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80038f4:	eb04 4eae 	add.w	lr, r4, lr, asr #18
        pHandle->Sector = SECTOR_2;
 80038f8:	f04f 0501 	mov.w	r5, #1
        wTimePhC = wTimePhA - (wY / 131072);
 80038fc:	bfb8      	it	lt
 80038fe:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        pHandle->Sector = SECTOR_2;
 8003902:	f880 507a 	strb.w	r5, [r0, #122]	@ 0x7a
        wTimePhB = wTimePhA + (wZ / 131072);
 8003906:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 800390a:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
        if(true == pHandle->SingleShuntTopology)
 800390e:	2900      	cmp	r1, #0
 8003910:	d16e      	bne.n	80039f0 <PWMC_SetPhaseVoltage+0x168>
          pHandle->midDuty = 0U;
          pHandle->highDuty = 1U;
        }
        else
        {
        pHandle->lowDuty = (uint16_t)wTimePhB;
 8003912:	fa1f fc83 	uxth.w	ip, r3
        pHandle->midDuty = (uint16_t)wTimePhA;
 8003916:	fa1f f48e 	uxth.w	r4, lr
        pHandle->highDuty = (uint16_t)wTimePhC;
 800391a:	b291      	uxth	r1, r2
            pHandle->highDuty = 2U;
 800391c:	f8a0 105c 	strh.w	r1, [r0, #92]	@ 0x5c

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8003920:	6941      	ldr	r1, [r0, #20]
            pHandle->lowDuty = 0U;
 8003922:	f8a0 c058 	strh.w	ip, [r0, #88]	@ 0x58
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8003926:	ea2e 7eee 	bic.w	lr, lr, lr, asr #31
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 800392a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 800392e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
            pHandle->midDuty = 1U;
 8003932:	f8a0 405a 	strh.w	r4, [r0, #90]	@ 0x5a
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8003936:	f8a0 e050 	strh.w	lr, [r0, #80]	@ 0x50
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 800393a:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 800393e:	f8a0 2054 	strh.w	r2, [r0, #84]	@ 0x54
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 8003942:	b003      	add	sp, #12
 8003944:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8003948:	4708      	bx	r1
        if ( wX <= 0 )
 800394a:	f1bc 0f00 	cmp.w	ip, #0
 800394e:	dd7b      	ble.n	8003a48 <PWMC_SetPhaseVoltage+0x1c0>
          wTimePhB = wTimePhA + (wZ / 131072);
 8003950:	2b00      	cmp	r3, #0
 8003952:	bfb8      	it	lt
 8003954:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8003958:	ebac 0101 	sub.w	r1, ip, r1
          wTimePhB = wTimePhA + (wZ / 131072);
 800395c:	bfb8      	it	lt
 800395e:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
          wTimePhC = wTimePhB - (wX / 131072);
 8003962:	f1bc 0f00 	cmp.w	ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8003966:	eb04 4ea1 	add.w	lr, r4, r1, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 800396a:	bfb8      	it	lt
 800396c:	f50c 3cff 	addlt.w	ip, ip, #130560	@ 0x1fe00
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 8003970:	f890 107d 	ldrb.w	r1, [r0, #125]	@ 0x7d
          pHandle->Sector = SECTOR_1;
 8003974:	f04f 0200 	mov.w	r2, #0
          wTimePhB = wTimePhA + (wZ / 131072);
 8003978:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 800397c:	bfb8      	it	lt
 800397e:	f20c 1cff 	addwlt	ip, ip, #511	@ 0x1ff
          pHandle->Sector = SECTOR_1;
 8003982:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
          wTimePhC = wTimePhB - (wX / 131072);
 8003986:	eba3 426c 	sub.w	r2, r3, ip, asr #17
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 800398a:	2900      	cmp	r1, #0
 800398c:	f040 80ae 	bne.w	8003aec <PWMC_SetPhaseVoltage+0x264>
 8003990:	f890 4085 	ldrb.w	r4, [r0, #133]	@ 0x85
 8003994:	2c00      	cmp	r4, #0
 8003996:	f000 80b9 	beq.w	8003b0c <PWMC_SetPhaseVoltage+0x284>
 800399a:	f04f 0c02 	mov.w	ip, #2
 800399e:	2401      	movs	r4, #1
 80039a0:	e7bc      	b.n	800391c <PWMC_SetPhaseVoltage+0x94>
      if (wZ < 0)
 80039a2:	f1b3 3fff 	cmp.w	r3, #4294967295
        if(true == pHandle->SingleShuntTopology)
 80039a6:	f890 5085 	ldrb.w	r5, [r0, #133]	@ 0x85
      if (wZ < 0)
 80039aa:	db70      	blt.n	8003a8e <PWMC_SetPhaseVoltage+0x206>
        if (wX <= 0)
 80039ac:	f1bc 0f00 	cmp.w	ip, #0
 80039b0:	dd23      	ble.n	80039fa <PWMC_SetPhaseVoltage+0x172>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 80039b2:	ebbe 0e0c 	subs.w	lr, lr, ip
 80039b6:	bf44      	itt	mi
 80039b8:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 80039bc:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 80039c0:	2a00      	cmp	r2, #0
 80039c2:	bfb8      	it	lt
 80039c4:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 80039c8:	eb04 4eae 	add.w	lr, r4, lr, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 80039cc:	bfb8      	it	lt
 80039ce:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
          pHandle->Sector = SECTOR_3;
 80039d2:	2302      	movs	r3, #2
          wTimePhC = wTimePhA - (wY / 131072);
 80039d4:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
          pHandle->Sector = SECTOR_3;
 80039d8:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
          wTimePhB = wTimePhC + (wX / 131072);
 80039dc:	eb02 436c 	add.w	r3, r2, ip, asr #17
          if(true == pHandle->SingleShuntTopology)
 80039e0:	2d00      	cmp	r5, #0
 80039e2:	d17e      	bne.n	8003ae2 <PWMC_SetPhaseVoltage+0x25a>
          pHandle->lowDuty = (uint16_t)wTimePhB;
 80039e4:	fa1f fc83 	uxth.w	ip, r3
          pHandle->midDuty = (uint16_t)wTimePhC;
 80039e8:	b294      	uxth	r4, r2
          pHandle->highDuty = (uint16_t)wTimePhA;
 80039ea:	fa1f f18e 	uxth.w	r1, lr
 80039ee:	e795      	b.n	800391c <PWMC_SetPhaseVoltage+0x94>
 80039f0:	f04f 0c02 	mov.w	ip, #2
 80039f4:	2400      	movs	r4, #0
 80039f6:	2101      	movs	r1, #1
 80039f8:	e790      	b.n	800391c <PWMC_SetPhaseVoltage+0x94>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 80039fa:	ebbc 0101 	subs.w	r1, ip, r1
 80039fe:	bf44      	itt	mi
 8003a00:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8003a04:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	bfb8      	it	lt
 8003a0c:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
          pHandle->Sector = SECTOR_4;
 8003a10:	f04f 0203 	mov.w	r2, #3
          wTimePhB = wTimePhA + (wZ / 131072);
 8003a14:	bfb8      	it	lt
 8003a16:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
          pHandle->Sector = SECTOR_4;
 8003a1a:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
          wTimePhC = wTimePhB - (wX / 131072);
 8003a1e:	f1bc 0200 	subs.w	r2, ip, #0
 8003a22:	bfb8      	it	lt
 8003a24:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8003a28:	eb04 4ea1 	add.w	lr, r4, r1, asr #18
          wTimePhB = wTimePhA + (wZ / 131072);
 8003a2c:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8003a30:	bfb8      	it	lt
 8003a32:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 8003a36:	eba3 4262 	sub.w	r2, r3, r2, asr #17
          if(true == pHandle->SingleShuntTopology)
 8003a3a:	2d00      	cmp	r5, #0
 8003a3c:	d060      	beq.n	8003b00 <PWMC_SetPhaseVoltage+0x278>
 8003a3e:	f04f 0c00 	mov.w	ip, #0
 8003a42:	2401      	movs	r4, #1
 8003a44:	2102      	movs	r1, #2
 8003a46:	e769      	b.n	800391c <PWMC_SetPhaseVoltage+0x94>
          wTimePhC = wTimePhA - (wY / 131072);
 8003a48:	2a00      	cmp	r2, #0
 8003a4a:	bfb8      	it	lt
 8003a4c:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
          pHandle->Sector = SECTOR_6;
 8003a50:	f04f 0305 	mov.w	r3, #5
          wTimePhC = wTimePhA - (wY / 131072);
 8003a54:	bfb8      	it	lt
 8003a56:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8003a5a:	ebae 0e0c 	sub.w	lr, lr, ip
          pHandle->Sector = SECTOR_6;
 8003a5e:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
          wTimePhB = wTimePhC + (wX / 131072);
 8003a62:	f1bc 0300 	subs.w	r3, ip, #0
 8003a66:	bfb8      	it	lt
 8003a68:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8003a6c:	eb04 4eae 	add.w	lr, r4, lr, asr #18
          if(true == pHandle->SingleShuntTopology)
 8003a70:	f890 1085 	ldrb.w	r1, [r0, #133]	@ 0x85
          wTimePhC = wTimePhA - (wY / 131072);
 8003a74:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8003a78:	bfb8      	it	lt
 8003a7a:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 8003a7e:	eb02 4363 	add.w	r3, r2, r3, asr #17
          if(true == pHandle->SingleShuntTopology)
 8003a82:	b3c1      	cbz	r1, 8003af6 <PWMC_SetPhaseVoltage+0x26e>
 8003a84:	f04f 0c01 	mov.w	ip, #1
 8003a88:	2402      	movs	r4, #2
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	e746      	b.n	800391c <PWMC_SetPhaseVoltage+0x94>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003a8e:	ebbe 0e01 	subs.w	lr, lr, r1
 8003a92:	bf44      	itt	mi
 8003a94:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 8003a98:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	bfbc      	itt	lt
 8003aa0:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8003aa4:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 8003aa8:	2a00      	cmp	r2, #0
 8003aaa:	bfb8      	it	lt
 8003aac:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003ab0:	eb04 4eae 	add.w	lr, r4, lr, asr #18
        pHandle->Sector = SECTOR_5;
 8003ab4:	f04f 0c04 	mov.w	ip, #4
        wTimePhC = wTimePhA - (wY / 131072) ;
 8003ab8:	bfb8      	it	lt
 8003aba:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        pHandle->Sector = SECTOR_5;
 8003abe:	f880 c07a 	strb.w	ip, [r0, #122]	@ 0x7a
        wTimePhB = wTimePhA + (wZ / 131072);
 8003ac2:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8003ac6:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
        if(true == pHandle->SingleShuntTopology)
 8003aca:	b92d      	cbnz	r5, 8003ad8 <PWMC_SetPhaseVoltage+0x250>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8003acc:	fa1f fc82 	uxth.w	ip, r2
          pHandle->midDuty = (uint16_t)wTimePhA;
 8003ad0:	fa1f f48e 	uxth.w	r4, lr
          pHandle->highDuty = (uint16_t)wTimePhB;
 8003ad4:	b299      	uxth	r1, r3
 8003ad6:	e721      	b.n	800391c <PWMC_SetPhaseVoltage+0x94>
 8003ad8:	f04f 0c01 	mov.w	ip, #1
 8003adc:	2400      	movs	r4, #0
 8003ade:	2102      	movs	r1, #2
 8003ae0:	e71c      	b.n	800391c <PWMC_SetPhaseVoltage+0x94>
 8003ae2:	f04f 0c00 	mov.w	ip, #0
 8003ae6:	2402      	movs	r4, #2
 8003ae8:	2101      	movs	r1, #1
 8003aea:	e717      	b.n	800391c <PWMC_SetPhaseVoltage+0x94>
 8003aec:	f04f 0c02 	mov.w	ip, #2
 8003af0:	2401      	movs	r4, #1
 8003af2:	2100      	movs	r1, #0
 8003af4:	e712      	b.n	800391c <PWMC_SetPhaseVoltage+0x94>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8003af6:	fa1f fc8e 	uxth.w	ip, lr
            pHandle->midDuty = (uint16_t)wTimePhC;
 8003afa:	b294      	uxth	r4, r2
            pHandle->highDuty = (uint16_t)wTimePhB;
 8003afc:	b299      	uxth	r1, r3
 8003afe:	e70d      	b.n	800391c <PWMC_SetPhaseVoltage+0x94>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8003b00:	fa1f fc82 	uxth.w	ip, r2
          pHandle->midDuty = (uint16_t)wTimePhB;
 8003b04:	b29c      	uxth	r4, r3
          pHandle->highDuty = (uint16_t)wTimePhA;
 8003b06:	fa1f f18e 	uxth.w	r1, lr
 8003b0a:	e707      	b.n	800391c <PWMC_SetPhaseVoltage+0x94>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8003b0c:	fa1f fc8e 	uxth.w	ip, lr
            pHandle->midDuty = (uint16_t)wTimePhB;
 8003b10:	b29c      	uxth	r4, r3
            pHandle->highDuty = (uint16_t)wTimePhC;
 8003b12:	b291      	uxth	r1, r2
 8003b14:	e702      	b.n	800391c <PWMC_SetPhaseVoltage+0x94>
 8003b16:	bf00      	nop

08003b18 <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 8003b18:	6843      	ldr	r3, [r0, #4]
 8003b1a:	4718      	bx	r3

08003b1c <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 8003b1c:	6883      	ldr	r3, [r0, #8]
 8003b1e:	4718      	bx	r3

08003b20 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 8003b20:	b510      	push	{r4, lr}
 8003b22:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 8003b24:	b179      	cbz	r1, 8003b46 <PWMC_CurrentReadingCalibr+0x26>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 8003b26:	2901      	cmp	r1, #1
 8003b28:	d001      	beq.n	8003b2e <PWMC_CurrentReadingCalibr+0xe>
  bool retVal = false;
 8003b2a:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8003b2c:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8003b2e:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
 8003b32:	b16b      	cbz	r3, 8003b50 <PWMC_CurrentReadingCalibr+0x30>
        pHandle->OffCalibrWaitTimeCounter--;
 8003b34:	3b01      	subs	r3, #1
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1f4      	bne.n	8003b2a <PWMC_CurrentReadingCalibr+0xa>
          pHandle->pFctCurrReadingCalib(pHandle);
 8003b40:	68c3      	ldr	r3, [r0, #12]
 8003b42:	4798      	blx	r3
          retVal = true;
 8003b44:	e004      	b.n	8003b50 <PWMC_CurrentReadingCalibr+0x30>
      PWMC_SwitchOffPWM(pHandle);
 8003b46:	f7ff ffe7 	bl	8003b18 <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 8003b4a:	68e3      	ldr	r3, [r4, #12]
 8003b4c:	4620      	mov	r0, r4
 8003b4e:	4798      	blx	r3
      retVal = true;
 8003b50:	2001      	movs	r0, #1
}
 8003b52:	bd10      	pop	{r4, pc}

08003b54 <PWMC_OCP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    if (false == pHandle->BrakeActionLock)
 8003b54:	f890 3083 	ldrb.w	r3, [r0, #131]	@ 0x83
 8003b58:	b91b      	cbnz	r3, 8003b62 <PWMC_OCP_Handler+0xe>
    {
      if (ES_GPIO == pHandle->LowSideOutputs)
 8003b5a:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d004      	beq.n	8003b6c <PWMC_OCP_Handler+0x18>
    }
    else
    {
      /* Nothing to do */
    }
    pHandle->OverCurrentFlag = true;
 8003b62:	2301      	movs	r3, #1
 8003b64:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 8003b68:	3078      	adds	r0, #120	@ 0x78
 8003b6a:	4770      	bx	lr
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 8003b6c:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 8003b70:	b410      	push	{r4}
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 8003b72:	6c43      	ldr	r3, [r0, #68]	@ 0x44
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_u_port, pHandle->pwm_en_u_pin);
 8003b74:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8003b78:	6294      	str	r4, [r2, #40]	@ 0x28
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 8003b7a:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 8003b7e:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 8003b82:	628c      	str	r4, [r1, #40]	@ 0x28
 8003b84:	629a      	str	r2, [r3, #40]	@ 0x28
    pHandle->OverCurrentFlag = true;
 8003b86:	2301      	movs	r3, #1
 8003b88:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
}
 8003b8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b90:	3078      	adds	r0, #120	@ 0x78
 8003b92:	4770      	bx	lr

08003b94 <PWMC_OVP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8003b94:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
{
 8003b96:	4603      	mov	r3, r0
    pHandle->OverVoltageFlag = true;
 8003b98:	f04f 0c01 	mov.w	ip, #1
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8003b9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ba0:	644a      	str	r2, [r1, #68]	@ 0x44
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 8003ba2:	3078      	adds	r0, #120	@ 0x78
    pHandle->OverVoltageFlag = true;
 8003ba4:	f883 c081 	strb.w	ip, [r3, #129]	@ 0x81
    pHandle->BrakeActionLock = true;
 8003ba8:	f883 c083 	strb.w	ip, [r3, #131]	@ 0x83
}
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop

08003bb0 <PWMC_IsFaultOccurred>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval uint16_t Returns #MC_OVER_CURR if an overcurrent has been
  *                  detected since last method call, #MC_NO_FAULTS otherwise.
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
 8003bb0:	4603      	mov	r3, r0
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 8003bb2:	f890 0081 	ldrb.w	r0, [r0, #129]	@ 0x81
 8003bb6:	b1a8      	cbz	r0, 8003be4 <PWMC_IsFaultOccurred+0x34>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8003bbe:	2142      	movs	r1, #66	@ 0x42
    retVal = MC_OVER_VOLT;
 8003bc0:	2002      	movs	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 8003bc2:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 8003bc6:	b11a      	cbz	r2, 8003bd0 <PWMC_IsFaultOccurred+0x20>
  {
    retVal |= MC_OVER_CURR;
    pHandle->OverCurrentFlag = false;
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    retVal |= MC_OVER_CURR;
 8003bce:	4608      	mov	r0, r1
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 8003bd0:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 8003bd4:	b12a      	cbz	r2, 8003be2 <PWMC_IsFaultOccurred+0x32>
  {
    retVal |= MC_DP_FAULT;
 8003bd6:	f440 6080 	orr.w	r0, r0, #1024	@ 0x400
    pHandle->driverProtectionFlag = false;
 8003bda:	2200      	movs	r2, #0
    retVal |= MC_DP_FAULT;
 8003bdc:	b280      	uxth	r0, r0
    pHandle->driverProtectionFlag = false;
 8003bde:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
  {
    /* Nothing to do */
  }

  return (retVal);
}
 8003be2:	4770      	bx	lr
 8003be4:	2140      	movs	r1, #64	@ 0x40
 8003be6:	e7ec      	b.n	8003bc2 <PWMC_IsFaultOccurred+0x12>

08003be8 <RI_SetRegisterGlobal>:
#include "mcp_config.h"
#include "mcpa.h"
#include "mc_configuration_registers.h"

uint8_t RI_SetRegisterGlobal(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 8003be8:	b410      	push	{r4}
  uint8_t retVal = MCP_CMD_OK;
  switch(typeID)
 8003bea:	3908      	subs	r1, #8
{
 8003bec:	f9bd c004 	ldrsh.w	ip, [sp, #4]
  switch(typeID)
 8003bf0:	2920      	cmp	r1, #32
 8003bf2:	d812      	bhi.n	8003c1a <RI_SetRegisterGlobal+0x32>
 8003bf4:	e8df f001 	tbb	[pc, r1]
 8003bf8:	11111117 	.word	0x11111117
 8003bfc:	11111111 	.word	0x11111111
 8003c00:	11111121 	.word	0x11111121
 8003c04:	11111111 	.word	0x11111111
 8003c08:	1111112f 	.word	0x1111112f
 8003c0c:	11111111 	.word	0x11111111
 8003c10:	11111139 	.word	0x11111139
 8003c14:	11111111 	.word	0x11111111
 8003c18:	4d          	.byte	0x4d
 8003c19:	00          	.byte	0x00
    }

    default:
    {
      retVal = MCP_ERROR_BAD_DATA_TYPE;
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	801a      	strh	r2, [r3, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8003c1e:	2007      	movs	r0, #7
      break;
    }
  }
  return (retVal);
}
 8003c20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c24:	4770      	bx	lr
          retVal = MCP_ERROR_RO_REG;
 8003c26:	2848      	cmp	r0, #72	@ 0x48
      *size = 1;
 8003c28:	f04f 0201 	mov.w	r2, #1
          retVal = MCP_ERROR_RO_REG;
 8003c2c:	bf14      	ite	ne
 8003c2e:	2005      	movne	r0, #5
 8003c30:	2004      	moveq	r0, #4
}
 8003c32:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 1;
 8003c36:	801a      	strh	r2, [r3, #0]
}
 8003c38:	4770      	bx	lr
      switch (regID)
 8003c3a:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8003c3e:	d039      	beq.n	8003cb4 <RI_SetRegisterGlobal+0xcc>
 8003c40:	d942      	bls.n	8003cc8 <RI_SetRegisterGlobal+0xe0>
 8003c42:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8003c46:	d035      	beq.n	8003cb4 <RI_SetRegisterGlobal+0xcc>
 8003c48:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8003c4c:	4290      	cmp	r0, r2
 8003c4e:	bf14      	ite	ne
 8003c50:	2005      	movne	r0, #5
 8003c52:	2004      	moveq	r0, #4
 8003c54:	e02f      	b.n	8003cb6 <RI_SetRegisterGlobal+0xce>
          retVal = MCP_ERROR_RO_REG;
 8003c56:	2818      	cmp	r0, #24
      *size = 4;
 8003c58:	f04f 0204 	mov.w	r2, #4
          retVal = MCP_ERROR_RO_REG;
 8003c5c:	bf14      	ite	ne
 8003c5e:	2005      	movne	r0, #5
 8003c60:	4610      	moveq	r0, r2
}
 8003c62:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 4;
 8003c66:	801a      	strh	r2, [r3, #0]
}
 8003c68:	4770      	bx	lr
uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
{
  uint8_t retVal = MCP_CMD_OK;
  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */
 8003c6a:	2101      	movs	r1, #1
 8003c6c:	8019      	strh	r1, [r3, #0]

  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003c6e:	f992 0000 	ldrsb.w	r0, [r2]
 8003c72:	b328      	cbz	r0, 8003cc0 <RI_SetRegisterGlobal+0xd8>
 8003c74:	fa1f f08c 	uxth.w	r0, ip
 8003c78:	e003      	b.n	8003c82 <RI_SetRegisterGlobal+0x9a>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 8003c7a:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003c7c:	f912 4f01 	ldrsb.w	r4, [r2, #1]!
 8003c80:	b1f4      	cbz	r4, 8003cc0 <RI_SetRegisterGlobal+0xd8>
    *size = *size + 1U;
 8003c82:	f101 0c01 	add.w	ip, r1, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003c86:	4281      	cmp	r1, r0
    *size = *size + 1U;
 8003c88:	fa1f f18c 	uxth.w	r1, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003c8c:	d3f5      	bcc.n	8003c7a <RI_SetRegisterGlobal+0x92>
      retVal = MCP_ERROR_RO_REG;
 8003c8e:	2004      	movs	r0, #4
 8003c90:	e7c6      	b.n	8003c20 <RI_SetRegisterGlobal+0x38>
      *size = rawSize + 2U;
 8003c92:	8812      	ldrh	r2, [r2, #0]
 8003c94:	3202      	adds	r2, #2
 8003c96:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 8003c98:	fa1f fc8c 	uxth.w	ip, ip
 8003c9c:	4562      	cmp	r2, ip
      *size = rawSize + 2U;
 8003c9e:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 8003ca0:	d81a      	bhi.n	8003cd8 <RI_SetRegisterGlobal+0xf0>
        switch (regID)
 8003ca2:	28a8      	cmp	r0, #168	@ 0xa8
 8003ca4:	d0f3      	beq.n	8003c8e <RI_SetRegisterGlobal+0xa6>
 8003ca6:	d81b      	bhi.n	8003ce0 <RI_SetRegisterGlobal+0xf8>
 8003ca8:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8003cac:	2828      	cmp	r0, #40	@ 0x28
 8003cae:	d0ee      	beq.n	8003c8e <RI_SetRegisterGlobal+0xa6>
 8003cb0:	2005      	movs	r0, #5
 8003cb2:	e7b5      	b.n	8003c20 <RI_SetRegisterGlobal+0x38>
  uint8_t retVal = MCP_CMD_OK;
 8003cb4:	2000      	movs	r0, #0
      *size = 2;
 8003cb6:	2202      	movs	r2, #2
}
 8003cb8:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 2;
 8003cbc:	801a      	strh	r2, [r3, #0]
}
 8003cbe:	4770      	bx	lr
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	7013      	strb	r3, [r2, #0]
      retVal = MCP_ERROR_RO_REG;
 8003cc4:	2004      	movs	r0, #4
 8003cc6:	e7ab      	b.n	8003c20 <RI_SetRegisterGlobal+0x38>
      switch (regID)
 8003cc8:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8003ccc:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8003cd0:	bf14      	ite	ne
 8003cd2:	2005      	movne	r0, #5
 8003cd4:	2004      	moveq	r0, #4
 8003cd6:	e7ee      	b.n	8003cb6 <RI_SetRegisterGlobal+0xce>
        *size = 0;
 8003cd8:	2200      	movs	r2, #0
 8003cda:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8003cdc:	200a      	movs	r0, #10
 8003cde:	e79f      	b.n	8003c20 <RI_SetRegisterGlobal+0x38>
        switch (regID)
 8003ce0:	28e8      	cmp	r0, #232	@ 0xe8
 8003ce2:	d1e5      	bne.n	8003cb0 <RI_SetRegisterGlobal+0xc8>
 8003ce4:	e7d3      	b.n	8003c8e <RI_SetRegisterGlobal+0xa6>
 8003ce6:	bf00      	nop

08003ce8 <RI_SetRegisterMotor1>:
{
 8003ce8:	b530      	push	{r4, r5, lr}
 8003cea:	b083      	sub	sp, #12
  switch(typeID)
 8003cec:	3908      	subs	r1, #8
{
 8003cee:	f9bd e018 	ldrsh.w	lr, [sp, #24]
 8003cf2:	4694      	mov	ip, r2
 8003cf4:	461c      	mov	r4, r3
  switch(typeID)
 8003cf6:	2920      	cmp	r1, #32
 8003cf8:	d812      	bhi.n	8003d20 <RI_SetRegisterMotor1+0x38>
 8003cfa:	e8df f001 	tbb	[pc, r1]
 8003cfe:	1116      	.short	0x1116
 8003d00:	11111111 	.word	0x11111111
 8003d04:	11231111 	.word	0x11231111
 8003d08:	11111111 	.word	0x11111111
 8003d0c:	11581111 	.word	0x11581111
 8003d10:	11111111 	.word	0x11111111
 8003d14:	11461111 	.word	0x11461111
 8003d18:	11111111 	.word	0x11111111
 8003d1c:	1111      	.short	0x1111
 8003d1e:	65          	.byte	0x65
 8003d1f:	00          	.byte	0x00
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8003d20:	2300      	movs	r3, #0
 8003d22:	8023      	strh	r3, [r4, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8003d24:	2007      	movs	r0, #7
}
 8003d26:	b003      	add	sp, #12
 8003d28:	bd30      	pop	{r4, r5, pc}
      switch (regID)
 8003d2a:	2888      	cmp	r0, #136	@ 0x88
 8003d2c:	f000 8098 	beq.w	8003e60 <RI_SetRegisterMotor1+0x178>
 8003d30:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
 8003d34:	2848      	cmp	r0, #72	@ 0x48
 8003d36:	bf0c      	ite	eq
 8003d38:	2004      	moveq	r0, #4
 8003d3a:	2005      	movne	r0, #5
      *size = 1;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	8023      	strh	r3, [r4, #0]
}
 8003d40:	b003      	add	sp, #12
 8003d42:	bd30      	pop	{r4, r5, pc}
      switch (regID)
 8003d44:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8003d48:	8815      	ldrh	r5, [r2, #0]
      switch (regID)
 8003d4a:	f000 8214 	beq.w	8004176 <RI_SetRegisterMotor1+0x48e>
 8003d4e:	d85e      	bhi.n	8003e0e <RI_SetRegisterMotor1+0x126>
 8003d50:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 8003d54:	f000 820a 	beq.w	800416c <RI_SetRegisterMotor1+0x484>
 8003d58:	f240 80bb 	bls.w	8003ed2 <RI_SetRegisterMotor1+0x1ea>
 8003d5c:	f5b0 7f64 	cmp.w	r0, #912	@ 0x390
 8003d60:	f000 81ee 	beq.w	8004140 <RI_SetRegisterMotor1+0x458>
 8003d64:	f200 817e 	bhi.w	8004064 <RI_SetRegisterMotor1+0x37c>
 8003d68:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 8003d6c:	f000 81c5 	beq.w	80040fa <RI_SetRegisterMotor1+0x412>
 8003d70:	f5b0 7f54 	cmp.w	r0, #848	@ 0x350
 8003d74:	f000 81b4 	beq.w	80040e0 <RI_SetRegisterMotor1+0x3f8>
 8003d78:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 8003d7c:	f040 81ae 	bne.w	80040dc <RI_SetRegisterMotor1+0x3f4>
          PID_SetKI(&PIDIdHandle_M1, (int16_t)regdata16);
 8003d80:	48b2      	ldr	r0, [pc, #712]	@ (800404c <RI_SetRegisterMotor1+0x364>)
 8003d82:	b229      	sxth	r1, r5
 8003d84:	f006 f802 	bl	8009d8c <PID_SetKI>
          break;
 8003d88:	e061      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
  *size= 1U ; /* /0 is the min String size */
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	8022      	strh	r2, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003d8e:	f99c 3000 	ldrsb.w	r3, [ip]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d036      	beq.n	8003e04 <RI_SetRegisterMotor1+0x11c>
 8003d96:	fa1f f38e 	uxth.w	r3, lr
 8003d9a:	e003      	b.n	8003da4 <RI_SetRegisterMotor1+0xbc>
    *size = *size + 1U;
 8003d9c:	8022      	strh	r2, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003d9e:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
 8003da2:	b379      	cbz	r1, 8003e04 <RI_SetRegisterMotor1+0x11c>
    *size = *size + 1U;
 8003da4:	1c51      	adds	r1, r2, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003da6:	4293      	cmp	r3, r2
    *size = *size + 1U;
 8003da8:	b28a      	uxth	r2, r1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003daa:	d8f7      	bhi.n	8003d9c <RI_SetRegisterMotor1+0xb4>
 8003dac:	e02d      	b.n	8003e0a <RI_SetRegisterMotor1+0x122>
      switch (regID)
 8003dae:	2898      	cmp	r0, #152	@ 0x98
 8003db0:	d066      	beq.n	8003e80 <RI_SetRegisterMotor1+0x198>
 8003db2:	d85d      	bhi.n	8003e70 <RI_SetRegisterMotor1+0x188>
 8003db4:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
          retVal = MCP_ERROR_RO_REG;
 8003db8:	2818      	cmp	r0, #24
 8003dba:	bf14      	ite	ne
 8003dbc:	2005      	movne	r0, #5
 8003dbe:	2004      	moveq	r0, #4
      *size = 4;
 8003dc0:	2304      	movs	r3, #4
 8003dc2:	8023      	strh	r3, [r4, #0]
}
 8003dc4:	b003      	add	sp, #12
 8003dc6:	bd30      	pop	{r4, r5, pc}
      uint16_t rawSize = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8003dc8:	8811      	ldrh	r1, [r2, #0]
      *size = rawSize + 2U;
 8003dca:	1c8a      	adds	r2, r1, #2
 8003dcc:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 8003dce:	fa1f f38e 	uxth.w	r3, lr
 8003dd2:	429a      	cmp	r2, r3
      *size = rawSize + 2U;
 8003dd4:	8022      	strh	r2, [r4, #0]
      if (*size > (uint16_t)dataAvailable)
 8003dd6:	d83f      	bhi.n	8003e58 <RI_SetRegisterMotor1+0x170>
        switch (regID)
 8003dd8:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
 8003ddc:	f000 80c3 	beq.w	8003f66 <RI_SetRegisterMotor1+0x27e>
 8003de0:	f200 80a6 	bhi.w	8003f30 <RI_SetRegisterMotor1+0x248>
 8003de4:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8003de8:	f000 8088 	beq.w	8003efc <RI_SetRegisterMotor1+0x214>
 8003dec:	f200 80af 	bhi.w	8003f4e <RI_SetRegisterMotor1+0x266>
 8003df0:	28a8      	cmp	r0, #168	@ 0xa8
 8003df2:	d00a      	beq.n	8003e0a <RI_SetRegisterMotor1+0x122>
 8003df4:	f200 81b6 	bhi.w	8004164 <RI_SetRegisterMotor1+0x47c>
 8003df8:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8003dfc:	2828      	cmp	r0, #40	@ 0x28
 8003dfe:	d004      	beq.n	8003e0a <RI_SetRegisterMotor1+0x122>
 8003e00:	2005      	movs	r0, #5
 8003e02:	e790      	b.n	8003d26 <RI_SetRegisterMotor1+0x3e>
    *tempdestString = (int8_t)0;
 8003e04:	2300      	movs	r3, #0
 8003e06:	f88c 3000 	strb.w	r3, [ip]
      retVal = MCP_ERROR_RO_REG;
 8003e0a:	2004      	movs	r0, #4
 8003e0c:	e78b      	b.n	8003d26 <RI_SetRegisterMotor1+0x3e>
      switch (regID)
 8003e0e:	f241 5350 	movw	r3, #5456	@ 0x1550
 8003e12:	4298      	cmp	r0, r3
 8003e14:	f000 81a1 	beq.w	800415a <RI_SetRegisterMotor1+0x472>
 8003e18:	d840      	bhi.n	8003e9c <RI_SetRegisterMotor1+0x1b4>
 8003e1a:	f241 4350 	movw	r3, #5200	@ 0x1450
 8003e1e:	4298      	cmp	r0, r3
 8003e20:	f000 8170 	beq.w	8004104 <RI_SetRegisterMotor1+0x41c>
 8003e24:	f240 80fc 	bls.w	8004020 <RI_SetRegisterMotor1+0x338>
 8003e28:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8003e2c:	4298      	cmp	r0, r3
 8003e2e:	f000 81c7 	beq.w	80041c0 <RI_SetRegisterMotor1+0x4d8>
 8003e32:	f241 5310 	movw	r3, #5392	@ 0x1510
 8003e36:	4298      	cmp	r0, r3
 8003e38:	f000 81b8 	beq.w	80041ac <RI_SetRegisterMotor1+0x4c4>
 8003e3c:	f241 4390 	movw	r3, #5264	@ 0x1490
 8003e40:	4298      	cmp	r0, r3
 8003e42:	f040 814b 	bne.w	80040dc <RI_SetRegisterMotor1+0x3f4>
          PID_SetKIDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8003e46:	4882      	ldr	r0, [pc, #520]	@ (8004050 <RI_SetRegisterMotor1+0x368>)
 8003e48:	4629      	mov	r1, r5
 8003e4a:	f005 ffbb 	bl	8009dc4 <PID_SetKIDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8003e4e:	2000      	movs	r0, #0
      *size = 2;
 8003e50:	2302      	movs	r3, #2
 8003e52:	8023      	strh	r3, [r4, #0]
}
 8003e54:	b003      	add	sp, #12
 8003e56:	bd30      	pop	{r4, r5, pc}
        *size = 0;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	8023      	strh	r3, [r4, #0]
              retVal = MCP_ERROR_BAD_RAW_FORMAT;
 8003e5c:	200a      	movs	r0, #10
 8003e5e:	e762      	b.n	8003d26 <RI_SetRegisterMotor1+0x3e>
          uint8_t regdata8 = *data;
 8003e60:	7813      	ldrb	r3, [r2, #0]
          if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d05b      	beq.n	8003f1e <RI_SetRegisterMotor1+0x236>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8003e66:	2b03      	cmp	r3, #3
 8003e68:	f000 8125 	beq.w	80040b6 <RI_SetRegisterMotor1+0x3ce>
  uint8_t retVal = MCP_CMD_OK;
 8003e6c:	2000      	movs	r0, #0
 8003e6e:	e765      	b.n	8003d3c <RI_SetRegisterMotor1+0x54>
      switch (regID)
 8003e70:	28d8      	cmp	r0, #216	@ 0xd8
 8003e72:	d052      	beq.n	8003f1a <RI_SetRegisterMotor1+0x232>
          retVal = MCP_ERROR_RO_REG;
 8003e74:	f5b0 7f8c 	cmp.w	r0, #280	@ 0x118
 8003e78:	bf14      	ite	ne
 8003e7a:	2005      	movne	r0, #5
 8003e7c:	2004      	moveq	r0, #4
 8003e7e:	e79f      	b.n	8003dc0 <RI_SetRegisterMotor1+0xd8>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 8003e80:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003e84:	4973      	ldr	r1, [pc, #460]	@ (8004054 <RI_SetRegisterMotor1+0x36c>)
 8003e86:	4874      	ldr	r0, [pc, #464]	@ (8004058 <RI_SetRegisterMotor1+0x370>)
 8003e88:	fb81 2103 	smull	r2, r1, r1, r3
 8003e8c:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8003e90:	2200      	movs	r2, #0
 8003e92:	b209      	sxth	r1, r1
 8003e94:	f7fe fbe2 	bl	800265c <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8003e98:	2000      	movs	r0, #0
          break;
 8003e9a:	e791      	b.n	8003dc0 <RI_SetRegisterMotor1+0xd8>
      switch (regID)
 8003e9c:	f241 6350 	movw	r3, #5712	@ 0x1650
 8003ea0:	4298      	cmp	r0, r3
 8003ea2:	f000 8134 	beq.w	800410e <RI_SetRegisterMotor1+0x426>
 8003ea6:	f200 80ea 	bhi.w	800407e <RI_SetRegisterMotor1+0x396>
 8003eaa:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 8003eae:	4298      	cmp	r0, r3
 8003eb0:	f000 8137 	beq.w	8004122 <RI_SetRegisterMotor1+0x43a>
 8003eb4:	f241 6310 	movw	r3, #5648	@ 0x1610
 8003eb8:	4298      	cmp	r0, r3
 8003eba:	f000 812d 	beq.w	8004118 <RI_SetRegisterMotor1+0x430>
 8003ebe:	f241 5390 	movw	r3, #5520	@ 0x1590
 8003ec2:	4298      	cmp	r0, r3
 8003ec4:	f040 810a 	bne.w	80040dc <RI_SetRegisterMotor1+0x3f4>
          PID_SetKDDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8003ec8:	4860      	ldr	r0, [pc, #384]	@ (800404c <RI_SetRegisterMotor1+0x364>)
 8003eca:	4629      	mov	r1, r5
 8003ecc:	f005 ff96 	bl	8009dfc <PID_SetKDDivisorPOW2>
          break;
 8003ed0:	e7bd      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
      switch (regID)
 8003ed2:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 8003ed6:	f000 812e 	beq.w	8004136 <RI_SetRegisterMotor1+0x44e>
 8003eda:	f200 80e0 	bhi.w	800409e <RI_SetRegisterMotor1+0x3b6>
 8003ede:	28d0      	cmp	r0, #208	@ 0xd0
 8003ee0:	f000 815a 	beq.w	8004198 <RI_SetRegisterMotor1+0x4b0>
 8003ee4:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8003ee8:	f000 8151 	beq.w	800418e <RI_SetRegisterMotor1+0x4a6>
 8003eec:	2890      	cmp	r0, #144	@ 0x90
 8003eee:	f040 80f5 	bne.w	80040dc <RI_SetRegisterMotor1+0x3f4>
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8003ef2:	4857      	ldr	r0, [pc, #348]	@ (8004050 <RI_SetRegisterMotor1+0x368>)
 8003ef4:	b229      	sxth	r1, r5
 8003ef6:	f005 ff47 	bl	8009d88 <PID_SetKP>
          break;
 8003efa:	e7a8      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8003efc:	f8dc 1002 	ldr.w	r1, [ip, #2]
 8003f00:	4b54      	ldr	r3, [pc, #336]	@ (8004054 <RI_SetRegisterMotor1+0x36c>)
 8003f02:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 8003f06:	fb83 0301 	smull	r0, r3, r3, r1
 8003f0a:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 8003f0e:	4852      	ldr	r0, [pc, #328]	@ (8004058 <RI_SetRegisterMotor1+0x370>)
 8003f10:	b209      	sxth	r1, r1
 8003f12:	f7fe fba3 	bl	800265c <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8003f16:	2000      	movs	r0, #0
 8003f18:	e705      	b.n	8003d26 <RI_SetRegisterMotor1+0x3e>
          retVal = MCP_ERROR_RO_REG;
 8003f1a:	2004      	movs	r0, #4
 8003f1c:	e750      	b.n	8003dc0 <RI_SetRegisterMotor1+0xd8>
            MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 8003f1e:	484e      	ldr	r0, [pc, #312]	@ (8004058 <RI_SetRegisterMotor1+0x370>)
 8003f20:	f7fe fcea 	bl	80028f8 <MCI_GetTeref>
 8003f24:	2200      	movs	r2, #0
 8003f26:	4601      	mov	r1, r0
 8003f28:	484b      	ldr	r0, [pc, #300]	@ (8004058 <RI_SetRegisterMotor1+0x370>)
 8003f2a:	f7fe fbb1 	bl	8002690 <MCI_ExecTorqueRamp>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8003f2e:	e79d      	b.n	8003e6c <RI_SetRegisterMotor1+0x184>
        switch (regID)
 8003f30:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 8003f34:	d06d      	beq.n	8004012 <RI_SetRegisterMotor1+0x32a>
 8003f36:	f5b0 6fa5 	cmp.w	r0, #1320	@ 0x528
 8003f3a:	f47f af61 	bne.w	8003e00 <RI_SetRegisterMotor1+0x118>
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8003f3e:	4847      	ldr	r0, [pc, #284]	@ (800405c <RI_SetRegisterMotor1+0x374>)
 8003f40:	f10c 0102 	add.w	r1, ip, #2
}
 8003f44:	b003      	add	sp, #12
 8003f46:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8003f4a:	f005 be49 	b.w	8009be0 <MCPA_cfgLog>
        switch (regID)
 8003f4e:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 8003f52:	f47f af55 	bne.w	8003e00 <RI_SetRegisterMotor1+0x118>
            MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 8003f56:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 8003f5a:	f9bc 1002 	ldrsh.w	r1, [ip, #2]
 8003f5e:	483e      	ldr	r0, [pc, #248]	@ (8004058 <RI_SetRegisterMotor1+0x370>)
 8003f60:	f7fe fb96 	bl	8002690 <MCI_ExecTorqueRamp>
            break;
 8003f64:	e7d7      	b.n	8003f16 <RI_SetRegisterMotor1+0x22e>
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 8003f66:	074b      	lsls	r3, r1, #29
 8003f68:	f47f af78 	bne.w	8003e5c <RI_SetRegisterMotor1+0x174>
            uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 8003f6c:	b2c9      	uxtb	r1, r1
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 8003f6e:	292f      	cmp	r1, #47	@ 0x2f
 8003f70:	f63f af74 	bhi.w	8003e5c <RI_SetRegisterMotor1+0x174>
              for (i = 0; i <nbrOfPhase; i++)
 8003f74:	08c9      	lsrs	r1, r1, #3
 8003f76:	d0ce      	beq.n	8003f16 <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003f78:	f9bc 3002 	ldrsh.w	r3, [ip, #2]
 8003f7c:	4a35      	ldr	r2, [pc, #212]	@ (8004054 <RI_SetRegisterMotor1+0x36c>)
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003f7e:	f8bc 5008 	ldrh.w	r5, [ip, #8]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003f82:	fb82 4003 	smull	r4, r0, r2, r3
 8003f86:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
    retValue = false;
  }
  else
  {
#endif
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8003f8a:	4b35      	ldr	r3, [pc, #212]	@ (8004060 <RI_SetRegisterMotor1+0x378>)
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003f8c:	f9bc 4006 	ldrsh.w	r4, [ip, #6]
 8003f90:	821c      	strh	r4, [r3, #16]
              for (i = 0; i <nbrOfPhase; i++)
 8003f92:	2901      	cmp	r1, #1
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003f94:	819d      	strh	r5, [r3, #12]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8003f96:	81d8      	strh	r0, [r3, #14]
 8003f98:	d0bd      	beq.n	8003f16 <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003f9a:	f9bc 400a 	ldrsh.w	r4, [ip, #10]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003f9e:	f9bc 500e 	ldrsh.w	r5, [ip, #14]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003fa2:	fb82 e004 	smull	lr, r0, r2, r4
 8003fa6:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 8003faa:	2902      	cmp	r1, #2
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003fac:	f8bc 4010 	ldrh.w	r4, [ip, #16]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003fb0:	831c      	strh	r4, [r3, #24]
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8003fb2:	839d      	strh	r5, [r3, #28]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8003fb4:	8358      	strh	r0, [r3, #26]
              for (i = 0; i <nbrOfPhase; i++)
 8003fb6:	d0ae      	beq.n	8003f16 <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003fb8:	f9bc 4012 	ldrsh.w	r4, [ip, #18]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003fbc:	f9bc 5016 	ldrsh.w	r5, [ip, #22]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003fc0:	fb82 e004 	smull	lr, r0, r2, r4
 8003fc4:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 8003fc8:	2903      	cmp	r1, #3
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003fca:	f8bc 4018 	ldrh.w	r4, [ip, #24]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003fce:	849c      	strh	r4, [r3, #36]	@ 0x24
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8003fd0:	851d      	strh	r5, [r3, #40]	@ 0x28
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8003fd2:	84d8      	strh	r0, [r3, #38]	@ 0x26
              for (i = 0; i <nbrOfPhase; i++)
 8003fd4:	d09f      	beq.n	8003f16 <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003fd6:	f9bc 401a 	ldrsh.w	r4, [ip, #26]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003fda:	f9bc 501e 	ldrsh.w	r5, [ip, #30]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003fde:	fb82 e004 	smull	lr, r0, r2, r4
 8003fe2:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 8003fe6:	2905      	cmp	r1, #5
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003fe8:	f8bc 4020 	ldrh.w	r4, [ip, #32]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003fec:	861c      	strh	r4, [r3, #48]	@ 0x30
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8003fee:	869d      	strh	r5, [r3, #52]	@ 0x34
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8003ff0:	8658      	strh	r0, [r3, #50]	@ 0x32
              for (i = 0; i <nbrOfPhase; i++)
 8003ff2:	d190      	bne.n	8003f16 <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003ff4:	f9bc 1022 	ldrsh.w	r1, [ip, #34]	@ 0x22
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003ff8:	f9bc 0026 	ldrsh.w	r0, [ip, #38]	@ 0x26
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003ffc:	fb82 4201 	smull	r4, r2, r2, r1
 8004000:	eba2 72e1 	sub.w	r2, r2, r1, asr #31
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8004004:	f8bc 4028 	ldrh.w	r4, [ip, #40]	@ 0x28
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8004008:	879c      	strh	r4, [r3, #60]	@ 0x3c
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 800400a:	f8a3 0040 	strh.w	r0, [r3, #64]	@ 0x40
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 800400e:	87da      	strh	r2, [r3, #62]	@ 0x3e
              for (i = 0; i <nbrOfPhase; i++)
 8004010:	e781      	b.n	8003f16 <RI_SetRegisterMotor1+0x22e>
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8004012:	f8dc 1002 	ldr.w	r1, [ip, #2]
            MCI_SetCurrentReferences(pMCIN, currComp);
 8004016:	4810      	ldr	r0, [pc, #64]	@ (8004058 <RI_SetRegisterMotor1+0x370>)
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8004018:	9101      	str	r1, [sp, #4]
            MCI_SetCurrentReferences(pMCIN, currComp);
 800401a:	f7fe fb43 	bl	80026a4 <MCI_SetCurrentReferences>
            break;
 800401e:	e77a      	b.n	8003f16 <RI_SetRegisterMotor1+0x22e>
      switch (regID)
 8004020:	f5b0 6f39 	cmp.w	r0, #2960	@ 0xb90
 8004024:	f000 80d1 	beq.w	80041ca <RI_SetRegisterMotor1+0x4e2>
 8004028:	d84e      	bhi.n	80040c8 <RI_SetRegisterMotor1+0x3e0>
 800402a:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 800402e:	f040 80de 	bne.w	80041ee <RI_SetRegisterMotor1+0x506>
          currComp = MCI_GetIqdref(pMCIN);
 8004032:	4809      	ldr	r0, [pc, #36]	@ (8004058 <RI_SetRegisterMotor1+0x370>)
 8004034:	f7fe fc42 	bl	80028bc <MCI_GetIqdref>
 8004038:	4603      	mov	r3, r0
 800403a:	9301      	str	r3, [sp, #4]
          currComp.d = (int16_t)regdata16;
 800403c:	f8ad 5006 	strh.w	r5, [sp, #6]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8004040:	4805      	ldr	r0, [pc, #20]	@ (8004058 <RI_SetRegisterMotor1+0x370>)
 8004042:	9901      	ldr	r1, [sp, #4]
 8004044:	f7fe fb2e 	bl	80026a4 <MCI_SetCurrentReferences>
          break;
 8004048:	e701      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
 800404a:	bf00      	nop
 800404c:	200002e4 	.word	0x200002e4
 8004050:	2000033c 	.word	0x2000033c
 8004054:	2aaaaaab 	.word	0x2aaaaaab
 8004058:	20000004 	.word	0x20000004
 800405c:	20000428 	.word	0x20000428
 8004060:	20000238 	.word	0x20000238
      switch (regID)
 8004064:	f5b0 6f92 	cmp.w	r0, #1168	@ 0x490
 8004068:	d060      	beq.n	800412c <RI_SetRegisterMotor1+0x444>
 800406a:	f200 80b0 	bhi.w	80041ce <RI_SetRegisterMotor1+0x4e6>
 800406e:	f5b0 6f8a 	cmp.w	r0, #1104	@ 0x450
 8004072:	d133      	bne.n	80040dc <RI_SetRegisterMotor1+0x3f4>
          PID_SetKI (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 8004074:	4885      	ldr	r0, [pc, #532]	@ (800428c <RI_SetRegisterMotor1+0x5a4>)
 8004076:	b229      	sxth	r1, r5
 8004078:	f005 fe88 	bl	8009d8c <PID_SetKI>
          break;
 800407c:	e6e7      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
      switch (regID)
 800407e:	f641 1310 	movw	r3, #6416	@ 0x1910
 8004082:	4298      	cmp	r0, r3
 8004084:	f000 808d 	beq.w	80041a2 <RI_SetRegisterMotor1+0x4ba>
 8004088:	f200 80da 	bhi.w	8004240 <RI_SetRegisterMotor1+0x558>
 800408c:	f641 03d0 	movw	r3, #6352	@ 0x18d0
 8004090:	4298      	cmp	r0, r3
 8004092:	d123      	bne.n	80040dc <RI_SetRegisterMotor1+0x3f4>
          PID_SetKIDivisorPOW2 (&(&STO_PLL_M1)->PIRegulator,regdata16);
 8004094:	487d      	ldr	r0, [pc, #500]	@ (800428c <RI_SetRegisterMotor1+0x5a4>)
 8004096:	4629      	mov	r1, r5
 8004098:	f005 fe94 	bl	8009dc4 <PID_SetKIDivisorPOW2>
          break;
 800409c:	e6d7      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
      switch (regID)
 800409e:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 80040a2:	f000 8088 	beq.w	80041b6 <RI_SetRegisterMotor1+0x4ce>
 80040a6:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 80040aa:	d117      	bne.n	80040dc <RI_SetRegisterMotor1+0x3f4>
          PID_SetKD(&PIDIqHandle_M1, (int16_t)regdata16);
 80040ac:	4878      	ldr	r0, [pc, #480]	@ (8004290 <RI_SetRegisterMotor1+0x5a8>)
 80040ae:	b229      	sxth	r1, r5
 80040b0:	f005 fe9c 	bl	8009dec <PID_SetKD>
          break;
 80040b4:	e6cb      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
            MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 80040b6:	4877      	ldr	r0, [pc, #476]	@ (8004294 <RI_SetRegisterMotor1+0x5ac>)
 80040b8:	f7fe fbd0 	bl	800285c <MCI_GetMecSpeedRefUnit>
 80040bc:	2200      	movs	r2, #0
 80040be:	4601      	mov	r1, r0
 80040c0:	4874      	ldr	r0, [pc, #464]	@ (8004294 <RI_SetRegisterMotor1+0x5ac>)
 80040c2:	f7fe facb 	bl	800265c <MCI_ExecSpeedRamp>
 80040c6:	e6d1      	b.n	8003e6c <RI_SetRegisterMotor1+0x184>
      switch (regID)
 80040c8:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 80040cc:	f43f aebf 	beq.w	8003e4e <RI_SetRegisterMotor1+0x166>
 80040d0:	f240 809c 	bls.w	800420c <RI_SetRegisterMotor1+0x524>
 80040d4:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 80040d8:	f43f aeb9 	beq.w	8003e4e <RI_SetRegisterMotor1+0x166>
          retVal = MCP_ERROR_UNKNOWN_REG;
 80040dc:	2005      	movs	r0, #5
 80040de:	e6b7      	b.n	8003e50 <RI_SetRegisterMotor1+0x168>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 80040e0:	aa01      	add	r2, sp, #4
 80040e2:	f10d 0102 	add.w	r1, sp, #2
 80040e6:	486c      	ldr	r0, [pc, #432]	@ (8004298 <RI_SetRegisterMotor1+0x5b0>)
 80040e8:	f007 fba8 	bl	800b83c <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, (int16_t)regdata16, hC2);
 80040ec:	486a      	ldr	r0, [pc, #424]	@ (8004298 <RI_SetRegisterMotor1+0x5b0>)
 80040ee:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 80040f2:	b229      	sxth	r1, r5
 80040f4:	f007 fbaa 	bl	800b84c <STO_PLL_SetObserverGains>
          break;
 80040f8:	e6a9      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKD(&PIDIdHandle_M1, (int16_t)regdata16);
 80040fa:	4868      	ldr	r0, [pc, #416]	@ (800429c <RI_SetRegisterMotor1+0x5b4>)
 80040fc:	b229      	sxth	r1, r5
 80040fe:	f005 fe75 	bl	8009dec <PID_SetKD>
          break;
 8004102:	e6a4      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKPDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8004104:	4866      	ldr	r0, [pc, #408]	@ (80042a0 <RI_SetRegisterMotor1+0x5b8>)
 8004106:	4629      	mov	r1, r5
 8004108:	f005 fe4e 	bl	8009da8 <PID_SetKPDivisorPOW2>
          break;
 800410c:	e69f      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKDDivisorPOW2(&PIDIqHandle_M1, regdata16);
 800410e:	4860      	ldr	r0, [pc, #384]	@ (8004290 <RI_SetRegisterMotor1+0x5a8>)
 8004110:	4629      	mov	r1, r5
 8004112:	f005 fe73 	bl	8009dfc <PID_SetKDDivisorPOW2>
          break;
 8004116:	e69a      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKIDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8004118:	485d      	ldr	r0, [pc, #372]	@ (8004290 <RI_SetRegisterMotor1+0x5a8>)
 800411a:	4629      	mov	r1, r5
 800411c:	f005 fe52 	bl	8009dc4 <PID_SetKIDivisorPOW2>
          break;
 8004120:	e695      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKPDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8004122:	485b      	ldr	r0, [pc, #364]	@ (8004290 <RI_SetRegisterMotor1+0x5a8>)
 8004124:	4629      	mov	r1, r5
 8004126:	f005 fe3f 	bl	8009da8 <PID_SetKPDivisorPOW2>
          break;
 800412a:	e690      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKP (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 800412c:	4857      	ldr	r0, [pc, #348]	@ (800428c <RI_SetRegisterMotor1+0x5a4>)
 800412e:	b229      	sxth	r1, r5
 8004130:	f005 fe2a 	bl	8009d88 <PID_SetKP>
          break;
 8004134:	e68b      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKP(&PIDIqHandle_M1, (int16_t)regdata16);
 8004136:	4856      	ldr	r0, [pc, #344]	@ (8004290 <RI_SetRegisterMotor1+0x5a8>)
 8004138:	b229      	sxth	r1, r5
 800413a:	f005 fe25 	bl	8009d88 <PID_SetKP>
          break;
 800413e:	e686      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8004140:	aa01      	add	r2, sp, #4
 8004142:	f10d 0102 	add.w	r1, sp, #2
 8004146:	4854      	ldr	r0, [pc, #336]	@ (8004298 <RI_SetRegisterMotor1+0x5b0>)
 8004148:	f007 fb78 	bl	800b83c <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, hC1, (int16_t)regdata16);
 800414c:	4852      	ldr	r0, [pc, #328]	@ (8004298 <RI_SetRegisterMotor1+0x5b0>)
 800414e:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 8004152:	b22a      	sxth	r2, r5
 8004154:	f007 fb7a 	bl	800b84c <STO_PLL_SetObserverGains>
          break;
 8004158:	e679      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKIDivisorPOW2(&PIDIdHandle_M1, regdata16);
 800415a:	4850      	ldr	r0, [pc, #320]	@ (800429c <RI_SetRegisterMotor1+0x5b4>)
 800415c:	4629      	mov	r1, r5
 800415e:	f005 fe31 	bl	8009dc4 <PID_SetKIDivisorPOW2>
          break;
 8004162:	e674      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
        switch (regID)
 8004164:	28e8      	cmp	r0, #232	@ 0xe8
 8004166:	f43f ae50 	beq.w	8003e0a <RI_SetRegisterMotor1+0x122>
 800416a:	e649      	b.n	8003e00 <RI_SetRegisterMotor1+0x118>
          PID_SetKP(&PIDIdHandle_M1, (int16_t)regdata16);
 800416c:	484b      	ldr	r0, [pc, #300]	@ (800429c <RI_SetRegisterMotor1+0x5b4>)
 800416e:	b229      	sxth	r1, r5
 8004170:	f005 fe0a 	bl	8009d88 <PID_SetKP>
          break;
 8004174:	e66b      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          currComp = MCI_GetIqdref(pMCIN);
 8004176:	4847      	ldr	r0, [pc, #284]	@ (8004294 <RI_SetRegisterMotor1+0x5ac>)
 8004178:	f7fe fba0 	bl	80028bc <MCI_GetIqdref>
 800417c:	4603      	mov	r3, r0
 800417e:	9301      	str	r3, [sp, #4]
          currComp.q = (int16_t)regdata16;
 8004180:	f8ad 5004 	strh.w	r5, [sp, #4]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8004184:	4843      	ldr	r0, [pc, #268]	@ (8004294 <RI_SetRegisterMotor1+0x5ac>)
 8004186:	9901      	ldr	r1, [sp, #4]
 8004188:	f7fe fa8c 	bl	80026a4 <MCI_SetCurrentReferences>
          break;
 800418c:	e65f      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 800418e:	4844      	ldr	r0, [pc, #272]	@ (80042a0 <RI_SetRegisterMotor1+0x5b8>)
 8004190:	b229      	sxth	r1, r5
 8004192:	f005 fe2b 	bl	8009dec <PID_SetKD>
          break;
 8004196:	e65a      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8004198:	4841      	ldr	r0, [pc, #260]	@ (80042a0 <RI_SetRegisterMotor1+0x5b8>)
 800419a:	b229      	sxth	r1, r5
 800419c:	f005 fdf6 	bl	8009d8c <PID_SetKI>
          break;
 80041a0:	e655      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKPDivisorPOW2 (&(&STO_PLL_M1)->PIRegulator,regdata16);
 80041a2:	483a      	ldr	r0, [pc, #232]	@ (800428c <RI_SetRegisterMotor1+0x5a4>)
 80041a4:	4629      	mov	r1, r5
 80041a6:	f005 fdff 	bl	8009da8 <PID_SetKPDivisorPOW2>
          break;
 80041aa:	e650      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKPDivisorPOW2(&PIDIdHandle_M1, regdata16);
 80041ac:	483b      	ldr	r0, [pc, #236]	@ (800429c <RI_SetRegisterMotor1+0x5b4>)
 80041ae:	4629      	mov	r1, r5
 80041b0:	f005 fdfa 	bl	8009da8 <PID_SetKPDivisorPOW2>
          break;
 80041b4:	e64b      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKI(&PIDIqHandle_M1, (int16_t)regdata16);
 80041b6:	4836      	ldr	r0, [pc, #216]	@ (8004290 <RI_SetRegisterMotor1+0x5a8>)
 80041b8:	b229      	sxth	r1, r5
 80041ba:	f005 fde7 	bl	8009d8c <PID_SetKI>
          break;
 80041be:	e646      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
          PID_SetKDDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 80041c0:	4837      	ldr	r0, [pc, #220]	@ (80042a0 <RI_SetRegisterMotor1+0x5b8>)
 80041c2:	4629      	mov	r1, r5
 80041c4:	f005 fe1a 	bl	8009dfc <PID_SetKDDivisorPOW2>
          break;
 80041c8:	e641      	b.n	8003e4e <RI_SetRegisterMotor1+0x166>
      switch (regID)
 80041ca:	2004      	movs	r0, #4
 80041cc:	e640      	b.n	8003e50 <RI_SetRegisterMotor1+0x168>
 80041ce:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 80041d2:	d0fa      	beq.n	80041ca <RI_SetRegisterMotor1+0x4e2>
 80041d4:	d827      	bhi.n	8004226 <RI_SetRegisterMotor1+0x53e>
 80041d6:	f5b0 6ff2 	cmp.w	r0, #1936	@ 0x790
 80041da:	d0f6      	beq.n	80041ca <RI_SetRegisterMotor1+0x4e2>
 80041dc:	d84a      	bhi.n	8004274 <RI_SetRegisterMotor1+0x58c>
 80041de:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 80041e2:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 80041e6:	bf14      	ite	ne
 80041e8:	2005      	movne	r0, #5
 80041ea:	2004      	moveq	r0, #4
 80041ec:	e630      	b.n	8003e50 <RI_SetRegisterMotor1+0x168>
 80041ee:	f4ff af75 	bcc.w	80040dc <RI_SetRegisterMotor1+0x3f4>
 80041f2:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 80041f6:	d0e8      	beq.n	80041ca <RI_SetRegisterMotor1+0x4e2>
 80041f8:	d82d      	bhi.n	8004256 <RI_SetRegisterMotor1+0x56e>
 80041fa:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 80041fe:	d0e4      	beq.n	80041ca <RI_SetRegisterMotor1+0x4e2>
 8004200:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 8004204:	bf14      	ite	ne
 8004206:	2005      	movne	r0, #5
 8004208:	2004      	moveq	r0, #4
 800420a:	e621      	b.n	8003e50 <RI_SetRegisterMotor1+0x168>
 800420c:	f5b0 6f45 	cmp.w	r0, #3152	@ 0xc50
 8004210:	d0db      	beq.n	80041ca <RI_SetRegisterMotor1+0x4e2>
 8004212:	d835      	bhi.n	8004280 <RI_SetRegisterMotor1+0x598>
 8004214:	f5b0 6f3d 	cmp.w	r0, #3024	@ 0xbd0
 8004218:	d0d7      	beq.n	80041ca <RI_SetRegisterMotor1+0x4e2>
 800421a:	f5b0 6f41 	cmp.w	r0, #3088	@ 0xc10
 800421e:	bf14      	ite	ne
 8004220:	2005      	movne	r0, #5
 8004222:	2004      	moveq	r0, #4
 8004224:	e614      	b.n	8003e50 <RI_SetRegisterMotor1+0x168>
 8004226:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 800422a:	d0ce      	beq.n	80041ca <RI_SetRegisterMotor1+0x4e2>
 800422c:	d81c      	bhi.n	8004268 <RI_SetRegisterMotor1+0x580>
 800422e:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 8004232:	d0ca      	beq.n	80041ca <RI_SetRegisterMotor1+0x4e2>
 8004234:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 8004238:	bf14      	ite	ne
 800423a:	2005      	movne	r0, #5
 800423c:	2004      	moveq	r0, #4
 800423e:	e607      	b.n	8003e50 <RI_SetRegisterMotor1+0x168>
 8004240:	f641 2390 	movw	r3, #6800	@ 0x1a90
 8004244:	4298      	cmp	r0, r3
 8004246:	d0c0      	beq.n	80041ca <RI_SetRegisterMotor1+0x4e2>
 8004248:	f641 3358 	movw	r3, #7000	@ 0x1b58
 800424c:	4298      	cmp	r0, r3
 800424e:	bf14      	ite	ne
 8004250:	2005      	movne	r0, #5
 8004252:	2004      	moveq	r0, #4
 8004254:	e5fc      	b.n	8003e50 <RI_SetRegisterMotor1+0x168>
 8004256:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 800425a:	d0b6      	beq.n	80041ca <RI_SetRegisterMotor1+0x4e2>
 800425c:	f5b0 6f35 	cmp.w	r0, #2896	@ 0xb50
 8004260:	bf14      	ite	ne
 8004262:	2005      	movne	r0, #5
 8004264:	2004      	moveq	r0, #4
 8004266:	e5f3      	b.n	8003e50 <RI_SetRegisterMotor1+0x168>
 8004268:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 800426c:	bf14      	ite	ne
 800426e:	2005      	movne	r0, #5
 8004270:	2004      	moveq	r0, #4
 8004272:	e5ed      	b.n	8003e50 <RI_SetRegisterMotor1+0x168>
 8004274:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8004278:	bf14      	ite	ne
 800427a:	2005      	movne	r0, #5
 800427c:	2004      	moveq	r0, #4
 800427e:	e5e7      	b.n	8003e50 <RI_SetRegisterMotor1+0x168>
 8004280:	f5b0 6f49 	cmp.w	r0, #3216	@ 0xc90
 8004284:	bf14      	ite	ne
 8004286:	2005      	movne	r0, #5
 8004288:	2004      	moveq	r0, #4
 800428a:	e5e1      	b.n	8003e50 <RI_SetRegisterMotor1+0x168>
 800428c:	200000a0 	.word	0x200000a0
 8004290:	20000310 	.word	0x20000310
 8004294:	20000004 	.word	0x20000004
 8004298:	2000006c 	.word	0x2000006c
 800429c:	200002e4 	.word	0x200002e4
 80042a0:	2000033c 	.word	0x2000033c

080042a4 <RI_GetRegisterGlobal>:
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 80042a4:	b510      	push	{r4, lr}
    switch (typeID)
 80042a6:	f1a1 0c08 	sub.w	ip, r1, #8
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 80042aa:	f9bd e008 	ldrsh.w	lr, [sp, #8]
    switch (typeID)
 80042ae:	f1bc 0f20 	cmp.w	ip, #32
 80042b2:	d812      	bhi.n	80042da <RI_GetRegisterGlobal+0x36>
 80042b4:	e8df f00c 	tbb	[pc, ip]
 80042b8:	1111111b 	.word	0x1111111b
 80042bc:	11111111 	.word	0x11111111
 80042c0:	11111127 	.word	0x11111127
 80042c4:	11111111 	.word	0x11111111
 80042c8:	11111122 	.word	0x11111122
 80042cc:	11111111 	.word	0x11111111
 80042d0:	11111135 	.word	0x11111135
 80042d4:	11111111 	.word	0x11111111
 80042d8:	13          	.byte	0x13
 80042d9:	00          	.byte	0x00
 80042da:	2007      	movs	r0, #7
}
 80042dc:	bd10      	pop	{r4, pc}
        switch (regID)
 80042de:	2828      	cmp	r0, #40	@ 0x28
 80042e0:	d029      	beq.n	8004336 <RI_GetRegisterGlobal+0x92>
        *size = (*rawSize) + 2U;
 80042e2:	8812      	ldrh	r2, [r2, #0]
 80042e4:	3202      	adds	r2, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 80042e6:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 80042e8:	b292      	uxth	r2, r2
 80042ea:	801a      	strh	r2, [r3, #0]
}
 80042ec:	bd10      	pop	{r4, pc}
        if (freeSpace > 0)
 80042ee:	f1be 0f00 	cmp.w	lr, #0
 80042f2:	dd1e      	ble.n	8004332 <RI_GetRegisterGlobal+0x8e>
 80042f4:	2201      	movs	r2, #1
            *size= 0 ; /* */
 80042f6:	801a      	strh	r2, [r3, #0]
              retVal = MCP_ERROR_UNKNOWN_REG;
 80042f8:	2005      	movs	r0, #5
}
 80042fa:	bd10      	pop	{r4, pc}
        if (freeSpace >= 4)
 80042fc:	f1be 0f03 	cmp.w	lr, #3
 8004300:	dd15      	ble.n	800432e <RI_GetRegisterGlobal+0x8a>
 8004302:	2204      	movs	r2, #4
 8004304:	e7f7      	b.n	80042f6 <RI_GetRegisterGlobal+0x52>
        if (freeSpace >= 2)
 8004306:	f1be 0f01 	cmp.w	lr, #1
 800430a:	dd10      	ble.n	800432e <RI_GetRegisterGlobal+0x8a>
          switch (regID)
 800430c:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8004310:	d05a      	beq.n	80043c8 <RI_GetRegisterGlobal+0x124>
    uint8_t retVal = MCP_CMD_OK;
 8004312:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8004316:	bf14      	ite	ne
 8004318:	2005      	movne	r0, #5
 800431a:	2000      	moveq	r0, #0
          *size = 2;
 800431c:	2202      	movs	r2, #2
 800431e:	801a      	strh	r2, [r3, #0]
}
 8004320:	bd10      	pop	{r4, pc}
        switch (regID)
 8004322:	2820      	cmp	r0, #32
 8004324:	d02c      	beq.n	8004380 <RI_GetRegisterGlobal+0xdc>
 8004326:	2860      	cmp	r0, #96	@ 0x60
 8004328:	d00f      	beq.n	800434a <RI_GetRegisterGlobal+0xa6>
 800432a:	2200      	movs	r2, #0
 800432c:	e7e3      	b.n	80042f6 <RI_GetRegisterGlobal+0x52>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800432e:	2008      	movs	r0, #8
}
 8004330:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004332:	4608      	mov	r0, r1
}
 8004334:	bd10      	pop	{r4, pc}
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004336:	fa1f fe8e 	uxth.w	lr, lr
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 800433a:	210a      	movs	r1, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800433c:	f1be 0f0b 	cmp.w	lr, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8004340:	8011      	strh	r1, [r2, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004342:	d835      	bhi.n	80043b0 <RI_GetRegisterGlobal+0x10c>
 8004344:	220c      	movs	r2, #12
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004346:	2008      	movs	r0, #8
 8004348:	e7cf      	b.n	80042ea <RI_GetRegisterGlobal+0x46>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800434a:	4c20      	ldr	r4, [pc, #128]	@ (80043cc <RI_GetRegisterGlobal+0x128>)
 800434c:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8004350:	2101      	movs	r1, #1
 8004352:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8004354:	b180      	cbz	r0, 8004378 <RI_GetRegisterGlobal+0xd4>
 8004356:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 800435a:	46a4      	mov	ip, r4
 800435c:	e008      	b.n	8004370 <RI_GetRegisterGlobal+0xcc>
    *tempdestString = *tempsrcString;
 800435e:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8004362:	8819      	ldrh	r1, [r3, #0]
 8004364:	3101      	adds	r1, #1
 8004366:	b289      	uxth	r1, r1
 8004368:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800436a:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 800436e:	b118      	cbz	r0, 8004378 <RI_GetRegisterGlobal+0xd4>
 8004370:	4571      	cmp	r1, lr
 8004372:	d3f4      	bcc.n	800435e <RI_GetRegisterGlobal+0xba>
    retVal = MCP_ERROR_STRING_FORMAT;
 8004374:	2006      	movs	r0, #6
}
 8004376:	bd10      	pop	{r4, pc}
    *tempdestString = (int8_t)0;
 8004378:	2300      	movs	r3, #0
 800437a:	7013      	strb	r3, [r2, #0]
  uint8_t retVal = MCP_CMD_OK;
 800437c:	2000      	movs	r0, #0
}
 800437e:	bd10      	pop	{r4, pc}
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8004380:	4c13      	ldr	r4, [pc, #76]	@ (80043d0 <RI_GetRegisterGlobal+0x12c>)
 8004382:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8004386:	2101      	movs	r1, #1
 8004388:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800438a:	2800      	cmp	r0, #0
 800438c:	d0f4      	beq.n	8004378 <RI_GetRegisterGlobal+0xd4>
 800438e:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8004392:	46a4      	mov	ip, r4
 8004394:	e009      	b.n	80043aa <RI_GetRegisterGlobal+0x106>
    *tempdestString = *tempsrcString;
 8004396:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 800439a:	8819      	ldrh	r1, [r3, #0]
 800439c:	3101      	adds	r1, #1
 800439e:	b289      	uxth	r1, r1
 80043a0:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80043a2:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 80043a6:	2800      	cmp	r0, #0
 80043a8:	d0e6      	beq.n	8004378 <RI_GetRegisterGlobal+0xd4>
 80043aa:	458e      	cmp	lr, r1
 80043ac:	d8f3      	bhi.n	8004396 <RI_GetRegisterGlobal+0xf2>
 80043ae:	e7e1      	b.n	8004374 <RI_GetRegisterGlobal+0xd0>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 80043b0:	4908      	ldr	r1, [pc, #32]	@ (80043d4 <RI_GetRegisterGlobal+0x130>)
 80043b2:	6848      	ldr	r0, [r1, #4]
 80043b4:	680c      	ldr	r4, [r1, #0]
 80043b6:	8909      	ldrh	r1, [r1, #8]
 80043b8:	f8c2 0006 	str.w	r0, [r2, #6]
 80043bc:	f8c2 4002 	str.w	r4, [r2, #2]
 80043c0:	8151      	strh	r1, [r2, #10]
    uint8_t retVal = MCP_CMD_OK;
 80043c2:	2000      	movs	r0, #0
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 80043c4:	220c      	movs	r2, #12
 80043c6:	e790      	b.n	80042ea <RI_GetRegisterGlobal+0x46>
    uint8_t retVal = MCP_CMD_OK;
 80043c8:	2000      	movs	r0, #0
 80043ca:	e7a7      	b.n	800431c <RI_GetRegisterGlobal+0x78>
 80043cc:	0800cbf0 	.word	0x0800cbf0
 80043d0:	0800cbcc 	.word	0x0800cbcc
 80043d4:	0800cbc0 	.word	0x0800cbc0

080043d8 <RI_GetRegisterMotor1>:
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 80043d8:	b530      	push	{r4, r5, lr}
 80043da:	b095      	sub	sp, #84	@ 0x54
 80043dc:	461d      	mov	r5, r3
    switch (typeID)
 80043de:	f1a1 0308 	sub.w	r3, r1, #8
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 80043e2:	f9bd c060 	ldrsh.w	ip, [sp, #96]	@ 0x60
 80043e6:	4614      	mov	r4, r2
    switch (typeID)
 80043e8:	2b20      	cmp	r3, #32
 80043ea:	d812      	bhi.n	8004412 <RI_GetRegisterMotor1+0x3a>
 80043ec:	e8df f003 	tbb	[pc, r3]
 80043f0:	11111131 	.word	0x11111131
 80043f4:	11111111 	.word	0x11111111
 80043f8:	1111116a 	.word	0x1111116a
 80043fc:	11111111 	.word	0x11111111
 8004400:	11111147 	.word	0x11111147
 8004404:	11111111 	.word	0x11111111
 8004408:	11111161 	.word	0x11111161
 800440c:	11111111 	.word	0x11111111
 8004410:	14          	.byte	0x14
 8004411:	00          	.byte	0x00
 8004412:	2007      	movs	r0, #7
  }
 8004414:	b015      	add	sp, #84	@ 0x54
 8004416:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 8004418:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 800441c:	f000 81d2 	beq.w	80047c4 <RI_GetRegisterMotor1+0x3ec>
 8004420:	d87c      	bhi.n	800451c <RI_GetRegisterMotor1+0x144>
 8004422:	28e8      	cmp	r0, #232	@ 0xe8
        rawData++;
 8004424:	f104 0302 	add.w	r3, r4, #2
        switch (regID)
 8004428:	f000 81e8 	beq.w	80047fc <RI_GetRegisterMotor1+0x424>
 800442c:	f200 8121 	bhi.w	8004672 <RI_GetRegisterMotor1+0x29a>
 8004430:	2868      	cmp	r0, #104	@ 0x68
 8004432:	f000 81d8 	beq.w	80047e6 <RI_GetRegisterMotor1+0x40e>
 8004436:	28a8      	cmp	r0, #168	@ 0xa8
 8004438:	f040 81ac 	bne.w	8004794 <RI_GetRegisterMotor1+0x3bc>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800443c:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8004440:	2210      	movs	r2, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004442:	f1bc 0f11 	cmp.w	ip, #17
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8004446:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004448:	f200 825a 	bhi.w	8004900 <RI_GetRegisterMotor1+0x528>
 800444c:	2312      	movs	r3, #18
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800444e:	2008      	movs	r0, #8
 8004450:	e080      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
        if (freeSpace > 0)
 8004452:	f1bc 0f00 	cmp.w	ip, #0
 8004456:	f340 8174 	ble.w	8004742 <RI_GetRegisterMotor1+0x36a>
          switch (regID)
 800445a:	2888      	cmp	r0, #136	@ 0x88
 800445c:	f000 8196 	beq.w	800478c <RI_GetRegisterMotor1+0x3b4>
 8004460:	28c8      	cmp	r0, #200	@ 0xc8
 8004462:	f000 818f 	beq.w	8004784 <RI_GetRegisterMotor1+0x3ac>
 8004466:	2848      	cmp	r0, #72	@ 0x48
 8004468:	f040 80cd 	bne.w	8004606 <RI_GetRegisterMotor1+0x22e>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 800446c:	48b6      	ldr	r0, [pc, #728]	@ (8004748 <RI_GetRegisterMotor1+0x370>)
 800446e:	f7fe f96b 	bl	8002748 <MCI_GetSTMState>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8004472:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004474:	2000      	movs	r0, #0
          *size = 1;
 8004476:	2301      	movs	r3, #1
 8004478:	802b      	strh	r3, [r5, #0]
  }
 800447a:	b015      	add	sp, #84	@ 0x54
 800447c:	bd30      	pop	{r4, r5, pc}
        if (freeSpace >= 4)
 800447e:	f1bc 0f03 	cmp.w	ip, #3
 8004482:	dd48      	ble.n	8004516 <RI_GetRegisterMotor1+0x13e>
          switch (regID)
 8004484:	28d8      	cmp	r0, #216	@ 0xd8
 8004486:	f000 81c8 	beq.w	800481a <RI_GetRegisterMotor1+0x442>
 800448a:	f200 816b 	bhi.w	8004764 <RI_GetRegisterMotor1+0x38c>
 800448e:	2858      	cmp	r0, #88	@ 0x58
 8004490:	f000 814f 	beq.w	8004732 <RI_GetRegisterMotor1+0x35a>
 8004494:	2898      	cmp	r0, #152	@ 0x98
 8004496:	f000 81c7 	beq.w	8004828 <RI_GetRegisterMotor1+0x450>
 800449a:	2818      	cmp	r0, #24
 800449c:	f040 81c2 	bne.w	8004824 <RI_GetRegisterMotor1+0x44c>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 80044a0:	48a9      	ldr	r0, [pc, #676]	@ (8004748 <RI_GetRegisterMotor1+0x370>)
 80044a2:	f7fe f99b 	bl	80027dc <MCI_GetFaultState>
 80044a6:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80044a8:	2000      	movs	r0, #0
          *size = 4;
 80044aa:	2304      	movs	r3, #4
 80044ac:	802b      	strh	r3, [r5, #0]
  }
 80044ae:	b015      	add	sp, #84	@ 0x54
 80044b0:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 80044b2:	28a0      	cmp	r0, #160	@ 0xa0
 80044b4:	f000 808f 	beq.w	80045d6 <RI_GetRegisterMotor1+0x1fe>
 80044b8:	28e0      	cmp	r0, #224	@ 0xe0
 80044ba:	d06f      	beq.n	800459c <RI_GetRegisterMotor1+0x1c4>
            *size= 0 ; /* */
 80044bc:	2300      	movs	r3, #0
 80044be:	802b      	strh	r3, [r5, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 80044c0:	2005      	movs	r0, #5
            break;
 80044c2:	e7a7      	b.n	8004414 <RI_GetRegisterMotor1+0x3c>
        if (freeSpace >= 2)
 80044c4:	f1bc 0f01 	cmp.w	ip, #1
 80044c8:	dd25      	ble.n	8004516 <RI_GetRegisterMotor1+0x13e>
          switch (regID)
 80044ca:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 80044ce:	f000 833e 	beq.w	8004b4e <RI_GetRegisterMotor1+0x776>
 80044d2:	d842      	bhi.n	800455a <RI_GetRegisterMotor1+0x182>
 80044d4:	f5b0 6f8a 	cmp.w	r0, #1104	@ 0x450
 80044d8:	f000 8334 	beq.w	8004b44 <RI_GetRegisterMotor1+0x76c>
 80044dc:	f200 80b0 	bhi.w	8004640 <RI_GetRegisterMotor1+0x268>
 80044e0:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 80044e4:	f000 8301 	beq.w	8004aea <RI_GetRegisterMotor1+0x712>
 80044e8:	f200 81bc 	bhi.w	8004864 <RI_GetRegisterMotor1+0x48c>
 80044ec:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 80044f0:	f000 82ab 	beq.w	8004a4a <RI_GetRegisterMotor1+0x672>
 80044f4:	f200 8258 	bhi.w	80049a8 <RI_GetRegisterMotor1+0x5d0>
 80044f8:	2890      	cmp	r0, #144	@ 0x90
 80044fa:	f000 82d0 	beq.w	8004a9e <RI_GetRegisterMotor1+0x6c6>
 80044fe:	28d0      	cmp	r0, #208	@ 0xd0
 8004500:	f040 82f1 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 8004504:	4891      	ldr	r0, [pc, #580]	@ (800474c <RI_GetRegisterMotor1+0x374>)
 8004506:	f005 fc47 	bl	8009d98 <PID_GetKI>
 800450a:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800450c:	2000      	movs	r0, #0
          *size = 2;
 800450e:	2302      	movs	r3, #2
 8004510:	802b      	strh	r3, [r5, #0]
  }
 8004512:	b015      	add	sp, #84	@ 0x54
 8004514:	bd30      	pop	{r4, r5, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004516:	2008      	movs	r0, #8
  }
 8004518:	b015      	add	sp, #84	@ 0x54
 800451a:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 800451c:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
 8004520:	f000 80bf 	beq.w	80046a2 <RI_GetRegisterMotor1+0x2ca>
 8004524:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 8004528:	f000 8139 	beq.w	800479e <RI_GetRegisterMotor1+0x3c6>
 800452c:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 8004530:	f040 8130 	bne.w	8004794 <RI_GetRegisterMotor1+0x3bc>
            *rawSize = 4;
 8004534:	2304      	movs	r3, #4
 8004536:	8023      	strh	r3, [r4, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 8004538:	4883      	ldr	r0, [pc, #524]	@ (8004748 <RI_GetRegisterMotor1+0x370>)
 800453a:	f7fe f97f 	bl	800283c <MCI_GetLastRampFinalTorque>
 800453e:	4603      	mov	r3, r0
 8004540:	8063      	strh	r3, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8004542:	4881      	ldr	r0, [pc, #516]	@ (8004748 <RI_GetRegisterMotor1+0x370>)
 8004544:	f7fe f97e 	bl	8002844 <MCI_GetLastRampFinalDuration>
        *size = (*rawSize) + 2U;
 8004548:	8823      	ldrh	r3, [r4, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 800454a:	4602      	mov	r2, r0
        *size = (*rawSize) + 2U;
 800454c:	3302      	adds	r3, #2
    uint8_t retVal = MCP_CMD_OK;
 800454e:	2000      	movs	r0, #0
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8004550:	80a2      	strh	r2, [r4, #4]
        *size = (*rawSize) + 2U;
 8004552:	b29b      	uxth	r3, r3
 8004554:	802b      	strh	r3, [r5, #0]
  }
 8004556:	b015      	add	sp, #84	@ 0x54
 8004558:	bd30      	pop	{r4, r5, pc}
          switch (regID)
 800455a:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 800455e:	d0d5      	beq.n	800450c <RI_GetRegisterMotor1+0x134>
 8004560:	d953      	bls.n	800460a <RI_GetRegisterMotor1+0x232>
 8004562:	f241 5390 	movw	r3, #5520	@ 0x1590
 8004566:	4298      	cmp	r0, r3
 8004568:	f000 82c4 	beq.w	8004af4 <RI_GetRegisterMotor1+0x71c>
 800456c:	f200 8164 	bhi.w	8004838 <RI_GetRegisterMotor1+0x460>
 8004570:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8004574:	4298      	cmp	r0, r3
 8004576:	f000 8288 	beq.w	8004a8a <RI_GetRegisterMotor1+0x6b2>
 800457a:	f200 81f9 	bhi.w	8004970 <RI_GetRegisterMotor1+0x598>
 800457e:	f241 4350 	movw	r3, #5200	@ 0x1450
 8004582:	4298      	cmp	r0, r3
 8004584:	f000 82bb 	beq.w	8004afe <RI_GetRegisterMotor1+0x726>
 8004588:	f241 4390 	movw	r3, #5264	@ 0x1490
 800458c:	4298      	cmp	r0, r3
 800458e:	f040 82aa 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(&PIDSpeedHandle_M1);
 8004592:	486e      	ldr	r0, [pc, #440]	@ (800474c <RI_GetRegisterMotor1+0x374>)
 8004594:	f005 fc10 	bl	8009db8 <PID_GetKIDivisorPOW2>
 8004598:	8020      	strh	r0, [r4, #0]
              break;
 800459a:	e7b7      	b.n	800450c <RI_GetRegisterMotor1+0x134>
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 800459c:	4b6c      	ldr	r3, [pc, #432]	@ (8004750 <RI_GetRegisterMotor1+0x378>)
 800459e:	681a      	ldr	r2, [r3, #0]
  *size= 1U ; /* /0 is the min String size */
 80045a0:	2301      	movs	r3, #1
 80045a2:	802b      	strh	r3, [r5, #0]
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 80045a4:	f102 0124 	add.w	r1, r2, #36	@ 0x24
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80045a8:	f992 2024 	ldrsb.w	r2, [r2, #36]	@ 0x24
 80045ac:	b17a      	cbz	r2, 80045ce <RI_GetRegisterMotor1+0x1f6>
 80045ae:	fa1f fc8c 	uxth.w	ip, ip
 80045b2:	e008      	b.n	80045c6 <RI_GetRegisterMotor1+0x1ee>
    *tempdestString = *tempsrcString;
 80045b4:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 80045b8:	882b      	ldrh	r3, [r5, #0]
 80045ba:	3301      	adds	r3, #1
 80045bc:	b29b      	uxth	r3, r3
 80045be:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80045c0:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 80045c4:	b11a      	cbz	r2, 80045ce <RI_GetRegisterMotor1+0x1f6>
 80045c6:	459c      	cmp	ip, r3
 80045c8:	d8f4      	bhi.n	80045b4 <RI_GetRegisterMotor1+0x1dc>
    retVal = MCP_ERROR_STRING_FORMAT;
 80045ca:	2006      	movs	r0, #6
 80045cc:	e722      	b.n	8004414 <RI_GetRegisterMotor1+0x3c>
    *tempdestString = (int8_t)0;
 80045ce:	2300      	movs	r3, #0
 80045d0:	7023      	strb	r3, [r4, #0]
  uint8_t retVal = MCP_CMD_OK;
 80045d2:	2000      	movs	r0, #0
 80045d4:	e71e      	b.n	8004414 <RI_GetRegisterMotor1+0x3c>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 80045d6:	4a5f      	ldr	r2, [pc, #380]	@ (8004754 <RI_GetRegisterMotor1+0x37c>)
  *size= 1U ; /* /0 is the min String size */
 80045d8:	2301      	movs	r3, #1
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 80045da:	6811      	ldr	r1, [r2, #0]
  *size= 1U ; /* /0 is the min String size */
 80045dc:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80045de:	f991 2000 	ldrsb.w	r2, [r1]
 80045e2:	2a00      	cmp	r2, #0
 80045e4:	d0f3      	beq.n	80045ce <RI_GetRegisterMotor1+0x1f6>
 80045e6:	fa1f fc8c 	uxth.w	ip, ip
 80045ea:	e009      	b.n	8004600 <RI_GetRegisterMotor1+0x228>
    *tempdestString = *tempsrcString;
 80045ec:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 80045f0:	882b      	ldrh	r3, [r5, #0]
 80045f2:	3301      	adds	r3, #1
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80045f8:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 80045fc:	2a00      	cmp	r2, #0
 80045fe:	d0e6      	beq.n	80045ce <RI_GetRegisterMotor1+0x1f6>
 8004600:	459c      	cmp	ip, r3
 8004602:	d8f3      	bhi.n	80045ec <RI_GetRegisterMotor1+0x214>
 8004604:	e7e1      	b.n	80045ca <RI_GetRegisterMotor1+0x1f2>
          switch (regID)
 8004606:	2005      	movs	r0, #5
 8004608:	e735      	b.n	8004476 <RI_GetRegisterMotor1+0x9e>
          switch (regID)
 800460a:	f5b0 6f39 	cmp.w	r0, #2960	@ 0xb90
 800460e:	f000 827b 	beq.w	8004b08 <RI_GetRegisterMotor1+0x730>
 8004612:	f200 813a 	bhi.w	800488a <RI_GetRegisterMotor1+0x4b2>
 8004616:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 800461a:	f000 824c 	beq.w	8004ab6 <RI_GetRegisterMotor1+0x6de>
 800461e:	f200 81b6 	bhi.w	800498e <RI_GetRegisterMotor1+0x5b6>
 8004622:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8004626:	f000 8283 	beq.w	8004b30 <RI_GetRegisterMotor1+0x758>
 800462a:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 800462e:	f040 825a 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 8004632:	4845      	ldr	r0, [pc, #276]	@ (8004748 <RI_GetRegisterMotor1+0x370>)
 8004634:	f7fe f94c 	bl	80028d0 <MCI_GetVqd>
 8004638:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800463c:	8023      	strh	r3, [r4, #0]
              break;
 800463e:	e765      	b.n	800450c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004640:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 8004644:	f000 828a 	beq.w	8004b5c <RI_GetRegisterMotor1+0x784>
 8004648:	f200 8134 	bhi.w	80048b4 <RI_GetRegisterMotor1+0x4dc>
 800464c:	f5b0 6fba 	cmp.w	r0, #1488	@ 0x5d0
 8004650:	f000 823b 	beq.w	8004aca <RI_GetRegisterMotor1+0x6f2>
 8004654:	f200 81b5 	bhi.w	80049c2 <RI_GetRegisterMotor1+0x5ea>
 8004658:	f5b0 6f92 	cmp.w	r0, #1168	@ 0x490
 800465c:	f000 826d 	beq.w	8004b3a <RI_GetRegisterMotor1+0x762>
 8004660:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8004664:	f040 823f 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 8004668:	483b      	ldr	r0, [pc, #236]	@ (8004758 <RI_GetRegisterMotor1+0x380>)
 800466a:	f005 f999 	bl	80099a0 <VBS_GetAvBusVoltage_V>
 800466e:	8020      	strh	r0, [r4, #0]
              break;
 8004670:	e74c      	b.n	800450c <RI_GetRegisterMotor1+0x134>
        switch (regID)
 8004672:	f5b0 7f94 	cmp.w	r0, #296	@ 0x128
 8004676:	f040 808d 	bne.w	8004794 <RI_GetRegisterMotor1+0x3bc>
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 800467a:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = 12;
 800467e:	220c      	movs	r2, #12
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8004680:	f1bc 0f0d 	cmp.w	ip, #13
            *rawSize = 12;
 8004684:	8022      	strh	r2, [r4, #0]
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8004686:	f240 812b 	bls.w	80048e0 <RI_GetRegisterMotor1+0x508>
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 800468a:	4a34      	ldr	r2, [pc, #208]	@ (800475c <RI_GetRegisterMotor1+0x384>)
 800468c:	6850      	ldr	r0, [r2, #4]
 800468e:	6814      	ldr	r4, [r2, #0]
 8004690:	6891      	ldr	r1, [r2, #8]
 8004692:	68d2      	ldr	r2, [r2, #12]
 8004694:	60da      	str	r2, [r3, #12]
 8004696:	6058      	str	r0, [r3, #4]
 8004698:	601c      	str	r4, [r3, #0]
 800469a:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 800469c:	2000      	movs	r0, #0
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 800469e:	230e      	movs	r3, #14
 80046a0:	e758      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80046a2:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 80046a6:	2328      	movs	r3, #40	@ 0x28
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80046a8:	f1bc 0f29 	cmp.w	ip, #41	@ 0x29
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 80046ac:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80046ae:	f240 8114 	bls.w	80048da <RI_GetRegisterMotor1+0x502>
    retValue = false;
  }
  else
  {
#endif
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 80046b2:	4b2b      	ldr	r3, [pc, #172]	@ (8004760 <RI_GetRegisterMotor1+0x388>)
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80046b4:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80046b8:	f9b3 0010 	ldrsh.w	r0, [r3, #16]
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 80046bc:	8999      	ldrh	r1, [r3, #12]
                *durationms  = revUpPhase.hDurationms;
 80046be:	8121      	strh	r1, [r4, #8]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80046c0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 80046c4:	80e0      	strh	r0, [r4, #6]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80046c6:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 80046c8:	f9b3 001c 	ldrsh.w	r0, [r3, #28]
 80046cc:	f8c4 2002 	str.w	r2, [r4, #2]
 80046d0:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 80046d4:	8b19      	ldrh	r1, [r3, #24]
                *durationms  = revUpPhase.hDurationms;
 80046d6:	8221      	strh	r1, [r4, #16]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80046d8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 80046dc:	81e0      	strh	r0, [r4, #14]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80046de:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 80046e0:	f9b3 0028 	ldrsh.w	r0, [r3, #40]	@ 0x28
 80046e4:	f8c4 200a 	str.w	r2, [r4, #10]
 80046e8:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	@ 0x26
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 80046ec:	8c99      	ldrh	r1, [r3, #36]	@ 0x24
                *durationms  = revUpPhase.hDurationms;
 80046ee:	8321      	strh	r1, [r4, #24]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80046f0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 80046f4:	82e0      	strh	r0, [r4, #22]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 80046f6:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 80046f8:	f9b3 0034 	ldrsh.w	r0, [r3, #52]	@ 0x34
 80046fc:	f8c4 2012 	str.w	r2, [r4, #18]
 8004700:	f9b3 2032 	ldrsh.w	r2, [r3, #50]	@ 0x32
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8004704:	8e19      	ldrh	r1, [r3, #48]	@ 0x30
                *durationms  = revUpPhase.hDurationms;
 8004706:	8421      	strh	r1, [r4, #32]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8004708:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 800470c:	83e0      	strh	r0, [r4, #30]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 800470e:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8004710:	f9b3 0040 	ldrsh.w	r0, [r3, #64]	@ 0x40
 8004714:	f8c4 201a 	str.w	r2, [r4, #26]
 8004718:	f9b3 203e 	ldrsh.w	r2, [r3, #62]	@ 0x3e
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 800471c:	8f99      	ldrh	r1, [r3, #60]	@ 0x3c
                *durationms  = revUpPhase.hDurationms;
 800471e:	8521      	strh	r1, [r4, #40]	@ 0x28
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8004720:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004724:	0052      	lsls	r2, r2, #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8004726:	84e0      	strh	r0, [r4, #38]	@ 0x26
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8004728:	f8c4 2022 	str.w	r2, [r4, #34]	@ 0x22
                *durationms  = revUpPhase.hDurationms;
 800472c:	232a      	movs	r3, #42	@ 0x2a
    uint8_t retVal = MCP_CMD_OK;
 800472e:	2000      	movs	r0, #0
 8004730:	e710      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8004732:	4805      	ldr	r0, [pc, #20]	@ (8004748 <RI_GetRegisterMotor1+0x370>)
 8004734:	f7fe f88e 	bl	8002854 <MCI_GetAvrgMecSpeedUnit>
 8004738:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800473c:	0040      	lsls	r0, r0, #1
 800473e:	6020      	str	r0, [r4, #0]
              break;
 8004740:	e6b2      	b.n	80044a8 <RI_GetRegisterMotor1+0xd0>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004742:	4608      	mov	r0, r1
 8004744:	e666      	b.n	8004414 <RI_GetRegisterMotor1+0x3c>
 8004746:	bf00      	nop
 8004748:	20000004 	.word	0x20000004
 800474c:	2000033c 	.word	0x2000033c
 8004750:	2000040c 	.word	0x2000040c
 8004754:	20000414 	.word	0x20000414
 8004758:	20000378 	.word	0x20000378
 800475c:	20000418 	.word	0x20000418
 8004760:	20000238 	.word	0x20000238
          switch (regID)
 8004764:	f5b0 7f8c 	cmp.w	r0, #280	@ 0x118
 8004768:	d052      	beq.n	8004810 <RI_GetRegisterMotor1+0x438>
 800476a:	f641 3358 	movw	r3, #7000	@ 0x1b58
 800476e:	4298      	cmp	r0, r3
 8004770:	d158      	bne.n	8004824 <RI_GetRegisterMotor1+0x44c>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 8004772:	4bb8      	ldr	r3, [pc, #736]	@ (8004a54 <RI_GetRegisterMotor1+0x67c>)
 8004774:	6818      	ldr	r0, [r3, #0]
 8004776:	f005 fba3 	bl	8009ec0 <PQD_GetAvrgElMotorPowerW>
 800477a:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val; //cstat !UNION-type-punning
 800477e:	9b01      	ldr	r3, [sp, #4]
 8004780:	6023      	str	r3, [r4, #0]
              break;
 8004782:	e691      	b.n	80044a8 <RI_GetRegisterMotor1+0xd0>
  return ((uint8_t)pHandle->bPhaseNbr);
 8004784:	4bb4      	ldr	r3, [pc, #720]	@ (8004a58 <RI_GetRegisterMotor1+0x680>)
 8004786:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
              break;
 800478a:	e672      	b.n	8004472 <RI_GetRegisterMotor1+0x9a>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 800478c:	48b3      	ldr	r0, [pc, #716]	@ (8004a5c <RI_GetRegisterMotor1+0x684>)
 800478e:	f7fe f82b 	bl	80027e8 <MCI_GetControlMode>
              break;
 8004792:	e66e      	b.n	8004472 <RI_GetRegisterMotor1+0x9a>
        *size = (*rawSize) + 2U;
 8004794:	8823      	ldrh	r3, [r4, #0]
 8004796:	3302      	adds	r3, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8004798:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 800479a:	b29b      	uxth	r3, r3
 800479c:	e6da      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
            *rawSize = 4;
 800479e:	2304      	movs	r3, #4
 80047a0:	8023      	strh	r3, [r4, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 80047a2:	48ae      	ldr	r0, [pc, #696]	@ (8004a5c <RI_GetRegisterMotor1+0x684>)
 80047a4:	f7fe f88a 	bl	80028bc <MCI_GetIqdref>
 80047a8:	4603      	mov	r3, r0
 80047aa:	8063      	strh	r3, [r4, #2]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80047ac:	48ab      	ldr	r0, [pc, #684]	@ (8004a5c <RI_GetRegisterMotor1+0x684>)
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 80047ae:	9312      	str	r3, [sp, #72]	@ 0x48
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80047b0:	f7fe f884 	bl	80028bc <MCI_GetIqdref>
        *size = (*rawSize) + 2U;
 80047b4:	8823      	ldrh	r3, [r4, #0]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80047b6:	f3c0 400f 	ubfx	r0, r0, #16, #16
        *size = (*rawSize) + 2U;
 80047ba:	3302      	adds	r3, #2
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80047bc:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 80047be:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 80047c0:	2000      	movs	r0, #0
            break;
 80047c2:	e6c7      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 80047c4:	48a5      	ldr	r0, [pc, #660]	@ (8004a5c <RI_GetRegisterMotor1+0x684>)
 80047c6:	f7fe f835 	bl	8002834 <MCI_GetLastRampFinalSpeed>
 80047ca:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80047ce:	0043      	lsls	r3, r0, #1
 80047d0:	f8c4 3002 	str.w	r3, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 80047d4:	48a1      	ldr	r0, [pc, #644]	@ (8004a5c <RI_GetRegisterMotor1+0x684>)
 80047d6:	f7fe f835 	bl	8002844 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 80047da:	2306      	movs	r3, #6
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 80047dc:	80e0      	strh	r0, [r4, #6]
            *rawSize = 6;
 80047de:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80047e0:	2000      	movs	r0, #0
            break;
 80047e2:	2308      	movs	r3, #8
 80047e4:	e6b6      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80047e6:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 80047ea:	223c      	movs	r2, #60	@ 0x3c
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80047ec:	f1bc 0f3d 	cmp.w	ip, #61	@ 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 80047f0:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80047f2:	f200 8092 	bhi.w	800491a <RI_GetRegisterMotor1+0x542>
 80047f6:	233e      	movs	r3, #62	@ 0x3e
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80047f8:	2008      	movs	r0, #8
 80047fa:	e6ab      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80047fc:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8004800:	220e      	movs	r2, #14
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004802:	f1bc 0f0f 	cmp.w	ip, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8004806:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004808:	d86d      	bhi.n	80048e6 <RI_GetRegisterMotor1+0x50e>
 800480a:	2310      	movs	r3, #16
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800480c:	2008      	movs	r0, #8
 800480e:	e6a1      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
static inline int32_t STO_PLL_GetObservedBemfLevel(STO_PLL_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Obs_Bemf_Level);
#else
  return (pHandle->Obs_Bemf_Level);
 8004810:	4b93      	ldr	r3, [pc, #588]	@ (8004a60 <RI_GetRegisterMotor1+0x688>)
 8004812:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
              *regdata32 = STO_PLL_GetObservedBemfLevel(&STO_PLL_M1);
 8004816:	6023      	str	r3, [r4, #0]
              break;
 8004818:	e646      	b.n	80044a8 <RI_GetRegisterMotor1+0xd0>
  return (pHandle->Est_Bemf_Level);
 800481a:	4b91      	ldr	r3, [pc, #580]	@ (8004a60 <RI_GetRegisterMotor1+0x688>)
 800481c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
              *regdata32 = STO_PLL_GetEstimatedBemfLevel(&STO_PLL_M1);
 8004820:	6023      	str	r3, [r4, #0]
              break;
 8004822:	e641      	b.n	80044a8 <RI_GetRegisterMotor1+0xd0>
          switch (regID)
 8004824:	2005      	movs	r0, #5
 8004826:	e640      	b.n	80044aa <RI_GetRegisterMotor1+0xd2>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8004828:	488c      	ldr	r0, [pc, #560]	@ (8004a5c <RI_GetRegisterMotor1+0x684>)
 800482a:	f7fe f817 	bl	800285c <MCI_GetMecSpeedRefUnit>
 800482e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004832:	0040      	lsls	r0, r0, #1
 8004834:	6020      	str	r0, [r4, #0]
              break;
 8004836:	e637      	b.n	80044a8 <RI_GetRegisterMotor1+0xd0>
          switch (regID)
 8004838:	f241 6350 	movw	r3, #5712	@ 0x1650
 800483c:	4298      	cmp	r0, r3
 800483e:	f000 80ff 	beq.w	8004a40 <RI_GetRegisterMotor1+0x668>
 8004842:	f200 8086 	bhi.w	8004952 <RI_GetRegisterMotor1+0x57a>
 8004846:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 800484a:	4298      	cmp	r0, r3
 800484c:	f000 8118 	beq.w	8004a80 <RI_GetRegisterMotor1+0x6a8>
 8004850:	f241 6310 	movw	r3, #5648	@ 0x1610
 8004854:	4298      	cmp	r0, r3
 8004856:	f040 8146 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIqHandle_M1);
 800485a:	4882      	ldr	r0, [pc, #520]	@ (8004a64 <RI_GetRegisterMotor1+0x68c>)
 800485c:	f005 faac 	bl	8009db8 <PID_GetKIDivisorPOW2>
 8004860:	8020      	strh	r0, [r4, #0]
              break;
 8004862:	e653      	b.n	800450c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004864:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 8004868:	f000 8158 	beq.w	8004b1c <RI_GetRegisterMotor1+0x744>
 800486c:	f200 80b8 	bhi.w	80049e0 <RI_GetRegisterMotor1+0x608>
 8004870:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 8004874:	f000 814d 	beq.w	8004b12 <RI_GetRegisterMotor1+0x73a>
 8004878:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 800487c:	f040 8133 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = PID_GetKI(&PIDIdHandle_M1);
 8004880:	4879      	ldr	r0, [pc, #484]	@ (8004a68 <RI_GetRegisterMotor1+0x690>)
 8004882:	f005 fa89 	bl	8009d98 <PID_GetKI>
 8004886:	8020      	strh	r0, [r4, #0]
              break;
 8004888:	e640      	b.n	800450c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 800488a:	f5b0 6f45 	cmp.w	r0, #3152	@ 0xc50
 800488e:	f000 816f 	beq.w	8004b70 <RI_GetRegisterMotor1+0x798>
 8004892:	f200 80b5 	bhi.w	8004a00 <RI_GetRegisterMotor1+0x628>
 8004896:	f5b0 6f3d 	cmp.w	r0, #3024	@ 0xbd0
 800489a:	f000 8164 	beq.w	8004b66 <RI_GetRegisterMotor1+0x78e>
 800489e:	f5b0 6f41 	cmp.w	r0, #3088	@ 0xc10
 80048a2:	f040 8120 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = STO_PLL_GetEstimatedCurrent(&STO_PLL_M1).beta;
 80048a6:	486e      	ldr	r0, [pc, #440]	@ (8004a60 <RI_GetRegisterMotor1+0x688>)
 80048a8:	f006 ffb6 	bl	800b818 <STO_PLL_GetEstimatedCurrent>
 80048ac:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80048b0:	8023      	strh	r3, [r4, #0]
              break;
 80048b2:	e62b      	b.n	800450c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 80048b4:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 80048b8:	f000 80b4 	beq.w	8004a24 <RI_GetRegisterMotor1+0x64c>
 80048bc:	f200 80aa 	bhi.w	8004a14 <RI_GetRegisterMotor1+0x63c>
 80048c0:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 80048c4:	f000 80b5 	beq.w	8004a32 <RI_GetRegisterMotor1+0x65a>
 80048c8:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 80048cc:	f040 810b 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 80048d0:	4862      	ldr	r0, [pc, #392]	@ (8004a5c <RI_GetRegisterMotor1+0x684>)
 80048d2:	f7fd ffe9 	bl	80028a8 <MCI_GetIqd>
 80048d6:	8020      	strh	r0, [r4, #0]
              break;
 80048d8:	e618      	b.n	800450c <RI_GetRegisterMotor1+0x134>
 80048da:	232a      	movs	r3, #42	@ 0x2a
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80048dc:	2008      	movs	r0, #8
 80048de:	e639      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
 80048e0:	230e      	movs	r3, #14
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80048e2:	2008      	movs	r0, #8
 80048e4:	e636      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 80048e6:	4a61      	ldr	r2, [pc, #388]	@ (8004a6c <RI_GetRegisterMotor1+0x694>)
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 80048e8:	6812      	ldr	r2, [r2, #0]
 80048ea:	6810      	ldr	r0, [r2, #0]
 80048ec:	6851      	ldr	r1, [r2, #4]
 80048ee:	6894      	ldr	r4, [r2, #8]
 80048f0:	609c      	str	r4, [r3, #8]
 80048f2:	6018      	str	r0, [r3, #0]
 80048f4:	6059      	str	r1, [r3, #4]
 80048f6:	8992      	ldrh	r2, [r2, #12]
 80048f8:	819a      	strh	r2, [r3, #12]
    uint8_t retVal = MCP_CMD_OK;
 80048fa:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 80048fc:	2310      	movs	r3, #16
 80048fe:	e629      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 8004900:	4a5b      	ldr	r2, [pc, #364]	@ (8004a70 <RI_GetRegisterMotor1+0x698>)
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8004902:	6812      	ldr	r2, [r2, #0]
 8004904:	6850      	ldr	r0, [r2, #4]
 8004906:	6814      	ldr	r4, [r2, #0]
 8004908:	6891      	ldr	r1, [r2, #8]
 800490a:	68d2      	ldr	r2, [r2, #12]
 800490c:	60da      	str	r2, [r3, #12]
 800490e:	6058      	str	r0, [r3, #4]
 8004910:	601c      	str	r4, [r3, #0]
 8004912:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 8004914:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8004916:	2312      	movs	r3, #18
 8004918:	e61c      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 800491a:	4a56      	ldr	r2, [pc, #344]	@ (8004a74 <RI_GetRegisterMotor1+0x69c>)
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 800491c:	6812      	ldr	r2, [r2, #0]
 800491e:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
 8004922:	6814      	ldr	r4, [r2, #0]
 8004924:	6850      	ldr	r0, [r2, #4]
 8004926:	6891      	ldr	r1, [r2, #8]
 8004928:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800492c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004930:	3210      	adds	r2, #16
 8004932:	4572      	cmp	r2, lr
 8004934:	601c      	str	r4, [r3, #0]
 8004936:	6058      	str	r0, [r3, #4]
 8004938:	6099      	str	r1, [r3, #8]
 800493a:	f103 0310 	add.w	r3, r3, #16
 800493e:	d1f0      	bne.n	8004922 <RI_GetRegisterMotor1+0x54a>
 8004940:	6810      	ldr	r0, [r2, #0]
 8004942:	6851      	ldr	r1, [r2, #4]
 8004944:	6892      	ldr	r2, [r2, #8]
 8004946:	609a      	str	r2, [r3, #8]
 8004948:	6018      	str	r0, [r3, #0]
 800494a:	6059      	str	r1, [r3, #4]
    uint8_t retVal = MCP_CMD_OK;
 800494c:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 800494e:	233e      	movs	r3, #62	@ 0x3e
 8004950:	e600      	b.n	8004554 <RI_GetRegisterMotor1+0x17c>
          switch (regID)
 8004952:	f641 03d0 	movw	r3, #6352	@ 0x18d0
 8004956:	4298      	cmp	r0, r3
 8004958:	f000 809c 	beq.w	8004a94 <RI_GetRegisterMotor1+0x6bc>
 800495c:	f641 1310 	movw	r3, #6416	@ 0x1910
 8004960:	4298      	cmp	r0, r3
 8004962:	f040 80c0 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = PID_GetKPDivisorPOW2(&(&STO_PLL_M1)->PIRegulator);
 8004966:	4844      	ldr	r0, [pc, #272]	@ (8004a78 <RI_GetRegisterMotor1+0x6a0>)
 8004968:	f005 fa1c 	bl	8009da4 <PID_GetKPDivisorPOW2>
 800496c:	8020      	strh	r0, [r4, #0]
              break;
 800496e:	e5cd      	b.n	800450c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004970:	f241 5310 	movw	r3, #5392	@ 0x1510
 8004974:	4298      	cmp	r0, r3
 8004976:	f000 80a3 	beq.w	8004ac0 <RI_GetRegisterMotor1+0x6e8>
 800497a:	f241 5350 	movw	r3, #5456	@ 0x1550
 800497e:	4298      	cmp	r0, r3
 8004980:	f040 80b1 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIdHandle_M1);
 8004984:	4838      	ldr	r0, [pc, #224]	@ (8004a68 <RI_GetRegisterMotor1+0x690>)
 8004986:	f005 fa17 	bl	8009db8 <PID_GetKIDivisorPOW2>
 800498a:	8020      	strh	r0, [r4, #0]
              break;
 800498c:	e5be      	b.n	800450c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 800498e:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 8004992:	f000 8089 	beq.w	8004aa8 <RI_GetRegisterMotor1+0x6d0>
 8004996:	f5b0 6f35 	cmp.w	r0, #2896	@ 0xb50
 800499a:	f040 80a4 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
 800499e:	4b30      	ldr	r3, [pc, #192]	@ (8004a60 <RI_GetRegisterMotor1+0x688>)
 80049a0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 80049a4:	8023      	strh	r3, [r4, #0]
              break;
 80049a6:	e5b1      	b.n	800450c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 80049a8:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 80049ac:	f000 8092 	beq.w	8004ad4 <RI_GetRegisterMotor1+0x6fc>
 80049b0:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 80049b4:	f040 8097 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = PID_GetKI(&PIDIqHandle_M1);
 80049b8:	482a      	ldr	r0, [pc, #168]	@ (8004a64 <RI_GetRegisterMotor1+0x68c>)
 80049ba:	f005 f9ed 	bl	8009d98 <PID_GetKI>
 80049be:	8020      	strh	r0, [r4, #0]
              break;
 80049c0:	e5a4      	b.n	800450c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 80049c2:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 80049c6:	f000 80ae 	beq.w	8004b26 <RI_GetRegisterMotor1+0x74e>
 80049ca:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 80049ce:	f040 808a 	bne.w	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = MCI_GetIab(pMCIN).b;
 80049d2:	4822      	ldr	r0, [pc, #136]	@ (8004a5c <RI_GetRegisterMotor1+0x684>)
 80049d4:	f7fd ff54 	bl	8002880 <MCI_GetIab>
 80049d8:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80049dc:	8023      	strh	r3, [r4, #0]
              break;
 80049de:	e595      	b.n	800450c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 80049e0:	f5b0 7f54 	cmp.w	r0, #848	@ 0x350
 80049e4:	f000 80c9 	beq.w	8004b7a <RI_GetRegisterMotor1+0x7a2>
 80049e8:	f5b0 7f64 	cmp.w	r0, #912	@ 0x390
 80049ec:	d17b      	bne.n	8004ae6 <RI_GetRegisterMotor1+0x70e>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 80049ee:	481c      	ldr	r0, [pc, #112]	@ (8004a60 <RI_GetRegisterMotor1+0x688>)
 80049f0:	aa13      	add	r2, sp, #76	@ 0x4c
 80049f2:	a912      	add	r1, sp, #72	@ 0x48
 80049f4:	f006 ff22 	bl	800b83c <STO_PLL_GetObserverGains>
              *regdata16 = hC2;
 80049f8:	f8bd 304c 	ldrh.w	r3, [sp, #76]	@ 0x4c
 80049fc:	8023      	strh	r3, [r4, #0]
              break;
 80049fe:	e585      	b.n	800450c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004a00:	f5b0 6f49 	cmp.w	r0, #3216	@ 0xc90
 8004a04:	d16b      	bne.n	8004ade <RI_GetRegisterMotor1+0x706>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).beta;
 8004a06:	4816      	ldr	r0, [pc, #88]	@ (8004a60 <RI_GetRegisterMotor1+0x688>)
 8004a08:	f006 ff02 	bl	800b810 <STO_PLL_GetEstimatedBemf>
 8004a0c:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004a10:	8023      	strh	r3, [r4, #0]
              break;
 8004a12:	e57b      	b.n	800450c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004a14:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
 8004a18:	d165      	bne.n	8004ae6 <RI_GetRegisterMotor1+0x70e>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8004a1a:	4810      	ldr	r0, [pc, #64]	@ (8004a5c <RI_GetRegisterMotor1+0x684>)
 8004a1c:	f7fd ff4e 	bl	80028bc <MCI_GetIqdref>
 8004a20:	8020      	strh	r0, [r4, #0]
              break;
 8004a22:	e573      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 8004a24:	480d      	ldr	r0, [pc, #52]	@ (8004a5c <RI_GetRegisterMotor1+0x684>)
 8004a26:	f7fd ff3f 	bl	80028a8 <MCI_GetIqd>
 8004a2a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004a2e:	8023      	strh	r3, [r4, #0]
              break;
 8004a30:	e56c      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8004a32:	480a      	ldr	r0, [pc, #40]	@ (8004a5c <RI_GetRegisterMotor1+0x684>)
 8004a34:	f7fd ff2e 	bl	8002894 <MCI_GetIalphabeta>
 8004a38:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004a3c:	8023      	strh	r3, [r4, #0]
              break;
 8004a3e:	e565      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIqHandle_M1);
 8004a40:	4808      	ldr	r0, [pc, #32]	@ (8004a64 <RI_GetRegisterMotor1+0x68c>)
 8004a42:	f005 f9d9 	bl	8009df8 <PID_GetKDDivisorPOW2>
 8004a46:	8020      	strh	r0, [r4, #0]
              break;
 8004a48:	e560      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 8004a4a:	480c      	ldr	r0, [pc, #48]	@ (8004a7c <RI_GetRegisterMotor1+0x6a4>)
 8004a4c:	f005 f9d0 	bl	8009df0 <PID_GetKD>
 8004a50:	8020      	strh	r0, [r4, #0]
              break;
 8004a52:	e55b      	b.n	800450c <RI_GetRegisterMotor1+0x134>
 8004a54:	2000002c 	.word	0x2000002c
 8004a58:	20000238 	.word	0x20000238
 8004a5c:	20000004 	.word	0x20000004
 8004a60:	2000006c 	.word	0x2000006c
 8004a64:	20000310 	.word	0x20000310
 8004a68:	200002e4 	.word	0x200002e4
 8004a6c:	20000410 	.word	0x20000410
 8004a70:	20000408 	.word	0x20000408
 8004a74:	2000040c 	.word	0x2000040c
 8004a78:	200000a0 	.word	0x200000a0
 8004a7c:	2000033c 	.word	0x2000033c
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIqHandle_M1);
 8004a80:	4842      	ldr	r0, [pc, #264]	@ (8004b8c <RI_GetRegisterMotor1+0x7b4>)
 8004a82:	f005 f98f 	bl	8009da4 <PID_GetKPDivisorPOW2>
 8004a86:	8020      	strh	r0, [r4, #0]
              break;
 8004a88:	e540      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDSpeedHandle_M1);
 8004a8a:	4841      	ldr	r0, [pc, #260]	@ (8004b90 <RI_GetRegisterMotor1+0x7b8>)
 8004a8c:	f005 f9b4 	bl	8009df8 <PID_GetKDDivisorPOW2>
 8004a90:	8020      	strh	r0, [r4, #0]
              break;
 8004a92:	e53b      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKIDivisorPOW2(&(&STO_PLL_M1)->PIRegulator);
 8004a94:	483f      	ldr	r0, [pc, #252]	@ (8004b94 <RI_GetRegisterMotor1+0x7bc>)
 8004a96:	f005 f98f 	bl	8009db8 <PID_GetKIDivisorPOW2>
 8004a9a:	8020      	strh	r0, [r4, #0]
              break;
 8004a9c:	e536      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 8004a9e:	483c      	ldr	r0, [pc, #240]	@ (8004b90 <RI_GetRegisterMotor1+0x7b8>)
 8004aa0:	f005 f976 	bl	8009d90 <PID_GetKP>
 8004aa4:	8020      	strh	r0, [r4, #0]
              break;
 8004aa6:	e531      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 8004aa8:	483b      	ldr	r0, [pc, #236]	@ (8004b98 <RI_GetRegisterMotor1+0x7c0>)
 8004aaa:	f7fd ff1b 	bl	80028e4 <MCI_GetValphabeta>
 8004aae:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004ab2:	8023      	strh	r3, [r4, #0]
              break;
 8004ab4:	e52a      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8004ab6:	4838      	ldr	r0, [pc, #224]	@ (8004b98 <RI_GetRegisterMotor1+0x7c0>)
 8004ab8:	f7fd ff14 	bl	80028e4 <MCI_GetValphabeta>
 8004abc:	8020      	strh	r0, [r4, #0]
              break;
 8004abe:	e525      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIdHandle_M1);
 8004ac0:	4836      	ldr	r0, [pc, #216]	@ (8004b9c <RI_GetRegisterMotor1+0x7c4>)
 8004ac2:	f005 f96f 	bl	8009da4 <PID_GetKPDivisorPOW2>
 8004ac6:	8020      	strh	r0, [r4, #0]
              break;
 8004ac8:	e520      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 8004aca:	4835      	ldr	r0, [pc, #212]	@ (8004ba0 <RI_GetRegisterMotor1+0x7c8>)
 8004acc:	f005 f942 	bl	8009d54 <NTC_GetAvTemp_C>
 8004ad0:	8020      	strh	r0, [r4, #0]
              break;
 8004ad2:	e51b      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKP(&PIDIqHandle_M1);
 8004ad4:	482d      	ldr	r0, [pc, #180]	@ (8004b8c <RI_GetRegisterMotor1+0x7b4>)
 8004ad6:	f005 f95b 	bl	8009d90 <PID_GetKP>
 8004ada:	8020      	strh	r0, [r4, #0]
              break;
 8004adc:	e516      	b.n	800450c <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004ade:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8004ae2:	f43f ad13 	beq.w	800450c <RI_GetRegisterMotor1+0x134>
 8004ae6:	2005      	movs	r0, #5
 8004ae8:	e511      	b.n	800450e <RI_GetRegisterMotor1+0x136>
              *regdata16 = PID_GetKD(&PIDIqHandle_M1);
 8004aea:	4828      	ldr	r0, [pc, #160]	@ (8004b8c <RI_GetRegisterMotor1+0x7b4>)
 8004aec:	f005 f980 	bl	8009df0 <PID_GetKD>
 8004af0:	8020      	strh	r0, [r4, #0]
              break;
 8004af2:	e50b      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIdHandle_M1);
 8004af4:	4829      	ldr	r0, [pc, #164]	@ (8004b9c <RI_GetRegisterMotor1+0x7c4>)
 8004af6:	f005 f97f 	bl	8009df8 <PID_GetKDDivisorPOW2>
 8004afa:	8020      	strh	r0, [r4, #0]
              break;
 8004afc:	e506      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(&PIDSpeedHandle_M1);
 8004afe:	4824      	ldr	r0, [pc, #144]	@ (8004b90 <RI_GetRegisterMotor1+0x7b8>)
 8004b00:	f005 f950 	bl	8009da4 <PID_GetKPDivisorPOW2>
 8004b04:	8020      	strh	r0, [r4, #0]
              break;
 8004b06:	e501      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 8004b08:	4826      	ldr	r0, [pc, #152]	@ (8004ba4 <RI_GetRegisterMotor1+0x7cc>)
 8004b0a:	f006 fb35 	bl	800b178 <SPD_GetS16Speed>
 8004b0e:	8020      	strh	r0, [r4, #0]
              break;
 8004b10:	e4fc      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKP(&PIDIdHandle_M1);
 8004b12:	4822      	ldr	r0, [pc, #136]	@ (8004b9c <RI_GetRegisterMotor1+0x7c4>)
 8004b14:	f005 f93c 	bl	8009d90 <PID_GetKP>
 8004b18:	8020      	strh	r0, [r4, #0]
              break;
 8004b1a:	e4f7      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKD(&PIDIdHandle_M1);
 8004b1c:	481f      	ldr	r0, [pc, #124]	@ (8004b9c <RI_GetRegisterMotor1+0x7c4>)
 8004b1e:	f005 f967 	bl	8009df0 <PID_GetKD>
 8004b22:	8020      	strh	r0, [r4, #0]
              break;
 8004b24:	e4f2      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIab(pMCIN).a;
 8004b26:	481c      	ldr	r0, [pc, #112]	@ (8004b98 <RI_GetRegisterMotor1+0x7c0>)
 8004b28:	f7fd feaa 	bl	8002880 <MCI_GetIab>
 8004b2c:	8020      	strh	r0, [r4, #0]
              break;
 8004b2e:	e4ed      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8004b30:	4819      	ldr	r0, [pc, #100]	@ (8004b98 <RI_GetRegisterMotor1+0x7c0>)
 8004b32:	f7fd fecd 	bl	80028d0 <MCI_GetVqd>
 8004b36:	8020      	strh	r0, [r4, #0]
              break;
 8004b38:	e4e8      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKP (&(&STO_PLL_M1)->PIRegulator);
 8004b3a:	4816      	ldr	r0, [pc, #88]	@ (8004b94 <RI_GetRegisterMotor1+0x7bc>)
 8004b3c:	f005 f928 	bl	8009d90 <PID_GetKP>
 8004b40:	8020      	strh	r0, [r4, #0]
              break;
 8004b42:	e4e3      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKI (&(&STO_PLL_M1)->PIRegulator);
 8004b44:	4813      	ldr	r0, [pc, #76]	@ (8004b94 <RI_GetRegisterMotor1+0x7bc>)
 8004b46:	f005 f927 	bl	8009d98 <PID_GetKI>
 8004b4a:	8020      	strh	r0, [r4, #0]
              break;
 8004b4c:	e4de      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 8004b4e:	4812      	ldr	r0, [pc, #72]	@ (8004b98 <RI_GetRegisterMotor1+0x7c0>)
 8004b50:	f7fd feb4 	bl	80028bc <MCI_GetIqdref>
 8004b54:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004b58:	8023      	strh	r3, [r4, #0]
              break;
 8004b5a:	e4d7      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8004b5c:	480e      	ldr	r0, [pc, #56]	@ (8004b98 <RI_GetRegisterMotor1+0x7c0>)
 8004b5e:	f7fd fe99 	bl	8002894 <MCI_GetIalphabeta>
 8004b62:	8020      	strh	r0, [r4, #0]
              break;
 8004b64:	e4d2      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = STO_PLL_GetEstimatedCurrent(&STO_PLL_M1).alpha;
 8004b66:	480f      	ldr	r0, [pc, #60]	@ (8004ba4 <RI_GetRegisterMotor1+0x7cc>)
 8004b68:	f006 fe56 	bl	800b818 <STO_PLL_GetEstimatedCurrent>
 8004b6c:	8020      	strh	r0, [r4, #0]
              break;
 8004b6e:	e4cd      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).alpha;
 8004b70:	480c      	ldr	r0, [pc, #48]	@ (8004ba4 <RI_GetRegisterMotor1+0x7cc>)
 8004b72:	f006 fe4d 	bl	800b810 <STO_PLL_GetEstimatedBemf>
 8004b76:	8020      	strh	r0, [r4, #0]
              break;
 8004b78:	e4c8      	b.n	800450c <RI_GetRegisterMotor1+0x134>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8004b7a:	480a      	ldr	r0, [pc, #40]	@ (8004ba4 <RI_GetRegisterMotor1+0x7cc>)
 8004b7c:	aa13      	add	r2, sp, #76	@ 0x4c
 8004b7e:	a912      	add	r1, sp, #72	@ 0x48
 8004b80:	f006 fe5c 	bl	800b83c <STO_PLL_GetObserverGains>
              *regdata16 = hC1;
 8004b84:	f8bd 3048 	ldrh.w	r3, [sp, #72]	@ 0x48
 8004b88:	8023      	strh	r3, [r4, #0]
              break;
 8004b8a:	e4bf      	b.n	800450c <RI_GetRegisterMotor1+0x134>
 8004b8c:	20000310 	.word	0x20000310
 8004b90:	2000033c 	.word	0x2000033c
 8004b94:	200000a0 	.word	0x200000a0
 8004b98:	20000004 	.word	0x20000004
 8004b9c:	200002e4 	.word	0x200002e4
 8004ba0:	200003a4 	.word	0x200003a4
 8004ba4:	2000006c 	.word	0x2000006c

08004ba8 <RI_GetIDSize>:
  return (retVal);
}

uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 8004ba8:	f000 0038 	and.w	r0, r0, #56	@ 0x38
 8004bac:	3808      	subs	r0, #8
 8004bae:	b2c0      	uxtb	r0, r0
 8004bb0:	2810      	cmp	r0, #16
 8004bb2:	bf9a      	itte	ls
 8004bb4:	4b01      	ldrls	r3, [pc, #4]	@ (8004bbc <RI_GetIDSize+0x14>)
 8004bb6:	5c18      	ldrbls	r0, [r3, r0]
 8004bb8:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 8004bba:	4770      	bx	lr
 8004bbc:	0800cd10 	.word	0x0800cd10

08004bc0 <RI_GetPtrReg>:

    MCI_Handle_t *pMCIN = &Mci[0];
    uint16_t regID = dataID & REG_MASK;
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 8004bc0:	f000 0338 	and.w	r3, r0, #56	@ 0x38
 8004bc4:	2b10      	cmp	r3, #16
 8004bc6:	d003      	beq.n	8004bd0 <RI_GetPtrReg+0x10>
 8004bc8:	4b42      	ldr	r3, [pc, #264]	@ (8004cd4 <RI_GetPtrReg+0x114>)
      }

      default:
      {
        *dataPtr = &nullData16;
        retVal = MCP_ERROR_UNKNOWN_REG;
 8004bca:	2005      	movs	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8004bcc:	600b      	str	r3, [r1, #0]
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8004bce:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 8004bd0:	f020 0007 	bic.w	r0, r0, #7
        switch (regID)
 8004bd4:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
    uint16_t regID = dataID & REG_MASK;
 8004bd8:	b282      	uxth	r2, r0
        switch (regID)
 8004bda:	d068      	beq.n	8004cae <RI_GetPtrReg+0xee>
 8004bdc:	d812      	bhi.n	8004c04 <RI_GetPtrReg+0x44>
 8004bde:	f5b2 6f0d 	cmp.w	r2, #2256	@ 0x8d0
 8004be2:	d05f      	beq.n	8004ca4 <RI_GetPtrReg+0xe4>
 8004be4:	d820      	bhi.n	8004c28 <RI_GetPtrReg+0x68>
 8004be6:	f5b2 6f05 	cmp.w	r2, #2128	@ 0x850
 8004bea:	d065      	beq.n	8004cb8 <RI_GetPtrReg+0xf8>
 8004bec:	d84d      	bhi.n	8004c8a <RI_GetPtrReg+0xca>
 8004bee:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
 8004bf2:	d03b      	beq.n	8004c6c <RI_GetPtrReg+0xac>
 8004bf4:	f5b2 6f01 	cmp.w	r2, #2064	@ 0x810
 8004bf8:	d1e6      	bne.n	8004bc8 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8004bfa:	4b37      	ldr	r3, [pc, #220]	@ (8004cd8 <RI_GetPtrReg+0x118>)
 8004bfc:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004bfe:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8004c00:	3302      	adds	r3, #2
            break;
 8004c02:	e7e3      	b.n	8004bcc <RI_GetPtrReg+0xc>
        switch (regID)
 8004c04:	f5b2 6f35 	cmp.w	r2, #2896	@ 0xb50
 8004c08:	d034      	beq.n	8004c74 <RI_GetPtrReg+0xb4>
 8004c0a:	d81b      	bhi.n	8004c44 <RI_GetPtrReg+0x84>
 8004c0c:	f5b2 6f25 	cmp.w	r2, #2640	@ 0xa50
 8004c10:	d043      	beq.n	8004c9a <RI_GetPtrReg+0xda>
 8004c12:	f5b2 6f29 	cmp.w	r2, #2704	@ 0xa90
 8004c16:	d024      	beq.n	8004c62 <RI_GetPtrReg+0xa2>
 8004c18:	f5b2 6f21 	cmp.w	r2, #2576	@ 0xa10
 8004c1c:	d1d4      	bne.n	8004bc8 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8004c1e:	4b2e      	ldr	r3, [pc, #184]	@ (8004cd8 <RI_GetPtrReg+0x118>)
 8004c20:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004c22:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8004c24:	3318      	adds	r3, #24
            break;
 8004c26:	e7d1      	b.n	8004bcc <RI_GetPtrReg+0xc>
        switch (regID)
 8004c28:	f5b2 6f15 	cmp.w	r2, #2384	@ 0x950
 8004c2c:	d04c      	beq.n	8004cc8 <RI_GetPtrReg+0x108>
 8004c2e:	f5b2 6f19 	cmp.w	r2, #2448	@ 0x990
 8004c32:	d022      	beq.n	8004c7a <RI_GetPtrReg+0xba>
 8004c34:	f5b2 6f11 	cmp.w	r2, #2320	@ 0x910
 8004c38:	d1c6      	bne.n	8004bc8 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8004c3a:	4b27      	ldr	r3, [pc, #156]	@ (8004cd8 <RI_GetPtrReg+0x118>)
 8004c3c:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004c3e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8004c40:	330e      	adds	r3, #14
            break;
 8004c42:	e7c3      	b.n	8004bcc <RI_GetPtrReg+0xc>
        switch (regID)
 8004c44:	f5b2 6f45 	cmp.w	r2, #3152	@ 0xc50
 8004c48:	d03b      	beq.n	8004cc2 <RI_GetPtrReg+0x102>
 8004c4a:	f5b2 6f49 	cmp.w	r2, #3216	@ 0xc90
 8004c4e:	d019      	beq.n	8004c84 <RI_GetPtrReg+0xc4>
 8004c50:	4822      	ldr	r0, [pc, #136]	@ (8004cdc <RI_GetPtrReg+0x11c>)
 8004c52:	4b20      	ldr	r3, [pc, #128]	@ (8004cd4 <RI_GetPtrReg+0x114>)
 8004c54:	f5b2 6f39 	cmp.w	r2, #2960	@ 0xb90
 8004c58:	bf0a      	itet	eq
 8004c5a:	4603      	moveq	r3, r0
 8004c5c:	2005      	movne	r0, #5
 8004c5e:	2000      	moveq	r0, #0
 8004c60:	e7b4      	b.n	8004bcc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8004c62:	4b1d      	ldr	r3, [pc, #116]	@ (8004cd8 <RI_GetPtrReg+0x118>)
 8004c64:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004c66:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8004c68:	331c      	adds	r3, #28
            break;
 8004c6a:	e7af      	b.n	8004bcc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8004c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8004cd8 <RI_GetPtrReg+0x118>)
  uint8_t retVal = MCP_CMD_OK;
 8004c6e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8004c70:	685b      	ldr	r3, [r3, #4]
             break;
 8004c72:	e7ab      	b.n	8004bcc <RI_GetPtrReg+0xc>
        switch (regID)
 8004c74:	4b1a      	ldr	r3, [pc, #104]	@ (8004ce0 <RI_GetPtrReg+0x120>)
  uint8_t retVal = MCP_CMD_OK;
 8004c76:	2000      	movs	r0, #0
 8004c78:	e7a8      	b.n	8004bcc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8004c7a:	4b17      	ldr	r3, [pc, #92]	@ (8004cd8 <RI_GetPtrReg+0x118>)
 8004c7c:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004c7e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8004c80:	3312      	adds	r3, #18
            break;
 8004c82:	e7a3      	b.n	8004bcc <RI_GetPtrReg+0xc>
        switch (regID)
 8004c84:	4b17      	ldr	r3, [pc, #92]	@ (8004ce4 <RI_GetPtrReg+0x124>)
  uint8_t retVal = MCP_CMD_OK;
 8004c86:	2000      	movs	r0, #0
 8004c88:	e7a0      	b.n	8004bcc <RI_GetPtrReg+0xc>
        switch (regID)
 8004c8a:	f5b2 6f09 	cmp.w	r2, #2192	@ 0x890
 8004c8e:	d19b      	bne.n	8004bc8 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8004c90:	4b11      	ldr	r3, [pc, #68]	@ (8004cd8 <RI_GetPtrReg+0x118>)
 8004c92:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004c94:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8004c96:	3306      	adds	r3, #6
            break;
 8004c98:	e798      	b.n	8004bcc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8004c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8004cd8 <RI_GetPtrReg+0x118>)
 8004c9c:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004c9e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8004ca0:	331a      	adds	r3, #26
            break;
 8004ca2:	e793      	b.n	8004bcc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8004ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8004cd8 <RI_GetPtrReg+0x118>)
 8004ca6:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004ca8:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8004caa:	330c      	adds	r3, #12
            break;
 8004cac:	e78e      	b.n	8004bcc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8004cae:	4b0a      	ldr	r3, [pc, #40]	@ (8004cd8 <RI_GetPtrReg+0x118>)
 8004cb0:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004cb2:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8004cb4:	3316      	adds	r3, #22
            break;
 8004cb6:	e789      	b.n	8004bcc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8004cb8:	4b07      	ldr	r3, [pc, #28]	@ (8004cd8 <RI_GetPtrReg+0x118>)
 8004cba:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004cbc:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8004cbe:	3304      	adds	r3, #4
            break;
 8004cc0:	e784      	b.n	8004bcc <RI_GetPtrReg+0xc>
        switch (regID)
 8004cc2:	4b09      	ldr	r3, [pc, #36]	@ (8004ce8 <RI_GetPtrReg+0x128>)
  uint8_t retVal = MCP_CMD_OK;
 8004cc4:	2000      	movs	r0, #0
 8004cc6:	e781      	b.n	8004bcc <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8004cc8:	4b03      	ldr	r3, [pc, #12]	@ (8004cd8 <RI_GetPtrReg+0x118>)
 8004cca:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004ccc:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8004cce:	3310      	adds	r3, #16
            break;
 8004cd0:	e77c      	b.n	8004bcc <RI_GetPtrReg+0xc>
 8004cd2:	bf00      	nop
 8004cd4:	20001bbc 	.word	0x20001bbc
 8004cd8:	20000004 	.word	0x20000004
 8004cdc:	20000078 	.word	0x20000078
 8004ce0:	20000070 	.word	0x20000070
 8004ce4:	200000de 	.word	0x200000de
 8004ce8:	200000dc 	.word	0x200000dc

08004cec <RCM_RegisterRegConv>:
  * @param  regConv Pointer to the regular conversion parameters.
  *         Contains ADC, Channel and sampling time to be used.
  *
  */
void RCM_RegisterRegConv(RegConv_t *regConv)
{
 8004cec:	b570      	push	{r4, r5, r6, lr}

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004cee:	4c8c      	ldr	r4, [pc, #560]	@ (8004f20 <RCM_RegisterRegConv+0x234>)
 8004cf0:	6822      	ldr	r2, [r4, #0]
 8004cf2:	2a00      	cmp	r2, #0
 8004cf4:	d033      	beq.n	8004d5e <RCM_RegisterRegConv+0x72>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004cf6:	f890 c004 	ldrb.w	ip, [r0, #4]
 8004cfa:	7913      	ldrb	r3, [r2, #4]
 8004cfc:	4563      	cmp	r3, ip
 8004cfe:	d01e      	beq.n	8004d3e <RCM_RegisterRegConv+0x52>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004d00:	6861      	ldr	r1, [r4, #4]
 8004d02:	2900      	cmp	r1, #0
 8004d04:	f000 80d3 	beq.w	8004eae <RCM_RegisterRegConv+0x1c2>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004d08:	790b      	ldrb	r3, [r1, #4]
 8004d0a:	4563      	cmp	r3, ip
 8004d0c:	d036      	beq.n	8004d7c <RCM_RegisterRegConv+0x90>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004d0e:	68a5      	ldr	r5, [r4, #8]
 8004d10:	2d00      	cmp	r5, #0
 8004d12:	f000 80ad 	beq.w	8004e70 <RCM_RegisterRegConv+0x184>
  uint8_t handle = 255U;
 8004d16:	22ff      	movs	r2, #255	@ 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004d18:	792b      	ldrb	r3, [r5, #4]
 8004d1a:	4563      	cmp	r3, ip
 8004d1c:	f000 80b8 	beq.w	8004e90 <RCM_RegisterRegConv+0x1a4>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004d20:	68e5      	ldr	r5, [r4, #12]
 8004d22:	2d00      	cmp	r5, #0
 8004d24:	f000 80bc 	beq.w	8004ea0 <RCM_RegisterRegConv+0x1b4>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004d28:	792b      	ldrb	r3, [r5, #4]
 8004d2a:	4563      	cmp	r3, ip
 8004d2c:	f000 80ce 	beq.w	8004ecc <RCM_RegisterRegConv+0x1e0>
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 8004d30:	2a03      	cmp	r2, #3
 8004d32:	bf98      	it	ls
 8004d34:	6803      	ldrls	r3, [r0, #0]
 8004d36:	d936      	bls.n	8004da6 <RCM_RegisterRegConv+0xba>
 8004d38:	22ff      	movs	r2, #255	@ 0xff
      /* Nothing to do handle is already set to error value : 255 */
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  regConv->convHandle = handle;
 8004d3a:	7302      	strb	r2, [r0, #12]
}
 8004d3c:	bd70      	pop	{r4, r5, r6, pc}
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004d3e:	6803      	ldr	r3, [r0, #0]
 8004d40:	6812      	ldr	r2, [r2, #0]
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d031      	beq.n	8004daa <RCM_RegisterRegConv+0xbe>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004d46:	6861      	ldr	r1, [r4, #4]
 8004d48:	2900      	cmp	r1, #0
 8004d4a:	f000 80da 	beq.w	8004f02 <RCM_RegisterRegConv+0x216>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004d4e:	790a      	ldrb	r2, [r1, #4]
 8004d50:	4562      	cmp	r2, ip
 8004d52:	f000 80cb 	beq.w	8004eec <RCM_RegisterRegConv+0x200>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004d56:	68a5      	ldr	r5, [r4, #8]
 8004d58:	2d00      	cmp	r5, #0
 8004d5a:	d1dc      	bne.n	8004d16 <RCM_RegisterRegConv+0x2a>
 8004d5c:	e089      	b.n	8004e72 <RCM_RegisterRegConv+0x186>
 8004d5e:	6861      	ldr	r1, [r4, #4]
 8004d60:	2900      	cmp	r1, #0
 8004d62:	f000 80a8 	beq.w	8004eb6 <RCM_RegisterRegConv+0x1ca>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004d66:	f890 c004 	ldrb.w	ip, [r0, #4]
 8004d6a:	790b      	ldrb	r3, [r1, #4]
 8004d6c:	4563      	cmp	r3, ip
 8004d6e:	d006      	beq.n	8004d7e <RCM_RegisterRegConv+0x92>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004d70:	68a5      	ldr	r5, [r4, #8]
 8004d72:	2d00      	cmp	r5, #0
 8004d74:	d1d0      	bne.n	8004d18 <RCM_RegisterRegConv+0x2c>
 8004d76:	6803      	ldr	r3, [r0, #0]
 8004d78:	462a      	mov	r2, r5
 8004d7a:	e00b      	b.n	8004d94 <RCM_RegisterRegConv+0xa8>
  uint8_t handle = 255U;
 8004d7c:	22ff      	movs	r2, #255	@ 0xff
 8004d7e:	6803      	ldr	r3, [r0, #0]
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004d80:	6809      	ldr	r1, [r1, #0]
 8004d82:	4299      	cmp	r1, r3
 8004d84:	f000 80a8 	beq.w	8004ed8 <RCM_RegisterRegConv+0x1ec>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004d88:	68a5      	ldr	r5, [r4, #8]
 8004d8a:	2d00      	cmp	r5, #0
 8004d8c:	d1c4      	bne.n	8004d18 <RCM_RegisterRegConv+0x2c>
 8004d8e:	2a04      	cmp	r2, #4
 8004d90:	d86f      	bhi.n	8004e72 <RCM_RegisterRegConv+0x186>
 8004d92:	462a      	mov	r2, r5
 8004d94:	68e1      	ldr	r1, [r4, #12]
 8004d96:	b131      	cbz	r1, 8004da6 <RCM_RegisterRegConv+0xba>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004d98:	790d      	ldrb	r5, [r1, #4]
 8004d9a:	4565      	cmp	r5, ip
 8004d9c:	d103      	bne.n	8004da6 <RCM_RegisterRegConv+0xba>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004d9e:	6809      	ldr	r1, [r1, #0]
 8004da0:	4299      	cmp	r1, r3
 8004da2:	f000 8081 	beq.w	8004ea8 <RCM_RegisterRegConv+0x1bc>
      RCM_handle_array [handle] = regConv;
 8004da6:	4611      	mov	r1, r2
 8004da8:	e001      	b.n	8004dae <RCM_RegisterRegConv+0xc2>
    uint8_t i = 0;
 8004daa:	2200      	movs	r2, #0
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004dac:	4611      	mov	r1, r2
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 8004dae:	4d5d      	ldr	r5, [pc, #372]	@ (8004f24 <RCM_RegisterRegConv+0x238>)
      RCM_handle_array [handle] = regConv;
 8004db0:	f844 0021 	str.w	r0, [r4, r1, lsl #2]
 8004db4:	2400      	movs	r4, #0
 8004db6:	46a6      	mov	lr, r4
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 8004db8:	f845 4031 	str.w	r4, [r5, r1, lsl #3]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004dbc:	689c      	ldr	r4, [r3, #8]
 8004dbe:	f362 0e07 	bfi	lr, r2, #0, #8
 8004dc2:	07e6      	lsls	r6, r4, #31
 8004dc4:	f362 2e0f 	bfi	lr, r2, #8, #8
 8004dc8:	d422      	bmi.n	8004e10 <RCM_RegisterRegConv+0x124>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8004dca:	685c      	ldr	r4, [r3, #4]
 8004dcc:	f024 0404 	bic.w	r4, r4, #4
 8004dd0:	605c      	str	r4, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8004dd2:	2404      	movs	r4, #4
 8004dd4:	601c      	str	r4, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8004dd6:	685c      	ldr	r4, [r3, #4]
 8004dd8:	f024 0420 	bic.w	r4, r4, #32
 8004ddc:	605c      	str	r4, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8004dde:	2420      	movs	r4, #32
 8004de0:	601c      	str	r4, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004de2:	689c      	ldr	r4, [r3, #8]
 8004de4:	f024 4440 	bic.w	r4, r4, #3221225472	@ 0xc0000000
 8004de8:	f024 043f 	bic.w	r4, r4, #63	@ 0x3f
 8004dec:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8004df0:	609c      	str	r4, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004df2:	689c      	ldr	r4, [r3, #8]
 8004df4:	2c00      	cmp	r4, #0
 8004df6:	dbfc      	blt.n	8004df2 <RCM_RegisterRegConv+0x106>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8004df8:	681c      	ldr	r4, [r3, #0]
 8004dfa:	07e5      	lsls	r5, r4, #31
 8004dfc:	d408      	bmi.n	8004e10 <RCM_RegisterRegConv+0x124>
  MODIFY_REG(ADCx->CR,
 8004dfe:	4d4a      	ldr	r5, [pc, #296]	@ (8004f28 <RCM_RegisterRegConv+0x23c>)
 8004e00:	689c      	ldr	r4, [r3, #8]
 8004e02:	402c      	ands	r4, r5
 8004e04:	f044 0401 	orr.w	r4, r4, #1
 8004e08:	609c      	str	r4, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8004e0a:	681c      	ldr	r4, [r3, #0]
 8004e0c:	07e4      	lsls	r4, r4, #31
 8004e0e:	d5f7      	bpl.n	8004e00 <RCM_RegisterRegConv+0x114>
      RCM_NoInj_array[handle].enable = false;
 8004e10:	4d46      	ldr	r5, [pc, #280]	@ (8004f2c <RCM_RegisterRegConv+0x240>)
 8004e12:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8004e16:	004c      	lsls	r4, r1, #1
      RCM_NoInj_array[handle].prev = handle;
 8004e18:	1d2e      	adds	r6, r5, #4
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8004e1a:	2101      	movs	r1, #1
      RCM_NoInj_array[handle].prev = handle;
 8004e1c:	f826 e004 	strh.w	lr, [r6, r4]
      RCM_NoInj_array[handle].enable = false;
 8004e20:	f04f 0e00 	mov.w	lr, #0
 8004e24:	f805 e004 	strb.w	lr, [r5, r4]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8004e28:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8004e2a:	fa01 f10c 	lsl.w	r1, r1, ip
 8004e2e:	f024 040f 	bic.w	r4, r4, #15
 8004e32:	f1bc 0f09 	cmp.w	ip, #9
 8004e36:	631c      	str	r4, [r3, #48]	@ 0x30
 8004e38:	ea41 618c 	orr.w	r1, r1, ip, lsl #26
 8004e3c:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 8004e40:	d81f      	bhi.n	8004e82 <RCM_RegisterRegConv+0x196>
 8004e42:	ea41 5104 	orr.w	r1, r1, r4, lsl #20
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004e46:	0dcd      	lsrs	r5, r1, #23
 8004e48:	f005 0504 	and.w	r5, r5, #4
 8004e4c:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 8004e4e:	6886      	ldr	r6, [r0, #8]
 8004e50:	595c      	ldr	r4, [r3, r5]
 8004e52:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8004e56:	f04f 0e07 	mov.w	lr, #7
 8004e5a:	fa06 fc01 	lsl.w	ip, r6, r1
 8004e5e:	fa0e f101 	lsl.w	r1, lr, r1
 8004e62:	ea24 0101 	bic.w	r1, r4, r1
 8004e66:	ea41 010c 	orr.w	r1, r1, ip
 8004e6a:	5159      	str	r1, [r3, r5]
  regConv->convHandle = handle;
 8004e6c:	7302      	strb	r2, [r0, #12]
}
 8004e6e:	bd70      	pop	{r4, r5, r6, pc}
 8004e70:	6803      	ldr	r3, [r0, #0]
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004e72:	68e2      	ldr	r2, [r4, #12]
 8004e74:	b112      	cbz	r2, 8004e7c <RCM_RegisterRegConv+0x190>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004e76:	7911      	ldrb	r1, [r2, #4]
 8004e78:	4561      	cmp	r1, ip
 8004e7a:	d03e      	beq.n	8004efa <RCM_RegisterRegConv+0x20e>
        handle = i; /* First location available, but still looping to check that this config does not already exist */
 8004e7c:	2202      	movs	r2, #2
      RCM_handle_array [handle] = regConv;
 8004e7e:	4611      	mov	r1, r2
 8004e80:	e795      	b.n	8004dae <RCM_RegisterRegConv+0xc2>
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8004e82:	3c1e      	subs	r4, #30
 8004e84:	ea41 5104 	orr.w	r1, r1, r4, lsl #20
 8004e88:	f041 7100 	orr.w	r1, r1, #33554432	@ 0x2000000
 8004e8c:	e7db      	b.n	8004e46 <RCM_RegisterRegConv+0x15a>
        handle = i; /* First location available, but still looping to check that this config does not already exist */
 8004e8e:	460a      	mov	r2, r1
 8004e90:	6803      	ldr	r3, [r0, #0]
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004e92:	6829      	ldr	r1, [r5, #0]
 8004e94:	4299      	cmp	r1, r3
 8004e96:	f47f af43 	bne.w	8004d20 <RCM_RegisterRegConv+0x34>
      i++;
 8004e9a:	2202      	movs	r2, #2
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004e9c:	4611      	mov	r1, r2
 8004e9e:	e786      	b.n	8004dae <RCM_RegisterRegConv+0xc2>
 8004ea0:	2a04      	cmp	r2, #4
 8004ea2:	6803      	ldr	r3, [r0, #0]
 8004ea4:	f67f af7f 	bls.w	8004da6 <RCM_RegisterRegConv+0xba>
 8004ea8:	2203      	movs	r2, #3
      RCM_handle_array [handle] = regConv;
 8004eaa:	4611      	mov	r1, r2
 8004eac:	e77f      	b.n	8004dae <RCM_RegisterRegConv+0xc2>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004eae:	68a5      	ldr	r5, [r4, #8]
 8004eb0:	b1cd      	cbz	r5, 8004ee6 <RCM_RegisterRegConv+0x1fa>
        handle = i; /* First location available, but still looping to check that this config does not already exist */
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	e730      	b.n	8004d18 <RCM_RegisterRegConv+0x2c>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004eb6:	68a5      	ldr	r5, [r4, #8]
 8004eb8:	b1d5      	cbz	r5, 8004ef0 <RCM_RegisterRegConv+0x204>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004eba:	f890 c004 	ldrb.w	ip, [r0, #4]
 8004ebe:	792b      	ldrb	r3, [r5, #4]
 8004ec0:	4563      	cmp	r3, ip
 8004ec2:	d0e4      	beq.n	8004e8e <RCM_RegisterRegConv+0x1a2>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004ec4:	68e5      	ldr	r5, [r4, #12]
 8004ec6:	b155      	cbz	r5, 8004ede <RCM_RegisterRegConv+0x1f2>
        handle = i; /* First location available, but still looping to check that this config does not already exist */
 8004ec8:	460a      	mov	r2, r1
 8004eca:	e72d      	b.n	8004d28 <RCM_RegisterRegConv+0x3c>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004ecc:	6829      	ldr	r1, [r5, #0]
 8004ece:	6803      	ldr	r3, [r0, #0]
 8004ed0:	4299      	cmp	r1, r3
 8004ed2:	f47f af2d 	bne.w	8004d30 <RCM_RegisterRegConv+0x44>
 8004ed6:	e7e7      	b.n	8004ea8 <RCM_RegisterRegConv+0x1bc>
      i++;
 8004ed8:	2201      	movs	r2, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004eda:	4611      	mov	r1, r2
 8004edc:	e767      	b.n	8004dae <RCM_RegisterRegConv+0xc2>
        handle = i; /* First location available, but still looping to check that this config does not already exist */
 8004ede:	462a      	mov	r2, r5
 8004ee0:	6803      	ldr	r3, [r0, #0]
      RCM_handle_array [handle] = regConv;
 8004ee2:	4611      	mov	r1, r2
 8004ee4:	e763      	b.n	8004dae <RCM_RegisterRegConv+0xc2>
 8004ee6:	6803      	ldr	r3, [r0, #0]
        handle = i; /* First location available, but still looping to check that this config does not already exist */
 8004ee8:	2201      	movs	r2, #1
 8004eea:	e753      	b.n	8004d94 <RCM_RegisterRegConv+0xa8>
  uint8_t handle = 255U;
 8004eec:	22ff      	movs	r2, #255	@ 0xff
 8004eee:	e747      	b.n	8004d80 <RCM_RegisterRegConv+0x94>
 8004ef0:	f890 c004 	ldrb.w	ip, [r0, #4]
 8004ef4:	6803      	ldr	r3, [r0, #0]
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004ef6:	462a      	mov	r2, r5
 8004ef8:	e74c      	b.n	8004d94 <RCM_RegisterRegConv+0xa8>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004efa:	6812      	ldr	r2, [r2, #0]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d0d3      	beq.n	8004ea8 <RCM_RegisterRegConv+0x1bc>
 8004f00:	e7bc      	b.n	8004e7c <RCM_RegisterRegConv+0x190>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004f02:	68a5      	ldr	r5, [r4, #8]
 8004f04:	2d00      	cmp	r5, #0
 8004f06:	d0ef      	beq.n	8004ee8 <RCM_RegisterRegConv+0x1fc>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004f08:	792a      	ldrb	r2, [r5, #4]
 8004f0a:	4562      	cmp	r2, ip
 8004f0c:	d006      	beq.n	8004f1c <RCM_RegisterRegConv+0x230>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004f0e:	68e5      	ldr	r5, [r4, #12]
        handle = i; /* First location available, but still looping to check that this config does not already exist */
 8004f10:	2201      	movs	r2, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004f12:	2d00      	cmp	r5, #0
 8004f14:	f47f af08 	bne.w	8004d28 <RCM_RegisterRegConv+0x3c>
      RCM_handle_array [handle] = regConv;
 8004f18:	4611      	mov	r1, r2
 8004f1a:	e748      	b.n	8004dae <RCM_RegisterRegConv+0xc2>
        handle = i; /* First location available, but still looping to check that this config does not already exist */
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	e7b8      	b.n	8004e92 <RCM_RegisterRegConv+0x1a6>
 8004f20:	20001c04 	.word	0x20001c04
 8004f24:	20001be4 	.word	0x20001be4
 8004f28:	7fffffc0 	.word	0x7fffffc0
 8004f2c:	20001bcc 	.word	0x20001bcc

08004f30 <RCM_ExecRegularConv>:
 * Otherwise, the latest stored conversion result will be returned.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
uint16_t RCM_ExecRegularConv (RegConv_t *regConv)
{
 8004f30:	b530      	push	{r4, r5, lr}
  uint16_t retVal;
  uint8_t handle = regConv->convHandle;
 8004f32:	7b03      	ldrb	r3, [r0, #12]
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 8004f34:	4a5e      	ldr	r2, [pc, #376]	@ (80050b0 <RCM_ExecRegularConv+0x180>)
 8004f36:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8004f3a:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004f3e:	f812 0011 	ldrb.w	r0, [r2, r1, lsl #1]
 8004f42:	2800      	cmp	r0, #0
 8004f44:	d138      	bne.n	8004fb8 <RCM_ExecRegularConv+0x88>
  {
    /* Find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 8004f46:	7811      	ldrb	r1, [r2, #0]
 8004f48:	b991      	cbnz	r1, 8004f70 <RCM_ExecRegularConv+0x40>
  uint8_t LastEnable = RCM_MAX_CONV;
 8004f4a:	2004      	movs	r0, #4
      if (true == RCM_NoInj_array [i].enable)
 8004f4c:	7991      	ldrb	r1, [r2, #6]
 8004f4e:	2900      	cmp	r1, #0
 8004f50:	d175      	bne.n	800503e <RCM_ExecRegularConv+0x10e>
 8004f52:	7b11      	ldrb	r1, [r2, #12]
 8004f54:	2900      	cmp	r1, #0
 8004f56:	d177      	bne.n	8005048 <RCM_ExecRegularConv+0x118>
 8004f58:	7c91      	ldrb	r1, [r2, #18]
 8004f5a:	2900      	cmp	r1, #0
 8004f5c:	f000 809a 	beq.w	8005094 <RCM_ExecRegularConv+0x164>
      {
        if (RCM_NoInj_array[i].next > handle)
 8004f60:	7dd1      	ldrb	r1, [r2, #23]
 8004f62:	4299      	cmp	r1, r3
 8004f64:	f240 80a0 	bls.w	80050a8 <RCM_ExecRegularConv+0x178>
 8004f68:	f04f 0e03 	mov.w	lr, #3
 8004f6c:	4670      	mov	r0, lr
 8004f6e:	e003      	b.n	8004f78 <RCM_ExecRegularConv+0x48>
 8004f70:	7951      	ldrb	r1, [r2, #5]
 8004f72:	428b      	cmp	r3, r1
 8004f74:	d2ea      	bcs.n	8004f4c <RCM_ExecRegularConv+0x1c>
  uint8_t i=0;
 8004f76:	4686      	mov	lr, r0
        /* We found a previous reg conv to link with */
        {
          formerNext = RCM_NoInj_array [i].next;
          RCM_NoInj_array[handle].next = formerNext;
 8004f78:	eb0c 0403 	add.w	r4, ip, r3
 8004f7c:	eb02 0444 	add.w	r4, r2, r4, lsl #1
          RCM_NoInj_array[handle].prev = i;
          RCM_NoInj_array[i].next = handle;
 8004f80:	eb00 0040 	add.w	r0, r0, r0, lsl #1
          RCM_NoInj_array[handle].next = formerNext;
 8004f84:	7161      	strb	r1, [r4, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 8004f86:	eb01 0141 	add.w	r1, r1, r1, lsl #1
          RCM_NoInj_array[handle].prev = i;
 8004f8a:	f884 e004 	strb.w	lr, [r4, #4]
          RCM_NoInj_array[formerNext].prev = handle;
 8004f8e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8004f92:	4c48      	ldr	r4, [pc, #288]	@ (80050b4 <RCM_ExecRegularConv+0x184>)
          RCM_NoInj_array[formerNext].prev = handle;
 8004f94:	710b      	strb	r3, [r1, #4]
          RCM_NoInj_array[i].next = handle;
 8004f96:	eb02 0040 	add.w	r0, r2, r0, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8004f9a:	7821      	ldrb	r1, [r4, #0]
          RCM_NoInj_array[i].next = handle;
 8004f9c:	7143      	strb	r3, [r0, #5]
    RCM_NoInj_array[handle].enable = true;
 8004f9e:	eb0c 0003 	add.w	r0, ip, r3
 8004fa2:	2501      	movs	r5, #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8004fa4:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    RCM_NoInj_array[handle].enable = true;
 8004fa8:	f822 5010 	strh.w	r5, [r2, r0, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8004fac:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8004fb0:	7849      	ldrb	r1, [r1, #1]
 8004fb2:	42a9      	cmp	r1, r5
    {/* Select the new conversion to be the next scheduled only if a conversion is not ongoing */
      RCM_currentHandle = handle;
 8004fb4:	bf18      	it	ne
 8004fb6:	7023      	strbne	r3, [r4, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 8004fb8:	493f      	ldr	r1, [pc, #252]	@ (80050b8 <RCM_ExecRegularConv+0x188>)
 8004fba:	f891 10a0 	ldrb.w	r1, [r1, #160]	@ 0xa0
 8004fbe:	2900      	cmp	r1, #0
 8004fc0:	d138      	bne.n	8005034 <RCM_ExecRegularConv+0x104>
  /* The ADC is free to be used asynchronously */
  {
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8004fc2:	493e      	ldr	r1, [pc, #248]	@ (80050bc <RCM_ExecRegularConv+0x18c>)
 8004fc4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8004fc8:	790c      	ldrb	r4, [r1, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8004fca:	6808      	ldr	r0, [r1, #0]
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8004fcc:	2101      	movs	r1, #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8004fce:	2c09      	cmp	r4, #9
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8004fd0:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8004fd4:	fa01 f104 	lsl.w	r1, r1, r4
 8004fd8:	ea41 6184 	orr.w	r1, r1, r4, lsl #26
 8004fdc:	bf84      	itt	hi
 8004fde:	3d1e      	subhi	r5, #30
 8004fe0:	ea41 5105 	orrhi.w	r1, r1, r5, lsl #20
  MODIFY_REG(*preg,
 8004fe4:	6b04      	ldr	r4, [r0, #48]	@ 0x30
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8004fe6:	bf94      	ite	ls
 8004fe8:	ea41 5105 	orrls.w	r1, r1, r5, lsl #20
 8004fec:	f041 7100 	orrhi.w	r1, r1, #33554432	@ 0x2000000
 8004ff0:	0d09      	lsrs	r1, r1, #20
 8004ff2:	f401 61f8 	and.w	r1, r1, #1984	@ 0x7c0
 8004ff6:	f424 64f8 	bic.w	r4, r4, #1984	@ 0x7c0
 8004ffa:	4321      	orrs	r1, r4
 8004ffc:	6301      	str	r1, [r0, #48]	@ 0x30
* param  ADCx ADC instance
* retval Value between Min_Data=0x0000 and Max_Data=0xFFF0
*/
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12L(const ADC_TypeDef *ADCx)
{
  return (uint16_t)(READ_REG(ADCx->DR) & 0x0000FFF0UL);
 8004ffe:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 8005000:	6881      	ldr	r1, [r0, #8]
 8005002:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8005006:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 800500a:	f041 0104 	orr.w	r1, r1, #4
 800500e:	6081      	str	r1, [r0, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8005010:	6801      	ldr	r1, [r0, #0]
 8005012:	0749      	lsls	r1, r1, #29
 8005014:	d5fc      	bpl.n	8005010 <RCM_ExecRegularConv+0xe0>
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[handle]->regADC);
 8005016:	eb0c 0103 	add.w	r1, ip, r3
 800501a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800501e:	6c00      	ldr	r0, [r0, #64]	@ 0x40
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 8005020:	4d24      	ldr	r5, [pc, #144]	@ (80050b4 <RCM_ExecRegularConv+0x184>)
 8005022:	f891 e005 	ldrb.w	lr, [r1, #5]
 8005026:	f885 e000 	strb.w	lr, [r5]
 800502a:	f020 000f 	bic.w	r0, r0, #15
    RCM_NoInj_array[handle].status = valid;
 800502e:	2402      	movs	r4, #2
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[handle]->regADC);
 8005030:	8048      	strh	r0, [r1, #2]
    RCM_NoInj_array[handle].status = valid;
 8005032:	704c      	strb	r4, [r1, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 8005034:	449c      	add	ip, r3
 8005036:	eb02 024c 	add.w	r2, r2, ip, lsl #1
  return (retVal);
}
 800503a:	8850      	ldrh	r0, [r2, #2]
 800503c:	bd30      	pop	{r4, r5, pc}
        if (RCM_NoInj_array[i].next > handle)
 800503e:	7ad1      	ldrb	r1, [r2, #11]
 8005040:	428b      	cmp	r3, r1
 8005042:	d31d      	bcc.n	8005080 <RCM_ExecRegularConv+0x150>
      if (true == RCM_NoInj_array [i].enable)
 8005044:	7b11      	ldrb	r1, [r2, #12]
 8005046:	b1f9      	cbz	r1, 8005088 <RCM_ExecRegularConv+0x158>
        if (RCM_NoInj_array[i].next > handle)
 8005048:	7c51      	ldrb	r1, [r2, #17]
 800504a:	4299      	cmp	r1, r3
 800504c:	d828      	bhi.n	80050a0 <RCM_ExecRegularConv+0x170>
      if (true == RCM_NoInj_array [i].enable)
 800504e:	7c91      	ldrb	r1, [r2, #18]
 8005050:	2900      	cmp	r1, #0
 8005052:	d185      	bne.n	8004f60 <RCM_ExecRegularConv+0x30>
          LastEnable = i;
 8005054:	2102      	movs	r1, #2
         formerNext = RCM_NoInj_array[LastEnable].next;
 8005056:	4608      	mov	r0, r1
 8005058:	eb00 0040 	add.w	r0, r0, r0, lsl #1
         RCM_NoInj_array[handle].next = formerNext;
 800505c:	eb0c 0403 	add.w	r4, ip, r3
 8005060:	eb02 0444 	add.w	r4, r2, r4, lsl #1
         formerNext = RCM_NoInj_array[LastEnable].next;
 8005064:	eb02 0040 	add.w	r0, r2, r0, lsl #1
         RCM_NoInj_array[handle].prev = LastEnable;
 8005068:	7121      	strb	r1, [r4, #4]
         formerNext = RCM_NoInj_array[LastEnable].next;
 800506a:	7941      	ldrb	r1, [r0, #5]
         RCM_NoInj_array[handle].next = formerNext;
 800506c:	7161      	strb	r1, [r4, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 800506e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8005072:	eb02 0141 	add.w	r1, r2, r1, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8005076:	4c0f      	ldr	r4, [pc, #60]	@ (80050b4 <RCM_ExecRegularConv+0x184>)
         RCM_NoInj_array[formerNext].prev = handle;
 8005078:	710b      	strb	r3, [r1, #4]
         RCM_NoInj_array[LastEnable].next = handle;
 800507a:	7143      	strb	r3, [r0, #5]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 800507c:	7821      	ldrb	r1, [r4, #0]
 800507e:	e78e      	b.n	8004f9e <RCM_ExecRegularConv+0x6e>
        if (RCM_NoInj_array[i].next > handle)
 8005080:	f04f 0e01 	mov.w	lr, #1
      if (true == RCM_NoInj_array [i].enable)
 8005084:	4670      	mov	r0, lr
 8005086:	e777      	b.n	8004f78 <RCM_ExecRegularConv+0x48>
 8005088:	7c91      	ldrb	r1, [r2, #18]
 800508a:	2900      	cmp	r1, #0
 800508c:	f47f af68 	bne.w	8004f60 <RCM_ExecRegularConv+0x30>
          LastEnable = i;
 8005090:	2101      	movs	r1, #1
 8005092:	e7e0      	b.n	8005056 <RCM_ExecRegularConv+0x126>
       if (LastEnable != RCM_MAX_CONV )
 8005094:	2800      	cmp	r0, #0
 8005096:	d0de      	beq.n	8005056 <RCM_ExecRegularConv+0x126>
         RCM_currentHandle = handle;
 8005098:	4c06      	ldr	r4, [pc, #24]	@ (80050b4 <RCM_ExecRegularConv+0x184>)
 800509a:	4619      	mov	r1, r3
 800509c:	7023      	strb	r3, [r4, #0]
    while (i < RCM_MAX_CONV)
 800509e:	e77e      	b.n	8004f9e <RCM_ExecRegularConv+0x6e>
        if (RCM_NoInj_array[i].next > handle)
 80050a0:	f04f 0e02 	mov.w	lr, #2
      if (true == RCM_NoInj_array [i].enable)
 80050a4:	4670      	mov	r0, lr
 80050a6:	e767      	b.n	8004f78 <RCM_ExecRegularConv+0x48>
 80050a8:	2003      	movs	r0, #3
          LastEnable = i;
 80050aa:	4601      	mov	r1, r0
 80050ac:	e7d4      	b.n	8005058 <RCM_ExecRegularConv+0x128>
 80050ae:	bf00      	nop
 80050b0:	20001bcc 	.word	0x20001bcc
 80050b4:	20001bc8 	.word	0x20001bc8
 80050b8:	20000194 	.word	0x20000194
 80050bc:	20001c04 	.word	0x20001c04

080050c0 <RCM_ExecUserConv>:
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
  uint8_t handle;
  if (RCM_UserConvHandle != NULL)
 80050c0:	4b14      	ldr	r3, [pc, #80]	@ (8005114 <RCM_ExecUserConv+0x54>)
{
 80050c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (RCM_UserConvHandle != NULL)
 80050c6:	681c      	ldr	r4, [r3, #0]
 80050c8:	b124      	cbz	r4, 80050d4 <RCM_ExecUserConv+0x14>
  {
    handle = RCM_UserConvHandle->convHandle;
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 80050ca:	4d13      	ldr	r5, [pc, #76]	@ (8005118 <RCM_ExecUserConv+0x58>)
    handle = RCM_UserConvHandle->convHandle;
 80050cc:	7b26      	ldrb	r6, [r4, #12]
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 80050ce:	782b      	ldrb	r3, [r5, #0]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d001      	beq.n	80050d8 <RCM_ExecUserConv+0x18>
  }
  else
  {
     /* Nothing to do */
  }
}
 80050d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 80050d8:	4620      	mov	r0, r4
 80050da:	f7ff ff29 	bl	8004f30 <RCM_ExecRegularConv>
 80050de:	4b0f      	ldr	r3, [pc, #60]	@ (800511c <RCM_ExecUserConv+0x5c>)
 80050e0:	8018      	strh	r0, [r3, #0]
      if (RCM_NoInj_array [handle].status != notvalid)
 80050e2:	4b0f      	ldr	r3, [pc, #60]	@ (8005120 <RCM_ExecUserConv+0x60>)
 80050e4:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 80050e8:	eb03 0342 	add.w	r3, r3, r2, lsl #1
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 80050ec:	4601      	mov	r1, r0
      if (RCM_NoInj_array [handle].status != notvalid)
 80050ee:	785b      	ldrb	r3, [r3, #1]
 80050f0:	b10b      	cbz	r3, 80050f6 <RCM_ExecUserConv+0x36>
        RCM_UserConvState = RCM_USERCONV_EOC;
 80050f2:	2302      	movs	r3, #2
 80050f4:	702b      	strb	r3, [r5, #0]
      if (RCM_CB_array[handle].cb != NULL)
 80050f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005124 <RCM_ExecUserConv+0x64>)
 80050f8:	f853 7036 	ldr.w	r7, [r3, r6, lsl #3]
 80050fc:	2f00      	cmp	r7, #0
 80050fe:	d0e9      	beq.n	80050d4 <RCM_ExecUserConv+0x14>
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8005100:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005104:	4620      	mov	r0, r4
 8005106:	685a      	ldr	r2, [r3, #4]
        RCM_UserConvState = RCM_USERCONV_IDLE;
 8005108:	2300      	movs	r3, #0
 800510a:	702b      	strb	r3, [r5, #0]
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 800510c:	463b      	mov	r3, r7
}
 800510e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8005112:	4718      	bx	r3
 8005114:	20001bc0 	.word	0x20001bc0
 8005118:	20001bc4 	.word	0x20001bc4
 800511c:	20001bc6 	.word	0x20001bc6
 8005120:	20001bcc 	.word	0x20001bcc
 8005124:	20001be4 	.word	0x20001be4

08005128 <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8005128:	4b1e      	ldr	r3, [pc, #120]	@ (80051a4 <RCM_ExecNextConv+0x7c>)
 800512a:	491f      	ldr	r1, [pc, #124]	@ (80051a8 <RCM_ExecNextConv+0x80>)
 800512c:	781a      	ldrb	r2, [r3, #0]
 800512e:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8005132:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8005136:	b3a3      	cbz	r3, 80051a2 <RCM_ExecNextConv+0x7a>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped */

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8005138:	4b1c      	ldr	r3, [pc, #112]	@ (80051ac <RCM_ExecNextConv+0x84>)
{
 800513a:	b510      	push	{r4, lr}
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 800513c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005140:	6818      	ldr	r0, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8005142:	2404      	movs	r4, #4
 8005144:	6004      	str	r4, [r0, #0]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8005146:	f893 c004 	ldrb.w	ip, [r3, #4]
 800514a:	2301      	movs	r3, #1
 800514c:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8005150:	f1bc 0f09 	cmp.w	ip, #9
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8005154:	fa03 f30c 	lsl.w	r3, r3, ip
 8005158:	ea43 638c 	orr.w	r3, r3, ip, lsl #26
 800515c:	bf84      	itt	hi
 800515e:	3c1e      	subhi	r4, #30
 8005160:	ea43 5304 	orrhi.w	r3, r3, r4, lsl #20
 8005164:	ea4f 0e42 	mov.w	lr, r2, lsl #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8005168:	bf98      	it	ls
 800516a:	ea43 5304 	orrls.w	r3, r3, r4, lsl #20

    (void)LL_ADC_REG_ReadConversionData12L(RCM_handle_array[RCM_currentHandle]->regADC);

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 800516e:	4496      	add	lr, r2
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8005170:	bf88      	it	hi
 8005172:	f043 7300 	orrhi.w	r3, r3, #33554432	@ 0x2000000
  MODIFY_REG(*preg,
 8005176:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8005178:	0d1b      	lsrs	r3, r3, #20
 800517a:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 800517e:	f422 62f8 	bic.w	r2, r2, #1984	@ 0x7c0
 8005182:	4313      	orrs	r3, r2
 8005184:	6303      	str	r3, [r0, #48]	@ 0x30
 8005186:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 8005188:	6883      	ldr	r3, [r0, #8]
 800518a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 800518e:	eb01 014e 	add.w	r1, r1, lr, lsl #1
 8005192:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005196:	2401      	movs	r4, #1
 8005198:	f043 0304 	orr.w	r3, r3, #4
 800519c:	6083      	str	r3, [r0, #8]
 800519e:	704c      	strb	r4, [r1, #1]
  }
  else
  {
    /* Nothing to do, conversion not enabled have already notvalid status */
  }
}
 80051a0:	bd10      	pop	{r4, pc}
 80051a2:	4770      	bx	lr
 80051a4:	20001bc8 	.word	0x20001bc8
 80051a8:	20001bcc 	.word	0x20001bcc
 80051ac:	20001c04 	.word	0x20001c04

080051b0 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 80051b0:	b430      	push	{r4, r5}
  uint32_t result;
  RCM_status_t status;

  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 80051b2:	4812      	ldr	r0, [pc, #72]	@ (80051fc <RCM_ReadOngoingConv+0x4c>)
 80051b4:	4a12      	ldr	r2, [pc, #72]	@ (8005200 <RCM_ReadOngoingConv+0x50>)
 80051b6:	7803      	ldrb	r3, [r0, #0]
 80051b8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80051bc:	f812 4011 	ldrb.w	r4, [r2, r1, lsl #1]
 80051c0:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80051c4:	b16c      	cbz	r4, 80051e2 <RCM_ReadOngoingConv+0x32>
  {
    status = RCM_NoInj_array[RCM_currentHandle].status;
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80051c6:	4c0f      	ldr	r4, [pc, #60]	@ (8005204 <RCM_ReadOngoingConv+0x54>)
 80051c8:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 80051cc:	6824      	ldr	r4, [r4, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 80051ce:	6825      	ldr	r5, [r4, #0]
 80051d0:	076d      	lsls	r5, r5, #29
 80051d2:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80051d6:	d406      	bmi.n	80051e6 <RCM_ReadOngoingConv+0x36>
      RCM_NoInj_array[RCM_currentHandle].status = valid;
      /* Restore back DMA configuration */
    }

    /* Prepare next conversion */
    RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 80051d8:	449c      	add	ip, r3
 80051da:	eb02 024c 	add.w	r2, r2, ip, lsl #1
 80051de:	7953      	ldrb	r3, [r2, #5]
 80051e0:	7003      	strb	r3, [r0, #0]
    }
    else
    {
      /* Nothing to do */
    }
}
 80051e2:	bc30      	pop	{r4, r5}
 80051e4:	4770      	bx	lr
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 80051e6:	784d      	ldrb	r5, [r1, #1]
 80051e8:	f015 0ffd 	tst.w	r5, #253	@ 0xfd
 80051ec:	d0f4      	beq.n	80051d8 <RCM_ReadOngoingConv+0x28>
 80051ee:	6c24      	ldr	r4, [r4, #64]	@ 0x40
 80051f0:	f024 040f 	bic.w	r4, r4, #15
                    = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[RCM_currentHandle]->regADC);
 80051f4:	804c      	strh	r4, [r1, #2]
      RCM_NoInj_array[RCM_currentHandle].status = valid;
 80051f6:	2402      	movs	r4, #2
 80051f8:	704c      	strb	r4, [r1, #1]
 80051fa:	e7ed      	b.n	80051d8 <RCM_ReadOngoingConv+0x28>
 80051fc:	20001bc8 	.word	0x20001bc8
 8005200:	20001bcc 	.word	0x20001bcc
 8005204:	20001c04 	.word	0x20001c04

08005208 <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8005208:	4b44      	ldr	r3, [pc, #272]	@ (800531c <USART2_IRQHandler+0x114>)
 800520a:	69da      	ldr	r2, [r3, #28]
 800520c:	0652      	lsls	r2, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  */
//cstat !MISRAC2012-Rule-8.4
void USART2_IRQHandler(void)
{
 800520e:	b510      	push	{r4, lr}
 8005210:	d509      	bpl.n	8005226 <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8005212:	4943      	ldr	r1, [pc, #268]	@ (8005320 <USART2_IRQHandler+0x118>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel(DMA_TX_A, DMACH_TX_A);
    LL_USART_ClearFlag_TC(USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT(&aspepOverUartA);
 8005214:	4843      	ldr	r0, [pc, #268]	@ (8005324 <USART2_IRQHandler+0x11c>)
 8005216:	69ca      	ldr	r2, [r1, #28]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005218:	2440      	movs	r4, #64	@ 0x40
 800521a:	f022 0201 	bic.w	r2, r2, #1
 800521e:	61ca      	str	r2, [r1, #28]
 8005220:	621c      	str	r4, [r3, #32]
 8005222:	f7fc fbe9 	bl	80019f8 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8005226:	4b3d      	ldr	r3, [pc, #244]	@ (800531c <USART2_IRQHandler+0x114>)
 8005228:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 800522a:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 800522c:	69d9      	ldr	r1, [r3, #28]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 800522e:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8005230:	074c      	lsls	r4, r1, #29
 8005232:	d56a      	bpl.n	800530a <USART2_IRQHandler+0x102>
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8005234:	07d8      	lsls	r0, r3, #31
 8005236:	d51e      	bpl.n	8005276 <USART2_IRQHandler+0x6e>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF | USART_ICR_ORECF | USART_ICR_NECF);
 8005238:	4b38      	ldr	r3, [pc, #224]	@ (800531c <USART2_IRQHandler+0x114>)
 800523a:	220e      	movs	r2, #14
 800523c:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005242:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8005246:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 800524a:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800524e:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8005252:	e840 3100 	strex	r1, r3, [r0]
 8005256:	2900      	cmp	r1, #0
 8005258:	d1f3      	bne.n	8005242 <USART2_IRQHandler+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800525a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800525e:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8005262:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8005266:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800526a:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 800526e:	e840 3100 	strex	r1, r3, [r0]
 8005272:	2900      	cmp	r1, #0
 8005274:	d1f3      	bne.n	800525e <USART2_IRQHandler+0x56>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8005276:	4b29      	ldr	r3, [pc, #164]	@ (800531c <USART2_IRQHandler+0x114>)
 8005278:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 800527a:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 800527c:	06d2      	lsls	r2, r2, #27
 800527e:	d543      	bpl.n	8005308 <USART2_IRQHandler+0x100>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8005280:	06db      	lsls	r3, r3, #27
 8005282:	d541      	bpl.n	8005308 <USART2_IRQHandler+0x100>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005284:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005288:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 800528c:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8005290:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005294:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8005298:	e840 3100 	strex	r1, r3, [r0]
 800529c:	2900      	cmp	r1, #0
 800529e:	d1f3      	bne.n	8005288 <USART2_IRQHandler+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80052a4:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 80052a8:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80052ac:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b0:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 80052b4:	e840 3100 	strex	r1, r3, [r0]
 80052b8:	2900      	cmp	r1, #0
 80052ba:	d1f3      	bne.n	80052a4 <USART2_IRQHandler+0x9c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052bc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80052c0:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 80052c4:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 80052c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052cc:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 80052d0:	e840 3100 	strex	r1, r3, [r0]
 80052d4:	2900      	cmp	r1, #0
 80052d6:	d1f3      	bne.n	80052c0 <USART2_IRQHandler+0xb8>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80052d8:	4b10      	ldr	r3, [pc, #64]	@ (800531c <USART2_IRQHandler+0x114>)
 80052da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052dc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80052e0:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 80052e4:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80052e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ec:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 80052f0:	e840 3100 	strex	r1, r3, [r0]
 80052f4:	2900      	cmp	r1, #0
 80052f6:	d1f3      	bne.n	80052e0 <USART2_IRQHandler+0xd8>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80052f8:	4b09      	ldr	r3, [pc, #36]	@ (8005320 <USART2_IRQHandler+0x118>)
    LL_USART_DisableDMAReq_RX(USARTA);
    (void)LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX(USARTA);
    /* Clear pending DMA TC to process only new received packet */
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWReset(&aspepOverUartA);
 80052fa:	480a      	ldr	r0, [pc, #40]	@ (8005324 <USART2_IRQHandler+0x11c>)
 80052fc:	2202      	movs	r2, #2
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 80052fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005302:	605a      	str	r2, [r3, #4]
    ASPEP_HWReset(&aspepOverUartA);
 8005304:	f7fc bd6e 	b.w	8001de4 <ASPEP_HWReset>
}
 8005308:	bd10      	pop	{r4, pc}
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 800530a:	07d9      	lsls	r1, r3, #31
 800530c:	d5b3      	bpl.n	8005276 <USART2_IRQHandler+0x6e>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 800530e:	f002 0202 	and.w	r2, r2, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8005312:	f000 0008 	and.w	r0, r0, #8
  if (0U == flags)
 8005316:	4302      	orrs	r2, r0
 8005318:	d18e      	bne.n	8005238 <USART2_IRQHandler+0x30>
 800531a:	e7ac      	b.n	8005276 <USART2_IRQHandler+0x6e>
 800531c:	40004400 	.word	0x40004400
 8005320:	40020000 	.word	0x40020000
 8005324:	20000464 	.word	0x20000464

08005328 <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 8005328:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */

  TSK_HardwareFaultTask();
 800532a:	f7fd fce3 	bl	8002cf4 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 800532e:	e7fe      	b.n	800532e <HardFault_Handler+0x6>

08005330 <SysTick_Handler>:

 /* USER CODE END HardFault_IRQn 1 */
}

void SysTick_Handler(void)
{
 8005330:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8005332:	4c0d      	ldr	r4, [pc, #52]	@ (8005368 <SysTick_Handler+0x38>)
 8005334:	7823      	ldrb	r3, [r4, #0]
 8005336:	2b02      	cmp	r3, #2
 8005338:	d00f      	beq.n	800535a <SysTick_Handler+0x2a>
  else
  {
    /* Nothing to do */
  }

  SystickDividerCounter ++;
 800533a:	3301      	adds	r3, #1
 800533c:	b2db      	uxtb	r3, r3
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 800533e:	4a0b      	ldr	r2, [pc, #44]	@ (800536c <SysTick_Handler+0x3c>)
 8005340:	7023      	strb	r3, [r4, #0]
 8005342:	6813      	ldr	r3, [r2, #0]
 8005344:	079b      	lsls	r3, r3, #30
 8005346:	d504      	bpl.n	8005352 <SysTick_Handler+0x22>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8005348:	2302      	movs	r3, #2
  /* Buffer is ready by the HW layer to be processed */
  /* NO DMA interrupt */
  if (LL_DMA_IsActiveFlag_TC(DMA_RX_A, DMACH_RX_A))
  {
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT(&aspepOverUartA);
 800534a:	4809      	ldr	r0, [pc, #36]	@ (8005370 <SysTick_Handler+0x40>)
 800534c:	6053      	str	r3, [r2, #4]
 800534e:	f7fc fcf9 	bl	8001d44 <ASPEP_HWDataReceivedIT>
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */

  /* USER CODE END SysTick_IRQn 2 */
}
 8005352:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8005356:	f7fd bc85 	b.w	8002c64 <MC_RunMotorControlTasks>
    HAL_IncTick();
 800535a:	f000 fcf9 	bl	8005d50 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 800535e:	f001 fd25 	bl	8006dac <HAL_SYSTICK_IRQHandler>
    SystickDividerCounter = 0;
 8005362:	2301      	movs	r3, #1
 8005364:	e7eb      	b.n	800533e <SysTick_Handler+0xe>
 8005366:	bf00      	nop
 8005368:	200004ec 	.word	0x200004ec
 800536c:	40020000 	.word	0x40020000
 8005370:	20000464 	.word	0x20000464

08005374 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8005374:	4b04      	ldr	r3, [pc, #16]	@ (8005388 <EXTI15_10_IRQHandler+0x14>)
 8005376:	695a      	ldr	r2, [r3, #20]

  */
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN START_STOP_BTN */
  if (LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_10))
 8005378:	0552      	lsls	r2, r2, #21
 800537a:	d400      	bmi.n	800537e <EXTI15_10_IRQHandler+0xa>
  else
  {
    /* Nothing to do */
  }

}
 800537c:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 800537e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005382:	615a      	str	r2, [r3, #20]
    (void)UI_HandleStartStopButton_cb();
 8005384:	f7fd bcc4 	b.w	8002d10 <UI_HandleStartStopButton_cb>
 8005388:	40010400 	.word	0x40010400

0800538c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800538c:	b500      	push	{lr}

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800538e:	4b0e      	ldr	r3, [pc, #56]	@ (80053c8 <HAL_MspInit+0x3c>)
 8005390:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005392:	f042 0201 	orr.w	r2, r2, #1
{
 8005396:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005398:	661a      	str	r2, [r3, #96]	@ 0x60
 800539a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800539c:	f002 0201 	and.w	r2, r2, #1
 80053a0:	9200      	str	r2, [sp, #0]
 80053a2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80053a4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053a6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80053aa:	659a      	str	r2, [r3, #88]	@ 0x58
 80053ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053b2:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80053b4:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 80053b6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80053b8:	f001 fc6e 	bl	8006c98 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80053bc:	b003      	add	sp, #12
 80053be:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 80053c2:	f002 be43 	b.w	800804c <HAL_PWREx_DisableUCPDDeadBattery>
 80053c6:	bf00      	nop
 80053c8:	40021000 	.word	0x40021000
 80053cc:	00000000 	.word	0x00000000

080053d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80053d0:	b510      	push	{r4, lr}
 80053d2:	4604      	mov	r4, r0
 80053d4:	b09c      	sub	sp, #112	@ 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053d6:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80053d8:	2244      	movs	r2, #68	@ 0x44
 80053da:	a80b      	add	r0, sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053dc:	e9cd 1106 	strd	r1, r1, [sp, #24]
 80053e0:	e9cd 1108 	strd	r1, r1, [sp, #32]
 80053e4:	910a      	str	r1, [sp, #40]	@ 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80053e6:	f006 fb8f 	bl	800bb08 <memset>
  if(hadc->Instance==ADC1)
 80053ea:	6823      	ldr	r3, [r4, #0]
 80053ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053f0:	d004      	beq.n	80053fc <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 80053f2:	4a43      	ldr	r2, [pc, #268]	@ (8005500 <HAL_ADC_MspInit+0x130>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d046      	beq.n	8005486 <HAL_ADC_MspInit+0xb6>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80053f8:	b01c      	add	sp, #112	@ 0x70
 80053fa:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80053fc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8005400:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005404:	a80b      	add	r0, sp, #44	@ 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005406:	920b      	str	r2, [sp, #44]	@ 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8005408:	931a      	str	r3, [sp, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800540a:	f003 f9db 	bl	80087c4 <HAL_RCCEx_PeriphCLKConfig>
 800540e:	2800      	cmp	r0, #0
 8005410:	d16a      	bne.n	80054e8 <HAL_ADC_MspInit+0x118>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005412:	4a3c      	ldr	r2, [pc, #240]	@ (8005504 <HAL_ADC_MspInit+0x134>)
 8005414:	6813      	ldr	r3, [r2, #0]
 8005416:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005418:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800541a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800541c:	d109      	bne.n	8005432 <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800541e:	4b3a      	ldr	r3, [pc, #232]	@ (8005508 <HAL_ADC_MspInit+0x138>)
 8005420:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005422:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005426:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800542a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800542e:	9301      	str	r3, [sp, #4]
 8005430:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005432:	4b35      	ldr	r3, [pc, #212]	@ (8005508 <HAL_ADC_MspInit+0x138>)
 8005434:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005436:	f042 0201 	orr.w	r2, r2, #1
 800543a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800543c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800543e:	f002 0201 	and.w	r2, r2, #1
 8005442:	9202      	str	r2, [sp, #8]
 8005444:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005446:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005448:	f042 0202 	orr.w	r2, r2, #2
 800544c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800544e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8005450:	2005      	movs	r0, #5
 8005452:	2103      	movs	r1, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005454:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8005458:	e9cd 0106 	strd	r0, r1, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800545c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800545e:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005460:	a906      	add	r1, sp, #24
 8005462:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005466:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005468:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800546a:	f002 fa41 	bl	80078f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 800546e:	f244 0202 	movw	r2, #16386	@ 0x4002
 8005472:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005474:	4825      	ldr	r0, [pc, #148]	@ (800550c <HAL_ADC_MspInit+0x13c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005476:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005478:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 800547a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800547e:	f002 fa37 	bl	80078f0 <HAL_GPIO_Init>
}
 8005482:	b01c      	add	sp, #112	@ 0x70
 8005484:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005486:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 800548a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800548e:	a80b      	add	r0, sp, #44	@ 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005490:	920b      	str	r2, [sp, #44]	@ 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8005492:	931a      	str	r3, [sp, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005494:	f003 f996 	bl	80087c4 <HAL_RCCEx_PeriphCLKConfig>
 8005498:	bb48      	cbnz	r0, 80054ee <HAL_ADC_MspInit+0x11e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800549a:	4a1a      	ldr	r2, [pc, #104]	@ (8005504 <HAL_ADC_MspInit+0x134>)
 800549c:	6813      	ldr	r3, [r2, #0]
 800549e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80054a0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80054a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80054a4:	d109      	bne.n	80054ba <HAL_ADC_MspInit+0xea>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80054a6:	4b18      	ldr	r3, [pc, #96]	@ (8005508 <HAL_ADC_MspInit+0x138>)
 80054a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80054aa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80054ae:	64da      	str	r2, [r3, #76]	@ 0x4c
 80054b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054b6:	9304      	str	r3, [sp, #16]
 80054b8:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054ba:	4b13      	ldr	r3, [pc, #76]	@ (8005508 <HAL_ADC_MspInit+0x138>)
 80054bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80054be:	f042 0201 	orr.w	r2, r2, #1
 80054c2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80054c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 80054c6:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 80054f8 <HAL_ADC_MspInit+0x128>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80054d0:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054d2:	2300      	movs	r3, #0
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80054d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 80054d8:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054dc:	9a05      	ldr	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054de:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80054e0:	f002 fa06 	bl	80078f0 <HAL_GPIO_Init>
}
 80054e4:	b01c      	add	sp, #112	@ 0x70
 80054e6:	bd10      	pop	{r4, pc}
      Error_Handler();
 80054e8:	f7fd f878 	bl	80025dc <Error_Handler>
 80054ec:	e791      	b.n	8005412 <HAL_ADC_MspInit+0x42>
      Error_Handler();
 80054ee:	f7fd f875 	bl	80025dc <Error_Handler>
 80054f2:	e7d2      	b.n	800549a <HAL_ADC_MspInit+0xca>
 80054f4:	f3af 8000 	nop.w
 80054f8:	00000040 	.word	0x00000040
 80054fc:	00000003 	.word	0x00000003
 8005500:	50000100 	.word	0x50000100
 8005504:	20001c14 	.word	0x20001c14
 8005508:	40021000 	.word	0x40021000
 800550c:	48000400 	.word	0x48000400

08005510 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8005510:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hcomp->Instance==COMP1)
 8005512:	6802      	ldr	r2, [r0, #0]
 8005514:	4934      	ldr	r1, [pc, #208]	@ (80055e8 <HAL_COMP_MspInit+0xd8>)
{
 8005516:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005518:	2300      	movs	r3, #0
  if(hcomp->Instance==COMP1)
 800551a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800551c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8005520:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8005524:	9308      	str	r3, [sp, #32]
  if(hcomp->Instance==COMP1)
 8005526:	d008      	beq.n	800553a <HAL_COMP_MspInit+0x2a>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
  else if(hcomp->Instance==COMP2)
 8005528:	4b30      	ldr	r3, [pc, #192]	@ (80055ec <HAL_COMP_MspInit+0xdc>)
 800552a:	429a      	cmp	r2, r3
 800552c:	d01e      	beq.n	800556c <HAL_COMP_MspInit+0x5c>

  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }
  else if(hcomp->Instance==COMP4)
 800552e:	4b30      	ldr	r3, [pc, #192]	@ (80055f0 <HAL_COMP_MspInit+0xe0>)
 8005530:	429a      	cmp	r2, r3
 8005532:	d034      	beq.n	800559e <HAL_COMP_MspInit+0x8e>
  /* USER CODE BEGIN COMP4_MspInit 1 */

  /* USER CODE END COMP4_MspInit 1 */
  }

}
 8005534:	b00b      	add	sp, #44	@ 0x2c
 8005536:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800553a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800553e:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 8005542:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 80055d0 <HAL_COMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005546:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005548:	f042 0201 	orr.w	r2, r2, #1
 800554c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800554e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 8005556:	a904      	add	r1, sp, #16
 8005558:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 800555c:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005560:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 8005562:	f002 f9c5 	bl	80078f0 <HAL_GPIO_Init>
}
 8005566:	b00b      	add	sp, #44	@ 0x2c
 8005568:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800556c:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 8005570:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 8005574:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005576:	f042 0201 	orr.w	r2, r2, #1
 800557a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800557c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 800557e:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 80055d8 <HAL_COMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 8005588:	a904      	add	r1, sp, #16
 800558a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 800558e:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005592:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 8005594:	f002 f9ac 	bl	80078f0 <HAL_GPIO_Init>
}
 8005598:	b00b      	add	sp, #44	@ 0x2c
 800559a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800559e:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 80055a2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80055a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 80055a8:	4812      	ldr	r0, [pc, #72]	@ (80055f4 <HAL_COMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055aa:	f042 0202 	orr.w	r2, r2, #2
 80055ae:	64da      	str	r2, [r3, #76]	@ 0x4c
 80055b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 80055b2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80055e0 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055b6:	f003 0302 	and.w	r3, r3, #2
 80055ba:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 80055bc:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 80055be:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055c2:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 80055c4:	f002 f994 	bl	80078f0 <HAL_GPIO_Init>
}
 80055c8:	b00b      	add	sp, #44	@ 0x2c
 80055ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80055ce:	bf00      	nop
 80055d0:	00000002 	.word	0x00000002
 80055d4:	00000003 	.word	0x00000003
 80055d8:	00000080 	.word	0x00000080
 80055dc:	00000003 	.word	0x00000003
 80055e0:	00000001 	.word	0x00000001
 80055e4:	00000003 	.word	0x00000003
 80055e8:	40010200 	.word	0x40010200
 80055ec:	40010204 	.word	0x40010204
 80055f0:	4001020c 	.word	0x4001020c
 80055f4:	48000400 	.word	0x48000400

080055f8 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 80055f8:	4b09      	ldr	r3, [pc, #36]	@ (8005620 <HAL_CORDIC_MspInit+0x28>)
 80055fa:	6802      	ldr	r2, [r0, #0]
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d000      	beq.n	8005602 <HAL_CORDIC_MspInit+0xa>
 8005600:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8005602:	f8d3 2448 	ldr.w	r2, [r3, #1096]	@ 0x448
 8005606:	f042 0208 	orr.w	r2, r2, #8
{
 800560a:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800560c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005610:	649a      	str	r2, [r3, #72]	@ 0x48
 8005612:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005614:	f003 0308 	and.w	r3, r3, #8
 8005618:	9301      	str	r3, [sp, #4]
 800561a:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END CORDIC_MspInit 1 */

  }

}
 800561c:	b002      	add	sp, #8
 800561e:	4770      	bx	lr
 8005620:	40020c00 	.word	0x40020c00

08005624 <HAL_DAC_MspInit>:
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  if(hdac->Instance==DAC3)
 8005624:	4b0a      	ldr	r3, [pc, #40]	@ (8005650 <HAL_DAC_MspInit+0x2c>)
 8005626:	6802      	ldr	r2, [r0, #0]
 8005628:	429a      	cmp	r2, r3
 800562a:	d000      	beq.n	800562e <HAL_DAC_MspInit+0xa>
 800562c:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 800562e:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
 8005632:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
{
 8005636:	b082      	sub	sp, #8
    __HAL_RCC_DAC3_CLK_ENABLE();
 8005638:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800563a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800563e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005642:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005646:	9301      	str	r3, [sp, #4]
 8005648:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END DAC3_MspInit 1 */

  }

}
 800564a:	b002      	add	sp, #8
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	50001000 	.word	0x50001000

08005654 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8005654:	b5d0      	push	{r4, r6, r7, lr}
 8005656:	4604      	mov	r4, r0
 8005658:	b09a      	sub	sp, #104	@ 0x68
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800565a:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800565c:	2244      	movs	r2, #68	@ 0x44
 800565e:	a809      	add	r0, sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005660:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8005664:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8005668:	9108      	str	r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800566a:	f006 fa4d 	bl	800bb08 <memset>
  if(hfdcan->Instance==FDCAN1)
 800566e:	4b2f      	ldr	r3, [pc, #188]	@ (800572c <HAL_FDCAN_MspInit+0xd8>)
 8005670:	6822      	ldr	r2, [r4, #0]
 8005672:	429a      	cmp	r2, r3
 8005674:	d001      	beq.n	800567a <HAL_FDCAN_MspInit+0x26>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8005676:	b01a      	add	sp, #104	@ 0x68
 8005678:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800567a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800567e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005682:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8005684:	9209      	str	r2, [sp, #36]	@ 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8005686:	9315      	str	r3, [sp, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005688:	f003 f89c 	bl	80087c4 <HAL_RCCEx_PeriphCLKConfig>
 800568c:	2800      	cmp	r0, #0
 800568e:	d149      	bne.n	8005724 <HAL_FDCAN_MspInit+0xd0>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8005690:	4b27      	ldr	r3, [pc, #156]	@ (8005730 <HAL_FDCAN_MspInit+0xdc>)
 8005692:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005694:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8005698:	659a      	str	r2, [r3, #88]	@ 0x58
 800569a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800569c:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 80056a0:	9201      	str	r2, [sp, #4]
 80056a2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80056a6:	f042 0201 	orr.w	r2, r2, #1
 80056aa:	64da      	str	r2, [r3, #76]	@ 0x4c
 80056ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80056ae:	f002 0201 	and.w	r2, r2, #1
 80056b2:	9202      	str	r2, [sp, #8]
 80056b4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80056b8:	f042 0202 	orr.w	r2, r2, #2
 80056bc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80056be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80056c0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80056c4:	2102      	movs	r1, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056c6:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80056ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056ce:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80056d0:	2600      	movs	r6, #0
 80056d2:	2700      	movs	r7, #0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80056d4:	2409      	movs	r4, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056d6:	a904      	add	r1, sp, #16
 80056d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056dc:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80056de:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80056e0:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056e4:	f002 f904 	bl	80078f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80056e8:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056ea:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80056ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056f0:	4810      	ldr	r0, [pc, #64]	@ (8005734 <HAL_FDCAN_MspInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80056f2:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80056f4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80056f8:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056fc:	f002 f8f8 	bl	80078f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8005700:	2200      	movs	r2, #0
 8005702:	4611      	mov	r1, r2
 8005704:	2015      	movs	r0, #21
 8005706:	f001 fad9 	bl	8006cbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800570a:	2015      	movs	r0, #21
 800570c:	f001 fb12 	bl	8006d34 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8005710:	2200      	movs	r2, #0
 8005712:	4611      	mov	r1, r2
 8005714:	2016      	movs	r0, #22
 8005716:	f001 fad1 	bl	8006cbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 800571a:	2016      	movs	r0, #22
 800571c:	f001 fb0a 	bl	8006d34 <HAL_NVIC_EnableIRQ>
}
 8005720:	b01a      	add	sp, #104	@ 0x68
 8005722:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 8005724:	f7fc ff5a 	bl	80025dc <Error_Handler>
 8005728:	e7b2      	b.n	8005690 <HAL_FDCAN_MspInit+0x3c>
 800572a:	bf00      	nop
 800572c:	40006400 	.word	0x40006400
 8005730:	40021000 	.word	0x40021000
 8005734:	48000400 	.word	0x48000400

08005738 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8005738:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hopamp->Instance==OPAMP1)
 800573a:	6802      	ldr	r2, [r0, #0]
 800573c:	4934      	ldr	r1, [pc, #208]	@ (8005810 <HAL_OPAMP_MspInit+0xd8>)
{
 800573e:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005740:	2300      	movs	r3, #0
  if(hopamp->Instance==OPAMP1)
 8005742:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005744:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8005748:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800574c:	9308      	str	r3, [sp, #32]
  if(hopamp->Instance==OPAMP1)
 800574e:	d008      	beq.n	8005762 <HAL_OPAMP_MspInit+0x2a>

  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP2)
 8005750:	4b30      	ldr	r3, [pc, #192]	@ (8005814 <HAL_OPAMP_MspInit+0xdc>)
 8005752:	429a      	cmp	r2, r3
 8005754:	d01e      	beq.n	8005794 <HAL_OPAMP_MspInit+0x5c>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP3)
 8005756:	4b30      	ldr	r3, [pc, #192]	@ (8005818 <HAL_OPAMP_MspInit+0xe0>)
 8005758:	429a      	cmp	r2, r3
 800575a:	d033      	beq.n	80057c4 <HAL_OPAMP_MspInit+0x8c>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 800575c:	b00b      	add	sp, #44	@ 0x2c
 800575e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005762:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005766:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 800576a:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 80057f8 <HAL_OPAMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800576e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005770:	f042 0201 	orr.w	r2, r2, #1
 8005774:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005776:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800577e:	a904      	add	r1, sp, #16
 8005780:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 8005784:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005788:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800578a:	f002 f8b1 	bl	80078f0 <HAL_GPIO_Init>
}
 800578e:	b00b      	add	sp, #44	@ 0x2c
 8005790:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005794:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 8005798:	33fc      	adds	r3, #252	@ 0xfc
 800579a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800579c:	f042 0201 	orr.w	r2, r2, #1
 80057a0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80057a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 80057a4:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8005800 <HAL_OPAMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057ae:	a904      	add	r1, sp, #16
 80057b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 80057b4:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80057b8:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057ba:	f002 f899 	bl	80078f0 <HAL_GPIO_Init>
}
 80057be:	b00b      	add	sp, #44	@ 0x2c
 80057c0:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057c4:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 80057c8:	33f8      	adds	r3, #248	@ 0xf8
 80057ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057cc:	4813      	ldr	r0, [pc, #76]	@ (800581c <HAL_OPAMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057ce:	f042 0202 	orr.w	r2, r2, #2
 80057d2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80057d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 80057d6:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8005808 <HAL_OPAMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057da:	f003 0302 	and.w	r3, r3, #2
 80057de:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057e0:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 80057e2:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057e6:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057e8:	f002 f882 	bl	80078f0 <HAL_GPIO_Init>
}
 80057ec:	b00b      	add	sp, #44	@ 0x2c
 80057ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80057f2:	bf00      	nop
 80057f4:	f3af 8000 	nop.w
 80057f8:	0000000e 	.word	0x0000000e
 80057fc:	00000003 	.word	0x00000003
 8005800:	000000e0 	.word	0x000000e0
 8005804:	00000003 	.word	0x00000003
 8005808:	00000007 	.word	0x00000007
 800580c:	00000003 	.word	0x00000003
 8005810:	40010300 	.word	0x40010300
 8005814:	40010304 	.word	0x40010304
 8005818:	40010308 	.word	0x40010308
 800581c:	48000400 	.word	0x48000400

08005820 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 8005820:	4b09      	ldr	r3, [pc, #36]	@ (8005848 <HAL_TIM_PWM_MspInit+0x28>)
 8005822:	6802      	ldr	r2, [r0, #0]
 8005824:	429a      	cmp	r2, r3
 8005826:	d000      	beq.n	800582a <HAL_TIM_PWM_MspInit+0xa>
 8005828:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800582a:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
{
 800582e:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005830:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005832:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005836:	661a      	str	r2, [r3, #96]	@ 0x60
 8005838:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800583a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800583e:	9301      	str	r3, [sp, #4]
 8005840:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8005842:	b002      	add	sp, #8
 8005844:	4770      	bx	lr
 8005846:	bf00      	nop
 8005848:	40012c00 	.word	0x40012c00

0800584c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800584c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 800584e:	4a2b      	ldr	r2, [pc, #172]	@ (80058fc <HAL_TIM_MspPostInit+0xb0>)
 8005850:	6801      	ldr	r1, [r0, #0]
{
 8005852:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005854:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8005856:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005858:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800585c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8005860:	9308      	str	r3, [sp, #32]
  if(htim->Instance==TIM1)
 8005862:	d001      	beq.n	8005868 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005864:	b00a      	add	sp, #40	@ 0x28
 8005866:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005868:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800586c:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8005870:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005874:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005876:	f042 0204 	orr.w	r2, r2, #4
 800587a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800587c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800587e:	f002 0204 	and.w	r2, r2, #4
 8005882:	9201      	str	r2, [sp, #4]
 8005884:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005886:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005888:	f042 0202 	orr.w	r2, r2, #2
 800588c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800588e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005890:	f002 0202 	and.w	r2, r2, #2
 8005894:	9202      	str	r2, [sp, #8]
 8005896:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005898:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800589a:	f042 0201 	orr.w	r2, r2, #1
 800589e:	64da      	str	r2, [r3, #76]	@ 0x4c
 80058a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 80058a2:	2102      	movs	r1, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058a4:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 80058a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80058ac:	2402      	movs	r4, #2
 80058ae:	2502      	movs	r5, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058b0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80058b2:	2604      	movs	r6, #4
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 80058b4:	a904      	add	r1, sp, #16
 80058b6:	4812      	ldr	r0, [pc, #72]	@ (8005900 <HAL_TIM_MspPostInit+0xb4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058b8:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80058ba:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 80058bc:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 80058c0:	f002 f816 	bl	80078f0 <HAL_GPIO_Init>
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 80058c4:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 80058c6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80058ca:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 80058cc:	480d      	ldr	r0, [pc, #52]	@ (8005904 <HAL_TIM_MspPostInit+0xb8>)
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80058ce:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 80058d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80058d4:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 80058d8:	f002 f80a 	bl	80078f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 80058dc:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 80058e0:	2302      	movs	r3, #2
 80058e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058e6:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80058e8:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 80058ee:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80058f2:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058f4:	f001 fffc 	bl	80078f0 <HAL_GPIO_Init>
}
 80058f8:	b00a      	add	sp, #40	@ 0x28
 80058fa:	bd70      	pop	{r4, r5, r6, pc}
 80058fc:	40012c00 	.word	0x40012c00
 8005900:	48000800 	.word	0x48000800
 8005904:	48000400 	.word	0x48000400

08005908 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005908:	b570      	push	{r4, r5, r6, lr}
 800590a:	4604      	mov	r4, r0
 800590c:	b098      	sub	sp, #96	@ 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800590e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005910:	2244      	movs	r2, #68	@ 0x44
 8005912:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005914:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8005918:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800591c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800591e:	f006 f8f3 	bl	800bb08 <memset>
  if(huart->Instance==USART2)
 8005922:	4b35      	ldr	r3, [pc, #212]	@ (80059f8 <HAL_UART_MspInit+0xf0>)
 8005924:	6822      	ldr	r2, [r4, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d001      	beq.n	800592e <HAL_UART_MspInit+0x26>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800592a:	b018      	add	sp, #96	@ 0x60
 800592c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800592e:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005930:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005932:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005934:	f002 ff46 	bl	80087c4 <HAL_RCCEx_PeriphCLKConfig>
 8005938:	2800      	cmp	r0, #0
 800593a:	d14c      	bne.n	80059d6 <HAL_UART_MspInit+0xce>
    __HAL_RCC_USART2_CLK_ENABLE();
 800593c:	4b2f      	ldr	r3, [pc, #188]	@ (80059fc <HAL_UART_MspInit+0xf4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800593e:	4830      	ldr	r0, [pc, #192]	@ (8005a00 <HAL_UART_MspInit+0xf8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005940:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8005942:	4e30      	ldr	r6, [pc, #192]	@ (8005a04 <HAL_UART_MspInit+0xfc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005944:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005948:	659a      	str	r2, [r3, #88]	@ 0x58
 800594a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800594c:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8005950:	9200      	str	r2, [sp, #0]
 8005952:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005954:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8005956:	ed9f 7b24 	vldr	d7, [pc, #144]	@ 80059e8 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800595a:	f042 0202 	orr.w	r2, r2, #2
 800595e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8005962:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005966:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80059f0 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800596a:	f003 0302 	and.w	r3, r3, #2
 800596e:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005970:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005972:	2307      	movs	r3, #7
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005974:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005976:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8005978:	ed8d 7b04 	vstr	d7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800597c:	f001 ffb8 	bl	80078f0 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8005980:	4921      	ldr	r1, [pc, #132]	@ (8005a08 <HAL_UART_MspInit+0x100>)
 8005982:	221a      	movs	r2, #26
 8005984:	2300      	movs	r3, #0
 8005986:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800598a:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800598c:	2280      	movs	r2, #128	@ 0x80
 800598e:	e9c6 3302 	strd	r3, r3, [r6, #8]
 8005992:	e9c6 2304 	strd	r2, r3, [r6, #16]
 8005996:	e9c6 3306 	strd	r3, r3, [r6, #24]
 800599a:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800599c:	f001 fb0c 	bl	8006fb8 <HAL_DMA_Init>
 80059a0:	b9f8      	cbnz	r0, 80059e2 <HAL_UART_MspInit+0xda>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 80059a2:	4d1a      	ldr	r5, [pc, #104]	@ (8005a0c <HAL_UART_MspInit+0x104>)
 80059a4:	491a      	ldr	r1, [pc, #104]	@ (8005a10 <HAL_UART_MspInit+0x108>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80059a6:	f8c4 6080 	str.w	r6, [r4, #128]	@ 0x80
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80059aa:	221b      	movs	r2, #27
 80059ac:	2300      	movs	r3, #0
 80059ae:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80059b2:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80059b4:	2110      	movs	r1, #16
 80059b6:	2280      	movs	r2, #128	@ 0x80
 80059b8:	e9c5 1302 	strd	r1, r3, [r5, #8]
 80059bc:	e9c5 3305 	strd	r3, r3, [r5, #20]
 80059c0:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80059c4:	62b4      	str	r4, [r6, #40]	@ 0x28
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80059c6:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80059c8:	f001 faf6 	bl	8006fb8 <HAL_DMA_Init>
 80059cc:	b930      	cbnz	r0, 80059dc <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80059ce:	67e5      	str	r5, [r4, #124]	@ 0x7c
 80059d0:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 80059d2:	b018      	add	sp, #96	@ 0x60
 80059d4:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80059d6:	f7fc fe01 	bl	80025dc <Error_Handler>
 80059da:	e7af      	b.n	800593c <HAL_UART_MspInit+0x34>
      Error_Handler();
 80059dc:	f7fc fdfe 	bl	80025dc <Error_Handler>
 80059e0:	e7f5      	b.n	80059ce <HAL_UART_MspInit+0xc6>
      Error_Handler();
 80059e2:	f7fc fdfb 	bl	80025dc <Error_Handler>
 80059e6:	e7dc      	b.n	80059a2 <HAL_UART_MspInit+0x9a>
 80059e8:	00000018 	.word	0x00000018
 80059ec:	00000002 	.word	0x00000002
	...
 80059f8:	40004400 	.word	0x40004400
 80059fc:	40021000 	.word	0x40021000
 8005a00:	48000400 	.word	0x48000400
 8005a04:	2000060c 	.word	0x2000060c
 8005a08:	40020008 	.word	0x40020008
 8005a0c:	200005ac 	.word	0x200005ac
 8005a10:	4002001c 	.word	0x4002001c

08005a14 <HAL_UART_MspDeInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
  if(huart->Instance==USART2)
 8005a14:	4b0d      	ldr	r3, [pc, #52]	@ (8005a4c <HAL_UART_MspDeInit+0x38>)
 8005a16:	6802      	ldr	r2, [r0, #0]
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d000      	beq.n	8005a1e <HAL_UART_MspDeInit+0xa>
 8005a1c:	4770      	bx	lr
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8005a1e:	4a0c      	ldr	r2, [pc, #48]	@ (8005a50 <HAL_UART_MspDeInit+0x3c>)
 8005a20:	6d93      	ldr	r3, [r2, #88]	@ 0x58
{
 8005a22:	b510      	push	{r4, lr}
    __HAL_RCC_USART2_CLK_DISABLE();
 8005a24:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005a28:	4604      	mov	r4, r0

    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOB, UART_TX_Pin|UART_RX_Pin);
 8005a2a:	2118      	movs	r1, #24
    __HAL_RCC_USART2_CLK_DISABLE();
 8005a2c:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOB, UART_TX_Pin|UART_RX_Pin);
 8005a2e:	4809      	ldr	r0, [pc, #36]	@ (8005a54 <HAL_UART_MspDeInit+0x40>)
 8005a30:	f002 f91c 	bl	8007c6c <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8005a34:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8005a38:	f001 fb50 	bl	80070dc <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8005a3c:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8005a3e:	f001 fb4d 	bl	80070dc <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8005a42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8005a46:	2026      	movs	r0, #38	@ 0x26
 8005a48:	f001 b982 	b.w	8006d50 <HAL_NVIC_DisableIRQ>
 8005a4c:	40004400 	.word	0x40004400
 8005a50:	40021000 	.word	0x40021000
 8005a54:	48000400 	.word	0x48000400

08005a58 <FDCAN1_IT0_IRQHandler>:
void FDCAN1_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8005a58:	4801      	ldr	r0, [pc, #4]	@ (8005a60 <FDCAN1_IT0_IRQHandler+0x8>)
 8005a5a:	f001 be85 	b.w	8007768 <HAL_FDCAN_IRQHandler>
 8005a5e:	bf00      	nop
 8005a60:	20000804 	.word	0x20000804

08005a64 <FDCAN1_IT1_IRQHandler>:
}

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
 8005a64:	4801      	ldr	r0, [pc, #4]	@ (8005a6c <FDCAN1_IT1_IRQHandler+0x8>)
 8005a66:	f001 be7f 	b.w	8007768 <HAL_FDCAN_IRQHandler>
 8005a6a:	bf00      	nop
 8005a6c:	20000804 	.word	0x20000804

08005a70 <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8005a70:	4b02      	ldr	r3, [pc, #8]	@ (8005a7c <ADC1_2_IRQHandler+0xc>)
 8005a72:	2240      	movs	r2, #64	@ 0x40
 8005a74:	601a      	str	r2, [r3, #0]

    /* Clear Flags M1 */
    LL_ADC_ClearFlag_JEOS(ADC2);

  /* Highfrequency task */
  (void)TSK_HighFrequencyTask();
 8005a76:	f7fd b87b 	b.w	8002b70 <TSK_HighFrequencyTask>
 8005a7a:	bf00      	nop
 8005a7c:	50000100 	.word	0x50000100

08005a80 <TIM1_UP_TIM16_IRQHandler>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005a80:	4b03      	ldr	r3, [pc, #12]	@ (8005a90 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(TIM1);
  (void)R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 8005a82:	4804      	ldr	r0, [pc, #16]	@ (8005a94 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8005a84:	f06f 0201 	mvn.w	r2, #1
 8005a88:	611a      	str	r2, [r3, #16]
 8005a8a:	f004 bfa3 	b.w	800a9d4 <R3_2_TIMx_UP_IRQHandler>
 8005a8e:	bf00      	nop
 8005a90:	40012c00 	.word	0x40012c00
 8005a94:	20000194 	.word	0x20000194

08005a98 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 8005a98:	b508      	push	{r3, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8005a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8005acc <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8005a9c:	691a      	ldr	r2, [r3, #16]
 8005a9e:	0612      	lsls	r2, r2, #24
 8005aa0:	d505      	bpl.n	8005aae <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8005aa2:	f06f 0280 	mvn.w	r2, #128	@ 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_OCP_Handler(&PWM_Handle_M1._Super);
 8005aa6:	480a      	ldr	r0, [pc, #40]	@ (8005ad0 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8005aa8:	611a      	str	r2, [r3, #16]
 8005aaa:	f7fe f853 	bl	8003b54 <PWMC_OCP_Handler>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8005aae:	4907      	ldr	r1, [pc, #28]	@ (8005acc <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8005ab0:	690b      	ldr	r3, [r1, #16]
 8005ab2:	05db      	lsls	r3, r3, #23
 8005ab4:	d505      	bpl.n	8005ac2 <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8005ab6:	f46f 7380 	mvn.w	r3, #256	@ 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    PWMC_OVP_Handler(&PWM_Handle_M1._Super, TIM1);
 8005aba:	4805      	ldr	r0, [pc, #20]	@ (8005ad0 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8005abc:	610b      	str	r3, [r1, #16]
 8005abe:	f7fe f869 	bl	8003b94 <PWMC_OVP_Handler>
  MC_RunMotorControlTasks();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8005ac2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_RunMotorControlTasks();
 8005ac6:	f7fd b8cd 	b.w	8002c64 <MC_RunMotorControlTasks>
 8005aca:	bf00      	nop
 8005acc:	40012c00 	.word	0x40012c00
 8005ad0:	20000194 	.word	0x20000194

08005ad4 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005ad4:	490c      	ldr	r1, [pc, #48]	@ (8005b08 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005ad6:	4a0d      	ldr	r2, [pc, #52]	@ (8005b0c <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8005ad8:	680b      	ldr	r3, [r1, #0]
{
 8005ada:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005adc:	4c0c      	ldr	r4, [pc, #48]	@ (8005b10 <_sbrk+0x3c>)
 8005ade:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8005ae0:	b12b      	cbz	r3, 8005aee <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005ae2:	4418      	add	r0, r3
 8005ae4:	4290      	cmp	r0, r2
 8005ae6:	d807      	bhi.n	8005af8 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8005ae8:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8005aee:	4b09      	ldr	r3, [pc, #36]	@ (8005b14 <_sbrk+0x40>)
 8005af0:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8005af2:	4418      	add	r0, r3
 8005af4:	4290      	cmp	r0, r2
 8005af6:	d9f7      	bls.n	8005ae8 <_sbrk+0x14>
    errno = ENOMEM;
 8005af8:	f006 f80e 	bl	800bb18 <__errno>
 8005afc:	230c      	movs	r3, #12
 8005afe:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8005b00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	bd10      	pop	{r4, pc}
 8005b08:	20001c18 	.word	0x20001c18
 8005b0c:	20008000 	.word	0x20008000
 8005b10:	00000400 	.word	0x00000400
 8005b14:	20001d70 	.word	0x20001d70

08005b18 <uart_debug_print>:
extern UART_HandleTypeDef huart2;
uint8_t uartTxBuffer[UART_TX_BUFFER_SIZE];
volatile bool uartTxDone = true;
extern void MX_USART2_UART_Init(void);

void uart_debug_print(const char *format, ...) {
 8005b18:	b40f      	push	{r0, r1, r2, r3}
 8005b1a:	b570      	push	{r4, r5, r6, lr}
 8005b1c:	f5ad 6d81 	sub.w	sp, sp, #1032	@ 0x408
 8005b20:	f50d 6383 	add.w	r3, sp, #1048	@ 0x418
    char buffer[UART_TX_BUFFER_SIZE];

    va_list args;
    va_start(args, format);
    int len = vsnprintf(buffer, sizeof(buffer), format, args);
 8005b24:	f44f 6180 	mov.w	r1, #1024	@ 0x400
void uart_debug_print(const char *format, ...) {
 8005b28:	f853 2b04 	ldr.w	r2, [r3], #4
    va_start(args, format);
 8005b2c:	9301      	str	r3, [sp, #4]
    int len = vsnprintf(buffer, sizeof(buffer), format, args);
 8005b2e:	a802      	add	r0, sp, #8
 8005b30:	f005 ffdc 	bl	800baec <vsniprintf>
    va_end(args);

    if (len > 0 && len < sizeof(buffer)) {
 8005b34:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 8005b38:	1e42      	subs	r2, r0, #1
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d905      	bls.n	8005b4a <uart_debug_print+0x32>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET); // LED ON = error
        } else {
            HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6); // blink on success
        }
    }
}
 8005b3e:	f50d 6d81 	add.w	sp, sp, #1032	@ 0x408
 8005b42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005b46:	b004      	add	sp, #16
 8005b48:	4770      	bx	lr
 8005b4a:	4604      	mov	r4, r0
        uint32_t startTick = HAL_GetTick();
 8005b4c:	f000 f90c 	bl	8005d68 <HAL_GetTick>
            status = HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, 100);  // max 100ms block
 8005b50:	4e15      	ldr	r6, [pc, #84]	@ (8005ba8 <uart_debug_print+0x90>)
        uint32_t startTick = HAL_GetTick();
 8005b52:	4605      	mov	r5, r0
            status = HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, 100);  // max 100ms block
 8005b54:	b2a4      	uxth	r4, r4
 8005b56:	e004      	b.n	8005b62 <uart_debug_print+0x4a>
        } while (status == HAL_BUSY && (HAL_GetTick() - startTick < 200));
 8005b58:	f000 f906 	bl	8005d68 <HAL_GetTick>
 8005b5c:	1b40      	subs	r0, r0, r5
 8005b5e:	28c7      	cmp	r0, #199	@ 0xc7
 8005b60:	d812      	bhi.n	8005b88 <uart_debug_print+0x70>
            status = HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, 100);  // max 100ms block
 8005b62:	2364      	movs	r3, #100	@ 0x64
 8005b64:	4622      	mov	r2, r4
 8005b66:	a902      	add	r1, sp, #8
 8005b68:	4630      	mov	r0, r6
 8005b6a:	f003 faf5 	bl	8009158 <HAL_UART_Transmit>
        } while (status == HAL_BUSY && (HAL_GetTick() - startTick < 200));
 8005b6e:	2802      	cmp	r0, #2
 8005b70:	d0f2      	beq.n	8005b58 <uart_debug_print+0x40>
        if (status != HAL_OK) {
 8005b72:	b948      	cbnz	r0, 8005b88 <uart_debug_print+0x70>
            HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6); // blink on success
 8005b74:	480d      	ldr	r0, [pc, #52]	@ (8005bac <uart_debug_print+0x94>)
 8005b76:	2140      	movs	r1, #64	@ 0x40
 8005b78:	f002 f974 	bl	8007e64 <HAL_GPIO_TogglePin>
}
 8005b7c:	f50d 6d81 	add.w	sp, sp, #1032	@ 0x408
 8005b80:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005b84:	b004      	add	sp, #16
 8005b86:	4770      	bx	lr
            HAL_UART_DeInit(&huart2);
 8005b88:	4807      	ldr	r0, [pc, #28]	@ (8005ba8 <uart_debug_print+0x90>)
 8005b8a:	f003 fac5 	bl	8009118 <HAL_UART_DeInit>
            MX_USART2_UART_Init();
 8005b8e:	f7fc f98f 	bl	8001eb0 <MX_USART2_UART_Init>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET); // LED ON = error
 8005b92:	4806      	ldr	r0, [pc, #24]	@ (8005bac <uart_debug_print+0x94>)
 8005b94:	2201      	movs	r2, #1
 8005b96:	2140      	movs	r1, #64	@ 0x40
 8005b98:	f002 f95e 	bl	8007e58 <HAL_GPIO_WritePin>
}
 8005b9c:	f50d 6d81 	add.w	sp, sp, #1032	@ 0x408
 8005ba0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005ba4:	b004      	add	sp, #16
 8005ba6:	4770      	bx	lr
 8005ba8:	20000670 	.word	0x20000670
 8005bac:	48000800 	.word	0x48000800

08005bb0 <UASPEP_INIT>:
  * @brief  Initialization of the Hardware used for data transmission and reception.
  *
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_INIT(void *pHWHandle)
{
 8005bb0:	b430      	push	{r4, r5}
#endif
    /* DMA interrupt not used for all families */
    /* Enable DMA end of transfer on UART RX channel completion */
    /* LL_DMA_EnableIT_TC(pHandle->rxDMA, pHandle->rxChannel) */
    /* Enable Error interrupt (EIE) to unmask Overrun interrupt */
    LL_USART_EnableIT_ERROR(pHandle->USARTx);
 8005bb2:	6802      	ldr	r2, [r0, #0]
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
 8005bb4:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb8:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8005bbc:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc0:	e841 3400 	strex	r4, r3, [r1]
 8005bc4:	2c00      	cmp	r4, #0
 8005bc6:	d1f7      	bne.n	8005bb8 <UASPEP_INIT+0x8>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8005bc8:	68c1      	ldr	r1, [r0, #12]
 8005bca:	4d19      	ldr	r5, [pc, #100]	@ (8005c30 <UASPEP_INIT+0x80>)
 8005bcc:	6843      	ldr	r3, [r0, #4]
 8005bce:	5c6c      	ldrb	r4, [r5, r1]
 8005bd0:	4423      	add	r3, r4

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 8005bd2:	f102 0124 	add.w	r1, r2, #36	@ 0x24
 8005bd6:	6099      	str	r1, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005bd8:	2340      	movs	r3, #64	@ 0x40
 8005bda:	6213      	str	r3, [r2, #32]
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
 8005bdc:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be0:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8005be4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be8:	e841 3400 	strex	r4, r3, [r1]
 8005bec:	2c00      	cmp	r4, #0
 8005bee:	d1f7      	bne.n	8005be0 <UASPEP_INIT+0x30>
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005bf0:	2340      	movs	r3, #64	@ 0x40
 8005bf2:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf4:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8005bf8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfc:	e842 3100 	strex	r1, r3, [r2]
 8005c00:	2900      	cmp	r1, #0
 8005c02:	d1f7      	bne.n	8005bf4 <UASPEP_INIT+0x44>
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
 8005c04:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c08:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8005c0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c10:	e841 3400 	strex	r4, r3, [r1]
 8005c14:	2c00      	cmp	r4, #0
 8005c16:	d1f7      	bne.n	8005c08 <UASPEP_INIT+0x58>
 8005c18:	6901      	ldr	r1, [r0, #16]
 8005c1a:	6883      	ldr	r3, [r0, #8]
 8005c1c:	5c69      	ldrb	r1, [r5, r1]
 8005c1e:	440b      	add	r3, r1
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8005c20:	f102 0028 	add.w	r0, r2, #40	@ 0x28
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005c24:	2140      	movs	r1, #64	@ 0x40
 8005c26:	6098      	str	r0, [r3, #8]
}
 8005c28:	bc30      	pop	{r4, r5}
 8005c2a:	6211      	str	r1, [r2, #32]
 8005c2c:	4770      	bx	lr
 8005c2e:	bf00      	nop
 8005c30:	0800cd24 	.word	0x0800cd24

08005c34 <UASPEP_CFG_TRANSMISSION>:
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8005c34:	6903      	ldr	r3, [r0, #16]
 8005c36:	6880      	ldr	r0, [r0, #8]
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
void UASPEP_CFG_TRANSMISSION(void *pHWHandle, void *data, uint16_t length)
{
 8005c38:	b410      	push	{r4}
 8005c3a:	4c0b      	ldr	r4, [pc, #44]	@ (8005c68 <UASPEP_CFG_TRANSMISSION+0x34>)
 8005c3c:	5ce3      	ldrb	r3, [r4, r3]
 8005c3e:	58c4      	ldr	r4, [r0, r3]
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8005c40:	07e4      	lsls	r4, r4, #31
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8005c42:	eb00 0c03 	add.w	ip, r0, r3
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8005c46:	d40c      	bmi.n	8005c62 <UASPEP_CFG_TRANSMISSION+0x2e>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8005c48:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8005c4c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8005c50:	f36f 010f 	bfc	r1, #0, #16
 8005c54:	430a      	orrs	r2, r1
 8005c56:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8005c5a:	58c2      	ldr	r2, [r0, r3]
 8005c5c:	f042 0201 	orr.w	r2, r2, #1
 8005c60:	50c2      	str	r2, [r0, r3]
  }
  else
  {
    /* Nothing to do */
  }
}
 8005c62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c66:	4770      	bx	lr
 8005c68:	0800cd24 	.word	0x0800cd24

08005c6c <UASPEP_CFG_RECEPTION>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_CFG_RECEPTION(void *pHWHandle, void* buffer, uint16_t length)
{
 8005c6c:	b410      	push	{r4}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8005c6e:	68c3      	ldr	r3, [r0, #12]
 8005c70:	4c0c      	ldr	r4, [pc, #48]	@ (8005ca4 <UASPEP_CFG_RECEPTION+0x38>)
 8005c72:	6840      	ldr	r0, [r0, #4]
 8005c74:	5ce3      	ldrb	r3, [r4, r3]
 8005c76:	58c4      	ldr	r4, [r0, r3]
 8005c78:	eb00 0c03 	add.w	ip, r0, r3
 8005c7c:	f024 0401 	bic.w	r4, r4, #1
 8005c80:	50c4      	str	r4, [r0, r3]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8005c82:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8005c86:	f8dc 1004 	ldr.w	r1, [ip, #4]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 8005c8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c8e:	f36f 010f 	bfc	r1, #0, #16
 8005c92:	4311      	orrs	r1, r2
 8005c94:	f8cc 1004 	str.w	r1, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8005c98:	58c2      	ldr	r2, [r0, r3]
 8005c9a:	f042 0201 	orr.w	r2, r2, #1
 8005c9e:	50c2      	str	r2, [r0, r3]
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop
 8005ca4:	0800cd24 	.word	0x0800cd24

08005ca8 <UASPEP_IDLE_ENABLE>:
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8005ca8:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8005caa:	2310      	movs	r3, #16
 8005cac:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cae:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8005cb2:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb6:	e842 3100 	strex	r1, r3, [r2]
 8005cba:	2900      	cmp	r1, #0
 8005cbc:	d1f7      	bne.n	8005cae <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 8005cbe:	4770      	bx	lr

08005cc0 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005cc0:	4a03      	ldr	r2, [pc, #12]	@ (8005cd0 <SystemInit+0x10>)
 8005cc2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8005cc6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005cca:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005cce:	4770      	bx	lr
 8005cd0:	e000ed00 	.word	0xe000ed00

08005cd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005cd4:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8005cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8005d14 <HAL_InitTick+0x40>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	b90b      	cbnz	r3, 8005ce0 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8005cdc:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8005cde:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005ce0:	490d      	ldr	r1, [pc, #52]	@ (8005d18 <HAL_InitTick+0x44>)
 8005ce2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005ce6:	4605      	mov	r5, r0
 8005ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cec:	6808      	ldr	r0, [r1, #0]
 8005cee:	fbb0 f0f3 	udiv	r0, r0, r3
 8005cf2:	f001 f83f 	bl	8006d74 <HAL_SYSTICK_Config>
 8005cf6:	4604      	mov	r4, r0
 8005cf8:	2800      	cmp	r0, #0
 8005cfa:	d1ef      	bne.n	8005cdc <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005cfc:	2d0f      	cmp	r5, #15
 8005cfe:	d8ed      	bhi.n	8005cdc <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005d00:	4602      	mov	r2, r0
 8005d02:	4629      	mov	r1, r5
 8005d04:	f04f 30ff 	mov.w	r0, #4294967295
 8005d08:	f000 ffd8 	bl	8006cbc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005d0c:	4b03      	ldr	r3, [pc, #12]	@ (8005d1c <HAL_InitTick+0x48>)
 8005d0e:	4620      	mov	r0, r4
 8005d10:	601d      	str	r5, [r3, #0]
}
 8005d12:	bd38      	pop	{r3, r4, r5, pc}
 8005d14:	200004f4 	.word	0x200004f4
 8005d18:	200004f0 	.word	0x200004f0
 8005d1c:	200004f8 	.word	0x200004f8

08005d20 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005d20:	4a0a      	ldr	r2, [pc, #40]	@ (8005d4c <HAL_Init+0x2c>)
 8005d22:	6813      	ldr	r3, [r2, #0]
 8005d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
{
 8005d28:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d2a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005d2c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d2e:	f000 ffb3 	bl	8006c98 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005d32:	2004      	movs	r0, #4
 8005d34:	f7ff ffce 	bl	8005cd4 <HAL_InitTick>
 8005d38:	b110      	cbz	r0, 8005d40 <HAL_Init+0x20>
    status = HAL_ERROR;
 8005d3a:	2401      	movs	r4, #1
}
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	bd10      	pop	{r4, pc}
 8005d40:	4604      	mov	r4, r0
    HAL_MspInit();
 8005d42:	f7ff fb23 	bl	800538c <HAL_MspInit>
}
 8005d46:	4620      	mov	r0, r4
 8005d48:	bd10      	pop	{r4, pc}
 8005d4a:	bf00      	nop
 8005d4c:	40022000 	.word	0x40022000

08005d50 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8005d50:	4a03      	ldr	r2, [pc, #12]	@ (8005d60 <HAL_IncTick+0x10>)
 8005d52:	4904      	ldr	r1, [pc, #16]	@ (8005d64 <HAL_IncTick+0x14>)
 8005d54:	6813      	ldr	r3, [r2, #0]
 8005d56:	6809      	ldr	r1, [r1, #0]
 8005d58:	440b      	add	r3, r1
 8005d5a:	6013      	str	r3, [r2, #0]
}
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	20001c1c 	.word	0x20001c1c
 8005d64:	200004f4 	.word	0x200004f4

08005d68 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005d68:	4b01      	ldr	r3, [pc, #4]	@ (8005d70 <HAL_GetTick+0x8>)
 8005d6a:	6818      	ldr	r0, [r3, #0]
}
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	20001c1c 	.word	0x20001c1c

08005d74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005d74:	b538      	push	{r3, r4, r5, lr}
 8005d76:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005d78:	f7ff fff6 	bl	8005d68 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005d7c:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8005d7e:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8005d80:	d002      	beq.n	8005d88 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8005d82:	4b04      	ldr	r3, [pc, #16]	@ (8005d94 <HAL_Delay+0x20>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005d88:	f7ff ffee 	bl	8005d68 <HAL_GetTick>
 8005d8c:	1b40      	subs	r0, r0, r5
 8005d8e:	42a0      	cmp	r0, r4
 8005d90:	d3fa      	bcc.n	8005d88 <HAL_Delay+0x14>
  {
  }
}
 8005d92:	bd38      	pop	{r3, r4, r5, pc}
 8005d94:	200004f4 	.word	0x200004f4

08005d98 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005d98:	b530      	push	{r4, r5, lr}
 8005d9a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8005da0:	2800      	cmp	r0, #0
 8005da2:	f000 80aa 	beq.w	8005efa <HAL_ADC_Init+0x162>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005da6:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 8005da8:	4604      	mov	r4, r0
 8005daa:	2d00      	cmp	r5, #0
 8005dac:	f000 80aa 	beq.w	8005f04 <HAL_ADC_Init+0x16c>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005db0:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005db2:	6893      	ldr	r3, [r2, #8]
 8005db4:	009d      	lsls	r5, r3, #2
 8005db6:	d505      	bpl.n	8005dc4 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005db8:	6893      	ldr	r3, [r2, #8]
 8005dba:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005dbe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005dc2:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005dc4:	6893      	ldr	r3, [r2, #8]
 8005dc6:	00d8      	lsls	r0, r3, #3
 8005dc8:	d419      	bmi.n	8005dfe <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005dca:	4b68      	ldr	r3, [pc, #416]	@ (8005f6c <HAL_ADC_Init+0x1d4>)
 8005dcc:	4868      	ldr	r0, [pc, #416]	@ (8005f70 <HAL_ADC_Init+0x1d8>)
 8005dce:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8005dd0:	6891      	ldr	r1, [r2, #8]
 8005dd2:	099b      	lsrs	r3, r3, #6
 8005dd4:	fba0 0303 	umull	r0, r3, r0, r3
 8005dd8:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 8005ddc:	099b      	lsrs	r3, r3, #6
 8005dde:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8005de2:	3301      	adds	r3, #1
 8005de4:	005b      	lsls	r3, r3, #1
 8005de6:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8005dea:	6091      	str	r1, [r2, #8]
 8005dec:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8005dee:	9b01      	ldr	r3, [sp, #4]
 8005df0:	b12b      	cbz	r3, 8005dfe <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8005df2:	9b01      	ldr	r3, [sp, #4]
 8005df4:	3b01      	subs	r3, #1
 8005df6:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8005df8:	9b01      	ldr	r3, [sp, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d1f9      	bne.n	8005df2 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005dfe:	6893      	ldr	r3, [r2, #8]
 8005e00:	00d9      	lsls	r1, r3, #3
 8005e02:	d47d      	bmi.n	8005f00 <HAL_ADC_Init+0x168>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e04:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005e06:	f043 0310 	orr.w	r3, r3, #16
 8005e0a:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e0c:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005e0e:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e10:	4303      	orrs	r3, r0
 8005e12:	6623      	str	r3, [r4, #96]	@ 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005e14:	6893      	ldr	r3, [r2, #8]
 8005e16:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005e1a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005e1c:	d169      	bne.n	8005ef2 <HAL_ADC_Init+0x15a>
 8005e1e:	06db      	lsls	r3, r3, #27
 8005e20:	d467      	bmi.n	8005ef2 <HAL_ADC_Init+0x15a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005e22:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005e24:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005e28:	f043 0302 	orr.w	r3, r3, #2
 8005e2c:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005e2e:	6893      	ldr	r3, [r2, #8]
 8005e30:	07dd      	lsls	r5, r3, #31
 8005e32:	d409      	bmi.n	8005e48 <HAL_ADC_Init+0xb0>
 8005e34:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f013 0f01 	tst.w	r3, #1
 8005e3e:	4b4d      	ldr	r3, [pc, #308]	@ (8005f74 <HAL_ADC_Init+0x1dc>)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	d101      	bne.n	8005e48 <HAL_ADC_Init+0xb0>
 8005e44:	07d9      	lsls	r1, r3, #31
 8005e46:	d57a      	bpl.n	8005f3e <HAL_ADC_Init+0x1a6>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 8005e48:	68e5      	ldr	r5, [r4, #12]
 8005e4a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005e4c:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 8005e50:	432b      	orrs	r3, r5
 8005e52:	68a5      	ldr	r5, [r4, #8]
 8005e54:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005e56:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005e58:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8005e5a:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005e5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005e62:	d055      	beq.n	8005f10 <HAL_ADC_Init+0x178>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005e64:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005e66:	b121      	cbz	r1, 8005e72 <HAL_ADC_Init+0xda>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 8005e68:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005e6a:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8005e6e:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005e70:	430b      	orrs	r3, r1
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005e72:	68d5      	ldr	r5, [r2, #12]
 8005e74:	4940      	ldr	r1, [pc, #256]	@ (8005f78 <HAL_ADC_Init+0x1e0>)
 8005e76:	4029      	ands	r1, r5
 8005e78:	4319      	orrs	r1, r3
 8005e7a:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005e7c:	6913      	ldr	r3, [r2, #16]
 8005e7e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e80:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8005e84:	430b      	orrs	r3, r1
 8005e86:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005e88:	6893      	ldr	r3, [r2, #8]
 8005e8a:	071b      	lsls	r3, r3, #28
 8005e8c:	d422      	bmi.n	8005ed4 <HAL_ADC_Init+0x13c>
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005e8e:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005e90:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005e94:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005e96:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005e9a:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005e9c:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005ea0:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005ea4:	430b      	orrs	r3, r1

      if (hadc->Init.GainCompensation != 0UL)
 8005ea6:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005ea8:	60d3      	str	r3, [r2, #12]
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005eaa:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8005eac:	2900      	cmp	r1, #0
 8005eae:	d03c      	beq.n	8005f2a <HAL_ADC_Init+0x192>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005eb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005eb4:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005eb6:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8005eba:	f36f 030d 	bfc	r3, #0, #14
 8005ebe:	430b      	orrs	r3, r1
 8005ec0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005ec4:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d040      	beq.n	8005f4e <HAL_ADC_Init+0x1b6>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005ecc:	6913      	ldr	r3, [r2, #16]
 8005ece:	f023 0301 	bic.w	r3, r3, #1
 8005ed2:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005ed4:	6963      	ldr	r3, [r4, #20]
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	d01f      	beq.n	8005f1a <HAL_ADC_Init+0x182>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005eda:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8005edc:	f023 030f 	bic.w	r3, r3, #15
 8005ee0:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005ee2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005ee4:	f023 0303 	bic.w	r3, r3, #3
 8005ee8:	f043 0301 	orr.w	r3, r3, #1
 8005eec:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8005eee:	b003      	add	sp, #12
 8005ef0:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ef2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005ef4:	f043 0310 	orr.w	r3, r3, #16
 8005ef8:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8005efa:	2001      	movs	r0, #1
}
 8005efc:	b003      	add	sp, #12
 8005efe:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f00:	2000      	movs	r0, #0
 8005f02:	e787      	b.n	8005e14 <HAL_ADC_Init+0x7c>
    HAL_ADC_MspInit(hadc);
 8005f04:	f7ff fa64 	bl	80053d0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8005f08:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8005f0a:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 8005f0e:	e74f      	b.n	8005db0 <HAL_ADC_Init+0x18>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005f10:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005f12:	3901      	subs	r1, #1
 8005f14:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8005f18:	e7a4      	b.n	8005e64 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005f1a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8005f1c:	6a23      	ldr	r3, [r4, #32]
 8005f1e:	f021 010f 	bic.w	r1, r1, #15
 8005f22:	3b01      	subs	r3, #1
 8005f24:	430b      	orrs	r3, r1
 8005f26:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f28:	e7db      	b.n	8005ee2 <HAL_ADC_Init+0x14a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005f2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f2e:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005f30:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8005f34:	f36f 030d 	bfc	r3, #0, #14
 8005f38:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8005f3c:	e7c2      	b.n	8005ec4 <HAL_ADC_Init+0x12c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005f3e:	490f      	ldr	r1, [pc, #60]	@ (8005f7c <HAL_ADC_Init+0x1e4>)
 8005f40:	6865      	ldr	r5, [r4, #4]
 8005f42:	688b      	ldr	r3, [r1, #8]
 8005f44:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8005f48:	432b      	orrs	r3, r5
 8005f4a:	608b      	str	r3, [r1, #8]
}
 8005f4c:	e77c      	b.n	8005e48 <HAL_ADC_Init+0xb0>
        MODIFY_REG(hadc->Instance->CFGR2,
 8005f4e:	6911      	ldr	r1, [r2, #16]
 8005f50:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005f52:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8005f54:	f36f 018a 	bfc	r1, #2, #9
 8005f58:	432b      	orrs	r3, r5
 8005f5a:	430b      	orrs	r3, r1
 8005f5c:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8005f5e:	430b      	orrs	r3, r1
 8005f60:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8005f62:	430b      	orrs	r3, r1
 8005f64:	f043 0301 	orr.w	r3, r3, #1
 8005f68:	6113      	str	r3, [r2, #16]
 8005f6a:	e7b3      	b.n	8005ed4 <HAL_ADC_Init+0x13c>
 8005f6c:	200004f0 	.word	0x200004f0
 8005f70:	053e2d63 	.word	0x053e2d63
 8005f74:	50000100 	.word	0x50000100
 8005f78:	fff04007 	.word	0xfff04007
 8005f7c:	50000300 	.word	0x50000300

08005f80 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005f84:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 8005f88:	b082      	sub	sp, #8
 8005f8a:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8005f8c:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8005f8e:	f04f 0000 	mov.w	r0, #0
 8005f92:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8005f94:	f000 812d 	beq.w	80061f2 <HAL_ADC_ConfigChannel+0x272>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005f98:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8005f9a:	2001      	movs	r0, #1
 8005f9c:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005fa0:	6894      	ldr	r4, [r2, #8]
 8005fa2:	0764      	lsls	r4, r4, #29
 8005fa4:	d455      	bmi.n	8006052 <HAL_ADC_ConfigChannel+0xd2>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005fa6:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005fa8:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 8005fac:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005fb0:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 8005fb4:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005fb6:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8005fba:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8005fbe:	f854 500e 	ldr.w	r5, [r4, lr]
 8005fc2:	261f      	movs	r6, #31
 8005fc4:	fa00 f00c 	lsl.w	r0, r0, ip
 8005fc8:	fa06 fc0c 	lsl.w	ip, r6, ip
 8005fcc:	ea25 0c0c 	bic.w	ip, r5, ip
 8005fd0:	ea40 000c 	orr.w	r0, r0, ip
 8005fd4:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005fd8:	6890      	ldr	r0, [r2, #8]
 8005fda:	0747      	lsls	r7, r0, #29
 8005fdc:	d543      	bpl.n	8006066 <HAL_ADC_ConfigChannel+0xe6>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005fde:	6890      	ldr	r0, [r2, #8]
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005fe0:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005fe2:	6894      	ldr	r4, [r2, #8]
 8005fe4:	07e5      	lsls	r5, r4, #31
 8005fe6:	d412      	bmi.n	800600e <HAL_ADC_ConfigChannel+0x8e>
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005fe8:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8005fea:	4cb0      	ldr	r4, [pc, #704]	@ (80062ac <HAL_ADC_ConfigChannel+0x32c>)
 8005fec:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 8005ff0:	f006 0718 	and.w	r7, r6, #24
 8005ff4:	40fc      	lsrs	r4, r7
 8005ff6:	f3c0 0712 	ubfx	r7, r0, #0, #19
 8005ffa:	4004      	ands	r4, r0
 8005ffc:	ea25 0507 	bic.w	r5, r5, r7
 8006000:	432c      	orrs	r4, r5
 8006002:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006006:	4caa      	ldr	r4, [pc, #680]	@ (80062b0 <HAL_ADC_ConfigChannel+0x330>)
 8006008:	42a6      	cmp	r6, r4
 800600a:	f000 80a2 	beq.w	8006152 <HAL_ADC_ConfigChannel+0x1d2>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800600e:	49a9      	ldr	r1, [pc, #676]	@ (80062b4 <HAL_ADC_ConfigChannel+0x334>)
 8006010:	4208      	tst	r0, r1
 8006012:	d01c      	beq.n	800604e <HAL_ADC_ConfigChannel+0xce>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006014:	4ca8      	ldr	r4, [pc, #672]	@ (80062b8 <HAL_ADC_ConfigChannel+0x338>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006016:	4da9      	ldr	r5, [pc, #676]	@ (80062bc <HAL_ADC_ConfigChannel+0x33c>)
 8006018:	68a1      	ldr	r1, [r4, #8]
 800601a:	42a8      	cmp	r0, r5
 800601c:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 8006020:	d074      	beq.n	800610c <HAL_ADC_ConfigChannel+0x18c>
 8006022:	4da7      	ldr	r5, [pc, #668]	@ (80062c0 <HAL_ADC_ConfigChannel+0x340>)
 8006024:	42a8      	cmp	r0, r5
 8006026:	d071      	beq.n	800610c <HAL_ADC_ConfigChannel+0x18c>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006028:	4da6      	ldr	r5, [pc, #664]	@ (80062c4 <HAL_ADC_ConfigChannel+0x344>)
 800602a:	42a8      	cmp	r0, r5
 800602c:	f000 80e5 	beq.w	80061fa <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006030:	4da5      	ldr	r5, [pc, #660]	@ (80062c8 <HAL_ADC_ConfigChannel+0x348>)
 8006032:	42a8      	cmp	r0, r5
 8006034:	d10b      	bne.n	800604e <HAL_ADC_ConfigChannel+0xce>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006036:	0249      	lsls	r1, r1, #9
 8006038:	d409      	bmi.n	800604e <HAL_ADC_ConfigChannel+0xce>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800603a:	49a4      	ldr	r1, [pc, #656]	@ (80062cc <HAL_ADC_ConfigChannel+0x34c>)
 800603c:	428a      	cmp	r2, r1
 800603e:	d006      	beq.n	800604e <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006040:	68a2      	ldr	r2, [r4, #8]
 8006042:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8006046:	4332      	orrs	r2, r6
 8006048:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800604c:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800604e:	2000      	movs	r0, #0
 8006050:	e003      	b.n	800605a <HAL_ADC_ConfigChannel+0xda>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006052:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006054:	f042 0220 	orr.w	r2, r2, #32
 8006058:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800605a:	2200      	movs	r2, #0
 800605c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8006060:	b002      	add	sp, #8
 8006062:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006066:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006068:	6808      	ldr	r0, [r1, #0]
 800606a:	0726      	lsls	r6, r4, #28
 800606c:	d4b9      	bmi.n	8005fe2 <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800606e:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8006070:	f3c0 5604 	ubfx	r6, r0, #20, #5
 8006074:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006076:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 8006078:	40b4      	lsls	r4, r6
 800607a:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800607e:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8006082:	ea6f 0404 	mvn.w	r4, r4
 8006086:	f000 8107 	beq.w	8006298 <HAL_ADC_ConfigChannel+0x318>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800608a:	f102 0714 	add.w	r7, r2, #20
  MODIFY_REG(*preg,
 800608e:	40b5      	lsls	r5, r6
 8006090:	583e      	ldr	r6, [r7, r0]
 8006092:	4034      	ands	r4, r6
 8006094:	432c      	orrs	r4, r5
 8006096:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006098:	6950      	ldr	r0, [r2, #20]
 800609a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800609e:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80060a0:	e9d1 6404 	ldrd	r6, r4, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80060a4:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80060a6:	68d5      	ldr	r5, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80060a8:	2e04      	cmp	r6, #4
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80060aa:	4607      	mov	r7, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80060ac:	f000 80c8 	beq.w	8006240 <HAL_ADC_ConfigChannel+0x2c0>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80060b0:	f3c5 05c1 	ubfx	r5, r5, #3, #2
 80060b4:	006d      	lsls	r5, r5, #1
  MODIFY_REG(*preg,
 80060b6:	f000 47f8 	and.w	r7, r0, #2080374784	@ 0x7c000000
 80060ba:	fa04 f005 	lsl.w	r0, r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060be:	f102 0460 	add.w	r4, r2, #96	@ 0x60
  MODIFY_REG(*preg,
 80060c2:	4d83      	ldr	r5, [pc, #524]	@ (80062d0 <HAL_ADC_ConfigChannel+0x350>)
 80060c4:	f854 c026 	ldr.w	ip, [r4, r6, lsl #2]
 80060c8:	ea0c 0505 	and.w	r5, ip, r5
 80060cc:	433d      	orrs	r5, r7
 80060ce:	4328      	orrs	r0, r5
 80060d0:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80060d4:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060d8:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 80060da:	698e      	ldr	r6, [r1, #24]
 80060dc:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 80060e0:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 80060e4:	4330      	orrs	r0, r6
 80060e6:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060ea:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80060ec:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 80060ee:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80060f2:	f1a5 0501 	sub.w	r5, r5, #1
 80060f6:	fab5 f585 	clz	r5, r5
 80060fa:	096d      	lsrs	r5, r5, #5
 80060fc:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8006100:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8006104:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006108:	6808      	ldr	r0, [r1, #0]
}
 800610a:	e76a      	b.n	8005fe2 <HAL_ADC_ConfigChannel+0x62>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800610c:	020c      	lsls	r4, r1, #8
 800610e:	d49e      	bmi.n	800604e <HAL_ADC_ConfigChannel+0xce>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006110:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8006114:	d19b      	bne.n	800604e <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006116:	4968      	ldr	r1, [pc, #416]	@ (80062b8 <HAL_ADC_ConfigChannel+0x338>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006118:	486e      	ldr	r0, [pc, #440]	@ (80062d4 <HAL_ADC_ConfigChannel+0x354>)
 800611a:	688a      	ldr	r2, [r1, #8]
 800611c:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8006120:	4332      	orrs	r2, r6
 8006122:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8006126:	608a      	str	r2, [r1, #8]
 8006128:	6802      	ldr	r2, [r0, #0]
 800612a:	496b      	ldr	r1, [pc, #428]	@ (80062d8 <HAL_ADC_ConfigChannel+0x358>)
 800612c:	0992      	lsrs	r2, r2, #6
 800612e:	fba1 1202 	umull	r1, r2, r1, r2
 8006132:	0992      	lsrs	r2, r2, #6
 8006134:	3201      	adds	r2, #1
 8006136:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800613a:	0092      	lsls	r2, r2, #2
 800613c:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800613e:	9a01      	ldr	r2, [sp, #4]
 8006140:	2a00      	cmp	r2, #0
 8006142:	d084      	beq.n	800604e <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 8006144:	9a01      	ldr	r2, [sp, #4]
 8006146:	3a01      	subs	r2, #1
 8006148:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800614a:	9a01      	ldr	r2, [sp, #4]
 800614c:	2a00      	cmp	r2, #0
 800614e:	d1f9      	bne.n	8006144 <HAL_ADC_ConfigChannel+0x1c4>
 8006150:	e77d      	b.n	800604e <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006152:	2f00      	cmp	r7, #0
 8006154:	d060      	beq.n	8006218 <HAL_ADC_ConfigChannel+0x298>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006156:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800615a:	2c00      	cmp	r4, #0
 800615c:	f000 80be 	beq.w	80062dc <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8006160:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006164:	3401      	adds	r4, #1
 8006166:	f004 041f 	and.w	r4, r4, #31
 800616a:	2c09      	cmp	r4, #9
 800616c:	f240 80b6 	bls.w	80062dc <HAL_ADC_ConfigChannel+0x35c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006170:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8006174:	2c00      	cmp	r4, #0
 8006176:	f000 8157 	beq.w	8006428 <HAL_ADC_ConfigChannel+0x4a8>
  return __builtin_clz(value);
 800617a:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800617e:	3401      	adds	r4, #1
 8006180:	06a4      	lsls	r4, r4, #26
 8006182:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006186:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800618a:	2d00      	cmp	r5, #0
 800618c:	f000 8156 	beq.w	800643c <HAL_ADC_ConfigChannel+0x4bc>
  return __builtin_clz(value);
 8006190:	fab5 f585 	clz	r5, r5
 8006194:	3501      	adds	r5, #1
 8006196:	f005 051f 	and.w	r5, r5, #31
 800619a:	2601      	movs	r6, #1
 800619c:	fa06 f505 	lsl.w	r5, r6, r5
 80061a0:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061a2:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80061a6:	2800      	cmp	r0, #0
 80061a8:	f000 8146 	beq.w	8006438 <HAL_ADC_ConfigChannel+0x4b8>
  return __builtin_clz(value);
 80061ac:	fab0 f080 	clz	r0, r0
 80061b0:	1c45      	adds	r5, r0, #1
 80061b2:	f005 051f 	and.w	r5, r5, #31
 80061b6:	2003      	movs	r0, #3
 80061b8:	f06f 061d 	mvn.w	r6, #29
 80061bc:	fb10 6005 	smlabb	r0, r0, r5, r6
 80061c0:	0500      	lsls	r0, r0, #20
 80061c2:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80061c6:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80061c8:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 80061ca:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80061cc:	f005 0504 	and.w	r5, r5, #4
 80061d0:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 80061d4:	f3c0 5004 	ubfx	r0, r0, #20, #5
 80061d8:	fa04 f700 	lsl.w	r7, r4, r0
 80061dc:	f04f 0c07 	mov.w	ip, #7
 80061e0:	5974      	ldr	r4, [r6, r5]
 80061e2:	fa0c f000 	lsl.w	r0, ip, r0
 80061e6:	ea24 0000 	bic.w	r0, r4, r0
 80061ea:	4338      	orrs	r0, r7
 80061ec:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80061ee:	6808      	ldr	r0, [r1, #0]
}
 80061f0:	e70d      	b.n	800600e <HAL_ADC_ConfigChannel+0x8e>
  __HAL_LOCK(hadc);
 80061f2:	2002      	movs	r0, #2
}
 80061f4:	b002      	add	sp, #8
 80061f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80061fa:	01c8      	lsls	r0, r1, #7
 80061fc:	f53f af27 	bmi.w	800604e <HAL_ADC_ConfigChannel+0xce>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006200:	4932      	ldr	r1, [pc, #200]	@ (80062cc <HAL_ADC_ConfigChannel+0x34c>)
 8006202:	428a      	cmp	r2, r1
 8006204:	f43f af23 	beq.w	800604e <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006208:	68a2      	ldr	r2, [r4, #8]
 800620a:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800620e:	4332      	orrs	r2, r6
 8006210:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8006214:	60a2      	str	r2, [r4, #8]
}
 8006216:	e71a      	b.n	800604e <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006218:	0e80      	lsrs	r0, r0, #26
 800621a:	3001      	adds	r0, #1
 800621c:	f000 051f 	and.w	r5, r0, #31
 8006220:	2401      	movs	r4, #1
 8006222:	0680      	lsls	r0, r0, #26
 8006224:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8006228:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800622a:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800622c:	ea44 0400 	orr.w	r4, r4, r0
 8006230:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006234:	d977      	bls.n	8006326 <HAL_ADC_ConfigChannel+0x3a6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006236:	381e      	subs	r0, #30
 8006238:	0500      	lsls	r0, r0, #20
 800623a:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 800623e:	e7c2      	b.n	80061c6 <HAL_ADC_ConfigChannel+0x246>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006240:	6e14      	ldr	r4, [r2, #96]	@ 0x60
 8006242:	6e14      	ldr	r4, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006244:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006248:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800624c:	2d00      	cmp	r5, #0
 800624e:	d16c      	bne.n	800632a <HAL_ADC_ConfigChannel+0x3aa>
 8006250:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006254:	4284      	cmp	r4, r0
 8006256:	f000 80a0 	beq.w	800639a <HAL_ADC_ConfigChannel+0x41a>
 800625a:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 800625c:	6e55      	ldr	r5, [r2, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800625e:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006262:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8006266:	f102 0e64 	add.w	lr, r2, #100	@ 0x64
 800626a:	4285      	cmp	r5, r0
 800626c:	f000 80c0 	beq.w	80063f0 <HAL_ADC_ConfigChannel+0x470>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006270:	68a5      	ldr	r5, [r4, #8]
 8006272:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006274:	f104 0c08 	add.w	ip, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006278:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800627c:	4285      	cmp	r5, r0
 800627e:	f000 80a1 	beq.w	80063c4 <HAL_ADC_ConfigChannel+0x444>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006282:	68e5      	ldr	r5, [r4, #12]
 8006284:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006286:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800628a:	f3c5 6484 	ubfx	r4, r5, #26, #5
 800628e:	42a0      	cmp	r0, r4
 8006290:	f000 80c4 	beq.w	800641c <HAL_ADC_ConfigChannel+0x49c>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006294:	4638      	mov	r0, r7
 8006296:	e6a4      	b.n	8005fe2 <HAL_ADC_ConfigChannel+0x62>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006298:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 800629c:	5835      	ldr	r5, [r6, r0]
 800629e:	402c      	ands	r4, r5
 80062a0:	5034      	str	r4, [r6, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80062a2:	6950      	ldr	r0, [r2, #20]
 80062a4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80062a8:	6150      	str	r0, [r2, #20]
}
 80062aa:	e6f9      	b.n	80060a0 <HAL_ADC_ConfigChannel+0x120>
 80062ac:	0007ffff 	.word	0x0007ffff
 80062b0:	407f0000 	.word	0x407f0000
 80062b4:	80080000 	.word	0x80080000
 80062b8:	50000300 	.word	0x50000300
 80062bc:	c3210000 	.word	0xc3210000
 80062c0:	90c00010 	.word	0x90c00010
 80062c4:	c7520000 	.word	0xc7520000
 80062c8:	cb840000 	.word	0xcb840000
 80062cc:	50000100 	.word	0x50000100
 80062d0:	03fff000 	.word	0x03fff000
 80062d4:	200004f0 	.word	0x200004f0
 80062d8:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062dc:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80062e0:	2c00      	cmp	r4, #0
 80062e2:	f000 80b7 	beq.w	8006454 <HAL_ADC_ConfigChannel+0x4d4>
  return __builtin_clz(value);
 80062e6:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80062ea:	3401      	adds	r4, #1
 80062ec:	06a4      	lsls	r4, r4, #26
 80062ee:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062f2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80062f6:	2d00      	cmp	r5, #0
 80062f8:	f000 80aa 	beq.w	8006450 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 80062fc:	fab5 f585 	clz	r5, r5
 8006300:	3501      	adds	r5, #1
 8006302:	f005 051f 	and.w	r5, r5, #31
 8006306:	2601      	movs	r6, #1
 8006308:	fa06 f505 	lsl.w	r5, r6, r5
 800630c:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800630e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8006312:	2800      	cmp	r0, #0
 8006314:	f000 8099 	beq.w	800644a <HAL_ADC_ConfigChannel+0x4ca>
  return __builtin_clz(value);
 8006318:	fab0 f080 	clz	r0, r0
 800631c:	3001      	adds	r0, #1
 800631e:	f000 001f 	and.w	r0, r0, #31
 8006322:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8006326:	0500      	lsls	r0, r0, #20
 8006328:	e74d      	b.n	80061c6 <HAL_ADC_ConfigChannel+0x246>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800632a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800632e:	b11d      	cbz	r5, 8006338 <HAL_ADC_ConfigChannel+0x3b8>
  return __builtin_clz(value);
 8006330:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006334:	42ac      	cmp	r4, r5
 8006336:	d030      	beq.n	800639a <HAL_ADC_ConfigChannel+0x41a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006338:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 800633a:	6e55      	ldr	r5, [r2, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800633c:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006340:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8006344:	f102 0e64 	add.w	lr, r2, #100	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006348:	fa97 f6a7 	rbit	r6, r7
 800634c:	f104 0c08 	add.w	ip, r4, #8
 8006350:	46e0      	mov	r8, ip
  if (value == 0U)
 8006352:	2e00      	cmp	r6, #0
 8006354:	d074      	beq.n	8006440 <HAL_ADC_ConfigChannel+0x4c0>
  return __builtin_clz(value);
 8006356:	fab6 f686 	clz	r6, r6
 800635a:	42ae      	cmp	r6, r5
 800635c:	d04a      	beq.n	80063f4 <HAL_ADC_ConfigChannel+0x474>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800635e:	f8dc 5000 	ldr.w	r5, [ip]
 8006362:	f8dc 5000 	ldr.w	r5, [ip]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006366:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800636a:	fa97 fea7 	rbit	lr, r7
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800636e:	f104 060c 	add.w	r6, r4, #12
 8006372:	46b0      	mov	r8, r6
  if (value == 0U)
 8006374:	f1be 0f00 	cmp.w	lr, #0
 8006378:	d059      	beq.n	800642e <HAL_ADC_ConfigChannel+0x4ae>
  return __builtin_clz(value);
 800637a:	fabe fe8e 	clz	lr, lr
 800637e:	45ae      	cmp	lr, r5
 8006380:	d022      	beq.n	80063c8 <HAL_ADC_ConfigChannel+0x448>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006382:	6834      	ldr	r4, [r6, #0]
 8006384:	6834      	ldr	r4, [r6, #0]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006386:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800638a:	fa97 f5a7 	rbit	r5, r7
  if (value == 0U)
 800638e:	2d00      	cmp	r5, #0
 8006390:	f43f ae27 	beq.w	8005fe2 <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 8006394:	fab5 f085 	clz	r0, r5
 8006398:	e779      	b.n	800628e <HAL_ADC_ConfigChannel+0x30e>
  MODIFY_REG(*preg,
 800639a:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 800639c:	4614      	mov	r4, r2
 800639e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80063a2:	f844 0f60 	str.w	r0, [r4, #96]!
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80063a6:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80063a8:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80063aa:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 80063ac:	f3c7 0612 	ubfx	r6, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063b0:	f102 0e64 	add.w	lr, r2, #100	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80063b4:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80063b8:	4638      	mov	r0, r7
 80063ba:	2e00      	cmp	r6, #0
 80063bc:	d1c4      	bne.n	8006348 <HAL_ADC_ConfigChannel+0x3c8>
 80063be:	f3c7 6084 	ubfx	r0, r7, #26, #5
 80063c2:	e752      	b.n	800626a <HAL_ADC_ConfigChannel+0x2ea>
 80063c4:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 80063c8:	f8dc 0000 	ldr.w	r0, [ip]
 80063cc:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80063d0:	f8cc 0000 	str.w	r0, [ip]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80063d4:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80063d6:	68e0      	ldr	r0, [r4, #12]
 80063d8:	68e4      	ldr	r4, [r4, #12]
 80063da:	f3c7 0512 	ubfx	r5, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063de:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80063e0:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80063e4:	4638      	mov	r0, r7
 80063e6:	2d00      	cmp	r5, #0
 80063e8:	d1cf      	bne.n	800638a <HAL_ADC_ConfigChannel+0x40a>
 80063ea:	f3c7 6084 	ubfx	r0, r7, #26, #5
 80063ee:	e74e      	b.n	800628e <HAL_ADC_ConfigChannel+0x30e>
 80063f0:	f104 0808 	add.w	r8, r4, #8
  MODIFY_REG(*preg,
 80063f4:	f8de 0000 	ldr.w	r0, [lr]
 80063f8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80063fc:	f8ce 0000 	str.w	r0, [lr]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006400:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006402:	68a0      	ldr	r0, [r4, #8]
 8006404:	68a5      	ldr	r5, [r4, #8]
 8006406:	f3c7 0612 	ubfx	r6, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800640a:	46c4      	mov	ip, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800640c:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006410:	4638      	mov	r0, r7
 8006412:	2e00      	cmp	r6, #0
 8006414:	d1a9      	bne.n	800636a <HAL_ADC_ConfigChannel+0x3ea>
 8006416:	f3c7 6084 	ubfx	r0, r7, #26, #5
 800641a:	e72f      	b.n	800627c <HAL_ADC_ConfigChannel+0x2fc>
  MODIFY_REG(*preg,
 800641c:	6830      	ldr	r0, [r6, #0]
 800641e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8006422:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006424:	6808      	ldr	r0, [r1, #0]
}
 8006426:	e5dc      	b.n	8005fe2 <HAL_ADC_ConfigChannel+0x62>
 8006428:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 800642c:	e6ab      	b.n	8006186 <HAL_ADC_ConfigChannel+0x206>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800642e:	68e5      	ldr	r5, [r4, #12]
 8006430:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006432:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8006436:	e7a8      	b.n	800638a <HAL_ADC_ConfigChannel+0x40a>
 8006438:	4808      	ldr	r0, [pc, #32]	@ (800645c <HAL_ADC_ConfigChannel+0x4dc>)
 800643a:	e6c4      	b.n	80061c6 <HAL_ADC_ConfigChannel+0x246>
 800643c:	2502      	movs	r5, #2
 800643e:	e6af      	b.n	80061a0 <HAL_ADC_ConfigChannel+0x220>
 8006440:	68a5      	ldr	r5, [r4, #8]
 8006442:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006444:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8006448:	e78f      	b.n	800636a <HAL_ADC_ConfigChannel+0x3ea>
 800644a:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 800644e:	e6ba      	b.n	80061c6 <HAL_ADC_ConfigChannel+0x246>
 8006450:	2502      	movs	r5, #2
 8006452:	e75b      	b.n	800630c <HAL_ADC_ConfigChannel+0x38c>
 8006454:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8006458:	e74b      	b.n	80062f2 <HAL_ADC_ConfigChannel+0x372>
 800645a:	bf00      	nop
 800645c:	fe500000 	.word	0xfe500000

08006460 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8006460:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006464:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 8006468:	b083      	sub	sp, #12
 800646a:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 800646c:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 800646e:	f04f 0000 	mov.w	r0, #0
 8006472:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8006474:	f000 8175 	beq.w	8006762 <HAL_ADCEx_InjectedConfigChannel+0x302>
 8006478:	2301      	movs	r3, #1
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800647a:	6955      	ldr	r5, [r2, #20]
  __HAL_LOCK(hadc);
 800647c:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8006480:	e9d1 4000 	ldrd	r4, r0, [r1]

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8006484:	6813      	ldr	r3, [r2, #0]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8006486:	2d00      	cmp	r5, #0
 8006488:	d072      	beq.n	8006570 <HAL_ADCEx_InjectedConfigChannel+0x110>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 800648a:	6a0d      	ldr	r5, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800648c:	2d01      	cmp	r5, #1
 800648e:	d06f      	beq.n	8006570 <HAL_ADCEx_InjectedConfigChannel+0x110>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8006490:	6e97      	ldr	r7, [r2, #104]	@ 0x68
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8006492:	f000 001f 	and.w	r0, r0, #31
 8006496:	f3c4 6684 	ubfx	r6, r4, #26, #5
 800649a:	4086      	lsls	r6, r0
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800649c:	2f00      	cmp	r7, #0
 800649e:	f040 811a 	bne.w	80066d6 <HAL_ADCEx_InjectedConfigChannel+0x276>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80064a2:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80064a4:	3d01      	subs	r5, #1
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80064a6:	2800      	cmp	r0, #0
 80064a8:	f000 821e 	beq.w	80068e8 <HAL_ADCEx_InjectedConfigChannel+0x488>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80064ac:	6acf      	ldr	r7, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80064ae:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
 80064b2:	4328      	orrs	r0, r5
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80064b4:	4338      	orrs	r0, r7
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80064b6:	4330      	orrs	r0, r6
 80064b8:	e9c2 0519 	strd	r0, r5, [r2, #100]	@ 0x64
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80064bc:	6898      	ldr	r0, [r3, #8]
 80064be:	0700      	lsls	r0, r0, #28
 80064c0:	d410      	bmi.n	80064e4 <HAL_ADCEx_InjectedConfigChannel+0x84>
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80064c2:	f891 0026 	ldrb.w	r0, [r1, #38]	@ 0x26
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 80064c6:	f891 5025 	ldrb.w	r5, [r1, #37]	@ 0x25
      MODIFY_REG(hadc->Instance->CFGR,
 80064ca:	0540      	lsls	r0, r0, #21
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 80064cc:	2d00      	cmp	r5, #0
 80064ce:	f040 80f7 	bne.w	80066c0 <HAL_ADCEx_InjectedConfigChannel+0x260>
      MODIFY_REG(hadc->Instance->CFGR,
 80064d2:	68dd      	ldr	r5, [r3, #12]
 80064d4:	f891 6024 	ldrb.w	r6, [r1, #36]	@ 0x24
 80064d8:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 80064dc:	ea40 5006 	orr.w	r0, r0, r6, lsl #20
 80064e0:	4328      	orrs	r0, r5
 80064e2:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80064e4:	6898      	ldr	r0, [r3, #8]
 80064e6:	f010 0004 	ands.w	r0, r0, #4
 80064ea:	d057      	beq.n	800659c <HAL_ADCEx_InjectedConfigChannel+0x13c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80064ec:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80064ee:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80064f0:	689d      	ldr	r5, [r3, #8]
 80064f2:	07ee      	lsls	r6, r5, #31
 80064f4:	d414      	bmi.n	8006520 <HAL_ADCEx_InjectedConfigChannel+0xc0>
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 80064f6:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80064f8:	4da3      	ldr	r5, [pc, #652]	@ (8006788 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 80064fa:	f8d3 60b0 	ldr.w	r6, [r3, #176]	@ 0xb0
 80064fe:	f007 0c18 	and.w	ip, r7, #24
 8006502:	fa25 f50c 	lsr.w	r5, r5, ip
 8006506:	f3c4 0e12 	ubfx	lr, r4, #0, #19
 800650a:	4025      	ands	r5, r4
 800650c:	ea26 0c0e 	bic.w	ip, r6, lr
 8006510:	ea45 050c 	orr.w	r5, r5, ip
 8006514:	f8c3 50b0 	str.w	r5, [r3, #176]	@ 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006518:	4d9c      	ldr	r5, [pc, #624]	@ (800678c <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 800651a:	42af      	cmp	r7, r5
 800651c:	f000 80f6 	beq.w	800670c <HAL_ADCEx_InjectedConfigChannel+0x2ac>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8006520:	499b      	ldr	r1, [pc, #620]	@ (8006790 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8006522:	420c      	tst	r4, r1
 8006524:	d01e      	beq.n	8006564 <HAL_ADCEx_InjectedConfigChannel+0x104>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006526:	4e9b      	ldr	r6, [pc, #620]	@ (8006794 <HAL_ADCEx_InjectedConfigChannel+0x334>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8006528:	4d9b      	ldr	r5, [pc, #620]	@ (8006798 <HAL_ADCEx_InjectedConfigChannel+0x338>)
 800652a:	68b1      	ldr	r1, [r6, #8]
 800652c:	42ac      	cmp	r4, r5
 800652e:	f001 77e0 	and.w	r7, r1, #29360128	@ 0x1c00000
 8006532:	f000 809f 	beq.w	8006674 <HAL_ADCEx_InjectedConfigChannel+0x214>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006536:	4d99      	ldr	r5, [pc, #612]	@ (800679c <HAL_ADCEx_InjectedConfigChannel+0x33c>)
 8006538:	42ac      	cmp	r4, r5
 800653a:	f000 809b 	beq.w	8006674 <HAL_ADCEx_InjectedConfigChannel+0x214>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 800653e:	4d98      	ldr	r5, [pc, #608]	@ (80067a0 <HAL_ADCEx_InjectedConfigChannel+0x340>)
 8006540:	42ac      	cmp	r4, r5
 8006542:	f000 8112 	beq.w	800676a <HAL_ADCEx_InjectedConfigChannel+0x30a>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8006546:	4d97      	ldr	r5, [pc, #604]	@ (80067a4 <HAL_ADCEx_InjectedConfigChannel+0x344>)
 8006548:	42ac      	cmp	r4, r5
 800654a:	d10b      	bne.n	8006564 <HAL_ADCEx_InjectedConfigChannel+0x104>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800654c:	0249      	lsls	r1, r1, #9
 800654e:	d409      	bmi.n	8006564 <HAL_ADCEx_InjectedConfigChannel+0x104>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8006550:	4995      	ldr	r1, [pc, #596]	@ (80067a8 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8006552:	428b      	cmp	r3, r1
 8006554:	d006      	beq.n	8006564 <HAL_ADCEx_InjectedConfigChannel+0x104>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006556:	68b3      	ldr	r3, [r6, #8]
 8006558:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 800655c:	433b      	orrs	r3, r7
 800655e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006562:	60b3      	str	r3, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006564:	2300      	movs	r3, #0
 8006566:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800656a:	b003      	add	sp, #12
 800656c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8006570:	2809      	cmp	r0, #9
 8006572:	d1a3      	bne.n	80064bc <HAL_ADCEx_InjectedConfigChannel+0x5c>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8006574:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8006576:	0c65      	lsrs	r5, r4, #17
 8006578:	f405 5578 	and.w	r5, r5, #15872	@ 0x3e00
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800657c:	b120      	cbz	r0, 8006588 <HAL_ADCEx_InjectedConfigChannel+0x128>
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800657e:	6ace      	ldr	r6, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8006580:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8006584:	4330      	orrs	r0, r6
 8006586:	4305      	orrs	r5, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8006588:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800658a:	4e88      	ldr	r6, [pc, #544]	@ (80067ac <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 800658c:	4030      	ands	r0, r6
 800658e:	4328      	orrs	r0, r5
 8006590:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006592:	6898      	ldr	r0, [r3, #8]
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8006594:	6655      	str	r5, [r2, #100]	@ 0x64
 8006596:	0700      	lsls	r0, r0, #28
 8006598:	d4a4      	bmi.n	80064e4 <HAL_ADCEx_InjectedConfigChannel+0x84>
 800659a:	e792      	b.n	80064c2 <HAL_ADCEx_InjectedConfigChannel+0x62>
 800659c:	689d      	ldr	r5, [r3, #8]
 800659e:	072f      	lsls	r7, r5, #28
 80065a0:	d4a6      	bmi.n	80064f0 <HAL_ADCEx_InjectedConfigChannel+0x90>
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80065a2:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 80065a4:	f891 0025 	ldrb.w	r0, [r1, #37]	@ 0x25
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80065a8:	2d00      	cmp	r5, #0
 80065aa:	f040 80a6 	bne.w	80066fa <HAL_ADCEx_InjectedConfigChannel+0x29a>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80065ae:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80065b0:	68d8      	ldr	r0, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80065b2:	f000 819b 	beq.w	80068ec <HAL_ADCEx_InjectedConfigChannel+0x48c>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80065b6:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 80065ba:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80065bc:	2000      	movs	r0, #0
    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 80065be:	f891 5030 	ldrb.w	r5, [r1, #48]	@ 0x30
 80065c2:	2d01      	cmp	r5, #1
 80065c4:	f000 8185 	beq.w	80068d2 <HAL_ADCEx_InjectedConfigChannel+0x472>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 80065c8:	691d      	ldr	r5, [r3, #16]
 80065ca:	f025 0502 	bic.w	r5, r5, #2
 80065ce:	611d      	str	r5, [r3, #16]
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80065d0:	688e      	ldr	r6, [r1, #8]
  MODIFY_REG(*preg,
 80065d2:	f3c4 5704 	ubfx	r7, r4, #20, #5
 80065d6:	2507      	movs	r5, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80065d8:	0de4      	lsrs	r4, r4, #23
  MODIFY_REG(*preg,
 80065da:	40bd      	lsls	r5, r7
 80065dc:	f1b6 4f00 	cmp.w	r6, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80065e0:	f004 0404 	and.w	r4, r4, #4
  MODIFY_REG(*preg,
 80065e4:	ea6f 0505 	mvn.w	r5, r5
 80065e8:	f000 8169 	beq.w	80068be <HAL_ADCEx_InjectedConfigChannel+0x45e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80065ec:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 80065f0:	40be      	lsls	r6, r7
 80065f2:	f85c 7004 	ldr.w	r7, [ip, r4]
 80065f6:	403d      	ands	r5, r7
 80065f8:	4335      	orrs	r5, r6
 80065fa:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80065fe:	695c      	ldr	r4, [r3, #20]
 8006600:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8006604:	615c      	str	r4, [r3, #20]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8006606:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8006608:	680c      	ldr	r4, [r1, #0]
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 800660a:	694d      	ldr	r5, [r1, #20]
 800660c:	68de      	ldr	r6, [r3, #12]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800660e:	2f04      	cmp	r7, #4
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8006610:	46a4      	mov	ip, r4
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8006612:	f000 810c 	beq.w	800682e <HAL_ADCEx_InjectedConfigChannel+0x3ce>
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8006616:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 800661a:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 800661c:	f004 4cf8 	and.w	ip, r4, #2080374784	@ 0x7c000000
 8006620:	fa05 f406 	lsl.w	r4, r5, r6
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006624:	f103 0560 	add.w	r5, r3, #96	@ 0x60
  MODIFY_REG(*preg,
 8006628:	4e61      	ldr	r6, [pc, #388]	@ (80067b0 <HAL_ADCEx_InjectedConfigChannel+0x350>)
 800662a:	f855 e027 	ldr.w	lr, [r5, r7, lsl #2]
 800662e:	ea0e 0606 	and.w	r6, lr, r6
 8006632:	ea46 060c 	orr.w	r6, r6, ip
 8006636:	4334      	orrs	r4, r6
 8006638:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 800663c:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006640:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 8006642:	698e      	ldr	r6, [r1, #24]
 8006644:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8006648:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 800664c:	4334      	orrs	r4, r6
 800664e:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006652:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8006654:	7f0e      	ldrb	r6, [r1, #28]
  MODIFY_REG(*preg,
 8006656:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 800665a:	f1a6 0601 	sub.w	r6, r6, #1
 800665e:	fab6 f686 	clz	r6, r6
 8006662:	0976      	lsrs	r6, r6, #5
 8006664:	f024 7400 	bic.w	r4, r4, #33554432	@ 0x2000000
 8006668:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 800666c:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8006670:	680c      	ldr	r4, [r1, #0]
}
 8006672:	e73d      	b.n	80064f0 <HAL_ADCEx_InjectedConfigChannel+0x90>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006674:	020d      	lsls	r5, r1, #8
 8006676:	f53f af75 	bmi.w	8006564 <HAL_ADCEx_InjectedConfigChannel+0x104>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800667a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800667e:	f47f af71 	bne.w	8006564 <HAL_ADCEx_InjectedConfigChannel+0x104>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006682:	4944      	ldr	r1, [pc, #272]	@ (8006794 <HAL_ADCEx_InjectedConfigChannel+0x334>)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8006684:	4c4b      	ldr	r4, [pc, #300]	@ (80067b4 <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8006686:	688b      	ldr	r3, [r1, #8]
 8006688:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 800668c:	433b      	orrs	r3, r7
 800668e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006692:	608b      	str	r3, [r1, #8]
 8006694:	6823      	ldr	r3, [r4, #0]
 8006696:	4948      	ldr	r1, [pc, #288]	@ (80067b8 <HAL_ADCEx_InjectedConfigChannel+0x358>)
 8006698:	099b      	lsrs	r3, r3, #6
 800669a:	fba1 1303 	umull	r1, r3, r1, r3
 800669e:	099b      	lsrs	r3, r3, #6
 80066a0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 80066a8:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 80066aa:	9b01      	ldr	r3, [sp, #4]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	f43f af59 	beq.w	8006564 <HAL_ADCEx_InjectedConfigChannel+0x104>
          wait_loop_index--;
 80066b2:	9b01      	ldr	r3, [sp, #4]
 80066b4:	3b01      	subs	r3, #1
 80066b6:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 80066b8:	9b01      	ldr	r3, [sp, #4]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d1f9      	bne.n	80066b2 <HAL_ADCEx_InjectedConfigChannel+0x252>
 80066be:	e751      	b.n	8006564 <HAL_ADCEx_InjectedConfigChannel+0x104>
      MODIFY_REG(hadc->Instance->CFGR,
 80066c0:	68dd      	ldr	r5, [r3, #12]
 80066c2:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 80066c6:	4328      	orrs	r0, r5
 80066c8:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80066ca:	6898      	ldr	r0, [r3, #8]
 80066cc:	f010 0004 	ands.w	r0, r0, #4
 80066d0:	f43f af64 	beq.w	800659c <HAL_ADCEx_InjectedConfigChannel+0x13c>
 80066d4:	e70a      	b.n	80064ec <HAL_ADCEx_InjectedConfigChannel+0x8c>
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80066d6:	6e55      	ldr	r5, [r2, #100]	@ 0x64
    hadc->InjectionConfig.ChannelCount--;
 80066d8:	3f01      	subs	r7, #1
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80066da:	4335      	orrs	r5, r6
    hadc->InjectionConfig.ChannelCount--;
 80066dc:	6697      	str	r7, [r2, #104]	@ 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80066de:	6655      	str	r5, [r2, #100]	@ 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80066e0:	2f00      	cmp	r7, #0
 80066e2:	f47f aeeb 	bne.w	80064bc <HAL_ADCEx_InjectedConfigChannel+0x5c>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80066e6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80066e8:	4e30      	ldr	r6, [pc, #192]	@ (80067ac <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 80066ea:	4030      	ands	r0, r6
 80066ec:	4328      	orrs	r0, r5
 80066ee:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80066f0:	6898      	ldr	r0, [r3, #8]
 80066f2:	0700      	lsls	r0, r0, #28
 80066f4:	f53f aef6 	bmi.w	80064e4 <HAL_ADCEx_InjectedConfigChannel+0x84>
 80066f8:	e6e3      	b.n	80064c2 <HAL_ADCEx_InjectedConfigChannel+0x62>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80066fa:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 80066fc:	2d00      	cmp	r5, #0
 80066fe:	f43f af56 	beq.w	80065ae <HAL_ADCEx_InjectedConfigChannel+0x14e>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8006702:	2801      	cmp	r0, #1
 8006704:	f000 8118 	beq.w	8006938 <HAL_ADCEx_InjectedConfigChannel+0x4d8>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8006708:	68d8      	ldr	r0, [r3, #12]
 800670a:	e754      	b.n	80065b6 <HAL_ADCEx_InjectedConfigChannel+0x156>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800670c:	f1be 0f00 	cmp.w	lr, #0
 8006710:	d154      	bne.n	80067bc <HAL_ADCEx_InjectedConfigChannel+0x35c>
 8006712:	0ea4      	lsrs	r4, r4, #26
 8006714:	3401      	adds	r4, #1
 8006716:	f004 061f 	and.w	r6, r4, #31
 800671a:	2501      	movs	r5, #1
 800671c:	06a4      	lsls	r4, r4, #26
 800671e:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 8006722:	40b5      	lsls	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006724:	2e09      	cmp	r6, #9
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006726:	ea45 0504 	orr.w	r5, r5, r4
 800672a:	eb06 0446 	add.w	r4, r6, r6, lsl #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800672e:	f200 80fe 	bhi.w	800692e <HAL_ADCEx_InjectedConfigChannel+0x4ce>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006732:	0524      	lsls	r4, r4, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006734:	432c      	orrs	r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006736:	0de6      	lsrs	r6, r4, #23
  MODIFY_REG(*preg,
 8006738:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800673a:	f006 0604 	and.w	r6, r6, #4
 800673e:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8006742:	f3c4 5404 	ubfx	r4, r4, #20, #5
 8006746:	fa05 fc04 	lsl.w	ip, r5, r4
 800674a:	f04f 0e07 	mov.w	lr, #7
 800674e:	59bd      	ldr	r5, [r7, r6]
 8006750:	fa0e f404 	lsl.w	r4, lr, r4
 8006754:	ea25 0404 	bic.w	r4, r5, r4
 8006758:	ea44 040c 	orr.w	r4, r4, ip
 800675c:	51bc      	str	r4, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 800675e:	680c      	ldr	r4, [r1, #0]
}
 8006760:	e6de      	b.n	8006520 <HAL_ADCEx_InjectedConfigChannel+0xc0>
  __HAL_LOCK(hadc);
 8006762:	2002      	movs	r0, #2
}
 8006764:	b003      	add	sp, #12
 8006766:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800676a:	01cc      	lsls	r4, r1, #7
 800676c:	f53f aefa 	bmi.w	8006564 <HAL_ADCEx_InjectedConfigChannel+0x104>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006770:	490d      	ldr	r1, [pc, #52]	@ (80067a8 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8006772:	428b      	cmp	r3, r1
 8006774:	f43f aef6 	beq.w	8006564 <HAL_ADCEx_InjectedConfigChannel+0x104>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006778:	68b3      	ldr	r3, [r6, #8]
 800677a:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 800677e:	433b      	orrs	r3, r7
 8006780:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006784:	60b3      	str	r3, [r6, #8]
}
 8006786:	e6ed      	b.n	8006564 <HAL_ADCEx_InjectedConfigChannel+0x104>
 8006788:	0007ffff 	.word	0x0007ffff
 800678c:	407f0000 	.word	0x407f0000
 8006790:	80080000 	.word	0x80080000
 8006794:	50000300 	.word	0x50000300
 8006798:	c3210000 	.word	0xc3210000
 800679c:	90c00010 	.word	0x90c00010
 80067a0:	c7520000 	.word	0xc7520000
 80067a4:	cb840000 	.word	0xcb840000
 80067a8:	50000100 	.word	0x50000100
 80067ac:	04104000 	.word	0x04104000
 80067b0:	03fff000 	.word	0x03fff000
 80067b4:	200004f0 	.word	0x200004f0
 80067b8:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067bc:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80067c0:	2d00      	cmp	r5, #0
 80067c2:	f000 80be 	beq.w	8006942 <HAL_ADCEx_InjectedConfigChannel+0x4e2>
  return __builtin_clz(value);
 80067c6:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80067ca:	3501      	adds	r5, #1
 80067cc:	f005 051f 	and.w	r5, r5, #31
 80067d0:	2d09      	cmp	r5, #9
 80067d2:	f240 80b6 	bls.w	8006942 <HAL_ADCEx_InjectedConfigChannel+0x4e2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067d6:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80067da:	2d00      	cmp	r5, #0
 80067dc:	f000 812b 	beq.w	8006a36 <HAL_ADCEx_InjectedConfigChannel+0x5d6>
  return __builtin_clz(value);
 80067e0:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80067e4:	3501      	adds	r5, #1
 80067e6:	06ad      	lsls	r5, r5, #26
 80067e8:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ec:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 80067f0:	2e00      	cmp	r6, #0
 80067f2:	f000 811e 	beq.w	8006a32 <HAL_ADCEx_InjectedConfigChannel+0x5d2>
  return __builtin_clz(value);
 80067f6:	fab6 f686 	clz	r6, r6
 80067fa:	3601      	adds	r6, #1
 80067fc:	f006 061f 	and.w	r6, r6, #31
 8006800:	2701      	movs	r7, #1
 8006802:	fa07 f606 	lsl.w	r6, r7, r6
 8006806:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006808:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 800680c:	2c00      	cmp	r4, #0
 800680e:	f000 8109 	beq.w	8006a24 <HAL_ADCEx_InjectedConfigChannel+0x5c4>
  return __builtin_clz(value);
 8006812:	fab4 f484 	clz	r4, r4
 8006816:	1c66      	adds	r6, r4, #1
 8006818:	f006 061f 	and.w	r6, r6, #31
 800681c:	2403      	movs	r4, #3
 800681e:	f06f 071d 	mvn.w	r7, #29
 8006822:	fb14 7406 	smlabb	r4, r4, r6, r7
 8006826:	0524      	lsls	r4, r4, #20
 8006828:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 800682c:	e782      	b.n	8006734 <HAL_ADCEx_InjectedConfigChannel+0x2d4>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800682e:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
 8006830:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006832:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006836:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800683a:	2e00      	cmp	r6, #0
 800683c:	d05a      	beq.n	80068f4 <HAL_ADCEx_InjectedConfigChannel+0x494>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800683e:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8006842:	b126      	cbz	r6, 800684e <HAL_ADCEx_InjectedConfigChannel+0x3ee>
  return __builtin_clz(value);
 8006844:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006848:	42b5      	cmp	r5, r6
 800684a:	f000 80ce 	beq.w	80069ea <HAL_ADCEx_InjectedConfigChannel+0x58a>
 800684e:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
 8006850:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006852:	f103 0560 	add.w	r5, r3, #96	@ 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006856:	f3c6 6684 	ubfx	r6, r6, #26, #5
 800685a:	f103 0864 	add.w	r8, r3, #100	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800685e:	fa9c f7ac 	rbit	r7, ip
 8006862:	f105 0e08 	add.w	lr, r5, #8
 8006866:	46f1      	mov	r9, lr
  if (value == 0U)
 8006868:	2f00      	cmp	r7, #0
 800686a:	f000 80dd 	beq.w	8006a28 <HAL_ADCEx_InjectedConfigChannel+0x5c8>
  return __builtin_clz(value);
 800686e:	fab7 f787 	clz	r7, r7
 8006872:	42b7      	cmp	r7, r6
 8006874:	f000 80a3 	beq.w	80069be <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006878:	f8de 6000 	ldr.w	r6, [lr]
 800687c:	f8de 6000 	ldr.w	r6, [lr]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006880:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006884:	fa9c f8ac 	rbit	r8, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006888:	f105 070c 	add.w	r7, r5, #12
 800688c:	46b9      	mov	r9, r7
  if (value == 0U)
 800688e:	f1b8 0f00 	cmp.w	r8, #0
 8006892:	f000 80d3 	beq.w	8006a3c <HAL_ADCEx_InjectedConfigChannel+0x5dc>
  return __builtin_clz(value);
 8006896:	fab8 f888 	clz	r8, r8
 800689a:	45b0      	cmp	r8, r6
 800689c:	d077      	beq.n	800698e <HAL_ADCEx_InjectedConfigChannel+0x52e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800689e:	683d      	ldr	r5, [r7, #0]
 80068a0:	683d      	ldr	r5, [r7, #0]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80068a2:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068a6:	fa9c f6ac 	rbit	r6, ip
  if (value == 0U)
 80068aa:	2e00      	cmp	r6, #0
 80068ac:	f43f ae20 	beq.w	80064f0 <HAL_ADCEx_InjectedConfigChannel+0x90>
  return __builtin_clz(value);
 80068b0:	fab6 f486 	clz	r4, r6
 80068b4:	42ac      	cmp	r4, r5
 80068b6:	f000 80af 	beq.w	8006a18 <HAL_ADCEx_InjectedConfigChannel+0x5b8>
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 80068ba:	4664      	mov	r4, ip
 80068bc:	e618      	b.n	80064f0 <HAL_ADCEx_InjectedConfigChannel+0x90>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80068be:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 80068c2:	593e      	ldr	r6, [r7, r4]
 80068c4:	4035      	ands	r5, r6
 80068c6:	513d      	str	r5, [r7, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80068c8:	695c      	ldr	r4, [r3, #20]
 80068ca:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 80068ce:	615c      	str	r4, [r3, #20]
}
 80068d0:	e699      	b.n	8006606 <HAL_ADCEx_InjectedConfigChannel+0x1a6>
      MODIFY_REG(hadc->Instance->CFGR2,
 80068d2:	e9d1 570d 	ldrd	r5, r7, [r1, #52]	@ 0x34
 80068d6:	691e      	ldr	r6, [r3, #16]
 80068d8:	433d      	orrs	r5, r7
 80068da:	f426 76ff 	bic.w	r6, r6, #510	@ 0x1fe
 80068de:	4335      	orrs	r5, r6
 80068e0:	f045 0502 	orr.w	r5, r5, #2
 80068e4:	611d      	str	r5, [r3, #16]
 80068e6:	e673      	b.n	80065d0 <HAL_ADCEx_InjectedConfigChannel+0x170>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 80068e8:	4628      	mov	r0, r5
 80068ea:	e5e4      	b.n	80064b6 <HAL_ADCEx_InjectedConfigChannel+0x56>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80068ec:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 80068f0:	60d8      	str	r0, [r3, #12]
 80068f2:	e663      	b.n	80065bc <HAL_ADCEx_InjectedConfigChannel+0x15c>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80068f4:	f3c4 6484 	ubfx	r4, r4, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80068f8:	42a5      	cmp	r5, r4
 80068fa:	d076      	beq.n	80069ea <HAL_ADCEx_InjectedConfigChannel+0x58a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80068fc:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
 80068fe:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006900:	f103 0560 	add.w	r5, r3, #96	@ 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006904:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006908:	f103 0864 	add.w	r8, r3, #100	@ 0x64
 800690c:	42a6      	cmp	r6, r4
 800690e:	d054      	beq.n	80069ba <HAL_ADCEx_InjectedConfigChannel+0x55a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006910:	68ae      	ldr	r6, [r5, #8]
 8006912:	68ae      	ldr	r6, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006914:	f105 0e08 	add.w	lr, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006918:	f3c6 6684 	ubfx	r6, r6, #26, #5
 800691c:	42a6      	cmp	r6, r4
 800691e:	d034      	beq.n	800698a <HAL_ADCEx_InjectedConfigChannel+0x52a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006920:	68ee      	ldr	r6, [r5, #12]
 8006922:	68ee      	ldr	r6, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006924:	f105 070c 	add.w	r7, r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006928:	f3c6 6584 	ubfx	r5, r6, #26, #5
 800692c:	e7c2      	b.n	80068b4 <HAL_ADCEx_InjectedConfigChannel+0x454>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800692e:	3c1e      	subs	r4, #30
 8006930:	0524      	lsls	r4, r4, #20
 8006932:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8006936:	e6fd      	b.n	8006734 <HAL_ADCEx_InjectedConfigChannel+0x2d4>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006938:	6dd5      	ldr	r5, [r2, #92]	@ 0x5c
 800693a:	f045 0520 	orr.w	r5, r5, #32
 800693e:	65d5      	str	r5, [r2, #92]	@ 0x5c
        tmp_hal_status = HAL_ERROR;
 8006940:	e63d      	b.n	80065be <HAL_ADCEx_InjectedConfigChannel+0x15e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006942:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8006946:	2d00      	cmp	r5, #0
 8006948:	f000 8082 	beq.w	8006a50 <HAL_ADCEx_InjectedConfigChannel+0x5f0>
  return __builtin_clz(value);
 800694c:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006950:	3501      	adds	r5, #1
 8006952:	06ad      	lsls	r5, r5, #26
 8006954:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006958:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 800695c:	2e00      	cmp	r6, #0
 800695e:	d075      	beq.n	8006a4c <HAL_ADCEx_InjectedConfigChannel+0x5ec>
  return __builtin_clz(value);
 8006960:	fab6 f686 	clz	r6, r6
 8006964:	3601      	adds	r6, #1
 8006966:	f006 061f 	and.w	r6, r6, #31
 800696a:	2701      	movs	r7, #1
 800696c:	fa07 f606 	lsl.w	r6, r7, r6
 8006970:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006972:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8006976:	2c00      	cmp	r4, #0
 8006978:	d065      	beq.n	8006a46 <HAL_ADCEx_InjectedConfigChannel+0x5e6>
  return __builtin_clz(value);
 800697a:	fab4 f484 	clz	r4, r4
 800697e:	3401      	adds	r4, #1
 8006980:	f004 041f 	and.w	r4, r4, #31
 8006984:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8006988:	e6d3      	b.n	8006732 <HAL_ADCEx_InjectedConfigChannel+0x2d2>
 800698a:	f105 090c 	add.w	r9, r5, #12
  MODIFY_REG(*preg,
 800698e:	f8de 4000 	ldr.w	r4, [lr]
 8006992:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8006996:	f8ce 4000 	str.w	r4, [lr]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800699a:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800699e:	68ec      	ldr	r4, [r5, #12]
 80069a0:	68ed      	ldr	r5, [r5, #12]
 80069a2:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80069a6:	464f      	mov	r7, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80069a8:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80069ac:	4664      	mov	r4, ip
 80069ae:	2e00      	cmp	r6, #0
 80069b0:	f47f af79 	bne.w	80068a6 <HAL_ADCEx_InjectedConfigChannel+0x446>
 80069b4:	f3cc 6484 	ubfx	r4, ip, #26, #5
 80069b8:	e77c      	b.n	80068b4 <HAL_ADCEx_InjectedConfigChannel+0x454>
 80069ba:	f105 0908 	add.w	r9, r5, #8
  MODIFY_REG(*preg,
 80069be:	f8d8 4000 	ldr.w	r4, [r8]
 80069c2:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80069c6:	f8c8 4000 	str.w	r4, [r8]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80069ca:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80069ce:	68ac      	ldr	r4, [r5, #8]
 80069d0:	68ae      	ldr	r6, [r5, #8]
 80069d2:	f3cc 0712 	ubfx	r7, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80069d6:	46ce      	mov	lr, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80069d8:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80069dc:	4664      	mov	r4, ip
 80069de:	2f00      	cmp	r7, #0
 80069e0:	f47f af50 	bne.w	8006884 <HAL_ADCEx_InjectedConfigChannel+0x424>
 80069e4:	f3cc 6484 	ubfx	r4, ip, #26, #5
 80069e8:	e798      	b.n	800691c <HAL_ADCEx_InjectedConfigChannel+0x4bc>
  MODIFY_REG(*preg,
 80069ea:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 80069ec:	461d      	mov	r5, r3
 80069ee:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80069f2:	f845 4f60 	str.w	r4, [r5, #96]!
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80069f6:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80069fa:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 80069fc:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 80069fe:	f3cc 0712 	ubfx	r7, ip, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006a02:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a06:	f103 0864 	add.w	r8, r3, #100	@ 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006a0a:	4664      	mov	r4, ip
 8006a0c:	2f00      	cmp	r7, #0
 8006a0e:	f47f af26 	bne.w	800685e <HAL_ADCEx_InjectedConfigChannel+0x3fe>
 8006a12:	f3cc 6484 	ubfx	r4, ip, #26, #5
 8006a16:	e779      	b.n	800690c <HAL_ADCEx_InjectedConfigChannel+0x4ac>
  MODIFY_REG(*preg,
 8006a18:	683c      	ldr	r4, [r7, #0]
 8006a1a:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8006a1e:	603c      	str	r4, [r7, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8006a20:	680c      	ldr	r4, [r1, #0]
}
 8006a22:	e565      	b.n	80064f0 <HAL_ADCEx_InjectedConfigChannel+0x90>
 8006a24:	4c0c      	ldr	r4, [pc, #48]	@ (8006a58 <HAL_ADCEx_InjectedConfigChannel+0x5f8>)
 8006a26:	e685      	b.n	8006734 <HAL_ADCEx_InjectedConfigChannel+0x2d4>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006a28:	68ae      	ldr	r6, [r5, #8]
 8006a2a:	68ae      	ldr	r6, [r5, #8]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006a2c:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006a30:	e728      	b.n	8006884 <HAL_ADCEx_InjectedConfigChannel+0x424>
 8006a32:	2602      	movs	r6, #2
 8006a34:	e6e7      	b.n	8006806 <HAL_ADCEx_InjectedConfigChannel+0x3a6>
 8006a36:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 8006a3a:	e6d7      	b.n	80067ec <HAL_ADCEx_InjectedConfigChannel+0x38c>
 8006a3c:	68ee      	ldr	r6, [r5, #12]
 8006a3e:	68ed      	ldr	r5, [r5, #12]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006a40:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8006a44:	e72f      	b.n	80068a6 <HAL_ADCEx_InjectedConfigChannel+0x446>
 8006a46:	f44f 1440 	mov.w	r4, #3145728	@ 0x300000
 8006a4a:	e673      	b.n	8006734 <HAL_ADCEx_InjectedConfigChannel+0x2d4>
 8006a4c:	2602      	movs	r6, #2
 8006a4e:	e78f      	b.n	8006970 <HAL_ADCEx_InjectedConfigChannel+0x510>
 8006a50:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 8006a54:	e780      	b.n	8006958 <HAL_ADCEx_InjectedConfigChannel+0x4f8>
 8006a56:	bf00      	nop
 8006a58:	fe500000 	.word	0xfe500000

08006a5c <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006a5c:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 8006a60:	2a01      	cmp	r2, #1
 8006a62:	d045      	beq.n	8006af0 <HAL_ADCEx_MultiModeConfigChannel+0x94>
{
 8006a64:	b4f0      	push	{r4, r5, r6, r7}

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006a66:	6804      	ldr	r4, [r0, #0]
{
 8006a68:	b09c      	sub	sp, #112	@ 0x70
 8006a6a:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006a6c:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8006a6e:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006a70:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006a74:	9218      	str	r2, [sp, #96]	@ 0x60
  __HAL_LOCK(hadc);
 8006a76:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8006a7a:	9219      	str	r2, [sp, #100]	@ 0x64
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006a7c:	d008      	beq.n	8006a90 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a7e:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006a80:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a84:	f041 0120 	orr.w	r1, r1, #32
 8006a88:	65d9      	str	r1, [r3, #92]	@ 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8006a8a:	b01c      	add	sp, #112	@ 0x70
 8006a8c:	bcf0      	pop	{r4, r5, r6, r7}
 8006a8e:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006a90:	4a22      	ldr	r2, [pc, #136]	@ (8006b1c <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8006a92:	6890      	ldr	r0, [r2, #8]
 8006a94:	0740      	lsls	r0, r0, #29
 8006a96:	d50b      	bpl.n	8006ab0 <HAL_ADCEx_MultiModeConfigChannel+0x54>
 8006a98:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a9a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006a9c:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8006aa0:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006aa2:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8006aaa:	b01c      	add	sp, #112	@ 0x70
 8006aac:	bcf0      	pop	{r4, r5, r6, r7}
 8006aae:	4770      	bx	lr
 8006ab0:	68a0      	ldr	r0, [r4, #8]
 8006ab2:	0745      	lsls	r5, r0, #29
 8006ab4:	d4f1      	bmi.n	8006a9a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006ab6:	680d      	ldr	r5, [r1, #0]
 8006ab8:	b1e5      	cbz	r5, 8006af4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006aba:	4e19      	ldr	r6, [pc, #100]	@ (8006b20 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8006abc:	684f      	ldr	r7, [r1, #4]
 8006abe:	68b0      	ldr	r0, [r6, #8]
 8006ac0:	f893 c038 	ldrb.w	ip, [r3, #56]	@ 0x38
 8006ac4:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 8006ac8:	4338      	orrs	r0, r7
 8006aca:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8006ace:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006ad0:	68a0      	ldr	r0, [r4, #8]
 8006ad2:	6892      	ldr	r2, [r2, #8]
 8006ad4:	07c0      	lsls	r0, r0, #31
 8006ad6:	d41e      	bmi.n	8006b16 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8006ad8:	07d7      	lsls	r7, r2, #31
 8006ada:	d41c      	bmi.n	8006b16 <HAL_ADCEx_MultiModeConfigChannel+0xba>
        MODIFY_REG(tmpADC_Common->CCR,
 8006adc:	68b2      	ldr	r2, [r6, #8]
 8006ade:	6889      	ldr	r1, [r1, #8]
 8006ae0:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8006ae4:	430d      	orrs	r5, r1
 8006ae6:	f022 020f 	bic.w	r2, r2, #15
 8006aea:	4315      	orrs	r5, r2
 8006aec:	60b5      	str	r5, [r6, #8]
 8006aee:	e012      	b.n	8006b16 <HAL_ADCEx_MultiModeConfigChannel+0xba>
  __HAL_LOCK(hadc);
 8006af0:	2002      	movs	r0, #2
}
 8006af2:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006af4:	480a      	ldr	r0, [pc, #40]	@ (8006b20 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8006af6:	6881      	ldr	r1, [r0, #8]
 8006af8:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8006afc:	6081      	str	r1, [r0, #8]
 8006afe:	68a1      	ldr	r1, [r4, #8]
 8006b00:	6892      	ldr	r2, [r2, #8]
 8006b02:	07cd      	lsls	r5, r1, #31
 8006b04:	d407      	bmi.n	8006b16 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8006b06:	07d4      	lsls	r4, r2, #31
 8006b08:	d405      	bmi.n	8006b16 <HAL_ADCEx_MultiModeConfigChannel+0xba>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006b0a:	6882      	ldr	r2, [r0, #8]
 8006b0c:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8006b10:	f022 020f 	bic.w	r2, r2, #15
 8006b14:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b16:	2000      	movs	r0, #0
 8006b18:	e7c4      	b.n	8006aa4 <HAL_ADCEx_MultiModeConfigChannel+0x48>
 8006b1a:	bf00      	nop
 8006b1c:	50000100 	.word	0x50000100
 8006b20:	50000300 	.word	0x50000300

08006b24 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8006b24:	b530      	push	{r4, r5, lr}
 8006b26:	b083      	sub	sp, #12
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8006b2c:	2800      	cmp	r0, #0
 8006b2e:	d051      	beq.n	8006bd4 <HAL_COMP_Init+0xb0>
  {
    status = HAL_ERROR;
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8006b30:	6802      	ldr	r2, [r0, #0]
 8006b32:	6813      	ldr	r3, [r2, #0]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	4604      	mov	r4, r0
 8006b38:	db4c      	blt.n	8006bd4 <HAL_COMP_Init+0xb0>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8006b3a:	7f43      	ldrb	r3, [r0, #29]
 8006b3c:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d073      	beq.n	8006c2c <HAL_COMP_Init+0x108>
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
               | hcomp->Init.InputPlus
 8006b44:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
               | hcomp->Init.BlankingSrce
 8006b48:	6961      	ldr	r1, [r4, #20]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8006b4a:	6815      	ldr	r5, [r2, #0]
               | hcomp->Init.InputPlus
 8006b4c:	4303      	orrs	r3, r0
               | hcomp->Init.BlankingSrce
 8006b4e:	430b      	orrs	r3, r1
               | hcomp->Init.Hysteresis
 8006b50:	68e1      	ldr	r1, [r4, #12]
               | hcomp->Init.OutputPol
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8006b52:	6810      	ldr	r0, [r2, #0]
               | hcomp->Init.Hysteresis
 8006b54:	430b      	orrs	r3, r1
    tmp_csr = (hcomp->Init.InputMinus
 8006b56:	6921      	ldr	r1, [r4, #16]
 8006b58:	430b      	orrs	r3, r1
    MODIFY_REG(hcomp->Instance->CSR,
 8006b5a:	493c      	ldr	r1, [pc, #240]	@ (8006c4c <HAL_COMP_Init+0x128>)
 8006b5c:	4001      	ands	r1, r0
 8006b5e:	430b      	orrs	r3, r1
 8006b60:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8006b62:	6813      	ldr	r3, [r2, #0]
 8006b64:	021b      	lsls	r3, r3, #8
 8006b66:	d501      	bpl.n	8006b6c <HAL_COMP_Init+0x48>
 8006b68:	022d      	lsls	r5, r5, #8
 8006b6a:	d549      	bpl.n	8006c00 <HAL_COMP_Init+0xdc>
        wait_loop_index--;
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8006b6c:	4b38      	ldr	r3, [pc, #224]	@ (8006c50 <HAL_COMP_Init+0x12c>)
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d062      	beq.n	8006c38 <HAL_COMP_Init+0x114>
 8006b72:	4b38      	ldr	r3, [pc, #224]	@ (8006c54 <HAL_COMP_Init+0x130>)
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d064      	beq.n	8006c42 <HAL_COMP_Init+0x11e>
 8006b78:	3304      	adds	r3, #4
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	bf15      	itete	ne
 8006b7e:	f06f 4280 	mvnne.w	r2, #1073741824	@ 0x40000000
 8006b82:	f06f 5200 	mvneq.w	r2, #536870912	@ 0x20000000
 8006b86:	f04f 4180 	movne.w	r1, #1073741824	@ 0x40000000
 8006b8a:	f04f 5100 	moveq.w	r1, #536870912	@ 0x20000000

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8006b8e:	69a3      	ldr	r3, [r4, #24]
 8006b90:	0798      	lsls	r0, r3, #30
 8006b92:	d022      	beq.n	8006bda <HAL_COMP_Init+0xb6>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8006b94:	4d30      	ldr	r5, [pc, #192]	@ (8006c58 <HAL_COMP_Init+0x134>)
 8006b96:	68a8      	ldr	r0, [r5, #8]
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8006b98:	f013 0f10 	tst.w	r3, #16
 8006b9c:	bf14      	ite	ne
 8006b9e:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8006ba0:	4010      	andeq	r0, r2
 8006ba2:	60a8      	str	r0, [r5, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8006ba4:	4d2c      	ldr	r5, [pc, #176]	@ (8006c58 <HAL_COMP_Init+0x134>)
 8006ba6:	68e8      	ldr	r0, [r5, #12]
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8006ba8:	f013 0f20 	tst.w	r3, #32
 8006bac:	bf14      	ite	ne
 8006bae:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8006bb0:	4010      	andeq	r0, r2
 8006bb2:	60e8      	str	r0, [r5, #12]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8006bb4:	4828      	ldr	r0, [pc, #160]	@ (8006c58 <HAL_COMP_Init+0x134>)
 8006bb6:	6141      	str	r1, [r0, #20]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8006bb8:	6845      	ldr	r5, [r0, #4]
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8006bba:	f013 0f02 	tst.w	r3, #2
 8006bbe:	bf14      	ite	ne
 8006bc0:	430d      	orrne	r5, r1
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8006bc2:	4015      	andeq	r5, r2
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8006bc4:	07db      	lsls	r3, r3, #31
 8006bc6:	6045      	str	r5, [r0, #4]
 8006bc8:	d515      	bpl.n	8006bf6 <HAL_COMP_Init+0xd2>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8006bca:	4b23      	ldr	r3, [pc, #140]	@ (8006c58 <HAL_COMP_Init+0x134>)
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	4311      	orrs	r1, r2
 8006bd0:	6019      	str	r1, [r3, #0]
}
 8006bd2:	e009      	b.n	8006be8 <HAL_COMP_Init+0xc4>
    status = HAL_ERROR;
 8006bd4:	2001      	movs	r0, #1
      hcomp->State = HAL_COMP_STATE_READY;
    }
  }

  return status;
}
 8006bd6:	b003      	add	sp, #12
 8006bd8:	bd30      	pop	{r4, r5, pc}
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8006bda:	4b1f      	ldr	r3, [pc, #124]	@ (8006c58 <HAL_COMP_Init+0x134>)
 8006bdc:	6859      	ldr	r1, [r3, #4]
 8006bde:	4011      	ands	r1, r2
 8006be0:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8006be2:	6819      	ldr	r1, [r3, #0]
 8006be4:	400a      	ands	r2, r1
 8006be6:	601a      	str	r2, [r3, #0]
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8006be8:	7f63      	ldrb	r3, [r4, #29]
 8006bea:	b90b      	cbnz	r3, 8006bf0 <HAL_COMP_Init+0xcc>
      hcomp->State = HAL_COMP_STATE_READY;
 8006bec:	2301      	movs	r3, #1
 8006bee:	7763      	strb	r3, [r4, #29]
  HAL_StatusTypeDef status = HAL_OK;
 8006bf0:	2000      	movs	r0, #0
}
 8006bf2:	b003      	add	sp, #12
 8006bf4:	bd30      	pop	{r4, r5, pc}
 8006bf6:	4918      	ldr	r1, [pc, #96]	@ (8006c58 <HAL_COMP_Init+0x134>)
 8006bf8:	680b      	ldr	r3, [r1, #0]
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	600b      	str	r3, [r1, #0]
}
 8006bfe:	e7f3      	b.n	8006be8 <HAL_COMP_Init+0xc4>
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006c00:	4b16      	ldr	r3, [pc, #88]	@ (8006c5c <HAL_COMP_Init+0x138>)
 8006c02:	4917      	ldr	r1, [pc, #92]	@ (8006c60 <HAL_COMP_Init+0x13c>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	099b      	lsrs	r3, r3, #6
 8006c08:	fba1 1303 	umull	r1, r3, r1, r3
 8006c0c:	099b      	lsrs	r3, r3, #6
 8006c0e:	3301      	adds	r3, #1
 8006c10:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8006c18:	9b01      	ldr	r3, [sp, #4]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d0a6      	beq.n	8006b6c <HAL_COMP_Init+0x48>
        wait_loop_index--;
 8006c1e:	9b01      	ldr	r3, [sp, #4]
 8006c20:	3b01      	subs	r3, #1
 8006c22:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8006c24:	9b01      	ldr	r3, [sp, #4]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1f9      	bne.n	8006c1e <HAL_COMP_Init+0xfa>
 8006c2a:	e79f      	b.n	8006b6c <HAL_COMP_Init+0x48>
      hcomp->Lock = HAL_UNLOCKED;
 8006c2c:	7701      	strb	r1, [r0, #28]
      COMP_CLEAR_ERRORCODE(hcomp);
 8006c2e:	6201      	str	r1, [r0, #32]
      HAL_COMP_MspInit(hcomp);
 8006c30:	f7fe fc6e 	bl	8005510 <HAL_COMP_MspInit>
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8006c34:	6822      	ldr	r2, [r4, #0]
 8006c36:	e785      	b.n	8006b44 <HAL_COMP_Init+0x20>
 8006c38:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8006c3c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c40:	e7a5      	b.n	8006b8e <HAL_COMP_Init+0x6a>
 8006c42:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006c46:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006c4a:	e7a0      	b.n	8006b8e <HAL_COMP_Init+0x6a>
 8006c4c:	ff007e0f 	.word	0xff007e0f
 8006c50:	40010200 	.word	0x40010200
 8006c54:	40010204 	.word	0x40010204
 8006c58:	40010400 	.word	0x40010400
 8006c5c:	200004f0 	.word	0x200004f0
 8006c60:	053e2d63 	.word	0x053e2d63

08006c64 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8006c64:	b1b0      	cbz	r0, 8006c94 <HAL_CORDIC_Init+0x30>
{
 8006c66:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8006c68:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8006c6c:	4604      	mov	r4, r0
 8006c6e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006c72:	b153      	cbz	r3, 8006c8a <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8006c74:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8006c76:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8006c78:	6260      	str	r0, [r4, #36]	@ 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 8006c7a:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  hcordic->pInBuff = NULL;
 8006c7e:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToOrder = 0U;
 8006c82:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8006c86:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8006c88:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 8006c8a:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 8006c8e:	f7fe fcb3 	bl	80055f8 <HAL_CORDIC_MspInit>
 8006c92:	e7ef      	b.n	8006c74 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8006c94:	2001      	movs	r0, #1
}
 8006c96:	4770      	bx	lr

08006c98 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006c98:	4907      	ldr	r1, [pc, #28]	@ (8006cb8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8006c9a:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006c9c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006c9e:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006ca2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006ca6:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006ca8:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006caa:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006cae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8006cb2:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006cb4:	4770      	bx	lr
 8006cb6:	bf00      	nop
 8006cb8:	e000ed00 	.word	0xe000ed00

08006cbc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8006d2c <HAL_NVIC_SetPriority+0x70>)
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006cc4:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006cc6:	f1c3 0e07 	rsb	lr, r3, #7
 8006cca:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006cce:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006cd2:	bf28      	it	cs
 8006cd4:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006cd8:	f1bc 0f06 	cmp.w	ip, #6
 8006cdc:	d91c      	bls.n	8006d18 <HAL_NVIC_SetPriority+0x5c>
 8006cde:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ce6:	fa03 f30c 	lsl.w	r3, r3, ip
 8006cea:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006cee:	f04f 33ff 	mov.w	r3, #4294967295
 8006cf2:	fa03 f30e 	lsl.w	r3, r3, lr
 8006cf6:	ea21 0303 	bic.w	r3, r1, r3
 8006cfa:	fa03 f30c 	lsl.w	r3, r3, ip
 8006cfe:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d00:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8006d02:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d04:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8006d06:	db0a      	blt.n	8006d1e <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d08:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8006d0c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8006d10:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006d14:	f85d fb04 	ldr.w	pc, [sp], #4
 8006d18:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d1a:	4694      	mov	ip, r2
 8006d1c:	e7e7      	b.n	8006cee <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d1e:	4a04      	ldr	r2, [pc, #16]	@ (8006d30 <HAL_NVIC_SetPriority+0x74>)
 8006d20:	f000 000f 	and.w	r0, r0, #15
 8006d24:	4402      	add	r2, r0
 8006d26:	7613      	strb	r3, [r2, #24]
 8006d28:	f85d fb04 	ldr.w	pc, [sp], #4
 8006d2c:	e000ed00 	.word	0xe000ed00
 8006d30:	e000ecfc 	.word	0xe000ecfc

08006d34 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8006d34:	2800      	cmp	r0, #0
 8006d36:	db07      	blt.n	8006d48 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d38:	4a04      	ldr	r2, [pc, #16]	@ (8006d4c <HAL_NVIC_EnableIRQ+0x18>)
 8006d3a:	0941      	lsrs	r1, r0, #5
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	f000 001f 	and.w	r0, r0, #31
 8006d42:	4083      	lsls	r3, r0
 8006d44:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	e000e100 	.word	0xe000e100

08006d50 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8006d50:	2800      	cmp	r0, #0
 8006d52:	db0c      	blt.n	8006d6e <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d54:	0943      	lsrs	r3, r0, #5
 8006d56:	4906      	ldr	r1, [pc, #24]	@ (8006d70 <HAL_NVIC_DisableIRQ+0x20>)
 8006d58:	f000 001f 	and.w	r0, r0, #31
 8006d5c:	3320      	adds	r3, #32
 8006d5e:	2201      	movs	r2, #1
 8006d60:	4082      	lsls	r2, r0
 8006d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006d66:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006d6a:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8006d6e:	4770      	bx	lr
 8006d70:	e000e100 	.word	0xe000e100

08006d74 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006d74:	3801      	subs	r0, #1
 8006d76:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8006d7a:	d301      	bcc.n	8006d80 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006d7c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8006d7e:	4770      	bx	lr
{
 8006d80:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006d82:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d86:	4c07      	ldr	r4, [pc, #28]	@ (8006da4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006d88:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d8a:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8006d8e:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006d92:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d94:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006d96:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006d98:	619a      	str	r2, [r3, #24]
}
 8006d9a:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d9e:	6119      	str	r1, [r3, #16]
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop
 8006da4:	e000ed00 	.word	0xe000ed00

08006da8 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop

08006dac <HAL_SYSTICK_IRQHandler>:
{
 8006dac:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8006dae:	f7ff fffb 	bl	8006da8 <HAL_SYSTICK_Callback>
}
 8006db2:	bd08      	pop	{r3, pc}

08006db4 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006db4:	b188      	cbz	r0, 8006dda <HAL_DAC_Init+0x26>
{
 8006db6:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006db8:	7903      	ldrb	r3, [r0, #4]
 8006dba:	4604      	mov	r4, r0
 8006dbc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006dc0:	b13b      	cbz	r3, 8006dd2 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006dc2:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8006dc4:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006dc6:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8006dc8:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006dca:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8006dcc:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8006dce:	4618      	mov	r0, r3
}
 8006dd0:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8006dd2:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8006dd4:	f7fe fc26 	bl	8005624 <HAL_DAC_MspInit>
 8006dd8:	e7f3      	b.n	8006dc2 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8006dda:	2001      	movs	r0, #1
}
 8006ddc:	4770      	bx	lr
 8006dde:	bf00      	nop

08006de0 <HAL_DAC_ConfigChannel>:
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8006de0:	2800      	cmp	r0, #0
 8006de2:	f000 80c2 	beq.w	8006f6a <HAL_DAC_ConfigChannel+0x18a>
{
 8006de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dea:	460f      	mov	r7, r1
  if ((hdac == NULL) || (sConfig == NULL))
 8006dec:	2900      	cmp	r1, #0
 8006dee:	f000 80be 	beq.w	8006f6e <HAL_DAC_ConfigChannel+0x18e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006df2:	7943      	ldrb	r3, [r0, #5]
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	4605      	mov	r5, r0
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8006df8:	6888      	ldr	r0, [r1, #8]
  __HAL_LOCK(hdac);
 8006dfa:	f000 80c7 	beq.w	8006f8c <HAL_DAC_ConfigChannel+0x1ac>
 8006dfe:	2301      	movs	r3, #1
 8006e00:	716b      	strb	r3, [r5, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006e02:	2804      	cmp	r0, #4
  hdac->State = HAL_DAC_STATE_BUSY;
 8006e04:	f04f 0302 	mov.w	r3, #2
 8006e08:	4616      	mov	r6, r2
 8006e0a:	712b      	strb	r3, [r5, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006e0c:	d06f      	beq.n	8006eee <HAL_DAC_ConfigChannel+0x10e>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8006e0e:	682b      	ldr	r3, [r5, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006e10:	f002 0610 	and.w	r6, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006e14:	69fa      	ldr	r2, [r7, #28]
 8006e16:	2a01      	cmp	r2, #1
 8006e18:	d108      	bne.n	8006e2c <HAL_DAC_ConfigChannel+0x4c>
    tmpreg1 = hdac->Instance->CCR;
 8006e1a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006e1c:	6a3a      	ldr	r2, [r7, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006e1e:	241f      	movs	r4, #31
 8006e20:	40b4      	lsls	r4, r6
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006e22:	40b2      	lsls	r2, r6
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006e24:	ea21 0104 	bic.w	r1, r1, r4
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006e28:	430a      	orrs	r2, r1
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8006e2a:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006e2c:	69b9      	ldr	r1, [r7, #24]
  tmpreg1 = hdac->Instance->MCR;
 8006e2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006e30:	f8d7 e014 	ldr.w	lr, [r7, #20]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006e34:	2901      	cmp	r1, #1
 8006e36:	f000 8095 	beq.w	8006f64 <HAL_DAC_ConfigChannel+0x184>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006e3a:	2902      	cmp	r1, #2
 8006e3c:	f000 809a 	beq.w	8006f74 <HAL_DAC_ConfigChannel+0x194>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006e40:	fabe fc8e 	clz	ip, lr
 8006e44:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006e48:	793c      	ldrb	r4, [r7, #4]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006e4a:	7979      	ldrb	r1, [r7, #5]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006e4c:	f1a4 0401 	sub.w	r4, r4, #1
 8006e50:	fab4 f484 	clz	r4, r4
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006e54:	f1a1 0101 	sub.w	r1, r1, #1
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006e58:	0964      	lsrs	r4, r4, #5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006e5a:	fab1 f181 	clz	r1, r1
 8006e5e:	0949      	lsrs	r1, r1, #5
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006e60:	0224      	lsls	r4, r4, #8
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006e62:	ea44 2441 	orr.w	r4, r4, r1, lsl #9
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8006e66:	f240 3107 	movw	r1, #775	@ 0x307
 8006e6a:	40b1      	lsls	r1, r6
 8006e6c:	ea22 0801 	bic.w	r8, r2, r1
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006e70:	683a      	ldr	r2, [r7, #0]
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006e72:	ea44 040e 	orr.w	r4, r4, lr
 8006e76:	4304      	orrs	r4, r0
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006e78:	2a02      	cmp	r2, #2
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006e7a:	ea44 040c 	orr.w	r4, r4, ip
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006e7e:	f428 4840 	bic.w	r8, r8, #49152	@ 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006e82:	d07a      	beq.n	8006f7a <HAL_DAC_ConfigChannel+0x19a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8006e84:	ea48 0802 	orr.w	r8, r8, r2
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006e88:	40b4      	lsls	r4, r6
 8006e8a:	ea44 0408 	orr.w	r4, r4, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006e8e:	63dc      	str	r4, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006e96:	40b1      	lsls	r1, r6
 8006e98:	ea22 0201 	bic.w	r2, r2, r1
 8006e9c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006e9e:	e9d7 1203 	ldrd	r1, r2, [r7, #12]
  tmpreg1 = hdac->Instance->CR;
 8006ea2:	681c      	ldr	r4, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006ea4:	f640 70fe 	movw	r0, #4094	@ 0xffe
 8006ea8:	40b0      	lsls	r0, r6
 8006eaa:	ea24 0400 	bic.w	r4, r4, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006eae:	fa01 f006 	lsl.w	r0, r1, r6
 8006eb2:	4320      	orrs	r0, r4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006eb4:	0192      	lsls	r2, r2, #6
  hdac->Instance->CR = tmpreg1;
 8006eb6:	6018      	str	r0, [r3, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006eb8:	f3c1 0183 	ubfx	r1, r1, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006ebc:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
 8006ec0:	430a      	orrs	r2, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006ec2:	24c0      	movs	r4, #192	@ 0xc0
 8006ec4:	6819      	ldr	r1, [r3, #0]
 8006ec6:	40b4      	lsls	r4, r6
 8006ec8:	ea21 0104 	bic.w	r1, r1, r4
 8006ecc:	6019      	str	r1, [r3, #0]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006ece:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 8006ed0:	f640 700f 	movw	r0, #3855	@ 0xf0f
 8006ed4:	40b0      	lsls	r0, r6
 8006ed6:	ea21 0100 	bic.w	r1, r1, r0
 8006eda:	40b2      	lsls	r2, r6
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006edc:	2400      	movs	r4, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006ede:	430a      	orrs	r2, r1
  hdac->State = HAL_DAC_STATE_READY;
 8006ee0:	2101      	movs	r1, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006ee2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Return function status */
  return status;
 8006ee4:	4620      	mov	r0, r4
  hdac->State = HAL_DAC_STATE_READY;
 8006ee6:	7129      	strb	r1, [r5, #4]
  __HAL_UNLOCK(hdac);
 8006ee8:	716c      	strb	r4, [r5, #5]
}
 8006eea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 8006eee:	f7fe ff3b 	bl	8005d68 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006ef2:	682b      	ldr	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8006ef4:	4604      	mov	r4, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006ef6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    if (Channel == DAC_CHANNEL_1)
 8006ef8:	b156      	cbz	r6, 8006f10 <HAL_DAC_ConfigChannel+0x130>
 8006efa:	e018      	b.n	8006f2e <HAL_DAC_ConfigChannel+0x14e>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006efc:	f7fe ff34 	bl	8005d68 <HAL_GetTick>
 8006f00:	1b00      	subs	r0, r0, r4
 8006f02:	2801      	cmp	r0, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006f04:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006f06:	d902      	bls.n	8006f0e <HAL_DAC_ConfigChannel+0x12e>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006f08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f0a:	0411      	lsls	r1, r2, #16
 8006f0c:	d448      	bmi.n	8006fa0 <HAL_DAC_ConfigChannel+0x1c0>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006f0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f10:	0412      	lsls	r2, r2, #16
 8006f12:	d4f3      	bmi.n	8006efc <HAL_DAC_ConfigChannel+0x11c>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f16:	641a      	str	r2, [r3, #64]	@ 0x40
 8006f18:	e00d      	b.n	8006f36 <HAL_DAC_ConfigChannel+0x156>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006f1a:	f7fe ff25 	bl	8005d68 <HAL_GetTick>
 8006f1e:	1b00      	subs	r0, r0, r4
 8006f20:	2801      	cmp	r0, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006f22:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006f24:	d902      	bls.n	8006f2c <HAL_DAC_ConfigChannel+0x14c>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006f26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f28:	2a00      	cmp	r2, #0
 8006f2a:	db39      	blt.n	8006fa0 <HAL_DAC_ConfigChannel+0x1c0>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006f2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f2e:	2a00      	cmp	r2, #0
 8006f30:	dbf3      	blt.n	8006f1a <HAL_DAC_ConfigChannel+0x13a>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006f32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f34:	645a      	str	r2, [r3, #68]	@ 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006f36:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006f38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f3a:	f006 0610 	and.w	r6, r6, #16
 8006f3e:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 8006f42:	40b0      	lsls	r0, r6
 8006f44:	40b1      	lsls	r1, r6
 8006f46:	ea22 0200 	bic.w	r2, r2, r0
 8006f4a:	430a      	orrs	r2, r1
 8006f4c:	649a      	str	r2, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006f4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006f50:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f52:	20ff      	movs	r0, #255	@ 0xff
 8006f54:	40b0      	lsls	r0, r6
 8006f56:	ea22 0200 	bic.w	r2, r2, r0
 8006f5a:	40b1      	lsls	r1, r6
 8006f5c:	430a      	orrs	r2, r1
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8006f5e:	68b8      	ldr	r0, [r7, #8]
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006f60:	64da      	str	r2, [r3, #76]	@ 0x4c
 8006f62:	e757      	b.n	8006e14 <HAL_DAC_ConfigChannel+0x34>
    connectOnChip = 0x00000000UL;
 8006f64:	f04f 0c00 	mov.w	ip, #0
 8006f68:	e76e      	b.n	8006e48 <HAL_DAC_ConfigChannel+0x68>
    return HAL_ERROR;
 8006f6a:	2001      	movs	r0, #1
}
 8006f6c:	4770      	bx	lr
    return HAL_ERROR;
 8006f6e:	2001      	movs	r0, #1
}
 8006f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 8006f74:	f04f 0c01 	mov.w	ip, #1
 8006f78:	e766      	b.n	8006e48 <HAL_DAC_ConfigChannel+0x68>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8006f7a:	f001 fbf1 	bl	8008760 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8006f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8006fb0 <HAL_DAC_ConfigChannel+0x1d0>)
 8006f80:	4298      	cmp	r0, r3
 8006f82:	d905      	bls.n	8006f90 <HAL_DAC_ConfigChannel+0x1b0>
  hdac->Instance->MCR = tmpreg1;
 8006f84:	682b      	ldr	r3, [r5, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8006f86:	f448 4800 	orr.w	r8, r8, #32768	@ 0x8000
 8006f8a:	e77d      	b.n	8006e88 <HAL_DAC_ConfigChannel+0xa8>
  __HAL_LOCK(hdac);
 8006f8c:	2002      	movs	r0, #2
 8006f8e:	e7ac      	b.n	8006eea <HAL_DAC_ConfigChannel+0x10a>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8006f90:	4a08      	ldr	r2, [pc, #32]	@ (8006fb4 <HAL_DAC_ConfigChannel+0x1d4>)
  hdac->Instance->MCR = tmpreg1;
 8006f92:	682b      	ldr	r3, [r5, #0]
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8006f94:	4290      	cmp	r0, r2
 8006f96:	f67f af77 	bls.w	8006e88 <HAL_DAC_ConfigChannel+0xa8>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006f9a:	f448 4880 	orr.w	r8, r8, #16384	@ 0x4000
 8006f9e:	e773      	b.n	8006e88 <HAL_DAC_ConfigChannel+0xa8>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006fa0:	692b      	ldr	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006fa2:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006fa4:	f043 0308 	orr.w	r3, r3, #8
 8006fa8:	612b      	str	r3, [r5, #16]
            return HAL_TIMEOUT;
 8006faa:	2003      	movs	r0, #3
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006fac:	712a      	strb	r2, [r5, #4]
            return HAL_TIMEOUT;
 8006fae:	e79c      	b.n	8006eea <HAL_DAC_ConfigChannel+0x10a>
 8006fb0:	09896800 	.word	0x09896800
 8006fb4:	04c4b400 	.word	0x04c4b400

08006fb8 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006fb8:	2800      	cmp	r0, #0
 8006fba:	d076      	beq.n	80070aa <HAL_DMA_Init+0xf2>
{
 8006fbc:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006fbe:	4a3c      	ldr	r2, [pc, #240]	@ (80070b0 <HAL_DMA_Init+0xf8>)
 8006fc0:	6804      	ldr	r4, [r0, #0]
 8006fc2:	4294      	cmp	r4, r2
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	d95c      	bls.n	8007082 <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006fc8:	493a      	ldr	r1, [pc, #232]	@ (80070b4 <HAL_DMA_Init+0xfc>)
 8006fca:	4a3b      	ldr	r2, [pc, #236]	@ (80070b8 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 8006fcc:	483b      	ldr	r0, [pc, #236]	@ (80070bc <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006fce:	4421      	add	r1, r4
 8006fd0:	fba2 2101 	umull	r2, r1, r2, r1
 8006fd4:	0909      	lsrs	r1, r1, #4
 8006fd6:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006fd8:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006fda:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8006fdc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 8006fe0:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006fe2:	4e35      	ldr	r6, [pc, #212]	@ (80070b8 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006fe4:	4f36      	ldr	r7, [pc, #216]	@ (80070c0 <HAL_DMA_Init+0x108>)
 8006fe6:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006fea:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 8006fec:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006fee:	4302      	orrs	r2, r0
 8006ff0:	6958      	ldr	r0, [r3, #20]
 8006ff2:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ff4:	6998      	ldr	r0, [r3, #24]
 8006ff6:	4302      	orrs	r2, r0
 8006ff8:	69d8      	ldr	r0, [r3, #28]
 8006ffa:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006ffc:	b2e0      	uxtb	r0, r4
 8006ffe:	3808      	subs	r0, #8
 8007000:	fba6 6000 	umull	r6, r0, r6, r0
  tmp = hdma->Instance->CCR;
 8007004:	6826      	ldr	r6, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007006:	f426 4cff 	bic.w	ip, r6, #32640	@ 0x7f80
          hdma->Init.Mode                | hdma->Init.Priority;
 800700a:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800700c:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8007010:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 8007012:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 8007016:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007018:	4e25      	ldr	r6, [pc, #148]	@ (80070b0 <HAL_DMA_Init+0xf8>)
 800701a:	4a2a      	ldr	r2, [pc, #168]	@ (80070c4 <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800701c:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007020:	42b4      	cmp	r4, r6
 8007022:	bf98      	it	ls
 8007024:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007026:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800702a:	2401      	movs	r4, #1
 800702c:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007030:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007032:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007036:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800703a:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800703c:	649e      	str	r6, [r3, #72]	@ 0x48
 800703e:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007042:	d027      	beq.n	8007094 <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007044:	685e      	ldr	r6, [r3, #4]
 8007046:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007048:	3e01      	subs	r6, #1
 800704a:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800704c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007050:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007054:	d824      	bhi.n	80070a0 <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007056:	4a1c      	ldr	r2, [pc, #112]	@ (80070c8 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007058:	481c      	ldr	r0, [pc, #112]	@ (80070cc <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800705a:	442a      	add	r2, r5
 800705c:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800705e:	3d01      	subs	r5, #1
 8007060:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007062:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007064:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007068:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800706a:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800706c:	4a18      	ldr	r2, [pc, #96]	@ (80070d0 <HAL_DMA_Init+0x118>)
 800706e:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007070:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8007072:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007074:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8007076:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 800707a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 800707e:	bcf0      	pop	{r4, r5, r6, r7}
 8007080:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007082:	4914      	ldr	r1, [pc, #80]	@ (80070d4 <HAL_DMA_Init+0x11c>)
 8007084:	4a0c      	ldr	r2, [pc, #48]	@ (80070b8 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 8007086:	4814      	ldr	r0, [pc, #80]	@ (80070d8 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007088:	4421      	add	r1, r4
 800708a:	fba2 2101 	umull	r2, r1, r2, r1
 800708e:	0909      	lsrs	r1, r1, #4
 8007090:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 8007092:	e7a1      	b.n	8006fd8 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007094:	2400      	movs	r4, #0
 8007096:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007098:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800709c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 80070a0:	2200      	movs	r2, #0
 80070a2:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80070a6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80070a8:	e7e2      	b.n	8007070 <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 80070aa:	2001      	movs	r0, #1
}
 80070ac:	4770      	bx	lr
 80070ae:	bf00      	nop
 80070b0:	40020407 	.word	0x40020407
 80070b4:	bffdfbf8 	.word	0xbffdfbf8
 80070b8:	cccccccd 	.word	0xcccccccd
 80070bc:	40020400 	.word	0x40020400
 80070c0:	40020800 	.word	0x40020800
 80070c4:	40020820 	.word	0x40020820
 80070c8:	1000823f 	.word	0x1000823f
 80070cc:	40020940 	.word	0x40020940
 80070d0:	40020900 	.word	0x40020900
 80070d4:	bffdfff8 	.word	0xbffdfff8
 80070d8:	40020000 	.word	0x40020000

080070dc <HAL_DMA_DeInit>:
  if (NULL == hdma)
 80070dc:	2800      	cmp	r0, #0
 80070de:	d05f      	beq.n	80071a0 <HAL_DMA_DeInit+0xc4>
  __HAL_DMA_DISABLE(hdma);
 80070e0:	6802      	ldr	r2, [r0, #0]
 80070e2:	4603      	mov	r3, r0
 80070e4:	6811      	ldr	r1, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80070e6:	482f      	ldr	r0, [pc, #188]	@ (80071a4 <HAL_DMA_DeInit+0xc8>)
  __HAL_DMA_DISABLE(hdma);
 80070e8:	f021 0101 	bic.w	r1, r1, #1
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80070ec:	4282      	cmp	r2, r0
{
 80070ee:	b430      	push	{r4, r5}
  __HAL_DMA_DISABLE(hdma);
 80070f0:	6011      	str	r1, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80070f2:	d942      	bls.n	800717a <HAL_DMA_DeInit+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80070f4:	492c      	ldr	r1, [pc, #176]	@ (80071a8 <HAL_DMA_DeInit+0xcc>)
 80070f6:	482d      	ldr	r0, [pc, #180]	@ (80071ac <HAL_DMA_DeInit+0xd0>)
    hdma->DmaBaseAddress = DMA2;
 80070f8:	4c2d      	ldr	r4, [pc, #180]	@ (80071b0 <HAL_DMA_DeInit+0xd4>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80070fa:	4411      	add	r1, r2
 80070fc:	fba0 0101 	umull	r0, r1, r0, r1
 8007100:	0909      	lsrs	r1, r1, #4
 8007102:	0089      	lsls	r1, r1, #2
  hdma->Instance->CCR  = 0;
 8007104:	2000      	movs	r0, #0
    hdma->DmaBaseAddress = DMA2;
 8007106:	e9c3 4110 	strd	r4, r1, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800710a:	f001 051f 	and.w	r5, r1, #31
  hdma->Instance->CCR  = 0;
 800710e:	6010      	str	r0, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007110:	2001      	movs	r0, #1
 8007112:	40a8      	lsls	r0, r5
 8007114:	6060      	str	r0, [r4, #4]
 8007116:	4827      	ldr	r0, [pc, #156]	@ (80071b4 <HAL_DMA_DeInit+0xd8>)
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007118:	4d27      	ldr	r5, [pc, #156]	@ (80071b8 <HAL_DMA_DeInit+0xdc>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800711a:	ea4f 0c91 	mov.w	ip, r1, lsr #2
 800711e:	4401      	add	r1, r0
 8007120:	6499      	str	r1, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007122:	4926      	ldr	r1, [pc, #152]	@ (80071bc <HAL_DMA_DeInit+0xe0>)
 8007124:	64d9      	str	r1, [r3, #76]	@ 0x4c
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007126:	b2d2      	uxtb	r2, r2
 8007128:	4920      	ldr	r1, [pc, #128]	@ (80071ac <HAL_DMA_DeInit+0xd0>)
 800712a:	3a08      	subs	r2, #8
 800712c:	fba1 1202 	umull	r1, r2, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007130:	f3c2 1204 	ubfx	r2, r2, #4, #5
 8007134:	2101      	movs	r1, #1
 8007136:	fa01 f202 	lsl.w	r2, r1, r2
  hdma->DMAmuxChannel->CCR = 0;
 800713a:	2400      	movs	r4, #0
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800713c:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel->CCR = 0;
 800713e:	f840 402c 	str.w	r4, [r0, ip, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007142:	f8c5 2084 	str.w	r2, [r5, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007146:	6858      	ldr	r0, [r3, #4]
 8007148:	1e42      	subs	r2, r0, #1
 800714a:	2a03      	cmp	r2, #3
 800714c:	d806      	bhi.n	800715c <HAL_DMA_DeInit+0x80>
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800714e:	4091      	lsls	r1, r2
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007150:	4a1b      	ldr	r2, [pc, #108]	@ (80071c0 <HAL_DMA_DeInit+0xe4>)
 8007152:	4402      	add	r2, r0
 8007154:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007156:	6014      	str	r4, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007158:	f8c5 1144 	str.w	r1, [r5, #324]	@ 0x144
  hdma->DMAmuxRequestGen = 0U;
 800715c:	2000      	movs	r0, #0
 800715e:	e9c3 0015 	strd	r0, r0, [r3, #84]	@ 0x54
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007162:	63d8      	str	r0, [r3, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 8007164:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State = HAL_DMA_STATE_RESET;
 8007168:	f883 0025 	strb.w	r0, [r3, #37]	@ 0x25
}
 800716c:	bc30      	pop	{r4, r5}
  hdma->XferHalfCpltCallback = NULL;
 800716e:	e9c3 000b 	strd	r0, r0, [r3, #44]	@ 0x2c
  hdma->XferAbortCallback = NULL;
 8007172:	e9c3 000d 	strd	r0, r0, [r3, #52]	@ 0x34
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8007176:	65d8      	str	r0, [r3, #92]	@ 0x5c
}
 8007178:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800717a:	4912      	ldr	r1, [pc, #72]	@ (80071c4 <HAL_DMA_DeInit+0xe8>)
 800717c:	480b      	ldr	r0, [pc, #44]	@ (80071ac <HAL_DMA_DeInit+0xd0>)
    hdma->DmaBaseAddress = DMA1;
 800717e:	4c12      	ldr	r4, [pc, #72]	@ (80071c8 <HAL_DMA_DeInit+0xec>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007180:	4411      	add	r1, r2
 8007182:	fba0 0101 	umull	r0, r1, r0, r1
 8007186:	0909      	lsrs	r1, r1, #4
 8007188:	0089      	lsls	r1, r1, #2
  hdma->Instance->CCR  = 0;
 800718a:	2000      	movs	r0, #0
    hdma->DmaBaseAddress = DMA1;
 800718c:	e9c3 4110 	strd	r4, r1, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007190:	f001 051f 	and.w	r5, r1, #31
  hdma->Instance->CCR  = 0;
 8007194:	6010      	str	r0, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007196:	2001      	movs	r0, #1
 8007198:	40a8      	lsls	r0, r5
 800719a:	6060      	str	r0, [r4, #4]
 800719c:	4806      	ldr	r0, [pc, #24]	@ (80071b8 <HAL_DMA_DeInit+0xdc>)
 800719e:	e7bb      	b.n	8007118 <HAL_DMA_DeInit+0x3c>
    return HAL_ERROR;
 80071a0:	2001      	movs	r0, #1
}
 80071a2:	4770      	bx	lr
 80071a4:	40020407 	.word	0x40020407
 80071a8:	bffdfbf8 	.word	0xbffdfbf8
 80071ac:	cccccccd 	.word	0xcccccccd
 80071b0:	40020400 	.word	0x40020400
 80071b4:	40020820 	.word	0x40020820
 80071b8:	40020800 	.word	0x40020800
 80071bc:	40020880 	.word	0x40020880
 80071c0:	1000823f 	.word	0x1000823f
 80071c4:	bffdfff8 	.word	0xbffdfff8
 80071c8:	40020000 	.word	0x40020000

080071cc <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80071cc:	2800      	cmp	r0, #0
 80071ce:	f000 80d9 	beq.w	8007384 <HAL_FDCAN_Init+0x1b8>
{
 80071d2:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80071d4:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 80071d8:	4604      	mov	r4, r0
 80071da:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d071      	beq.n	80072c6 <HAL_FDCAN_Init+0xfa>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80071e2:	6822      	ldr	r2, [r4, #0]
 80071e4:	6993      	ldr	r3, [r2, #24]
 80071e6:	f023 0310 	bic.w	r3, r3, #16
 80071ea:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80071ec:	f7fe fdbc 	bl	8005d68 <HAL_GetTick>
 80071f0:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80071f2:	e004      	b.n	80071fe <HAL_FDCAN_Init+0x32>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80071f4:	f7fe fdb8 	bl	8005d68 <HAL_GetTick>
 80071f8:	1b40      	subs	r0, r0, r5
 80071fa:	280a      	cmp	r0, #10
 80071fc:	d85a      	bhi.n	80072b4 <HAL_FDCAN_Init+0xe8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80071fe:	6823      	ldr	r3, [r4, #0]
 8007200:	699a      	ldr	r2, [r3, #24]
 8007202:	0711      	lsls	r1, r2, #28
 8007204:	d4f6      	bmi.n	80071f4 <HAL_FDCAN_Init+0x28>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007206:	699a      	ldr	r2, [r3, #24]
 8007208:	f042 0201 	orr.w	r2, r2, #1
 800720c:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800720e:	f7fe fdab 	bl	8005d68 <HAL_GetTick>
 8007212:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007214:	e004      	b.n	8007220 <HAL_FDCAN_Init+0x54>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007216:	f7fe fda7 	bl	8005d68 <HAL_GetTick>
 800721a:	1b40      	subs	r0, r0, r5
 800721c:	280a      	cmp	r0, #10
 800721e:	d849      	bhi.n	80072b4 <HAL_FDCAN_Init+0xe8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007220:	6823      	ldr	r3, [r4, #0]
 8007222:	699a      	ldr	r2, [r3, #24]
 8007224:	07d2      	lsls	r2, r2, #31
 8007226:	d5f6      	bpl.n	8007216 <HAL_FDCAN_Init+0x4a>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007228:	699a      	ldr	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800722a:	4959      	ldr	r1, [pc, #356]	@ (8007390 <HAL_FDCAN_Init+0x1c4>)
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800722c:	f042 0202 	orr.w	r2, r2, #2
  if (hfdcan->Instance == FDCAN1)
 8007230:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007232:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 8007234:	f000 80a1 	beq.w	800737a <HAL_FDCAN_Init+0x1ae>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007238:	7c22      	ldrb	r2, [r4, #16]
 800723a:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800723c:	699a      	ldr	r2, [r3, #24]
 800723e:	bf0c      	ite	eq
 8007240:	f022 0240 	biceq.w	r2, r2, #64	@ 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007244:	f042 0240 	orrne.w	r2, r2, #64	@ 0x40
 8007248:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800724a:	7c62      	ldrb	r2, [r4, #17]
 800724c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800724e:	699a      	ldr	r2, [r3, #24]
 8007250:	bf0c      	ite	eq
 8007252:	f442 4280 	orreq.w	r2, r2, #16384	@ 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007256:	f422 4280 	bicne.w	r2, r2, #16384	@ 0x4000
 800725a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800725c:	7ca2      	ldrb	r2, [r4, #18]
 800725e:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007260:	699a      	ldr	r2, [r3, #24]
 8007262:	bf0c      	ite	eq
 8007264:	f422 5280 	biceq.w	r2, r2, #4096	@ 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007268:	f442 5280 	orrne.w	r2, r2, #4096	@ 0x1000
 800726c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800726e:	699a      	ldr	r2, [r3, #24]
 8007270:	68a0      	ldr	r0, [r4, #8]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007272:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007274:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007278:	4302      	orrs	r2, r0
 800727a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800727c:	699a      	ldr	r2, [r3, #24]
 800727e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8007282:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007284:	691a      	ldr	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007286:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007288:	f022 0210 	bic.w	r2, r2, #16
 800728c:	611a      	str	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800728e:	d01f      	beq.n	80072d0 <HAL_FDCAN_Init+0x104>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007290:	b311      	cbz	r1, 80072d8 <HAL_FDCAN_Init+0x10c>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007292:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007294:	699a      	ldr	r2, [r3, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007296:	d077      	beq.n	8007388 <HAL_FDCAN_Init+0x1bc>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007298:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800729c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800729e:	691a      	ldr	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80072a0:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80072a2:	f042 0210 	orr.w	r2, r2, #16
 80072a6:	611a      	str	r2, [r3, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80072a8:	d116      	bne.n	80072d8 <HAL_FDCAN_Init+0x10c>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80072aa:	699a      	ldr	r2, [r3, #24]
 80072ac:	f042 0220 	orr.w	r2, r2, #32
 80072b0:	619a      	str	r2, [r3, #24]
 80072b2:	e011      	b.n	80072d8 <HAL_FDCAN_Init+0x10c>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80072b4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80072b6:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80072b8:	f043 0301 	orr.w	r3, r3, #1
 80072bc:	6623      	str	r3, [r4, #96]	@ 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80072be:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 80072c2:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 80072c4:	bd38      	pop	{r3, r4, r5, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 80072c6:	f880 205d 	strb.w	r2, [r0, #93]	@ 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 80072ca:	f7fe f9c3 	bl	8005654 <HAL_FDCAN_MspInit>
 80072ce:	e788      	b.n	80071e2 <HAL_FDCAN_Init+0x16>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80072d0:	699a      	ldr	r2, [r3, #24]
 80072d2:	f042 0204 	orr.w	r2, r2, #4
 80072d6:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80072d8:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80072dc:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80072de:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80072e0:	0212      	lsls	r2, r2, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80072e2:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80072e6:	6a21      	ldr	r1, [r4, #32]
 80072e8:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80072ea:	430a      	orrs	r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80072ec:	6961      	ldr	r1, [r4, #20]
 80072ee:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80072f0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80072f4:	f5b0 7f40 	cmp.w	r0, #768	@ 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80072f8:	61da      	str	r2, [r3, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80072fa:	d10e      	bne.n	800731a <HAL_FDCAN_Init+0x14e>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80072fc:	e9d4 020b 	ldrd	r0, r2, [r4, #44]	@ 0x2c
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007300:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007302:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007304:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007306:	0112      	lsls	r2, r2, #4
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007308:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800730a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800730e:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007310:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007312:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007314:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007318:	60da      	str	r2, [r3, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800731a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800731e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007320:	6b61      	ldr	r1, [r4, #52]	@ 0x34

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007322:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007324:	4302      	orrs	r2, r0
 8007326:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800732a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800732e:	4819      	ldr	r0, [pc, #100]	@ (8007394 <HAL_FDCAN_Init+0x1c8>)
 8007330:	6420      	str	r0, [r4, #64]	@ 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007332:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8007336:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800733a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800733e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8007342:	4915      	ldr	r1, [pc, #84]	@ (8007398 <HAL_FDCAN_Init+0x1cc>)
 8007344:	6461      	str	r1, [r4, #68]	@ 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007346:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800734a:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
 800734e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8007352:	4b12      	ldr	r3, [pc, #72]	@ (800739c <HAL_FDCAN_Init+0x1d0>)
 8007354:	4a12      	ldr	r2, [pc, #72]	@ (80073a0 <HAL_FDCAN_Init+0x1d4>)
 8007356:	3140      	adds	r1, #64	@ 0x40
 8007358:	e9c4 1312 	strd	r1, r3, [r4, #72]	@ 0x48
 800735c:	33f0      	adds	r3, #240	@ 0xf0
 800735e:	e9c4 2314 	strd	r2, r3, [r4, #80]	@ 0x50
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007362:	2100      	movs	r1, #0
 8007364:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8007368:	f004 fbce 	bl	800bb08 <memset>
  hfdcan->LatestTxFifoQRequest = 0U;
 800736c:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800736e:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007370:	6620      	str	r0, [r4, #96]	@ 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007372:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 8007376:	65a0      	str	r0, [r4, #88]	@ 0x58
}
 8007378:	bd38      	pop	{r3, r4, r5, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800737a:	4a0a      	ldr	r2, [pc, #40]	@ (80073a4 <HAL_FDCAN_Init+0x1d8>)
 800737c:	6861      	ldr	r1, [r4, #4]
 800737e:	f8c2 1500 	str.w	r1, [r2, #1280]	@ 0x500
 8007382:	e759      	b.n	8007238 <HAL_FDCAN_Init+0x6c>
    return HAL_ERROR;
 8007384:	2001      	movs	r0, #1
}
 8007386:	4770      	bx	lr
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007388:	f042 0220 	orr.w	r2, r2, #32
 800738c:	619a      	str	r2, [r3, #24]
 800738e:	e7a3      	b.n	80072d8 <HAL_FDCAN_Init+0x10c>
 8007390:	40006400 	.word	0x40006400
 8007394:	4000a400 	.word	0x4000a400
 8007398:	4000a470 	.word	0x4000a470
 800739c:	4000a588 	.word	0x4000a588
 80073a0:	4000a660 	.word	0x4000a660
 80073a4:	40006000 	.word	0x40006000

080073a8 <HAL_FDCAN_ConfigFilter>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80073a8:	f890 205c 	ldrb.w	r2, [r0, #92]	@ 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80073ac:	3a01      	subs	r2, #1
 80073ae:	2a01      	cmp	r2, #1
{
 80073b0:	4603      	mov	r3, r0
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80073b2:	d905      	bls.n	80073c0 <HAL_FDCAN_ConfigFilter+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80073b4:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 80073b6:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 80073ba:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80073bc:	661a      	str	r2, [r3, #96]	@ 0x60
}
 80073be:	4770      	bx	lr
{
 80073c0:	b470      	push	{r4, r5, r6}
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80073c2:	688a      	ldr	r2, [r1, #8]
                         sFilterConfig->FilterID2);
 80073c4:	6948      	ldr	r0, [r1, #20]
                         (sFilterConfig->FilterID1 << 16U)    |
 80073c6:	e9d1 5403 	ldrd	r5, r4, [r1, #12]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 80073ca:	e9d1 6100 	ldrd	r6, r1, [r1]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80073ce:	0792      	lsls	r2, r2, #30
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80073d0:	b956      	cbnz	r6, 80073e8 <HAL_FDCAN_ConfigFilter+0x40>
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80073d2:	ea42 62c5 	orr.w	r2, r2, r5, lsl #27
 80073d6:	4302      	orrs	r2, r0
      *FilterAddress = FilterElementW1;
 80073d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80073da:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
    return HAL_OK;
 80073de:	2000      	movs	r0, #0
}
 80073e0:	bc70      	pop	{r4, r5, r6}
      *FilterAddress = FilterElementW1;
 80073e2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 80073e6:	4770      	bx	lr
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80073e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80073ea:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
      *FilterAddress = FilterElementW1;
 80073ee:	f843 4031 	str.w	r4, [r3, r1, lsl #3]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80073f2:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80073f6:	4310      	orrs	r0, r2
      *FilterAddress = FilterElementW2;
 80073f8:	6058      	str	r0, [r3, #4]
}
 80073fa:	bc70      	pop	{r4, r5, r6}
    return HAL_OK;
 80073fc:	2000      	movs	r0, #0
}
 80073fe:	4770      	bx	lr

08007400 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007400:	f890 205c 	ldrb.w	r2, [r0, #92]	@ 0x5c
 8007404:	2a01      	cmp	r2, #1
{
 8007406:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007408:	d005      	beq.n	8007416 <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800740a:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800740c:	f042 0204 	orr.w	r2, r2, #4
    return HAL_ERROR;
 8007410:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007412:	661a      	str	r2, [r3, #96]	@ 0x60
}
 8007414:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007416:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007418:	2202      	movs	r2, #2
 800741a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800741e:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007420:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007422:	f022 0201 	bic.w	r2, r2, #1
 8007426:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 8007428:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800742a:	6619      	str	r1, [r3, #96]	@ 0x60
    return HAL_OK;
 800742c:	4770      	bx	lr
 800742e:	bf00      	nop

08007430 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 8007430:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8007432:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 8007436:	2b02      	cmp	r3, #2
{
 8007438:	4686      	mov	lr, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800743a:	d10b      	bne.n	8007454 <HAL_FDCAN_AddMessageToTxFifoQ+0x24>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800743c:	6805      	ldr	r5, [r0, #0]
 800743e:	f8d5 30c4 	ldr.w	r3, [r5, #196]	@ 0xc4
 8007442:	f413 1c00 	ands.w	ip, r3, #2097152	@ 0x200000
 8007446:	d00b      	beq.n	8007460 <HAL_FDCAN_AddMessageToTxFifoQ+0x30>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007448:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800744a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800744e:	6603      	str	r3, [r0, #96]	@ 0x60
      return HAL_ERROR;
 8007450:	2001      	movs	r0, #1
}
 8007452:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007454:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8007456:	f043 0308 	orr.w	r3, r3, #8
 800745a:	6603      	str	r3, [r0, #96]	@ 0x60
      return HAL_ERROR;
 800745c:	2001      	movs	r0, #1
}
 800745e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007460:	f8d5 60c4 	ldr.w	r6, [r5, #196]	@ 0xc4
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007464:	684b      	ldr	r3, [r1, #4]
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007466:	690f      	ldr	r7, [r1, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8007468:	6888      	ldr	r0, [r1, #8]
                   (pTxHeader->Identifier << 18U));
 800746a:	680c      	ldr	r4, [r1, #0]
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800746c:	f3c6 4601 	ubfx	r6, r6, #16, #2
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007470:	2b00      	cmp	r3, #0
 8007472:	d137      	bne.n	80074e4 <HAL_FDCAN_AddMessageToTxFifoQ+0xb4>
                   FDCAN_STANDARD_ID |
 8007474:	4307      	orrs	r7, r0
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007476:	ea47 4784 	orr.w	r7, r7, r4, lsl #18
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
                 pTxHeader->TxEventFifoControl |
                 pTxHeader->FDFormat |
 800747a:	e9d1 0306 	ldrd	r0, r3, [r1, #24]
 800747e:	4303      	orrs	r3, r0
 8007480:	6948      	ldr	r0, [r1, #20]
                 pTxHeader->BitRateSwitch |
                 (pTxHeader->DataLength << 16U));
 8007482:	68cc      	ldr	r4, [r1, #12]
                 pTxHeader->FDFormat |
 8007484:	4303      	orrs	r3, r0
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007486:	6a08      	ldr	r0, [r1, #32]
                 pTxHeader->FDFormat |
 8007488:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800748c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8007490:	f8de 0054 	ldr.w	r0, [lr, #84]	@ 0x54
 8007494:	eb06 04c6 	add.w	r4, r6, r6, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8007498:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800749c:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
  TxAddress++;
  *TxAddress = TxElementW2;
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80074a0:	4c13      	ldr	r4, [pc, #76]	@ (80074f0 <HAL_FDCAN_AddMessageToTxFifoQ+0xc0>)
  *TxAddress = TxElementW2;
 80074a2:	6043      	str	r3, [r0, #4]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80074a4:	68cb      	ldr	r3, [r1, #12]
 80074a6:	5ce3      	ldrb	r3, [r4, r3]
 80074a8:	b1a3      	cbz	r3, 80074d4 <HAL_FDCAN_AddMessageToTxFifoQ+0xa4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80074aa:	7893      	ldrb	r3, [r2, #2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80074ac:	78d7      	ldrb	r7, [r2, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80074ae:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80074b0:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
 80074b4:	7817      	ldrb	r7, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80074b6:	433b      	orrs	r3, r7
 80074b8:	7857      	ldrb	r7, [r2, #1]
 80074ba:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80074be:	eb0c 0700 	add.w	r7, ip, r0
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80074c2:	f10c 0c04 	add.w	ip, ip, #4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80074c6:	60bb      	str	r3, [r7, #8]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80074c8:	68cb      	ldr	r3, [r1, #12]
 80074ca:	5ce3      	ldrb	r3, [r4, r3]
 80074cc:	459c      	cmp	ip, r3
 80074ce:	f102 0204 	add.w	r2, r2, #4
 80074d2:	d3ea      	bcc.n	80074aa <HAL_FDCAN_AddMessageToTxFifoQ+0x7a>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80074d4:	2301      	movs	r3, #1
 80074d6:	40b3      	lsls	r3, r6
 80074d8:	f8c5 30cc 	str.w	r3, [r5, #204]	@ 0xcc
    return HAL_OK;
 80074dc:	2000      	movs	r0, #0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80074de:	f8ce 3058 	str.w	r3, [lr, #88]	@ 0x58
}
 80074e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
                   pTxHeader->TxFrameType |
 80074e4:	4327      	orrs	r7, r4
 80074e6:	4307      	orrs	r7, r0
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80074e8:	f047 4780 	orr.w	r7, r7, #1073741824	@ 0x40000000
 80074ec:	e7c5      	b.n	800747a <HAL_FDCAN_AddMessageToTxFifoQ+0x4a>
 80074ee:	bf00      	nop
 80074f0:	0800cd44 	.word	0x0800cd44

080074f4 <HAL_FDCAN_GetRxMessage>:
{
 80074f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80074f8:	f890 405c 	ldrb.w	r4, [r0, #92]	@ 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 80074fc:	2c02      	cmp	r4, #2
 80074fe:	d10d      	bne.n	800751c <HAL_FDCAN_GetRxMessage+0x28>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007500:	2940      	cmp	r1, #64	@ 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007502:	6805      	ldr	r5, [r0, #0]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007504:	d010      	beq.n	8007528 <HAL_FDCAN_GetRxMessage+0x34>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007506:	f8d5 4098 	ldr.w	r4, [r5, #152]	@ 0x98
 800750a:	0724      	lsls	r4, r4, #28
 800750c:	d16e      	bne.n	80075ec <HAL_FDCAN_GetRxMessage+0xf8>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800750e:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8007510:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007514:	6603      	str	r3, [r0, #96]	@ 0x60
        return HAL_ERROR;
 8007516:	2001      	movs	r0, #1
}
 8007518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800751c:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800751e:	f043 0308 	orr.w	r3, r3, #8
 8007522:	6603      	str	r3, [r0, #96]	@ 0x60
        return HAL_ERROR;
 8007524:	2001      	movs	r0, #1
 8007526:	e7f7      	b.n	8007518 <HAL_FDCAN_GetRxMessage+0x24>
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007528:	f8d5 4090 	ldr.w	r4, [r5, #144]	@ 0x90
 800752c:	0726      	lsls	r6, r4, #28
 800752e:	d0ee      	beq.n	800750e <HAL_FDCAN_GetRxMessage+0x1a>
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8007530:	f8d5 4090 	ldr.w	r4, [r5, #144]	@ 0x90
 8007534:	f014 7480 	ands.w	r4, r4, #16777216	@ 0x1000000
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007538:	bf18      	it	ne
 800753a:	f8d5 4080 	ldrne.w	r4, [r5, #128]	@ 0x80
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800753e:	f8d5 7090 	ldr.w	r7, [r5, #144]	@ 0x90
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007542:	bf18      	it	ne
 8007544:	f3c4 2440 	ubfxne	r4, r4, #9, #1
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007548:	f3c7 2701 	ubfx	r7, r7, #8, #2
 800754c:	eb07 0804 	add.w	r8, r7, r4
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8007550:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8007552:	eb08 06c8 	add.w	r6, r8, r8, lsl #3
 8007556:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800755a:	6826      	ldr	r6, [r4, #0]
 800755c:	f006 4680 	and.w	r6, r6, #1073741824	@ 0x40000000
 8007560:	6056      	str	r6, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007562:	2e00      	cmp	r6, #0
 8007564:	d15d      	bne.n	8007622 <HAL_FDCAN_GetRxMessage+0x12e>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007566:	6826      	ldr	r6, [r4, #0]
 8007568:	f3c6 468a 	ubfx	r6, r6, #18, #11
 800756c:	6016      	str	r6, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800756e:	6826      	ldr	r6, [r4, #0]
 8007570:	f006 5600 	and.w	r6, r6, #536870912	@ 0x20000000
 8007574:	6096      	str	r6, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007576:	6826      	ldr	r6, [r4, #0]
 8007578:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800757c:	6116      	str	r6, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800757e:	88a6      	ldrh	r6, [r4, #4]
 8007580:	61d6      	str	r6, [r2, #28]
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8007582:	f8b4 c006 	ldrh.w	ip, [r4, #6]
 8007586:	f00c 0c0f 	and.w	ip, ip, #15
 800758a:	f8c2 c00c 	str.w	ip, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800758e:	6866      	ldr	r6, [r4, #4]
 8007590:	f406 1680 	and.w	r6, r6, #1048576	@ 0x100000
 8007594:	6156      	str	r6, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007596:	6866      	ldr	r6, [r4, #4]
 8007598:	f406 1600 	and.w	r6, r6, #2097152	@ 0x200000
 800759c:	6196      	str	r6, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800759e:	79e6      	ldrb	r6, [r4, #7]
 80075a0:	f006 067f 	and.w	r6, r6, #127	@ 0x7f
 80075a4:	6216      	str	r6, [r2, #32]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80075a6:	4e22      	ldr	r6, [pc, #136]	@ (8007630 <HAL_FDCAN_GetRxMessage+0x13c>)
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80075a8:	6867      	ldr	r7, [r4, #4]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80075aa:	f816 e00c 	ldrb.w	lr, [r6, ip]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80075ae:	ea4f 7cd7 	mov.w	ip, r7, lsr #31
 80075b2:	f8c2 c024 	str.w	ip, [r2, #36]	@ 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80075b6:	f1be 0f00 	cmp.w	lr, #0
 80075ba:	d010      	beq.n	80075de <HAL_FDCAN_GetRxMessage+0xea>
 80075bc:	3b01      	subs	r3, #1
 80075be:	f104 0e07 	add.w	lr, r4, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 80075c2:	46f4      	mov	ip, lr
 80075c4:	f81e 5f01 	ldrb.w	r5, [lr, #1]!
 80075c8:	f803 5f01 	strb.w	r5, [r3, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80075cc:	68d5      	ldr	r5, [r2, #12]
 80075ce:	f1ac 0c06 	sub.w	ip, ip, #6
 80075d2:	5d75      	ldrb	r5, [r6, r5]
 80075d4:	ebac 0c04 	sub.w	ip, ip, r4
 80075d8:	4565      	cmp	r5, ip
 80075da:	d8f2      	bhi.n	80075c2 <HAL_FDCAN_GetRxMessage+0xce>
 80075dc:	6805      	ldr	r5, [r0, #0]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80075de:	2940      	cmp	r1, #64	@ 0x40
 80075e0:	d023      	beq.n	800762a <HAL_FDCAN_GetRxMessage+0x136>
      hfdcan->Instance->RXF1A = GetIndex;
 80075e2:	f8c5 809c 	str.w	r8, [r5, #156]	@ 0x9c
    return HAL_OK;
 80075e6:	2000      	movs	r0, #0
}
 80075e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80075ec:	f8d5 4098 	ldr.w	r4, [r5, #152]	@ 0x98
 80075f0:	f014 7480 	ands.w	r4, r4, #16777216	@ 0x1000000
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80075f4:	bf18      	it	ne
 80075f6:	f8d5 4080 	ldrne.w	r4, [r5, #128]	@ 0x80
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80075fa:	f8d5 7098 	ldr.w	r7, [r5, #152]	@ 0x98
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80075fe:	bf18      	it	ne
 8007600:	f3c4 2400 	ubfxne	r4, r4, #8, #1
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007604:	f3c7 2701 	ubfx	r7, r7, #8, #2
 8007608:	eb07 0804 	add.w	r8, r7, r4
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800760c:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 800760e:	eb08 06c8 	add.w	r6, r8, r8, lsl #3
 8007612:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007616:	6826      	ldr	r6, [r4, #0]
 8007618:	f006 4680 	and.w	r6, r6, #1073741824	@ 0x40000000
 800761c:	6056      	str	r6, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800761e:	2e00      	cmp	r6, #0
 8007620:	d0a1      	beq.n	8007566 <HAL_FDCAN_GetRxMessage+0x72>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007622:	6826      	ldr	r6, [r4, #0]
 8007624:	f026 4660 	bic.w	r6, r6, #3758096384	@ 0xe0000000
 8007628:	e7a0      	b.n	800756c <HAL_FDCAN_GetRxMessage+0x78>
      hfdcan->Instance->RXF0A = GetIndex;
 800762a:	f8c5 8094 	str.w	r8, [r5, #148]	@ 0x94
 800762e:	e7da      	b.n	80075e6 <HAL_FDCAN_GetRxMessage+0xf2>
 8007630:	0800cd44 	.word	0x0800cd44

08007634 <HAL_FDCAN_GetRxFifoFillLevel>:
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8007634:	6803      	ldr	r3, [r0, #0]
  if (RxFifo == FDCAN_RX_FIFO0)
 8007636:	2940      	cmp	r1, #64	@ 0x40
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8007638:	bf0c      	ite	eq
 800763a:	f8d3 0090 	ldreq.w	r0, [r3, #144]	@ 0x90
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 800763e:	f8d3 0098 	ldrne.w	r0, [r3, #152]	@ 0x98
 8007642:	f000 000f 	and.w	r0, r0, #15
}
 8007646:	4770      	bx	lr

08007648 <HAL_FDCAN_ActivateNotification>:
{
 8007648:	4603      	mov	r3, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800764a:	f890 005c 	ldrb.w	r0, [r0, #92]	@ 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800764e:	3801      	subs	r0, #1
 8007650:	2801      	cmp	r0, #1
 8007652:	d905      	bls.n	8007660 <HAL_FDCAN_ActivateNotification+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007654:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007656:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 800765a:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800765c:	661a      	str	r2, [r3, #96]	@ 0x60
}
 800765e:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007660:	681b      	ldr	r3, [r3, #0]
{
 8007662:	b470      	push	{r4, r5, r6}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8007664:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007668:	6d98      	ldr	r0, [r3, #88]	@ 0x58
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800766a:	f001 0438 	and.w	r4, r1, #56	@ 0x38
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800766e:	d009      	beq.n	8007684 <HAL_FDCAN_ActivateNotification+0x3c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007670:	07c6      	lsls	r6, r0, #31
 8007672:	d407      	bmi.n	8007684 <HAL_FDCAN_ActivateNotification+0x3c>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8007674:	6ddd      	ldr	r5, [r3, #92]	@ 0x5c
 8007676:	f045 0501 	orr.w	r5, r5, #1
 800767a:	65dd      	str	r5, [r3, #92]	@ 0x5c
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800767c:	b154      	cbz	r4, 8007694 <HAL_FDCAN_ActivateNotification+0x4c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800767e:	0784      	lsls	r4, r0, #30
 8007680:	d42f      	bmi.n	80076e2 <HAL_FDCAN_ActivateNotification+0x9a>
 8007682:	e007      	b.n	8007694 <HAL_FDCAN_ActivateNotification+0x4c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007684:	b304      	cbz	r4, 80076c8 <HAL_FDCAN_ActivateNotification+0x80>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007686:	0786      	lsls	r6, r0, #30
 8007688:	d41e      	bmi.n	80076c8 <HAL_FDCAN_ActivateNotification+0x80>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800768a:	6dde      	ldr	r6, [r3, #92]	@ 0x5c
 800768c:	f046 0601 	orr.w	r6, r6, #1
 8007690:	65de      	str	r6, [r3, #92]	@ 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8007692:	bb25      	cbnz	r5, 80076de <HAL_FDCAN_ActivateNotification+0x96>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8007694:	f411 7fe0 	tst.w	r1, #448	@ 0x1c0
 8007698:	d001      	beq.n	800769e <HAL_FDCAN_ActivateNotification+0x56>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800769a:	0746      	lsls	r6, r0, #29
 800769c:	d421      	bmi.n	80076e2 <HAL_FDCAN_ActivateNotification+0x9a>
 800769e:	f411 5ff0 	tst.w	r1, #7680	@ 0x1e00
 80076a2:	d001      	beq.n	80076a8 <HAL_FDCAN_ActivateNotification+0x60>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80076a4:	0705      	lsls	r5, r0, #28
 80076a6:	d41c      	bmi.n	80076e2 <HAL_FDCAN_ActivateNotification+0x9a>
 80076a8:	f411 4f60 	tst.w	r1, #57344	@ 0xe000
 80076ac:	d001      	beq.n	80076b2 <HAL_FDCAN_ActivateNotification+0x6a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80076ae:	06c4      	lsls	r4, r0, #27
 80076b0:	d417      	bmi.n	80076e2 <HAL_FDCAN_ActivateNotification+0x9a>
 80076b2:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
 80076b6:	d001      	beq.n	80076bc <HAL_FDCAN_ActivateNotification+0x74>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80076b8:	0686      	lsls	r6, r0, #26
 80076ba:	d412      	bmi.n	80076e2 <HAL_FDCAN_ActivateNotification+0x9a>
 80076bc:	f411 0f7c 	tst.w	r1, #16515072	@ 0xfc0000
 80076c0:	d013      	beq.n	80076ea <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80076c2:	0645      	lsls	r5, r0, #25
 80076c4:	d40d      	bmi.n	80076e2 <HAL_FDCAN_ActivateNotification+0x9a>
 80076c6:	e010      	b.n	80076ea <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80076c8:	f411 7fe0 	tst.w	r1, #448	@ 0x1c0
 80076cc:	d021      	beq.n	8007712 <HAL_FDCAN_ActivateNotification+0xca>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80076ce:	0746      	lsls	r6, r0, #29
 80076d0:	d41f      	bmi.n	8007712 <HAL_FDCAN_ActivateNotification+0xca>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80076d2:	6dde      	ldr	r6, [r3, #92]	@ 0x5c
 80076d4:	f046 0601 	orr.w	r6, r6, #1
 80076d8:	65de      	str	r6, [r3, #92]	@ 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80076da:	2d00      	cmp	r5, #0
 80076dc:	d0ce      	beq.n	800767c <HAL_FDCAN_ActivateNotification+0x34>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80076de:	07c5      	lsls	r5, r0, #31
 80076e0:	d5cc      	bpl.n	800767c <HAL_FDCAN_ActivateNotification+0x34>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80076e2:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 80076e4:	f040 0002 	orr.w	r0, r0, #2
 80076e8:	65d8      	str	r0, [r3, #92]	@ 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80076ea:	060c      	lsls	r4, r1, #24
 80076ec:	d504      	bpl.n	80076f8 <HAL_FDCAN_ActivateNotification+0xb0>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80076ee:	f8d3 00dc 	ldr.w	r0, [r3, #220]	@ 0xdc
 80076f2:	4310      	orrs	r0, r2
 80076f4:	f8c3 00dc 	str.w	r0, [r3, #220]	@ 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80076f8:	05c8      	lsls	r0, r1, #23
 80076fa:	d504      	bpl.n	8007706 <HAL_FDCAN_ActivateNotification+0xbe>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80076fc:	f8d3 00e0 	ldr.w	r0, [r3, #224]	@ 0xe0
 8007700:	4302      	orrs	r2, r0
 8007702:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007706:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007708:	430a      	orrs	r2, r1
    return HAL_OK;
 800770a:	2000      	movs	r0, #0
}
 800770c:	bc70      	pop	{r4, r5, r6}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800770e:	655a      	str	r2, [r3, #84]	@ 0x54
}
 8007710:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007712:	f411 5ff0 	tst.w	r1, #7680	@ 0x1e00
 8007716:	d001      	beq.n	800771c <HAL_FDCAN_ActivateNotification+0xd4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8007718:	0706      	lsls	r6, r0, #28
 800771a:	d5da      	bpl.n	80076d2 <HAL_FDCAN_ActivateNotification+0x8a>
 800771c:	f411 4f60 	tst.w	r1, #57344	@ 0xe000
 8007720:	d001      	beq.n	8007726 <HAL_FDCAN_ActivateNotification+0xde>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8007722:	06c6      	lsls	r6, r0, #27
 8007724:	d5d5      	bpl.n	80076d2 <HAL_FDCAN_ActivateNotification+0x8a>
 8007726:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
 800772a:	d001      	beq.n	8007730 <HAL_FDCAN_ActivateNotification+0xe8>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800772c:	0686      	lsls	r6, r0, #26
 800772e:	d5d0      	bpl.n	80076d2 <HAL_FDCAN_ActivateNotification+0x8a>
 8007730:	f411 0f7c 	tst.w	r1, #16515072	@ 0xfc0000
 8007734:	d0d1      	beq.n	80076da <HAL_FDCAN_ActivateNotification+0x92>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8007736:	0646      	lsls	r6, r0, #25
 8007738:	d5cb      	bpl.n	80076d2 <HAL_FDCAN_ActivateNotification+0x8a>
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800773a:	2d00      	cmp	r5, #0
 800773c:	d09e      	beq.n	800767c <HAL_FDCAN_ActivateNotification+0x34>
 800773e:	e7ce      	b.n	80076de <HAL_FDCAN_ActivateNotification+0x96>

08007740 <HAL_FDCAN_TxEventFifoCallback>:
}
 8007740:	4770      	bx	lr
 8007742:	bf00      	nop

08007744 <HAL_FDCAN_RxFifo1Callback>:
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
 8007744:	4770      	bx	lr
 8007746:	bf00      	nop

08007748 <HAL_FDCAN_TxFifoEmptyCallback>:
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
 8007748:	4770      	bx	lr
 800774a:	bf00      	nop

0800774c <HAL_FDCAN_TxBufferCompleteCallback>:
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
 800774c:	4770      	bx	lr
 800774e:	bf00      	nop

08007750 <HAL_FDCAN_TxBufferAbortCallback>:
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop

08007754 <HAL_FDCAN_TimestampWraparoundCallback>:
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
 8007754:	4770      	bx	lr
 8007756:	bf00      	nop

08007758 <HAL_FDCAN_TimeoutOccurredCallback>:
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
 8007758:	4770      	bx	lr
 800775a:	bf00      	nop

0800775c <HAL_FDCAN_HighPriorityMessageCallback>:
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop

08007760 <HAL_FDCAN_ErrorCallback>:
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
 8007760:	4770      	bx	lr
 8007762:	bf00      	nop

08007764 <HAL_FDCAN_ErrorStatusCallback>:
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop

08007768 <HAL_FDCAN_IRQHandler>:
{
 8007768:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800776c:	6803      	ldr	r3, [r0, #0]
 800776e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007770:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007772:	ea02 0a01 	and.w	sl, r2, r1
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007776:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007778:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800777a:	ea02 0901 	and.w	r9, r2, r1
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800777e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007780:	6d59      	ldr	r1, [r3, #84]	@ 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8007782:	6d1e      	ldr	r6, [r3, #80]	@ 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007784:	ea02 0801 	and.w	r8, r2, r1
  Errors &= hfdcan->Instance->IE;
 8007788:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800778a:	6d1f      	ldr	r7, [r3, #80]	@ 0x50
  Errors &= hfdcan->Instance->IE;
 800778c:	4016      	ands	r6, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 800778e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
  itsource = hfdcan->Instance->IE;
 8007790:	f8d3 b054 	ldr.w	fp, [r3, #84]	@ 0x54
  itflag = hfdcan->Instance->IR;
 8007794:	6d1d      	ldr	r5, [r3, #80]	@ 0x50
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007796:	4017      	ands	r7, r2
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8007798:	0669      	lsls	r1, r5, #25
{
 800779a:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 800779c:	f40a 5ae0 	and.w	sl, sl, #7168	@ 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 80077a0:	f009 0907 	and.w	r9, r9, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 80077a4:	f008 0838 	and.w	r8, r8, #56	@ 0x38
  Errors &= hfdcan->Instance->IE;
 80077a8:	f406 0671 	and.w	r6, r6, #15794176	@ 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 80077ac:	f407 2760 	and.w	r7, r7, #917504	@ 0xe0000
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80077b0:	d502      	bpl.n	80077b8 <HAL_FDCAN_IRQHandler+0x50>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80077b2:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 80077b6:	d172      	bne.n	800789e <HAL_FDCAN_IRQHandler+0x136>
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80077b8:	05ea      	lsls	r2, r5, #23
 80077ba:	d502      	bpl.n	80077c2 <HAL_FDCAN_IRQHandler+0x5a>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80077bc:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 80077c0:	d15d      	bne.n	800787e <HAL_FDCAN_IRQHandler+0x116>
  if (TxEventFifoITs != 0U)
 80077c2:	f1ba 0f00 	cmp.w	sl, #0
 80077c6:	d14a      	bne.n	800785e <HAL_FDCAN_IRQHandler+0xf6>
  if (RxFifo0ITs != 0U)
 80077c8:	f1b9 0f00 	cmp.w	r9, #0
 80077cc:	d135      	bne.n	800783a <HAL_FDCAN_IRQHandler+0xd2>
  if (RxFifo1ITs != 0U)
 80077ce:	f1b8 0f00 	cmp.w	r8, #0
 80077d2:	d13c      	bne.n	800784e <HAL_FDCAN_IRQHandler+0xe6>
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80077d4:	05ab      	lsls	r3, r5, #22
 80077d6:	d502      	bpl.n	80077de <HAL_FDCAN_IRQHandler+0x76>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80077d8:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 80077dc:	d174      	bne.n	80078c8 <HAL_FDCAN_IRQHandler+0x160>
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80077de:	0628      	lsls	r0, r5, #24
 80077e0:	d502      	bpl.n	80077e8 <HAL_FDCAN_IRQHandler+0x80>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80077e2:	f01b 0f80 	tst.w	fp, #128	@ 0x80
 80077e6:	d177      	bne.n	80078d8 <HAL_FDCAN_IRQHandler+0x170>
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80077e8:	04a9      	lsls	r1, r5, #18
 80077ea:	d502      	bpl.n	80077f2 <HAL_FDCAN_IRQHandler+0x8a>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80077ec:	f41b 5f00 	tst.w	fp, #8192	@ 0x2000
 80077f0:	d15a      	bne.n	80078a8 <HAL_FDCAN_IRQHandler+0x140>
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80077f2:	042a      	lsls	r2, r5, #16
 80077f4:	d502      	bpl.n	80077fc <HAL_FDCAN_IRQHandler+0x94>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80077f6:	f41b 4f00 	tst.w	fp, #32768	@ 0x8000
 80077fa:	d15d      	bne.n	80078b8 <HAL_FDCAN_IRQHandler+0x150>
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80077fc:	046b      	lsls	r3, r5, #17
 80077fe:	d50a      	bpl.n	8007816 <HAL_FDCAN_IRQHandler+0xae>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8007800:	f41b 4f80 	tst.w	fp, #16384	@ 0x4000
 8007804:	d007      	beq.n	8007816 <HAL_FDCAN_IRQHandler+0xae>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8007806:	6823      	ldr	r3, [r4, #0]
 8007808:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800780c:	651a      	str	r2, [r3, #80]	@ 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800780e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8007810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007814:	6623      	str	r3, [r4, #96]	@ 0x60
  if (ErrorStatusITs != 0U)
 8007816:	b94f      	cbnz	r7, 800782c <HAL_FDCAN_IRQHandler+0xc4>
  if (Errors != 0U)
 8007818:	b126      	cbz	r6, 8007824 <HAL_FDCAN_IRQHandler+0xbc>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800781a:	6823      	ldr	r3, [r4, #0]
 800781c:	651e      	str	r6, [r3, #80]	@ 0x50
    hfdcan->ErrorCode |= Errors;
 800781e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8007820:	4333      	orrs	r3, r6
 8007822:	6623      	str	r3, [r4, #96]	@ 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007824:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8007826:	bb2b      	cbnz	r3, 8007874 <HAL_FDCAN_IRQHandler+0x10c>
}
 8007828:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800782c:	6823      	ldr	r3, [r4, #0]
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800782e:	4639      	mov	r1, r7
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8007830:	651f      	str	r7, [r3, #80]	@ 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8007832:	4620      	mov	r0, r4
 8007834:	f7ff ff96 	bl	8007764 <HAL_FDCAN_ErrorStatusCallback>
 8007838:	e7ee      	b.n	8007818 <HAL_FDCAN_IRQHandler+0xb0>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800783a:	6823      	ldr	r3, [r4, #0]
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800783c:	4649      	mov	r1, r9
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800783e:	f8c3 9050 	str.w	r9, [r3, #80]	@ 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8007842:	4620      	mov	r0, r4
 8007844:	f7fa fad8 	bl	8001df8 <HAL_FDCAN_RxFifo0Callback>
  if (RxFifo1ITs != 0U)
 8007848:	f1b8 0f00 	cmp.w	r8, #0
 800784c:	d0c2      	beq.n	80077d4 <HAL_FDCAN_IRQHandler+0x6c>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800784e:	6823      	ldr	r3, [r4, #0]
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8007850:	4641      	mov	r1, r8
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007852:	f8c3 8050 	str.w	r8, [r3, #80]	@ 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8007856:	4620      	mov	r0, r4
 8007858:	f7ff ff74 	bl	8007744 <HAL_FDCAN_RxFifo1Callback>
 800785c:	e7ba      	b.n	80077d4 <HAL_FDCAN_IRQHandler+0x6c>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800785e:	6823      	ldr	r3, [r4, #0]
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007860:	4651      	mov	r1, sl
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007862:	f8c3 a050 	str.w	sl, [r3, #80]	@ 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007866:	4620      	mov	r0, r4
 8007868:	f7ff ff6a 	bl	8007740 <HAL_FDCAN_TxEventFifoCallback>
  if (RxFifo0ITs != 0U)
 800786c:	f1b9 0f00 	cmp.w	r9, #0
 8007870:	d0ad      	beq.n	80077ce <HAL_FDCAN_IRQHandler+0x66>
 8007872:	e7e2      	b.n	800783a <HAL_FDCAN_IRQHandler+0xd2>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8007874:	4620      	mov	r0, r4
 8007876:	f7ff ff73 	bl	8007760 <HAL_FDCAN_ErrorCallback>
}
 800787a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800787e:	6823      	ldr	r3, [r4, #0]
 8007880:	f8d3 10d8 	ldr.w	r1, [r3, #216]	@ 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007884:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8007888:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800788c:	6518      	str	r0, [r3, #80]	@ 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800788e:	4011      	ands	r1, r2
 8007890:	4620      	mov	r0, r4
 8007892:	f7ff ff5d 	bl	8007750 <HAL_FDCAN_TxBufferAbortCallback>
  if (TxEventFifoITs != 0U)
 8007896:	f1ba 0f00 	cmp.w	sl, #0
 800789a:	d095      	beq.n	80077c8 <HAL_FDCAN_IRQHandler+0x60>
 800789c:	e7df      	b.n	800785e <HAL_FDCAN_IRQHandler+0xf6>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800789e:	2240      	movs	r2, #64	@ 0x40
 80078a0:	651a      	str	r2, [r3, #80]	@ 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80078a2:	f7ff ff5b 	bl	800775c <HAL_FDCAN_HighPriorityMessageCallback>
 80078a6:	e787      	b.n	80077b8 <HAL_FDCAN_IRQHandler+0x50>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80078a8:	6823      	ldr	r3, [r4, #0]
 80078aa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80078ae:	651a      	str	r2, [r3, #80]	@ 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80078b0:	4620      	mov	r0, r4
 80078b2:	f7ff ff4f 	bl	8007754 <HAL_FDCAN_TimestampWraparoundCallback>
 80078b6:	e79c      	b.n	80077f2 <HAL_FDCAN_IRQHandler+0x8a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80078b8:	6823      	ldr	r3, [r4, #0]
 80078ba:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80078be:	651a      	str	r2, [r3, #80]	@ 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80078c0:	4620      	mov	r0, r4
 80078c2:	f7ff ff49 	bl	8007758 <HAL_FDCAN_TimeoutOccurredCallback>
 80078c6:	e799      	b.n	80077fc <HAL_FDCAN_IRQHandler+0x94>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80078c8:	6823      	ldr	r3, [r4, #0]
 80078ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80078ce:	651a      	str	r2, [r3, #80]	@ 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80078d0:	4620      	mov	r0, r4
 80078d2:	f7ff ff39 	bl	8007748 <HAL_FDCAN_TxFifoEmptyCallback>
 80078d6:	e782      	b.n	80077de <HAL_FDCAN_IRQHandler+0x76>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80078d8:	6823      	ldr	r3, [r4, #0]
 80078da:	f8d3 10d4 	ldr.w	r1, [r3, #212]	@ 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80078de:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80078e2:	2080      	movs	r0, #128	@ 0x80
 80078e4:	6518      	str	r0, [r3, #80]	@ 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80078e6:	4011      	ands	r1, r2
 80078e8:	4620      	mov	r0, r4
 80078ea:	f7ff ff2f 	bl	800774c <HAL_FDCAN_TxBufferCompleteCallback>
 80078ee:	e77b      	b.n	80077e8 <HAL_FDCAN_IRQHandler+0x80>

080078f0 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80078f0:	680b      	ldr	r3, [r1, #0]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	f000 8198 	beq.w	8007c28 <HAL_GPIO_Init+0x338>
{
 80078f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078fc:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8007900:	b085      	sub	sp, #20
  uint32_t position = 0x00U;
 8007902:	f04f 0200 	mov.w	r2, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007906:	f04f 0b01 	mov.w	fp, #1
 800790a:	f000 810d 	beq.w	8007b28 <HAL_GPIO_Init+0x238>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800790e:	f8df e34c 	ldr.w	lr, [pc, #844]	@ 8007c5c <HAL_GPIO_Init+0x36c>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007912:	9300      	str	r3, [sp, #0]
    if (iocurrent != 0x00u)
 8007914:	9b00      	ldr	r3, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007916:	fa0b fc02 	lsl.w	ip, fp, r2
    if (iocurrent != 0x00u)
 800791a:	ea1c 0a03 	ands.w	sl, ip, r3
 800791e:	d077      	beq.n	8007a10 <HAL_GPIO_Init+0x120>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007920:	684d      	ldr	r5, [r1, #4]
 8007922:	f005 0703 	and.w	r7, r5, #3
 8007926:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007928:	2303      	movs	r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800792a:	f107 38ff 	add.w	r8, r7, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800792e:	fa03 f604 	lsl.w	r6, r3, r4
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007932:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007936:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800793a:	f240 8119 	bls.w	8007b70 <HAL_GPIO_Init+0x280>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800793e:	2f03      	cmp	r7, #3
 8007940:	f040 8179 	bne.w	8007c36 <HAL_GPIO_Init+0x346>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007944:	fa07 f404 	lsl.w	r4, r7, r4
      temp = GPIOx->MODER;
 8007948:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800794a:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800794c:	4334      	orrs	r4, r6
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800794e:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8007952:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007954:	d05c      	beq.n	8007a10 <HAL_GPIO_Init+0x120>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007956:	4ebe      	ldr	r6, [pc, #760]	@ (8007c50 <HAL_GPIO_Init+0x360>)
 8007958:	6e34      	ldr	r4, [r6, #96]	@ 0x60
 800795a:	f044 0401 	orr.w	r4, r4, #1
 800795e:	6634      	str	r4, [r6, #96]	@ 0x60
 8007960:	6e34      	ldr	r4, [r6, #96]	@ 0x60
 8007962:	f004 0401 	and.w	r4, r4, #1
 8007966:	9403      	str	r4, [sp, #12]
 8007968:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 800796a:	f022 0403 	bic.w	r4, r2, #3
 800796e:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007972:	f002 0703 	and.w	r7, r2, #3
 8007976:	230f      	movs	r3, #15
 8007978:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
 800797c:	00bf      	lsls	r7, r7, #2
 800797e:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007982:	4bb4      	ldr	r3, [pc, #720]	@ (8007c54 <HAL_GPIO_Init+0x364>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8007984:	68a6      	ldr	r6, [r4, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007986:	4298      	cmp	r0, r3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007988:	ea26 060c 	bic.w	r6, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800798c:	f000 8140 	beq.w	8007c10 <HAL_GPIO_Init+0x320>
 8007990:	4bb1      	ldr	r3, [pc, #708]	@ (8007c58 <HAL_GPIO_Init+0x368>)
 8007992:	4298      	cmp	r0, r3
 8007994:	f000 812d 	beq.w	8007bf2 <HAL_GPIO_Init+0x302>
 8007998:	f8df c2c4 	ldr.w	ip, [pc, #708]	@ 8007c60 <HAL_GPIO_Init+0x370>
 800799c:	4560      	cmp	r0, ip
 800799e:	f000 813d 	beq.w	8007c1c <HAL_GPIO_Init+0x32c>
 80079a2:	f8df c2c0 	ldr.w	ip, [pc, #704]	@ 8007c64 <HAL_GPIO_Init+0x374>
 80079a6:	4560      	cmp	r0, ip
 80079a8:	f000 813f 	beq.w	8007c2a <HAL_GPIO_Init+0x33a>
 80079ac:	f8df c2b8 	ldr.w	ip, [pc, #696]	@ 8007c68 <HAL_GPIO_Init+0x378>
 80079b0:	4560      	cmp	r0, ip
 80079b2:	bf0c      	ite	eq
 80079b4:	f04f 0c05 	moveq.w	ip, #5
 80079b8:	f04f 0c06 	movne.w	ip, #6
 80079bc:	fa0c f707 	lsl.w	r7, ip, r7
 80079c0:	433e      	orrs	r6, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80079c2:	60a6      	str	r6, [r4, #8]
        temp = EXTI->RTSR1;
 80079c4:	f8de 4008 	ldr.w	r4, [lr, #8]
        temp &= ~(iocurrent);
 80079c8:	ea6f 060a 	mvn.w	r6, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80079cc:	02ef      	lsls	r7, r5, #11
        temp &= ~(iocurrent);
 80079ce:	bf54      	ite	pl
 80079d0:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80079d2:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->RTSR1 = temp;
 80079d6:	f8ce 4008 	str.w	r4, [lr, #8]

        temp = EXTI->FTSR1;
 80079da:	f8de 400c 	ldr.w	r4, [lr, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80079de:	02ab      	lsls	r3, r5, #10
        temp &= ~(iocurrent);
 80079e0:	bf54      	ite	pl
 80079e2:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80079e4:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->FTSR1 = temp;
 80079e8:	f8ce 400c 	str.w	r4, [lr, #12]

        temp = EXTI->EMR1;
 80079ec:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80079f0:	03af      	lsls	r7, r5, #14
        temp &= ~(iocurrent);
 80079f2:	bf54      	ite	pl
 80079f4:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80079f6:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->EMR1 = temp;
 80079fa:	f8ce 4004 	str.w	r4, [lr, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80079fe:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007a02:	03eb      	lsls	r3, r5, #15
        temp &= ~(iocurrent);
 8007a04:	bf54      	ite	pl
 8007a06:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8007a08:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->IMR1 = temp;
 8007a0c:	f8ce 4000 	str.w	r4, [lr]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007a10:	9b00      	ldr	r3, [sp, #0]
      }
    }

    position++;
 8007a12:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007a14:	fa33 f402 	lsrs.w	r4, r3, r2
 8007a18:	f47f af7c 	bne.w	8007914 <HAL_GPIO_Init+0x24>
  }
}
 8007a1c:	b005      	add	sp, #20
 8007a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8007a22:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007a26:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007a28:	ea0a 0909 	and.w	r9, sl, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007a2c:	fa06 f807 	lsl.w	r8, r6, r7
 8007a30:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8007a34:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8007a38:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007a3c:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007a40:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8007a44:	fa0e fe02 	lsl.w	lr, lr, r2
 8007a48:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8007a4c:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8007a50:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007a54:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007a56:	ea0a 0808 	and.w	r8, sl, r8
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007a5a:	fa06 fe07 	lsl.w	lr, r6, r7
 8007a5e:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007a62:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 8007a64:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007a68:	d119      	bne.n	8007a9e <HAL_GPIO_Init+0x1ae>
        temp = GPIOx->AFR[position >> 3U];
 8007a6a:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007a6e:	690e      	ldr	r6, [r1, #16]
 8007a70:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007a74:	f002 0807 	and.w	r8, r2, #7
 8007a78:	f10e 4e90 	add.w	lr, lr, #1207959552	@ 0x48000000
 8007a7c:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007a80:	fa06 f608 	lsl.w	r6, r6, r8
        temp = GPIOx->AFR[position >> 3U];
 8007a84:	f8de 9020 	ldr.w	r9, [lr, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007a88:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007a8a:	260f      	movs	r6, #15
 8007a8c:	fa06 f808 	lsl.w	r8, r6, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007a90:	9e00      	ldr	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007a92:	ea29 0908 	bic.w	r9, r9, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007a96:	ea46 0809 	orr.w	r8, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8007a9a:	f8ce 8020 	str.w	r8, [lr, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007a9e:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 8007aa0:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007aa2:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007aa6:	433c      	orrs	r4, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007aa8:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8007aac:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007aae:	d036      	beq.n	8007b1e <HAL_GPIO_Init+0x22e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ab0:	4f67      	ldr	r7, [pc, #412]	@ (8007c50 <HAL_GPIO_Init+0x360>)
 8007ab2:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 8007ab4:	f044 0401 	orr.w	r4, r4, #1
 8007ab8:	663c      	str	r4, [r7, #96]	@ 0x60
 8007aba:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 8007abc:	f004 0401 	and.w	r4, r4, #1
 8007ac0:	9403      	str	r4, [sp, #12]
 8007ac2:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8007ac4:	f022 0403 	bic.w	r4, r2, #3
 8007ac8:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8007acc:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007ad0:	f002 0703 	and.w	r7, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8007ad4:	f8d4 e008 	ldr.w	lr, [r4, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007ad8:	260f      	movs	r6, #15
 8007ada:	00bf      	lsls	r7, r7, #2
 8007adc:	fa06 f707 	lsl.w	r7, r6, r7
 8007ae0:	ea2e 0707 	bic.w	r7, lr, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007ae4:	60a7      	str	r7, [r4, #8]
        temp = EXTI->RTSR1;
 8007ae6:	4c5d      	ldr	r4, [pc, #372]	@ (8007c5c <HAL_GPIO_Init+0x36c>)
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007ae8:	02ee      	lsls	r6, r5, #11
        temp = EXTI->RTSR1;
 8007aea:	68a4      	ldr	r4, [r4, #8]
        temp &= ~(iocurrent);
 8007aec:	ea6f 070c 	mvn.w	r7, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007af0:	d47c      	bmi.n	8007bec <HAL_GPIO_Init+0x2fc>
        temp &= ~(iocurrent);
 8007af2:	403c      	ands	r4, r7
        EXTI->RTSR1 = temp;
 8007af4:	4e59      	ldr	r6, [pc, #356]	@ (8007c5c <HAL_GPIO_Init+0x36c>)
 8007af6:	60b4      	str	r4, [r6, #8]
        temp = EXTI->FTSR1;
 8007af8:	68f4      	ldr	r4, [r6, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007afa:	02ae      	lsls	r6, r5, #10
 8007afc:	f100 8085 	bmi.w	8007c0a <HAL_GPIO_Init+0x31a>
        temp &= ~(iocurrent);
 8007b00:	403c      	ands	r4, r7
        EXTI->FTSR1 = temp;
 8007b02:	4e56      	ldr	r6, [pc, #344]	@ (8007c5c <HAL_GPIO_Init+0x36c>)
 8007b04:	60f4      	str	r4, [r6, #12]
        temp = EXTI->EMR1;
 8007b06:	6874      	ldr	r4, [r6, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007b08:	03ae      	lsls	r6, r5, #14
 8007b0a:	d47b      	bmi.n	8007c04 <HAL_GPIO_Init+0x314>
        temp &= ~(iocurrent);
 8007b0c:	403c      	ands	r4, r7
        EXTI->EMR1 = temp;
 8007b0e:	4e53      	ldr	r6, [pc, #332]	@ (8007c5c <HAL_GPIO_Init+0x36c>)
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007b10:	03ed      	lsls	r5, r5, #15
        EXTI->EMR1 = temp;
 8007b12:	6074      	str	r4, [r6, #4]
        temp = EXTI->IMR1;
 8007b14:	6834      	ldr	r4, [r6, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007b16:	d472      	bmi.n	8007bfe <HAL_GPIO_Init+0x30e>
        temp &= ~(iocurrent);
 8007b18:	403c      	ands	r4, r7
        EXTI->IMR1 = temp;
 8007b1a:	4d50      	ldr	r5, [pc, #320]	@ (8007c5c <HAL_GPIO_Init+0x36c>)
 8007b1c:	602c      	str	r4, [r5, #0]
    position++;
 8007b1e:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007b20:	fa33 f402 	lsrs.w	r4, r3, r2
 8007b24:	f43f af7a 	beq.w	8007a1c <HAL_GPIO_Init+0x12c>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007b28:	fa0b fe02 	lsl.w	lr, fp, r2
    if (iocurrent != 0x00u)
 8007b2c:	ea13 0c0e 	ands.w	ip, r3, lr
 8007b30:	d0f5      	beq.n	8007b1e <HAL_GPIO_Init+0x22e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007b32:	684d      	ldr	r5, [r1, #4]
 8007b34:	0057      	lsls	r7, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007b36:	2603      	movs	r6, #3
 8007b38:	fa06 f807 	lsl.w	r8, r6, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007b3c:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007b40:	ea6f 0a08 	mvn.w	sl, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007b44:	f104 38ff 	add.w	r8, r4, #4294967295
 8007b48:	f1b8 0f01 	cmp.w	r8, #1
 8007b4c:	f67f af69 	bls.w	8007a22 <HAL_GPIO_Init+0x132>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007b50:	2c03      	cmp	r4, #3
 8007b52:	d0a4      	beq.n	8007a9e <HAL_GPIO_Init+0x1ae>
        temp = GPIOx->PUPDR;
 8007b54:	f04f 4890 	mov.w	r8, #1207959552	@ 0x48000000
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007b58:	688e      	ldr	r6, [r1, #8]
        temp = GPIOx->PUPDR;
 8007b5a:	f8d8 900c 	ldr.w	r9, [r8, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007b5e:	fa06 fe07 	lsl.w	lr, r6, r7
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007b62:	ea0a 0909 	and.w	r9, sl, r9
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007b66:	ea4e 0e09 	orr.w	lr, lr, r9
        GPIOx->PUPDR = temp;
 8007b6a:	f8c8 e00c 	str.w	lr, [r8, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007b6e:	e796      	b.n	8007a9e <HAL_GPIO_Init+0x1ae>
        temp = GPIOx->OSPEEDR;
 8007b70:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007b74:	68cb      	ldr	r3, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007b76:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007b7a:	fa03 f804 	lsl.w	r8, r3, r4
 8007b7e:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8007b82:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8007b86:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007b8a:	688b      	ldr	r3, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007b8c:	ea28 080c 	bic.w	r8, r8, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007b90:	f3c5 1c00 	ubfx	ip, r5, #4, #1
 8007b94:	fa0c fc02 	lsl.w	ip, ip, r2
 8007b98:	ea4c 0c08 	orr.w	ip, ip, r8
        GPIOx->OTYPER = temp;
 8007b9c:	f8c0 c004 	str.w	ip, [r0, #4]
        temp = GPIOx->PUPDR;
 8007ba0:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007ba4:	fa03 fc04 	lsl.w	ip, r3, r4
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007ba8:	ea08 0806 	and.w	r8, r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007bac:	ea4c 0c08 	orr.w	ip, ip, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007bb0:	2f02      	cmp	r7, #2
        GPIOx->PUPDR = temp;
 8007bb2:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007bb6:	f47f aec5 	bne.w	8007944 <HAL_GPIO_Init+0x54>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007bba:	690b      	ldr	r3, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8007bbc:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007bc0:	f002 0c07 	and.w	ip, r2, #7
 8007bc4:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8007bc8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007bcc:	fa03 f30c 	lsl.w	r3, r3, ip
        temp = GPIOx->AFR[position >> 3U];
 8007bd0:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007bd4:	9301      	str	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007bd6:	230f      	movs	r3, #15
 8007bd8:	fa03 fc0c 	lsl.w	ip, r3, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007bdc:	9b01      	ldr	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007bde:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007be2:	ea43 0c09 	orr.w	ip, r3, r9
        GPIOx->AFR[position >> 3U] = temp;
 8007be6:	f8c8 c020 	str.w	ip, [r8, #32]
 8007bea:	e6ab      	b.n	8007944 <HAL_GPIO_Init+0x54>
          temp |= iocurrent;
 8007bec:	ea44 040c 	orr.w	r4, r4, ip
 8007bf0:	e780      	b.n	8007af4 <HAL_GPIO_Init+0x204>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007bf2:	f04f 0c02 	mov.w	ip, #2
 8007bf6:	fa0c f707 	lsl.w	r7, ip, r7
 8007bfa:	433e      	orrs	r6, r7
 8007bfc:	e6e1      	b.n	80079c2 <HAL_GPIO_Init+0xd2>
          temp |= iocurrent;
 8007bfe:	ea4c 0404 	orr.w	r4, ip, r4
 8007c02:	e78a      	b.n	8007b1a <HAL_GPIO_Init+0x22a>
          temp |= iocurrent;
 8007c04:	ea44 040c 	orr.w	r4, r4, ip
 8007c08:	e781      	b.n	8007b0e <HAL_GPIO_Init+0x21e>
          temp |= iocurrent;
 8007c0a:	ea4c 0404 	orr.w	r4, ip, r4
 8007c0e:	e778      	b.n	8007b02 <HAL_GPIO_Init+0x212>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007c10:	f04f 0c01 	mov.w	ip, #1
 8007c14:	fa0c f707 	lsl.w	r7, ip, r7
 8007c18:	433e      	orrs	r6, r7
 8007c1a:	e6d2      	b.n	80079c2 <HAL_GPIO_Init+0xd2>
 8007c1c:	f04f 0c03 	mov.w	ip, #3
 8007c20:	fa0c f707 	lsl.w	r7, ip, r7
 8007c24:	433e      	orrs	r6, r7
 8007c26:	e6cc      	b.n	80079c2 <HAL_GPIO_Init+0xd2>
 8007c28:	4770      	bx	lr
 8007c2a:	f04f 0c04 	mov.w	ip, #4
 8007c2e:	fa0c f707 	lsl.w	r7, ip, r7
 8007c32:	433e      	orrs	r6, r7
 8007c34:	e6c5      	b.n	80079c2 <HAL_GPIO_Init+0xd2>
        temp = GPIOx->PUPDR;
 8007c36:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007c3a:	688b      	ldr	r3, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007c3c:	ea08 0806 	and.w	r8, r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007c40:	fa03 fc04 	lsl.w	ip, r3, r4
 8007c44:	ea4c 0c08 	orr.w	ip, ip, r8
        GPIOx->PUPDR = temp;
 8007c48:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007c4c:	e67a      	b.n	8007944 <HAL_GPIO_Init+0x54>
 8007c4e:	bf00      	nop
 8007c50:	40021000 	.word	0x40021000
 8007c54:	48000400 	.word	0x48000400
 8007c58:	48000800 	.word	0x48000800
 8007c5c:	40010400 	.word	0x40010400
 8007c60:	48000c00 	.word	0x48000c00
 8007c64:	48001000 	.word	0x48001000
 8007c68:	48001400 	.word	0x48001400

08007c6c <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8007c6c:	2900      	cmp	r1, #0
 8007c6e:	f000 80e5 	beq.w	8007e3c <HAL_GPIO_DeInit+0x1d0>
 8007c72:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
{
 8007c76:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 8007c7a:	f04f 0300 	mov.w	r3, #0
 8007c7e:	d07e      	beq.n	8007d7e <HAL_GPIO_DeInit+0x112>
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8007c80:	4e6f      	ldr	r6, [pc, #444]	@ (8007e40 <HAL_GPIO_DeInit+0x1d4>)
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8007c82:	f04f 090f 	mov.w	r9, #15
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8007c86:	f04f 0a03 	mov.w	sl, #3
    iocurrent = (GPIO_Pin) & (1UL << position);
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	409a      	lsls	r2, r3
    if (iocurrent != 0x00u)
 8007c8e:	ea12 0e01 	ands.w	lr, r2, r1
 8007c92:	d05f      	beq.n	8007d54 <HAL_GPIO_DeInit+0xe8>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007c94:	f023 0403 	bic.w	r4, r3, #3
 8007c98:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8007c9c:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007ca0:	4f68      	ldr	r7, [pc, #416]	@ (8007e44 <HAL_GPIO_DeInit+0x1d8>)
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007ca2:	f8d4 c008 	ldr.w	ip, [r4, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8007ca6:	f003 0503 	and.w	r5, r3, #3
 8007caa:	00ad      	lsls	r5, r5, #2
 8007cac:	fa09 f805 	lsl.w	r8, r9, r5
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007cb0:	42b8      	cmp	r0, r7
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8007cb2:	ea08 0c0c 	and.w	ip, r8, ip
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007cb6:	d013      	beq.n	8007ce0 <HAL_GPIO_DeInit+0x74>
 8007cb8:	4f63      	ldr	r7, [pc, #396]	@ (8007e48 <HAL_GPIO_DeInit+0x1dc>)
 8007cba:	42b8      	cmp	r0, r7
 8007cbc:	d055      	beq.n	8007d6a <HAL_GPIO_DeInit+0xfe>
 8007cbe:	4f63      	ldr	r7, [pc, #396]	@ (8007e4c <HAL_GPIO_DeInit+0x1e0>)
 8007cc0:	42b8      	cmp	r0, r7
 8007cc2:	d057      	beq.n	8007d74 <HAL_GPIO_DeInit+0x108>
 8007cc4:	4f62      	ldr	r7, [pc, #392]	@ (8007e50 <HAL_GPIO_DeInit+0x1e4>)
 8007cc6:	42b8      	cmp	r0, r7
 8007cc8:	d04a      	beq.n	8007d60 <HAL_GPIO_DeInit+0xf4>
 8007cca:	f8df b188 	ldr.w	fp, [pc, #392]	@ 8007e54 <HAL_GPIO_DeInit+0x1e8>
 8007cce:	4558      	cmp	r0, fp
 8007cd0:	bf0c      	ite	eq
 8007cd2:	f04f 0b05 	moveq.w	fp, #5
 8007cd6:	f04f 0b06 	movne.w	fp, #6
 8007cda:	fa0b f505 	lsl.w	r5, fp, r5
 8007cde:	e002      	b.n	8007ce6 <HAL_GPIO_DeInit+0x7a>
 8007ce0:	2701      	movs	r7, #1
 8007ce2:	fa07 f505 	lsl.w	r5, r7, r5
 8007ce6:	45ac      	cmp	ip, r5
 8007ce8:	d113      	bne.n	8007d12 <HAL_GPIO_DeInit+0xa6>
        EXTI->IMR1 &= ~(iocurrent);
 8007cea:	6835      	ldr	r5, [r6, #0]
 8007cec:	ea25 050e 	bic.w	r5, r5, lr
 8007cf0:	6035      	str	r5, [r6, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8007cf2:	6875      	ldr	r5, [r6, #4]
 8007cf4:	ea25 050e 	bic.w	r5, r5, lr
 8007cf8:	6075      	str	r5, [r6, #4]
        EXTI->FTSR1 &= ~(iocurrent);
 8007cfa:	68f5      	ldr	r5, [r6, #12]
 8007cfc:	ea25 050e 	bic.w	r5, r5, lr
 8007d00:	60f5      	str	r5, [r6, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8007d02:	68b5      	ldr	r5, [r6, #8]
 8007d04:	ea25 050e 	bic.w	r5, r5, lr
 8007d08:	60b5      	str	r5, [r6, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007d0a:	68a5      	ldr	r5, [r4, #8]
 8007d0c:	ea25 0508 	bic.w	r5, r5, r8
 8007d10:	60a5      	str	r5, [r4, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8007d12:	6804      	ldr	r4, [r0, #0]
 8007d14:	005d      	lsls	r5, r3, #1
 8007d16:	fa0a f505 	lsl.w	r5, sl, r5

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8007d1a:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8007d1e:	432c      	orrs	r4, r5
 8007d20:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8007d24:	6004      	str	r4, [r0, #0]
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8007d26:	f003 0407 	and.w	r4, r3, #7
 8007d2a:	f8dc e020 	ldr.w	lr, [ip, #32]
 8007d2e:	00a4      	lsls	r4, r4, #2
 8007d30:	fa09 f404 	lsl.w	r4, r9, r4
 8007d34:	ea2e 0404 	bic.w	r4, lr, r4
 8007d38:	f8cc 4020 	str.w	r4, [ip, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007d3c:	68c4      	ldr	r4, [r0, #12]
 8007d3e:	ea24 0405 	bic.w	r4, r4, r5
 8007d42:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8007d44:	6844      	ldr	r4, [r0, #4]
 8007d46:	ea24 0202 	bic.w	r2, r4, r2
 8007d4a:	6042      	str	r2, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007d4c:	6882      	ldr	r2, [r0, #8]
 8007d4e:	ea22 0205 	bic.w	r2, r2, r5
 8007d52:	6082      	str	r2, [r0, #8]
    }

    position++;
 8007d54:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0U)
 8007d56:	fa31 f203 	lsrs.w	r2, r1, r3
 8007d5a:	d196      	bne.n	8007c8a <HAL_GPIO_DeInit+0x1e>
  }
}
 8007d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007d60:	f04f 0b04 	mov.w	fp, #4
 8007d64:	fa0b f505 	lsl.w	r5, fp, r5
 8007d68:	e7bd      	b.n	8007ce6 <HAL_GPIO_DeInit+0x7a>
 8007d6a:	f04f 0b02 	mov.w	fp, #2
 8007d6e:	fa0b f505 	lsl.w	r5, fp, r5
 8007d72:	e7b8      	b.n	8007ce6 <HAL_GPIO_DeInit+0x7a>
 8007d74:	f04f 0b03 	mov.w	fp, #3
 8007d78:	fa0b f505 	lsl.w	r5, fp, r5
 8007d7c:	e7b3      	b.n	8007ce6 <HAL_GPIO_DeInit+0x7a>
        EXTI->IMR1 &= ~(iocurrent);
 8007d7e:	4e30      	ldr	r6, [pc, #192]	@ (8007e40 <HAL_GPIO_DeInit+0x1d4>)
    iocurrent = (GPIO_Pin) & (1UL << position);
 8007d80:	2701      	movs	r7, #1
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8007d82:	250f      	movs	r5, #15
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8007d84:	f04f 0c03 	mov.w	ip, #3
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007d88:	f023 0203 	bic.w	r2, r3, #3
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8007d8c:	f003 0403 	and.w	r4, r3, #3
    iocurrent = (GPIO_Pin) & (1UL << position);
 8007d90:	fa07 fe03 	lsl.w	lr, r7, r3
    if (iocurrent != 0x00u)
 8007d94:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8007d98:	00a4      	lsls	r4, r4, #2
    if (iocurrent != 0x00u)
 8007d9a:	ea11 080e 	ands.w	r8, r1, lr
 8007d9e:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8007da2:	fa05 f404 	lsl.w	r4, r5, r4
    if (iocurrent != 0x00u)
 8007da6:	d043      	beq.n	8007e30 <HAL_GPIO_DeInit+0x1c4>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007da8:	f8d2 9008 	ldr.w	r9, [r2, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007dac:	ea14 0f09 	tst.w	r4, r9
 8007db0:	d11c      	bne.n	8007dec <HAL_GPIO_DeInit+0x180>
        EXTI->IMR1 &= ~(iocurrent);
 8007db2:	f8d6 9000 	ldr.w	r9, [r6]
 8007db6:	ea29 0908 	bic.w	r9, r9, r8
 8007dba:	f8c6 9000 	str.w	r9, [r6]
        EXTI->EMR1 &= ~(iocurrent);
 8007dbe:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8007dc2:	ea29 0908 	bic.w	r9, r9, r8
 8007dc6:	f8c6 9004 	str.w	r9, [r6, #4]
        EXTI->FTSR1 &= ~(iocurrent);
 8007dca:	f8d6 900c 	ldr.w	r9, [r6, #12]
 8007dce:	ea29 0908 	bic.w	r9, r9, r8
 8007dd2:	f8c6 900c 	str.w	r9, [r6, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8007dd6:	f8d6 9008 	ldr.w	r9, [r6, #8]
 8007dda:	ea29 0808 	bic.w	r8, r9, r8
 8007dde:	f8c6 8008 	str.w	r8, [r6, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007de2:	f8d2 8008 	ldr.w	r8, [r2, #8]
 8007de6:	ea28 0404 	bic.w	r4, r8, r4
 8007dea:	6094      	str	r4, [r2, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8007dec:	6802      	ldr	r2, [r0, #0]
 8007dee:	ea4f 0843 	mov.w	r8, r3, lsl #1
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8007df2:	08dc      	lsrs	r4, r3, #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8007df4:	fa0c f808 	lsl.w	r8, ip, r8
 8007df8:	00a4      	lsls	r4, r4, #2
 8007dfa:	ea42 0208 	orr.w	r2, r2, r8
 8007dfe:	f104 4490 	add.w	r4, r4, #1207959552	@ 0x48000000
 8007e02:	6002      	str	r2, [r0, #0]
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8007e04:	f003 0207 	and.w	r2, r3, #7
 8007e08:	f8d4 9020 	ldr.w	r9, [r4, #32]
 8007e0c:	0092      	lsls	r2, r2, #2
 8007e0e:	fa05 f202 	lsl.w	r2, r5, r2
 8007e12:	ea29 0202 	bic.w	r2, r9, r2
 8007e16:	6222      	str	r2, [r4, #32]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007e18:	68c2      	ldr	r2, [r0, #12]
 8007e1a:	ea22 0208 	bic.w	r2, r2, r8
 8007e1e:	60c2      	str	r2, [r0, #12]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8007e20:	6842      	ldr	r2, [r0, #4]
 8007e22:	ea22 020e 	bic.w	r2, r2, lr
 8007e26:	6042      	str	r2, [r0, #4]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007e28:	6882      	ldr	r2, [r0, #8]
 8007e2a:	ea22 0208 	bic.w	r2, r2, r8
 8007e2e:	6082      	str	r2, [r0, #8]
    position++;
 8007e30:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0U)
 8007e32:	fa31 f203 	lsrs.w	r2, r1, r3
 8007e36:	d1a7      	bne.n	8007d88 <HAL_GPIO_DeInit+0x11c>
}
 8007e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e3c:	4770      	bx	lr
 8007e3e:	bf00      	nop
 8007e40:	40010400 	.word	0x40010400
 8007e44:	48000400 	.word	0x48000400
 8007e48:	48000800 	.word	0x48000800
 8007e4c:	48000c00 	.word	0x48000c00
 8007e50:	48001000 	.word	0x48001000
 8007e54:	48001400 	.word	0x48001400

08007e58 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007e58:	b10a      	cbz	r2, 8007e5e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007e5a:	6181      	str	r1, [r0, #24]
 8007e5c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007e5e:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop

08007e64 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007e64:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007e66:	ea01 0203 	and.w	r2, r1, r3
 8007e6a:	ea21 0103 	bic.w	r1, r1, r3
 8007e6e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007e72:	6181      	str	r1, [r0, #24]
}
 8007e74:	4770      	bx	lr
 8007e76:	bf00      	nop

08007e78 <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8007e78:	2800      	cmp	r0, #0
 8007e7a:	d06f      	beq.n	8007f5c <HAL_OPAMP_Init+0xe4>
{
 8007e7c:	b530      	push	{r4, r5, lr}
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8007e7e:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8007e82:	2b05      	cmp	r3, #5
{
 8007e84:	b083      	sub	sp, #12
 8007e86:	4604      	mov	r4, r0
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8007e88:	d056      	beq.n	8007f38 <HAL_OPAMP_Init+0xc0>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8007e8a:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8007e8e:	2b02      	cmp	r3, #2
 8007e90:	d052      	beq.n	8007f38 <HAL_OPAMP_Init+0xc0>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e92:	4b33      	ldr	r3, [pc, #204]	@ (8007f60 <HAL_OPAMP_Init+0xe8>)
 8007e94:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007e96:	f042 0201 	orr.w	r2, r2, #1
 8007e9a:	661a      	str	r2, [r3, #96]	@ 0x60
 8007e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e9e:	f003 0301 	and.w	r3, r3, #1
 8007ea2:	9301      	str	r3, [sp, #4]
 8007ea4:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8007ea6:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8007eaa:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8007eae:	b90b      	cbnz	r3, 8007eb4 <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8007eb0:	f880 2039 	strb.w	r2, [r0, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8007eb4:	4620      	mov	r0, r4
 8007eb6:	f7fd fc3f 	bl	8005738 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8007eba:	68a3      	ldr	r3, [r4, #8]
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8007ebc:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8007ebe:	f023 0220 	bic.w	r2, r3, #32
 8007ec2:	2a40      	cmp	r2, #64	@ 0x40
      MODIFY_REG(hopamp->Instance->CSR,
 8007ec4:	6822      	ldr	r2, [r4, #0]
 8007ec6:	6811      	ldr	r1, [r2, #0]
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8007ec8:	d039      	beq.n	8007f3e <HAL_OPAMP_Init+0xc6>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8007eca:	6865      	ldr	r5, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8007ecc:	f021 0110 	bic.w	r1, r1, #16
 8007ed0:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8007ed2:	68e0      	ldr	r0, [r4, #12]
      MODIFY_REG(hopamp->Instance->CSR,
 8007ed4:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8007ed6:	432b      	orrs	r3, r5
 8007ed8:	4303      	orrs	r3, r0
 8007eda:	6920      	ldr	r0, [r4, #16]
 8007edc:	6811      	ldr	r1, [r2, #0]
 8007ede:	4303      	orrs	r3, r0
 8007ee0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8007ee2:	4303      	orrs	r3, r0
 8007ee4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8007ee6:	4303      	orrs	r3, r0
 8007ee8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8007eea:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 8007eee:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8007ef0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8007ef4:	481b      	ldr	r0, [pc, #108]	@ (8007f64 <HAL_OPAMP_Init+0xec>)
 8007ef6:	4008      	ands	r0, r1
 8007ef8:	7d21      	ldrb	r1, [r4, #20]
 8007efa:	f1a1 0101 	sub.w	r1, r1, #1
 8007efe:	fab1 f181 	clz	r1, r1
 8007f02:	4303      	orrs	r3, r0
 8007f04:	0949      	lsrs	r1, r1, #5
 8007f06:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007f0a:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8007f0c:	6993      	ldr	r3, [r2, #24]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	db09      	blt.n	8007f26 <HAL_OPAMP_Init+0xae>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8007f12:	e9d4 3006 	ldrd	r3, r0, [r4, #24]
 8007f16:	6991      	ldr	r1, [r2, #24]
 8007f18:	4303      	orrs	r3, r0
 8007f1a:	6a20      	ldr	r0, [r4, #32]
 8007f1c:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8007f20:	4303      	orrs	r3, r0
 8007f22:	430b      	orrs	r3, r1
 8007f24:	6193      	str	r3, [r2, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8007f26:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
 8007f2a:	b913      	cbnz	r3, 8007f32 <HAL_OPAMP_Init+0xba>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8007f32:	2000      	movs	r0, #0
  }
}
 8007f34:	b003      	add	sp, #12
 8007f36:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8007f38:	2001      	movs	r0, #1
}
 8007f3a:	b003      	add	sp, #12
 8007f3c:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hopamp->Instance->CSR,
 8007f3e:	f021 0110 	bic.w	r1, r1, #16
 8007f42:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8007f44:	6860      	ldr	r0, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8007f46:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8007f48:	4303      	orrs	r3, r0
 8007f4a:	6920      	ldr	r0, [r4, #16]
 8007f4c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007f4e:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8007f50:	4303      	orrs	r3, r0
 8007f52:	430b      	orrs	r3, r1
 8007f54:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8007f56:	6811      	ldr	r1, [r2, #0]
 8007f58:	432b      	orrs	r3, r5
 8007f5a:	e7c6      	b.n	8007eea <HAL_OPAMP_Init+0x72>
    return HAL_ERROR;
 8007f5c:	2001      	movs	r0, #1
}
 8007f5e:	4770      	bx	lr
 8007f60:	40021000 	.word	0x40021000
 8007f64:	e0003e11 	.word	0xe0003e11

08007f68 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007f68:	4a35      	ldr	r2, [pc, #212]	@ (8008040 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8007f6a:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007f6c:	b960      	cbnz	r0, 8007f88 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007f6e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007f76:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007f7a:	d01b      	beq.n	8007fb4 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007f7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007f84:	2000      	movs	r0, #0
}
 8007f86:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007f88:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8007f8c:	d006      	beq.n	8007f9c <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007f8e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007f92:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007f96:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8007f98:	2000      	movs	r0, #0
}
 8007f9a:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007f9c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007fa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007fa4:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007fa8:	d029      	beq.n	8007ffe <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007faa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fae:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007fb2:	e7f1      	b.n	8007f98 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007fb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007fbc:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007fbe:	4821      	ldr	r0, [pc, #132]	@ (8008044 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8007fc0:	4921      	ldr	r1, [pc, #132]	@ (8008048 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007fc2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007fc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007fca:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007fcc:	6803      	ldr	r3, [r0, #0]
 8007fce:	2032      	movs	r0, #50	@ 0x32
 8007fd0:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007fd4:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007fd6:	fba1 1303 	umull	r1, r3, r1, r3
 8007fda:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007fdc:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007fde:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007fe2:	d506      	bpl.n	8007ff2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8007fe4:	e000      	b.n	8007fe8 <HAL_PWREx_ControlVoltageScaling+0x80>
 8007fe6:	b123      	cbz	r3, 8007ff2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8007fe8:	6951      	ldr	r1, [r2, #20]
 8007fea:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8007fec:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007ff0:	d4f9      	bmi.n	8007fe6 <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007ff2:	4b13      	ldr	r3, [pc, #76]	@ (8008040 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8007ff4:	695b      	ldr	r3, [r3, #20]
 8007ff6:	055b      	lsls	r3, r3, #21
 8007ff8:	d5ce      	bpl.n	8007f98 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 8007ffa:	2003      	movs	r0, #3
 8007ffc:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007ffe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008002:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008006:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008008:	480e      	ldr	r0, [pc, #56]	@ (8008044 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800800a:	490f      	ldr	r1, [pc, #60]	@ (8008048 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800800c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008010:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008014:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008016:	6803      	ldr	r3, [r0, #0]
 8008018:	2032      	movs	r0, #50	@ 0x32
 800801a:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800801e:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008020:	fba1 1303 	umull	r1, r3, r1, r3
 8008024:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008026:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008028:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800802c:	d5e1      	bpl.n	8007ff2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 800802e:	e001      	b.n	8008034 <HAL_PWREx_ControlVoltageScaling+0xcc>
 8008030:	2b00      	cmp	r3, #0
 8008032:	d0de      	beq.n	8007ff2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8008034:	6951      	ldr	r1, [r2, #20]
 8008036:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8008038:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800803c:	d5d9      	bpl.n	8007ff2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 800803e:	e7f7      	b.n	8008030 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8008040:	40007000 	.word	0x40007000
 8008044:	200004f0 	.word	0x200004f0
 8008048:	431bde83 	.word	0x431bde83

0800804c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800804c:	4a02      	ldr	r2, [pc, #8]	@ (8008058 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 800804e:	6893      	ldr	r3, [r2, #8]
 8008050:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008054:	6093      	str	r3, [r2, #8]
}
 8008056:	4770      	bx	lr
 8008058:	40007000 	.word	0x40007000

0800805c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800805c:	2800      	cmp	r0, #0
 800805e:	f000 81bd 	beq.w	80083dc <HAL_RCC_OscConfig+0x380>
{
 8008062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008066:	6803      	ldr	r3, [r0, #0]
 8008068:	07d9      	lsls	r1, r3, #31
{
 800806a:	b082      	sub	sp, #8
 800806c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800806e:	d512      	bpl.n	8008096 <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008070:	49a6      	ldr	r1, [pc, #664]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
 8008072:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008074:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008076:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800807a:	2a0c      	cmp	r2, #12
 800807c:	f000 80d0 	beq.w	8008220 <HAL_RCC_OscConfig+0x1c4>
 8008080:	2a08      	cmp	r2, #8
 8008082:	f040 80d2 	bne.w	800822a <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008086:	4aa1      	ldr	r2, [pc, #644]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
 8008088:	6812      	ldr	r2, [r2, #0]
 800808a:	0392      	lsls	r2, r2, #14
 800808c:	d503      	bpl.n	8008096 <HAL_RCC_OscConfig+0x3a>
 800808e:	6862      	ldr	r2, [r4, #4]
 8008090:	2a00      	cmp	r2, #0
 8008092:	f000 8137 	beq.w	8008304 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008096:	079a      	lsls	r2, r3, #30
 8008098:	d522      	bpl.n	80080e0 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800809a:	4a9c      	ldr	r2, [pc, #624]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
 800809c:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800809e:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80080a0:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80080a4:	2b0c      	cmp	r3, #12
 80080a6:	f000 80f8 	beq.w	800829a <HAL_RCC_OscConfig+0x23e>
 80080aa:	2b04      	cmp	r3, #4
 80080ac:	f040 80fa 	bne.w	80082a4 <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080b0:	4b96      	ldr	r3, [pc, #600]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	055b      	lsls	r3, r3, #21
 80080b6:	d503      	bpl.n	80080c0 <HAL_RCC_OscConfig+0x64>
 80080b8:	68e3      	ldr	r3, [r4, #12]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	f000 8122 	beq.w	8008304 <HAL_RCC_OscConfig+0x2a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080c0:	4a92      	ldr	r2, [pc, #584]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
 80080c2:	6920      	ldr	r0, [r4, #16]
 80080c4:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80080c6:	4992      	ldr	r1, [pc, #584]	@ (8008310 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080c8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80080cc:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80080d0:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80080d2:	6808      	ldr	r0, [r1, #0]
 80080d4:	f7fd fdfe 	bl	8005cd4 <HAL_InitTick>
 80080d8:	2800      	cmp	r0, #0
 80080da:	f040 8113 	bne.w	8008304 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80080de:	6823      	ldr	r3, [r4, #0]
 80080e0:	071a      	lsls	r2, r3, #28
 80080e2:	d519      	bpl.n	8008118 <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80080e4:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80080e6:	4d89      	ldr	r5, [pc, #548]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f000 80c2 	beq.w	8008272 <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 80080ee:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80080f2:	f043 0301 	orr.w	r3, r3, #1
 80080f6:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080fa:	f7fd fe35 	bl	8005d68 <HAL_GetTick>
 80080fe:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008100:	e005      	b.n	800810e <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008102:	f7fd fe31 	bl	8005d68 <HAL_GetTick>
 8008106:	1b80      	subs	r0, r0, r6
 8008108:	2802      	cmp	r0, #2
 800810a:	f200 8117 	bhi.w	800833c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800810e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8008112:	079b      	lsls	r3, r3, #30
 8008114:	d5f5      	bpl.n	8008102 <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008116:	6823      	ldr	r3, [r4, #0]
 8008118:	075d      	lsls	r5, r3, #29
 800811a:	d541      	bpl.n	80081a0 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800811c:	4b7b      	ldr	r3, [pc, #492]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
 800811e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008120:	00d0      	lsls	r0, r2, #3
 8008122:	f100 810f 	bmi.w	8008344 <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008126:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008128:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800812c:	659a      	str	r2, [r3, #88]	@ 0x58
 800812e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008130:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008134:	9301      	str	r3, [sp, #4]
 8008136:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8008138:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800813a:	4e76      	ldr	r6, [pc, #472]	@ (8008314 <HAL_RCC_OscConfig+0x2b8>)
 800813c:	6833      	ldr	r3, [r6, #0]
 800813e:	05d9      	lsls	r1, r3, #23
 8008140:	f140 812e 	bpl.w	80083a0 <HAL_RCC_OscConfig+0x344>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008144:	68a3      	ldr	r3, [r4, #8]
 8008146:	2b01      	cmp	r3, #1
 8008148:	f000 80fe 	beq.w	8008348 <HAL_RCC_OscConfig+0x2ec>
 800814c:	2b05      	cmp	r3, #5
 800814e:	f000 8184 	beq.w	800845a <HAL_RCC_OscConfig+0x3fe>
 8008152:	4e6e      	ldr	r6, [pc, #440]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
 8008154:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8008158:	f022 0201 	bic.w	r2, r2, #1
 800815c:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 8008160:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8008164:	f022 0204 	bic.w	r2, r2, #4
 8008168:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800816c:	2b00      	cmp	r3, #0
 800816e:	f040 80f2 	bne.w	8008356 <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008172:	f7fd fdf9 	bl	8005d68 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008176:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800817a:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800817c:	e005      	b.n	800818a <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800817e:	f7fd fdf3 	bl	8005d68 <HAL_GetTick>
 8008182:	1bc0      	subs	r0, r0, r7
 8008184:	4540      	cmp	r0, r8
 8008186:	f200 80d9 	bhi.w	800833c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800818a:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 800818e:	0799      	lsls	r1, r3, #30
 8008190:	d4f5      	bmi.n	800817e <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008192:	b125      	cbz	r5, 800819e <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008194:	4a5d      	ldr	r2, [pc, #372]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
 8008196:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8008198:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800819c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800819e:	6823      	ldr	r3, [r4, #0]
 80081a0:	069a      	lsls	r2, r3, #26
 80081a2:	d518      	bpl.n	80081d6 <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80081a4:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80081a6:	4d59      	ldr	r5, [pc, #356]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	f000 80e5 	beq.w	8008378 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 80081ae:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80081b2:	f043 0301 	orr.w	r3, r3, #1
 80081b6:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081ba:	f7fd fdd5 	bl	8005d68 <HAL_GetTick>
 80081be:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80081c0:	e005      	b.n	80081ce <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80081c2:	f7fd fdd1 	bl	8005d68 <HAL_GetTick>
 80081c6:	1b80      	subs	r0, r0, r6
 80081c8:	2802      	cmp	r0, #2
 80081ca:	f200 80b7 	bhi.w	800833c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80081ce:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80081d2:	079b      	lsls	r3, r3, #30
 80081d4:	d5f5      	bpl.n	80081c2 <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80081d6:	69e3      	ldr	r3, [r4, #28]
 80081d8:	b1f3      	cbz	r3, 8008218 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80081da:	4d4c      	ldr	r5, [pc, #304]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
 80081dc:	68aa      	ldr	r2, [r5, #8]
 80081de:	f002 020c 	and.w	r2, r2, #12
 80081e2:	2a0c      	cmp	r2, #12
 80081e4:	f000 8147 	beq.w	8008476 <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80081e8:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80081ea:	682b      	ldr	r3, [r5, #0]
 80081ec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80081f0:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80081f2:	f000 80f5 	beq.w	80083e0 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081f6:	f7fd fdb7 	bl	8005d68 <HAL_GetTick>
 80081fa:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80081fc:	e005      	b.n	800820a <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80081fe:	f7fd fdb3 	bl	8005d68 <HAL_GetTick>
 8008202:	1b00      	subs	r0, r0, r4
 8008204:	2802      	cmp	r0, #2
 8008206:	f200 8099 	bhi.w	800833c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800820a:	682b      	ldr	r3, [r5, #0]
 800820c:	019b      	lsls	r3, r3, #6
 800820e:	d4f6      	bmi.n	80081fe <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008210:	68ea      	ldr	r2, [r5, #12]
 8008212:	4b41      	ldr	r3, [pc, #260]	@ (8008318 <HAL_RCC_OscConfig+0x2bc>)
 8008214:	4013      	ands	r3, r2
 8008216:	60eb      	str	r3, [r5, #12]
      }
    }
  }
  }

  return HAL_OK;
 8008218:	2000      	movs	r0, #0
}
 800821a:	b002      	add	sp, #8
 800821c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008220:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008224:	2903      	cmp	r1, #3
 8008226:	f43f af2e 	beq.w	8008086 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800822a:	6863      	ldr	r3, [r4, #4]
 800822c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008230:	d055      	beq.n	80082de <HAL_RCC_OscConfig+0x282>
 8008232:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008236:	f000 80c4 	beq.w	80083c2 <HAL_RCC_OscConfig+0x366>
 800823a:	4d34      	ldr	r5, [pc, #208]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
 800823c:	682a      	ldr	r2, [r5, #0]
 800823e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008242:	602a      	str	r2, [r5, #0]
 8008244:	682a      	ldr	r2, [r5, #0]
 8008246:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800824a:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800824c:	2b00      	cmp	r3, #0
 800824e:	d14b      	bne.n	80082e8 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 8008250:	f7fd fd8a 	bl	8005d68 <HAL_GetTick>
 8008254:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008256:	e004      	b.n	8008262 <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008258:	f7fd fd86 	bl	8005d68 <HAL_GetTick>
 800825c:	1b80      	subs	r0, r0, r6
 800825e:	2864      	cmp	r0, #100	@ 0x64
 8008260:	d86c      	bhi.n	800833c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008262:	682b      	ldr	r3, [r5, #0]
 8008264:	0399      	lsls	r1, r3, #14
 8008266:	d4f7      	bmi.n	8008258 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008268:	6823      	ldr	r3, [r4, #0]
 800826a:	079a      	lsls	r2, r3, #30
 800826c:	f57f af38 	bpl.w	80080e0 <HAL_RCC_OscConfig+0x84>
 8008270:	e713      	b.n	800809a <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 8008272:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8008276:	f023 0301 	bic.w	r3, r3, #1
 800827a:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800827e:	f7fd fd73 	bl	8005d68 <HAL_GetTick>
 8008282:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008284:	e004      	b.n	8008290 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008286:	f7fd fd6f 	bl	8005d68 <HAL_GetTick>
 800828a:	1b80      	subs	r0, r0, r6
 800828c:	2802      	cmp	r0, #2
 800828e:	d855      	bhi.n	800833c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008290:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8008294:	079f      	lsls	r7, r3, #30
 8008296:	d4f6      	bmi.n	8008286 <HAL_RCC_OscConfig+0x22a>
 8008298:	e73d      	b.n	8008116 <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800829a:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800829e:	2a02      	cmp	r2, #2
 80082a0:	f43f af06 	beq.w	80080b0 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80082a4:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 80082a6:	4d19      	ldr	r5, [pc, #100]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d037      	beq.n	800831c <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 80082ac:	682b      	ldr	r3, [r5, #0]
 80082ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082b2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80082b4:	f7fd fd58 	bl	8005d68 <HAL_GetTick>
 80082b8:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80082ba:	e004      	b.n	80082c6 <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082bc:	f7fd fd54 	bl	8005d68 <HAL_GetTick>
 80082c0:	1b80      	subs	r0, r0, r6
 80082c2:	2802      	cmp	r0, #2
 80082c4:	d83a      	bhi.n	800833c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80082c6:	682b      	ldr	r3, [r5, #0]
 80082c8:	055f      	lsls	r7, r3, #21
 80082ca:	d5f7      	bpl.n	80082bc <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082cc:	686b      	ldr	r3, [r5, #4]
 80082ce:	6922      	ldr	r2, [r4, #16]
 80082d0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80082d4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80082d8:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082da:	6823      	ldr	r3, [r4, #0]
 80082dc:	e700      	b.n	80080e0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80082de:	4a0b      	ldr	r2, [pc, #44]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
 80082e0:	6813      	ldr	r3, [r2, #0]
 80082e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80082e6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80082e8:	f7fd fd3e 	bl	8005d68 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80082ec:	4e07      	ldr	r6, [pc, #28]	@ (800830c <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 80082ee:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80082f0:	e004      	b.n	80082fc <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80082f2:	f7fd fd39 	bl	8005d68 <HAL_GetTick>
 80082f6:	1b40      	subs	r0, r0, r5
 80082f8:	2864      	cmp	r0, #100	@ 0x64
 80082fa:	d81f      	bhi.n	800833c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80082fc:	6833      	ldr	r3, [r6, #0]
 80082fe:	039f      	lsls	r7, r3, #14
 8008300:	d5f7      	bpl.n	80082f2 <HAL_RCC_OscConfig+0x296>
 8008302:	e7b1      	b.n	8008268 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 8008304:	2001      	movs	r0, #1
}
 8008306:	b002      	add	sp, #8
 8008308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800830c:	40021000 	.word	0x40021000
 8008310:	200004f8 	.word	0x200004f8
 8008314:	40007000 	.word	0x40007000
 8008318:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 800831c:	682b      	ldr	r3, [r5, #0]
 800831e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008322:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008324:	f7fd fd20 	bl	8005d68 <HAL_GetTick>
 8008328:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800832a:	682b      	ldr	r3, [r5, #0]
 800832c:	0559      	lsls	r1, r3, #21
 800832e:	f57f aed6 	bpl.w	80080de <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008332:	f7fd fd19 	bl	8005d68 <HAL_GetTick>
 8008336:	1b80      	subs	r0, r0, r6
 8008338:	2802      	cmp	r0, #2
 800833a:	d9f6      	bls.n	800832a <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 800833c:	2003      	movs	r0, #3
}
 800833e:	b002      	add	sp, #8
 8008340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8008344:	2500      	movs	r5, #0
 8008346:	e6f8      	b.n	800813a <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008348:	4a65      	ldr	r2, [pc, #404]	@ (80084e0 <HAL_RCC_OscConfig+0x484>)
 800834a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800834e:	f043 0301 	orr.w	r3, r3, #1
 8008352:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8008356:	f7fd fd07 	bl	8005d68 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800835a:	4f61      	ldr	r7, [pc, #388]	@ (80084e0 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 800835c:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800835e:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008362:	e004      	b.n	800836e <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008364:	f7fd fd00 	bl	8005d68 <HAL_GetTick>
 8008368:	1b80      	subs	r0, r0, r6
 800836a:	4540      	cmp	r0, r8
 800836c:	d8e6      	bhi.n	800833c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800836e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008372:	079b      	lsls	r3, r3, #30
 8008374:	d5f6      	bpl.n	8008364 <HAL_RCC_OscConfig+0x308>
 8008376:	e70c      	b.n	8008192 <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 8008378:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800837c:	f023 0301 	bic.w	r3, r3, #1
 8008380:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8008384:	f7fd fcf0 	bl	8005d68 <HAL_GetTick>
 8008388:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800838a:	e004      	b.n	8008396 <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800838c:	f7fd fcec 	bl	8005d68 <HAL_GetTick>
 8008390:	1b80      	subs	r0, r0, r6
 8008392:	2802      	cmp	r0, #2
 8008394:	d8d2      	bhi.n	800833c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008396:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800839a:	079f      	lsls	r7, r3, #30
 800839c:	d4f6      	bmi.n	800838c <HAL_RCC_OscConfig+0x330>
 800839e:	e71a      	b.n	80081d6 <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80083a0:	6833      	ldr	r3, [r6, #0]
 80083a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083a6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80083a8:	f7fd fcde 	bl	8005d68 <HAL_GetTick>
 80083ac:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083ae:	6833      	ldr	r3, [r6, #0]
 80083b0:	05da      	lsls	r2, r3, #23
 80083b2:	f53f aec7 	bmi.w	8008144 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083b6:	f7fd fcd7 	bl	8005d68 <HAL_GetTick>
 80083ba:	1bc0      	subs	r0, r0, r7
 80083bc:	2802      	cmp	r0, #2
 80083be:	d9f6      	bls.n	80083ae <HAL_RCC_OscConfig+0x352>
 80083c0:	e7bc      	b.n	800833c <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80083c2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80083c6:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80083d0:	601a      	str	r2, [r3, #0]
 80083d2:	681a      	ldr	r2, [r3, #0]
 80083d4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80083d8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80083da:	e785      	b.n	80082e8 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 80083dc:	2001      	movs	r0, #1
}
 80083de:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80083e0:	f7fd fcc2 	bl	8005d68 <HAL_GetTick>
 80083e4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80083e6:	e004      	b.n	80083f2 <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083e8:	f7fd fcbe 	bl	8005d68 <HAL_GetTick>
 80083ec:	1b80      	subs	r0, r0, r6
 80083ee:	2802      	cmp	r0, #2
 80083f0:	d8a4      	bhi.n	800833c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80083f2:	682b      	ldr	r3, [r5, #0]
 80083f4:	0199      	lsls	r1, r3, #6
 80083f6:	d4f7      	bmi.n	80083e8 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80083f8:	68e9      	ldr	r1, [r5, #12]
 80083fa:	4b3a      	ldr	r3, [pc, #232]	@ (80084e4 <HAL_RCC_OscConfig+0x488>)
 80083fc:	6a22      	ldr	r2, [r4, #32]
 80083fe:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8008400:	400b      	ands	r3, r1
 8008402:	4313      	orrs	r3, r2
 8008404:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 8008408:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800840c:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8008410:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 8008414:	3801      	subs	r0, #1
 8008416:	0849      	lsrs	r1, r1, #1
 8008418:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800841c:	3901      	subs	r1, #1
 800841e:	0852      	lsrs	r2, r2, #1
 8008420:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8008424:	3a01      	subs	r2, #1
 8008426:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800842a:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800842c:	682b      	ldr	r3, [r5, #0]
 800842e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008432:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008434:	68eb      	ldr	r3, [r5, #12]
 8008436:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800843a:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800843c:	f7fd fc94 	bl	8005d68 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008440:	4d27      	ldr	r5, [pc, #156]	@ (80084e0 <HAL_RCC_OscConfig+0x484>)
        tickstart = HAL_GetTick();
 8008442:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008444:	e005      	b.n	8008452 <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008446:	f7fd fc8f 	bl	8005d68 <HAL_GetTick>
 800844a:	1b00      	subs	r0, r0, r4
 800844c:	2802      	cmp	r0, #2
 800844e:	f63f af75 	bhi.w	800833c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008452:	682b      	ldr	r3, [r5, #0]
 8008454:	019a      	lsls	r2, r3, #6
 8008456:	d5f6      	bpl.n	8008446 <HAL_RCC_OscConfig+0x3ea>
 8008458:	e6de      	b.n	8008218 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800845a:	4b21      	ldr	r3, [pc, #132]	@ (80084e0 <HAL_RCC_OscConfig+0x484>)
 800845c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8008460:	f042 0204 	orr.w	r2, r2, #4
 8008464:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8008468:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800846c:	f042 0201 	orr.w	r2, r2, #1
 8008470:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008474:	e76f      	b.n	8008356 <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008476:	2b01      	cmp	r3, #1
 8008478:	f43f af44 	beq.w	8008304 <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 800847c:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800847e:	6a22      	ldr	r2, [r4, #32]
 8008480:	f003 0103 	and.w	r1, r3, #3
 8008484:	4291      	cmp	r1, r2
 8008486:	f47f af3d 	bne.w	8008304 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800848a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800848c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008490:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008492:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8008496:	f47f af35 	bne.w	8008304 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800849a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800849c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80084a0:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80084a4:	f47f af2e 	bne.w	8008304 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80084a8:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80084aa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80084ae:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80084b2:	f47f af27 	bne.w	8008304 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80084b6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80084b8:	0852      	lsrs	r2, r2, #1
 80084ba:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 80084be:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80084c0:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80084c4:	f47f af1e 	bne.w	8008304 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80084c8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80084ca:	0852      	lsrs	r2, r2, #1
 80084cc:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80084d0:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80084d2:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80084d6:	bf14      	ite	ne
 80084d8:	2001      	movne	r0, #1
 80084da:	2000      	moveq	r0, #0
 80084dc:	e69d      	b.n	800821a <HAL_RCC_OscConfig+0x1be>
 80084de:	bf00      	nop
 80084e0:	40021000 	.word	0x40021000
 80084e4:	019f800c 	.word	0x019f800c

080084e8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80084e8:	4b18      	ldr	r3, [pc, #96]	@ (800854c <HAL_RCC_GetSysClockFreq+0x64>)
 80084ea:	689a      	ldr	r2, [r3, #8]
 80084ec:	f002 020c 	and.w	r2, r2, #12
 80084f0:	2a04      	cmp	r2, #4
 80084f2:	d026      	beq.n	8008542 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80084f4:	689a      	ldr	r2, [r3, #8]
 80084f6:	f002 020c 	and.w	r2, r2, #12
 80084fa:	2a08      	cmp	r2, #8
 80084fc:	d023      	beq.n	8008546 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80084fe:	689a      	ldr	r2, [r3, #8]
 8008500:	f002 020c 	and.w	r2, r2, #12
 8008504:	2a0c      	cmp	r2, #12
 8008506:	d001      	beq.n	800850c <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8008508:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 800850a:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800850c:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800850e:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008510:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008512:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8008516:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008518:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800851c:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008520:	bf0c      	ite	eq
 8008522:	4b0b      	ldreq	r3, [pc, #44]	@ (8008550 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008524:	4b0b      	ldrne	r3, [pc, #44]	@ (8008554 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008526:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008528:	fbb3 f3f2 	udiv	r3, r3, r2
 800852c:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008530:	4b06      	ldr	r3, [pc, #24]	@ (800854c <HAL_RCC_GetSysClockFreq+0x64>)
 8008532:	68db      	ldr	r3, [r3, #12]
 8008534:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8008538:	3301      	adds	r3, #1
 800853a:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800853c:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8008540:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8008542:	4804      	ldr	r0, [pc, #16]	@ (8008554 <HAL_RCC_GetSysClockFreq+0x6c>)
 8008544:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8008546:	4802      	ldr	r0, [pc, #8]	@ (8008550 <HAL_RCC_GetSysClockFreq+0x68>)
 8008548:	4770      	bx	lr
 800854a:	bf00      	nop
 800854c:	40021000 	.word	0x40021000
 8008550:	007a1200 	.word	0x007a1200
 8008554:	00f42400 	.word	0x00f42400

08008558 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8008558:	2800      	cmp	r0, #0
 800855a:	f000 80ee 	beq.w	800873a <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800855e:	4a78      	ldr	r2, [pc, #480]	@ (8008740 <HAL_RCC_ClockConfig+0x1e8>)
{
 8008560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008564:	6813      	ldr	r3, [r2, #0]
 8008566:	f003 030f 	and.w	r3, r3, #15
 800856a:	428b      	cmp	r3, r1
 800856c:	460d      	mov	r5, r1
 800856e:	4604      	mov	r4, r0
 8008570:	d20c      	bcs.n	800858c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008572:	6813      	ldr	r3, [r2, #0]
 8008574:	f023 030f 	bic.w	r3, r3, #15
 8008578:	430b      	orrs	r3, r1
 800857a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800857c:	6813      	ldr	r3, [r2, #0]
 800857e:	f003 030f 	and.w	r3, r3, #15
 8008582:	428b      	cmp	r3, r1
 8008584:	d002      	beq.n	800858c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8008586:	2001      	movs	r0, #1
}
 8008588:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800858c:	6823      	ldr	r3, [r4, #0]
 800858e:	07df      	lsls	r7, r3, #31
 8008590:	d569      	bpl.n	8008666 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008592:	6867      	ldr	r7, [r4, #4]
 8008594:	2f03      	cmp	r7, #3
 8008596:	f000 80a0 	beq.w	80086da <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800859a:	4b6a      	ldr	r3, [pc, #424]	@ (8008744 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800859c:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800859e:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80085a0:	f000 8097 	beq.w	80086d2 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80085a4:	055b      	lsls	r3, r3, #21
 80085a6:	d5ee      	bpl.n	8008586 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80085a8:	f7ff ff9e 	bl	80084e8 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80085ac:	4b66      	ldr	r3, [pc, #408]	@ (8008748 <HAL_RCC_ClockConfig+0x1f0>)
 80085ae:	4298      	cmp	r0, r3
 80085b0:	f240 80c0 	bls.w	8008734 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80085b4:	4a63      	ldr	r2, [pc, #396]	@ (8008744 <HAL_RCC_ClockConfig+0x1ec>)
 80085b6:	6893      	ldr	r3, [r2, #8]
 80085b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80085bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085c0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80085c2:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80085c6:	4e5f      	ldr	r6, [pc, #380]	@ (8008744 <HAL_RCC_ClockConfig+0x1ec>)
 80085c8:	68b3      	ldr	r3, [r6, #8]
 80085ca:	f023 0303 	bic.w	r3, r3, #3
 80085ce:	433b      	orrs	r3, r7
 80085d0:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80085d2:	f7fd fbc9 	bl	8005d68 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085d6:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80085da:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085dc:	e004      	b.n	80085e8 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085de:	f7fd fbc3 	bl	8005d68 <HAL_GetTick>
 80085e2:	1bc0      	subs	r0, r0, r7
 80085e4:	4540      	cmp	r0, r8
 80085e6:	d871      	bhi.n	80086cc <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085e8:	68b3      	ldr	r3, [r6, #8]
 80085ea:	6862      	ldr	r2, [r4, #4]
 80085ec:	f003 030c 	and.w	r3, r3, #12
 80085f0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80085f4:	d1f3      	bne.n	80085de <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80085f6:	6823      	ldr	r3, [r4, #0]
 80085f8:	079f      	lsls	r7, r3, #30
 80085fa:	d436      	bmi.n	800866a <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 80085fc:	f1b9 0f00 	cmp.w	r9, #0
 8008600:	d003      	beq.n	800860a <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008602:	68b3      	ldr	r3, [r6, #8]
 8008604:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008608:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800860a:	4e4d      	ldr	r6, [pc, #308]	@ (8008740 <HAL_RCC_ClockConfig+0x1e8>)
 800860c:	6833      	ldr	r3, [r6, #0]
 800860e:	f003 030f 	and.w	r3, r3, #15
 8008612:	42ab      	cmp	r3, r5
 8008614:	d846      	bhi.n	80086a4 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008616:	6823      	ldr	r3, [r4, #0]
 8008618:	075a      	lsls	r2, r3, #29
 800861a:	d506      	bpl.n	800862a <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800861c:	4949      	ldr	r1, [pc, #292]	@ (8008744 <HAL_RCC_ClockConfig+0x1ec>)
 800861e:	68e0      	ldr	r0, [r4, #12]
 8008620:	688a      	ldr	r2, [r1, #8]
 8008622:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008626:	4302      	orrs	r2, r0
 8008628:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800862a:	071b      	lsls	r3, r3, #28
 800862c:	d507      	bpl.n	800863e <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800862e:	4a45      	ldr	r2, [pc, #276]	@ (8008744 <HAL_RCC_ClockConfig+0x1ec>)
 8008630:	6921      	ldr	r1, [r4, #16]
 8008632:	6893      	ldr	r3, [r2, #8]
 8008634:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8008638:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800863c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800863e:	f7ff ff53 	bl	80084e8 <HAL_RCC_GetSysClockFreq>
 8008642:	4a40      	ldr	r2, [pc, #256]	@ (8008744 <HAL_RCC_ClockConfig+0x1ec>)
 8008644:	4c41      	ldr	r4, [pc, #260]	@ (800874c <HAL_RCC_ClockConfig+0x1f4>)
 8008646:	6892      	ldr	r2, [r2, #8]
 8008648:	4941      	ldr	r1, [pc, #260]	@ (8008750 <HAL_RCC_ClockConfig+0x1f8>)
 800864a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800864e:	4603      	mov	r3, r0
 8008650:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8008652:	4840      	ldr	r0, [pc, #256]	@ (8008754 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008654:	f002 021f 	and.w	r2, r2, #31
 8008658:	40d3      	lsrs	r3, r2
 800865a:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 800865c:	6800      	ldr	r0, [r0, #0]
}
 800865e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8008662:	f7fd bb37 	b.w	8005cd4 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008666:	079e      	lsls	r6, r3, #30
 8008668:	d5cf      	bpl.n	800860a <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800866a:	0758      	lsls	r0, r3, #29
 800866c:	d504      	bpl.n	8008678 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800866e:	4935      	ldr	r1, [pc, #212]	@ (8008744 <HAL_RCC_ClockConfig+0x1ec>)
 8008670:	688a      	ldr	r2, [r1, #8]
 8008672:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8008676:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008678:	0719      	lsls	r1, r3, #28
 800867a:	d506      	bpl.n	800868a <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800867c:	4a31      	ldr	r2, [pc, #196]	@ (8008744 <HAL_RCC_ClockConfig+0x1ec>)
 800867e:	6893      	ldr	r3, [r2, #8]
 8008680:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008684:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008688:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800868a:	4a2e      	ldr	r2, [pc, #184]	@ (8008744 <HAL_RCC_ClockConfig+0x1ec>)
 800868c:	68a1      	ldr	r1, [r4, #8]
 800868e:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008690:	4e2b      	ldr	r6, [pc, #172]	@ (8008740 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008692:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008696:	430b      	orrs	r3, r1
 8008698:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800869a:	6833      	ldr	r3, [r6, #0]
 800869c:	f003 030f 	and.w	r3, r3, #15
 80086a0:	42ab      	cmp	r3, r5
 80086a2:	d9b8      	bls.n	8008616 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086a4:	6833      	ldr	r3, [r6, #0]
 80086a6:	f023 030f 	bic.w	r3, r3, #15
 80086aa:	432b      	orrs	r3, r5
 80086ac:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80086ae:	f7fd fb5b 	bl	8005d68 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80086b2:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80086b6:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80086b8:	6833      	ldr	r3, [r6, #0]
 80086ba:	f003 030f 	and.w	r3, r3, #15
 80086be:	42ab      	cmp	r3, r5
 80086c0:	d0a9      	beq.n	8008616 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80086c2:	f7fd fb51 	bl	8005d68 <HAL_GetTick>
 80086c6:	1bc0      	subs	r0, r0, r7
 80086c8:	4540      	cmp	r0, r8
 80086ca:	d9f5      	bls.n	80086b8 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 80086cc:	2003      	movs	r0, #3
}
 80086ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80086d2:	039a      	lsls	r2, r3, #14
 80086d4:	f53f af68 	bmi.w	80085a8 <HAL_RCC_ClockConfig+0x50>
 80086d8:	e755      	b.n	8008586 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80086da:	4a1a      	ldr	r2, [pc, #104]	@ (8008744 <HAL_RCC_ClockConfig+0x1ec>)
 80086dc:	6811      	ldr	r1, [r2, #0]
 80086de:	0188      	lsls	r0, r1, #6
 80086e0:	f57f af51 	bpl.w	8008586 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80086e4:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80086e6:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80086e8:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 80086ea:	4e17      	ldr	r6, [pc, #92]	@ (8008748 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80086ec:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 80086f0:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80086f2:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80086f6:	bf0c      	ite	eq
 80086f8:	4817      	ldreq	r0, [pc, #92]	@ (8008758 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80086fa:	4818      	ldrne	r0, [pc, #96]	@ (800875c <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80086fc:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80086fe:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008702:	4810      	ldr	r0, [pc, #64]	@ (8008744 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008704:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8008708:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800870c:	68c1      	ldr	r1, [r0, #12]
 800870e:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8008712:	3101      	adds	r1, #1
 8008714:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8008716:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 800871a:	42b2      	cmp	r2, r6
 800871c:	d90a      	bls.n	8008734 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800871e:	6882      	ldr	r2, [r0, #8]
 8008720:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8008724:	f43f af46 	beq.w	80085b4 <HAL_RCC_ClockConfig+0x5c>
 8008728:	0799      	lsls	r1, r3, #30
 800872a:	d503      	bpl.n	8008734 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800872c:	68a3      	ldr	r3, [r4, #8]
 800872e:	2b00      	cmp	r3, #0
 8008730:	f43f af40 	beq.w	80085b4 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008734:	f04f 0900 	mov.w	r9, #0
 8008738:	e745      	b.n	80085c6 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 800873a:	2001      	movs	r0, #1
}
 800873c:	4770      	bx	lr
 800873e:	bf00      	nop
 8008740:	40022000 	.word	0x40022000
 8008744:	40021000 	.word	0x40021000
 8008748:	04c4b400 	.word	0x04c4b400
 800874c:	0800cd34 	.word	0x0800cd34
 8008750:	200004f0 	.word	0x200004f0
 8008754:	200004f8 	.word	0x200004f8
 8008758:	007a1200 	.word	0x007a1200
 800875c:	00f42400 	.word	0x00f42400

08008760 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8008760:	4b01      	ldr	r3, [pc, #4]	@ (8008768 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8008762:	6818      	ldr	r0, [r3, #0]
 8008764:	4770      	bx	lr
 8008766:	bf00      	nop
 8008768:	200004f0 	.word	0x200004f0

0800876c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800876c:	4b05      	ldr	r3, [pc, #20]	@ (8008784 <HAL_RCC_GetPCLK1Freq+0x18>)
 800876e:	4a06      	ldr	r2, [pc, #24]	@ (8008788 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8008770:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8008772:	4906      	ldr	r1, [pc, #24]	@ (800878c <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008774:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8008778:	6808      	ldr	r0, [r1, #0]
 800877a:	5cd3      	ldrb	r3, [r2, r3]
 800877c:	f003 031f 	and.w	r3, r3, #31
}
 8008780:	40d8      	lsrs	r0, r3
 8008782:	4770      	bx	lr
 8008784:	40021000 	.word	0x40021000
 8008788:	0800cd2c 	.word	0x0800cd2c
 800878c:	200004f0 	.word	0x200004f0

08008790 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008790:	4b05      	ldr	r3, [pc, #20]	@ (80087a8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8008792:	4a06      	ldr	r2, [pc, #24]	@ (80087ac <HAL_RCC_GetPCLK2Freq+0x1c>)
 8008794:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8008796:	4906      	ldr	r1, [pc, #24]	@ (80087b0 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008798:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800879c:	6808      	ldr	r0, [r1, #0]
 800879e:	5cd3      	ldrb	r3, [r2, r3]
 80087a0:	f003 031f 	and.w	r3, r3, #31
}
 80087a4:	40d8      	lsrs	r0, r3
 80087a6:	4770      	bx	lr
 80087a8:	40021000 	.word	0x40021000
 80087ac:	0800cd2c 	.word	0x0800cd2c
 80087b0:	200004f0 	.word	0x200004f0

080087b4 <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 80087b4:	4a02      	ldr	r2, [pc, #8]	@ (80087c0 <HAL_RCC_EnableCSS+0xc>)
 80087b6:	6813      	ldr	r3, [r2, #0]
 80087b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80087bc:	6013      	str	r3, [r2, #0]
}
 80087be:	4770      	bx	lr
 80087c0:	40021000 	.word	0x40021000

080087c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80087c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80087c8:	6803      	ldr	r3, [r0, #0]
{
 80087ca:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80087cc:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 80087d0:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80087d2:	d041      	beq.n	8008858 <HAL_RCCEx_PeriphCLKConfig+0x94>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80087d4:	4ba0      	ldr	r3, [pc, #640]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80087d6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80087d8:	00d5      	lsls	r5, r2, #3
 80087da:	f140 80f7 	bpl.w	80089cc <HAL_RCCEx_PeriphCLKConfig+0x208>
    FlagStatus       pwrclkchanged = RESET;
 80087de:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80087e0:	4d9e      	ldr	r5, [pc, #632]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80087e2:	682b      	ldr	r3, [r5, #0]
 80087e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087e8:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80087ea:	f7fd fabd 	bl	8005d68 <HAL_GetTick>
 80087ee:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80087f0:	e004      	b.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0x38>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087f2:	f7fd fab9 	bl	8005d68 <HAL_GetTick>
 80087f6:	1b83      	subs	r3, r0, r6
 80087f8:	2b02      	cmp	r3, #2
 80087fa:	d828      	bhi.n	800884e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80087fc:	682b      	ldr	r3, [r5, #0]
 80087fe:	05d8      	lsls	r0, r3, #23
 8008800:	d5f7      	bpl.n	80087f2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008802:	4d95      	ldr	r5, [pc, #596]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008804:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008806:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800880a:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800880e:	f000 8119 	beq.w	8008a44 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8008812:	4293      	cmp	r3, r2
 8008814:	f000 8116 	beq.w	8008a44 <HAL_RCCEx_PeriphCLKConfig+0x280>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008818:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800881c:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8008820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008824:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008828:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800882c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008830:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008834:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008838:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 800883a:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800883e:	f140 8101 	bpl.w	8008a44 <HAL_RCCEx_PeriphCLKConfig+0x280>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008842:	f7fd fa91 	bl	8005d68 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008846:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 800884a:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800884c:	e0f5      	b.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0x276>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
      }
      else
      {
        /* set overall return value */
        status = ret;
 800884e:	2003      	movs	r0, #3
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008850:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 8008852:	2f00      	cmp	r7, #0
 8008854:	f040 80c5 	bne.w	80089e2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008858:	07de      	lsls	r6, r3, #31
 800885a:	d508      	bpl.n	800886e <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800885c:	497e      	ldr	r1, [pc, #504]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800885e:	6865      	ldr	r5, [r4, #4]
 8008860:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8008864:	f022 0203 	bic.w	r2, r2, #3
 8008868:	432a      	orrs	r2, r5
 800886a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800886e:	079d      	lsls	r5, r3, #30
 8008870:	d508      	bpl.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008872:	4979      	ldr	r1, [pc, #484]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8008874:	68a5      	ldr	r5, [r4, #8]
 8008876:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800887a:	f022 020c 	bic.w	r2, r2, #12
 800887e:	432a      	orrs	r2, r5
 8008880:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008884:	0759      	lsls	r1, r3, #29
 8008886:	d508      	bpl.n	800889a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008888:	4973      	ldr	r1, [pc, #460]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800888a:	68e5      	ldr	r5, [r4, #12]
 800888c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8008890:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8008894:	432a      	orrs	r2, r5
 8008896:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800889a:	071a      	lsls	r2, r3, #28
 800889c:	d508      	bpl.n	80088b0 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800889e:	496e      	ldr	r1, [pc, #440]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80088a0:	6925      	ldr	r5, [r4, #16]
 80088a2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80088a6:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80088aa:	432a      	orrs	r2, r5
 80088ac:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80088b0:	069f      	lsls	r7, r3, #26
 80088b2:	d508      	bpl.n	80088c6 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80088b4:	4968      	ldr	r1, [pc, #416]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80088b6:	6965      	ldr	r5, [r4, #20]
 80088b8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80088bc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80088c0:	432a      	orrs	r2, r5
 80088c2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80088c6:	065e      	lsls	r6, r3, #25
 80088c8:	d508      	bpl.n	80088dc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80088ca:	4963      	ldr	r1, [pc, #396]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80088cc:	69a5      	ldr	r5, [r4, #24]
 80088ce:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80088d2:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80088d6:	432a      	orrs	r2, r5
 80088d8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80088dc:	061d      	lsls	r5, r3, #24
 80088de:	d508      	bpl.n	80088f2 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80088e0:	495d      	ldr	r1, [pc, #372]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80088e2:	69e5      	ldr	r5, [r4, #28]
 80088e4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80088e8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80088ec:	432a      	orrs	r2, r5
 80088ee:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80088f2:	05d9      	lsls	r1, r3, #23
 80088f4:	d508      	bpl.n	8008908 <HAL_RCCEx_PeriphCLKConfig+0x144>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80088f6:	4958      	ldr	r1, [pc, #352]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80088f8:	6a25      	ldr	r5, [r4, #32]
 80088fa:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80088fe:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8008902:	432a      	orrs	r2, r5
 8008904:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008908:	059a      	lsls	r2, r3, #22
 800890a:	d508      	bpl.n	800891e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800890c:	4952      	ldr	r1, [pc, #328]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800890e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008910:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8008914:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8008918:	432a      	orrs	r2, r5
 800891a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800891e:	055f      	lsls	r7, r3, #21
 8008920:	d50b      	bpl.n	800893a <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008922:	494d      	ldr	r1, [pc, #308]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8008924:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8008926:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800892a:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800892e:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008930:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008934:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008938:	d059      	beq.n	80089ee <HAL_RCCEx_PeriphCLKConfig+0x22a>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800893a:	051e      	lsls	r6, r3, #20
 800893c:	d50b      	bpl.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800893e:	4946      	ldr	r1, [pc, #280]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8008940:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8008942:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8008946:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 800894a:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800894c:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008950:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008954:	d050      	beq.n	80089f8 <HAL_RCCEx_PeriphCLKConfig+0x234>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008956:	04dd      	lsls	r5, r3, #19
 8008958:	d50b      	bpl.n	8008972 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800895a:	493f      	ldr	r1, [pc, #252]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800895c:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 800895e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8008962:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8008966:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008968:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800896c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008970:	d047      	beq.n	8008a02 <HAL_RCCEx_PeriphCLKConfig+0x23e>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008972:	0499      	lsls	r1, r3, #18
 8008974:	d50b      	bpl.n	800898e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008976:	4938      	ldr	r1, [pc, #224]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8008978:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 800897a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800897e:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8008982:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008984:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008988:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800898c:	d03e      	beq.n	8008a0c <HAL_RCCEx_PeriphCLKConfig+0x248>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800898e:	045a      	lsls	r2, r3, #17
 8008990:	d50b      	bpl.n	80089aa <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008992:	4931      	ldr	r1, [pc, #196]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8008994:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8008996:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800899a:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800899e:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80089a0:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80089a4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80089a8:	d035      	beq.n	8008a16 <HAL_RCCEx_PeriphCLKConfig+0x252>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80089aa:	041b      	lsls	r3, r3, #16
 80089ac:	d50b      	bpl.n	80089c6 <HAL_RCCEx_PeriphCLKConfig+0x202>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80089ae:	4a2a      	ldr	r2, [pc, #168]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80089b0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80089b2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80089b6:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80089ba:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80089bc:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80089c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80089c4:	d02c      	beq.n	8008a20 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  }

#endif /* QUADSPI */

  return status;
}
 80089c6:	b002      	add	sp, #8
 80089c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80089cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80089ce:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80089d2:	659a      	str	r2, [r3, #88]	@ 0x58
 80089d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80089da:	9301      	str	r3, [sp, #4]
 80089dc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80089de:	2701      	movs	r7, #1
 80089e0:	e6fe      	b.n	80087e0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80089e2:	491d      	ldr	r1, [pc, #116]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80089e4:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 80089e6:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80089ea:	658a      	str	r2, [r1, #88]	@ 0x58
 80089ec:	e734      	b.n	8008858 <HAL_RCCEx_PeriphCLKConfig+0x94>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80089ee:	68ca      	ldr	r2, [r1, #12]
 80089f0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80089f4:	60ca      	str	r2, [r1, #12]
 80089f6:	e7a0      	b.n	800893a <HAL_RCCEx_PeriphCLKConfig+0x176>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80089f8:	68ca      	ldr	r2, [r1, #12]
 80089fa:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80089fe:	60ca      	str	r2, [r1, #12]
 8008a00:	e7a9      	b.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x192>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008a02:	68ca      	ldr	r2, [r1, #12]
 8008a04:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8008a08:	60ca      	str	r2, [r1, #12]
 8008a0a:	e7b2      	b.n	8008972 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008a0c:	68ca      	ldr	r2, [r1, #12]
 8008a0e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8008a12:	60ca      	str	r2, [r1, #12]
 8008a14:	e7bb      	b.n	800898e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008a16:	68ca      	ldr	r2, [r1, #12]
 8008a18:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8008a1c:	60ca      	str	r2, [r1, #12]
 8008a1e:	e7c4      	b.n	80089aa <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008a20:	68d3      	ldr	r3, [r2, #12]
 8008a22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a26:	60d3      	str	r3, [r2, #12]
}
 8008a28:	b002      	add	sp, #8
 8008a2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a2e:	f7fd f99b 	bl	8005d68 <HAL_GetTick>
 8008a32:	1b80      	subs	r0, r0, r6
 8008a34:	4540      	cmp	r0, r8
 8008a36:	f63f af0a 	bhi.w	800884e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008a3a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8008a3e:	079b      	lsls	r3, r3, #30
 8008a40:	d5f5      	bpl.n	8008a2e <HAL_RCCEx_PeriphCLKConfig+0x26a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008a42:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8008a44:	4904      	ldr	r1, [pc, #16]	@ (8008a58 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8008a46:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8008a4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008a54:	2000      	movs	r0, #0
 8008a56:	e6fb      	b.n	8008850 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8008a58:	40021000 	.word	0x40021000
 8008a5c:	40007000 	.word	0x40007000

08008a60 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a60:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a62:	6a02      	ldr	r2, [r0, #32]
 8008a64:	f022 0201 	bic.w	r2, r2, #1
{
 8008a68:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a6a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a6c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a6e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a70:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008a72:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008a76:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8008a7a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008a7c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8008a7e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8008a82:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008a84:	4d13      	ldr	r5, [pc, #76]	@ (8008ad4 <TIM_OC1_SetConfig+0x74>)
 8008a86:	42a8      	cmp	r0, r5
 8008a88:	d00f      	beq.n	8008aaa <TIM_OC1_SetConfig+0x4a>
 8008a8a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8008a8e:	42a8      	cmp	r0, r5
 8008a90:	d00b      	beq.n	8008aaa <TIM_OC1_SetConfig+0x4a>
 8008a92:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8008a96:	42a8      	cmp	r0, r5
 8008a98:	d007      	beq.n	8008aaa <TIM_OC1_SetConfig+0x4a>
 8008a9a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008a9e:	42a8      	cmp	r0, r5
 8008aa0:	d003      	beq.n	8008aaa <TIM_OC1_SetConfig+0x4a>
 8008aa2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008aa6:	42a8      	cmp	r0, r5
 8008aa8:	d10d      	bne.n	8008ac6 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008aaa:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8008aac:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8008ab0:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008ab2:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008ab6:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8008aba:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8008abe:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8008ac2:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008ac6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008ac8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008aca:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8008acc:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8008ace:	6341      	str	r1, [r0, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 8008ad0:	6203      	str	r3, [r0, #32]
}
 8008ad2:	4770      	bx	lr
 8008ad4:	40012c00 	.word	0x40012c00

08008ad8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ad8:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ada:	6a02      	ldr	r2, [r0, #32]
 8008adc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
{
 8008ae0:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ae2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ae4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008ae6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ae8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008aea:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008aee:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8008af2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008af4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8008af6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008afa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008afe:	4d14      	ldr	r5, [pc, #80]	@ (8008b50 <TIM_OC3_SetConfig+0x78>)
 8008b00:	42a8      	cmp	r0, r5
 8008b02:	d00f      	beq.n	8008b24 <TIM_OC3_SetConfig+0x4c>
 8008b04:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8008b08:	42a8      	cmp	r0, r5
 8008b0a:	d00b      	beq.n	8008b24 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b0c:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8008b10:	42a8      	cmp	r0, r5
 8008b12:	d00e      	beq.n	8008b32 <TIM_OC3_SetConfig+0x5a>
 8008b14:	4d0f      	ldr	r5, [pc, #60]	@ (8008b54 <TIM_OC3_SetConfig+0x7c>)
 8008b16:	42a8      	cmp	r0, r5
 8008b18:	d00b      	beq.n	8008b32 <TIM_OC3_SetConfig+0x5a>
 8008b1a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008b1e:	42a8      	cmp	r0, r5
 8008b20:	d10f      	bne.n	8008b42 <TIM_OC3_SetConfig+0x6a>
 8008b22:	e006      	b.n	8008b32 <TIM_OC3_SetConfig+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008b24:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8008b26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008b2a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8008b2e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b32:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008b36:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b3a:	ea46 0c05 	orr.w	ip, r6, r5
 8008b3e:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b42:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008b44:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008b46:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8008b48:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8008b4a:	63c1      	str	r1, [r0, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8008b4c:	6203      	str	r3, [r0, #32]
}
 8008b4e:	4770      	bx	lr
 8008b50:	40012c00 	.word	0x40012c00
 8008b54:	40014400 	.word	0x40014400

08008b58 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b58:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b5a:	6a02      	ldr	r2, [r0, #32]
 8008b5c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
{
 8008b60:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b62:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b64:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b66:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b68:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b6a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008b6e:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b72:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b76:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8008b78:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b7c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008b80:	4d14      	ldr	r5, [pc, #80]	@ (8008bd4 <TIM_OC4_SetConfig+0x7c>)
 8008b82:	42a8      	cmp	r0, r5
 8008b84:	d00f      	beq.n	8008ba6 <TIM_OC4_SetConfig+0x4e>
 8008b86:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8008b8a:	42a8      	cmp	r0, r5
 8008b8c:	d00b      	beq.n	8008ba6 <TIM_OC4_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b8e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8008b92:	42a8      	cmp	r0, r5
 8008b94:	d00e      	beq.n	8008bb4 <TIM_OC4_SetConfig+0x5c>
 8008b96:	4d10      	ldr	r5, [pc, #64]	@ (8008bd8 <TIM_OC4_SetConfig+0x80>)
 8008b98:	42a8      	cmp	r0, r5
 8008b9a:	d00b      	beq.n	8008bb4 <TIM_OC4_SetConfig+0x5c>
 8008b9c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008ba0:	42a8      	cmp	r0, r5
 8008ba2:	d10f      	bne.n	8008bc4 <TIM_OC4_SetConfig+0x6c>
 8008ba4:	e006      	b.n	8008bb4 <TIM_OC4_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008ba6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8008ba8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008bac:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8008bb0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008bb4:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008bb8:	f424 4440 	bic.w	r4, r4, #49152	@ 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008bbc:	ea46 0c05 	orr.w	ip, r6, r5
 8008bc0:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008bc4:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008bc6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008bc8:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8008bca:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8008bcc:	6401      	str	r1, [r0, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 8008bce:	6203      	str	r3, [r0, #32]
}
 8008bd0:	4770      	bx	lr
 8008bd2:	bf00      	nop
 8008bd4:	40012c00 	.word	0x40012c00
 8008bd8:	40014400 	.word	0x40014400

08008bdc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	d075      	beq.n	8008ccc <HAL_TIM_PWM_Init+0xf0>
{
 8008be0:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8008be2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008be6:	4604      	mov	r4, r0
 8008be8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d068      	beq.n	8008cc2 <HAL_TIM_PWM_Init+0xe6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008bf0:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008bf2:	4e37      	ldr	r6, [pc, #220]	@ (8008cd0 <HAL_TIM_PWM_Init+0xf4>)
  TIMx->PSC = Structure->Prescaler;
 8008bf4:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008bf6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008bf8:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8008bfa:	2202      	movs	r2, #2
 8008bfc:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c00:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 8008c02:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c04:	d04c      	beq.n	8008ca0 <HAL_TIM_PWM_Init+0xc4>
 8008c06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c0a:	d017      	beq.n	8008c3c <HAL_TIM_PWM_Init+0x60>
 8008c0c:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 8008c10:	42b3      	cmp	r3, r6
 8008c12:	d013      	beq.n	8008c3c <HAL_TIM_PWM_Init+0x60>
 8008c14:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8008c18:	42b3      	cmp	r3, r6
 8008c1a:	d00f      	beq.n	8008c3c <HAL_TIM_PWM_Init+0x60>
 8008c1c:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 8008c20:	42b3      	cmp	r3, r6
 8008c22:	d03d      	beq.n	8008ca0 <HAL_TIM_PWM_Init+0xc4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c24:	4e2b      	ldr	r6, [pc, #172]	@ (8008cd4 <HAL_TIM_PWM_Init+0xf8>)
 8008c26:	42b3      	cmp	r3, r6
 8008c28:	d03e      	beq.n	8008ca8 <HAL_TIM_PWM_Init+0xcc>
 8008c2a:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8008c2e:	42b3      	cmp	r3, r6
 8008c30:	d03a      	beq.n	8008ca8 <HAL_TIM_PWM_Init+0xcc>
 8008c32:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8008c36:	42b3      	cmp	r3, r6
 8008c38:	d108      	bne.n	8008c4c <HAL_TIM_PWM_Init+0x70>
 8008c3a:	e035      	b.n	8008ca8 <HAL_TIM_PWM_Init+0xcc>
    tmpcr1 |= Structure->CounterMode;
 8008c3c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c3e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8008c42:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c44:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c46:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c4a:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008c50:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8008c52:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c54:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008c56:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8008c58:	2201      	movs	r2, #1
 8008c5a:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008c5c:	691a      	ldr	r2, [r3, #16]
 8008c5e:	07d2      	lsls	r2, r2, #31
 8008c60:	d503      	bpl.n	8008c6a <HAL_TIM_PWM_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008c62:	691a      	ldr	r2, [r3, #16]
 8008c64:	f022 0201 	bic.w	r2, r2, #1
 8008c68:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c70:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008c74:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008c78:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008c7c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8008c80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008c84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c88:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008c8c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8008c90:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8008c94:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008c98:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008c9c:	2000      	movs	r0, #0
}
 8008c9e:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8008ca0:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008ca2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8008ca6:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ca8:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8008caa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008cae:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008cb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008cb4:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8008cb6:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008cb8:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008cba:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8008cbc:	6962      	ldr	r2, [r4, #20]
 8008cbe:	631a      	str	r2, [r3, #48]	@ 0x30
 8008cc0:	e7ca      	b.n	8008c58 <HAL_TIM_PWM_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 8008cc2:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8008cc6:	f7fc fdab 	bl	8005820 <HAL_TIM_PWM_MspInit>
 8008cca:	e791      	b.n	8008bf0 <HAL_TIM_PWM_Init+0x14>
    return HAL_ERROR;
 8008ccc:	2001      	movs	r0, #1
}
 8008cce:	4770      	bx	lr
 8008cd0:	40012c00 	.word	0x40012c00
 8008cd4:	40014000 	.word	0x40014000

08008cd8 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8008cd8:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008cda:	6a02      	ldr	r2, [r0, #32]
 8008cdc:	f022 0210 	bic.w	r2, r2, #16
{
 8008ce0:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ce2:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008ce4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008ce6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ce8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008cea:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008cee:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cf2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008cf6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8008cf8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008cfc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008d00:	4d14      	ldr	r5, [pc, #80]	@ (8008d54 <TIM_OC2_SetConfig+0x7c>)
 8008d02:	42a8      	cmp	r0, r5
 8008d04:	d00f      	beq.n	8008d26 <TIM_OC2_SetConfig+0x4e>
 8008d06:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8008d0a:	42a8      	cmp	r0, r5
 8008d0c:	d00b      	beq.n	8008d26 <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d0e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8008d12:	42a8      	cmp	r0, r5
 8008d14:	d00e      	beq.n	8008d34 <TIM_OC2_SetConfig+0x5c>
 8008d16:	4d10      	ldr	r5, [pc, #64]	@ (8008d58 <TIM_OC2_SetConfig+0x80>)
 8008d18:	42a8      	cmp	r0, r5
 8008d1a:	d00b      	beq.n	8008d34 <TIM_OC2_SetConfig+0x5c>
 8008d1c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008d20:	42a8      	cmp	r0, r5
 8008d22:	d10f      	bne.n	8008d44 <TIM_OC2_SetConfig+0x6c>
 8008d24:	e006      	b.n	8008d34 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008d26:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8008d28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008d2c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008d30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008d34:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008d38:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008d3c:	ea46 0c05 	orr.w	ip, r6, r5
 8008d40:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8008d44:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008d46:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008d48:	6182      	str	r2, [r0, #24]
}
 8008d4a:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8008d4c:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8008d4e:	6203      	str	r3, [r0, #32]
}
 8008d50:	4770      	bx	lr
 8008d52:	bf00      	nop
 8008d54:	40012c00 	.word	0x40012c00
 8008d58:	40014400 	.word	0x40014400

08008d5c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8008d5c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008d60:	2b01      	cmp	r3, #1
 8008d62:	f000 80dc 	beq.w	8008f1e <HAL_TIM_PWM_ConfigChannel+0x1c2>
 8008d66:	2301      	movs	r3, #1
{
 8008d68:	b570      	push	{r4, r5, r6, lr}
 8008d6a:	4604      	mov	r4, r0
 8008d6c:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8008d6e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8008d72:	2a14      	cmp	r2, #20
 8008d74:	d80c      	bhi.n	8008d90 <HAL_TIM_PWM_ConfigChannel+0x34>
 8008d76:	e8df f002 	tbb	[pc, r2]
 8008d7a:	0b4f      	.short	0x0b4f
 8008d7c:	0b630b0b 	.word	0x0b630b0b
 8008d80:	0b740b0b 	.word	0x0b740b0b
 8008d84:	0b840b0b 	.word	0x0b840b0b
 8008d88:	0b950b0b 	.word	0x0b950b0b
 8008d8c:	0b0b      	.short	0x0b0b
 8008d8e:	10          	.byte	0x10
 8008d8f:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8008d90:	2300      	movs	r3, #0
 8008d92:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  switch (Channel)
 8008d96:	2001      	movs	r0, #1
}
 8008d98:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008d9a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d9c:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 8008d9e:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008da0:	6a19      	ldr	r1, [r3, #32]
 8008da2:	f421 1180 	bic.w	r1, r1, #1048576	@ 0x100000
 8008da6:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8008da8:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8008daa:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008dac:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8008db0:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008db4:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008db8:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008dba:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008dbe:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dc2:	4e58      	ldr	r6, [pc, #352]	@ (8008f24 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8008dc4:	42b3      	cmp	r3, r6
 8008dc6:	d00f      	beq.n	8008de8 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8008dc8:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8008dcc:	42b3      	cmp	r3, r6
 8008dce:	d00b      	beq.n	8008de8 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8008dd0:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 8008dd4:	42b3      	cmp	r3, r6
 8008dd6:	d007      	beq.n	8008de8 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8008dd8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8008ddc:	42b3      	cmp	r3, r6
 8008dde:	d003      	beq.n	8008de8 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8008de0:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8008de4:	42b3      	cmp	r3, r6
 8008de6:	d104      	bne.n	8008df2 <HAL_TIM_PWM_ConfigChannel+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008de8:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008dea:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008dee:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008df2:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008df4:	6519      	str	r1, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008df6:	6869      	ldr	r1, [r5, #4]
 8008df8:	64d9      	str	r1, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008dfa:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008dfc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008dfe:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008e00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e04:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008e06:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008e08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e0c:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008e0e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008e10:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8008e14:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008e16:	e00e      	b.n	8008e36 <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008e18:	6800      	ldr	r0, [r0, #0]
 8008e1a:	f7ff fe21 	bl	8008a60 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008e1e:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008e20:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008e22:	f043 0308 	orr.w	r3, r3, #8
 8008e26:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008e28:	6983      	ldr	r3, [r0, #24]
 8008e2a:	f023 0304 	bic.w	r3, r3, #4
 8008e2e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008e30:	6983      	ldr	r3, [r0, #24]
 8008e32:	4313      	orrs	r3, r2
 8008e34:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 8008e36:	2300      	movs	r3, #0
 8008e38:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8008e3c:	2000      	movs	r0, #0
}
 8008e3e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008e40:	6800      	ldr	r0, [r0, #0]
 8008e42:	f7ff ff49 	bl	8008cd8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008e46:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008e48:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008e4a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008e4e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008e50:	6983      	ldr	r3, [r0, #24]
 8008e52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008e56:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008e58:	6983      	ldr	r3, [r0, #24]
 8008e5a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008e5e:	6183      	str	r3, [r0, #24]
      break;
 8008e60:	e7e9      	b.n	8008e36 <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008e62:	6800      	ldr	r0, [r0, #0]
 8008e64:	f7ff fe38 	bl	8008ad8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008e68:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008e6a:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008e6c:	f043 0308 	orr.w	r3, r3, #8
 8008e70:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008e72:	69c3      	ldr	r3, [r0, #28]
 8008e74:	f023 0304 	bic.w	r3, r3, #4
 8008e78:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008e7a:	69c3      	ldr	r3, [r0, #28]
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	61c3      	str	r3, [r0, #28]
      break;
 8008e80:	e7d9      	b.n	8008e36 <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008e82:	6800      	ldr	r0, [r0, #0]
 8008e84:	f7ff fe68 	bl	8008b58 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008e88:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008e8a:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008e8c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008e90:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008e92:	69c3      	ldr	r3, [r0, #28]
 8008e94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008e98:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008e9a:	69c3      	ldr	r3, [r0, #28]
 8008e9c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008ea0:	61c3      	str	r3, [r0, #28]
      break;
 8008ea2:	e7c8      	b.n	8008e36 <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008ea4:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8008ea6:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 8008ea8:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008eaa:	6a19      	ldr	r1, [r3, #32]
 8008eac:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8008eb0:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8008eb2:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8008eb4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008eb6:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8008eba:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8008ebe:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008ec0:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8008ec2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008ec6:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008eca:	4e16      	ldr	r6, [pc, #88]	@ (8008f24 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8008ecc:	42b3      	cmp	r3, r6
 8008ece:	d00f      	beq.n	8008ef0 <HAL_TIM_PWM_ConfigChannel+0x194>
 8008ed0:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8008ed4:	42b3      	cmp	r3, r6
 8008ed6:	d00b      	beq.n	8008ef0 <HAL_TIM_PWM_ConfigChannel+0x194>
 8008ed8:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 8008edc:	42b3      	cmp	r3, r6
 8008ede:	d007      	beq.n	8008ef0 <HAL_TIM_PWM_ConfigChannel+0x194>
 8008ee0:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8008ee4:	42b3      	cmp	r3, r6
 8008ee6:	d003      	beq.n	8008ef0 <HAL_TIM_PWM_ConfigChannel+0x194>
 8008ee8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8008eec:	42b3      	cmp	r3, r6
 8008eee:	d104      	bne.n	8008efa <HAL_TIM_PWM_ConfigChannel+0x19e>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008ef0:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008ef2:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008ef6:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8008efa:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008efc:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8008efe:	6869      	ldr	r1, [r5, #4]
 8008f00:	6499      	str	r1, [r3, #72]	@ 0x48
  TIMx->CCER = tmpccer;
 8008f02:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008f04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008f06:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008f08:	f042 0208 	orr.w	r2, r2, #8
 8008f0c:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008f0e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008f10:	f022 0204 	bic.w	r2, r2, #4
 8008f14:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008f16:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008f18:	430a      	orrs	r2, r1
 8008f1a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008f1c:	e78b      	b.n	8008e36 <HAL_TIM_PWM_ConfigChannel+0xda>
  __HAL_LOCK(htim);
 8008f1e:	2002      	movs	r0, #2
}
 8008f20:	4770      	bx	lr
 8008f22:	bf00      	nop
 8008f24:	40012c00 	.word	0x40012c00

08008f28 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f28:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d046      	beq.n	8008fbe <HAL_TIMEx_MasterConfigSynchronization+0x96>
{
 8008f30:	b470      	push	{r4, r5, r6}
 8008f32:	4602      	mov	r2, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008f34:	4e23      	ldr	r6, [pc, #140]	@ (8008fc4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 = htim->Instance->CR2;
 8008f36:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8008f38:	2302      	movs	r3, #2
 8008f3a:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008f3e:	42b0      	cmp	r0, r6
  tmpcr2 = htim->Instance->CR2;
 8008f40:	6843      	ldr	r3, [r0, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f42:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8008f44:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008f46:	d024      	beq.n	8008f92 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8008f48:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8008f4c:	42b0      	cmp	r0, r6
 8008f4e:	d02b      	beq.n	8008fa8 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f50:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008f54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f58:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f5a:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8008f5e:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f60:	d00a      	beq.n	8008f78 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8008f62:	4b19      	ldr	r3, [pc, #100]	@ (8008fc8 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8008f64:	4298      	cmp	r0, r3
 8008f66:	d007      	beq.n	8008f78 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8008f68:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008f6c:	4298      	cmp	r0, r3
 8008f6e:	d003      	beq.n	8008f78 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8008f70:	f503 339c 	add.w	r3, r3, #79872	@ 0x13800
 8008f74:	4298      	cmp	r0, r3
 8008f76:	d104      	bne.n	8008f82 <HAL_TIMEx_MasterConfigSynchronization+0x5a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f78:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f7a:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f7e:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f80:	6084      	str	r4, [r0, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8008f82:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008f84:	2301      	movs	r3, #1
 8008f86:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8008f8a:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8008f8e:	bc70      	pop	{r4, r5, r6}
 8008f90:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008f92:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008f94:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008f98:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f9a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008f9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008fa2:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8008fa4:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fa6:	e7e7      	b.n	8008f78 <HAL_TIMEx_MasterConfigSynchronization+0x50>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008fa8:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008faa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008fae:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8008fb0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008fb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008fb8:	431d      	orrs	r5, r3
  htim->Instance->CR2 = tmpcr2;
 8008fba:	6045      	str	r5, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fbc:	e7dc      	b.n	8008f78 <HAL_TIMEx_MasterConfigSynchronization+0x50>
  __HAL_LOCK(htim);
 8008fbe:	2002      	movs	r0, #2
}
 8008fc0:	4770      	bx	lr
 8008fc2:	bf00      	nop
 8008fc4:	40012c00 	.word	0x40012c00
 8008fc8:	40000400 	.word	0x40000400

08008fcc <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008fcc:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	d045      	beq.n	8009060 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 8008fd4:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008fd6:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8008fda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fde:	4602      	mov	r2, r0
 8008fe0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008fe2:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008fe4:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008fe6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008fea:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008fec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008ff0:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008ff2:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008ff4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008ff8:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008ffa:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008ffc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009000:	6b08      	ldr	r0, [r1, #48]	@ 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009002:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009004:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009008:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800900a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800900c:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009010:	69c8      	ldr	r0, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009012:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009016:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800901a:	4c12      	ldr	r4, [pc, #72]	@ (8009064 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800901c:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800901e:	6810      	ldr	r0, [r2, #0]
 8009020:	42a0      	cmp	r0, r4
 8009022:	d00b      	beq.n	800903c <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 8009024:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8009028:	42a0      	cmp	r0, r4
 800902a:	d007      	beq.n	800903c <HAL_TIMEx_ConfigBreakDeadTime+0x70>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 800902c:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 800902e:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8009030:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8009034:	4608      	mov	r0, r1
}
 8009036:	f85d 4b04 	ldr.w	r4, [sp], #4
 800903a:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800903c:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 800903e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009042:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009046:	6a0c      	ldr	r4, [r1, #32]
 8009048:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800904c:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800904e:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009050:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009052:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009056:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009058:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800905c:	430b      	orrs	r3, r1
 800905e:	e7e5      	b.n	800902c <HAL_TIMEx_ConfigBreakDeadTime+0x60>
  __HAL_LOCK(htim);
 8009060:	2002      	movs	r0, #2
}
 8009062:	4770      	bx	lr
 8009064:	40012c00 	.word	0x40012c00

08009068 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8009068:	4603      	mov	r3, r0
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800906a:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800906e:	2801      	cmp	r0, #1
 8009070:	d047      	beq.n	8009102 <HAL_TIMEx_ConfigBreakInput+0x9a>

  switch (sBreakInputConfig->Source)
 8009072:	6810      	ldr	r0, [r2, #0]
 8009074:	3801      	subs	r0, #1
 8009076:	280f      	cmp	r0, #15
{
 8009078:	b4f0      	push	{r4, r5, r6, r7}
 800907a:	d815      	bhi.n	80090a8 <HAL_TIMEx_ConfigBreakInput+0x40>
 800907c:	4c22      	ldr	r4, [pc, #136]	@ (8009108 <HAL_TIMEx_ConfigBreakInput+0xa0>)
 800907e:	4e23      	ldr	r6, [pc, #140]	@ (800910c <HAL_TIMEx_ConfigBreakInput+0xa4>)
 8009080:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 8009084:	f856 c020 	ldr.w	ip, [r6, r0, lsl #2]
 8009088:	4c21      	ldr	r4, [pc, #132]	@ (8009110 <HAL_TIMEx_ConfigBreakInput+0xa8>)
 800908a:	4e22      	ldr	r6, [pc, #136]	@ (8009114 <HAL_TIMEx_ConfigBreakInput+0xac>)
 800908c:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8009090:	f856 7020 	ldr.w	r7, [r6, r0, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 8009094:	2901      	cmp	r1, #1
 8009096:	d00d      	beq.n	80090b4 <HAL_TIMEx_ConfigBreakInput+0x4c>
 8009098:	2902      	cmp	r1, #2
 800909a:	d01c      	beq.n	80090d6 <HAL_TIMEx_ConfigBreakInput+0x6e>
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 800909c:	2200      	movs	r2, #0
 800909e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  switch (BreakInput)
 80090a2:	2001      	movs	r0, #1

  return status;
}
 80090a4:	bcf0      	pop	{r4, r5, r6, r7}
 80090a6:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 80090a8:	2700      	movs	r7, #0
  switch (BreakInput)
 80090aa:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 80090ac:	46bc      	mov	ip, r7
 80090ae:	463c      	mov	r4, r7
 80090b0:	463d      	mov	r5, r7
  switch (BreakInput)
 80090b2:	d1f1      	bne.n	8009098 <HAL_TIMEx_ConfigBreakInput+0x30>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80090b4:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF1;
 80090b6:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80090b8:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80090ba:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF1;
 80090bc:	6e37      	ldr	r7, [r6, #96]	@ 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80090be:	fa01 f10c 	lsl.w	r1, r1, ip
 80090c2:	ea81 0207 	eor.w	r2, r1, r7
 80090c6:	402a      	ands	r2, r5
 80090c8:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80090ca:	ea80 0102 	eor.w	r1, r0, r2
 80090ce:	4021      	ands	r1, r4
 80090d0:	404a      	eors	r2, r1
      htim->Instance->AF1 = tmporx;
 80090d2:	6632      	str	r2, [r6, #96]	@ 0x60
      break;
 80090d4:	e00f      	b.n	80090f6 <HAL_TIMEx_ConfigBreakInput+0x8e>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80090d6:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF2;
 80090d8:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80090da:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80090dc:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF2;
 80090de:	6e77      	ldr	r7, [r6, #100]	@ 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80090e0:	fa01 f10c 	lsl.w	r1, r1, ip
 80090e4:	ea81 0207 	eor.w	r2, r1, r7
 80090e8:	402a      	ands	r2, r5
 80090ea:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80090ec:	ea80 0102 	eor.w	r1, r0, r2
 80090f0:	4021      	ands	r1, r4
 80090f2:	404a      	eors	r2, r1
      htim->Instance->AF2 = tmporx;
 80090f4:	6672      	str	r2, [r6, #100]	@ 0x64
  __HAL_UNLOCK(htim);
 80090f6:	2200      	movs	r2, #0
 80090f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80090fc:	2000      	movs	r0, #0
}
 80090fe:	bcf0      	pop	{r4, r5, r6, r7}
 8009100:	4770      	bx	lr
  __HAL_LOCK(htim);
 8009102:	2002      	movs	r0, #2
}
 8009104:	4770      	bx	lr
 8009106:	bf00      	nop
 8009108:	0800ce14 	.word	0x0800ce14
 800910c:	0800cd94 	.word	0x0800cd94
 8009110:	0800cdd4 	.word	0x0800cdd4
 8009114:	0800cd54 	.word	0x0800cd54

08009118 <HAL_UART_DeInit>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009118:	b1d8      	cbz	r0, 8009152 <HAL_UART_DeInit+0x3a>
{
 800911a:	b538      	push	{r3, r4, r5, lr}
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800911c:	2224      	movs	r2, #36	@ 0x24

  __HAL_UART_DISABLE(huart);
 800911e:	6803      	ldr	r3, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009120:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8009124:	681a      	ldr	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8009126:	2500      	movs	r5, #0
 8009128:	4604      	mov	r4, r0
  __HAL_UART_DISABLE(huart);
 800912a:	f022 0201 	bic.w	r2, r2, #1
 800912e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR1 = 0x0U;
 8009130:	601d      	str	r5, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8009132:	605d      	str	r5, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8009134:	609d      	str	r5, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8009136:	f7fc fc6d 	bl	8005a14 <HAL_UART_MspDeInit>
  huart->gState = HAL_UART_STATE_RESET;
  huart->RxState = HAL_UART_STATE_RESET;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);
 800913a:	f884 5084 	strb.w	r5, [r4, #132]	@ 0x84
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800913e:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90

  return HAL_OK;
 8009142:	4628      	mov	r0, r5
  huart->gState = HAL_UART_STATE_RESET;
 8009144:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 8009148:	f8c4 508c 	str.w	r5, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800914c:	66e5      	str	r5, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800914e:	6725      	str	r5, [r4, #112]	@ 0x70
}
 8009150:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009152:	2001      	movs	r0, #1
}
 8009154:	4770      	bx	lr
 8009156:	bf00      	nop

08009158 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800915c:	4604      	mov	r4, r0
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800915e:	f8d0 0088 	ldr.w	r0, [r0, #136]	@ 0x88
 8009162:	2820      	cmp	r0, #32
 8009164:	d15e      	bne.n	8009224 <HAL_UART_Transmit+0xcc>
  {
    if ((pData == NULL) || (Size == 0U))
 8009166:	460d      	mov	r5, r1
 8009168:	b109      	cbz	r1, 800916e <HAL_UART_Transmit+0x16>
 800916a:	4616      	mov	r6, r2
 800916c:	b912      	cbnz	r2, 8009174 <HAL_UART_Transmit+0x1c>
    {
      return  HAL_ERROR;
 800916e:	2001      	movs	r0, #1
  }
  else
  {
    return HAL_BUSY;
  }
}
 8009170:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009174:	461f      	mov	r7, r3
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009176:	f04f 0800 	mov.w	r8, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800917a:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800917c:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009180:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    tickstart = HAL_GetTick();
 8009184:	f7fc fdf0 	bl	8005d68 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009188:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 800918a:	f8a4 6054 	strh.w	r6, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800918e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    tickstart = HAL_GetTick();
 8009192:	4681      	mov	r9, r0
    huart->TxXferCount = Size;
 8009194:	f8a4 6056 	strh.w	r6, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009198:	d047      	beq.n	800922a <HAL_UART_Transmit+0xd2>
    while (huart->TxXferCount > 0U)
 800919a:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800919e:	6822      	ldr	r2, [r4, #0]
    while (huart->TxXferCount > 0U)
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d04d      	beq.n	8009242 <HAL_UART_Transmit+0xea>
 80091a6:	1c7b      	adds	r3, r7, #1
 80091a8:	d12a      	bne.n	8009200 <HAL_UART_Transmit+0xa8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091aa:	69d3      	ldr	r3, [r2, #28]
 80091ac:	061f      	lsls	r7, r3, #24
 80091ae:	d5fc      	bpl.n	80091aa <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 80091b0:	2d00      	cmp	r5, #0
 80091b2:	d032      	beq.n	800921a <HAL_UART_Transmit+0xc2>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80091b4:	f815 3b01 	ldrb.w	r3, [r5], #1
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80091b8:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80091ba:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80091be:	3b01      	subs	r3, #1
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80091c6:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80091ca:	b29b      	uxth	r3, r3
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d1ec      	bne.n	80091aa <HAL_UART_Transmit+0x52>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091d0:	69d3      	ldr	r3, [r2, #28]
 80091d2:	0659      	lsls	r1, r3, #25
 80091d4:	d5fc      	bpl.n	80091d0 <HAL_UART_Transmit+0x78>
    huart->gState = HAL_UART_STATE_READY;
 80091d6:	2320      	movs	r3, #32
 80091d8:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 80091dc:	2000      	movs	r0, #0
}
 80091de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (pdata8bits == NULL)
 80091e2:	2d00      	cmp	r5, #0
 80091e4:	d040      	beq.n	8009268 <HAL_UART_Transmit+0x110>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80091e6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80091ea:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80091ec:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80091f0:	3b01      	subs	r3, #1
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80091f8:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80091fc:	b29b      	uxth	r3, r3
 80091fe:	b313      	cbz	r3, 8009246 <HAL_UART_Transmit+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009200:	69d3      	ldr	r3, [r2, #28]
 8009202:	061e      	lsls	r6, r3, #24
 8009204:	d4ed      	bmi.n	80091e2 <HAL_UART_Transmit+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009206:	f7fc fdaf 	bl	8005d68 <HAL_GetTick>
 800920a:	eba0 0309 	sub.w	r3, r0, r9
 800920e:	429f      	cmp	r7, r3
 8009210:	d311      	bcc.n	8009236 <HAL_UART_Transmit+0xde>
 8009212:	b187      	cbz	r7, 8009236 <HAL_UART_Transmit+0xde>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009214:	6822      	ldr	r2, [r4, #0]
 8009216:	6813      	ldr	r3, [r2, #0]
 8009218:	e7f2      	b.n	8009200 <HAL_UART_Transmit+0xa8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800921a:	f838 3b02 	ldrh.w	r3, [r8], #2
 800921e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009222:	e7c9      	b.n	80091b8 <HAL_UART_Transmit+0x60>
    return HAL_BUSY;
 8009224:	2002      	movs	r0, #2
}
 8009226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800922a:	6923      	ldr	r3, [r4, #16]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d1b4      	bne.n	800919a <HAL_UART_Transmit+0x42>
      pdata16bits = (const uint16_t *) pData;
 8009230:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8009232:	461d      	mov	r5, r3
 8009234:	e7b1      	b.n	800919a <HAL_UART_Transmit+0x42>
        huart->gState = HAL_UART_STATE_READY;
 8009236:	2320      	movs	r3, #32
 8009238:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 800923c:	2003      	movs	r0, #3
}
 800923e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009242:	1c78      	adds	r0, r7, #1
 8009244:	d0c4      	beq.n	80091d0 <HAL_UART_Transmit+0x78>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009246:	69d3      	ldr	r3, [r2, #28]
 8009248:	065b      	lsls	r3, r3, #25
 800924a:	d4c4      	bmi.n	80091d6 <HAL_UART_Transmit+0x7e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800924c:	f7fc fd8c 	bl	8005d68 <HAL_GetTick>
 8009250:	eba0 0309 	sub.w	r3, r0, r9
 8009254:	429f      	cmp	r7, r3
 8009256:	d3ee      	bcc.n	8009236 <HAL_UART_Transmit+0xde>
 8009258:	2f00      	cmp	r7, #0
 800925a:	d0ec      	beq.n	8009236 <HAL_UART_Transmit+0xde>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800925c:	6822      	ldr	r2, [r4, #0]
 800925e:	6813      	ldr	r3, [r2, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009260:	69d3      	ldr	r3, [r2, #28]
 8009262:	065b      	lsls	r3, r3, #25
 8009264:	d5f2      	bpl.n	800924c <HAL_UART_Transmit+0xf4>
 8009266:	e7b6      	b.n	80091d6 <HAL_UART_Transmit+0x7e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009268:	f838 3b02 	ldrh.w	r3, [r8], #2
 800926c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009270:	e7bb      	b.n	80091ea <HAL_UART_Transmit+0x92>
 8009272:	bf00      	nop

08009274 <UART_SetConfig>:
{
 8009274:	b570      	push	{r4, r5, r6, lr}
 8009276:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009278:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800927a:	6882      	ldr	r2, [r0, #8]
 800927c:	6900      	ldr	r0, [r0, #16]
 800927e:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009280:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009282:	4302      	orrs	r2, r0
 8009284:	430a      	orrs	r2, r1
 8009286:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009288:	498e      	ldr	r1, [pc, #568]	@ (80094c4 <UART_SetConfig+0x250>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800928a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800928c:	4029      	ands	r1, r5
 800928e:	430a      	orrs	r2, r1
 8009290:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009292:	685a      	ldr	r2, [r3, #4]
 8009294:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009296:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009298:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800929c:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800929e:	498a      	ldr	r1, [pc, #552]	@ (80094c8 <UART_SetConfig+0x254>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092a0:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80092a2:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80092a4:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80092a6:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80092a8:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 80092ac:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80092b0:	f000 80b0 	beq.w	8009414 <UART_SetConfig+0x1a0>
    tmpreg |= huart->Init.OneBitSampling;
 80092b4:	6a26      	ldr	r6, [r4, #32]
 80092b6:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80092b8:	430a      	orrs	r2, r1
 80092ba:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80092bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092be:	f022 020f 	bic.w	r2, r2, #15
 80092c2:	432a      	orrs	r2, r5
 80092c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092c6:	4a81      	ldr	r2, [pc, #516]	@ (80094cc <UART_SetConfig+0x258>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d035      	beq.n	8009338 <UART_SetConfig+0xc4>
 80092cc:	4a80      	ldr	r2, [pc, #512]	@ (80094d0 <UART_SetConfig+0x25c>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d00d      	beq.n	80092ee <UART_SetConfig+0x7a>
 80092d2:	4a80      	ldr	r2, [pc, #512]	@ (80094d4 <UART_SetConfig+0x260>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d055      	beq.n	8009384 <UART_SetConfig+0x110>
 80092d8:	4a7f      	ldr	r2, [pc, #508]	@ (80094d8 <UART_SetConfig+0x264>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d040      	beq.n	8009360 <UART_SetConfig+0xec>
        ret = HAL_ERROR;
 80092de:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80092e0:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 80092e2:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->TxISR = NULL;
 80092e6:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 80092ea:	66a2      	str	r2, [r4, #104]	@ 0x68
}
 80092ec:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092ee:	4b7b      	ldr	r3, [pc, #492]	@ (80094dc <UART_SetConfig+0x268>)
 80092f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092f4:	f003 030c 	and.w	r3, r3, #12
 80092f8:	2b0c      	cmp	r3, #12
 80092fa:	d8f0      	bhi.n	80092de <UART_SetConfig+0x6a>
 80092fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009304 <UART_SetConfig+0x90>)
 80092fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009302:	bf00      	nop
 8009304:	08009409 	.word	0x08009409
 8009308:	080092df 	.word	0x080092df
 800930c:	080092df 	.word	0x080092df
 8009310:	080092df 	.word	0x080092df
 8009314:	08009377 	.word	0x08009377
 8009318:	080092df 	.word	0x080092df
 800931c:	080092df 	.word	0x080092df
 8009320:	080092df 	.word	0x080092df
 8009324:	080093cb 	.word	0x080093cb
 8009328:	080092df 	.word	0x080092df
 800932c:	080092df 	.word	0x080092df
 8009330:	080092df 	.word	0x080092df
 8009334:	08009399 	.word	0x08009399
 8009338:	4b68      	ldr	r3, [pc, #416]	@ (80094dc <UART_SetConfig+0x268>)
 800933a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800933e:	f003 0303 	and.w	r3, r3, #3
 8009342:	2b02      	cmp	r3, #2
 8009344:	d041      	beq.n	80093ca <UART_SetConfig+0x156>
 8009346:	2b03      	cmp	r3, #3
 8009348:	d026      	beq.n	8009398 <UART_SetConfig+0x124>
 800934a:	2b01      	cmp	r3, #1
 800934c:	d013      	beq.n	8009376 <UART_SetConfig+0x102>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800934e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8009352:	f000 80ac 	beq.w	80094ae <UART_SetConfig+0x23a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8009356:	f7ff fa1b 	bl	8008790 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800935a:	b3a0      	cbz	r0, 80093c6 <UART_SetConfig+0x152>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800935c:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800935e:	e020      	b.n	80093a2 <UART_SetConfig+0x12e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009360:	4b5e      	ldr	r3, [pc, #376]	@ (80094dc <UART_SetConfig+0x268>)
 8009362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009366:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800936a:	2b80      	cmp	r3, #128	@ 0x80
 800936c:	d02d      	beq.n	80093ca <UART_SetConfig+0x156>
 800936e:	f200 808e 	bhi.w	800948e <UART_SetConfig+0x21a>
 8009372:	2b00      	cmp	r3, #0
 8009374:	d048      	beq.n	8009408 <UART_SetConfig+0x194>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009376:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800937a:	f000 809e 	beq.w	80094ba <UART_SetConfig+0x246>
        pclk = HAL_RCC_GetSysClockFreq();
 800937e:	f7ff f8b3 	bl	80084e8 <HAL_RCC_GetSysClockFreq>
        break;
 8009382:	e7ea      	b.n	800935a <UART_SetConfig+0xe6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009384:	4b55      	ldr	r3, [pc, #340]	@ (80094dc <UART_SetConfig+0x268>)
 8009386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800938a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800938e:	2b20      	cmp	r3, #32
 8009390:	d01b      	beq.n	80093ca <UART_SetConfig+0x156>
 8009392:	d9ee      	bls.n	8009372 <UART_SetConfig+0xfe>
 8009394:	2b30      	cmp	r3, #48	@ 0x30
 8009396:	d1a2      	bne.n	80092de <UART_SetConfig+0x6a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009398:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800939c:	d019      	beq.n	80093d2 <UART_SetConfig+0x15e>
        pclk = (uint32_t) LSE_VALUE;
 800939e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093a2:	6863      	ldr	r3, [r4, #4]
 80093a4:	4a4e      	ldr	r2, [pc, #312]	@ (80094e0 <UART_SetConfig+0x26c>)
 80093a6:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
 80093aa:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093ae:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093b2:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80093b6:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093ba:	f1a0 0310 	sub.w	r3, r0, #16
 80093be:	4293      	cmp	r3, r2
 80093c0:	d88d      	bhi.n	80092de <UART_SetConfig+0x6a>
          huart->Instance->BRR = usartdiv;
 80093c2:	6823      	ldr	r3, [r4, #0]
 80093c4:	60d8      	str	r0, [r3, #12]
        pclk = (uint32_t) HSI_VALUE;
 80093c6:	2000      	movs	r0, #0
 80093c8:	e78a      	b.n	80092e0 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80093ca:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 80093ce:	4845      	ldr	r0, [pc, #276]	@ (80094e4 <UART_SetConfig+0x270>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80093d0:	d1e7      	bne.n	80093a2 <UART_SetConfig+0x12e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093d2:	6862      	ldr	r2, [r4, #4]
 80093d4:	4b42      	ldr	r3, [pc, #264]	@ (80094e0 <UART_SetConfig+0x26c>)
 80093d6:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 80093da:	fbb0 f0f1 	udiv	r0, r0, r1
 80093de:	0853      	lsrs	r3, r2, #1
 80093e0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093e4:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093e8:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093ec:	f1a3 0210 	sub.w	r2, r3, #16
 80093f0:	428a      	cmp	r2, r1
 80093f2:	f63f af74 	bhi.w	80092de <UART_SetConfig+0x6a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80093f6:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 80093fa:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80093fc:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80093fe:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8009402:	4313      	orrs	r3, r2
 8009404:	60cb      	str	r3, [r1, #12]
 8009406:	e7de      	b.n	80093c6 <UART_SetConfig+0x152>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009408:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800940c:	d049      	beq.n	80094a2 <UART_SetConfig+0x22e>
        pclk = HAL_RCC_GetPCLK1Freq();
 800940e:	f7ff f9ad 	bl	800876c <HAL_RCC_GetPCLK1Freq>
        break;
 8009412:	e7a2      	b.n	800935a <UART_SetConfig+0xe6>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009414:	4311      	orrs	r1, r2
 8009416:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800941a:	4930      	ldr	r1, [pc, #192]	@ (80094dc <UART_SetConfig+0x268>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800941c:	f022 020f 	bic.w	r2, r2, #15
 8009420:	432a      	orrs	r2, r5
 8009422:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009424:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8009428:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800942c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009430:	d046      	beq.n	80094c0 <UART_SetConfig+0x24c>
 8009432:	d82f      	bhi.n	8009494 <UART_SetConfig+0x220>
 8009434:	2b00      	cmp	r3, #0
 8009436:	d03d      	beq.n	80094b4 <UART_SetConfig+0x240>
        pclk = HAL_RCC_GetSysClockFreq();
 8009438:	f7ff f856 	bl	80084e8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800943c:	2800      	cmp	r0, #0
 800943e:	d0c2      	beq.n	80093c6 <UART_SetConfig+0x152>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009440:	6a65      	ldr	r5, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009442:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009444:	4b26      	ldr	r3, [pc, #152]	@ (80094e0 <UART_SetConfig+0x26c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009446:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800944a:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
 800944e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009452:	4299      	cmp	r1, r3
 8009454:	f63f af43 	bhi.w	80092de <UART_SetConfig+0x6a>
 8009458:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 800945c:	f63f af3f 	bhi.w	80092de <UART_SetConfig+0x6a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009460:	2300      	movs	r3, #0
 8009462:	4619      	mov	r1, r3
 8009464:	f7f7 f970 	bl	8000748 <__aeabi_uldivmod>
 8009468:	0872      	lsrs	r2, r6, #1
 800946a:	0203      	lsls	r3, r0, #8
 800946c:	0209      	lsls	r1, r1, #8
 800946e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8009472:	1898      	adds	r0, r3, r2
 8009474:	f141 0100 	adc.w	r1, r1, #0
 8009478:	4632      	mov	r2, r6
 800947a:	2300      	movs	r3, #0
 800947c:	f7f7 f964 	bl	8000748 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009480:	4b19      	ldr	r3, [pc, #100]	@ (80094e8 <UART_SetConfig+0x274>)
 8009482:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8009486:	429a      	cmp	r2, r3
 8009488:	f63f af29 	bhi.w	80092de <UART_SetConfig+0x6a>
 800948c:	e799      	b.n	80093c2 <UART_SetConfig+0x14e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800948e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009490:	d082      	beq.n	8009398 <UART_SetConfig+0x124>
 8009492:	e724      	b.n	80092de <UART_SetConfig+0x6a>
 8009494:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009498:	f47f af21 	bne.w	80092de <UART_SetConfig+0x6a>
        pclk = (uint32_t) LSE_VALUE;
 800949c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80094a0:	e7cf      	b.n	8009442 <UART_SetConfig+0x1ce>
        pclk = HAL_RCC_GetPCLK1Freq();
 80094a2:	f7ff f963 	bl	800876c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80094a6:	2800      	cmp	r0, #0
 80094a8:	d08d      	beq.n	80093c6 <UART_SetConfig+0x152>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094aa:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80094ac:	e791      	b.n	80093d2 <UART_SetConfig+0x15e>
        pclk = HAL_RCC_GetPCLK2Freq();
 80094ae:	f7ff f96f 	bl	8008790 <HAL_RCC_GetPCLK2Freq>
        break;
 80094b2:	e7f8      	b.n	80094a6 <UART_SetConfig+0x232>
        pclk = HAL_RCC_GetPCLK1Freq();
 80094b4:	f7ff f95a 	bl	800876c <HAL_RCC_GetPCLK1Freq>
        break;
 80094b8:	e7c0      	b.n	800943c <UART_SetConfig+0x1c8>
        pclk = HAL_RCC_GetSysClockFreq();
 80094ba:	f7ff f815 	bl	80084e8 <HAL_RCC_GetSysClockFreq>
        break;
 80094be:	e7f2      	b.n	80094a6 <UART_SetConfig+0x232>
        pclk = (uint32_t) HSI_VALUE;
 80094c0:	4808      	ldr	r0, [pc, #32]	@ (80094e4 <UART_SetConfig+0x270>)
 80094c2:	e7be      	b.n	8009442 <UART_SetConfig+0x1ce>
 80094c4:	cfff69f3 	.word	0xcfff69f3
 80094c8:	40008000 	.word	0x40008000
 80094cc:	40013800 	.word	0x40013800
 80094d0:	40004400 	.word	0x40004400
 80094d4:	40004800 	.word	0x40004800
 80094d8:	40004c00 	.word	0x40004c00
 80094dc:	40021000 	.word	0x40021000
 80094e0:	0800ce54 	.word	0x0800ce54
 80094e4:	00f42400 	.word	0x00f42400
 80094e8:	000ffcff 	.word	0x000ffcff

080094ec <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80094ec:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80094ee:	071a      	lsls	r2, r3, #28
{
 80094f0:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80094f2:	d506      	bpl.n	8009502 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80094f4:	6801      	ldr	r1, [r0, #0]
 80094f6:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80094f8:	684a      	ldr	r2, [r1, #4]
 80094fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80094fe:	4322      	orrs	r2, r4
 8009500:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009502:	07dc      	lsls	r4, r3, #31
 8009504:	d506      	bpl.n	8009514 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009506:	6801      	ldr	r1, [r0, #0]
 8009508:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800950a:	684a      	ldr	r2, [r1, #4]
 800950c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009510:	4322      	orrs	r2, r4
 8009512:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009514:	0799      	lsls	r1, r3, #30
 8009516:	d506      	bpl.n	8009526 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009518:	6801      	ldr	r1, [r0, #0]
 800951a:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800951c:	684a      	ldr	r2, [r1, #4]
 800951e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009522:	4322      	orrs	r2, r4
 8009524:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009526:	075a      	lsls	r2, r3, #29
 8009528:	d506      	bpl.n	8009538 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800952a:	6801      	ldr	r1, [r0, #0]
 800952c:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800952e:	684a      	ldr	r2, [r1, #4]
 8009530:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009534:	4322      	orrs	r2, r4
 8009536:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009538:	06dc      	lsls	r4, r3, #27
 800953a:	d506      	bpl.n	800954a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800953c:	6801      	ldr	r1, [r0, #0]
 800953e:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8009540:	688a      	ldr	r2, [r1, #8]
 8009542:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009546:	4322      	orrs	r2, r4
 8009548:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800954a:	0699      	lsls	r1, r3, #26
 800954c:	d506      	bpl.n	800955c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800954e:	6801      	ldr	r1, [r0, #0]
 8009550:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8009552:	688a      	ldr	r2, [r1, #8]
 8009554:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009558:	4322      	orrs	r2, r4
 800955a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800955c:	065a      	lsls	r2, r3, #25
 800955e:	d509      	bpl.n	8009574 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009560:	6801      	ldr	r1, [r0, #0]
 8009562:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8009564:	684a      	ldr	r2, [r1, #4]
 8009566:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800956a:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800956c:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009570:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009572:	d00b      	beq.n	800958c <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009574:	061b      	lsls	r3, r3, #24
 8009576:	d506      	bpl.n	8009586 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009578:	6802      	ldr	r2, [r0, #0]
 800957a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800957c:	6853      	ldr	r3, [r2, #4]
 800957e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8009582:	430b      	orrs	r3, r1
 8009584:	6053      	str	r3, [r2, #4]
}
 8009586:	f85d 4b04 	ldr.w	r4, [sp], #4
 800958a:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800958c:	684a      	ldr	r2, [r1, #4]
 800958e:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8009590:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8009594:	4322      	orrs	r2, r4
 8009596:	604a      	str	r2, [r1, #4]
 8009598:	e7ec      	b.n	8009574 <UART_AdvFeatureConfig+0x88>
 800959a:	bf00      	nop

0800959c <UART_CheckIdleState>:
{
 800959c:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800959e:	2300      	movs	r3, #0
{
 80095a0:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095a2:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 80095a6:	f7fc fbdf 	bl	8005d68 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80095aa:	6822      	ldr	r2, [r4, #0]
 80095ac:	6813      	ldr	r3, [r2, #0]
 80095ae:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 80095b0:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80095b2:	d40f      	bmi.n	80095d4 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80095b4:	6813      	ldr	r3, [r2, #0]
 80095b6:	0759      	lsls	r1, r3, #29
 80095b8:	d431      	bmi.n	800961e <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095ba:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80095bc:	2220      	movs	r2, #32
 80095be:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  return HAL_OK;
 80095c2:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 80095c4:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095c8:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80095ca:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 80095cc:	2300      	movs	r3, #0
 80095ce:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 80095d2:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095d4:	69d3      	ldr	r3, [r2, #28]
 80095d6:	0298      	lsls	r0, r3, #10
 80095d8:	d4ec      	bmi.n	80095b4 <UART_CheckIdleState+0x18>
 80095da:	e00c      	b.n	80095f6 <UART_CheckIdleState+0x5a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80095dc:	6819      	ldr	r1, [r3, #0]
 80095de:	0749      	lsls	r1, r1, #29
 80095e0:	461a      	mov	r2, r3
 80095e2:	d505      	bpl.n	80095f0 <UART_CheckIdleState+0x54>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80095e4:	69d9      	ldr	r1, [r3, #28]
 80095e6:	0708      	lsls	r0, r1, #28
 80095e8:	d44a      	bmi.n	8009680 <UART_CheckIdleState+0xe4>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80095ea:	69d9      	ldr	r1, [r3, #28]
 80095ec:	0509      	lsls	r1, r1, #20
 80095ee:	d475      	bmi.n	80096dc <UART_CheckIdleState+0x140>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095f0:	69db      	ldr	r3, [r3, #28]
 80095f2:	0298      	lsls	r0, r3, #10
 80095f4:	d4de      	bmi.n	80095b4 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095f6:	f7fc fbb7 	bl	8005d68 <HAL_GetTick>
 80095fa:	1b43      	subs	r3, r0, r5
 80095fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009600:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009602:	d3eb      	bcc.n	80095dc <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009604:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009608:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800960c:	e843 2100 	strex	r1, r2, [r3]
 8009610:	2900      	cmp	r1, #0
 8009612:	d1f7      	bne.n	8009604 <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 8009614:	2320      	movs	r3, #32
 8009616:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 800961a:	2003      	movs	r0, #3
 800961c:	e7d6      	b.n	80095cc <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800961e:	69d3      	ldr	r3, [r2, #28]
 8009620:	025b      	lsls	r3, r3, #9
 8009622:	d4ca      	bmi.n	80095ba <UART_CheckIdleState+0x1e>
 8009624:	e00d      	b.n	8009642 <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009626:	681a      	ldr	r2, [r3, #0]
 8009628:	0750      	lsls	r0, r2, #29
 800962a:	d507      	bpl.n	800963c <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800962c:	69da      	ldr	r2, [r3, #28]
 800962e:	0711      	lsls	r1, r2, #28
 8009630:	f100 8082 	bmi.w	8009738 <UART_CheckIdleState+0x19c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009634:	69da      	ldr	r2, [r3, #28]
 8009636:	0512      	lsls	r2, r2, #20
 8009638:	f100 80ac 	bmi.w	8009794 <UART_CheckIdleState+0x1f8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800963c:	69db      	ldr	r3, [r3, #28]
 800963e:	025b      	lsls	r3, r3, #9
 8009640:	d4bb      	bmi.n	80095ba <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009642:	f7fc fb91 	bl	8005d68 <HAL_GetTick>
 8009646:	1b43      	subs	r3, r0, r5
 8009648:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800964c:	6823      	ldr	r3, [r4, #0]
 800964e:	d3ea      	bcc.n	8009626 <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009650:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009654:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009658:	e843 2100 	strex	r1, r2, [r3]
 800965c:	2900      	cmp	r1, #0
 800965e:	d1f7      	bne.n	8009650 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009660:	f103 0208 	add.w	r2, r3, #8
 8009664:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009668:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800966c:	f103 0008 	add.w	r0, r3, #8
 8009670:	e840 2100 	strex	r1, r2, [r0]
 8009674:	2900      	cmp	r1, #0
 8009676:	d1f3      	bne.n	8009660 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 8009678:	2320      	movs	r3, #32
 800967a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 800967e:	e7cc      	b.n	800961a <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009680:	2208      	movs	r2, #8
 8009682:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009684:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009688:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968c:	e843 2100 	strex	r1, r2, [r3]
 8009690:	2900      	cmp	r1, #0
 8009692:	d1f7      	bne.n	8009684 <UART_CheckIdleState+0xe8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009694:	4856      	ldr	r0, [pc, #344]	@ (80097f0 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009696:	f103 0208 	add.w	r2, r3, #8
 800969a:	e852 2f00 	ldrex	r2, [r2]
 800969e:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a0:	f103 0508 	add.w	r5, r3, #8
 80096a4:	e845 2100 	strex	r1, r2, [r5]
 80096a8:	2900      	cmp	r1, #0
 80096aa:	d1f4      	bne.n	8009696 <UART_CheckIdleState+0xfa>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096ac:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80096ae:	2a01      	cmp	r2, #1
 80096b0:	d00b      	beq.n	80096ca <UART_CheckIdleState+0x12e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096b2:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80096b4:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80096b6:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 80096b8:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80096bc:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096be:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 80096c0:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80096c4:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 80096c8:	e79c      	b.n	8009604 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ca:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096ce:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d2:	e843 2100 	strex	r1, r2, [r3]
 80096d6:	2900      	cmp	r1, #0
 80096d8:	d1f7      	bne.n	80096ca <UART_CheckIdleState+0x12e>
 80096da:	e7ea      	b.n	80096b2 <UART_CheckIdleState+0x116>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80096dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80096e0:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096e2:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80096e6:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ea:	e843 2100 	strex	r1, r2, [r3]
 80096ee:	2900      	cmp	r1, #0
 80096f0:	d1f7      	bne.n	80096e2 <UART_CheckIdleState+0x146>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80096f2:	483f      	ldr	r0, [pc, #252]	@ (80097f0 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f4:	f103 0208 	add.w	r2, r3, #8
 80096f8:	e852 2f00 	ldrex	r2, [r2]
 80096fc:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096fe:	f103 0508 	add.w	r5, r3, #8
 8009702:	e845 2100 	strex	r1, r2, [r5]
 8009706:	2900      	cmp	r1, #0
 8009708:	d1f4      	bne.n	80096f4 <UART_CheckIdleState+0x158>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800970a:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 800970c:	2a01      	cmp	r2, #1
 800970e:	d00a      	beq.n	8009726 <UART_CheckIdleState+0x18a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009710:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8009712:	2120      	movs	r1, #32
 8009714:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8009718:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800971a:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 800971c:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009720:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8009724:	e76e      	b.n	8009604 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009726:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800972a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800972e:	e843 2100 	strex	r1, r2, [r3]
 8009732:	2900      	cmp	r1, #0
 8009734:	d1f7      	bne.n	8009726 <UART_CheckIdleState+0x18a>
 8009736:	e7eb      	b.n	8009710 <UART_CheckIdleState+0x174>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009738:	2208      	movs	r2, #8
 800973a:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800973c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009740:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009744:	e843 2100 	strex	r1, r2, [r3]
 8009748:	2900      	cmp	r1, #0
 800974a:	d1f7      	bne.n	800973c <UART_CheckIdleState+0x1a0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800974c:	4828      	ldr	r0, [pc, #160]	@ (80097f0 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800974e:	f103 0208 	add.w	r2, r3, #8
 8009752:	e852 2f00 	ldrex	r2, [r2]
 8009756:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009758:	f103 0508 	add.w	r5, r3, #8
 800975c:	e845 2100 	strex	r1, r2, [r5]
 8009760:	2900      	cmp	r1, #0
 8009762:	d1f4      	bne.n	800974e <UART_CheckIdleState+0x1b2>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009764:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8009766:	2a01      	cmp	r2, #1
 8009768:	d00b      	beq.n	8009782 <UART_CheckIdleState+0x1e6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800976a:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800976c:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800976e:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8009770:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8009774:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009776:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8009778:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800977c:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8009780:	e766      	b.n	8009650 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009782:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009786:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800978a:	e843 2100 	strex	r1, r2, [r3]
 800978e:	2900      	cmp	r1, #0
 8009790:	d1f7      	bne.n	8009782 <UART_CheckIdleState+0x1e6>
 8009792:	e7ea      	b.n	800976a <UART_CheckIdleState+0x1ce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009794:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009798:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800979a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800979e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a2:	e843 2100 	strex	r1, r2, [r3]
 80097a6:	2900      	cmp	r1, #0
 80097a8:	d1f7      	bne.n	800979a <UART_CheckIdleState+0x1fe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80097aa:	4811      	ldr	r0, [pc, #68]	@ (80097f0 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ac:	f103 0208 	add.w	r2, r3, #8
 80097b0:	e852 2f00 	ldrex	r2, [r2]
 80097b4:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b6:	f103 0508 	add.w	r5, r3, #8
 80097ba:	e845 2100 	strex	r1, r2, [r5]
 80097be:	2900      	cmp	r1, #0
 80097c0:	d1f4      	bne.n	80097ac <UART_CheckIdleState+0x210>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097c2:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80097c4:	2a01      	cmp	r2, #1
 80097c6:	d00a      	beq.n	80097de <UART_CheckIdleState+0x242>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097c8:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80097ca:	2120      	movs	r1, #32
 80097cc:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 80097d0:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097d2:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 80097d4:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80097d8:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 80097dc:	e738      	b.n	8009650 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097de:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097e2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097e6:	e843 2100 	strex	r1, r2, [r3]
 80097ea:	2900      	cmp	r1, #0
 80097ec:	d1f7      	bne.n	80097de <UART_CheckIdleState+0x242>
 80097ee:	e7eb      	b.n	80097c8 <UART_CheckIdleState+0x22c>
 80097f0:	effffffe 	.word	0xeffffffe

080097f4 <HAL_UART_Init>:
  if (huart == NULL)
 80097f4:	b380      	cbz	r0, 8009858 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 80097f6:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 80097fa:	b510      	push	{r4, lr}
 80097fc:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80097fe:	b333      	cbz	r3, 800984e <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8009800:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009802:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 8009804:	2324      	movs	r3, #36	@ 0x24
 8009806:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800980a:	6813      	ldr	r3, [r2, #0]
 800980c:	f023 0301 	bic.w	r3, r3, #1
 8009810:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009812:	b9c1      	cbnz	r1, 8009846 <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009814:	4620      	mov	r0, r4
 8009816:	f7ff fd2d 	bl	8009274 <UART_SetConfig>
 800981a:	2801      	cmp	r0, #1
 800981c:	d011      	beq.n	8009842 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800981e:	6823      	ldr	r3, [r4, #0]
 8009820:	685a      	ldr	r2, [r3, #4]
 8009822:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009826:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009828:	689a      	ldr	r2, [r3, #8]
 800982a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800982e:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8009830:	681a      	ldr	r2, [r3, #0]
 8009832:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8009836:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8009838:	601a      	str	r2, [r3, #0]
}
 800983a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800983e:	f7ff bead 	b.w	800959c <UART_CheckIdleState>
}
 8009842:	2001      	movs	r0, #1
 8009844:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8009846:	4620      	mov	r0, r4
 8009848:	f7ff fe50 	bl	80094ec <UART_AdvFeatureConfig>
 800984c:	e7e2      	b.n	8009814 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 800984e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8009852:	f7fc f859 	bl	8005908 <HAL_UART_MspInit>
 8009856:	e7d3      	b.n	8009800 <HAL_UART_Init+0xc>
}
 8009858:	2001      	movs	r0, #1
 800985a:	4770      	bx	lr

0800985c <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800985c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8009860:	2b01      	cmp	r3, #1
 8009862:	d017      	beq.n	8009894 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009864:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009866:	2324      	movs	r3, #36	@ 0x24
{
 8009868:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800986a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800986e:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009870:	6814      	ldr	r4, [r2, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009872:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8009874:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009878:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 800987c:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800987e:	6643      	str	r3, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009880:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009882:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8009886:	2220      	movs	r2, #32
 8009888:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88

  return HAL_OK;
}
 800988c:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8009890:	4618      	mov	r0, r3
}
 8009892:	4770      	bx	lr
  __HAL_LOCK(huart);
 8009894:	2002      	movs	r0, #2
}
 8009896:	4770      	bx	lr

08009898 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009898:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 800989c:	2a01      	cmp	r2, #1
 800989e:	d037      	beq.n	8009910 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 80098a0:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098a2:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80098a4:	2024      	movs	r0, #36	@ 0x24
{
 80098a6:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80098a8:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098ac:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80098ae:	6810      	ldr	r0, [r2, #0]
 80098b0:	f020 0001 	bic.w	r0, r0, #1
 80098b4:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80098b6:	6890      	ldr	r0, [r2, #8]
 80098b8:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 80098bc:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80098be:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80098c0:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80098c2:	b310      	cbz	r0, 800990a <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80098c4:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80098c6:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 80098c8:	4d12      	ldr	r5, [pc, #72]	@ (8009914 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098ca:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80098ce:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098d2:	4911      	ldr	r1, [pc, #68]	@ (8009918 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 80098d4:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098d8:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 80098dc:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 80098e0:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098e4:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098e6:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098e8:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098ec:	fbb1 f1f5 	udiv	r1, r1, r5
 80098f0:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 80098f4:	2100      	movs	r1, #0
 80098f6:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 80098fa:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80098fc:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80098fe:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 8009902:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8009904:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 8009908:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800990a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800990c:	4608      	mov	r0, r1
 800990e:	e7ef      	b.n	80098f0 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8009910:	2002      	movs	r0, #2
}
 8009912:	4770      	bx	lr
 8009914:	0800ce6c 	.word	0x0800ce6c
 8009918:	0800ce74 	.word	0x0800ce74

0800991c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800991c:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8009920:	2a01      	cmp	r2, #1
 8009922:	d037      	beq.n	8009994 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 8009924:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009926:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009928:	2024      	movs	r0, #36	@ 0x24
{
 800992a:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800992c:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009930:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8009932:	6810      	ldr	r0, [r2, #0]
 8009934:	f020 0001 	bic.w	r0, r0, #1
 8009938:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800993a:	6890      	ldr	r0, [r2, #8]
 800993c:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 8009940:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009942:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009944:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009946:	b310      	cbz	r0, 800998e <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009948:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800994a:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 800994c:	4d12      	ldr	r5, [pc, #72]	@ (8009998 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800994e:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009952:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009956:	4911      	ldr	r1, [pc, #68]	@ (800999c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8009958:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800995c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009960:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8009964:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009968:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800996a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800996c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009970:	fbb1 f1f5 	udiv	r1, r1, r5
 8009974:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8009978:	2100      	movs	r1, #0
 800997a:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800997e:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009980:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8009982:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 8009986:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8009988:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 800998c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800998e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8009990:	4608      	mov	r0, r1
 8009992:	e7ef      	b.n	8009974 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8009994:	2002      	movs	r0, #2
}
 8009996:	4770      	bx	lr
 8009998:	0800ce6c 	.word	0x0800ce6c
 800999c:	0800ce74 	.word	0x0800ce74

080099a0 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 80099a0:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 80099a2:	8840      	ldrh	r0, [r0, #2]
 80099a4:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 80099a8:	0c00      	lsrs	r0, r0, #16
 80099aa:	4770      	bx	lr

080099ac <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 80099ac:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 80099ae:	8803      	ldrh	r3, [r0, #0]
 80099b0:	140d      	asrs	r5, r1, #16
 80099b2:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 80099b4:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 80099b8:	fb03 f303 	mul.w	r3, r3, r3
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 80099bc:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 80099c0:	428b      	cmp	r3, r1
{
 80099c2:	b084      	sub	sp, #16
    if (square_sum > square_limit)
 80099c4:	da0f      	bge.n	80099e6 <Circle_Limitation+0x3a>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 80099c6:	8846      	ldrh	r6, [r0, #2]
 80099c8:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 80099cc:	4282      	cmp	r2, r0
 80099ce:	dd13      	ble.n	80099f8 <Circle_Limitation+0x4c>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 80099d0:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 80099d2:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 80099d6:	bfb8      	it	lt
 80099d8:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 80099da:	f7f9 f861 	bl	8002aa0 <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 80099de:	2c00      	cmp	r4, #0
        {
          /* Nothing to do */
        }
      }
      local_vqd.q = (int16_t)new_q;
      local_vqd.d = (int16_t)new_d;
 80099e0:	b235      	sxth	r5, r6
        if (Vqd.q < 0)
 80099e2:	db0e      	blt.n	8009a02 <Circle_Limitation+0x56>
      local_vqd.q = (int16_t)new_q;
 80099e4:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (local_vqd);
 80099e6:	b2a4      	uxth	r4, r4
 80099e8:	2000      	movs	r0, #0
 80099ea:	f364 000f 	bfi	r0, r4, #0, #16
 80099ee:	b2ad      	uxth	r5, r5
 80099f0:	f365 401f 	bfi	r0, r5, #16, #16
}
 80099f4:	b004      	add	sp, #16
 80099f6:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 80099f8:	1a98      	subs	r0, r3, r2
 80099fa:	f7f9 f851 	bl	8002aa0 <MCM_Sqrt>
        if (Vqd.q < 0)
 80099fe:	2c00      	cmp	r4, #0
 8009a00:	daf0      	bge.n	80099e4 <Circle_Limitation+0x38>
          new_q = - new_q;
 8009a02:	4240      	negs	r0, r0
      local_vqd.q = (int16_t)new_q;
 8009a04:	b204      	sxth	r4, r0
      local_vqd.d = (int16_t)new_d;
 8009a06:	e7ee      	b.n	80099e6 <Circle_Limitation+0x3a>

08009a08 <MCPA_dataLog>:
  * @brief  Allocates and fills buffer with asynchronous data to be sent to controller
  *
  * @param  *pHandle Pointer to the MCPA Handle
  */
void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 8009a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8009a0a:	7fc3      	ldrb	r3, [r0, #31]
 8009a0c:	f890 2022 	ldrb.w	r2, [r0, #34]	@ 0x22
 8009a10:	429a      	cmp	r2, r3
{
 8009a12:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8009a14:	d002      	beq.n	8009a1c <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* Nothing to log just waiting next call to MCPA_datalog */
      pHandle->HFIndex++;
 8009a16:	3301      	adds	r3, #1
 8009a18:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8009a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 8009a1c:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 8009a22:	2d00      	cmp	r5, #0
 8009a24:	d02f      	beq.n	8009a86 <MCPA_dataLog+0x7e>
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8009a26:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8009a28:	8ba2      	ldrh	r2, [r4, #28]
 8009a2a:	42aa      	cmp	r2, r5
 8009a2c:	d31a      	bcc.n	8009a64 <MCPA_dataLog+0x5c>
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8009a2e:	f894 6024 	ldrb.w	r6, [r4, #36]	@ 0x24
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8009a32:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8009a34:	2e00      	cmp	r6, #0
 8009a36:	d07a      	beq.n	8009b2e <MCPA_dataLog+0x126>
 8009a38:	68a2      	ldr	r2, [r4, #8]
 8009a3a:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 8009a3e:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]) ; //cstat !MISRAC2012-Rule-11.5
 8009a40:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8009a44:	8800      	ldrh	r0, [r0, #0]
 8009a46:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8009a4a:	8b25      	ldrh	r5, [r4, #24]
 8009a4c:	3502      	adds	r5, #2
 8009a4e:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8009a50:	459c      	cmp	ip, r3
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8009a52:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8009a54:	d1f4      	bne.n	8009a40 <MCPA_dataLog+0x38>
        if (pHandle->MFRateBuff < 254U)
 8009a56:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8009a5a:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 8009a5c:	2bfd      	cmp	r3, #253	@ 0xfd
 8009a5e:	d96b      	bls.n	8009b38 <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8009a60:	4295      	cmp	r5, r2
 8009a62:	d9da      	bls.n	8009a1a <MCPA_dataLog+0x12>
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 8009a64:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
 8009a68:	2bfe      	cmp	r3, #254	@ 0xfe
 8009a6a:	d04a      	beq.n	8009b02 <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8009a6c:	f894 302a 	ldrb.w	r3, [r4, #42]	@ 0x2a
 8009a70:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer,
 8009a72:	8b22      	ldrh	r2, [r4, #24]
 8009a74:	6820      	ldr	r0, [r4, #0]
 8009a76:	3202      	adds	r2, #2
 8009a78:	2309      	movs	r3, #9
 8009a7a:	6845      	ldr	r5, [r0, #4]
 8009a7c:	b292      	uxth	r2, r2
 8009a7e:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 8009a80:	2300      	movs	r3, #0
 8009a82:	8323      	strh	r3, [r4, #24]
}
 8009a84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 8009a86:	4601      	mov	r1, r0
 8009a88:	2209      	movs	r2, #9
 8009a8a:	f851 0b14 	ldr.w	r0, [r1], #20
 8009a8e:	6803      	ldr	r3, [r0, #0]
 8009a90:	4798      	blx	r3
 8009a92:	b390      	cbz	r0, 8009afa <MCPA_dataLog+0xf2>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8009a94:	4b3a      	ldr	r3, [pc, #232]	@ (8009b80 <MCPA_dataLog+0x178>)
          logValue = (uint32_t *)pHandle->currentBuffer; //cstat !MISRAC2012-Rule-11.3
 8009a96:	6961      	ldr	r1, [r4, #20]
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 8009a9c:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 8009aa0:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer */
 8009aa4:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 8009aa8:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 8009aaa:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 8009aac:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 8009aae:	d101      	bne.n	8009ab4 <MCPA_dataLog+0xac>
 8009ab0:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8009ab2:	e7b9      	b.n	8009a28 <MCPA_dataLog+0x20>
            pHandle->MFNumBuff           = pHandle->MFNum;
 8009ab4:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            pHandle->HFNumBuff           = pHandle->HFNum;
 8009ab8:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
            pHandle->MFRateBuff          = pHandle->MFRate;
 8009abc:	f894 1025 	ldrb.w	r1, [r4, #37]	@ 0x25
            pHandle->HFRateBuff          = pHandle->HFRate;
 8009ac0:	f894 5021 	ldrb.w	r5, [r4, #33]	@ 0x21
            pHandle->HFNumBuff           = pHandle->HFNum;
 8009ac4:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
            pHandle->MFNumBuff           = pHandle->MFNum;
 8009ac8:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
                         ((uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum) * 4U); /* We store pointer here,
 8009acc:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8009ace:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff            = pHandle->Mark;
 8009ad0:	f884 002a 	strb.w	r0, [r4, #42]	@ 0x2a
            pHandle->MFRateBuff          = pHandle->MFRate;
 8009ad4:	f884 1026 	strb.w	r1, [r4, #38]	@ 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8009ad8:	83a3      	strh	r3, [r4, #28]
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8009ada:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
 8009ade:	0092      	lsls	r2, r2, #2
            pHandle->HFRateBuff          = pHandle->HFRate;
 8009ae0:	f884 5022 	strb.w	r5, [r4, #34]	@ 0x22
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8009ae4:	f002 f844 	bl	800bb70 <memcpy>
                         (uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum); /* 1 size byte per ID */
 8009ae8:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 8009aec:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
 8009af0:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8009af4:	441a      	add	r2, r3
 8009af6:	f002 f83b 	bl	800bb70 <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8009afa:	8b25      	ldrh	r5, [r4, #24]
 8009afc:	2d00      	cmp	r5, #0
 8009afe:	d192      	bne.n	8009a26 <MCPA_dataLog+0x1e>
}
 8009b00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009b02:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8009b06:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 8009b0a:	4418      	add	r0, r3
 8009b0c:	4283      	cmp	r3, r0
 8009b0e:	daad      	bge.n	8009a6c <MCPA_dataLog+0x64>
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009b10:	68a7      	ldr	r7, [r4, #8]
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8009b12:	6926      	ldr	r6, [r4, #16]
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009b14:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8009b18:	6812      	ldr	r2, [r2, #0]
 8009b1a:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009b1c:	1c5a      	adds	r2, r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8009b1e:	5cf3      	ldrb	r3, [r6, r3]
 8009b20:	442b      	add	r3, r5
 8009b22:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009b24:	b2d3      	uxtb	r3, r2
 8009b26:	4283      	cmp	r3, r0
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8009b28:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009b2a:	dbf3      	blt.n	8009b14 <MCPA_dataLog+0x10c>
 8009b2c:	e79e      	b.n	8009a6c <MCPA_dataLog+0x64>
        if (pHandle->MFRateBuff < 254U)
 8009b2e:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
 8009b32:	2bfd      	cmp	r3, #253	@ 0xfd
 8009b34:	f63f af71 	bhi.w	8009a1a <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 8009b38:	f894 0020 	ldrb.w	r0, [r4, #32]
 8009b3c:	4298      	cmp	r0, r3
 8009b3e:	d005      	beq.n	8009b4c <MCPA_dataLog+0x144>
            pHandle->MFIndex ++;
 8009b40:	3001      	adds	r0, #1
 8009b42:	f884 0020 	strb.w	r0, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8009b46:	42aa      	cmp	r2, r5
 8009b48:	d390      	bcc.n	8009a6c <MCPA_dataLog+0x64>
}
 8009b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009b4c:	f894 7028 	ldrb.w	r7, [r4, #40]	@ 0x28
 8009b50:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 8009b52:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009b54:	42be      	cmp	r6, r7
            pHandle->MFIndex = 0U;
 8009b56:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009b5a:	daf4      	bge.n	8009b46 <MCPA_dataLog+0x13e>
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009b5c:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009b60:	f8d4 c010 	ldr.w	ip, [r4, #16]
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009b64:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009b6c:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009b70:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009b72:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009b74:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009b76:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009b78:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009b7a:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009b7c:	dbf2      	blt.n	8009b64 <MCPA_dataLog+0x15c>
 8009b7e:	e76f      	b.n	8009a60 <MCPA_dataLog+0x58>
 8009b80:	20001c20 	.word	0x20001c20

08009b84 <MCPA_flushDataLog>:
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->bufferIndex > 0U)
 8009b84:	8b03      	ldrh	r3, [r0, #24]
 8009b86:	b19b      	cbz	r3, 8009bb0 <MCPA_flushDataLog+0x2c>
{
 8009b88:	b570      	push	{r4, r5, r6, lr}
    {  /* If buffer is allocated, we must send it */
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 8009b8a:	f890 2026 	ldrb.w	r2, [r0, #38]	@ 0x26
                                          proper decoding */
      {
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
        {
         logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8009b8e:	6941      	ldr	r1, [r0, #20]
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 8009b90:	2afe      	cmp	r2, #254	@ 0xfe
 8009b92:	4604      	mov	r4, r0
 8009b94:	d00d      	beq.n	8009bb2 <MCPA_flushDataLog+0x2e>
      else
      {
        /* Nothing to do */
      }
      logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
      *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8009b96:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8009b9a:	52ca      	strh	r2, [r1, r3]
                                          the MARK */
      pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8009b9c:	8b22      	ldrh	r2, [r4, #24]
 8009b9e:	6820      	ldr	r0, [r4, #0]
 8009ba0:	3202      	adds	r2, #2
 8009ba2:	2309      	movs	r3, #9
 8009ba4:	6845      	ldr	r5, [r0, #4]
 8009ba6:	b292      	uxth	r2, r2
 8009ba8:	47a8      	blx	r5
                                             pHandle->bufferIndex + 2U, MCTL_ASYNC);
      pHandle->bufferIndex = 0U;
 8009baa:	2300      	movs	r3, #0
 8009bac:	8323      	strh	r3, [r4, #24]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8009bae:	bd70      	pop	{r4, r5, r6, pc}
 8009bb0:	4770      	bx	lr
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009bb2:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 8009bb6:	f890 c028 	ldrb.w	ip, [r0, #40]	@ 0x28
 8009bba:	4494      	add	ip, r2
 8009bbc:	4562      	cmp	r2, ip
 8009bbe:	daea      	bge.n	8009b96 <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009bc0:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009bc2:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009bc4:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 8009bc8:	6800      	ldr	r0, [r0, #0]
 8009bca:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009bcc:	5ca8      	ldrb	r0, [r5, r2]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009bce:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009bd0:	4403      	add	r3, r0
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009bd2:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009bd4:	b29b      	uxth	r3, r3
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009bd6:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009bd8:	8323      	strh	r3, [r4, #24]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009bda:	dbf3      	blt.n	8009bc4 <MCPA_flushDataLog+0x40>
 8009bdc:	e7db      	b.n	8009b96 <MCPA_flushDataLog+0x12>
 8009bde:	bf00      	nop

08009be0 <MCPA_cfgLog>:
  *
  * @param  *pHandle Pointer to the MCPA Handle
  * @param  *cfgdata Configuration of the Async communication
  */
uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8009be0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t i;
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
    uint16_t newID, buffSize;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8009be4:	880f      	ldrh	r7, [r1, #0]
{
 8009be6:	4604      	mov	r4, r0

    if (buffSize == 0U)
 8009be8:	2f00      	cmp	r7, #0
 8009bea:	d046      	beq.n	8009c7a <MCPA_cfgLog+0x9a>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload)
 8009bec:	6803      	ldr	r3, [r0, #0]
 8009bee:	89db      	ldrh	r3, [r3, #14]
 8009bf0:	42bb      	cmp	r3, r7
 8009bf2:	d33f      	bcc.n	8009c74 <MCPA_cfgLog+0x94>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8009bf4:	788b      	ldrb	r3, [r1, #2]
 8009bf6:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 8009bfa:	f891 8003 	ldrb.w	r8, [r1, #3]
 8009bfe:	f880 8023 	strb.w	r8, [r0, #35]	@ 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8009c02:	790b      	ldrb	r3, [r1, #4]
 8009c04:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8009c08:	794b      	ldrb	r3, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */

      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8009c0a:	7f82      	ldrb	r2, [r0, #30]
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8009c0c:	f880 3027 	strb.w	r3, [r0, #39]	@ 0x27
      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8009c10:	4443      	add	r3, r8
 8009c12:	4293      	cmp	r3, r2
 8009c14:	dc57      	bgt.n	8009cc6 <MCPA_cfgLog+0xe6>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */
 8009c16:	1d8e      	adds	r6, r1, #6
      {
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d057      	beq.n	8009ccc <MCPA_cfgLog+0xec>
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8009c1c:	f04f 0800 	mov.w	r8, #0
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009c20:	4645      	mov	r5, r8
 8009c22:	e011      	b.n	8009c48 <MCPA_cfgLog+0x68>
        {
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
          /* HF Data are fixed to 2 bytes */
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 8009c24:	68e3      	ldr	r3, [r4, #12]
 8009c26:	5558      	strb	r0, [r3, r5]
          pCfgData++; /* Point to the next UID */
          pCfgData++;
          logSize = logSize+pHandle->dataSizeTable[i];
 8009c28:	68e2      	ldr	r2, [r4, #12]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009c2a:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8009c2e:	f894 1027 	ldrb.w	r1, [r4, #39]	@ 0x27
          logSize = logSize+pHandle->dataSizeTable[i];
 8009c32:	5d52      	ldrb	r2, [r2, r5]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009c34:	f105 0c01 	add.w	ip, r5, #1
 8009c38:	fa5f f58c 	uxtb.w	r5, ip
 8009c3c:	440b      	add	r3, r1
          logSize = logSize+pHandle->dataSizeTable[i];
 8009c3e:	4442      	add	r2, r8
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009c40:	429d      	cmp	r5, r3
          logSize = logSize+pHandle->dataSizeTable[i];
 8009c42:	fa1f f882 	uxth.w	r8, r2
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009c46:	da11      	bge.n	8009c6c <MCPA_cfgLog+0x8c>
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8009c48:	f836 9b02 	ldrh.w	r9, [r6], #2
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
 8009c4c:	6861      	ldr	r1, [r4, #4]
 8009c4e:	4648      	mov	r0, r9
 8009c50:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8009c54:	f7fa ffb4 	bl	8004bc0 <RI_GetPtrReg>
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 8009c58:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8009c5c:	42ab      	cmp	r3, r5
 8009c5e:	f04f 0002 	mov.w	r0, #2
 8009c62:	d8df      	bhi.n	8009c24 <MCPA_cfgLog+0x44>
 8009c64:	4648      	mov	r0, r9
 8009c66:	f7fa ff9f 	bl	8004ba8 <RI_GetIDSize>
 8009c6a:	e7db      	b.n	8009c24 <MCPA_cfgLog+0x44>
        }

        /* Smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp */
        if (buffSize < (logSize + 2U + 4U))
 8009c6c:	f108 0206 	add.w	r2, r8, #6
 8009c70:	4297      	cmp	r7, r2
 8009c72:	d210      	bcs.n	8009c96 <MCPA_cfgLog+0xb6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 8009c74:	2009      	movs	r0, #9
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return (result);
}
 8009c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0U)
 8009c7a:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0U;
 8009c7c:	f880 7029 	strb.w	r7, [r0, #41]	@ 0x29
  if (pHandle->bufferIndex > 0U)
 8009c80:	b9ab      	cbnz	r3, 8009cae <MCPA_cfgLog+0xce>
  pHandle->bufferIndex = 0U;
 8009c82:	2300      	movs	r3, #0
 8009c84:	8323      	strh	r3, [r4, #24]
  pHandle->MarkBuff    = 0U;
 8009c86:	f884 302a 	strb.w	r3, [r4, #42]	@ 0x2a
  pHandle->HFIndex     = 0U;
 8009c8a:	77e3      	strb	r3, [r4, #31]
  pHandle->HFRateBuff  = 0U; /* We do not want to miss any sample at the restart */
 8009c8c:	f884 3022 	strb.w	r3, [r4, #34]	@ 0x22
  uint8_t result = MCP_CMD_OK;
 8009c90:	2000      	movs	r0, #0
}
 8009c92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          pHandle->bufferTxTrigger = buffSize-logSize - 2U; /* 2 is required to add the last Mark byte and NUL
 8009c96:	3f02      	subs	r7, #2
 8009c98:	eba7 0708 	sub.w	r7, r7, r8
 8009c9c:	8367      	strh	r7, [r4, #26]
          pHandle->Mark = *((uint8_t *)pCfgData);
 8009c9e:	7833      	ldrb	r3, [r6, #0]
 8009ca0:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
          if (0U == pHandle->Mark)
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d1f3      	bne.n	8009c90 <MCPA_cfgLog+0xb0>
  if (pHandle->bufferIndex > 0U)
 8009ca8:	8b23      	ldrh	r3, [r4, #24]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d0e9      	beq.n	8009c82 <MCPA_cfgLog+0xa2>
    logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8009cae:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8009cb0:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8009cb4:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8009cb6:	8b22      	ldrh	r2, [r4, #24]
 8009cb8:	6820      	ldr	r0, [r4, #0]
 8009cba:	3202      	adds	r2, #2
 8009cbc:	6845      	ldr	r5, [r0, #4]
 8009cbe:	b292      	uxth	r2, r2
 8009cc0:	2309      	movs	r3, #9
 8009cc2:	47a8      	blx	r5
 8009cc4:	e7dd      	b.n	8009c82 <MCPA_cfgLog+0xa2>
        result = MCP_ERROR_BAD_RAW_FORMAT;
 8009cc6:	200a      	movs	r0, #10
}
 8009cc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009ccc:	2206      	movs	r2, #6
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8009cce:	4698      	mov	r8, r3
 8009cd0:	e7ce      	b.n	8009c70 <MCPA_cfgLog+0x90>
 8009cd2:	bf00      	nop

08009cd4 <NTC_SetFaultState>:
    hFault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->hSensitivity > 0 )
 8009cd4:	f9b0 1010 	ldrsh.w	r1, [r0, #16]
    {
      if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8009cd8:	8843      	ldrh	r3, [r0, #2]
 8009cda:	8982      	ldrh	r2, [r0, #12]
    if (pHandle->hSensitivity > 0 )
 8009cdc:	2900      	cmp	r1, #0
 8009cde:	dd08      	ble.n	8009cf2 <NTC_SetFaultState+0x1e>
      if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d804      	bhi.n	8009cee <NTC_SetFaultState+0x1a>
      {
        hFault = MC_OVER_TEMP;
      }
      else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8009ce4:	89c2      	ldrh	r2, [r0, #14]
 8009ce6:	429a      	cmp	r2, r3
 8009ce8:	d908      	bls.n	8009cfc <NTC_SetFaultState+0x28>
      {
        hFault = MC_NO_ERROR;
 8009cea:	2000      	movs	r0, #0
 8009cec:	4770      	bx	lr
    }
    else
    {
      if (pHandle->hAvTemp_d < pHandle->hOverTempThreshold)
      {
        hFault = MC_OVER_TEMP;
 8009cee:	2008      	movs	r0, #8
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (hFault);
}
 8009cf0:	4770      	bx	lr
      if (pHandle->hAvTemp_d < pHandle->hOverTempThreshold)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d3fb      	bcc.n	8009cee <NTC_SetFaultState+0x1a>
      else if (pHandle->hAvTemp_d > pHandle->hOverTempDeactThreshold)
 8009cf6:	89c2      	ldrh	r2, [r0, #14]
 8009cf8:	429a      	cmp	r2, r3
 8009cfa:	d3f6      	bcc.n	8009cea <NTC_SetFaultState+0x16>
        hFault = pHandle->hFaultState;
 8009cfc:	8900      	ldrh	r0, [r0, #8]
 8009cfe:	4770      	bx	lr

08009d00 <NTC_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8009d00:	7803      	ldrb	r3, [r0, #0]
 8009d02:	b94b      	cbnz	r3, 8009d18 <NTC_Init+0x18>
    /* nothing to do */
  }
  else
  {
#endif
    if (pHandle->hSensitivity > 0 ) 
 8009d04:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	bfcc      	ite	gt
 8009d0c:	2300      	movgt	r3, #0
 8009d0e:	2301      	movle	r3, #1
 8009d10:	425b      	negs	r3, r3
 8009d12:	b29b      	uxth	r3, r3
    {
      pHandle->hAvTemp_d = 0U;
    }
    else
    {
      pHandle->hAvTemp_d = 0xFFFFU;
 8009d14:	8043      	strh	r3, [r0, #2]
}
 8009d16:	4770      	bx	lr
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8009d18:	8883      	ldrh	r3, [r0, #4]
      pHandle->hAvTemp_d = 0xFFFFU;
 8009d1a:	8043      	strh	r3, [r0, #2]
      pHandle->hFaultState = MC_NO_ERROR;
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	8102      	strh	r2, [r0, #8]
}
 8009d20:	4770      	bx	lr
 8009d22:	bf00      	nop

08009d24 <NTC_CalcAvTemp>:
  * @param pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  * @retval Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp(NTC_Handle_t *pHandle, uint16_t rawValue)
{
 8009d24:	b510      	push	{r4, lr}
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8009d26:	7803      	ldrb	r3, [r0, #0]
{
 8009d28:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8009d2a:	b983      	cbnz	r3, 8009d4e <NTC_CalcAvTemp+0x2a>
    {
      uint16_t hAux;
      hAux = rawValue;

      if (0xFFFFU == hAux)
 8009d2c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009d30:	4299      	cmp	r1, r3
 8009d32:	d007      	beq.n	8009d44 <NTC_CalcAvTemp+0x20>
        /* Nothing to do */
      }
      else
      {
        uint32_t wtemp;
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8009d34:	8943      	ldrh	r3, [r0, #10]
        wtemp *= ((uint32_t)pHandle->hAvTemp_d);
 8009d36:	8842      	ldrh	r2, [r0, #2]
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8009d38:	1e58      	subs	r0, r3, #1
        wtemp += hAux;
 8009d3a:	fb00 1102 	mla	r1, r0, r2, r1
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);
 8009d3e:	fbb1 f1f3 	udiv	r1, r1, r3

        pHandle->hAvTemp_d = (uint16_t)wtemp;
 8009d42:	8061      	strh	r1, [r4, #2]
      }

      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8009d44:	4620      	mov	r0, r4
 8009d46:	f7ff ffc5 	bl	8009cd4 <NTC_SetFaultState>
 8009d4a:	8120      	strh	r0, [r4, #8]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8009d4c:	bd10      	pop	{r4, pc}
 8009d4e:	2000      	movs	r0, #0
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8009d50:	8120      	strh	r0, [r4, #8]
}
 8009d52:	bd10      	pop	{r4, pc}

08009d54 <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8009d54:	7803      	ldrb	r3, [r0, #0]
 8009d56:	b95b      	cbnz	r3, 8009d70 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8009d58:	8842      	ldrh	r2, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 8009d5a:	6941      	ldr	r1, [r0, #20]
      wTemp *= pHandle->hSensitivity;
 8009d5c:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8009d60:	8b00      	ldrh	r0, [r0, #24]
      wTemp -= ((int32_t)pHandle->wV0);
 8009d62:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 8009d64:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8009d68:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8009d6c:	b200      	sxth	r0, r0
 8009d6e:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8009d70:	88c0      	ldrh	r0, [r0, #6]
}
 8009d72:	b200      	sxth	r0, r0
 8009d74:	4770      	bx	lr
 8009d76:	bf00      	nop

08009d78 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8009d78:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8009d7a:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8009d7c:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8009d7e:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8009d80:	8442      	strh	r2, [r0, #34]	@ 0x22
    pHandle->wIntegralTerm = 0;
 8009d82:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8009d84:	6283      	str	r3, [r0, #40]	@ 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009d86:	4770      	bx	lr

08009d88 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8009d88:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009d8a:	4770      	bx	lr

08009d8c <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8009d8c:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009d8e:	4770      	bx	lr

08009d90 <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 8009d90:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8009d94:	4770      	bx	lr
 8009d96:	bf00      	nop

08009d98 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 8009d98:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8009d9c:	4770      	bx	lr
 8009d9e:	bf00      	nop

08009da0 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8009da0:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8009da2:	4770      	bx	lr

08009da4 <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 8009da4:	8b80      	ldrh	r0, [r0, #28]
 8009da6:	4770      	bx	lr

08009da8 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8009da8:	2301      	movs	r3, #1
 8009daa:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8009dac:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8009dae:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009db0:	4770      	bx	lr
 8009db2:	bf00      	nop

08009db4 <PID_GetKIDivisor>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisor);
#else
  return (pHandle->hKiDivisor);
#endif
}
 8009db4:	8b40      	ldrh	r0, [r0, #26]
 8009db6:	4770      	bx	lr

08009db8 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 8009db8:	8bc0      	ldrh	r0, [r0, #30]
 8009dba:	4770      	bx	lr

08009dbc <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 8009dbc:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009dbe:	4770      	bx	lr

08009dc0 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 8009dc0:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009dc2:	4770      	bx	lr

08009dc4 <PID_SetKIDivisorPOW2>:
{
 8009dc4:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8009dc6:	2301      	movs	r3, #1
{
 8009dc8:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8009dca:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8009dcc:	f647 71ff 	movw	r1, #32767	@ 0x7fff
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8009dd0:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 8009dd2:	8343      	strh	r3, [r0, #26]
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8009dd4:	40a1      	lsls	r1, r4
{
 8009dd6:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8009dd8:	f7ff fff2 	bl	8009dc0 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8009ddc:	4902      	ldr	r1, [pc, #8]	@ (8009de8 <PID_SetKIDivisorPOW2+0x24>)
 8009dde:	4628      	mov	r0, r5
 8009de0:	40a1      	lsls	r1, r4
 8009de2:	f7ff ffeb 	bl	8009dbc <PID_SetLowerIntegralTermLimit>
}
 8009de6:	bd38      	pop	{r3, r4, r5, pc}
 8009de8:	ffff8001 	.word	0xffff8001

08009dec <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8009dec:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009dee:	4770      	bx	lr

08009df0 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8009df0:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 8009df4:	4770      	bx	lr
 8009df6:	bf00      	nop

08009df8 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8009df8:	8cc0      	ldrh	r0, [r0, #38]	@ 0x26
 8009dfa:	4770      	bx	lr

08009dfc <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8009e00:	84c1      	strh	r1, [r0, #38]	@ 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8009e02:	8483      	strh	r3, [r0, #36]	@ 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009e04:	4770      	bx	lr
 8009e06:	bf00      	nop

08009e08 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8009e08:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	b530      	push	{r4, r5, lr}

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8009e10:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8009e14:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8009e18:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8009e1c:	fb01 f202 	mul.w	r2, r1, r2
    if (0 == pHandle->hKiGain)
 8009e20:	b17c      	cbz	r4, 8009e42 <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8009e22:	fb04 f101 	mul.w	r1, r4, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8009e26:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
      if (wIntegral_sum_temp < 0)
 8009e2a:	eb15 0e01 	adds.w	lr, r5, r1
 8009e2e:	d41d      	bmi.n	8009e6c <PI_Controller+0x64>
            wIntegral_sum_temp = -INT32_MAX;
 8009e30:	420d      	tst	r5, r1
 8009e32:	4914      	ldr	r1, [pc, #80]	@ (8009e84 <PI_Controller+0x7c>)
 8009e34:	bf48      	it	mi
 8009e36:	468e      	movmi	lr, r1
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8009e38:	45a6      	cmp	lr, r4
 8009e3a:	dc02      	bgt.n	8009e42 <PI_Controller+0x3a>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8009e3c:	691c      	ldr	r4, [r3, #16]
 8009e3e:	4574      	cmp	r4, lr
 8009e40:	dd1d      	ble.n	8009e7e <PI_Controller+0x76>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8009e42:	8b99      	ldrh	r1, [r3, #28]
 8009e44:	410a      	asrs	r2, r1
 8009e46:	8bd9      	ldrh	r1, [r3, #30]
 8009e48:	fa44 f101 	asr.w	r1, r4, r1
 8009e4c:	440a      	add	r2, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8009e4e:	4290      	cmp	r0, r2
 8009e50:	da03      	bge.n	8009e5a <PI_Controller+0x52>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8009e52:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8009e54:	4414      	add	r4, r2
 8009e56:	609c      	str	r4, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8009e58:	bd30      	pop	{r4, r5, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8009e5a:	4594      	cmp	ip, r2
      wDischarge = hLowerOutputLimit - wOutput_32;
 8009e5c:	bfc5      	ittet	gt
 8009e5e:	ebac 0202 	subgt.w	r2, ip, r2
    pHandle->wIntegralTerm += wDischarge;
 8009e62:	18a4      	addgt	r4, r4, r2
    returnValue = (int16_t)wOutput_32;
 8009e64:	b210      	sxthle	r0, r2
      wOutput_32 = hLowerOutputLimit;
 8009e66:	4660      	movgt	r0, ip
    pHandle->wIntegralTerm += wDischarge;
 8009e68:	609c      	str	r4, [r3, #8]
}
 8009e6a:	bd30      	pop	{r4, r5, pc}
        if (pHandle->wIntegralTerm > 0)
 8009e6c:	2d00      	cmp	r5, #0
 8009e6e:	dde3      	ble.n	8009e38 <PI_Controller+0x30>
          if (wIntegral_Term > 0)
 8009e70:	2900      	cmp	r1, #0
 8009e72:	dde1      	ble.n	8009e38 <PI_Controller+0x30>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8009e74:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009e78:	428c      	cmp	r4, r1
 8009e7a:	d1e2      	bne.n	8009e42 <PI_Controller+0x3a>
            wIntegral_sum_temp = INT32_MAX;
 8009e7c:	46a6      	mov	lr, r4
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8009e7e:	4674      	mov	r4, lr
 8009e80:	e7df      	b.n	8009e42 <PI_Controller+0x3a>
 8009e82:	bf00      	nop
 8009e84:	80000001 	.word	0x80000001

08009e88 <PQD_CalcElMotorPower>:
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 8009e88:	6882      	ldr	r2, [r0, #8]
{
 8009e8a:	b500      	push	{lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8009e8c:	89d1      	ldrh	r1, [r2, #14]
 8009e8e:	f8b2 e018 	ldrh.w	lr, [r2, #24]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8009e92:	8993      	ldrh	r3, [r2, #12]
 8009e94:	f8b2 c016 	ldrh.w	ip, [r2, #22]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8009e98:	fb11 f20e 	smulbb	r2, r1, lr
    wAux /= 65536;
 8009e9c:	fb13 230c 	smlabb	r3, r3, ip, r2
 8009ea0:	2b00      	cmp	r3, #0

    /* pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4 */
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8009ea2:	f9b0 2000 	ldrsh.w	r2, [r0]
    wAux /= 65536;
 8009ea6:	bfbc      	itt	lt
 8009ea8:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
 8009eac:	33ff      	addlt	r3, #255	@ 0xff
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8009eae:	ebd2 4323 	rsbs	r3, r2, r3, asr #16
 8009eb2:	bf48      	it	mi
 8009eb4:	330f      	addmi	r3, #15
 8009eb6:	eb02 1223 	add.w	r2, r2, r3, asr #4
 8009eba:	8002      	strh	r2, [r0, #0]

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
}
 8009ebc:	f85d fb04 	ldr.w	pc, [sp], #4

08009ec0 <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float_t The average measured motor power expressed in Watts.
  */
__weak float_t PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 8009ec0:	b510      	push	{r4, lr}
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8009ec2:	f9b0 3000 	ldrsh.w	r3, [r0]
 8009ec6:	ee07 3a90 	vmov	s15, r3
{
 8009eca:	ed2d 8b02 	vpush	{d8}
 8009ece:	4604      	mov	r4, r0
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8009ed0:	68c0      	ldr	r0, [r0, #12]
 8009ed2:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8009ed6:	f7ff fd63 	bl	80099a0 <VBS_GetAvBusVoltage_V>
 8009eda:	edd4 7a01 	vldr	s15, [r4, #4]
 8009ede:	ee68 7a27 	vmul.f32	s15, s16, s15

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 8009ee2:	ecbd 8b02 	vpop	{d8}
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8009ee6:	ee00 0a10 	vmov	s0, r0
 8009eea:	eeb8 0a40 	vcvt.f32.u32	s0, s0
}
 8009eee:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009ef2:	bd10      	pop	{r4, pc}

08009ef4 <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009ef4:	6883      	ldr	r3, [r0, #8]
 8009ef6:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8009efa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
/*
  * @brief Initializes @p ADCx peripheral for current sensing.
  * 
  */
static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 8009efe:	b082      	sub	sp, #8
 8009f00:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009f02:	6883      	ldr	r3, [r0, #8]
 8009f04:	00d9      	lsls	r1, r3, #3
 8009f06:	d418      	bmi.n	8009f3a <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency  */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 8009f08:	4b26      	ldr	r3, [pc, #152]	@ (8009fa4 <R3_2_ADCxInit+0xb0>)
  MODIFY_REG(ADCx->CR,
 8009f0a:	6882      	ldr	r2, [r0, #8]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	4926      	ldr	r1, [pc, #152]	@ (8009fa8 <R3_2_ADCxInit+0xb4>)
 8009f10:	099b      	lsrs	r3, r3, #6
 8009f12:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 8009f16:	fba1 1303 	umull	r1, r3, r1, r3
 8009f1a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8009f1e:	099b      	lsrs	r3, r3, #6
 8009f20:	005b      	lsls	r3, r3, #1
 8009f22:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8009f26:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 8009f28:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8009f2a:	9b01      	ldr	r3, [sp, #4]
 8009f2c:	b12b      	cbz	r3, 8009f3a <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 8009f2e:	9b01      	ldr	r3, [sp, #4]
 8009f30:	3b01      	subs	r3, #1
 8009f32:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8009f34:	9b01      	ldr	r3, [sp, #4]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d1f9      	bne.n	8009f2e <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 8009f3a:	6883      	ldr	r3, [r0, #8]
 8009f3c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8009f40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009f44:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009f48:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8009f4a:	6883      	ldr	r3, [r0, #8]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	dbfc      	blt.n	8009f4a <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8009f50:	6803      	ldr	r3, [r0, #0]
 8009f52:	07da      	lsls	r2, r3, #31
 8009f54:	d408      	bmi.n	8009f68 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8009f56:	4a15      	ldr	r2, [pc, #84]	@ (8009fac <R3_2_ADCxInit+0xb8>)
 8009f58:	6883      	ldr	r3, [r0, #8]
 8009f5a:	4013      	ands	r3, r2
 8009f5c:	f043 0301 	orr.w	r3, r3, #1
 8009f60:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8009f62:	6803      	ldr	r3, [r0, #0]
 8009f64:	07db      	lsls	r3, r3, #31
 8009f66:	d5f7      	bpl.n	8009f58 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8009f68:	6883      	ldr	r3, [r0, #8]
 8009f6a:	4a10      	ldr	r2, [pc, #64]	@ (8009fac <R3_2_ADCxInit+0xb8>)
 8009f6c:	4013      	ands	r3, r2
 8009f6e:	f043 0308 	orr.w	r3, r3, #8
 8009f72:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8009f74:	6883      	ldr	r3, [r0, #8]
 8009f76:	4013      	ands	r3, r2
 8009f78:	f043 0320 	orr.w	r3, r3, #32
 8009f7c:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8009f7e:	68c3      	ldr	r3, [r0, #12]
 8009f80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f84:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009f88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009f8c:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8009f8e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8009f90:	f023 030f 	bic.w	r3, r3, #15
 8009f94:	6303      	str	r3, [r0, #48]	@ 0x30
  MODIFY_REG(ADCx->CR,
 8009f96:	6883      	ldr	r3, [r0, #8]
 8009f98:	4013      	ands	r3, r2
 8009f9a:	f043 0304 	orr.w	r3, r3, #4
 8009f9e:	6083      	str	r3, [r0, #8]

  /* Dummy conversion (ES0431 doc chap. 2.5.8 ADC channel 0 converted instead of the required ADC channel) 
     Note: Sequence length forced to zero in order to prevent ADC OverRun occurrence */
  LL_ADC_REG_SetSequencerLength(ADCx, 0U);
  LL_ADC_REG_StartConversion(ADCx);
}
 8009fa0:	b002      	add	sp, #8
 8009fa2:	4770      	bx	lr
 8009fa4:	200004f0 	.word	0x200004f0
 8009fa8:	053e2d63 	.word	0x053e2d63
 8009fac:	7fffffc0 	.word	0x7fffffc0

08009fb0 <R3_2_GetPhaseCurrents>:
#endif
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009fb0:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 8009fb4:	f890 207a 	ldrb.w	r2, [r0, #122]	@ 0x7a
{
 8009fb8:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009fba:	681c      	ldr	r4, [r3, #0]
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8009fbc:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8009fc0:	6b9d      	ldr	r5, [r3, #56]	@ 0x38
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8009fc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8009fc4:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8009fc8:	f8d3 6080 	ldr.w	r6, [r3, #128]	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009fcc:	6863      	ldr	r3, [r4, #4]
 8009fce:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009fd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009fd6:	6063      	str	r3, [r4, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 8009fd8:	2a05      	cmp	r2, #5
 8009fda:	f200 809d 	bhi.w	800a118 <R3_2_GetPhaseCurrents+0x168>
 8009fde:	e8df f002 	tbb	[pc, r2]
 8009fe2:	1d37      	.short	0x1d37
 8009fe4:	3703031d 	.word	0x3703031d
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8009fe8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 8009fec:	4a4e      	ldr	r2, [pc, #312]	@ (800a128 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8009fee:	1b5b      	subs	r3, r3, r5
        if (Aux < -INT16_MAX)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	db58      	blt.n	800a0a6 <R3_2_GetPhaseCurrents+0xf6>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 8009ff4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ff8:	f280 8087 	bge.w	800a10a <R3_2_GetPhaseCurrents+0x15a>
        {
          Iab->a = INT16_MAX;
        }
        else
        {
          Iab->a = (int16_t)Aux;
 8009ffc:	fa0f fc83 	sxth.w	ip, r3
        }

        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 800a000:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 800a004:	4d48      	ldr	r5, [pc, #288]	@ (800a128 <R3_2_GetPhaseCurrents+0x178>)
          Iab->a = -INT16_MAX;
 800a006:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 800a00a:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 800a00c:	42aa      	cmp	r2, r5
 800a00e:	da5b      	bge.n	800a0c8 <R3_2_GetPhaseCurrents+0x118>
        {
          Iab->b = -INT16_MAX;
 800a010:	804d      	strh	r5, [r1, #2]
        break;
    }

    pHandle->_Super.Ia = Iab->a;
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a012:	fa1f f38c 	uxth.w	r3, ip
 800a016:	f248 0201 	movw	r2, #32769	@ 0x8001
 800a01a:	e030      	b.n	800a07e <R3_2_GetPhaseCurrents+0xce>
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 800a01c:	f8d0 4088 	ldr.w	r4, [r0, #136]	@ 0x88
        if (Aux < -INT16_MAX)
 800a020:	4b41      	ldr	r3, [pc, #260]	@ (800a128 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 800a022:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 800a024:	429c      	cmp	r4, r3
 800a026:	db39      	blt.n	800a09c <R3_2_GetPhaseCurrents+0xec>
        else  if (Aux > INT16_MAX)
 800a028:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 800a02c:	da62      	bge.n	800a0f4 <R3_2_GetPhaseCurrents+0x144>
          Iab->a = (int16_t)Aux;
 800a02e:	fa0f fc84 	sxth.w	ip, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a032:	b2a3      	uxth	r3, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 800a034:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
          Iab->a = -INT16_MAX;
 800a038:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 800a03c:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 800a03e:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 800a040:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800a044:	db39      	blt.n	800a0ba <R3_2_GetPhaseCurrents+0x10a>
          Iab->b = INT16_MAX;
 800a046:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800a04a:	804a      	strh	r2, [r1, #2]
 800a04c:	4615      	mov	r5, r2
 800a04e:	e016      	b.n	800a07e <R3_2_GetPhaseCurrents+0xce>
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 800a050:	f8d0 408c 	ldr.w	r4, [r0, #140]	@ 0x8c
        if (Aux < -INT16_MAX)
 800a054:	4b34      	ldr	r3, [pc, #208]	@ (800a128 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 800a056:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 800a058:	429c      	cmp	r4, r3
 800a05a:	db1a      	blt.n	800a092 <R3_2_GetPhaseCurrents+0xe2>
        else  if (Aux > INT16_MAX)
 800a05c:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 800a060:	da3d      	bge.n	800a0de <R3_2_GetPhaseCurrents+0x12e>
          Iab->b = (int16_t)Aux;
 800a062:	b225      	sxth	r5, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a064:	b2a2      	uxth	r2, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 800a066:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
          Iab->b = -INT16_MAX;
 800a06a:	804d      	strh	r5, [r1, #2]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 800a06c:	1af3      	subs	r3, r6, r3
        Aux -= (int32_t)Iab->b;             /* Ia  */
 800a06e:	1b1b      	subs	r3, r3, r4
        if (Aux > INT16_MAX)
 800a070:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a074:	db19      	blt.n	800a0aa <R3_2_GetPhaseCurrents+0xfa>
          Iab->a = INT16_MAX;
 800a076:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800a07a:	800b      	strh	r3, [r1, #0]
 800a07c:	469c      	mov	ip, r3
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a07e:	4413      	add	r3, r2
 800a080:	425b      	negs	r3, r3
    pHandle->_Super.Ib = Iab->b;
 800a082:	f8a0 5064 	strh.w	r5, [r0, #100]	@ 0x64
    pHandle->_Super.Ia = Iab->a;
 800a086:	f8a0 c062 	strh.w	ip, [r0, #98]	@ 0x62
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800a08a:	bc70      	pop	{r4, r5, r6}
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a08c:	f8a0 3066 	strh.w	r3, [r0, #102]	@ 0x66
}
 800a090:	4770      	bx	lr
 800a092:	461c      	mov	r4, r3
 800a094:	f248 0201 	movw	r2, #32769	@ 0x8001
 800a098:	461d      	mov	r5, r3
 800a09a:	e7e4      	b.n	800a066 <R3_2_GetPhaseCurrents+0xb6>
 800a09c:	461c      	mov	r4, r3
 800a09e:	46a4      	mov	ip, r4
 800a0a0:	f248 0301 	movw	r3, #32769	@ 0x8001
 800a0a4:	e7c6      	b.n	800a034 <R3_2_GetPhaseCurrents+0x84>
 800a0a6:	4694      	mov	ip, r2
 800a0a8:	e7aa      	b.n	800a000 <R3_2_GetPhaseCurrents+0x50>
        else  if (Aux < -INT16_MAX)
 800a0aa:	4c1f      	ldr	r4, [pc, #124]	@ (800a128 <R3_2_GetPhaseCurrents+0x178>)
 800a0ac:	42a3      	cmp	r3, r4
 800a0ae:	da26      	bge.n	800a0fe <R3_2_GetPhaseCurrents+0x14e>
          Iab->a = -INT16_MAX;
 800a0b0:	800c      	strh	r4, [r1, #0]
 800a0b2:	f248 0301 	movw	r3, #32769	@ 0x8001
 800a0b6:	46a4      	mov	ip, r4
 800a0b8:	e7e1      	b.n	800a07e <R3_2_GetPhaseCurrents+0xce>
        else  if (Aux < -INT16_MAX)
 800a0ba:	4d1b      	ldr	r5, [pc, #108]	@ (800a128 <R3_2_GetPhaseCurrents+0x178>)
 800a0bc:	42aa      	cmp	r2, r5
 800a0be:	da27      	bge.n	800a110 <R3_2_GetPhaseCurrents+0x160>
          Iab->b = -INT16_MAX;
 800a0c0:	804d      	strh	r5, [r1, #2]
 800a0c2:	f248 0201 	movw	r2, #32769	@ 0x8001
 800a0c6:	e7da      	b.n	800a07e <R3_2_GetPhaseCurrents+0xce>
        else  if (Aux > INT16_MAX)
 800a0c8:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800a0cc:	db0c      	blt.n	800a0e8 <R3_2_GetPhaseCurrents+0x138>
          Iab->b = INT16_MAX;
 800a0ce:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	804b      	strh	r3, [r1, #2]
 800a0d6:	4615      	mov	r5, r2
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a0d8:	fa1f f38c 	uxth.w	r3, ip
 800a0dc:	e7cf      	b.n	800a07e <R3_2_GetPhaseCurrents+0xce>
 800a0de:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800a0e2:	4614      	mov	r4, r2
 800a0e4:	4615      	mov	r5, r2
 800a0e6:	e7be      	b.n	800a066 <R3_2_GetPhaseCurrents+0xb6>
          Iab->b = (int16_t)Aux;
 800a0e8:	b215      	sxth	r5, r2
 800a0ea:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a0ec:	fa1f f38c 	uxth.w	r3, ip
 800a0f0:	b292      	uxth	r2, r2
 800a0f2:	e7c4      	b.n	800a07e <R3_2_GetPhaseCurrents+0xce>
 800a0f4:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800a0f8:	461c      	mov	r4, r3
 800a0fa:	469c      	mov	ip, r3
 800a0fc:	e79a      	b.n	800a034 <R3_2_GetPhaseCurrents+0x84>
          Iab->a = (int16_t)Aux;
 800a0fe:	fa0f fc83 	sxth.w	ip, r3
 800a102:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a106:	b29b      	uxth	r3, r3
 800a108:	e7b9      	b.n	800a07e <R3_2_GetPhaseCurrents+0xce>
 800a10a:	f647 7cff 	movw	ip, #32767	@ 0x7fff
 800a10e:	e777      	b.n	800a000 <R3_2_GetPhaseCurrents+0x50>
          Iab->b = (int16_t)Aux;
 800a110:	b215      	sxth	r5, r2
 800a112:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a114:	b292      	uxth	r2, r2
 800a116:	e7b2      	b.n	800a07e <R3_2_GetPhaseCurrents+0xce>
    pHandle->_Super.Ia = Iab->a;
 800a118:	f9b1 c000 	ldrsh.w	ip, [r1]
    pHandle->_Super.Ib = Iab->b;
 800a11c:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a120:	880b      	ldrh	r3, [r1, #0]
 800a122:	884a      	ldrh	r2, [r1, #2]
 800a124:	e7ab      	b.n	800a07e <R3_2_GetPhaseCurrents+0xce>
 800a126:	bf00      	nop
 800a128:	ffff8001 	.word	0xffff8001

0800a12c <R3_2_SetADCSampPointPolarization>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval Return value of R3_1_WriteTIMRegisters.
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 800a12c:	b410      	push	{r4}
  *         set too late for being taken into account in the next PWM cycle.
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a12e:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 800a132:	f890 4099 	ldrb.w	r4, [r0, #153]	@ 0x99
 800a136:	f880 407a 	strb.w	r4, [r0, #122]	@ 0x7a
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 800a13a:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a13e:	681b      	ldr	r3, [r3, #0]
  uint16_t Aux;

  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 800a140:	f8b0 4050 	ldrh.w	r4, [r0, #80]	@ 0x50
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a144:	635c      	str	r4, [r3, #52]	@ 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 800a146:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 800a148:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 800a14c:	f8b0 0054 	ldrh.w	r0, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a150:	639c      	str	r4, [r3, #56]	@ 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 800a152:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a154:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 800a156:	641a      	str	r2, [r3, #64]	@ 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */
  /*  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u ) */
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800a158:	4904      	ldr	r1, [pc, #16]	@ (800a16c <R3_2_SetADCSampPointPolarization+0x40>)
 800a15a:	685b      	ldr	r3, [r3, #4]
}
 800a15c:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800a160:	420b      	tst	r3, r1
}
 800a162:	bf14      	ite	ne
 800a164:	2001      	movne	r0, #1
 800a166:	2000      	moveq	r0, #0
 800a168:	4770      	bx	lr
 800a16a:	bf00      	nop
 800a16c:	02000070 	.word	0x02000070

0800a170 <R3_2_HFCurrentsPolarizationAB>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
 800a170:	b430      	push	{r4, r5}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a172:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800a176:	f890 4099 	ldrb.w	r4, [r0, #153]	@ 0x99
 800a17a:	681a      	ldr	r2, [r3, #0]
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 800a17c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a180:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 800a184:	f8d4 4080 	ldr.w	r4, [r4, #128]	@ 0x80
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a188:	f8d3 5080 	ldr.w	r5, [r3, #128]	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800a18c:	6853      	ldr	r3, [r2, #4]
 800a18e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a192:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a196:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 800a198:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 800a19c:	2b0f      	cmp	r3, #15
 800a19e:	d80d      	bhi.n	800a1bc <R3_2_HFCurrentsPolarizationAB+0x4c>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
 800a1a0:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
      pHandle-> PhaseBOffset += ADCDataReg2;
 800a1a4:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
      pHandle-> PhaseAOffset += ADCDataReg1;
 800a1a8:	441c      	add	r4, r3
      pHandle->PolarizationCounter++;
 800a1aa:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
      pHandle-> PhaseBOffset += ADCDataReg2;
 800a1ae:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 800a1b0:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 800a1b2:	e9c0 4222 	strd	r4, r2, [r0, #136]	@ 0x88
      pHandle->PolarizationCounter++;
 800a1b6:	b2db      	uxtb	r3, r3
 800a1b8:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 800a1bc:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800a1be:	bc30      	pop	{r4, r5}
    Iab->a = 0;
 800a1c0:	600b      	str	r3, [r1, #0]
}
 800a1c2:	4770      	bx	lr

0800a1c4 <R3_2_HFCurrentsPolarizationC>:
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a1c4:	f890 3099 	ldrb.w	r3, [r0, #153]	@ 0x99
{
 800a1c8:	b410      	push	{r4}
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a1ca:	3314      	adds	r3, #20
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a1cc:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 800a1d0:	6822      	ldr	r2, [r4, #0]
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a1d2:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800a1d6:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
 800a1da:	6853      	ldr	r3, [r2, #4]
 800a1dc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a1e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1e4:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 800a1e6:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 800a1ea:	2b0f      	cmp	r3, #15
 800a1ec:	d80a      	bhi.n	800a204 <R3_2_HFCurrentsPolarizationC+0x40>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 800a1ee:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
      pHandle-> PhaseCOffset += ADCDataReg2;
 800a1f2:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
      pHandle->PolarizationCounter++;
 800a1f6:	3301      	adds	r3, #1
      pHandle-> PhaseCOffset += ADCDataReg2;
 800a1f8:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 800a1fa:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 800a1fc:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
      pHandle->PolarizationCounter++;
 800a200:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 800a204:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800a206:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 800a20a:	600b      	str	r3, [r1, #0]
}
 800a20c:	4770      	bx	lr
 800a20e:	bf00      	nop

0800a210 <R3_2_SwitchOnPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a210:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
  pHandle->ADCRegularLocked = true;

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 800a214:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a218:	681b      	ldr	r3, [r3, #0]
  pHandle->ADCRegularLocked = true;
 800a21a:	f04f 0c01 	mov.w	ip, #1
{
 800a21e:	b5f0      	push	{r4, r5, r6, r7, lr}
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 800a220:	fa22 f10c 	lsr.w	r1, r2, ip
  pHandle->_Super.TurnOnLowSidesAction = false;
 800a224:	f04f 0e00 	mov.w	lr, #0
 800a228:	f880 e07c 	strb.w	lr, [r0, #124]	@ 0x7c
  pHandle->ADCRegularLocked = true;
 800a22c:	f880 c0a0 	strb.w	ip, [r0, #160]	@ 0xa0
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 800a230:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a232:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a234:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a236:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a238:	f06f 0101 	mvn.w	r1, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 800a23c:	641a      	str	r2, [r3, #64]	@ 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a23e:	6119      	str	r1, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a240:	691a      	ldr	r2, [r3, #16]
 800a242:	07d2      	lsls	r2, r2, #31
 800a244:	d5fc      	bpl.n	800a240 <R3_2_SwitchOnPWM+0x30>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a246:	f06f 0201 	mvn.w	r2, #1
 800a24a:	611a      	str	r2, [r3, #16]
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800a24c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a24e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a252:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a254:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a256:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a25a:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 800a25c:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 800a260:	2a02      	cmp	r2, #2
 800a262:	d007      	beq.n	800a274 <R3_2_SwitchOnPWM+0x64>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a264:	f06f 0201 	mvn.w	r2, #1
 800a268:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a26a:	68da      	ldr	r2, [r3, #12]
 800a26c:	f042 0201 	orr.w	r2, r2, #1
 800a270:	60da      	str	r2, [r3, #12]
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE(TIMx);
}
 800a272:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 800a274:	6a19      	ldr	r1, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800a276:	6bc7      	ldr	r7, [r0, #60]	@ 0x3c
 800a278:	f8b0 c048 	ldrh.w	ip, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a27c:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 800a27e:	f8b0 604a 	ldrh.w	r6, [r0, #74]	@ 0x4a
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a282:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800a284:	f8b0 004c 	ldrh.w	r0, [r0, #76]	@ 0x4c
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 800a288:	f240 5255 	movw	r2, #1365	@ 0x555
 800a28c:	4211      	tst	r1, r2
 800a28e:	d004      	beq.n	800a29a <R3_2_SwitchOnPWM+0x8a>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800a290:	f8c7 c018 	str.w	ip, [r7, #24]
 800a294:	61ae      	str	r6, [r5, #24]
 800a296:	61a0      	str	r0, [r4, #24]
}
 800a298:	e7e4      	b.n	800a264 <R3_2_SwitchOnPWM+0x54>
  WRITE_REG(GPIOx->BRR, PinMask);
 800a29a:	f8c7 c028 	str.w	ip, [r7, #40]	@ 0x28
 800a29e:	62ae      	str	r6, [r5, #40]	@ 0x28
 800a2a0:	62a0      	str	r0, [r4, #40]	@ 0x28
}
 800a2a2:	e7df      	b.n	800a264 <R3_2_SwitchOnPWM+0x54>

0800a2a4 <R3_2_SwitchOffPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a2a4:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (true == pHandle->_Super.BrakeActionLock)
 800a2a8:	f890 1083 	ldrb.w	r1, [r0, #131]	@ 0x83
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a2ac:	681b      	ldr	r3, [r3, #0]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a2ae:	68da      	ldr	r2, [r3, #12]
 800a2b0:	f022 0201 	bic.w	r2, r2, #1
 800a2b4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a2b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
  pHandle->_Super.TurnOnLowSidesAction = false;
 800a2b8:	f04f 0c00 	mov.w	ip, #0
 800a2bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a2c0:	f880 c07c 	strb.w	ip, [r0, #124]	@ 0x7c
 800a2c4:	645a      	str	r2, [r3, #68]	@ 0x44
  if (true == pHandle->_Super.BrakeActionLock)
 800a2c6:	b919      	cbnz	r1, 800a2d0 <R3_2_SwitchOffPWM+0x2c>
  {
    /* Nothing to do */
  }
  else
  {
    if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 800a2c8:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 800a2cc:	2a02      	cmp	r2, #2
 800a2ce:	d00c      	beq.n	800a2ea <R3_2_SwitchOffPWM+0x46>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a2d0:	f06f 0201 	mvn.w	r2, #1
 800a2d4:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a2d6:	691a      	ldr	r2, [r3, #16]
 800a2d8:	07d2      	lsls	r2, r2, #31
 800a2da:	d5fc      	bpl.n	800a2d6 <R3_2_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a2dc:	f06f 0101 	mvn.w	r1, #1
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* We allow ADC usage for regular conversion on Systick */
  pHandle->ADCRegularLocked = false;
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	6119      	str	r1, [r3, #16]
 800a2e4:	f880 20a0 	strb.w	r2, [r0, #160]	@ 0xa0
 800a2e8:	4770      	bx	lr
{
 800a2ea:	b430      	push	{r4, r5}
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a2ec:	e9d0 410f 	ldrd	r4, r1, [r0, #60]	@ 0x3c
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800a2f0:	f8b0 5048 	ldrh.w	r5, [r0, #72]	@ 0x48
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a2f4:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  WRITE_REG(GPIOx->BRR, PinMask);
 800a2f6:	62a5      	str	r5, [r4, #40]	@ 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a2f8:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
 800a2fc:	628c      	str	r4, [r1, #40]	@ 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a2fe:	f8b0 104c 	ldrh.w	r1, [r0, #76]	@ 0x4c
 800a302:	6291      	str	r1, [r2, #40]	@ 0x28
 800a304:	f06f 0201 	mvn.w	r2, #1
 800a308:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a30a:	691a      	ldr	r2, [r3, #16]
 800a30c:	07d1      	lsls	r1, r2, #31
 800a30e:	d5fc      	bpl.n	800a30a <R3_2_SwitchOffPWM+0x66>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a310:	f06f 0101 	mvn.w	r1, #1
  pHandle->ADCRegularLocked = false;
 800a314:	2200      	movs	r2, #0
 800a316:	6119      	str	r1, [r3, #16]
}
 800a318:	bc30      	pop	{r4, r5}
  pHandle->ADCRegularLocked = false;
 800a31a:	f880 20a0 	strb.w	r2, [r0, #160]	@ 0xa0
}
 800a31e:	4770      	bx	lr

0800a320 <R3_2_RLGetPhaseCurrents>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  pStator_Currents: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{
 800a320:	b410      	push	{r4}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a322:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 800a326:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800a328:	6853      	ldr	r3, [r2, #4]
 800a32a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a32e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a332:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 800a334:	f890 207a 	ldrb.w	r2, [r0, #122]	@ 0x7a
    wAux = ((int32_t)pHandle->PhaseBOffset)
 800a338:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
    else
    {
      wAux = -INT16_MAX;
    }

    pStator_Currents->a = (int16_t)wAux;
 800a33c:	480c      	ldr	r0, [pc, #48]	@ (800a370 <R3_2_RLGetPhaseCurrents+0x50>)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 800a33e:	3214      	adds	r2, #20
 800a340:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
 800a344:	f8d4 4080 	ldr.w	r4, [r4, #128]	@ 0x80
      if (wAux < INT16_MAX)
 800a348:	f647 72ff 	movw	r2, #32767	@ 0x7fff
    wAux = ((int32_t)pHandle->PhaseBOffset)
 800a34c:	1b1b      	subs	r3, r3, r4
      if (wAux < INT16_MAX)
 800a34e:	4293      	cmp	r3, r2
 800a350:	bfa8      	it	ge
 800a352:	4613      	movge	r3, r2
    pStator_Currents->a = (int16_t)wAux;
 800a354:	4283      	cmp	r3, r0
 800a356:	bfb8      	it	lt
 800a358:	4603      	movlt	r3, r0
 800a35a:	b21b      	sxth	r3, r3
 800a35c:	2200      	movs	r2, #0
 800a35e:	f363 020f 	bfi	r2, r3, #0, #16
 800a362:	f363 421f 	bfi	r2, r3, #16, #16
    pStator_Currents->b = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800a366:	f85d 4b04 	ldr.w	r4, [sp], #4
    pStator_Currents->a = (int16_t)wAux;
 800a36a:	600a      	str	r2, [r1, #0]
}
 800a36c:	4770      	bx	lr
 800a36e:	bf00      	nop
 800a370:	ffff8001 	.word	0xffff8001

0800a374 <R3_2_RLSwitchOnPWM>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a374:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
{
 800a378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a37c:	6813      	ldr	r3, [r2, #0]
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 800a37e:	6b94      	ldr	r4, [r2, #56]	@ 0x38
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 800a380:	6d11      	ldr	r1, [r2, #80]	@ 0x50

    pHandle->ADCRegularLocked=true;
 800a382:	2201      	movs	r2, #1
 800a384:	f880 20a0 	strb.w	r2, [r0, #160]	@ 0xa0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a388:	f06f 0201 	mvn.w	r2, #1
 800a38c:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a38e:	691a      	ldr	r2, [r3, #16]
 800a390:	07d5      	lsls	r5, r2, #31
 800a392:	d5fc      	bpl.n	800a38e <R3_2_RLSwitchOnPWM+0x1a>
    }
    /* Clear Update Flag */
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 800a394:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a398:	f06f 0601 	mvn.w	r6, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a39c:	2501      	movs	r5, #1
 800a39e:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a3a0:	611e      	str	r6, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a3a2:	635d      	str	r5, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 800a3a4:	641a      	str	r2, [r3, #64]	@ 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a3a6:	691a      	ldr	r2, [r3, #16]
 800a3a8:	07d2      	lsls	r2, r2, #31
 800a3aa:	d5fc      	bpl.n	800a3a6 <R3_2_RLSwitchOnPWM+0x32>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a3ac:	68da      	ldr	r2, [r3, #12]
 800a3ae:	f042 0201 	orr.w	r2, r2, #1
 800a3b2:	60da      	str	r2, [r3, #12]

    /* Enable TIMx update interrupt */
    LL_TIM_EnableIT_UPDATE(TIMx);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 800a3b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a3b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a3ba:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a3bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a3be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a3c2:	645a      	str	r2, [r3, #68]	@ 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 800a3c4:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 800a3c8:	2a02      	cmp	r2, #2
 800a3ca:	d00f      	beq.n	800a3ec <R3_2_RLSwitchOnPWM+0x78>
      /* Nothing to do */
    }

    /* Set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 800a3cc:	2303      	movs	r3, #3
 800a3ce:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
  MODIFY_REG(ADCx->CR,
 800a3d2:	68a3      	ldr	r3, [r4, #8]
 800a3d4:	4a12      	ldr	r2, [pc, #72]	@ (800a420 <R3_2_RLSwitchOnPWM+0xac>)
 800a3d6:	4013      	ands	r3, r2
 800a3d8:	f043 0308 	orr.w	r3, r3, #8
 800a3dc:	60a3      	str	r3, [r4, #8]
 800a3de:	688b      	ldr	r3, [r1, #8]
 800a3e0:	4013      	ands	r3, r2
 800a3e2:	f043 0308 	orr.w	r3, r3, #8
 800a3e6:	608b      	str	r3, [r1, #8]
    LL_ADC_INJ_StartConversion(ADCx_1);
    LL_ADC_INJ_StartConversion(ADCx_2);
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800a3e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800a3ec:	6a1a      	ldr	r2, [r3, #32]
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800a3ee:	f8d0 e03c 	ldr.w	lr, [r0, #60]	@ 0x3c
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a3f2:	6c07      	ldr	r7, [r0, #64]	@ 0x40
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a3f4:	6c45      	ldr	r5, [r0, #68]	@ 0x44
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800a3f6:	f8b0 8048 	ldrh.w	r8, [r0, #72]	@ 0x48
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a3fa:	f8b0 c04a 	ldrh.w	ip, [r0, #74]	@ 0x4a
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a3fe:	f8b0 604c 	ldrh.w	r6, [r0, #76]	@ 0x4c
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800a402:	f240 5355 	movw	r3, #1365	@ 0x555
 800a406:	421a      	tst	r2, r3
  WRITE_REG(GPIOx->BSRR, PinMask);
 800a408:	bf15      	itete	ne
 800a40a:	f8ce 8018 	strne.w	r8, [lr, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 800a40e:	f8ce 8028 	streq.w	r8, [lr, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 800a412:	f8c7 c018 	strne.w	ip, [r7, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 800a416:	f8c7 c028 	streq.w	ip, [r7, #40]	@ 0x28
 800a41a:	62ae      	str	r6, [r5, #40]	@ 0x28
}
 800a41c:	e7d6      	b.n	800a3cc <R3_2_RLSwitchOnPWM+0x58>
 800a41e:	bf00      	nop
 800a420:	7fffffc0 	.word	0x7fffffc0

0800a424 <R3_2_TurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a424:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800a428:	681b      	ldr	r3, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = true;
 800a42a:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a42e:	f06f 0201 	mvn.w	r2, #1
 800a432:	f880 c07c 	strb.w	ip, [r0, #124]	@ 0x7c
 800a436:	611a      	str	r2, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a438:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a43a:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a43c:	63d9      	str	r1, [r3, #60]	@ 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a43e:	691a      	ldr	r2, [r3, #16]
 800a440:	07d2      	lsls	r2, r2, #31
 800a442:	d5fc      	bpl.n	800a43e <R3_2_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a444:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a446:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a44a:	645a      	str	r2, [r3, #68]	@ 0x44
  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 800a44c:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 800a450:	2b02      	cmp	r3, #2
 800a452:	d000      	beq.n	800a456 <R3_2_TurnOnLowSides+0x32>
 800a454:	4770      	bx	lr
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a456:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 800a45a:	b410      	push	{r4}
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a45c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800a45e:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  WRITE_REG(GPIOx->BSRR, PinMask);
 800a462:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a464:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a468:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 800a46c:	618c      	str	r4, [r1, #24]
}
 800a46e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a472:	619a      	str	r2, [r3, #24]
 800a474:	4770      	bx	lr
 800a476:	bf00      	nop

0800a478 <R3_2_SetAOReferenceVoltage>:
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 800a478:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 800a47c:	b510      	push	{r4, lr}
 800a47e:	f00c 0c3c 	and.w	ip, ip, #60	@ 0x3c
 800a482:	f101 0e08 	add.w	lr, r1, #8
 800a486:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 800a488:	f85e 300c 	ldr.w	r3, [lr, ip]
 800a48c:	f36f 130f 	bfc	r3, #4, #12
 800a490:	4313      	orrs	r3, r2
 800a492:	f84e 300c 	str.w	r3, [lr, ip]
  SET_BIT(DACx->SWTRIGR,
 800a496:	684a      	ldr	r2, [r1, #4]
 800a498:	f000 0303 	and.w	r3, r0, #3
 800a49c:	4313      	orrs	r3, r2
 800a49e:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 800a4a0:	680a      	ldr	r2, [r1, #0]
 800a4a2:	f000 0010 	and.w	r0, r0, #16
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	4083      	lsls	r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 800a4aa:	ea33 0202 	bics.w	r2, r3, r2
 800a4ae:	d014      	beq.n	800a4da <R3_2_SetAOReferenceVoltage+0x62>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 800a4b0:	4a14      	ldr	r2, [pc, #80]	@ (800a504 <R3_2_SetAOReferenceVoltage+0x8c>)
 800a4b2:	4815      	ldr	r0, [pc, #84]	@ (800a508 <R3_2_SetAOReferenceVoltage+0x90>)
 800a4b4:	6812      	ldr	r2, [r2, #0]
  SET_BIT(DACx->CR,
 800a4b6:	680c      	ldr	r4, [r1, #0]
 800a4b8:	fba0 0202 	umull	r0, r2, r0, r2
 800a4bc:	0cd2      	lsrs	r2, r2, #19
 800a4be:	4323      	orrs	r3, r4
 800a4c0:	00d2      	lsls	r2, r2, #3
 800a4c2:	600b      	str	r3, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 800a4c4:	9200      	str	r2, [sp, #0]
    while (wait_loop_index != 0UL)
 800a4c6:	9b00      	ldr	r3, [sp, #0]
 800a4c8:	b12b      	cbz	r3, 800a4d6 <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 800a4ca:	9b00      	ldr	r3, [sp, #0]
 800a4cc:	3b01      	subs	r3, #1
 800a4ce:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 800a4d0:	9b00      	ldr	r3, [sp, #0]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d1f9      	bne.n	800a4ca <R3_2_SetAOReferenceVoltage+0x52>
}
 800a4d6:	b002      	add	sp, #8
 800a4d8:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 800a4da:	4b0a      	ldr	r3, [pc, #40]	@ (800a504 <R3_2_SetAOReferenceVoltage+0x8c>)
 800a4dc:	4a0a      	ldr	r2, [pc, #40]	@ (800a508 <R3_2_SetAOReferenceVoltage+0x90>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	fba2 2303 	umull	r2, r3, r2, r3
 800a4e4:	0cdb      	lsrs	r3, r3, #19
 800a4e6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a4ea:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800a4ec:	9b01      	ldr	r3, [sp, #4]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d0f1      	beq.n	800a4d6 <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 800a4f2:	9b01      	ldr	r3, [sp, #4]
 800a4f4:	3b01      	subs	r3, #1
 800a4f6:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800a4f8:	9b01      	ldr	r3, [sp, #4]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d1f9      	bne.n	800a4f2 <R3_2_SetAOReferenceVoltage+0x7a>
}
 800a4fe:	b002      	add	sp, #8
 800a500:	bd10      	pop	{r4, pc}
 800a502:	bf00      	nop
 800a504:	200004f0 	.word	0x200004f0
 800a508:	431bde83 	.word	0x431bde83

0800a50c <R3_2_RLTurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a50c:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800a510:	681b      	ldr	r3, [r3, #0]
  pHandle->ADCRegularLocked = true;
 800a512:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a516:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a518:	f06f 0201 	mvn.w	r2, #1
 800a51c:	f880 c0a0 	strb.w	ip, [r0, #160]	@ 0xa0
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a520:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a522:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a524:	691a      	ldr	r2, [r3, #16]
 800a526:	07d2      	lsls	r2, r2, #31
 800a528:	d5fc      	bpl.n	800a524 <R3_2_RLTurnOnLowSides+0x18>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a52a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a52c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a530:	645a      	str	r2, [r3, #68]	@ 0x44
  if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 800a532:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 800a536:	2b02      	cmp	r3, #2
 800a538:	d000      	beq.n	800a53c <R3_2_RLTurnOnLowSides+0x30>
 800a53a:	4770      	bx	lr
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a53c:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 800a540:	b410      	push	{r4}
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a542:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800a544:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
 800a548:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a54a:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a54e:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
  WRITE_REG(GPIOx->BRR, PinMask);
 800a552:	628c      	str	r4, [r1, #40]	@ 0x28
}
 800a554:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a558:	629a      	str	r2, [r3, #40]	@ 0x28
 800a55a:	4770      	bx	lr

0800a55c <R3_2_Init>:
{
 800a55c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 800a560:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 800a564:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 800a566:	6d26      	ldr	r6, [r4, #80]	@ 0x50
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800a568:	687a      	ldr	r2, [r7, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a56a:	6825      	ldr	r5, [r4, #0]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 800a56c:	f8d4 b00c 	ldr.w	fp, [r4, #12]
{
 800a570:	4680      	mov	r8, r0
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 800a572:	e9d4 c006 	ldrd	ip, r0, [r4, #24]
{
 800a576:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800a578:	f04f 0e04 	mov.w	lr, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800a57c:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 800a580:	9000      	str	r0, [sp, #0]
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 800a582:	6a20      	ldr	r0, [r4, #32]
 800a584:	9001      	str	r0, [sp, #4]
    COMP_TypeDef *COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 800a586:	e9d4 1301 	ldrd	r1, r3, [r4, #4]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 800a58a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800a58c:	9002      	str	r0, [sp, #8]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 800a58e:	e9d4 a904 	ldrd	sl, r9, [r4, #16]
 800a592:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800a594:	f8c7 e000 	str.w	lr, [r7]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800a598:	687a      	ldr	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800a59a:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800a59c:	f022 0220 	bic.w	r2, r2, #32
 800a5a0:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800a5a2:	6038      	str	r0, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800a5a4:	6872      	ldr	r2, [r6, #4]
 800a5a6:	f022 0204 	bic.w	r2, r2, #4
 800a5aa:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800a5ac:	f8c6 e000 	str.w	lr, [r6]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800a5b0:	6872      	ldr	r2, [r6, #4]
 800a5b2:	f022 0220 	bic.w	r2, r2, #32
 800a5b6:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800a5b8:	6030      	str	r0, [r6, #0]
      if (TIM1 ==  TIMx)
 800a5ba:	4a85      	ldr	r2, [pc, #532]	@ (800a7d0 <R3_2_Init+0x274>)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 800a5bc:	4885      	ldr	r0, [pc, #532]	@ (800a7d4 <R3_2_Init+0x278>)
 800a5be:	4295      	cmp	r5, r2
 800a5c0:	6902      	ldr	r2, [r0, #16]
 800a5c2:	bf0c      	ite	eq
 800a5c4:	f442 6200 	orreq.w	r2, r2, #2048	@ 0x800
 800a5c8:	f442 5200 	orrne.w	r2, r2, #8192	@ 0x2000
 800a5cc:	6102      	str	r2, [r0, #16]
      if (OPAMPParams != NULL)
 800a5ce:	b181      	cbz	r1, 800a5f2 <R3_2_Init+0x96>
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_1[1]);
 800a5d0:	e9d1 2000 	ldrd	r2, r0, [r1]
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 800a5d4:	f8d2 e000 	ldr.w	lr, [r2]
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_2[0]);
 800a5d8:	6989      	ldr	r1, [r1, #24]
 800a5da:	f04e 0e01 	orr.w	lr, lr, #1
 800a5de:	f8c2 e000 	str.w	lr, [r2]
 800a5e2:	6802      	ldr	r2, [r0, #0]
 800a5e4:	f042 0201 	orr.w	r2, r2, #1
 800a5e8:	6002      	str	r2, [r0, #0]
 800a5ea:	680a      	ldr	r2, [r1, #0]
 800a5ec:	f042 0201 	orr.w	r2, r2, #1
 800a5f0:	600a      	str	r2, [r1, #0]
      if (COMP_OCPAx != NULL)
 800a5f2:	b1b3      	cbz	r3, 800a622 <R3_2_Init+0xc6>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 800a5f4:	f894 20a7 	ldrb.w	r2, [r4, #167]	@ 0xa7
 800a5f8:	2a01      	cmp	r2, #1
 800a5fa:	d00a      	beq.n	800a612 <R3_2_Init+0xb6>
 800a5fc:	f1bc 0f00 	cmp.w	ip, #0
 800a600:	d007      	beq.n	800a612 <R3_2_Init+0xb6>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 800a602:	f8b4 20a2 	ldrh.w	r2, [r4, #162]	@ 0xa2
 800a606:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800a608:	9303      	str	r3, [sp, #12]
 800a60a:	4661      	mov	r1, ip
 800a60c:	f7ff ff34 	bl	800a478 <R3_2_SetAOReferenceVoltage>
 800a610:	9b03      	ldr	r3, [sp, #12]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800a612:	681a      	ldr	r2, [r3, #0]
 800a614:	f042 0201 	orr.w	r2, r2, #1
 800a618:	601a      	str	r2, [r3, #0]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800a61a:	681a      	ldr	r2, [r3, #0]
 800a61c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a620:	601a      	str	r2, [r3, #0]
      if (COMP_OCPBx != NULL)
 800a622:	f1bb 0f00 	cmp.w	fp, #0
 800a626:	d017      	beq.n	800a658 <R3_2_Init+0xfc>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 800a628:	f894 30a8 	ldrb.w	r3, [r4, #168]	@ 0xa8
 800a62c:	2b01      	cmp	r3, #1
 800a62e:	d007      	beq.n	800a640 <R3_2_Init+0xe4>
 800a630:	9b00      	ldr	r3, [sp, #0]
 800a632:	b12b      	cbz	r3, 800a640 <R3_2_Init+0xe4>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 800a634:	f8b4 20a2 	ldrh.w	r2, [r4, #162]	@ 0xa2
 800a638:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800a63a:	4619      	mov	r1, r3
 800a63c:	f7ff ff1c 	bl	800a478 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800a640:	f8db 3000 	ldr.w	r3, [fp]
 800a644:	f043 0301 	orr.w	r3, r3, #1
 800a648:	f8cb 3000 	str.w	r3, [fp]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800a64c:	f8db 3000 	ldr.w	r3, [fp]
 800a650:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a654:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPCx != NULL)
 800a658:	f1ba 0f00 	cmp.w	sl, #0
 800a65c:	d017      	beq.n	800a68e <R3_2_Init+0x132>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 800a65e:	f894 30a9 	ldrb.w	r3, [r4, #169]	@ 0xa9
 800a662:	2b01      	cmp	r3, #1
 800a664:	d007      	beq.n	800a676 <R3_2_Init+0x11a>
 800a666:	9b01      	ldr	r3, [sp, #4]
 800a668:	b12b      	cbz	r3, 800a676 <R3_2_Init+0x11a>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 800a66a:	f8b4 20a2 	ldrh.w	r2, [r4, #162]	@ 0xa2
 800a66e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800a670:	4619      	mov	r1, r3
 800a672:	f7ff ff01 	bl	800a478 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800a676:	f8da 3000 	ldr.w	r3, [sl]
 800a67a:	f043 0301 	orr.w	r3, r3, #1
 800a67e:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800a682:	f8da 3000 	ldr.w	r3, [sl]
 800a686:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a68a:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OVPx != NULL)
 800a68e:	f1b9 0f00 	cmp.w	r9, #0
 800a692:	d017      	beq.n	800a6c4 <R3_2_Init+0x168>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 800a694:	f894 30aa 	ldrb.w	r3, [r4, #170]	@ 0xaa
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d007      	beq.n	800a6ac <R3_2_Init+0x150>
 800a69c:	9b02      	ldr	r3, [sp, #8]
 800a69e:	b12b      	cbz	r3, 800a6ac <R3_2_Init+0x150>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 800a6a0:	f8b4 20a4 	ldrh.w	r2, [r4, #164]	@ 0xa4
 800a6a4:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800a6a6:	4619      	mov	r1, r3
 800a6a8:	f7ff fee6 	bl	800a478 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800a6ac:	f8d9 3000 	ldr.w	r3, [r9]
 800a6b0:	f043 0301 	orr.w	r3, r3, #1
 800a6b4:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800a6b8:	f8d9 3000 	ldr.w	r3, [r9]
 800a6bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a6c0:	f8c9 3000 	str.w	r3, [r9]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	07da      	lsls	r2, r3, #31
 800a6c8:	d553      	bpl.n	800a772 <R3_2_Init+0x216>
 800a6ca:	68b3      	ldr	r3, [r6, #8]
 800a6cc:	07db      	lsls	r3, r3, #31
 800a6ce:	d54c      	bpl.n	800a76a <R3_2_Init+0x20e>
  volatile uint32_t Brk2Timeout = 1000;
 800a6d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a6d4:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800a6d6:	682b      	ldr	r3, [r5, #0]
 800a6d8:	f023 0301 	bic.w	r3, r3, #1
 800a6dc:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800a6de:	686b      	ldr	r3, [r5, #4]
 800a6e0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a6e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6e8:	606b      	str	r3, [r5, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800a6ea:	69ab      	ldr	r3, [r5, #24]
 800a6ec:	f043 0308 	orr.w	r3, r3, #8
 800a6f0:	61ab      	str	r3, [r5, #24]
 800a6f2:	69ab      	ldr	r3, [r5, #24]
 800a6f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a6f8:	61ab      	str	r3, [r5, #24]
 800a6fa:	69eb      	ldr	r3, [r5, #28]
 800a6fc:	f043 0308 	orr.w	r3, r3, #8
 800a700:	61eb      	str	r3, [r5, #28]
 800a702:	69eb      	ldr	r3, [r5, #28]
 800a704:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a708:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800a70a:	696b      	ldr	r3, [r5, #20]
 800a70c:	f043 0301 	orr.w	r3, r3, #1
 800a710:	616b      	str	r3, [r5, #20]
  if (2U == pHandle->pParams_str->FreqRatio)
 800a712:	f894 30ab 	ldrb.w	r3, [r4, #171]	@ 0xab
 800a716:	2b02      	cmp	r3, #2
 800a718:	d046      	beq.n	800a7a8 <R3_2_Init+0x24c>
    if (M1 == pHandle->_Super.Motor)
 800a71a:	f898 3078 	ldrb.w	r3, [r8, #120]	@ 0x78
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d034      	beq.n	800a78c <R3_2_Init+0x230>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800a722:	f06f 0380 	mvn.w	r3, #128	@ 0x80
 800a726:	612b      	str	r3, [r5, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800a728:	692b      	ldr	r3, [r5, #16]
  while ((Brk2Timeout != 0u) && (1U == result))
 800a72a:	9a05      	ldr	r2, [sp, #20]
 800a72c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a730:	b172      	cbz	r2, 800a750 <R3_2_Init+0x1f4>
 800a732:	b16b      	cbz	r3, 800a750 <R3_2_Init+0x1f4>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 800a734:	f46f 7180 	mvn.w	r1, #256	@ 0x100
 800a738:	e000      	b.n	800a73c <R3_2_Init+0x1e0>
 800a73a:	b14b      	cbz	r3, 800a750 <R3_2_Init+0x1f4>
 800a73c:	6129      	str	r1, [r5, #16]
    Brk2Timeout--;
 800a73e:	9b05      	ldr	r3, [sp, #20]
 800a740:	3b01      	subs	r3, #1
 800a742:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800a744:	692b      	ldr	r3, [r5, #16]
  while ((Brk2Timeout != 0u) && (1U == result))
 800a746:	9a05      	ldr	r2, [sp, #20]
 800a748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a74c:	2a00      	cmp	r2, #0
 800a74e:	d1f4      	bne.n	800a73a <R3_2_Init+0x1de>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 800a750:	68eb      	ldr	r3, [r5, #12]
 800a752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a756:	60eb      	str	r3, [r5, #12]
  SET_BIT(TIMx->CCER, Channels);
 800a758:	6a2b      	ldr	r3, [r5, #32]
 800a75a:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 800a75e:	f043 0305 	orr.w	r3, r3, #5
 800a762:	622b      	str	r3, [r5, #32]
}
 800a764:	b007      	add	sp, #28
 800a766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        R3_2_ADCxInit(ADCx_2);
 800a76a:	4630      	mov	r0, r6
 800a76c:	f7ff fbc2 	bl	8009ef4 <R3_2_ADCxInit>
 800a770:	e7ae      	b.n	800a6d0 <R3_2_Init+0x174>
        R3_2_ADCxInit(ADCx_1);
 800a772:	4638      	mov	r0, r7
 800a774:	f7ff fbbe 	bl	8009ef4 <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 800a778:	2340      	movs	r3, #64	@ 0x40
 800a77a:	603b      	str	r3, [r7, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a782:	607b      	str	r3, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a784:	68b3      	ldr	r3, [r6, #8]
 800a786:	07db      	lsls	r3, r3, #31
 800a788:	d4a2      	bmi.n	800a6d0 <R3_2_Init+0x174>
 800a78a:	e7ee      	b.n	800a76a <R3_2_Init+0x20e>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 800a78c:	f894 30a6 	ldrb.w	r3, [r4, #166]	@ 0xa6
 800a790:	2b01      	cmp	r3, #1
 800a792:	d00d      	beq.n	800a7b0 <R3_2_Init+0x254>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 800a794:	2b03      	cmp	r3, #3
 800a796:	d1c4      	bne.n	800a722 <R3_2_Init+0x1c6>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a798:	2201      	movs	r2, #1
 800a79a:	632a      	str	r2, [r5, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800a79c:	696a      	ldr	r2, [r5, #20]
 800a79e:	f042 0201 	orr.w	r2, r2, #1
 800a7a2:	616a      	str	r2, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a7a4:	632b      	str	r3, [r5, #48]	@ 0x30
}
 800a7a6:	e7bc      	b.n	800a722 <R3_2_Init+0x1c6>
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 800a7a8:	f894 30ac 	ldrb.w	r3, [r4, #172]	@ 0xac
 800a7ac:	2b01      	cmp	r3, #1
 800a7ae:	d004      	beq.n	800a7ba <R3_2_Init+0x25e>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 800a7b0:	f8b8 3094 	ldrh.w	r3, [r8, #148]	@ 0x94
 800a7b4:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 800a7b6:	626b      	str	r3, [r5, #36]	@ 0x24
}
 800a7b8:	e7b3      	b.n	800a722 <R3_2_Init+0x1c6>
      if (3U == pHandle->pParams_str->RepetitionCounter)
 800a7ba:	f894 20a6 	ldrb.w	r2, [r4, #166]	@ 0xa6
 800a7be:	2a03      	cmp	r2, #3
 800a7c0:	d1f6      	bne.n	800a7b0 <R3_2_Init+0x254>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a7c2:	632b      	str	r3, [r5, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800a7c4:	696b      	ldr	r3, [r5, #20]
 800a7c6:	f043 0301 	orr.w	r3, r3, #1
 800a7ca:	616b      	str	r3, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a7cc:	632a      	str	r2, [r5, #48]	@ 0x30
}
 800a7ce:	e7ef      	b.n	800a7b0 <R3_2_Init+0x254>
 800a7d0:	40012c00 	.word	0x40012c00
 800a7d4:	e0042000 	.word	0xe0042000

0800a7d8 <R3_2_SetOffsetCalib>:
{
 800a7d8:	b410      	push	{r4}
    pHandle->PhaseAOffset = (uint32_t)offsets->phaseAOffset;
 800a7da:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 800a7de:	680b      	ldr	r3, [r1, #0]
 800a7e0:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    pHdl->offsetCalibStatus = true;
 800a7e4:	2301      	movs	r3, #1
    pHandle->PhaseAOffset = (uint32_t)offsets->phaseAOffset;
 800a7e6:	e9c0 4223 	strd	r4, r2, [r0, #140]	@ 0x8c
    pHdl->offsetCalibStatus = true;
 800a7ea:	f880 307f 	strb.w	r3, [r0, #127]	@ 0x7f
}
 800a7ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7f2:	4770      	bx	lr

0800a7f4 <R3_2_GetOffsetCalib>:
  offsets->phaseAOffset = (int32_t)pHandle->PhaseAOffset;
 800a7f4:	e9d0 2323 	ldrd	r2, r3, [r0, #140]	@ 0x8c
 800a7f8:	f8d0 0088 	ldr.w	r0, [r0, #136]	@ 0x88
 800a7fc:	608b      	str	r3, [r1, #8]
 800a7fe:	e9c1 0200 	strd	r0, r2, [r1]
}
 800a802:	4770      	bx	lr

0800a804 <R3_2_CurrentReadingPolarization>:
{
 800a804:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a806:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800a80a:	681d      	ldr	r5, [r3, #0]
  ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 800a80c:	6b9f      	ldr	r7, [r3, #56]	@ 0x38
  ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 800a80e:	6d1e      	ldr	r6, [r3, #80]	@ 0x50
  if (true == pHandle->_Super.offsetCalibStatus)
 800a810:	f890 307f 	ldrb.w	r3, [r0, #127]	@ 0x7f
{
 800a814:	b083      	sub	sp, #12
 800a816:	4604      	mov	r4, r0
  if (true == pHandle->_Super.offsetCalibStatus)
 800a818:	b1ab      	cbz	r3, 800a846 <R3_2_CurrentReadingPolarization+0x42>
  MODIFY_REG(ADCx->CR,
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	4a46      	ldr	r2, [pc, #280]	@ (800a938 <R3_2_CurrentReadingPolarization+0x134>)
 800a81e:	4013      	ands	r3, r2
 800a820:	f043 0308 	orr.w	r3, r3, #8
 800a824:	60bb      	str	r3, [r7, #8]
 800a826:	68b3      	ldr	r3, [r6, #8]
 800a828:	4013      	ands	r3, r2
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800a82a:	2180      	movs	r1, #128	@ 0x80
 800a82c:	f043 0308 	orr.w	r3, r3, #8
 800a830:	60b3      	str	r3, [r6, #8]
 800a832:	f8a0 1096 	strh.w	r1, [r0, #150]	@ 0x96
  pHandle->_Super.Sector = SECTOR_5;
 800a836:	2204      	movs	r2, #4
  pHandle->_Super.BrakeActionLock = false;
 800a838:	2300      	movs	r3, #0
  pHandle->_Super.Sector = SECTOR_5;
 800a83a:	f884 207a 	strb.w	r2, [r4, #122]	@ 0x7a
  pHandle->_Super.BrakeActionLock = false;
 800a83e:	f884 3083 	strb.w	r3, [r4, #131]	@ 0x83
}
 800a842:	b003      	add	sp, #12
 800a844:	bdf0      	pop	{r4, r5, r6, r7, pc}
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 800a846:	6802      	ldr	r2, [r0, #0]
 800a848:	9200      	str	r2, [sp, #0]
    pHandle->PhaseAOffset = 0U;
 800a84a:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 800a84e:	6942      	ldr	r2, [r0, #20]
 800a850:	9201      	str	r2, [sp, #4]
    pHandle->PolarizationCounter = 0U;
 800a852:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    pHandle->PhaseCOffset = 0U;
 800a856:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  CLEAR_BIT(TIMx->CCER, Channels);
 800a85a:	6a2b      	ldr	r3, [r5, #32]
 800a85c:	f423 63aa 	bic.w	r3, r3, #1360	@ 0x550
 800a860:	f023 0305 	bic.w	r3, r3, #5
 800a864:	622b      	str	r3, [r5, #32]
    pHandle->PolarizationSector=SECTOR_5;
 800a866:	2304      	movs	r3, #4
 800a868:	f880 3099 	strb.w	r3, [r0, #153]	@ 0x99
    pHandle->_Super.Sector = SECTOR_5;
 800a86c:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 800a870:	4b32      	ldr	r3, [pc, #200]	@ (800a93c <R3_2_CurrentReadingPolarization+0x138>)
 800a872:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 800a874:	4b32      	ldr	r3, [pc, #200]	@ (800a940 <R3_2_CurrentReadingPolarization+0x13c>)
 800a876:	6143      	str	r3, [r0, #20]
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800a878:	2380      	movs	r3, #128	@ 0x80
 800a87a:	f8a0 3096 	strh.w	r3, [r0, #150]	@ 0x96
    R3_2_SwitchOnPWM(&pHandle->_Super);
 800a87e:	f7ff fcc7 	bl	800a210 <R3_2_SwitchOnPWM>
    while (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF)
 800a882:	4a30      	ldr	r2, [pc, #192]	@ (800a944 <R3_2_CurrentReadingPolarization+0x140>)
 800a884:	686b      	ldr	r3, [r5, #4]
 800a886:	4013      	ands	r3, r2
 800a888:	2b70      	cmp	r3, #112	@ 0x70
 800a88a:	d1fb      	bne.n	800a884 <R3_2_CurrentReadingPolarization+0x80>
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	4a2a      	ldr	r2, [pc, #168]	@ (800a938 <R3_2_CurrentReadingPolarization+0x134>)
 800a890:	4013      	ands	r3, r2
 800a892:	f043 0308 	orr.w	r3, r3, #8
 800a896:	60bb      	str	r3, [r7, #8]
 800a898:	68b3      	ldr	r3, [r6, #8]
 800a89a:	4013      	ands	r3, r2
 800a89c:	f043 0308 	orr.w	r3, r3, #8
                           pHandle->pParams_str->RepetitionCounter,
 800a8a0:	f8d4 209c 	ldr.w	r2, [r4, #156]	@ 0x9c
 800a8a4:	60b3      	str	r3, [r6, #8]
    waitForPolarizationEnd(TIMx,
 800a8a6:	f104 0798 	add.w	r7, r4, #152	@ 0x98
 800a8aa:	f104 0656 	add.w	r6, r4, #86	@ 0x56
 800a8ae:	f892 20a6 	ldrb.w	r2, [r2, #166]	@ 0xa6
 800a8b2:	4631      	mov	r1, r6
 800a8b4:	463b      	mov	r3, r7
 800a8b6:	4628      	mov	r0, r5
 800a8b8:	f7f8 ffc8 	bl	800384c <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 800a8bc:	4620      	mov	r0, r4
 800a8be:	f7ff fcf1 	bl	800a2a4 <R3_2_SwitchOffPWM>
    pHandle->PolarizationCounter = 0U;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
    pHandle->PolarizationSector=SECTOR_1;
 800a8c8:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
    pHandle->_Super.Sector = SECTOR_1;
 800a8cc:	f884 307a 	strb.w	r3, [r4, #122]	@ 0x7a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 800a8d0:	4b1d      	ldr	r3, [pc, #116]	@ (800a948 <R3_2_CurrentReadingPolarization+0x144>)
 800a8d2:	6023      	str	r3, [r4, #0]
    R3_2_SwitchOnPWM(&pHandle->_Super);
 800a8d4:	4620      	mov	r0, r4
 800a8d6:	f7ff fc9b 	bl	800a210 <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 800a8da:	f8d4 209c 	ldr.w	r2, [r4, #156]	@ 0x9c
    waitForPolarizationEnd(TIMx,
 800a8de:	463b      	mov	r3, r7
 800a8e0:	f892 20a6 	ldrb.w	r2, [r2, #166]	@ 0xa6
 800a8e4:	4631      	mov	r1, r6
 800a8e6:	4628      	mov	r0, r5
 800a8e8:	f7f8 ffb0 	bl	800384c <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 800a8ec:	4620      	mov	r0, r4
 800a8ee:	f7ff fcd9 	bl	800a2a4 <R3_2_SwitchOffPWM>
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 800a8f2:	e9d4 2322 	ldrd	r2, r3, [r4, #136]	@ 0x88
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 800a8f6:	0912      	lsrs	r2, r2, #4
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 800a8f8:	091b      	lsrs	r3, r3, #4
 800a8fa:	e9c4 2322 	strd	r2, r3, [r4, #136]	@ 0x88
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800a8fe:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
    LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod >> 1u);
 800a902:	f8b4 3094 	ldrh.w	r3, [r4, #148]	@ 0x94
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 800a906:	9800      	ldr	r0, [sp, #0]
 800a908:	6020      	str	r0, [r4, #0]
    pHandle->_Super.offsetCalibStatus = true;
 800a90a:	2101      	movs	r1, #1
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800a90c:	0912      	lsrs	r2, r2, #4
 800a90e:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod >> 1u);
 800a912:	40cb      	lsrs	r3, r1
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 800a914:	9a01      	ldr	r2, [sp, #4]
    pHandle->_Super.offsetCalibStatus = true;
 800a916:	f884 107f 	strb.w	r1, [r4, #127]	@ 0x7f
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 800a91a:	6162      	str	r2, [r4, #20]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a91c:	636b      	str	r3, [r5, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a91e:	63ab      	str	r3, [r5, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a920:	63eb      	str	r3, [r5, #60]	@ 0x3c
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
 800a922:	696b      	ldr	r3, [r5, #20]
 800a924:	f043 0320 	orr.w	r3, r3, #32
 800a928:	616b      	str	r3, [r5, #20]
  SET_BIT(TIMx->CCER, Channels);
 800a92a:	6a2b      	ldr	r3, [r5, #32]
 800a92c:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 800a930:	f043 0305 	orr.w	r3, r3, #5
 800a934:	622b      	str	r3, [r5, #32]
}
 800a936:	e77e      	b.n	800a836 <R3_2_CurrentReadingPolarization+0x32>
 800a938:	7fffffc0 	.word	0x7fffffc0
 800a93c:	0800a171 	.word	0x0800a171
 800a940:	0800a12d 	.word	0x0800a12d
 800a944:	02000070 	.word	0x02000070
 800a948:	0800a1c5 	.word	0x0800a1c5

0800a94c <R3_2_SetADCSampPointSectX>:
{
 800a94c:	b530      	push	{r4, r5, lr}
    if ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) > pHandle->pParams_str->Tafter)
 800a94e:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 800a952:	f8b0 e094 	ldrh.w	lr, [r0, #148]	@ 0x94
 800a956:	f8d0 109c 	ldr.w	r1, [r0, #156]	@ 0x9c
 800a95a:	ebae 0203 	sub.w	r2, lr, r3
 800a95e:	f8b1 4098 	ldrh.w	r4, [r1, #152]	@ 0x98
 800a962:	b292      	uxth	r2, r2
 800a964:	42a2      	cmp	r2, r4
 800a966:	d917      	bls.n	800a998 <R3_2_SetADCSampPointSectX+0x4c>
      pHandle->_Super.Sector = SECTOR_5;
 800a968:	2204      	movs	r2, #4
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 800a96a:	f10e 33ff 	add.w	r3, lr, #4294967295
      pHandle->_Super.Sector = SECTOR_5;
 800a96e:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 800a972:	b29b      	uxth	r3, r3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a974:	680a      	ldr	r2, [r1, #0]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 800a976:	f8b0 5050 	ldrh.w	r5, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 800a97a:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 800a97e:	f8b0 1054 	ldrh.w	r1, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a982:	6355      	str	r5, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a984:	6394      	str	r4, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a986:	63d1      	str	r1, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 800a988:	6413      	str	r3, [r2, #64]	@ 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800a98a:	6852      	ldr	r2, [r2, #4]
 800a98c:	4b10      	ldr	r3, [pc, #64]	@ (800a9d0 <R3_2_SetADCSampPointSectX+0x84>)
 800a98e:	421a      	tst	r2, r3
}
 800a990:	bf14      	ite	ne
 800a992:	2001      	movne	r0, #1
 800a994:	2000      	moveq	r0, #0
 800a996:	bd30      	pop	{r4, r5, pc}
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 800a998:	f8b0 c05a 	ldrh.w	ip, [r0, #90]	@ 0x5a
 800a99c:	eba3 0c0c 	sub.w	ip, r3, ip
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 800a9a0:	fa1f fc8c 	uxth.w	ip, ip
 800a9a4:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 800a9a8:	d904      	bls.n	800a9b4 <R3_2_SetADCSampPointSectX+0x68>
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 800a9aa:	f8b1 209c 	ldrh.w	r2, [r1, #156]	@ 0x9c
 800a9ae:	1a9b      	subs	r3, r3, r2
 800a9b0:	b29b      	uxth	r3, r3
 800a9b2:	e7df      	b.n	800a974 <R3_2_SetADCSampPointSectX+0x28>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 800a9b4:	4423      	add	r3, r4
 800a9b6:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 800a9b8:	459e      	cmp	lr, r3
 800a9ba:	d8db      	bhi.n	800a974 <R3_2_SetADCSampPointSectX+0x28>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800a9bc:	43db      	mvns	r3, r3
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 800a9be:	f44f 7280 	mov.w	r2, #256	@ 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800a9c2:	eb03 034e 	add.w	r3, r3, lr, lsl #1
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 800a9c6:	f8a0 2096 	strh.w	r2, [r0, #150]	@ 0x96
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800a9ca:	b29b      	uxth	r3, r3
 800a9cc:	e7d2      	b.n	800a974 <R3_2_SetADCSampPointSectX+0x28>
 800a9ce:	bf00      	nop
 800a9d0:	02000070 	.word	0x02000070

0800a9d4 <R3_2_TIMx_UP_IRQHandler>:
{
 800a9d4:	b4f0      	push	{r4, r5, r6, r7}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a9d6:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800a9da:	f890 407a 	ldrb.w	r4, [r0, #122]	@ 0x7a
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 800a9de:	685e      	ldr	r6, [r3, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a9e0:	681d      	ldr	r5, [r3, #0]
{
 800a9e2:	4601      	mov	r1, r0
 800a9e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800a9e8:	6b82      	ldr	r2, [r0, #56]	@ 0x38
    if (OPAMPParams != NULL)
 800a9ea:	b1d6      	cbz	r6, 800aa22 <R3_2_TIMx_UP_IRQHandler+0x4e>
 800a9ec:	ea4f 0c84 	mov.w	ip, r4, lsl #2
      while (0x0u != pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR)
 800a9f0:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d1fc      	bne.n	800a9f0 <R3_2_TIMx_UP_IRQHandler+0x1c>
      OpampConfig = OPAMPParams->OPAMPConfig1[pHandle->_Super.Sector];
 800a9f6:	eb06 030c 	add.w	r3, r6, ip
 800a9fa:	6b1f      	ldr	r7, [r3, #48]	@ 0x30
      if (OpampConfig != OPAMP_UNCHANGED)
 800a9fc:	f1b7 3fff 	cmp.w	r7, #4294967295
 800aa00:	d006      	beq.n	800aa10 <R3_2_TIMx_UP_IRQHandler+0x3c>
        operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 800aa02:	f856 6024 	ldr.w	r6, [r6, r4, lsl #2]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 800aa06:	6834      	ldr	r4, [r6, #0]
 800aa08:	f424 7486 	bic.w	r4, r4, #268	@ 0x10c
 800aa0c:	433c      	orrs	r4, r7
 800aa0e:	6034      	str	r4, [r6, #0]
      OpampConfig = OPAMPParams->OPAMPConfig2[pHandle->_Super.Sector];
 800aa10:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
      if (OpampConfig != OPAMP_UNCHANGED)
 800aa12:	1c66      	adds	r6, r4, #1
 800aa14:	d005      	beq.n	800aa22 <R3_2_TIMx_UP_IRQHandler+0x4e>
        operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 800aa16:	699e      	ldr	r6, [r3, #24]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 800aa18:	6833      	ldr	r3, [r6, #0]
 800aa1a:	f423 7386 	bic.w	r3, r3, #268	@ 0x10c
 800aa1e:	4323      	orrs	r3, r4
 800aa20:	6033      	str	r3, [r6, #0]
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800aa22:	f8b1 3096 	ldrh.w	r3, [r1, #150]	@ 0x96
 800aa26:	6e84      	ldr	r4, [r0, #104]	@ 0x68
 800aa28:	431c      	orrs	r4, r3
 800aa2a:	64d4      	str	r4, [r2, #76]	@ 0x4c
    pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800aa2c:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 800aa2e:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 800aa32:	4303      	orrs	r3, r0
 800aa34:	64d3      	str	r3, [r2, #76]	@ 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800aa36:	686b      	ldr	r3, [r5, #4]
 800aa38:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800aa3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800aa40:	2280      	movs	r2, #128	@ 0x80
 800aa42:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800aa46:	606b      	str	r3, [r5, #4]
}
 800aa48:	f101 0078 	add.w	r0, r1, #120	@ 0x78
 800aa4c:	bcf0      	pop	{r4, r5, r6, r7}
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800aa4e:	f8a1 2096 	strh.w	r2, [r1, #150]	@ 0x96
}
 800aa52:	4770      	bx	lr

0800aa54 <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 800aa54:	f890 107e 	ldrb.w	r1, [r0, #126]	@ 0x7e
{
 800aa58:	b410      	push	{r4}
  if (false == pHandle->_Super.RLDetectionMode)
 800aa5a:	2900      	cmp	r1, #0
 800aa5c:	d13d      	bne.n	800aada <R3_2_RLDetectionModeEnable+0x86>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800aa5e:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800aa62:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800aa64:	699a      	ldr	r2, [r3, #24]
 800aa66:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800aa6a:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 800aa6e:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800aa72:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800aa74:	6a1a      	ldr	r2, [r3, #32]
 800aa76:	f042 0201 	orr.w	r2, r2, #1
 800aa7a:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800aa7c:	6a1a      	ldr	r2, [r3, #32]
 800aa7e:	f022 0204 	bic.w	r2, r2, #4
 800aa82:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800aa84:	6359      	str	r1, [r3, #52]	@ 0x34
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 800aa86:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 800aa8a:	2a01      	cmp	r2, #1
 800aa8c:	d033      	beq.n	800aaf6 <R3_2_RLDetectionModeEnable+0xa2>
    else if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 800aa8e:	2a02      	cmp	r2, #2
 800aa90:	d10f      	bne.n	800aab2 <R3_2_RLDetectionModeEnable+0x5e>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800aa92:	699a      	ldr	r2, [r3, #24]
 800aa94:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800aa98:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 800aa9c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800aaa0:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800aaa2:	6a1a      	ldr	r2, [r3, #32]
 800aaa4:	f042 0210 	orr.w	r2, r2, #16
 800aaa8:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800aaaa:	6a1a      	ldr	r2, [r3, #32]
 800aaac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aab0:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800aab2:	69da      	ldr	r2, [r3, #28]
 800aab4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800aab8:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 800aabc:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800aac0:	61da      	str	r2, [r3, #28]
  CLEAR_BIT(TIMx->CCER, Channels);
 800aac2:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 800aac4:	f8d0 108c 	ldr.w	r1, [r0, #140]	@ 0x8c
 800aac8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aacc:	621a      	str	r2, [r3, #32]
 800aace:	6a1a      	ldr	r2, [r3, #32]
 800aad0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aad4:	621a      	str	r2, [r3, #32]
 800aad6:	f8c0 1088 	str.w	r1, [r0, #136]	@ 0x88
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 800aada:	4b0f      	ldr	r3, [pc, #60]	@ (800ab18 <R3_2_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 800aadc:	490f      	ldr	r1, [pc, #60]	@ (800ab1c <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800aade:	4a10      	ldr	r2, [pc, #64]	@ (800ab20 <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 800aae0:	4c10      	ldr	r4, [pc, #64]	@ (800ab24 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 800aae2:	6103      	str	r3, [r0, #16]
  pHandle->_Super.RLDetectionMode = true;
 800aae4:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 800aae6:	6004      	str	r4, [r0, #0]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800aae8:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 800aaec:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 800aaf0:	f880 307e 	strb.w	r3, [r0, #126]	@ 0x7e
}
 800aaf4:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800aaf6:	699a      	ldr	r2, [r3, #24]
 800aaf8:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800aafc:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 800ab00:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ab04:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 800ab06:	6a1a      	ldr	r2, [r3, #32]
 800ab08:	f022 0210 	bic.w	r2, r2, #16
 800ab0c:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 800ab0e:	6a1a      	ldr	r2, [r3, #32]
 800ab10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ab14:	621a      	str	r2, [r3, #32]
}
 800ab16:	e7cc      	b.n	800aab2 <R3_2_RLDetectionModeEnable+0x5e>
 800ab18:	0800a50d 	.word	0x0800a50d
 800ab1c:	0800a375 	.word	0x0800a375
 800ab20:	0800a2a5 	.word	0x0800a2a5
 800ab24:	0800a321 	.word	0x0800a321

0800ab28 <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 800ab28:	f890 307e 	ldrb.w	r3, [r0, #126]	@ 0x7e
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d03d      	beq.n	800abac <R3_2_RLDetectionModeDisable+0x84>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800ab30:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 800ab34:	f8b0 1094 	ldrh.w	r1, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800ab38:	681b      	ldr	r3, [r3, #0]
{
 800ab3a:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ab3c:	699a      	ldr	r2, [r3, #24]
 800ab3e:	4c40      	ldr	r4, [pc, #256]	@ (800ac40 <R3_2_RLDetectionModeDisable+0x118>)
 800ab40:	4022      	ands	r2, r4
 800ab42:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800ab46:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800ab48:	6a1a      	ldr	r2, [r3, #32]
 800ab4a:	f042 0201 	orr.w	r2, r2, #1
 800ab4e:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 800ab50:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 800ab54:	2a01      	cmp	r2, #1
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 800ab56:	ea4f 0151 	mov.w	r1, r1, lsr #1
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 800ab5a:	d028      	beq.n	800abae <R3_2_RLDetectionModeDisable+0x86>
    else if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 800ab5c:	2a02      	cmp	r2, #2
 800ab5e:	d04a      	beq.n	800abf6 <R3_2_RLDetectionModeDisable+0xce>
  WRITE_REG(TIMx->CCR1, CompareValue);
 800ab60:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ab62:	699a      	ldr	r2, [r3, #24]
 800ab64:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800ab68:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 800ab6c:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 800ab70:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800ab72:	6a1a      	ldr	r2, [r3, #32]
 800ab74:	f042 0210 	orr.w	r2, r2, #16
 800ab78:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800ab7a:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ab7c:	69da      	ldr	r2, [r3, #28]
 800ab7e:	4022      	ands	r2, r4
 800ab80:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800ab84:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 800ab86:	6a1a      	ldr	r2, [r3, #32]
 800ab88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ab8c:	621a      	str	r2, [r3, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 800ab8e:	4a2d      	ldr	r2, [pc, #180]	@ (800ac44 <R3_2_RLDetectionModeDisable+0x11c>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 800ab90:	63d9      	str	r1, [r3, #60]	@ 0x3c
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 800ab92:	492d      	ldr	r1, [pc, #180]	@ (800ac48 <R3_2_RLDetectionModeDisable+0x120>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 800ab94:	6002      	str	r2, [r0, #0]
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800ab96:	4a2d      	ldr	r2, [pc, #180]	@ (800ac4c <R3_2_RLDetectionModeDisable+0x124>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 800ab98:	4c2d      	ldr	r4, [pc, #180]	@ (800ac50 <R3_2_RLDetectionModeDisable+0x128>)
 800ab9a:	6104      	str	r4, [r0, #16]
    pHandle->_Super.RLDetectionMode = false;
 800ab9c:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800ab9e:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 800aba2:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 800aba6:	f880 307e 	strb.w	r3, [r0, #126]	@ 0x7e
}
 800abaa:	4770      	bx	lr
 800abac:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 800abae:	6a1a      	ldr	r2, [r3, #32]
 800abb0:	f042 0204 	orr.w	r2, r2, #4
 800abb4:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800abb6:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800abb8:	699a      	ldr	r2, [r3, #24]
 800abba:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800abbe:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 800abc2:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 800abc6:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800abc8:	6a1a      	ldr	r2, [r3, #32]
 800abca:	f042 0210 	orr.w	r2, r2, #16
 800abce:	621a      	str	r2, [r3, #32]
 800abd0:	6a1a      	ldr	r2, [r3, #32]
 800abd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800abd6:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800abd8:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800abda:	69da      	ldr	r2, [r3, #28]
 800abdc:	4022      	ands	r2, r4
 800abde:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800abe2:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 800abe4:	6a1a      	ldr	r2, [r3, #32]
 800abe6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800abea:	621a      	str	r2, [r3, #32]
 800abec:	6a1a      	ldr	r2, [r3, #32]
 800abee:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800abf2:	621a      	str	r2, [r3, #32]
}
 800abf4:	e7cb      	b.n	800ab8e <R3_2_RLDetectionModeDisable+0x66>
  CLEAR_BIT(TIMx->CCER, Channels);
 800abf6:	6a1a      	ldr	r2, [r3, #32]
 800abf8:	f022 0204 	bic.w	r2, r2, #4
 800abfc:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800abfe:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ac00:	699a      	ldr	r2, [r3, #24]
 800ac02:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800ac06:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 800ac0a:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 800ac0e:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800ac10:	6a1a      	ldr	r2, [r3, #32]
 800ac12:	f042 0210 	orr.w	r2, r2, #16
 800ac16:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800ac18:	6a1a      	ldr	r2, [r3, #32]
 800ac1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac1e:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800ac20:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ac22:	69da      	ldr	r2, [r3, #28]
 800ac24:	4022      	ands	r2, r4
 800ac26:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800ac2a:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 800ac2c:	6a1a      	ldr	r2, [r3, #32]
 800ac2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ac32:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800ac34:	6a1a      	ldr	r2, [r3, #32]
 800ac36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac3a:	621a      	str	r2, [r3, #32]
}
 800ac3c:	e7a7      	b.n	800ab8e <R3_2_RLDetectionModeDisable+0x66>
 800ac3e:	bf00      	nop
 800ac40:	fffeff8c 	.word	0xfffeff8c
 800ac44:	08009fb1 	.word	0x08009fb1
 800ac48:	0800a211 	.word	0x0800a211
 800ac4c:	0800a2a5 	.word	0x0800a2a5
 800ac50:	0800a425 	.word	0x0800a425

0800ac54 <R3_2_RLDetectionModeSetDuty>:
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800ac54:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 800ac58:	f8b0 c094 	ldrh.w	ip, [r0, #148]	@ 0x94
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800ac5c:	6812      	ldr	r2, [r2, #0]
{
 800ac5e:	4603      	mov	r3, r0
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ac60:	69d0      	ldr	r0, [r2, #28]
 800ac62:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 800ac66:	fb0c f101 	mul.w	r1, ip, r1
 800ac6a:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
{
 800ac6e:	b410      	push	{r4}
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 800ac70:	0c09      	lsrs	r1, r1, #16
    pHandle->ADCRegularLocked = true;
 800ac72:	2401      	movs	r4, #1
 800ac74:	f440 40e0 	orr.w	r0, r0, #28672	@ 0x7000
 800ac78:	f883 40a0 	strb.w	r4, [r3, #160]	@ 0xa0
    pHandle->_Super.CntPhA = (uint16_t)val;
 800ac7c:	f8a3 1050 	strh.w	r1, [r3, #80]	@ 0x50
 800ac80:	61d0      	str	r0, [r2, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 800ac82:	f8b3 0074 	ldrh.w	r0, [r3, #116]	@ 0x74
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 800ac86:	f8b3 4076 	ldrh.w	r4, [r3, #118]	@ 0x76
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 800ac8a:	ebac 0000 	sub.w	r0, ip, r0
  WRITE_REG(TIMx->CCR4, CompareValue);
 800ac8e:	6410      	str	r0, [r2, #64]	@ 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 800ac90:	63d4      	str	r4, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 800ac92:	6351      	str	r1, [r2, #52]	@ 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800ac94:	6851      	ldr	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800ac96:	f8b3 0056 	ldrh.w	r0, [r3, #86]	@ 0x56
 800ac9a:	f021 7100 	bic.w	r1, r1, #33554432	@ 0x2000000
 800ac9e:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
    pHdl->Sector = SECTOR_4;
 800aca2:	f04f 0c03 	mov.w	ip, #3
 800aca6:	f041 0170 	orr.w	r1, r1, #112	@ 0x70
 800acaa:	6051      	str	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800acac:	2801      	cmp	r0, #1
    pHdl->Sector = SECTOR_4;
 800acae:	f883 c07a 	strb.w	ip, [r3, #122]	@ 0x7a
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800acb2:	6852      	ldr	r2, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800acb4:	d007      	beq.n	800acc6 <R3_2_RLDetectionModeSetDuty+0x72>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800acb6:	4b07      	ldr	r3, [pc, #28]	@ (800acd4 <R3_2_RLDetectionModeSetDuty+0x80>)
}
 800acb8:	f85d 4b04 	ldr.w	r4, [sp], #4
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800acbc:	421a      	tst	r2, r3
 800acbe:	bf14      	ite	ne
 800acc0:	2001      	movne	r0, #1
 800acc2:	2000      	moveq	r0, #0
}
 800acc4:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 800acc6:	2200      	movs	r2, #0
}
 800acc8:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.SWerror = 0U;
 800accc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800acd0:	4770      	bx	lr
 800acd2:	bf00      	nop
 800acd4:	02000070 	.word	0x02000070

0800acd8 <R3_2_RLTurnOnLowSidesAndStart>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800acd8:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800acdc:	681b      	ldr	r3, [r3, #0]

    pHandle->ADCRegularLocked=true;
 800acde:	2101      	movs	r1, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800ace0:	f06f 0201 	mvn.w	r2, #1
{
 800ace4:	b430      	push	{r4, r5}
    pHandle->ADCRegularLocked=true;
 800ace6:	f880 10a0 	strb.w	r1, [r0, #160]	@ 0xa0
 800acea:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800acec:	691a      	ldr	r2, [r3, #16]
 800acee:	07d1      	lsls	r1, r2, #31
 800acf0:	d5fc      	bpl.n	800acec <R3_2_RLTurnOnLowSidesAndStart+0x14>
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH2(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH3(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 800acf2:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  WRITE_REG(TIMx->CCR1, CompareValue);
 800acf6:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800acf8:	f06f 0401 	mvn.w	r4, #1
 800acfc:	3a05      	subs	r2, #5
 800acfe:	611c      	str	r4, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800ad00:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800ad02:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800ad04:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 800ad06:	641a      	str	r2, [r3, #64]	@ 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800ad08:	691a      	ldr	r2, [r3, #16]
 800ad0a:	07d2      	lsls	r2, r2, #31
 800ad0c:	d5fc      	bpl.n	800ad08 <R3_2_RLTurnOnLowSidesAndStart+0x30>
    {
      /* Nothing to do */
    }

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 800ad0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ad10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ad14:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800ad16:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ad18:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ad1c:	645a      	str	r2, [r3, #68]	@ 0x44
    LL_TIM_EnableAllOutputs (TIMx);

    if (ES_GPIO == pHandle->_Super.LowSideOutputs )
 800ad1e:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 800ad22:	2a02      	cmp	r2, #2
 800ad24:	d00c      	beq.n	800ad40 <R3_2_RLTurnOnLowSidesAndStart+0x68>
    else
    {
      /* Nothing to do */
    }

    pHdl->Sector = SECTOR_4;
 800ad26:	2203      	movs	r2, #3
 800ad28:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
  SET_BIT(TIMx->CCER, Channels);
 800ad2c:	6a1a      	ldr	r2, [r3, #32]
 800ad2e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ad32:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800ad34:	68da      	ldr	r2, [r3, #12]
 800ad36:	f042 0201 	orr.w	r2, r2, #1

    LL_TIM_EnableIT_UPDATE(TIMx);
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800ad3a:	bc30      	pop	{r4, r5}
 800ad3c:	60da      	str	r2, [r3, #12]
 800ad3e:	4770      	bx	lr
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800ad40:	e9d0 410f 	ldrd	r4, r1, [r0, #60]	@ 0x3c
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800ad44:	f8b0 5048 	ldrh.w	r5, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800ad48:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  WRITE_REG(GPIOx->BSRR, PinMask);
 800ad4a:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800ad4c:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
 800ad50:	618c      	str	r4, [r1, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800ad52:	f8b0 104c 	ldrh.w	r1, [r0, #76]	@ 0x4c
 800ad56:	6191      	str	r1, [r2, #24]
}
 800ad58:	e7e5      	b.n	800ad26 <R3_2_RLTurnOnLowSidesAndStart+0x4e>
 800ad5a:	bf00      	nop

0800ad5c <RVBS_Clear>:
  * @brief  It clears bus voltage FW variable containing average bus voltage
  *         value.
  * @param  pHandle related RDivider_Handle_t
  */
__weak void RVBS_Clear(RDivider_Handle_t *pHandle)
{
 800ad5c:	b510      	push	{r4, lr}
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 800ad5e:	8a42      	ldrh	r2, [r0, #18]
 800ad60:	f8b0 e00c 	ldrh.w	lr, [r0, #12]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800ad64:	8943      	ldrh	r3, [r0, #10]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 800ad66:	4496      	add	lr, r2
 800ad68:	ea4f 0e5e 	mov.w	lr, lr, lsr #1
 800ad6c:	2400      	movs	r4, #0
 800ad6e:	f36e 040f 	bfi	r4, lr, #0, #16
 800ad72:	f36e 441f 	bfi	r4, lr, #16, #16
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800ad76:	b153      	cbz	r3, 800ad8e <RVBS_Clear+0x32>
 800ad78:	6942      	ldr	r2, [r0, #20]
    {
      pHandle->aBuffer[index] = aux;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	3a02      	subs	r2, #2
 800ad7e:	f822 ef02 	strh.w	lr, [r2, #2]!
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800ad82:	3301      	adds	r3, #1
 800ad84:	f8b0 c00a 	ldrh.w	ip, [r0, #10]
 800ad88:	b299      	uxth	r1, r3
 800ad8a:	458c      	cmp	ip, r1
 800ad8c:	d8f7      	bhi.n	800ad7e <RVBS_Clear+0x22>
    }
    pHandle->_Super.LatestConv = aux;
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 800ad8e:	2300      	movs	r3, #0
    pHandle->_Super.LatestConv = aux;
 800ad90:	6044      	str	r4, [r0, #4]
    pHandle->index = 0U;
 800ad92:	7643      	strb	r3, [r0, #25]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 800ad94:	bd10      	pop	{r4, pc}
 800ad96:	bf00      	nop

0800ad98 <RVBS_Init>:
{
 800ad98:	b508      	push	{r3, lr}
    RVBS_Clear(pHandle);
 800ad9a:	f7ff ffdf 	bl	800ad5c <RVBS_Clear>
}
 800ad9e:	bd08      	pop	{r3, pc}

0800ada0 <RVBS_CheckFaultState>:
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 800ada0:	8982      	ldrh	r2, [r0, #12]
 800ada2:	89c1      	ldrh	r1, [r0, #14]
	{
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 800ada4:	88c3      	ldrh	r3, [r0, #6]
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 800ada6:	428a      	cmp	r2, r1
 800ada8:	d010      	beq.n	800adcc <RVBS_CheckFaultState+0x2c>
      }
	}
    else
    {
      /* If both thresholds are different, hysteresis feature is used (Brake mode) */
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 800adaa:	f8b0 c012 	ldrh.w	ip, [r0, #18]
 800adae:	459c      	cmp	ip, r3
 800adb0:	d80a      	bhi.n	800adc8 <RVBS_CheckFaultState+0x28>
{
 800adb2:	b410      	push	{r4}
      {
        fault = MC_UNDER_VOLT;
      }
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 800adb4:	7c04      	ldrb	r4, [r0, #16]
 800adb6:	b994      	cbnz	r4, 800adde <RVBS_CheckFaultState+0x3e>
      {
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 800adb8:	4299      	cmp	r1, r3
 800adba:	d914      	bls.n	800ade6 <RVBS_CheckFaultState+0x46>
        {
          pHandle->OverVoltageHysteresisUpDir = true;
 800adbc:	2301      	movs	r3, #1
 800adbe:	7403      	strb	r3, [r0, #16]
        {
          pHandle->OverVoltageHysteresisUpDir = false;
          fault = MC_OVER_VOLT;
        }
        else{
          fault = MC_NO_ERROR;
 800adc0:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 800adc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adc6:	4770      	bx	lr
        fault = MC_UNDER_VOLT;
 800adc8:	2004      	movs	r0, #4
 800adca:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 800adcc:	429a      	cmp	r2, r3
 800adce:	d30c      	bcc.n	800adea <RVBS_CheckFaultState+0x4a>
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 800add0:	8a40      	ldrh	r0, [r0, #18]
 800add2:	4298      	cmp	r0, r3
 800add4:	bf94      	ite	ls
 800add6:	2000      	movls	r0, #0
 800add8:	2001      	movhi	r0, #1
 800adda:	0080      	lsls	r0, r0, #2
 800addc:	4770      	bx	lr
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 800adde:	429a      	cmp	r2, r3
 800ade0:	d2ee      	bcs.n	800adc0 <RVBS_CheckFaultState+0x20>
          pHandle->OverVoltageHysteresisUpDir = false;
 800ade2:	2300      	movs	r3, #0
 800ade4:	7403      	strb	r3, [r0, #16]
          fault = MC_OVER_VOLT;
 800ade6:	2002      	movs	r0, #2
 800ade8:	e7eb      	b.n	800adc2 <RVBS_CheckFaultState+0x22>
 800adea:	2002      	movs	r0, #2
}
 800adec:	4770      	bx	lr
 800adee:	bf00      	nop

0800adf0 <RVBS_CalcAvVbus>:
{
 800adf0:	b538      	push	{r3, r4, r5, lr}
    if (0xFFFFU == hAux)
 800adf2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800adf6:	4299      	cmp	r1, r3
{
 800adf8:	4604      	mov	r4, r0
    if (0xFFFFU == hAux)
 800adfa:	d021      	beq.n	800ae40 <RVBS_CalcAvVbus+0x50>
      pHandle->aBuffer[pHandle->index] = hAux;
 800adfc:	6943      	ldr	r3, [r0, #20]
 800adfe:	7e45      	ldrb	r5, [r0, #25]
 800ae00:	f823 1015 	strh.w	r1, [r3, r5, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800ae04:	f8b0 e00a 	ldrh.w	lr, [r0, #10]
 800ae08:	f01e 02ff 	ands.w	r2, lr, #255	@ 0xff
 800ae0c:	d00d      	beq.n	800ae2a <RVBS_CalcAvVbus+0x3a>
 800ae0e:	3a01      	subs	r2, #1
 800ae10:	b2d2      	uxtb	r2, r2
 800ae12:	eb03 0042 	add.w	r0, r3, r2, lsl #1
 800ae16:	3b02      	subs	r3, #2
      wtemp = 0u;
 800ae18:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 800ae1a:	f833 cf02 	ldrh.w	ip, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800ae1e:	4298      	cmp	r0, r3
        wtemp += pHandle->aBuffer[i];
 800ae20:	4462      	add	r2, ip
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800ae22:	d1fa      	bne.n	800ae1a <RVBS_CalcAvVbus+0x2a>
      wtemp /= pHandle->LowPassFilterBW;
 800ae24:	fbb2 f2fe 	udiv	r2, r2, lr
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 800ae28:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 800ae2a:	f10e 3eff 	add.w	lr, lr, #4294967295
 800ae2e:	4575      	cmp	r5, lr
        pHandle->index++;
 800ae30:	bf34      	ite	cc
 800ae32:	3501      	addcc	r5, #1
        pHandle->index = 0U;
 800ae34:	2300      	movcs	r3, #0
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 800ae36:	80e2      	strh	r2, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 800ae38:	80a1      	strh	r1, [r4, #4]
        pHandle->index++;
 800ae3a:	bf34      	ite	cc
 800ae3c:	7665      	strbcc	r5, [r4, #25]
        pHandle->index = 0U;
 800ae3e:	7663      	strbcs	r3, [r4, #25]
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 800ae40:	4620      	mov	r0, r4
 800ae42:	f7ff ffad 	bl	800ada0 <RVBS_CheckFaultState>
 800ae46:	8120      	strh	r0, [r4, #8]
}
 800ae48:	bd38      	pop	{r3, r4, r5, pc}
 800ae4a:	bf00      	nop

0800ae4c <REMNG_Init>:
  }
  else
  {
#endif
    pHandle->Ext = 0;
    pHandle->TargetFinal = 0;
 800ae4c:	2300      	movs	r3, #0
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 800ae4e:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 800ae50:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 800ae54:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 800ae58:	6142      	str	r2, [r0, #20]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
}
 800ae5a:	4770      	bx	lr

0800ae5c <REMNG_Calc>:
  else
  {
#endif
    int32_t current_ref;

    current_ref = pHandle->Ext;
 800ae5c:	e9d0 2102 	ldrd	r2, r1, [r0, #8]

    /* Update the variable and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 800ae60:	2901      	cmp	r1, #1
{
 800ae62:	b410      	push	{r4}
 800ae64:	4603      	mov	r3, r0
      pHandle->RampRemainingStep --;
    }
    else if (1U == pHandle->RampRemainingStep)
    {
      /* Set the backup value of TargetFinal */
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 800ae66:	6944      	ldr	r4, [r0, #20]
    if (pHandle->RampRemainingStep > 1U)
 800ae68:	d909      	bls.n	800ae7e <REMNG_Calc+0x22>
      current_ref += pHandle->IncDecAmount;
 800ae6a:	6900      	ldr	r0, [r0, #16]
      pHandle->RampRemainingStep --;
 800ae6c:	3901      	subs	r1, #1
      current_ref += pHandle->IncDecAmount;
 800ae6e:	4402      	add	r2, r0
      pHandle->RampRemainingStep --;
 800ae70:	60d9      	str	r1, [r3, #12]
    {
      /* Do nothing */
    }

    pHandle->Ext = current_ref;
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 800ae72:	fb92 f0f4 	sdiv	r0, r2, r4
    pHandle->Ext = current_ref;
 800ae76:	609a      	str	r2, [r3, #8]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (ret_val);
}
 800ae78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae7c:	4770      	bx	lr
    else if (1U == pHandle->RampRemainingStep)
 800ae7e:	d005      	beq.n	800ae8c <REMNG_Calc+0x30>
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 800ae80:	fb92 f0f4 	sdiv	r0, r2, r4
}
 800ae84:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->Ext = current_ref;
 800ae88:	609a      	str	r2, [r3, #8]
}
 800ae8a:	4770      	bx	lr
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 800ae8c:	6840      	ldr	r0, [r0, #4]
 800ae8e:	fb04 f200 	mul.w	r2, r4, r0
      pHandle->RampRemainingStep = 0U;
 800ae92:	2100      	movs	r1, #0
}
 800ae94:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->RampRemainingStep = 0U;
 800ae98:	60d9      	str	r1, [r3, #12]
    pHandle->Ext = current_ref;
 800ae9a:	609a      	str	r2, [r3, #8]
}
 800ae9c:	4770      	bx	lr
 800ae9e:	bf00      	nop

0800aea0 <REMNG_RampCompleted>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (0U == pHandle->RampRemainingStep)
 800aea0:	68c0      	ldr	r0, [r0, #12]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (retVal);

}
 800aea2:	fab0 f080 	clz	r0, r0
 800aea6:	0940      	lsrs	r0, r0, #5
 800aea8:	4770      	bx	lr
 800aeaa:	bf00      	nop

0800aeac <getScalingFactor>:
  int32_t aux;
  uint8_t i;

  if (Target < 0)
  {
    aux = -Target;
 800aeac:	2800      	cmp	r0, #0
 800aeae:	bfb8      	it	lt
 800aeb0:	4240      	neglt	r0, r0
    TargetAbs = (uint32_t)Target;
  }
  for (i = 1U; i < 32U; i++)
  {
    uint32_t limit = (((uint32_t)1) << (31U - i));
    if (TargetAbs >= limit)
 800aeb2:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800aeb6:	d213      	bcs.n	800aee0 <getScalingFactor+0x34>
 800aeb8:	2302      	movs	r3, #2
    uint32_t limit = (((uint32_t)1) << (31U - i));
 800aeba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800aebe:	e001      	b.n	800aec4 <getScalingFactor+0x18>
  for (i = 1U; i < 32U; i++)
 800aec0:	2b20      	cmp	r3, #32
 800aec2:	d00a      	beq.n	800aeda <getScalingFactor+0x2e>
    uint32_t limit = (((uint32_t)1) << (31U - i));
 800aec4:	fa2c f203 	lsr.w	r2, ip, r3
    if (TargetAbs >= limit)
 800aec8:	4290      	cmp	r0, r2
 800aeca:	4619      	mov	r1, r3
 800aecc:	f103 0301 	add.w	r3, r3, #1
 800aed0:	d3f6      	bcc.n	800aec0 <getScalingFactor+0x14>
    else
    {
      /* Nothing to do */
    }
  }
  return (((uint32_t)1) << (i - 1U));
 800aed2:	3901      	subs	r1, #1
 800aed4:	2001      	movs	r0, #1
 800aed6:	4088      	lsls	r0, r1
 800aed8:	4770      	bx	lr
 800aeda:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800aede:	4770      	bx	lr
    if (TargetAbs >= limit)
 800aee0:	2001      	movs	r0, #1
}
 800aee2:	4770      	bx	lr

0800aee4 <REMNG_ExecRamp>:
{
 800aee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aee8:	4604      	mov	r4, r0
 800aeea:	460e      	mov	r6, r1
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 800aeec:	6880      	ldr	r0, [r0, #8]
 800aeee:	6963      	ldr	r3, [r4, #20]
    if (0U == Durationms)
 800aef0:	4615      	mov	r5, r2
 800aef2:	b962      	cbnz	r2, 800af0e <REMNG_ExecRamp+0x2a>
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 800aef4:	4608      	mov	r0, r1
 800aef6:	f7ff ffd9 	bl	800aeac <getScalingFactor>
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 800aefa:	fb00 f606 	mul.w	r6, r0, r6
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 800aefe:	6160      	str	r0, [r4, #20]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 800af00:	4628      	mov	r0, r5
      pHandle->IncDecAmount = 0;
 800af02:	e9c4 5003 	strd	r5, r0, [r4, #12]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 800af06:	60a6      	str	r6, [r4, #8]
}
 800af08:	2001      	movs	r0, #1
 800af0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 800af0e:	fb90 f8f3 	sdiv	r8, r0, r3
      uint32_t wScalingFactor = getScalingFactor(TargetFinal - current_ref);
 800af12:	eba1 0708 	sub.w	r7, r1, r8
 800af16:	4638      	mov	r0, r7
 800af18:	f7ff ffc8 	bl	800aeac <getScalingFactor>
 800af1c:	4682      	mov	sl, r0
      uint32_t wScalingFactor2 = getScalingFactor(current_ref);
 800af1e:	4640      	mov	r0, r8
 800af20:	f7ff ffc4 	bl	800aeac <getScalingFactor>
 800af24:	4681      	mov	r9, r0
      uint32_t wScalingFactor3 = getScalingFactor(TargetFinal);
 800af26:	4630      	mov	r0, r6
 800af28:	f7ff ffc0 	bl	800aeac <getScalingFactor>
      if (wScalingFactor <  wScalingFactor2)
 800af2c:	45ca      	cmp	sl, r9
 800af2e:	d318      	bcc.n	800af62 <REMNG_ExecRamp+0x7e>
        if (wScalingFactor2 < wScalingFactor3)
 800af30:	4548      	cmp	r0, r9
 800af32:	bf28      	it	cs
 800af34:	4648      	movcs	r0, r9
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 800af36:	fb08 f300 	mul.w	r3, r8, r0
 800af3a:	60a3      	str	r3, [r4, #8]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 800af3c:	6823      	ldr	r3, [r4, #0]
      aux /= 1000U;
 800af3e:	4a0b      	ldr	r2, [pc, #44]	@ (800af6c <REMNG_ExecRamp+0x88>)
      pHandle->ScalingFactor = wScalingFactorMin;
 800af40:	6160      	str	r0, [r4, #20]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 800af42:	fb05 f303 	mul.w	r3, r5, r3
      aux /= 1000U;
 800af46:	fba2 2303 	umull	r2, r3, r2, r3
 800af4a:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 800af4c:	1c5d      	adds	r5, r3, #1
      aux1 = (TargetFinal - current_ref) * ((int32_t)pHandle->ScalingFactor);
 800af4e:	fb07 f000 	mul.w	r0, r7, r0
      pHandle->TargetFinal = TargetFinal;
 800af52:	6066      	str	r6, [r4, #4]
      aux1 /= ((int32_t)pHandle->RampRemainingStep);
 800af54:	fb90 f0f5 	sdiv	r0, r0, r5
      pHandle->IncDecAmount = 0;
 800af58:	e9c4 5003 	strd	r5, r0, [r4, #12]
}
 800af5c:	2001      	movs	r0, #1
 800af5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (wScalingFactor < wScalingFactor3)
 800af62:	4550      	cmp	r0, sl
 800af64:	bf28      	it	cs
 800af66:	4650      	movcs	r0, sl
 800af68:	e7e5      	b.n	800af36 <REMNG_ExecRamp+0x52>
 800af6a:	bf00      	nop
 800af6c:	10624dd3 	.word	0x10624dd3

0800af70 <RUC_Init>:
__weak void RUC_Init(RevUpCtrl_Handle_t *pHandle,
                     SpeednTorqCtrl_Handle_t *pSTC,
                     VirtualSpeedSensor_Handle_t *pVSS,
                     STO_Handle_t *pSNSL,
                     PWMC_Handle_t *pPWM)
{
 800af70:	b500      	push	{lr}
  {
#endif
    RevUpCtrl_PhaseParams_t *pRUCPhaseParams = &pHandle->ParamsData[0];
    uint8_t bPhase = 0U;

    pHandle->pSTC = pSTC;
 800af72:	6681      	str	r1, [r0, #104]	@ 0x68
    pHandle->EnteredZone1 = false;

    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
    {
      /* Dump HF data for now HF data are forced to 16 bits */
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 800af74:	6941      	ldr	r1, [r0, #20]
    pHandle->pSNSL = pSNSL;
 800af76:	e9c0 231b 	strd	r2, r3, [r0, #108]	@ 0x6c
    pHandle->OTFSCLowside = false;
 800af7a:	f04f 0c00 	mov.w	ip, #0
    pHandle->pPWM = pPWM;
 800af7e:	9b01      	ldr	r3, [sp, #4]
    pHandle->OTFSCLowside = false;
 800af80:	f8a0 c054 	strh.w	ip, [r0, #84]	@ 0x54
    pHandle->pPWM = pPWM;
 800af84:	6743      	str	r3, [r0, #116]	@ 0x74
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800af86:	b1f9      	cbz	r1, 800afc8 <RUC_Init+0x58>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 800af88:	688b      	ldr	r3, [r1, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800af8a:	b313      	cbz	r3, 800afd2 <RUC_Init+0x62>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 800af8c:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800af8e:	b31b      	cbz	r3, 800afd8 <RUC_Init+0x68>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 800af90:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800af92:	b323      	cbz	r3, 800afde <RUC_Init+0x6e>
 800af94:	689b      	ldr	r3, [r3, #8]
 800af96:	f04f 0c05 	mov.w	ip, #5
 800af9a:	2204      	movs	r2, #4
 800af9c:	b1b3      	cbz	r3, 800afcc <RUC_Init+0x5c>
    {
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;

      pHandle->bPhaseNbr = bPhase;

      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 800af9e:	8803      	ldrh	r3, [r0, #0]
 800afa0:	4910      	ldr	r1, [pc, #64]	@ (800afe4 <RUC_Init+0x74>)
 800afa2:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800afa6:	fb0e f303 	mul.w	r3, lr, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 800afaa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 800afae:	fba1 1303 	umull	r1, r3, r1, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 800afb2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800afb6:	2100      	movs	r1, #0
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 800afb8:	099b      	lsrs	r3, r3, #6
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 800afba:	6151      	str	r1, [r2, #20]
      pHandle->bPhaseNbr = bPhase;
 800afbc:	f880 c048 	strb.w	ip, [r0, #72]	@ 0x48
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 800afc0:	f880 3056 	strb.w	r3, [r0, #86]	@ 0x56
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 800afc4:	f85d fb04 	ldr.w	pc, [sp], #4
      bPhase++;
 800afc8:	f04f 0c01 	mov.w	ip, #1
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 800afcc:	f10c 32ff 	add.w	r2, ip, #4294967295
 800afd0:	e7e5      	b.n	800af9e <RUC_Init+0x2e>
      bPhase++;
 800afd2:	f04f 0c02 	mov.w	ip, #2
 800afd6:	e7f9      	b.n	800afcc <RUC_Init+0x5c>
 800afd8:	f04f 0c03 	mov.w	ip, #3
 800afdc:	e7f6      	b.n	800afcc <RUC_Init+0x5c>
 800afde:	f04f 0c04 	mov.w	ip, #4
 800afe2:	e7f3      	b.n	800afcc <RUC_Init+0x5c>
 800afe4:	10624dd3 	.word	0x10624dd3

0800afe8 <RUC_Clear>:
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  * @param  hMotorDirection: Rotor rotation direction.
  *         This parameter must be -1 or +1.
  */
__weak void RUC_Clear(RevUpCtrl_Handle_t *pHandle, int16_t hMotorDirection)
{
 800afe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afec:	4604      	mov	r4, r0

    pHandle->hDirection = hMotorDirection;
    pHandle->EnteredZone1 = false;

    /* Initializes the rev up stages counter */
    pHandle->bStageCnt = 0U;
 800afee:	2600      	movs	r6, #0
    VirtualSpeedSensor_Handle_t *pVSS = pHandle->pVSS;
 800aff0:	f8d0 806c 	ldr.w	r8, [r0, #108]	@ 0x6c
    pHandle->bStageCnt = 0U;
 800aff4:	f880 6058 	strb.w	r6, [r0, #88]	@ 0x58
    pHandle->bOTFRelCounter = 0U;
 800aff8:	f880 6053 	strb.w	r6, [r0, #83]	@ 0x53
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pSTC;
 800affc:	6ea7      	ldr	r7, [r4, #104]	@ 0x68
    pHandle->hDirection = hMotorDirection;
 800affe:	80c1      	strh	r1, [r0, #6]
    pHandle->OTFSCLowside = false;
 800b000:	f8a0 6054 	strh.w	r6, [r0, #84]	@ 0x54

    /* Calls the clear method of VSS */
    VSS_Clear(pVSS);
 800b004:	4640      	mov	r0, r8
{
 800b006:	460d      	mov	r5, r1
    VSS_Clear(pVSS);
 800b008:	f000 fc3e 	bl	800b888 <VSS_Clear>

    /* Sets the STC in torque mode */
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);
 800b00c:	2104      	movs	r1, #4
 800b00e:	4638      	mov	r0, r7
 800b010:	f000 f8e0 	bl	800b1d4 <STC_SetControlMode>

    /* Sets the mechanical starting angle of VSS */
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 800b014:	8863      	ldrh	r3, [r4, #2]
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800b016:	f898 2001 	ldrb.w	r2, [r8, #1]
 800b01a:	b2ad      	uxth	r5, r5
 800b01c:	fb13 f305 	smulbb	r3, r3, r5
 800b020:	b21b      	sxth	r3, r3
    pHandle->hElAngleAccu = hMecAngle;
 800b022:	f8a8 3030 	strh.w	r3, [r8, #48]	@ 0x30
    pHandle->_Super.hElAngle = hMecAngle;
 800b026:	f8a8 3004 	strh.w	r3, [r8, #4]

    /* Sets to zero the starting torque of STC */
    (void)STC_ExecRamp(pSTC, 0, 0U);
 800b02a:	4631      	mov	r1, r6
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800b02c:	fb93 f3f2 	sdiv	r3, r3, r2
 800b030:	4638      	mov	r0, r7
 800b032:	f8a8 3006 	strh.w	r3, [r8, #6]
 800b036:	4632      	mov	r2, r6
 800b038:	f000 f8d0 	bl	800b1dc <STC_ExecRamp>

    /* Gives the first command to STC and VSS */
    (void)STC_ExecRamp(pSTC, pPhaseParams->hFinalTorque * hMotorDirection, (uint32_t)(pPhaseParams->hDurationms));
 800b03c:	8a21      	ldrh	r1, [r4, #16]
 800b03e:	89a2      	ldrh	r2, [r4, #12]
 800b040:	fb11 f105 	smulbb	r1, r1, r5
 800b044:	b209      	sxth	r1, r1
 800b046:	4638      	mov	r0, r7
 800b048:	f000 f8c8 	bl	800b1dc <STC_ExecRamp>

    VSS_SetMecAcceleration(pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection, pPhaseParams->hDurationms);
 800b04c:	89e1      	ldrh	r1, [r4, #14]
 800b04e:	89a2      	ldrh	r2, [r4, #12]
 800b050:	fb11 f105 	smulbb	r1, r1, r5
 800b054:	b209      	sxth	r1, r1
 800b056:	4640      	mov	r0, r8
 800b058:	f000 fccc 	bl	800b9f4 <VSS_SetMecAcceleration>

    /* Compute hPhaseRemainingTicks */
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
 800b05c:	89a3      	ldrh	r3, [r4, #12]
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 800b05e:	8821      	ldrh	r1, [r4, #0]
                                              / 1000U );
 800b060:	4a06      	ldr	r2, [pc, #24]	@ (800b07c <RUC_Clear+0x94>)

    /* Set the next phases parameter pointer */
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5

    /* Timeout counter for PLL reset during OTF */
    pHandle->bResetPLLCnt = 0U;
 800b062:	f884 6057 	strb.w	r6, [r4, #87]	@ 0x57
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 800b066:	fb01 f303 	mul.w	r3, r1, r3
                                              / 1000U );
 800b06a:	fba2 2303 	umull	r2, r3, r2, r3
 800b06e:	099b      	lsrs	r3, r3, #6
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 800b070:	6962      	ldr	r2, [r4, #20]
 800b072:	60a2      	str	r2, [r4, #8]
    pHandle->hPhaseRemainingTicks++;
 800b074:	3301      	adds	r3, #1
 800b076:	80a3      	strh	r3, [r4, #4]
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 800b078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b07c:	10624dd3 	.word	0x10624dd3

0800b080 <RUC_Exec>:
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hPhaseRemainingTicks > 0U)
 800b080:	8883      	ldrh	r3, [r0, #4]
{
 800b082:	b510      	push	{r4, lr}
 800b084:	4604      	mov	r4, r0
    if (pHandle->hPhaseRemainingTicks > 0U)
 800b086:	bb4b      	cbnz	r3, 800b0dc <RUC_Exec+0x5c>
      /* Nothing to do */
    }

    if (0U == pHandle->hPhaseRemainingTicks)
    {
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 800b088:	68a0      	ldr	r0, [r4, #8]
 800b08a:	b330      	cbz	r0, 800b0da <RUC_Exec+0x5a>
      {
        /* If it becomes zero the current phase has been completed */
        /* Gives the next command to STC and VSS */
        (void)STC_ExecRamp(pHandle->pSTC, pHandle->pCurrentPhaseParams->hFinalTorque * pHandle->hDirection,
 800b08c:	8881      	ldrh	r1, [r0, #4]
 800b08e:	88e3      	ldrh	r3, [r4, #6]
 800b090:	8802      	ldrh	r2, [r0, #0]
 800b092:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 800b094:	fb11 f103 	smulbb	r1, r1, r3
 800b098:	b209      	sxth	r1, r1
 800b09a:	f000 f89f 	bl	800b1dc <STC_ExecRamp>
                           (uint32_t)(pHandle->pCurrentPhaseParams->hDurationms));

        VSS_SetMecAcceleration(pHandle->pVSS,
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 800b09e:	68a3      	ldr	r3, [r4, #8]
 800b0a0:	88e0      	ldrh	r0, [r4, #6]
 800b0a2:	8859      	ldrh	r1, [r3, #2]
        VSS_SetMecAcceleration(pHandle->pVSS,
 800b0a4:	881a      	ldrh	r2, [r3, #0]
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 800b0a6:	fb11 f100 	smulbb	r1, r1, r0
        VSS_SetMecAcceleration(pHandle->pVSS,
 800b0aa:	b209      	sxth	r1, r1
 800b0ac:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800b0ae:	f000 fca1 	bl	800b9f4 <VSS_SetMecAcceleration>
                               pHandle->pCurrentPhaseParams->hDurationms);

        /* Compute hPhaseRemainingTicks */
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 800b0b2:	68a2      	ldr	r2, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 800b0b4:	f8b4 c000 	ldrh.w	ip, [r4]
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 800b0b8:	8813      	ldrh	r3, [r2, #0]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 800b0ba:	490c      	ldr	r1, [pc, #48]	@ (800b0ec <RUC_Exec+0x6c>)
        pHandle->hPhaseRemainingTicks++;

        /* Set the next phases parameter pointer */
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 800b0bc:	6890      	ldr	r0, [r2, #8]

        /* Increases the rev up stages counter */
        pHandle->bStageCnt++;
 800b0be:	f894 2058 	ldrb.w	r2, [r4, #88]	@ 0x58
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 800b0c2:	60a0      	str	r0, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 800b0c4:	fb0c f303 	mul.w	r3, ip, r3
 800b0c8:	fba1 1303 	umull	r1, r3, r1, r3
 800b0cc:	099b      	lsrs	r3, r3, #6
        pHandle->hPhaseRemainingTicks++;
 800b0ce:	3301      	adds	r3, #1
        pHandle->bStageCnt++;
 800b0d0:	3201      	adds	r2, #1
        pHandle->hPhaseRemainingTicks++;
 800b0d2:	80a3      	strh	r3, [r4, #4]
        pHandle->bStageCnt++;
 800b0d4:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
  bool retVal = true;
 800b0d8:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 800b0da:	bd10      	pop	{r4, pc}
      pHandle->hPhaseRemainingTicks--;
 800b0dc:	3b01      	subs	r3, #1
 800b0de:	b29b      	uxth	r3, r3
 800b0e0:	8083      	strh	r3, [r0, #4]
    if (0U == pHandle->hPhaseRemainingTicks)
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d0d0      	beq.n	800b088 <RUC_Exec+0x8>
  bool retVal = true;
 800b0e6:	2001      	movs	r0, #1
}
 800b0e8:	bd10      	pop	{r4, pc}
 800b0ea:	bf00      	nop
 800b0ec:	10624dd3 	.word	0x10624dd3

0800b0f0 <RUC_FirstAccelerationStageReached>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (pHandle->bStageCnt >= pHandle->bFirstAccelerationStage)
 800b0f0:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 800b0f4:	f890 0049 	ldrb.w	r0, [r0, #73]	@ 0x49
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 800b0f8:	4282      	cmp	r2, r0
 800b0fa:	bf34      	ite	cc
 800b0fc:	2000      	movcc	r0, #0
 800b0fe:	2001      	movcs	r0, #1
 800b100:	4770      	bx	lr
 800b102:	bf00      	nop

0800b104 <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 800b104:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 800b108:	4770      	bx	lr
 800b10a:	bf00      	nop

0800b10c <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 800b10c:	f9b1 c000 	ldrsh.w	ip, [r1]
{
 800b110:	4603      	mov	r3, r0
 800b112:	b510      	push	{r4, lr}
    {
      hAux = -(*pMecSpeedUnit);
 800b114:	fa1f f18c 	uxth.w	r1, ip
    if (*pMecSpeedUnit < 0)
 800b118:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(*pMecSpeedUnit);
 800b11c:	bfb8      	it	lt
 800b11e:	4249      	neglt	r1, r1
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800b120:	f8b3 c016 	ldrh.w	ip, [r3, #22]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 800b124:	78c0      	ldrb	r0, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 800b126:	781a      	ldrb	r2, [r3, #0]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 800b128:	8a9c      	ldrh	r4, [r3, #20]
      hAux = -(*pMecSpeedUnit);
 800b12a:	bfb8      	it	lt
 800b12c:	b289      	uxthlt	r1, r1
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800b12e:	458c      	cmp	ip, r1
 800b130:	d818      	bhi.n	800b164 <SPD_IsMecSpeedReliable+0x58>
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 800b132:	f9b3 e012 	ldrsh.w	lr, [r3, #18]
    {
      hAux = -(pHandle->hMecAccelUnitP);
 800b136:	fa1f fc8e 	uxth.w	ip, lr
    if (pHandle->hMecAccelUnitP < 0)
 800b13a:	f1be 0f00 	cmp.w	lr, #0
      hAux = -(pHandle->hMecAccelUnitP);
 800b13e:	bfb8      	it	lt
 800b140:	f1cc 0c00 	rsblt	ip, ip, #0
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 800b144:	f8b3 e018 	ldrh.w	lr, [r3, #24]
      hAux = -(pHandle->hMecAccelUnitP);
 800b148:	bfb8      	it	lt
 800b14a:	fa1f fc8c 	uxthlt.w	ip, ip
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 800b14e:	45e6      	cmp	lr, ip
 800b150:	d308      	bcc.n	800b164 <SPD_IsMecSpeedReliable+0x58>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 800b152:	428c      	cmp	r4, r1
 800b154:	d306      	bcc.n	800b164 <SPD_IsMecSpeedReliable+0x58>
        /* Nothing to do */
      }
    }
    else
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 800b156:	4290      	cmp	r0, r2
 800b158:	d809      	bhi.n	800b16e <SPD_IsMecSpeedReliable+0x62>
      {
        /* Nothing to do */
      }
    }

    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 800b15a:	1a10      	subs	r0, r2, r0
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 800b15c:	701a      	strb	r2, [r3, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 800b15e:	bf18      	it	ne
 800b160:	2001      	movne	r0, #1
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 800b162:	bd10      	pop	{r4, pc}
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 800b164:	4290      	cmp	r0, r2
 800b166:	d9f8      	bls.n	800b15a <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber++;
 800b168:	3201      	adds	r2, #1
 800b16a:	b2d2      	uxtb	r2, r2
 800b16c:	e7f5      	b.n	800b15a <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber = 0u;
 800b16e:	2200      	movs	r2, #0
    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 800b170:	701a      	strb	r2, [r3, #0]
  bool SpeedSensorReliability = true;
 800b172:	2001      	movs	r0, #1
}
 800b174:	bd10      	pop	{r4, pc}
 800b176:	bf00      	nop

0800b178 <SPD_GetS16Speed>:
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
    wAux *= INT16_MAX;
 800b178:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 800b17c:	f9b0 2014 	ldrsh.w	r2, [r0, #20]
    wAux *= INT16_MAX;
 800b180:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 800b184:	fb93 f0f2 	sdiv	r0, r3, r2
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (tempValue);
}
 800b188:	b200      	sxth	r0, r0
 800b18a:	4770      	bx	lr

0800b18c <STC_Init>:
  * @retval none.
  *
  * - Called once right after object creation at initialization of the whole MC core.
  */
__weak void STC_Init(SpeednTorqCtrl_Handle_t *pHandle, PID_Handle_t *pPI, SpeednPosFdbk_Handle_t *SPD_Handle)
{
 800b18c:	b410      	push	{r4}
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 800b18e:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	@ 0x2c
    pHandle->PISpeed = pPI;
 800b192:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 800b194:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	@ 0x2e
    pHandle->Mode = pHandle->ModeDefault;
 800b198:	f890 402a 	ldrb.w	r4, [r0, #42]	@ 0x2a
 800b19c:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 800b19e:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 800b1a0:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 800b1a4:	0409      	lsls	r1, r1, #16
 800b1a6:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->SPD = SPD_Handle;
 800b1aa:	6142      	str	r2, [r0, #20]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800b1ac:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->TargetFinal = 0;
 800b1b0:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
 800b1b2:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 800b1b4:	6183      	str	r3, [r0, #24]
}
 800b1b6:	4770      	bx	lr

0800b1b8 <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 800b1b8:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800b1ba:	4770      	bx	lr

0800b1bc <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 800b1bc:	7803      	ldrb	r3, [r0, #0]
 800b1be:	2b03      	cmp	r3, #3
 800b1c0:	d000      	beq.n	800b1c4 <STC_Clear+0x8>
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800b1c2:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 800b1c4:	6900      	ldr	r0, [r0, #16]
 800b1c6:	2100      	movs	r1, #0
 800b1c8:	f7fe bdea 	b.w	8009da0 <PID_SetIntegralTerm>

0800b1cc <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 800b1cc:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop

0800b1d4 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 800b1d4:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 800b1d6:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 800b1d8:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800b1da:	4770      	bx	lr

0800b1dc <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 800b1dc:	b410      	push	{r4}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 800b1de:	7803      	ldrb	r3, [r0, #0]
 800b1e0:	2b04      	cmp	r3, #4
 800b1e2:	d019      	beq.n	800b218 <STC_ExecRamp+0x3c>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 800b1e4:	f8b0 c01e 	ldrh.w	ip, [r0, #30]
 800b1e8:	458c      	cmp	ip, r1
 800b1ea:	da03      	bge.n	800b1f4 <STC_ExecRamp+0x18>
 800b1ec:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 800b1ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1f2:	4770      	bx	lr
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 800b1f4:	f9b0 4024 	ldrsh.w	r4, [r0, #36]	@ 0x24
 800b1f8:	428c      	cmp	r4, r1
 800b1fa:	dcf7      	bgt.n	800b1ec <STC_ExecRamp+0x10>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 800b1fc:	8c04      	ldrh	r4, [r0, #32]
 800b1fe:	428c      	cmp	r4, r1
 800b200:	dd03      	ble.n	800b20a <STC_ExecRamp+0x2e>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 800b202:	f9b0 4022 	ldrsh.w	r4, [r0, #34]	@ 0x22
 800b206:	428c      	cmp	r4, r1
 800b208:	dbf0      	blt.n	800b1ec <STC_ExecRamp+0x10>
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 800b20a:	6844      	ldr	r4, [r0, #4]
      if (0U == hDurationms)
 800b20c:	b9aa      	cbnz	r2, 800b23a <STC_ExecRamp+0x5e>
        if (MCM_SPEED_MODE == pHandle->Mode)
 800b20e:	2b03      	cmp	r3, #3
 800b210:	d10a      	bne.n	800b228 <STC_ExecRamp+0x4c>
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 800b212:	0409      	lsls	r1, r1, #16
 800b214:	6041      	str	r1, [r0, #4]
 800b216:	e009      	b.n	800b22c <STC_ExecRamp+0x50>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 800b218:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800b21a:	428b      	cmp	r3, r1
 800b21c:	dbe6      	blt.n	800b1ec <STC_ExecRamp+0x10>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 800b21e:	f9b0 3028 	ldrsh.w	r3, [r0, #40]	@ 0x28
 800b222:	428b      	cmp	r3, r1
 800b224:	dce2      	bgt.n	800b1ec <STC_ExecRamp+0x10>
      if (0U == hDurationms)
 800b226:	b9e2      	cbnz	r2, 800b262 <STC_ExecRamp+0x86>
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 800b228:	0409      	lsls	r1, r1, #16
 800b22a:	6081      	str	r1, [r0, #8]
        pHandle->RampRemainingStep = 0U;
 800b22c:	2300      	movs	r3, #0
 800b22e:	60c3      	str	r3, [r0, #12]
        pHandle->IncDecAmount = 0;
 800b230:	6183      	str	r3, [r0, #24]
{
 800b232:	2001      	movs	r0, #1
}
 800b234:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b238:	4770      	bx	lr
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 800b23a:	ea4f 4c24 	mov.w	ip, r4, asr #16
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800b23e:	8b83      	ldrh	r3, [r0, #28]
        wAux /= 1000U;
 800b240:	4c09      	ldr	r4, [pc, #36]	@ (800b268 <STC_ExecRamp+0x8c>)
        pHandle->TargetFinal = hTargetFinal;
 800b242:	8041      	strh	r1, [r0, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800b244:	fb02 f303 	mul.w	r3, r2, r3
        wAux /= 1000U;
 800b248:	fba4 4303 	umull	r4, r3, r4, r3
 800b24c:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 800b24e:	3301      	adds	r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 800b250:	eba1 0c0c 	sub.w	ip, r1, ip
 800b254:	ea4f 420c 	mov.w	r2, ip, lsl #16
        pHandle->RampRemainingStep++;
 800b258:	60c3      	str	r3, [r0, #12]
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 800b25a:	fb92 f2f3 	sdiv	r2, r2, r3
        pHandle->IncDecAmount = wAux1;
 800b25e:	6182      	str	r2, [r0, #24]
 800b260:	e7e7      	b.n	800b232 <STC_ExecRamp+0x56>
  return ((int16_t)(pHandle->TorqueRef >> 16));
 800b262:	f9b0 c00a 	ldrsh.w	ip, [r0, #10]
 800b266:	e7ea      	b.n	800b23e <STC_ExecRamp+0x62>
 800b268:	10624dd3 	.word	0x10624dd3

0800b26c <STC_CalcTorqueReference>:
  * - Must be called at fixed time equal to hSTCFrequencyHz. It is called
  * passing as parameter the speed sensor used to perform the speed regulation.
  * - Called during START and ALIGNEMENT states of the MC state machine into MediumFrequencyTask.
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 800b26c:	b538      	push	{r3, r4, r5, lr}
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 800b26e:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 800b270:	68c3      	ldr	r3, [r0, #12]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 800b272:	2a04      	cmp	r2, #4
{
 800b274:	4604      	mov	r4, r0
    if (MCM_TORQUE_MODE == pHandle->Mode)
 800b276:	d012      	beq.n	800b29e <STC_CalcTorqueReference+0x32>
    if (pHandle->RampRemainingStep > 1U)
 800b278:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->SpeedRefUnitExt;
 800b27a:	6845      	ldr	r5, [r0, #4]
    if (pHandle->RampRemainingStep > 1U)
 800b27c:	d908      	bls.n	800b290 <STC_CalcTorqueReference+0x24>
    {
      /* Increment/decrement the reference value */
      wCurrentReference += pHandle->IncDecAmount;
 800b27e:	6981      	ldr	r1, [r0, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 800b280:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 800b282:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 800b284:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing */
    }

    if (MCM_SPEED_MODE == pHandle->Mode)
 800b286:	2a03      	cmp	r2, #3
 800b288:	d011      	beq.n	800b2ae <STC_CalcTorqueReference+0x42>
    else
    {
      pHandle->TorqueRef = wCurrentReference;
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 800b28a:	1428      	asrs	r0, r5, #16
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 800b28c:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 800b28e:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 800b290:	d1f9      	bne.n	800b286 <STC_CalcTorqueReference+0x1a>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800b292:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 800b296:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800b298:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 800b29a:	60c3      	str	r3, [r0, #12]
 800b29c:	e7f3      	b.n	800b286 <STC_CalcTorqueReference+0x1a>
    if (pHandle->RampRemainingStep > 1U)
 800b29e:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->TorqueRef;
 800b2a0:	6885      	ldr	r5, [r0, #8]
    if (pHandle->RampRemainingStep > 1U)
 800b2a2:	d911      	bls.n	800b2c8 <STC_CalcTorqueReference+0x5c>
      wCurrentReference += pHandle->IncDecAmount;
 800b2a4:	6982      	ldr	r2, [r0, #24]
      pHandle->RampRemainingStep--;
 800b2a6:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 800b2a8:	4415      	add	r5, r2
      pHandle->RampRemainingStep--;
 800b2aa:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 800b2ac:	e7ed      	b.n	800b28a <STC_CalcTorqueReference+0x1e>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 800b2ae:	6960      	ldr	r0, [r4, #20]
 800b2b0:	f7ff ff28 	bl	800b104 <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 800b2b4:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 800b2b8:	b209      	sxth	r1, r1
 800b2ba:	6920      	ldr	r0, [r4, #16]
 800b2bc:	f7fe fda4 	bl	8009e08 <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 800b2c0:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 800b2c2:	0405      	lsls	r5, r0, #16
 800b2c4:	60a5      	str	r5, [r4, #8]
}
 800b2c6:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 800b2c8:	d1df      	bne.n	800b28a <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800b2ca:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 800b2ce:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800b2d0:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 800b2d2:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 800b2d4:	e7d9      	b.n	800b28a <STC_CalcTorqueReference+0x1e>
 800b2d6:	bf00      	nop

0800b2d8 <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 800b2d8:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	@ 0x2c
 800b2dc:	4770      	bx	lr
 800b2de:	bf00      	nop

0800b2e0 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
}
 800b2e0:	f8d0 002e 	ldr.w	r0, [r0, #46]	@ 0x2e
{
 800b2e4:	b082      	sub	sp, #8
}
 800b2e6:	b002      	add	sp, #8
 800b2e8:	4770      	bx	lr
 800b2ea:	bf00      	nop

0800b2ec <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 800b2ec:	b510      	push	{r4, lr}
 800b2ee:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 800b2f0:	6940      	ldr	r0, [r0, #20]
 800b2f2:	f7ff ff07 	bl	800b104 <SPD_GetAvrgMecSpeedUnit>
 800b2f6:	0400      	lsls	r0, r0, #16
 800b2f8:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800b2fa:	bd10      	pop	{r4, pc}

0800b2fc <STO_PLL_CalcElAngle>:
  * @param  pInput: Pointer to the observer inputs structure.
  * @retval int16_t Rotor electrical angle (s16Degrees).
  */
//cstat !MISRAC2012-Rule-8.13
__weak int16_t STO_PLL_CalcElAngle(STO_PLL_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 800b2fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int16_t retValue;

  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 800b300:	4604      	mov	r4, r0
{
 800b302:	b089      	sub	sp, #36	@ 0x24
  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 800b304:	2800      	cmp	r0, #0
 800b306:	f000 80cf 	beq.w	800b4a8 <STO_PLL_CalcElAngle+0x1ac>
 800b30a:	2900      	cmp	r1, #0
 800b30c:	f000 80cf 	beq.w	800b4ae <STO_PLL_CalcElAngle+0x1b2>
    int16_t hIbeta_err;
    int16_t hRotor_Speed;
    int16_t hValfa;
    int16_t hVbeta;

    if (pHandle->wBemf_alfa_est > (((int32_t)pHandle->hF2) * INT16_MAX))
 800b310:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	@ 0x2e
 800b314:	6e87      	ldr	r7, [r0, #104]	@ 0x68
 800b316:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 800b31a:	429f      	cmp	r7, r3
 800b31c:	f340 80d1 	ble.w	800b4c2 <STO_PLL_CalcElAngle+0x1c6>
    {
      pHandle->wBemf_alfa_est = INT16_MAX * ((int32_t)pHandle->hF2);
 800b320:	6683      	str	r3, [r0, #104]	@ 0x68
 800b322:	461f      	mov	r7, r3
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800b324:	f8b4 511e 	ldrh.w	r5, [r4, #286]	@ 0x11e
#else
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 800b328:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800b32a:	fa47 f205 	asr.w	r2, r7, r5
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 800b32e:	42b3      	cmp	r3, r6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800b330:	9201      	str	r2, [sp, #4]
 800b332:	fa0f fe82 	sxth.w	lr, r2
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 800b336:	f2c0 80c1 	blt.w	800b4bc <STO_PLL_CalcElAngle+0x1c0>
    {
      pHandle->wBemf_beta_est = INT16_MAX * ((int32_t)pHandle->hF2);
    }
    else if (pHandle->wBemf_beta_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 800b33a:	425b      	negs	r3, r3
 800b33c:	429e      	cmp	r6, r3
 800b33e:	f340 80bd 	ble.w	800b4bc <STO_PLL_CalcElAngle+0x1c0>
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
#else
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800b342:	f9b4 302c 	ldrsh.w	r3, [r4, #44]	@ 0x2c
 800b346:	f8d4 9060 	ldr.w	r9, [r4, #96]	@ 0x60
 800b34a:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 800b34e:	fa46 f505 	asr.w	r5, r6, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800b352:	4599      	cmp	r9, r3
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 800b354:	fa0f fc85 	sxth.w	ip, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800b358:	f340 80b9 	ble.w	800b4ce <STO_PLL_CalcElAngle+0x1d2>
    {
      pHandle->Ialfa_est = INT16_MAX * ((int32_t)pHandle->hF1);
 800b35c:	6623      	str	r3, [r4, #96]	@ 0x60
 800b35e:	4699      	mov	r9, r3
    else
    {
      /* Nothing to do */
    }

    if (pHandle->Ibeta_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800b360:	f8d4 8064 	ldr.w	r8, [r4, #100]	@ 0x64
 800b364:	4543      	cmp	r3, r8
 800b366:	f2c0 80a6 	blt.w	800b4b6 <STO_PLL_CalcElAngle+0x1ba>
    {
      pHandle->Ibeta_est = INT16_MAX * ((int32_t)pHandle->hF1);
    }
    else if (pHandle->Ibeta_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 800b36a:	425b      	negs	r3, r3
 800b36c:	4598      	cmp	r8, r3
 800b36e:	f340 80a2 	ble.w	800b4b6 <STO_PLL_CalcElAngle+0x1ba>
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
#else
    hIbeta_err = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800b372:	88c8      	ldrh	r0, [r1, #6]

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800b374:	f8b1 a008 	ldrh.w	sl, [r1, #8]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800b378:	888b      	ldrh	r3, [r1, #4]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800b37a:	f8ad 0014 	strh.w	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
#else
    hValfa = (int16_t)(wAux / 65536);
#endif

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 800b37e:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800b382:	f8ad 3010 	strh.w	r3, [sp, #16]
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800b386:	f9b1 3000 	ldrsh.w	r3, [r1]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800b38a:	f8b4 211c 	ldrh.w	r2, [r4, #284]	@ 0x11c
    hAux = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    wAux = ((int32_t)pHandle->hC1) * hAux;
 800b38e:	f9b4 b020 	ldrsh.w	fp, [r4, #32]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800b392:	9904      	ldr	r1, [sp, #16]
    wAux = wAux * pHandle->hC6;
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
    wBemf_beta_est_Next -= wAux;

    /* Calls the PLL blockset */
    pHandle->hBemf_alfa_est = hAux_Alfa;
 800b394:	f8a4 e070 	strh.w	lr, [r4, #112]	@ 0x70
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 800b398:	fb0a f000 	mul.w	r0, sl, r0
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800b39c:	fb0a f303 	mul.w	r3, sl, r3
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800b3a0:	1400      	asrs	r0, r0, #16
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800b3a2:	141b      	asrs	r3, r3, #16
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800b3a4:	9003      	str	r0, [sp, #12]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800b3a6:	9805      	ldr	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800b3a8:	9302      	str	r3, [sp, #8]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800b3aa:	fa49 f302 	asr.w	r3, r9, r2
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 800b3ae:	fa48 f202 	asr.w	r2, r8, r2
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800b3b2:	eba2 0a00 	sub.w	sl, r2, r0
    wAux = ((int32_t)pHandle->hC1) * hAux;
 800b3b6:	fb12 f20b 	smulbb	r2, r2, fp
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 800b3ba:	eba8 0202 	sub.w	r2, r8, r2
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800b3be:	1a59      	subs	r1, r3, r1
    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 800b3c0:	f9b4 8022 	ldrsh.w	r8, [r4, #34]	@ 0x22
    wIalfa_est_Next += wAux;
 800b3c4:	9802      	ldr	r0, [sp, #8]
    pHandle->hBemf_beta_est = hAux_Beta;
 800b3c6:	f8a4 c072 	strh.w	ip, [r4, #114]	@ 0x72
    wAux = ((int32_t)pHandle->hC1) * hAux;
 800b3ca:	fb13 f30b 	smulbb	r3, r3, fp
    wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 800b3ce:	eba9 0303 	sub.w	r3, r9, r3
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800b3d2:	b209      	sxth	r1, r1
    wAux = ((int32_t)pHandle->hC5) * hValfa;
 800b3d4:	f9b4 9028 	ldrsh.w	r9, [r4, #40]	@ 0x28
    wIalfa_est_Next += wAux;
 800b3d8:	fb08 3301 	mla	r3, r8, r1, r3
    wIalfa_est_Next += wAux;
 800b3dc:	fb09 3300 	mla	r3, r9, r0, r3
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800b3e0:	fa0f fa8a 	sxth.w	sl, sl
    wIbeta_est_Next += wAux;
 800b3e4:	9803      	ldr	r0, [sp, #12]
    wIbeta_est_Next += wAux;
 800b3e6:	fb08 280a 	mla	r8, r8, sl, r2
    wIbeta_est_Next += wAux;
 800b3ea:	fb09 8800 	mla	r8, r9, r0, r8
    wAux = ((int32_t)pHandle->hC4) * hIalfa_err;
 800b3ee:	f9b4 0026 	ldrsh.w	r0, [r4, #38]	@ 0x26
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800b3f2:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
    wAux = wAux * pHandle->hC6;
 800b3f4:	f9b4 902a 	ldrsh.w	r9, [r4, #42]	@ 0x2a
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 800b3f8:	fb01 7100 	mla	r1, r1, r0, r7
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 800b3fc:	fb00 600a 	mla	r0, r0, sl, r6
    wAux = ((int32_t)pHandle->hC3) * hAux_Alfa;
 800b400:	f9b4 6024 	ldrsh.w	r6, [r4, #36]	@ 0x24
    wIalfa_est_Next -= wAux;
 800b404:	fb06 371e 	mls	r7, r6, lr, r3
    wIbeta_est_Next -= wAux;
 800b408:	fb06 861c 	mls	r6, r6, ip, r8
    wAux = (int32_t)hAux_Alfa >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800b40c:	fa4e fe02 	asr.w	lr, lr, r2
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800b410:	fa4c fc02 	asr.w	ip, ip, r2
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 800b414:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
    wAux = wAux * pHandle->hC6;
 800b418:	fb0e f309 	mul.w	r3, lr, r9
    wBemf_beta_est_Next -= wAux;
 800b41c:	fb03 0812 	mls	r8, r3, r2, r0

    if (0 == pHandle->hForcedDirection)
 800b420:	f994 3124 	ldrsb.w	r3, [r4, #292]	@ 0x124
    wAux = wAux * pHandle->hC6;
 800b424:	fb0c fc09 	mul.w	ip, ip, r9
    wBemf_alfa_est_Next += wAux;
 800b428:	fb0c 1902 	mla	r9, ip, r2, r1
    if (0 == pHandle->hForcedDirection)
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d154      	bne.n	800b4da <STO_PLL_CalcElAngle+0x1de>
    {
      /* We are in auxiliary mode, then rely on the speed detected */
      if(pHandle->_Super.hElSpeedDpp >= 0)
 800b430:	2a00      	cmp	r2, #0
 800b432:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 800b436:	bfa8      	it	ge
 800b438:	f04f 0a01 	movge.w	sl, #1
  int16_t hAux1;
  int16_t hAux2;
  int16_t hOutput;
  Trig_Components Local_Components;

  Local_Components = MCM_Trig_Functions(pHandle->_Super.hElAngle);
 800b43c:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 800b440:	f7f7 fabe 	bl	80029c0 <MCM_Trig_Functions>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 800b444:	9b01      	ldr	r3, [sp, #4]
    hAux_Beta = (int16_t)(hAux_Beta * wDirection);
 800b446:	fb15 f50a 	smulbb	r5, r5, sl
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 800b44a:	fb13 f30a 	smulbb	r3, r3, sl
    hRotor_Speed = STO_ExecutePLL(pHandle, hAux_Alfa, -hAux_Beta);
 800b44e:	426d      	negs	r5, r5

  /* Alfa & Beta BEMF multiplied by Cos & Sin */
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
  wBeta_Cos_tmp = ((int32_t )hBemf_beta_est) * ((int32_t )Local_Components.hCos);
 800b450:	fb10 f505 	smulbb	r5, r0, r5
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
 800b454:	fb10 f023 	smultb	r0, r0, r3
#else
  hAux2 = (int16_t)(wAlfa_Sin_tmp / 32768);
#endif

  /* Speed PI regulator */
  hOutput = PI_Controller(& pHandle->PIRegulator, (int32_t)(hAux1 ) - hAux2);
 800b458:	f340 31cf 	sbfx	r1, r0, #15, #16
 800b45c:	f345 35cf 	sbfx	r5, r5, #15, #16
 800b460:	1a69      	subs	r1, r5, r1
 800b462:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 800b466:	f7fe fccf 	bl	8009e08 <PI_Controller>
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 800b46a:	f894 30f4 	ldrb.w	r3, [r4, #244]	@ 0xf4
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 800b46e:	f894 210e 	ldrb.w	r2, [r4, #270]	@ 0x10e
    pHandle->_Super.InstantaneousElSpeedDpp = hRotor_Speed;
 800b472:	8220      	strh	r0, [r4, #16]
  bBuffer_index++;
 800b474:	3301      	adds	r3, #1
 800b476:	b2db      	uxtb	r3, r3
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 800b478:	429a      	cmp	r2, r3
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 800b47a:	bf12      	itee	ne
 800b47c:	461a      	movne	r2, r3
 800b47e:	2200      	moveq	r2, #0
    bBuffer_index = 0U;
 800b480:	4613      	moveq	r3, r2
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 800b482:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 800b486:	f9b2 1074 	ldrsh.w	r1, [r2, #116]	@ 0x74
 800b48a:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 800b48e:	f8a2 0074 	strh.w	r0, [r2, #116]	@ 0x74
  pHandle->Speed_Buffer_Index = bBuffer_index;
 800b492:	f884 30f4 	strb.w	r3, [r4, #244]	@ 0xf4
    pHandle->_Super.hElAngle += hRotor_Speed;
 800b496:	88a3      	ldrh	r3, [r4, #4]
    pHandle->Ialfa_est = wIalfa_est_Next;
 800b498:	6627      	str	r7, [r4, #96]	@ 0x60
    pHandle->_Super.hElAngle += hRotor_Speed;
 800b49a:	4418      	add	r0, r3
    pHandle->Ibeta_est = wIbeta_est_Next;
 800b49c:	e9c4 6919 	strd	r6, r9, [r4, #100]	@ 0x64
    pHandle->_Super.hElAngle += hRotor_Speed;
 800b4a0:	b200      	sxth	r0, r0
    pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 800b4a2:	f8c4 806c 	str.w	r8, [r4, #108]	@ 0x6c
    pHandle->_Super.hElAngle += hRotor_Speed;
 800b4a6:	80a0      	strh	r0, [r4, #4]
}
 800b4a8:	b009      	add	sp, #36	@ 0x24
 800b4aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    retValue = 0;
 800b4ae:	4608      	mov	r0, r1
}
 800b4b0:	b009      	add	sp, #36	@ 0x24
 800b4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pHandle->Ibeta_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 800b4b6:	6663      	str	r3, [r4, #100]	@ 0x64
 800b4b8:	4698      	mov	r8, r3
 800b4ba:	e75a      	b.n	800b372 <STO_PLL_CalcElAngle+0x76>
      pHandle->wBemf_beta_est = (-INT16_MAX * ((int32_t)pHandle->hF2));
 800b4bc:	66e3      	str	r3, [r4, #108]	@ 0x6c
 800b4be:	461e      	mov	r6, r3
 800b4c0:	e73f      	b.n	800b342 <STO_PLL_CalcElAngle+0x46>
    else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 800b4c2:	425a      	negs	r2, r3
 800b4c4:	4297      	cmp	r7, r2
      pHandle->wBemf_alfa_est = -INT16_MAX * ((int32_t)pHandle->hF2);
 800b4c6:	bfdc      	itt	le
 800b4c8:	6682      	strle	r2, [r0, #104]	@ 0x68
 800b4ca:	4617      	movle	r7, r2
 800b4cc:	e72a      	b.n	800b324 <STO_PLL_CalcElAngle+0x28>
    else if (pHandle->Ialfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 800b4ce:	425a      	negs	r2, r3
 800b4d0:	4591      	cmp	r9, r2
      pHandle->Ialfa_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 800b4d2:	bfdc      	itt	le
 800b4d4:	6622      	strle	r2, [r4, #96]	@ 0x60
 800b4d6:	4691      	movle	r9, r2
 800b4d8:	e742      	b.n	800b360 <STO_PLL_CalcElAngle+0x64>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 800b4da:	fa1f fa83 	uxth.w	sl, r3
 800b4de:	e7ad      	b.n	800b43c <STO_PLL_CalcElAngle+0x140>

0800b4e0 <STO_PLL_CalcAvrgMecSpeedUnit>:
{
 800b4e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i, bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 800b4e2:	f890 510e 	ldrb.w	r5, [r0, #270]	@ 0x10e
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b4e6:	2d00      	cmp	r5, #0
 800b4e8:	f000 809b 	beq.w	800b622 <STO_PLL_CalcAvrgMecSpeedUnit+0x142>
 800b4ec:	f100 0272 	add.w	r2, r0, #114	@ 0x72
 800b4f0:	eb02 0445 	add.w	r4, r2, r5, lsl #1
 800b4f4:	4613      	mov	r3, r2
    int32_t wAvrSpeed_dpp = (int32_t)0;
 800b4f6:	f04f 0c00 	mov.w	ip, #0
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 800b4fa:	f933 ef02 	ldrsh.w	lr, [r3, #2]!
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b4fe:	42a3      	cmp	r3, r4
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 800b500:	44f4      	add	ip, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b502:	d1fa      	bne.n	800b4fa <STO_PLL_CalcAvrgMecSpeedUnit+0x1a>
      wAvrSpeed_dpp = wAvrSpeed_dpp / ((int16_t)bSpeedBufferSizeUnit);
 800b504:	fb9c fef5 	sdiv	lr, ip, r5
    int32_t wAvrQuadraticError = 0;
 800b508:	f04f 0c00 	mov.w	ip, #0
      wError = ((int32_t)pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 800b50c:	f932 3f02 	ldrsh.w	r3, [r2, #2]!
 800b510:	eba3 030e 	sub.w	r3, r3, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b514:	42a2      	cmp	r2, r4
      wAvrQuadraticError += wError;
 800b516:	fb03 cc03 	mla	ip, r3, r3, ip
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b51a:	d1f7      	bne.n	800b50c <STO_PLL_CalcAvrgMecSpeedUnit+0x2c>
    wAvrQuadraticError = wAvrQuadraticError / ((int16_t)bSpeedBufferSizeUnit);
 800b51c:	fb9c f2f5 	sdiv	r2, ip, r5
    wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 800b520:	fb0e f30e 	mul.w	r3, lr, lr
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 800b524:	17de      	asrs	r6, r3, #31
 800b526:	f8b0 c110 	ldrh.w	ip, [r0, #272]	@ 0x110
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 800b52a:	8b45      	ldrh	r5, [r0, #26]
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 800b52c:	fbac 4303 	umull	r4, r3, ip, r3
 800b530:	fb0c 3306 	mla	r3, ip, r6, r3
    wAvrSquareSpeed = (int32_t)(lAvrSquareSpeed / (int64_t)128);
 800b534:	09e4      	lsrs	r4, r4, #7
 800b536:	ea44 6443 	orr.w	r4, r4, r3, lsl #25
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 800b53a:	7883      	ldrb	r3, [r0, #2]
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 800b53c:	f890 6104 	ldrb.w	r6, [r0, #260]	@ 0x104
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 800b540:	fb0e f505 	mul.w	r5, lr, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800b544:	4294      	cmp	r4, r2
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 800b546:	fb05 f303 	mul.w	r3, r5, r3
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800b54a:	bfd8      	it	le
 800b54c:	f04f 0c00 	movle.w	ip, #0
    wAux = wAux / ((int32_t)pHandle->_Super.DPPConvFactor);
 800b550:	69c5      	ldr	r5, [r0, #28]
 800b552:	fb93 f3f5 	sdiv	r3, r3, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800b556:	bfc8      	it	gt
 800b558:	f04f 0c01 	movgt.w	ip, #1
    wAux = wAux / ((int16_t)pHandle->_Super.bElToMecRatio);
 800b55c:	7845      	ldrb	r5, [r0, #1]
 800b55e:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wAux;
 800b562:	b21d      	sxth	r5, r3
 800b564:	800d      	strh	r5, [r1, #0]
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 800b566:	2700      	movs	r7, #0
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wAux;
 800b568:	8185      	strh	r5, [r0, #12]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800b56a:	f880 c0f5 	strb.w	ip, [r0, #245]	@ 0xf5
    if (false == pHandle->IsAlgorithmConverged)
 800b56e:	f890 50f8 	ldrb.w	r5, [r0, #248]	@ 0xf8
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 800b572:	b996      	cbnz	r6, 800b59a <STO_PLL_CalcAvrgMecSpeedUnit+0xba>
    if (false == pHandle->IsAlgorithmConverged)
 800b574:	2d00      	cmp	r5, #0
 800b576:	d049      	beq.n	800b60c <STO_PLL_CalcAvrgMecSpeedUnit+0x12c>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 800b578:	4294      	cmp	r4, r2
 800b57a:	dc44      	bgt.n	800b606 <STO_PLL_CalcAvrgMecSpeedUnit+0x126>
        pHandle->ReliabilityCounter++;
 800b57c:	f890 30f7 	ldrb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 800b580:	78c2      	ldrb	r2, [r0, #3]
        pHandle->ReliabilityCounter++;
 800b582:	3301      	adds	r3, #1
 800b584:	b2db      	uxtb	r3, r3
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 800b586:	4293      	cmp	r3, r2
        pHandle->ReliabilityCounter++;
 800b588:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 800b58c:	d33e      	bcc.n	800b60c <STO_PLL_CalcAvrgMecSpeedUnit+0x12c>
          pHandle->ReliabilityCounter = 0U;
 800b58e:	2300      	movs	r3, #0
 800b590:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800b594:	7002      	strb	r2, [r0, #0]
}
 800b596:	4618      	mov	r0, r3
 800b598:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 800b59a:	2b00      	cmp	r3, #0
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 800b59c:	f8b0 611a 	ldrh.w	r6, [r0, #282]	@ 0x11a
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 800b5a0:	bfb8      	it	lt
 800b5a2:	425b      	neglt	r3, r3
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 800b5a4:	429e      	cmp	r6, r3
 800b5a6:	dd35      	ble.n	800b614 <STO_PLL_CalcAvrgMecSpeedUnit+0x134>
        wObsBemf = (int32_t)pHandle->hBemf_alfa_est;
 800b5a8:	f9b0 6070 	ldrsh.w	r6, [r0, #112]	@ 0x70
        wObsBemf = (int32_t)pHandle->hBemf_beta_est;
 800b5ac:	f9b0 7072 	ldrsh.w	r7, [r0, #114]	@ 0x72
        wObsBemfSq = wObsBemf * wObsBemf;
 800b5b0:	fb06 fc06 	mul.w	ip, r6, r6
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 800b5b4:	f890 6118 	ldrb.w	r6, [r0, #280]	@ 0x118
        wObsBemfSq += wObsBemf * wObsBemf;
 800b5b8:	fb07 c707 	mla	r7, r7, r7, ip
        wEstBemf = (wAux * 32767) / ((int16_t)pHandle->_Super.hMaxReliableMecSpeedUnit);
 800b5bc:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 800b5c0:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
 800b5c4:	fb93 f3fc 	sdiv	r3, r3, ip
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 800b5c8:	fb03 f606 	mul.w	r6, r3, r6
 800b5cc:	2e00      	cmp	r6, #0
 800b5ce:	bfb8      	it	lt
 800b5d0:	363f      	addlt	r6, #63	@ 0x3f
 800b5d2:	11b6      	asrs	r6, r6, #6
        wEstBemfSq *= wEstBemf;
 800b5d4:	fb06 f303 	mul.w	r3, r6, r3
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	461e      	mov	r6, r3
 800b5dc:	f890 c117 	ldrb.w	ip, [r0, #279]	@ 0x117
 800b5e0:	bfb8      	it	lt
 800b5e2:	f103 063f 	addlt.w	r6, r3, #63	@ 0x3f
 800b5e6:	11b6      	asrs	r6, r6, #6
      pHandle->Est_Bemf_Level = wEstBemfSq;
 800b5e8:	e9c0 733f 	strd	r7, r3, [r0, #252]	@ 0xfc
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 800b5ec:	fb0c 3316 	mls	r3, ip, r6, r3
        if (wObsBemfSq > wEstBemfSqLo)
 800b5f0:	429f      	cmp	r7, r3
 800b5f2:	bfd4      	ite	le
 800b5f4:	2600      	movle	r6, #0
 800b5f6:	2601      	movgt	r6, #1
 800b5f8:	f880 60f9 	strb.w	r6, [r0, #249]	@ 0xf9
    if (false == pHandle->IsAlgorithmConverged)
 800b5fc:	b135      	cbz	r5, 800b60c <STO_PLL_CalcAvrgMecSpeedUnit+0x12c>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 800b5fe:	4294      	cmp	r4, r2
 800b600:	ddbc      	ble.n	800b57c <STO_PLL_CalcAvrgMecSpeedUnit+0x9c>
 800b602:	429f      	cmp	r7, r3
 800b604:	ddba      	ble.n	800b57c <STO_PLL_CalcAvrgMecSpeedUnit+0x9c>
        pHandle->ReliabilityCounter = 0U;
 800b606:	2300      	movs	r3, #0
 800b608:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
}
 800b60c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        bAux = SPD_IsMecSpeedReliable (&pHandle->_Super, pMecSpeedUnit);
 800b610:	f7ff bd7c 	b.w	800b10c <SPD_IsMecSpeedReliable>
      pHandle->Est_Bemf_Level = wEstBemfSq;
 800b614:	e9c0 773f 	strd	r7, r7, [r0, #252]	@ 0xfc
      pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 800b618:	f880 70f9 	strb.w	r7, [r0, #249]	@ 0xf9
    if (false == pHandle->IsAlgorithmConverged)
 800b61c:	2d00      	cmp	r5, #0
 800b61e:	d1ad      	bne.n	800b57c <STO_PLL_CalcAvrgMecSpeedUnit+0x9c>
 800b620:	e7f4      	b.n	800b60c <STO_PLL_CalcAvrgMecSpeedUnit+0x12c>
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b622:	462a      	mov	r2, r5
 800b624:	462b      	mov	r3, r5
 800b626:	462e      	mov	r6, r5
 800b628:	46ae      	mov	lr, r5
 800b62a:	e77c      	b.n	800b526 <STO_PLL_CalcAvrgMecSpeedUnit+0x46>

0800b62c <STO_PLL_CalcAvrgElSpeedDpp>:
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 800b62c:	f890 20f4 	ldrb.w	r2, [r0, #244]	@ 0xf4
    int16_t hSpeedBufferSizeUnit = (int16_t)pHandle->SpeedBufferSizeUnit;
 800b630:	f890 c10e 	ldrb.w	ip, [r0, #270]	@ 0x10e
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 800b634:	f890 110f 	ldrb.w	r1, [r0, #271]	@ 0x10f
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800b638:	eb00 0342 	add.w	r3, r0, r2, lsl #1
{
 800b63c:	b410      	push	{r4}
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800b63e:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	@ 0x74
 800b642:	f8d0 4108 	ldr.w	r4, [r0, #264]	@ 0x108
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 800b646:	ebac 0101 	sub.w	r1, ip, r1
 800b64a:	b289      	uxth	r1, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800b64c:	4423      	add	r3, r4
    if (0 == hBufferSizeDiff)
 800b64e:	b959      	cbnz	r1, 800b668 <STO_PLL_CalcAvrgElSpeedDpp+0x3c>
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800b650:	f9b0 210c 	ldrsh.w	r2, [r0, #268]	@ 0x10c
 800b654:	1a9b      	subs	r3, r3, r2
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 800b656:	f8b0 2120 	ldrh.w	r2, [r0, #288]	@ 0x120
    pHandle->DppBufferSum = wSum;
 800b65a:	f8c0 3108 	str.w	r3, [r0, #264]	@ 0x108
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 800b65e:	4113      	asrs	r3, r2
}
 800b660:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.hElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 800b664:	81c3      	strh	r3, [r0, #14]
}
 800b666:	4770      	bx	lr
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 800b668:	440a      	add	r2, r1
 800b66a:	b291      	uxth	r1, r2
 800b66c:	b212      	sxth	r2, r2
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 800b66e:	4594      	cmp	ip, r2
        hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 800b670:	bfdc      	itt	le
 800b672:	eba1 010c 	suble.w	r1, r1, ip
 800b676:	b20a      	sxthle	r2, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 800b678:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800b67c:	f9b2 2074 	ldrsh.w	r2, [r2, #116]	@ 0x74
 800b680:	1a9b      	subs	r3, r3, r2
 800b682:	e7e8      	b.n	800b656 <STO_PLL_CalcAvrgElSpeedDpp+0x2a>

0800b684 <STO_PLL_Clear>:
{
 800b684:	b510      	push	{r4, lr}
  *
  */
static inline void STO_InitSpeedBuffer(STO_PLL_Handle_t * pHandle)
{
  uint8_t b_i;
  uint8_t bSpeedBufferSize = pHandle->SpeedBufferSizeUnit;
 800b686:	f890 210e 	ldrb.w	r2, [r0, #270]	@ 0x10e
    pHandle->Ialfa_est = (int32_t)0;
 800b68a:	2100      	movs	r1, #0
    pHandle->Ibeta_est = (int32_t)0;
 800b68c:	e9c0 1118 	strd	r1, r1, [r0, #96]	@ 0x60
    pHandle->wBemf_beta_est = (int32_t)0;
 800b690:	e9c0 111a 	strd	r1, r1, [r0, #104]	@ 0x68
    pHandle->Est_Bemf_Level = (int32_t)0;
 800b694:	e9c0 113f 	strd	r1, r1, [r0, #252]	@ 0xfc
{
 800b698:	4604      	mov	r4, r0
    pHandle->_Super.hElAngle = (int16_t)0;
 800b69a:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hElSpeedDpp = (int16_t)0;
 800b69c:	81c1      	strh	r1, [r0, #14]
    pHandle->ConsistencyCounter = 0u;
 800b69e:	f8a0 10f6 	strh.w	r1, [r0, #246]	@ 0xf6
    pHandle->IsAlgorithmConverged = false;
 800b6a2:	f8a0 10f8 	strh.w	r1, [r0, #248]	@ 0xf8
    pHandle->DppBufferSum = (int32_t)0;
 800b6a6:	f8c0 1108 	str.w	r1, [r0, #264]	@ 0x108
    pHandle->ForceConvergency = false;
 800b6aa:	f8a0 1122 	strh.w	r1, [r0, #290]	@ 0x122

  /* Init speed buffer */
  for (b_i = 0U; b_i < bSpeedBufferSize; b_i++)
 800b6ae:	b11a      	cbz	r2, 800b6b8 <STO_PLL_Clear+0x34>
  {
    pHandle->Speed_Buffer[b_i] = (int16_t)0;
 800b6b0:	0052      	lsls	r2, r2, #1
 800b6b2:	3074      	adds	r0, #116	@ 0x74
 800b6b4:	f000 fa28 	bl	800bb08 <memset>
  }
  pHandle->Speed_Buffer_Index = 0U;
 800b6b8:	2100      	movs	r1, #0
 800b6ba:	f884 10f4 	strb.w	r1, [r4, #244]	@ 0xf4
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 800b6be:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 800b6c2:	f104 0034 	add.w	r0, r4, #52	@ 0x34
}
 800b6c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 800b6ca:	f7fe bb69 	b.w	8009da0 <PID_SetIntegralTerm>
 800b6ce:	bf00      	nop

0800b6d0 <STO_PLL_Init>:
{
 800b6d0:	b510      	push	{r4, lr}
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 800b6d2:	f890 1116 	ldrb.w	r1, [r0, #278]	@ 0x116
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 800b6d6:	4b19      	ldr	r3, [pc, #100]	@ (800b73c <STO_PLL_Init+0x6c>)
 800b6d8:	f9b0 e02e 	ldrsh.w	lr, [r0, #46]	@ 0x2e
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 800b6dc:	f880 10f6 	strb.w	r1, [r0, #246]	@ 0xf6
    pHandle->EnableDualCheck = true;
 800b6e0:	2201      	movs	r2, #1
    pHandle->F3POW2 = 0U;
 800b6e2:	2100      	movs	r1, #0
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 800b6e4:	fb93 f3fe 	sdiv	r3, r3, lr
 800b6e8:	b21b      	sxth	r3, r3
{
 800b6ea:	4604      	mov	r4, r0
    pHandle->EnableDualCheck = true;
 800b6ec:	f880 2104 	strb.w	r2, [r0, #260]	@ 0x104
    pHandle->F3POW2 = 0U;
 800b6f0:	8641      	strh	r1, [r0, #50]	@ 0x32
    while (htempk != 0)
 800b6f2:	b30b      	cbz	r3, 800b738 <STO_PLL_Init+0x68>
    wAux = ((int32_t)1);
 800b6f4:	4611      	mov	r1, r2
      htempk /= ((int16_t)2);
 800b6f6:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    while (htempk != 0)
 800b6fa:	f102 0c01 	add.w	ip, r2, #1
 800b6fe:	105b      	asrs	r3, r3, #1
 800b700:	4610      	mov	r0, r2
      wAux *= ((int32_t)2);
 800b702:	ea4f 0141 	mov.w	r1, r1, lsl #1
    while (htempk != 0)
 800b706:	fa1f f28c 	uxth.w	r2, ip
 800b70a:	d1f4      	bne.n	800b6f6 <STO_PLL_Init+0x26>
    pHandle->hF3 = (int16_t)wAux;
 800b70c:	b20a      	sxth	r2, r1
 800b70e:	8660      	strh	r0, [r4, #50]	@ 0x32
    wAux = ((int32_t)(pHandle->hF2)) * pHandle->hF3;
 800b710:	fb0e f102 	mul.w	r1, lr, r2
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 800b714:	480a      	ldr	r0, [pc, #40]	@ (800b740 <STO_PLL_Init+0x70>)
    pHandle->hF3 = (int16_t)wAux;
 800b716:	8622      	strh	r2, [r4, #48]	@ 0x30
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 800b718:	17cb      	asrs	r3, r1, #31
 800b71a:	fb80 0101 	smull	r0, r1, r0, r1
 800b71e:	ebc3 2321 	rsb	r3, r3, r1, asr #8
 800b722:	8563      	strh	r3, [r4, #42]	@ 0x2a
    STO_PLL_Clear(pHandle);
 800b724:	4620      	mov	r0, r4
 800b726:	f7ff ffad 	bl	800b684 <STO_PLL_Clear>
    PID_HandleInit(&pHandle->PIRegulator);
 800b72a:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 800b72e:	f7fe fb23 	bl	8009d78 <PID_HandleInit>
    pHandle->_Super.hMecAccelUnitP = 0;
 800b732:	2300      	movs	r3, #0
 800b734:	8263      	strh	r3, [r4, #18]
}
 800b736:	bd10      	pop	{r4, pc}
 800b738:	4671      	mov	r1, lr
 800b73a:	e7eb      	b.n	800b714 <STO_PLL_Init+0x44>
 800b73c:	000fea5e 	.word	0x000fea5e
 800b740:	06488dc5 	.word	0x06488dc5

0800b744 <STO_PLL_IsObserverConverged>:
    int32_t wtemp;
    int16_t hEstimatedSpeedUnit;
    int16_t hUpperThreshold;
    int16_t hLowerThreshold;

    if (true == pHandle->ForceConvergency2)
 800b744:	f890 2123 	ldrb.w	r2, [r0, #291]	@ 0x123
{
 800b748:	4603      	mov	r3, r0
    if (true == pHandle->ForceConvergency2)
 800b74a:	b112      	cbz	r2, 800b752 <STO_PLL_IsObserverConverged+0xe>
    {
      *phForcedMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800b74c:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 800b750:	800a      	strh	r2, [r1, #0]
    else
    {
      /* Nothing to do */
    }

    if (true == pHandle->ForceConvergency)
 800b752:	f893 0122 	ldrb.w	r0, [r3, #290]	@ 0x122
 800b756:	b128      	cbz	r0, 800b764 <STO_PLL_IsObserverConverged+0x20>
    {
      bAux = true;
      pHandle->IsAlgorithmConverged = true;
 800b758:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800b75a:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 800b75c:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800b760:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (bAux);
}
 800b762:	4770      	bx	lr
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800b764:	f9b1 2000 	ldrsh.w	r2, [r1]
      hEstimatedSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800b768:	f9b3 c00c 	ldrsh.w	ip, [r3, #12]
{
 800b76c:	b530      	push	{r4, r5, lr}
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800b76e:	fb0c fe02 	mul.w	lr, ip, r2
      if (wtemp > 0)
 800b772:	f1be 0f00 	cmp.w	lr, #0
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800b776:	4614      	mov	r4, r2
      if (wtemp > 0)
 800b778:	dd38      	ble.n	800b7ec <STO_PLL_IsObserverConverged+0xa8>
        if (hEstimatedSpeedUnit < 0)
 800b77a:	f1bc 0f00 	cmp.w	ip, #0
          hEstimatedSpeedUnit = -hEstimatedSpeedUnit;
 800b77e:	bfbc      	itt	lt
 800b780:	f1cc 0c00 	rsblt	ip, ip, #0
 800b784:	fa0f fc8c 	sxthlt.w	ip, ip
        if (*phForcedMecSpeedUnit < 0)
 800b788:	2a00      	cmp	r2, #0
 800b78a:	db34      	blt.n	800b7f6 <STO_PLL_IsObserverConverged+0xb2>
        if (true == pHandle->IsSpeedReliable)
 800b78c:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800b790:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800b794:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 800b798:	b349      	cbz	r1, 800b7ee <STO_PLL_IsObserverConverged+0xaa>
          if ((uint16_t)hEstimatedSpeedUnit > pHandle->MinStartUpValidSpeed)
 800b79a:	f8b3 5114 	ldrh.w	r5, [r3, #276]	@ 0x114
 800b79e:	fa1f f18c 	uxth.w	r1, ip
 800b7a2:	428d      	cmp	r5, r1
 800b7a4:	d223      	bcs.n	800b7ee <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800b7a6:	fb04 f202 	mul.w	r2, r4, r2
        hLowerThreshold = (int16_t)(wAux / ((int32_t)16));
 800b7aa:	2a00      	cmp	r2, #0
 800b7ac:	bfb8      	it	lt
 800b7ae:	320f      	addlt	r2, #15
            if (hEstimatedSpeedUnit >= hLowerThreshold)
 800b7b0:	f342 120f 	sbfx	r2, r2, #4, #16
 800b7b4:	4594      	cmp	ip, r2
 800b7b6:	db1a      	blt.n	800b7ee <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800b7b8:	fb04 fe0e 	mul.w	lr, r4, lr
        hUpperThreshold = (int16_t)(wAux / ((int32_t)16));
 800b7bc:	f1be 0f00 	cmp.w	lr, #0
 800b7c0:	bfb8      	it	lt
 800b7c2:	f10e 0e0f 	addlt.w	lr, lr, #15
              if (hEstimatedSpeedUnit <= hUpperThreshold)
 800b7c6:	f34e 1e0f 	sbfx	lr, lr, #4, #16
 800b7ca:	45f4      	cmp	ip, lr
 800b7cc:	dc0f      	bgt.n	800b7ee <STO_PLL_IsObserverConverged+0xaa>
                pHandle->ConsistencyCounter++;
 800b7ce:	f893 20f6 	ldrb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800b7d2:	f893 1116 	ldrb.w	r1, [r3, #278]	@ 0x116
                pHandle->ConsistencyCounter++;
 800b7d6:	3201      	adds	r2, #1
 800b7d8:	b2d2      	uxtb	r2, r2
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800b7da:	4291      	cmp	r1, r2
                pHandle->ConsistencyCounter++;
 800b7dc:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800b7e0:	d804      	bhi.n	800b7ec <STO_PLL_IsObserverConverged+0xa8>
      pHandle->IsAlgorithmConverged = true;
 800b7e2:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800b7e4:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 800b7e6:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800b7ea:	701a      	strb	r2, [r3, #0]
}
 800b7ec:	bd30      	pop	{r4, r5, pc}
                pHandle->ConsistencyCounter = 0U;
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 800b7f4:	bd30      	pop	{r4, r5, pc}
          *phForcedMecSpeedUnit = -*phForcedMecSpeedUnit;
 800b7f6:	4252      	negs	r2, r2
 800b7f8:	b212      	sxth	r2, r2
 800b7fa:	800a      	strh	r2, [r1, #0]
        if (true == pHandle->IsSpeedReliable)
 800b7fc:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800b800:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
 800b804:	4614      	mov	r4, r2
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800b806:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 800b80a:	2900      	cmp	r1, #0
 800b80c:	d0ef      	beq.n	800b7ee <STO_PLL_IsObserverConverged+0xaa>
 800b80e:	e7c4      	b.n	800b79a <STO_PLL_IsObserverConverged+0x56>

0800b810 <STO_PLL_GetEstimatedBemf>:
    vaux.beta = pHandle->hBemf_beta_est;
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (vaux);
}
 800b810:	6f00      	ldr	r0, [r0, #112]	@ 0x70
{
 800b812:	b082      	sub	sp, #8
}
 800b814:	b002      	add	sp, #8
 800b816:	4770      	bx	lr

0800b818 <STO_PLL_GetEstimatedCurrent>:
  * @brief  Exports from @p pHandle the stator current alpha-beta as estimated by state observer.
  * 
  * @retval alphabeta_t State observer estimated stator current Ialpha-beta.
  */
__weak alphabeta_t STO_PLL_GetEstimatedCurrent(STO_PLL_Handle_t *pHandle)
{
 800b818:	4603      	mov	r3, r0
  iaux.beta = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (iaux);
 800b81a:	2000      	movs	r0, #0
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800b81c:	f8b3 111c 	ldrh.w	r1, [r3, #284]	@ 0x11c
  iaux.beta = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 800b820:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800b824:	410a      	asrs	r2, r1
  return (iaux);
 800b826:	410b      	asrs	r3, r1
 800b828:	b292      	uxth	r2, r2
 800b82a:	f362 000f 	bfi	r0, r2, #0, #16
 800b82e:	b29b      	uxth	r3, r3
{
 800b830:	b082      	sub	sp, #8
  return (iaux);
 800b832:	f363 401f 	bfi	r0, r3, #16, #16
}
 800b836:	b002      	add	sp, #8
 800b838:	4770      	bx	lr
 800b83a:	bf00      	nop

0800b83c <STO_PLL_GetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    *phC2 = pHandle->hC2;
 800b83c:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	@ 0x22
 800b840:	800b      	strh	r3, [r1, #0]
    *phC4 = pHandle->hC4;
 800b842:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	@ 0x26
 800b846:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800b848:	4770      	bx	lr
 800b84a:	bf00      	nop

0800b84c <STO_PLL_SetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hC2 = hhC1;
 800b84c:	8441      	strh	r1, [r0, #34]	@ 0x22
    pHandle->hC4 = hhC2;
 800b84e:	84c2      	strh	r2, [r0, #38]	@ 0x26
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800b850:	4770      	bx	lr
 800b852:	bf00      	nop

0800b854 <STO_OTF_ResetPLL>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    PID_SetIntegralTerm(&pHdl->PIRegulator, (int32_t)0);
 800b854:	6800      	ldr	r0, [r0, #0]
 800b856:	2100      	movs	r1, #0
 800b858:	3034      	adds	r0, #52	@ 0x34
 800b85a:	f7fe baa1 	b.w	8009da0 <PID_SetIntegralTerm>
 800b85e:	bf00      	nop

0800b860 <STO_PLL_IsVarianceTight>:
  }
  else
  {
#endif
    const STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    tempStatus = pHdl->IsSpeedReliable;
 800b860:	6803      	ldr	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (tempStatus);
}
 800b862:	f893 00f5 	ldrb.w	r0, [r3, #245]	@ 0xf5
 800b866:	4770      	bx	lr

0800b868 <STO_PLL_ForceConvergency1>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency = true;
 800b868:	6803      	ldr	r3, [r0, #0]
 800b86a:	2201      	movs	r2, #1
 800b86c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800b870:	4770      	bx	lr
 800b872:	bf00      	nop

0800b874 <STO_PLL_ForceConvergency2>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency2 = true;
 800b874:	6803      	ldr	r3, [r0, #0]
 800b876:	2201      	movs	r2, #1
 800b878:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800b87c:	4770      	bx	lr
 800b87e:	bf00      	nop

0800b880 <STO_SetDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hForcedDirection = direction;
 800b880:	f880 1124 	strb.w	r1, [r0, #292]	@ 0x124
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800b884:	4770      	bx	lr
 800b886:	bf00      	nop

0800b888 <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800b888:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800b88a:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800b88c:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 800b88e:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 800b892:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 800b894:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 800b896:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 800b898:	8503      	strh	r3, [r0, #40]	@ 0x28
    pHandle->bTransitionStarted = false;
 800b89a:	8583      	strh	r3, [r0, #44]	@ 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800b89c:	85c2      	strh	r2, [r0, #46]	@ 0x2e
    pHandle->hElAngleAccu = 0;
 800b89e:	6303      	str	r3, [r0, #48]	@ 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 800b8a0:	4770      	bx	lr
 800b8a2:	bf00      	nop

0800b8a4 <VSS_Init>:
{
 800b8a4:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 800b8a6:	f7ff ffef 	bl	800b888 <VSS_Clear>
}
 800b8aa:	bd08      	pop	{r3, pc}

0800b8ac <VSS_CalcElAngle>:
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 800b8ac:	f890 2033 	ldrb.w	r2, [r0, #51]	@ 0x33
{
 800b8b0:	4603      	mov	r3, r0
    if (true == pHandle->bCopyObserver)
 800b8b2:	b11a      	cbz	r2, 800b8bc <VSS_CalcElAngle+0x10>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 800b8b4:	f9b1 0000 	ldrsh.w	r0, [r1]
      {
        hRetAngle = pHandle->hElAngleAccu;
      }
    }

    pHandle->_Super.hElAngle = hRetAngle;
 800b8b8:	8098      	strh	r0, [r3, #4]
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 800b8ba:	4770      	bx	lr
{
 800b8bc:	b530      	push	{r4, r5, lr}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800b8be:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 800b8c2:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800b8c4:	88dd      	ldrh	r5, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 800b8c6:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800b8ca:	785a      	ldrb	r2, [r3, #1]
 800b8cc:	fb9c f2f2 	sdiv	r2, ip, r2
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800b8d0:	4460      	add	r0, ip
 800b8d2:	fa1f fe80 	uxth.w	lr, r0
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800b8d6:	442a      	add	r2, r5
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800b8d8:	b200      	sxth	r0, r0
 800b8da:	8618      	strh	r0, [r3, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800b8dc:	80da      	strh	r2, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 800b8de:	b1fc      	cbz	r4, 800b920 <VSS_CalcElAngle+0x74>
        if (0 == pHandle->hTransitionRemainingSteps)
 800b8e0:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	@ 0x2e
 800b8e4:	b1f2      	cbz	r2, 800b924 <VSS_CalcElAngle+0x78>
          pHandle->hTransitionRemainingSteps--;
 800b8e6:	3a01      	subs	r2, #1
 800b8e8:	b212      	sxth	r2, r2
 800b8ea:	85da      	strh	r2, [r3, #46]	@ 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 800b8ec:	f1bc 0f00 	cmp.w	ip, #0
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 800b8f0:	8809      	ldrh	r1, [r1, #0]
          if (pHandle->_Super.hElSpeedDpp >= 0)
 800b8f2:	db26      	blt.n	800b942 <VSS_CalcElAngle+0x96>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 800b8f4:	eba1 0e0e 	sub.w	lr, r1, lr
 800b8f8:	fa0f fe8e 	sxth.w	lr, lr
 800b8fc:	2501      	movs	r5, #1
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 800b8fe:	f9b3 4036 	ldrsh.w	r4, [r3, #54]	@ 0x36
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 800b902:	fb0e f202 	mul.w	r2, lr, r2
          if (hAngleDiff >= 0)
 800b906:	f1be 0f00 	cmp.w	lr, #0
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 800b90a:	fb92 f2f4 	sdiv	r2, r2, r4
          hAngleCorr *= hSignCorr;
 800b90e:	fb12 f205 	smulbb	r2, r2, r5
 800b912:	b292      	uxth	r2, r2
          if (hAngleDiff >= 0)
 800b914:	db0e      	blt.n	800b934 <VSS_CalcElAngle+0x88>
            pHandle->bTransitionLocked = true;
 800b916:	2001      	movs	r0, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 800b918:	1a8a      	subs	r2, r1, r2
            pHandle->bTransitionLocked = true;
 800b91a:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 800b91e:	b210      	sxth	r0, r2
    pHandle->_Super.hElAngle = hRetAngle;
 800b920:	8098      	strh	r0, [r3, #4]
}
 800b922:	bd30      	pop	{r4, r5, pc}
          hRetAngle = *(int16_t *)pInputVars_str;
 800b924:	f9b1 0000 	ldrsh.w	r0, [r1]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 800b928:	701a      	strb	r2, [r3, #0]
          pHandle->bTransitionEnded = true;
 800b92a:	2401      	movs	r4, #1
 800b92c:	f883 402d 	strb.w	r4, [r3, #45]	@ 0x2d
    pHandle->_Super.hElAngle = hRetAngle;
 800b930:	8098      	strh	r0, [r3, #4]
}
 800b932:	bd30      	pop	{r4, r5, pc}
            if (false == pHandle->bTransitionLocked)
 800b934:	f893 4032 	ldrb.w	r4, [r3, #50]	@ 0x32
 800b938:	2c00      	cmp	r4, #0
 800b93a:	d0f1      	beq.n	800b920 <VSS_CalcElAngle+0x74>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 800b93c:	440a      	add	r2, r1
 800b93e:	b210      	sxth	r0, r2
 800b940:	e7ee      	b.n	800b920 <VSS_CalcElAngle+0x74>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 800b942:	ebae 0e01 	sub.w	lr, lr, r1
 800b946:	fa0f fe8e 	sxth.w	lr, lr
 800b94a:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 800b94e:	e7d6      	b.n	800b8fe <VSS_CalcElAngle+0x52>

0800b950 <VSS_CalcAvrgMecSpeedUnit>:
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 800b950:	8d02      	ldrh	r2, [r0, #40]	@ 0x28
 800b952:	2a01      	cmp	r2, #1
{
 800b954:	4603      	mov	r3, r0
    if (pHandle->hRemainingStep > 1u)
 800b956:	d922      	bls.n	800b99e <VSS_CalcAvrgMecSpeedUnit+0x4e>
{
 800b958:	b410      	push	{r4}
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800b95a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800b95c:	6a1c      	ldr	r4, [r3, #32]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 / 65536);
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800b95e:	8b5a      	ldrh	r2, [r3, #26]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800b960:	4420      	add	r0, r4
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 800b962:	ea4f 4c20 	mov.w	ip, r0, asr #16
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800b966:	69dc      	ldr	r4, [r3, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800b968:	6258      	str	r0, [r3, #36]	@ 0x24
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800b96a:	fb0c f202 	mul.w	r2, ip, r2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800b96e:	7858      	ldrb	r0, [r3, #1]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 800b970:	f8a3 c00e 	strh.w	ip, [r3, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800b974:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800b978:	fb04 f000 	mul.w	r0, r4, r0
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800b97c:	0052      	lsls	r2, r2, #1
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800b97e:	fb92 f2f0 	sdiv	r2, r2, r0
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 800b982:	b212      	sxth	r2, r2
 800b984:	800a      	strh	r2, [r1, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 800b986:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 800b988:	819a      	strh	r2, [r3, #12]
      pHandle->hRemainingStep--;
 800b98a:	1e42      	subs	r2, r0, #1
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 800b98c:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->hRemainingStep--;
 800b990:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 800b992:	b970      	cbnz	r0, 800b9b2 <VSS_CalcAvrgMecSpeedUnit+0x62>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800b994:	78da      	ldrb	r2, [r3, #3]
 800b996:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 800b998:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b99c:	4770      	bx	lr
    else if (1U == pHandle->hRemainingStep)
 800b99e:	d00d      	beq.n	800b9bc <VSS_CalcAvrgMecSpeedUnit+0x6c>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800b9a0:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    if (false == pHandle->bTransitionEnded)
 800b9a4:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800b9a8:	800a      	strh	r2, [r1, #0]
    if (false == pHandle->bTransitionEnded)
 800b9aa:	bb00      	cbnz	r0, 800b9ee <VSS_CalcAvrgMecSpeedUnit+0x9e>
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800b9ac:	78da      	ldrb	r2, [r3, #3]
 800b9ae:	701a      	strb	r2, [r3, #0]
}
 800b9b0:	4770      	bx	lr
 800b9b2:	f85d 4b04 	ldr.w	r4, [sp], #4
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	f7ff bba8 	b.w	800b10c <SPD_IsMecSpeedReliable>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 800b9bc:	f9b0 c02a 	ldrsh.w	ip, [r0, #42]	@ 0x2a
 800b9c0:	f8a1 c000 	strh.w	ip, [r1]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800b9c4:	8b42      	ldrh	r2, [r0, #26]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800b9c6:	69c0      	ldr	r0, [r0, #28]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 800b9c8:	f8a3 c00c 	strh.w	ip, [r3, #12]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800b9cc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800b9d0:	0052      	lsls	r2, r2, #1
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800b9d2:	fb00 f00c 	mul.w	r0, r0, ip
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800b9d6:	fb90 f0f2 	sdiv	r0, r0, r2
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800b9da:	785a      	ldrb	r2, [r3, #1]
 800b9dc:	fb12 f200 	smulbb	r2, r2, r0
      pHandle->hRemainingStep = 0U;
 800b9e0:	2000      	movs	r0, #0
 800b9e2:	8518      	strh	r0, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 800b9e4:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800b9e8:	81da      	strh	r2, [r3, #14]
    if (false == pHandle->bTransitionEnded)
 800b9ea:	2800      	cmp	r0, #0
 800b9ec:	d0de      	beq.n	800b9ac <VSS_CalcAvrgMecSpeedUnit+0x5c>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	f7ff bb8c 	b.w	800b10c <SPD_IsMecSpeedReliable>

0800b9f4 <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 800b9f4:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 800b9f8:	b9a3      	cbnz	r3, 800ba24 <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800b9fa:	8b43      	ldrh	r3, [r0, #26]
{
 800b9fc:	b510      	push	{r4, lr}
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 800b9fe:	69c4      	ldr	r4, [r0, #28]

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800ba00:	f890 e001 	ldrb.w	lr, [r0, #1]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800ba04:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 800ba08:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800ba0c:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 800ba0e:	fb9c fcf3 	sdiv	ip, ip, r3
      if (0U == hDurationms)
 800ba12:	b942      	cbnz	r2, 800ba26 <VSS_SetMecAcceleration+0x32>
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800ba14:	fb1c fc0e 	smulbb	ip, ip, lr
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 800ba18:	8181      	strh	r1, [r0, #12]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800ba1a:	f8a0 c00e 	strh.w	ip, [r0, #14]

        pHandle->hRemainingStep = 0U;
 800ba1e:	8502      	strh	r2, [r0, #40]	@ 0x28

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800ba20:	8541      	strh	r1, [r0, #42]	@ 0x2a
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 800ba22:	bd10      	pop	{r4, pc}
 800ba24:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 800ba26:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
 800ba28:	fb02 f303 	mul.w	r3, r2, r3
 800ba2c:	4a0e      	ldr	r2, [pc, #56]	@ (800ba68 <VSS_SetMecAcceleration+0x74>)
 800ba2e:	fba2 2303 	umull	r2, r3, r2, r3
 800ba32:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 800ba36:	3301      	adds	r3, #1
 800ba38:	b29b      	uxth	r3, r3
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800ba3a:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
        pHandle->hRemainingStep = hNbrStep;
 800ba3e:	8503      	strh	r3, [r0, #40]	@ 0x28
        if (0U == hNbrStep)
 800ba40:	b91b      	cbnz	r3, 800ba4a <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800ba42:	0412      	lsls	r2, r2, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800ba44:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800ba46:	6242      	str	r2, [r0, #36]	@ 0x24
}
 800ba48:	bd10      	pop	{r4, pc}
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800ba4a:	fb92 f4fe 	sdiv	r4, r2, lr
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800ba4e:	ebac 0c04 	sub.w	ip, ip, r4
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 800ba52:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800ba56:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800ba58:	fb9c f3f3 	sdiv	r3, ip, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 800ba5c:	fb0e f303 	mul.w	r3, lr, r3
 800ba60:	6203      	str	r3, [r0, #32]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800ba62:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800ba64:	6242      	str	r2, [r0, #36]	@ 0x24
    }
 800ba66:	e7ef      	b.n	800ba48 <VSS_SetMecAcceleration+0x54>
 800ba68:	10624dd3 	.word	0x10624dd3

0800ba6c <VSS_SetStartTransition>:
    /* nothing to do */
  }
  else
  {
#endif
    if (true == bCommand)
 800ba6c:	b151      	cbz	r1, 800ba84 <VSS_SetStartTransition+0x18>
    {
      pHandle->bTransitionStarted = true;

      if (0 == pHandle->hTransitionSteps)
 800ba6e:	f9b0 3036 	ldrsh.w	r3, [r0, #54]	@ 0x36
      pHandle->bTransitionStarted = true;
 800ba72:	2201      	movs	r2, #1
 800ba74:	f880 202c 	strb.w	r2, [r0, #44]	@ 0x2c
      if (0 == pHandle->hTransitionSteps)
 800ba78:	b923      	cbnz	r3, 800ba84 <VSS_SetStartTransition+0x18>
      {
        pHandle->bTransitionEnded = true;
 800ba7a:	f880 202d 	strb.w	r2, [r0, #45]	@ 0x2d
        pHandle->_Super.bSpeedErrorNumber = 0U;
 800ba7e:	7003      	strb	r3, [r0, #0]
        bAux = false;
 800ba80:	4618      	mov	r0, r3
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (bAux);
}
 800ba82:	4770      	bx	lr
  bool bAux = true;
 800ba84:	2001      	movs	r0, #1
 800ba86:	4770      	bx	lr

0800ba88 <VSS_TransitionEnded>:
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  return ((MC_NULL == pHandle) ? false : pHandle->bTransitionEnded);
#else
  return (pHandle->bTransitionEnded);
#endif
}
 800ba88:	f890 002d 	ldrb.w	r0, [r0, #45]	@ 0x2d
 800ba8c:	4770      	bx	lr
 800ba8e:	bf00      	nop

0800ba90 <_vsniprintf_r>:
 800ba90:	b530      	push	{r4, r5, lr}
 800ba92:	4614      	mov	r4, r2
 800ba94:	2c00      	cmp	r4, #0
 800ba96:	b09b      	sub	sp, #108	@ 0x6c
 800ba98:	4605      	mov	r5, r0
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	da05      	bge.n	800baaa <_vsniprintf_r+0x1a>
 800ba9e:	238b      	movs	r3, #139	@ 0x8b
 800baa0:	6003      	str	r3, [r0, #0]
 800baa2:	f04f 30ff 	mov.w	r0, #4294967295
 800baa6:	b01b      	add	sp, #108	@ 0x6c
 800baa8:	bd30      	pop	{r4, r5, pc}
 800baaa:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800baae:	f8ad 300c 	strh.w	r3, [sp, #12]
 800bab2:	f04f 0300 	mov.w	r3, #0
 800bab6:	9319      	str	r3, [sp, #100]	@ 0x64
 800bab8:	bf14      	ite	ne
 800baba:	f104 33ff 	addne.w	r3, r4, #4294967295
 800babe:	4623      	moveq	r3, r4
 800bac0:	9302      	str	r3, [sp, #8]
 800bac2:	9305      	str	r3, [sp, #20]
 800bac4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bac8:	9100      	str	r1, [sp, #0]
 800baca:	9104      	str	r1, [sp, #16]
 800bacc:	f8ad 300e 	strh.w	r3, [sp, #14]
 800bad0:	4669      	mov	r1, sp
 800bad2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800bad4:	f000 f9ae 	bl	800be34 <_svfiprintf_r>
 800bad8:	1c43      	adds	r3, r0, #1
 800bada:	bfbc      	itt	lt
 800badc:	238b      	movlt	r3, #139	@ 0x8b
 800bade:	602b      	strlt	r3, [r5, #0]
 800bae0:	2c00      	cmp	r4, #0
 800bae2:	d0e0      	beq.n	800baa6 <_vsniprintf_r+0x16>
 800bae4:	9b00      	ldr	r3, [sp, #0]
 800bae6:	2200      	movs	r2, #0
 800bae8:	701a      	strb	r2, [r3, #0]
 800baea:	e7dc      	b.n	800baa6 <_vsniprintf_r+0x16>

0800baec <vsniprintf>:
 800baec:	b507      	push	{r0, r1, r2, lr}
 800baee:	9300      	str	r3, [sp, #0]
 800baf0:	4613      	mov	r3, r2
 800baf2:	460a      	mov	r2, r1
 800baf4:	4601      	mov	r1, r0
 800baf6:	4803      	ldr	r0, [pc, #12]	@ (800bb04 <vsniprintf+0x18>)
 800baf8:	6800      	ldr	r0, [r0, #0]
 800bafa:	f7ff ffc9 	bl	800ba90 <_vsniprintf_r>
 800bafe:	b003      	add	sp, #12
 800bb00:	f85d fb04 	ldr.w	pc, [sp], #4
 800bb04:	200004fc 	.word	0x200004fc

0800bb08 <memset>:
 800bb08:	4402      	add	r2, r0
 800bb0a:	4603      	mov	r3, r0
 800bb0c:	4293      	cmp	r3, r2
 800bb0e:	d100      	bne.n	800bb12 <memset+0xa>
 800bb10:	4770      	bx	lr
 800bb12:	f803 1b01 	strb.w	r1, [r3], #1
 800bb16:	e7f9      	b.n	800bb0c <memset+0x4>

0800bb18 <__errno>:
 800bb18:	4b01      	ldr	r3, [pc, #4]	@ (800bb20 <__errno+0x8>)
 800bb1a:	6818      	ldr	r0, [r3, #0]
 800bb1c:	4770      	bx	lr
 800bb1e:	bf00      	nop
 800bb20:	200004fc 	.word	0x200004fc

0800bb24 <__libc_init_array>:
 800bb24:	b570      	push	{r4, r5, r6, lr}
 800bb26:	4d0d      	ldr	r5, [pc, #52]	@ (800bb5c <__libc_init_array+0x38>)
 800bb28:	4c0d      	ldr	r4, [pc, #52]	@ (800bb60 <__libc_init_array+0x3c>)
 800bb2a:	1b64      	subs	r4, r4, r5
 800bb2c:	10a4      	asrs	r4, r4, #2
 800bb2e:	2600      	movs	r6, #0
 800bb30:	42a6      	cmp	r6, r4
 800bb32:	d109      	bne.n	800bb48 <__libc_init_array+0x24>
 800bb34:	4d0b      	ldr	r5, [pc, #44]	@ (800bb64 <__libc_init_array+0x40>)
 800bb36:	4c0c      	ldr	r4, [pc, #48]	@ (800bb68 <__libc_init_array+0x44>)
 800bb38:	f000 fc64 	bl	800c404 <_init>
 800bb3c:	1b64      	subs	r4, r4, r5
 800bb3e:	10a4      	asrs	r4, r4, #2
 800bb40:	2600      	movs	r6, #0
 800bb42:	42a6      	cmp	r6, r4
 800bb44:	d105      	bne.n	800bb52 <__libc_init_array+0x2e>
 800bb46:	bd70      	pop	{r4, r5, r6, pc}
 800bb48:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb4c:	4798      	blx	r3
 800bb4e:	3601      	adds	r6, #1
 800bb50:	e7ee      	b.n	800bb30 <__libc_init_array+0xc>
 800bb52:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb56:	4798      	blx	r3
 800bb58:	3601      	adds	r6, #1
 800bb5a:	e7f2      	b.n	800bb42 <__libc_init_array+0x1e>
 800bb5c:	0800ceb8 	.word	0x0800ceb8
 800bb60:	0800ceb8 	.word	0x0800ceb8
 800bb64:	0800ceb8 	.word	0x0800ceb8
 800bb68:	0800cebc 	.word	0x0800cebc

0800bb6c <__retarget_lock_acquire_recursive>:
 800bb6c:	4770      	bx	lr

0800bb6e <__retarget_lock_release_recursive>:
 800bb6e:	4770      	bx	lr

0800bb70 <memcpy>:
 800bb70:	440a      	add	r2, r1
 800bb72:	4291      	cmp	r1, r2
 800bb74:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb78:	d100      	bne.n	800bb7c <memcpy+0xc>
 800bb7a:	4770      	bx	lr
 800bb7c:	b510      	push	{r4, lr}
 800bb7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb82:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb86:	4291      	cmp	r1, r2
 800bb88:	d1f9      	bne.n	800bb7e <memcpy+0xe>
 800bb8a:	bd10      	pop	{r4, pc}

0800bb8c <_free_r>:
 800bb8c:	b538      	push	{r3, r4, r5, lr}
 800bb8e:	4605      	mov	r5, r0
 800bb90:	2900      	cmp	r1, #0
 800bb92:	d041      	beq.n	800bc18 <_free_r+0x8c>
 800bb94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb98:	1f0c      	subs	r4, r1, #4
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	bfb8      	it	lt
 800bb9e:	18e4      	addlt	r4, r4, r3
 800bba0:	f000 f8e0 	bl	800bd64 <__malloc_lock>
 800bba4:	4a1d      	ldr	r2, [pc, #116]	@ (800bc1c <_free_r+0x90>)
 800bba6:	6813      	ldr	r3, [r2, #0]
 800bba8:	b933      	cbnz	r3, 800bbb8 <_free_r+0x2c>
 800bbaa:	6063      	str	r3, [r4, #4]
 800bbac:	6014      	str	r4, [r2, #0]
 800bbae:	4628      	mov	r0, r5
 800bbb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbb4:	f000 b8dc 	b.w	800bd70 <__malloc_unlock>
 800bbb8:	42a3      	cmp	r3, r4
 800bbba:	d908      	bls.n	800bbce <_free_r+0x42>
 800bbbc:	6820      	ldr	r0, [r4, #0]
 800bbbe:	1821      	adds	r1, r4, r0
 800bbc0:	428b      	cmp	r3, r1
 800bbc2:	bf01      	itttt	eq
 800bbc4:	6819      	ldreq	r1, [r3, #0]
 800bbc6:	685b      	ldreq	r3, [r3, #4]
 800bbc8:	1809      	addeq	r1, r1, r0
 800bbca:	6021      	streq	r1, [r4, #0]
 800bbcc:	e7ed      	b.n	800bbaa <_free_r+0x1e>
 800bbce:	461a      	mov	r2, r3
 800bbd0:	685b      	ldr	r3, [r3, #4]
 800bbd2:	b10b      	cbz	r3, 800bbd8 <_free_r+0x4c>
 800bbd4:	42a3      	cmp	r3, r4
 800bbd6:	d9fa      	bls.n	800bbce <_free_r+0x42>
 800bbd8:	6811      	ldr	r1, [r2, #0]
 800bbda:	1850      	adds	r0, r2, r1
 800bbdc:	42a0      	cmp	r0, r4
 800bbde:	d10b      	bne.n	800bbf8 <_free_r+0x6c>
 800bbe0:	6820      	ldr	r0, [r4, #0]
 800bbe2:	4401      	add	r1, r0
 800bbe4:	1850      	adds	r0, r2, r1
 800bbe6:	4283      	cmp	r3, r0
 800bbe8:	6011      	str	r1, [r2, #0]
 800bbea:	d1e0      	bne.n	800bbae <_free_r+0x22>
 800bbec:	6818      	ldr	r0, [r3, #0]
 800bbee:	685b      	ldr	r3, [r3, #4]
 800bbf0:	6053      	str	r3, [r2, #4]
 800bbf2:	4408      	add	r0, r1
 800bbf4:	6010      	str	r0, [r2, #0]
 800bbf6:	e7da      	b.n	800bbae <_free_r+0x22>
 800bbf8:	d902      	bls.n	800bc00 <_free_r+0x74>
 800bbfa:	230c      	movs	r3, #12
 800bbfc:	602b      	str	r3, [r5, #0]
 800bbfe:	e7d6      	b.n	800bbae <_free_r+0x22>
 800bc00:	6820      	ldr	r0, [r4, #0]
 800bc02:	1821      	adds	r1, r4, r0
 800bc04:	428b      	cmp	r3, r1
 800bc06:	bf04      	itt	eq
 800bc08:	6819      	ldreq	r1, [r3, #0]
 800bc0a:	685b      	ldreq	r3, [r3, #4]
 800bc0c:	6063      	str	r3, [r4, #4]
 800bc0e:	bf04      	itt	eq
 800bc10:	1809      	addeq	r1, r1, r0
 800bc12:	6021      	streq	r1, [r4, #0]
 800bc14:	6054      	str	r4, [r2, #4]
 800bc16:	e7ca      	b.n	800bbae <_free_r+0x22>
 800bc18:	bd38      	pop	{r3, r4, r5, pc}
 800bc1a:	bf00      	nop
 800bc1c:	20001d68 	.word	0x20001d68

0800bc20 <sbrk_aligned>:
 800bc20:	b570      	push	{r4, r5, r6, lr}
 800bc22:	4e0f      	ldr	r6, [pc, #60]	@ (800bc60 <sbrk_aligned+0x40>)
 800bc24:	460c      	mov	r4, r1
 800bc26:	6831      	ldr	r1, [r6, #0]
 800bc28:	4605      	mov	r5, r0
 800bc2a:	b911      	cbnz	r1, 800bc32 <sbrk_aligned+0x12>
 800bc2c:	f000 fba4 	bl	800c378 <_sbrk_r>
 800bc30:	6030      	str	r0, [r6, #0]
 800bc32:	4621      	mov	r1, r4
 800bc34:	4628      	mov	r0, r5
 800bc36:	f000 fb9f 	bl	800c378 <_sbrk_r>
 800bc3a:	1c43      	adds	r3, r0, #1
 800bc3c:	d103      	bne.n	800bc46 <sbrk_aligned+0x26>
 800bc3e:	f04f 34ff 	mov.w	r4, #4294967295
 800bc42:	4620      	mov	r0, r4
 800bc44:	bd70      	pop	{r4, r5, r6, pc}
 800bc46:	1cc4      	adds	r4, r0, #3
 800bc48:	f024 0403 	bic.w	r4, r4, #3
 800bc4c:	42a0      	cmp	r0, r4
 800bc4e:	d0f8      	beq.n	800bc42 <sbrk_aligned+0x22>
 800bc50:	1a21      	subs	r1, r4, r0
 800bc52:	4628      	mov	r0, r5
 800bc54:	f000 fb90 	bl	800c378 <_sbrk_r>
 800bc58:	3001      	adds	r0, #1
 800bc5a:	d1f2      	bne.n	800bc42 <sbrk_aligned+0x22>
 800bc5c:	e7ef      	b.n	800bc3e <sbrk_aligned+0x1e>
 800bc5e:	bf00      	nop
 800bc60:	20001d64 	.word	0x20001d64

0800bc64 <_malloc_r>:
 800bc64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc68:	1ccd      	adds	r5, r1, #3
 800bc6a:	f025 0503 	bic.w	r5, r5, #3
 800bc6e:	3508      	adds	r5, #8
 800bc70:	2d0c      	cmp	r5, #12
 800bc72:	bf38      	it	cc
 800bc74:	250c      	movcc	r5, #12
 800bc76:	2d00      	cmp	r5, #0
 800bc78:	4606      	mov	r6, r0
 800bc7a:	db01      	blt.n	800bc80 <_malloc_r+0x1c>
 800bc7c:	42a9      	cmp	r1, r5
 800bc7e:	d904      	bls.n	800bc8a <_malloc_r+0x26>
 800bc80:	230c      	movs	r3, #12
 800bc82:	6033      	str	r3, [r6, #0]
 800bc84:	2000      	movs	r0, #0
 800bc86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd60 <_malloc_r+0xfc>
 800bc8e:	f000 f869 	bl	800bd64 <__malloc_lock>
 800bc92:	f8d8 3000 	ldr.w	r3, [r8]
 800bc96:	461c      	mov	r4, r3
 800bc98:	bb44      	cbnz	r4, 800bcec <_malloc_r+0x88>
 800bc9a:	4629      	mov	r1, r5
 800bc9c:	4630      	mov	r0, r6
 800bc9e:	f7ff ffbf 	bl	800bc20 <sbrk_aligned>
 800bca2:	1c43      	adds	r3, r0, #1
 800bca4:	4604      	mov	r4, r0
 800bca6:	d158      	bne.n	800bd5a <_malloc_r+0xf6>
 800bca8:	f8d8 4000 	ldr.w	r4, [r8]
 800bcac:	4627      	mov	r7, r4
 800bcae:	2f00      	cmp	r7, #0
 800bcb0:	d143      	bne.n	800bd3a <_malloc_r+0xd6>
 800bcb2:	2c00      	cmp	r4, #0
 800bcb4:	d04b      	beq.n	800bd4e <_malloc_r+0xea>
 800bcb6:	6823      	ldr	r3, [r4, #0]
 800bcb8:	4639      	mov	r1, r7
 800bcba:	4630      	mov	r0, r6
 800bcbc:	eb04 0903 	add.w	r9, r4, r3
 800bcc0:	f000 fb5a 	bl	800c378 <_sbrk_r>
 800bcc4:	4581      	cmp	r9, r0
 800bcc6:	d142      	bne.n	800bd4e <_malloc_r+0xea>
 800bcc8:	6821      	ldr	r1, [r4, #0]
 800bcca:	1a6d      	subs	r5, r5, r1
 800bccc:	4629      	mov	r1, r5
 800bcce:	4630      	mov	r0, r6
 800bcd0:	f7ff ffa6 	bl	800bc20 <sbrk_aligned>
 800bcd4:	3001      	adds	r0, #1
 800bcd6:	d03a      	beq.n	800bd4e <_malloc_r+0xea>
 800bcd8:	6823      	ldr	r3, [r4, #0]
 800bcda:	442b      	add	r3, r5
 800bcdc:	6023      	str	r3, [r4, #0]
 800bcde:	f8d8 3000 	ldr.w	r3, [r8]
 800bce2:	685a      	ldr	r2, [r3, #4]
 800bce4:	bb62      	cbnz	r2, 800bd40 <_malloc_r+0xdc>
 800bce6:	f8c8 7000 	str.w	r7, [r8]
 800bcea:	e00f      	b.n	800bd0c <_malloc_r+0xa8>
 800bcec:	6822      	ldr	r2, [r4, #0]
 800bcee:	1b52      	subs	r2, r2, r5
 800bcf0:	d420      	bmi.n	800bd34 <_malloc_r+0xd0>
 800bcf2:	2a0b      	cmp	r2, #11
 800bcf4:	d917      	bls.n	800bd26 <_malloc_r+0xc2>
 800bcf6:	1961      	adds	r1, r4, r5
 800bcf8:	42a3      	cmp	r3, r4
 800bcfa:	6025      	str	r5, [r4, #0]
 800bcfc:	bf18      	it	ne
 800bcfe:	6059      	strne	r1, [r3, #4]
 800bd00:	6863      	ldr	r3, [r4, #4]
 800bd02:	bf08      	it	eq
 800bd04:	f8c8 1000 	streq.w	r1, [r8]
 800bd08:	5162      	str	r2, [r4, r5]
 800bd0a:	604b      	str	r3, [r1, #4]
 800bd0c:	4630      	mov	r0, r6
 800bd0e:	f000 f82f 	bl	800bd70 <__malloc_unlock>
 800bd12:	f104 000b 	add.w	r0, r4, #11
 800bd16:	1d23      	adds	r3, r4, #4
 800bd18:	f020 0007 	bic.w	r0, r0, #7
 800bd1c:	1ac2      	subs	r2, r0, r3
 800bd1e:	bf1c      	itt	ne
 800bd20:	1a1b      	subne	r3, r3, r0
 800bd22:	50a3      	strne	r3, [r4, r2]
 800bd24:	e7af      	b.n	800bc86 <_malloc_r+0x22>
 800bd26:	6862      	ldr	r2, [r4, #4]
 800bd28:	42a3      	cmp	r3, r4
 800bd2a:	bf0c      	ite	eq
 800bd2c:	f8c8 2000 	streq.w	r2, [r8]
 800bd30:	605a      	strne	r2, [r3, #4]
 800bd32:	e7eb      	b.n	800bd0c <_malloc_r+0xa8>
 800bd34:	4623      	mov	r3, r4
 800bd36:	6864      	ldr	r4, [r4, #4]
 800bd38:	e7ae      	b.n	800bc98 <_malloc_r+0x34>
 800bd3a:	463c      	mov	r4, r7
 800bd3c:	687f      	ldr	r7, [r7, #4]
 800bd3e:	e7b6      	b.n	800bcae <_malloc_r+0x4a>
 800bd40:	461a      	mov	r2, r3
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	42a3      	cmp	r3, r4
 800bd46:	d1fb      	bne.n	800bd40 <_malloc_r+0xdc>
 800bd48:	2300      	movs	r3, #0
 800bd4a:	6053      	str	r3, [r2, #4]
 800bd4c:	e7de      	b.n	800bd0c <_malloc_r+0xa8>
 800bd4e:	230c      	movs	r3, #12
 800bd50:	6033      	str	r3, [r6, #0]
 800bd52:	4630      	mov	r0, r6
 800bd54:	f000 f80c 	bl	800bd70 <__malloc_unlock>
 800bd58:	e794      	b.n	800bc84 <_malloc_r+0x20>
 800bd5a:	6005      	str	r5, [r0, #0]
 800bd5c:	e7d6      	b.n	800bd0c <_malloc_r+0xa8>
 800bd5e:	bf00      	nop
 800bd60:	20001d68 	.word	0x20001d68

0800bd64 <__malloc_lock>:
 800bd64:	4801      	ldr	r0, [pc, #4]	@ (800bd6c <__malloc_lock+0x8>)
 800bd66:	f7ff bf01 	b.w	800bb6c <__retarget_lock_acquire_recursive>
 800bd6a:	bf00      	nop
 800bd6c:	20001d60 	.word	0x20001d60

0800bd70 <__malloc_unlock>:
 800bd70:	4801      	ldr	r0, [pc, #4]	@ (800bd78 <__malloc_unlock+0x8>)
 800bd72:	f7ff befc 	b.w	800bb6e <__retarget_lock_release_recursive>
 800bd76:	bf00      	nop
 800bd78:	20001d60 	.word	0x20001d60

0800bd7c <__ssputs_r>:
 800bd7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd80:	688e      	ldr	r6, [r1, #8]
 800bd82:	461f      	mov	r7, r3
 800bd84:	42be      	cmp	r6, r7
 800bd86:	680b      	ldr	r3, [r1, #0]
 800bd88:	4682      	mov	sl, r0
 800bd8a:	460c      	mov	r4, r1
 800bd8c:	4690      	mov	r8, r2
 800bd8e:	d82d      	bhi.n	800bdec <__ssputs_r+0x70>
 800bd90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bd94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bd98:	d026      	beq.n	800bde8 <__ssputs_r+0x6c>
 800bd9a:	6965      	ldr	r5, [r4, #20]
 800bd9c:	6909      	ldr	r1, [r1, #16]
 800bd9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bda2:	eba3 0901 	sub.w	r9, r3, r1
 800bda6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bdaa:	1c7b      	adds	r3, r7, #1
 800bdac:	444b      	add	r3, r9
 800bdae:	106d      	asrs	r5, r5, #1
 800bdb0:	429d      	cmp	r5, r3
 800bdb2:	bf38      	it	cc
 800bdb4:	461d      	movcc	r5, r3
 800bdb6:	0553      	lsls	r3, r2, #21
 800bdb8:	d527      	bpl.n	800be0a <__ssputs_r+0x8e>
 800bdba:	4629      	mov	r1, r5
 800bdbc:	f7ff ff52 	bl	800bc64 <_malloc_r>
 800bdc0:	4606      	mov	r6, r0
 800bdc2:	b360      	cbz	r0, 800be1e <__ssputs_r+0xa2>
 800bdc4:	6921      	ldr	r1, [r4, #16]
 800bdc6:	464a      	mov	r2, r9
 800bdc8:	f7ff fed2 	bl	800bb70 <memcpy>
 800bdcc:	89a3      	ldrh	r3, [r4, #12]
 800bdce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bdd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdd6:	81a3      	strh	r3, [r4, #12]
 800bdd8:	6126      	str	r6, [r4, #16]
 800bdda:	6165      	str	r5, [r4, #20]
 800bddc:	444e      	add	r6, r9
 800bdde:	eba5 0509 	sub.w	r5, r5, r9
 800bde2:	6026      	str	r6, [r4, #0]
 800bde4:	60a5      	str	r5, [r4, #8]
 800bde6:	463e      	mov	r6, r7
 800bde8:	42be      	cmp	r6, r7
 800bdea:	d900      	bls.n	800bdee <__ssputs_r+0x72>
 800bdec:	463e      	mov	r6, r7
 800bdee:	6820      	ldr	r0, [r4, #0]
 800bdf0:	4632      	mov	r2, r6
 800bdf2:	4641      	mov	r1, r8
 800bdf4:	f000 faa6 	bl	800c344 <memmove>
 800bdf8:	68a3      	ldr	r3, [r4, #8]
 800bdfa:	1b9b      	subs	r3, r3, r6
 800bdfc:	60a3      	str	r3, [r4, #8]
 800bdfe:	6823      	ldr	r3, [r4, #0]
 800be00:	4433      	add	r3, r6
 800be02:	6023      	str	r3, [r4, #0]
 800be04:	2000      	movs	r0, #0
 800be06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be0a:	462a      	mov	r2, r5
 800be0c:	f000 fac4 	bl	800c398 <_realloc_r>
 800be10:	4606      	mov	r6, r0
 800be12:	2800      	cmp	r0, #0
 800be14:	d1e0      	bne.n	800bdd8 <__ssputs_r+0x5c>
 800be16:	6921      	ldr	r1, [r4, #16]
 800be18:	4650      	mov	r0, sl
 800be1a:	f7ff feb7 	bl	800bb8c <_free_r>
 800be1e:	230c      	movs	r3, #12
 800be20:	f8ca 3000 	str.w	r3, [sl]
 800be24:	89a3      	ldrh	r3, [r4, #12]
 800be26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be2a:	81a3      	strh	r3, [r4, #12]
 800be2c:	f04f 30ff 	mov.w	r0, #4294967295
 800be30:	e7e9      	b.n	800be06 <__ssputs_r+0x8a>
	...

0800be34 <_svfiprintf_r>:
 800be34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be38:	4698      	mov	r8, r3
 800be3a:	898b      	ldrh	r3, [r1, #12]
 800be3c:	061b      	lsls	r3, r3, #24
 800be3e:	b09d      	sub	sp, #116	@ 0x74
 800be40:	4607      	mov	r7, r0
 800be42:	460d      	mov	r5, r1
 800be44:	4614      	mov	r4, r2
 800be46:	d510      	bpl.n	800be6a <_svfiprintf_r+0x36>
 800be48:	690b      	ldr	r3, [r1, #16]
 800be4a:	b973      	cbnz	r3, 800be6a <_svfiprintf_r+0x36>
 800be4c:	2140      	movs	r1, #64	@ 0x40
 800be4e:	f7ff ff09 	bl	800bc64 <_malloc_r>
 800be52:	6028      	str	r0, [r5, #0]
 800be54:	6128      	str	r0, [r5, #16]
 800be56:	b930      	cbnz	r0, 800be66 <_svfiprintf_r+0x32>
 800be58:	230c      	movs	r3, #12
 800be5a:	603b      	str	r3, [r7, #0]
 800be5c:	f04f 30ff 	mov.w	r0, #4294967295
 800be60:	b01d      	add	sp, #116	@ 0x74
 800be62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be66:	2340      	movs	r3, #64	@ 0x40
 800be68:	616b      	str	r3, [r5, #20]
 800be6a:	2300      	movs	r3, #0
 800be6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800be6e:	2320      	movs	r3, #32
 800be70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800be74:	f8cd 800c 	str.w	r8, [sp, #12]
 800be78:	2330      	movs	r3, #48	@ 0x30
 800be7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c018 <_svfiprintf_r+0x1e4>
 800be7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800be82:	f04f 0901 	mov.w	r9, #1
 800be86:	4623      	mov	r3, r4
 800be88:	469a      	mov	sl, r3
 800be8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be8e:	b10a      	cbz	r2, 800be94 <_svfiprintf_r+0x60>
 800be90:	2a25      	cmp	r2, #37	@ 0x25
 800be92:	d1f9      	bne.n	800be88 <_svfiprintf_r+0x54>
 800be94:	ebba 0b04 	subs.w	fp, sl, r4
 800be98:	d00b      	beq.n	800beb2 <_svfiprintf_r+0x7e>
 800be9a:	465b      	mov	r3, fp
 800be9c:	4622      	mov	r2, r4
 800be9e:	4629      	mov	r1, r5
 800bea0:	4638      	mov	r0, r7
 800bea2:	f7ff ff6b 	bl	800bd7c <__ssputs_r>
 800bea6:	3001      	adds	r0, #1
 800bea8:	f000 80a7 	beq.w	800bffa <_svfiprintf_r+0x1c6>
 800beac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800beae:	445a      	add	r2, fp
 800beb0:	9209      	str	r2, [sp, #36]	@ 0x24
 800beb2:	f89a 3000 	ldrb.w	r3, [sl]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	f000 809f 	beq.w	800bffa <_svfiprintf_r+0x1c6>
 800bebc:	2300      	movs	r3, #0
 800bebe:	f04f 32ff 	mov.w	r2, #4294967295
 800bec2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bec6:	f10a 0a01 	add.w	sl, sl, #1
 800beca:	9304      	str	r3, [sp, #16]
 800becc:	9307      	str	r3, [sp, #28]
 800bece:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bed2:	931a      	str	r3, [sp, #104]	@ 0x68
 800bed4:	4654      	mov	r4, sl
 800bed6:	2205      	movs	r2, #5
 800bed8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bedc:	484e      	ldr	r0, [pc, #312]	@ (800c018 <_svfiprintf_r+0x1e4>)
 800bede:	f7f4 f99f 	bl	8000220 <memchr>
 800bee2:	9a04      	ldr	r2, [sp, #16]
 800bee4:	b9d8      	cbnz	r0, 800bf1e <_svfiprintf_r+0xea>
 800bee6:	06d0      	lsls	r0, r2, #27
 800bee8:	bf44      	itt	mi
 800beea:	2320      	movmi	r3, #32
 800beec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bef0:	0711      	lsls	r1, r2, #28
 800bef2:	bf44      	itt	mi
 800bef4:	232b      	movmi	r3, #43	@ 0x2b
 800bef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800befa:	f89a 3000 	ldrb.w	r3, [sl]
 800befe:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf00:	d015      	beq.n	800bf2e <_svfiprintf_r+0xfa>
 800bf02:	9a07      	ldr	r2, [sp, #28]
 800bf04:	4654      	mov	r4, sl
 800bf06:	2000      	movs	r0, #0
 800bf08:	f04f 0c0a 	mov.w	ip, #10
 800bf0c:	4621      	mov	r1, r4
 800bf0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf12:	3b30      	subs	r3, #48	@ 0x30
 800bf14:	2b09      	cmp	r3, #9
 800bf16:	d94b      	bls.n	800bfb0 <_svfiprintf_r+0x17c>
 800bf18:	b1b0      	cbz	r0, 800bf48 <_svfiprintf_r+0x114>
 800bf1a:	9207      	str	r2, [sp, #28]
 800bf1c:	e014      	b.n	800bf48 <_svfiprintf_r+0x114>
 800bf1e:	eba0 0308 	sub.w	r3, r0, r8
 800bf22:	fa09 f303 	lsl.w	r3, r9, r3
 800bf26:	4313      	orrs	r3, r2
 800bf28:	9304      	str	r3, [sp, #16]
 800bf2a:	46a2      	mov	sl, r4
 800bf2c:	e7d2      	b.n	800bed4 <_svfiprintf_r+0xa0>
 800bf2e:	9b03      	ldr	r3, [sp, #12]
 800bf30:	1d19      	adds	r1, r3, #4
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	9103      	str	r1, [sp, #12]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	bfbb      	ittet	lt
 800bf3a:	425b      	neglt	r3, r3
 800bf3c:	f042 0202 	orrlt.w	r2, r2, #2
 800bf40:	9307      	strge	r3, [sp, #28]
 800bf42:	9307      	strlt	r3, [sp, #28]
 800bf44:	bfb8      	it	lt
 800bf46:	9204      	strlt	r2, [sp, #16]
 800bf48:	7823      	ldrb	r3, [r4, #0]
 800bf4a:	2b2e      	cmp	r3, #46	@ 0x2e
 800bf4c:	d10a      	bne.n	800bf64 <_svfiprintf_r+0x130>
 800bf4e:	7863      	ldrb	r3, [r4, #1]
 800bf50:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf52:	d132      	bne.n	800bfba <_svfiprintf_r+0x186>
 800bf54:	9b03      	ldr	r3, [sp, #12]
 800bf56:	1d1a      	adds	r2, r3, #4
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	9203      	str	r2, [sp, #12]
 800bf5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bf60:	3402      	adds	r4, #2
 800bf62:	9305      	str	r3, [sp, #20]
 800bf64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c028 <_svfiprintf_r+0x1f4>
 800bf68:	7821      	ldrb	r1, [r4, #0]
 800bf6a:	2203      	movs	r2, #3
 800bf6c:	4650      	mov	r0, sl
 800bf6e:	f7f4 f957 	bl	8000220 <memchr>
 800bf72:	b138      	cbz	r0, 800bf84 <_svfiprintf_r+0x150>
 800bf74:	9b04      	ldr	r3, [sp, #16]
 800bf76:	eba0 000a 	sub.w	r0, r0, sl
 800bf7a:	2240      	movs	r2, #64	@ 0x40
 800bf7c:	4082      	lsls	r2, r0
 800bf7e:	4313      	orrs	r3, r2
 800bf80:	3401      	adds	r4, #1
 800bf82:	9304      	str	r3, [sp, #16]
 800bf84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf88:	4824      	ldr	r0, [pc, #144]	@ (800c01c <_svfiprintf_r+0x1e8>)
 800bf8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bf8e:	2206      	movs	r2, #6
 800bf90:	f7f4 f946 	bl	8000220 <memchr>
 800bf94:	2800      	cmp	r0, #0
 800bf96:	d036      	beq.n	800c006 <_svfiprintf_r+0x1d2>
 800bf98:	4b21      	ldr	r3, [pc, #132]	@ (800c020 <_svfiprintf_r+0x1ec>)
 800bf9a:	bb1b      	cbnz	r3, 800bfe4 <_svfiprintf_r+0x1b0>
 800bf9c:	9b03      	ldr	r3, [sp, #12]
 800bf9e:	3307      	adds	r3, #7
 800bfa0:	f023 0307 	bic.w	r3, r3, #7
 800bfa4:	3308      	adds	r3, #8
 800bfa6:	9303      	str	r3, [sp, #12]
 800bfa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfaa:	4433      	add	r3, r6
 800bfac:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfae:	e76a      	b.n	800be86 <_svfiprintf_r+0x52>
 800bfb0:	fb0c 3202 	mla	r2, ip, r2, r3
 800bfb4:	460c      	mov	r4, r1
 800bfb6:	2001      	movs	r0, #1
 800bfb8:	e7a8      	b.n	800bf0c <_svfiprintf_r+0xd8>
 800bfba:	2300      	movs	r3, #0
 800bfbc:	3401      	adds	r4, #1
 800bfbe:	9305      	str	r3, [sp, #20]
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	f04f 0c0a 	mov.w	ip, #10
 800bfc6:	4620      	mov	r0, r4
 800bfc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bfcc:	3a30      	subs	r2, #48	@ 0x30
 800bfce:	2a09      	cmp	r2, #9
 800bfd0:	d903      	bls.n	800bfda <_svfiprintf_r+0x1a6>
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d0c6      	beq.n	800bf64 <_svfiprintf_r+0x130>
 800bfd6:	9105      	str	r1, [sp, #20]
 800bfd8:	e7c4      	b.n	800bf64 <_svfiprintf_r+0x130>
 800bfda:	fb0c 2101 	mla	r1, ip, r1, r2
 800bfde:	4604      	mov	r4, r0
 800bfe0:	2301      	movs	r3, #1
 800bfe2:	e7f0      	b.n	800bfc6 <_svfiprintf_r+0x192>
 800bfe4:	ab03      	add	r3, sp, #12
 800bfe6:	9300      	str	r3, [sp, #0]
 800bfe8:	462a      	mov	r2, r5
 800bfea:	4b0e      	ldr	r3, [pc, #56]	@ (800c024 <_svfiprintf_r+0x1f0>)
 800bfec:	a904      	add	r1, sp, #16
 800bfee:	4638      	mov	r0, r7
 800bff0:	f3af 8000 	nop.w
 800bff4:	1c42      	adds	r2, r0, #1
 800bff6:	4606      	mov	r6, r0
 800bff8:	d1d6      	bne.n	800bfa8 <_svfiprintf_r+0x174>
 800bffa:	89ab      	ldrh	r3, [r5, #12]
 800bffc:	065b      	lsls	r3, r3, #25
 800bffe:	f53f af2d 	bmi.w	800be5c <_svfiprintf_r+0x28>
 800c002:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c004:	e72c      	b.n	800be60 <_svfiprintf_r+0x2c>
 800c006:	ab03      	add	r3, sp, #12
 800c008:	9300      	str	r3, [sp, #0]
 800c00a:	462a      	mov	r2, r5
 800c00c:	4b05      	ldr	r3, [pc, #20]	@ (800c024 <_svfiprintf_r+0x1f0>)
 800c00e:	a904      	add	r1, sp, #16
 800c010:	4638      	mov	r0, r7
 800c012:	f000 f879 	bl	800c108 <_printf_i>
 800c016:	e7ed      	b.n	800bff4 <_svfiprintf_r+0x1c0>
 800c018:	0800ce7c 	.word	0x0800ce7c
 800c01c:	0800ce86 	.word	0x0800ce86
 800c020:	00000000 	.word	0x00000000
 800c024:	0800bd7d 	.word	0x0800bd7d
 800c028:	0800ce82 	.word	0x0800ce82

0800c02c <_printf_common>:
 800c02c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c030:	4616      	mov	r6, r2
 800c032:	4698      	mov	r8, r3
 800c034:	688a      	ldr	r2, [r1, #8]
 800c036:	690b      	ldr	r3, [r1, #16]
 800c038:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c03c:	4293      	cmp	r3, r2
 800c03e:	bfb8      	it	lt
 800c040:	4613      	movlt	r3, r2
 800c042:	6033      	str	r3, [r6, #0]
 800c044:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c048:	4607      	mov	r7, r0
 800c04a:	460c      	mov	r4, r1
 800c04c:	b10a      	cbz	r2, 800c052 <_printf_common+0x26>
 800c04e:	3301      	adds	r3, #1
 800c050:	6033      	str	r3, [r6, #0]
 800c052:	6823      	ldr	r3, [r4, #0]
 800c054:	0699      	lsls	r1, r3, #26
 800c056:	bf42      	ittt	mi
 800c058:	6833      	ldrmi	r3, [r6, #0]
 800c05a:	3302      	addmi	r3, #2
 800c05c:	6033      	strmi	r3, [r6, #0]
 800c05e:	6825      	ldr	r5, [r4, #0]
 800c060:	f015 0506 	ands.w	r5, r5, #6
 800c064:	d106      	bne.n	800c074 <_printf_common+0x48>
 800c066:	f104 0a19 	add.w	sl, r4, #25
 800c06a:	68e3      	ldr	r3, [r4, #12]
 800c06c:	6832      	ldr	r2, [r6, #0]
 800c06e:	1a9b      	subs	r3, r3, r2
 800c070:	42ab      	cmp	r3, r5
 800c072:	dc26      	bgt.n	800c0c2 <_printf_common+0x96>
 800c074:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c078:	6822      	ldr	r2, [r4, #0]
 800c07a:	3b00      	subs	r3, #0
 800c07c:	bf18      	it	ne
 800c07e:	2301      	movne	r3, #1
 800c080:	0692      	lsls	r2, r2, #26
 800c082:	d42b      	bmi.n	800c0dc <_printf_common+0xb0>
 800c084:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c088:	4641      	mov	r1, r8
 800c08a:	4638      	mov	r0, r7
 800c08c:	47c8      	blx	r9
 800c08e:	3001      	adds	r0, #1
 800c090:	d01e      	beq.n	800c0d0 <_printf_common+0xa4>
 800c092:	6823      	ldr	r3, [r4, #0]
 800c094:	6922      	ldr	r2, [r4, #16]
 800c096:	f003 0306 	and.w	r3, r3, #6
 800c09a:	2b04      	cmp	r3, #4
 800c09c:	bf02      	ittt	eq
 800c09e:	68e5      	ldreq	r5, [r4, #12]
 800c0a0:	6833      	ldreq	r3, [r6, #0]
 800c0a2:	1aed      	subeq	r5, r5, r3
 800c0a4:	68a3      	ldr	r3, [r4, #8]
 800c0a6:	bf0c      	ite	eq
 800c0a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c0ac:	2500      	movne	r5, #0
 800c0ae:	4293      	cmp	r3, r2
 800c0b0:	bfc4      	itt	gt
 800c0b2:	1a9b      	subgt	r3, r3, r2
 800c0b4:	18ed      	addgt	r5, r5, r3
 800c0b6:	2600      	movs	r6, #0
 800c0b8:	341a      	adds	r4, #26
 800c0ba:	42b5      	cmp	r5, r6
 800c0bc:	d11a      	bne.n	800c0f4 <_printf_common+0xc8>
 800c0be:	2000      	movs	r0, #0
 800c0c0:	e008      	b.n	800c0d4 <_printf_common+0xa8>
 800c0c2:	2301      	movs	r3, #1
 800c0c4:	4652      	mov	r2, sl
 800c0c6:	4641      	mov	r1, r8
 800c0c8:	4638      	mov	r0, r7
 800c0ca:	47c8      	blx	r9
 800c0cc:	3001      	adds	r0, #1
 800c0ce:	d103      	bne.n	800c0d8 <_printf_common+0xac>
 800c0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c0d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0d8:	3501      	adds	r5, #1
 800c0da:	e7c6      	b.n	800c06a <_printf_common+0x3e>
 800c0dc:	18e1      	adds	r1, r4, r3
 800c0de:	1c5a      	adds	r2, r3, #1
 800c0e0:	2030      	movs	r0, #48	@ 0x30
 800c0e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c0e6:	4422      	add	r2, r4
 800c0e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c0ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c0f0:	3302      	adds	r3, #2
 800c0f2:	e7c7      	b.n	800c084 <_printf_common+0x58>
 800c0f4:	2301      	movs	r3, #1
 800c0f6:	4622      	mov	r2, r4
 800c0f8:	4641      	mov	r1, r8
 800c0fa:	4638      	mov	r0, r7
 800c0fc:	47c8      	blx	r9
 800c0fe:	3001      	adds	r0, #1
 800c100:	d0e6      	beq.n	800c0d0 <_printf_common+0xa4>
 800c102:	3601      	adds	r6, #1
 800c104:	e7d9      	b.n	800c0ba <_printf_common+0x8e>
	...

0800c108 <_printf_i>:
 800c108:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c10c:	7e0f      	ldrb	r7, [r1, #24]
 800c10e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c110:	2f78      	cmp	r7, #120	@ 0x78
 800c112:	4691      	mov	r9, r2
 800c114:	4680      	mov	r8, r0
 800c116:	460c      	mov	r4, r1
 800c118:	469a      	mov	sl, r3
 800c11a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c11e:	d807      	bhi.n	800c130 <_printf_i+0x28>
 800c120:	2f62      	cmp	r7, #98	@ 0x62
 800c122:	d80a      	bhi.n	800c13a <_printf_i+0x32>
 800c124:	2f00      	cmp	r7, #0
 800c126:	f000 80d1 	beq.w	800c2cc <_printf_i+0x1c4>
 800c12a:	2f58      	cmp	r7, #88	@ 0x58
 800c12c:	f000 80b8 	beq.w	800c2a0 <_printf_i+0x198>
 800c130:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c134:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c138:	e03a      	b.n	800c1b0 <_printf_i+0xa8>
 800c13a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c13e:	2b15      	cmp	r3, #21
 800c140:	d8f6      	bhi.n	800c130 <_printf_i+0x28>
 800c142:	a101      	add	r1, pc, #4	@ (adr r1, 800c148 <_printf_i+0x40>)
 800c144:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c148:	0800c1a1 	.word	0x0800c1a1
 800c14c:	0800c1b5 	.word	0x0800c1b5
 800c150:	0800c131 	.word	0x0800c131
 800c154:	0800c131 	.word	0x0800c131
 800c158:	0800c131 	.word	0x0800c131
 800c15c:	0800c131 	.word	0x0800c131
 800c160:	0800c1b5 	.word	0x0800c1b5
 800c164:	0800c131 	.word	0x0800c131
 800c168:	0800c131 	.word	0x0800c131
 800c16c:	0800c131 	.word	0x0800c131
 800c170:	0800c131 	.word	0x0800c131
 800c174:	0800c2b3 	.word	0x0800c2b3
 800c178:	0800c1df 	.word	0x0800c1df
 800c17c:	0800c26d 	.word	0x0800c26d
 800c180:	0800c131 	.word	0x0800c131
 800c184:	0800c131 	.word	0x0800c131
 800c188:	0800c2d5 	.word	0x0800c2d5
 800c18c:	0800c131 	.word	0x0800c131
 800c190:	0800c1df 	.word	0x0800c1df
 800c194:	0800c131 	.word	0x0800c131
 800c198:	0800c131 	.word	0x0800c131
 800c19c:	0800c275 	.word	0x0800c275
 800c1a0:	6833      	ldr	r3, [r6, #0]
 800c1a2:	1d1a      	adds	r2, r3, #4
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	6032      	str	r2, [r6, #0]
 800c1a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c1ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c1b0:	2301      	movs	r3, #1
 800c1b2:	e09c      	b.n	800c2ee <_printf_i+0x1e6>
 800c1b4:	6833      	ldr	r3, [r6, #0]
 800c1b6:	6820      	ldr	r0, [r4, #0]
 800c1b8:	1d19      	adds	r1, r3, #4
 800c1ba:	6031      	str	r1, [r6, #0]
 800c1bc:	0606      	lsls	r6, r0, #24
 800c1be:	d501      	bpl.n	800c1c4 <_printf_i+0xbc>
 800c1c0:	681d      	ldr	r5, [r3, #0]
 800c1c2:	e003      	b.n	800c1cc <_printf_i+0xc4>
 800c1c4:	0645      	lsls	r5, r0, #25
 800c1c6:	d5fb      	bpl.n	800c1c0 <_printf_i+0xb8>
 800c1c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c1cc:	2d00      	cmp	r5, #0
 800c1ce:	da03      	bge.n	800c1d8 <_printf_i+0xd0>
 800c1d0:	232d      	movs	r3, #45	@ 0x2d
 800c1d2:	426d      	negs	r5, r5
 800c1d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c1d8:	4858      	ldr	r0, [pc, #352]	@ (800c33c <_printf_i+0x234>)
 800c1da:	230a      	movs	r3, #10
 800c1dc:	e011      	b.n	800c202 <_printf_i+0xfa>
 800c1de:	6821      	ldr	r1, [r4, #0]
 800c1e0:	6833      	ldr	r3, [r6, #0]
 800c1e2:	0608      	lsls	r0, r1, #24
 800c1e4:	f853 5b04 	ldr.w	r5, [r3], #4
 800c1e8:	d402      	bmi.n	800c1f0 <_printf_i+0xe8>
 800c1ea:	0649      	lsls	r1, r1, #25
 800c1ec:	bf48      	it	mi
 800c1ee:	b2ad      	uxthmi	r5, r5
 800c1f0:	2f6f      	cmp	r7, #111	@ 0x6f
 800c1f2:	4852      	ldr	r0, [pc, #328]	@ (800c33c <_printf_i+0x234>)
 800c1f4:	6033      	str	r3, [r6, #0]
 800c1f6:	bf14      	ite	ne
 800c1f8:	230a      	movne	r3, #10
 800c1fa:	2308      	moveq	r3, #8
 800c1fc:	2100      	movs	r1, #0
 800c1fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c202:	6866      	ldr	r6, [r4, #4]
 800c204:	60a6      	str	r6, [r4, #8]
 800c206:	2e00      	cmp	r6, #0
 800c208:	db05      	blt.n	800c216 <_printf_i+0x10e>
 800c20a:	6821      	ldr	r1, [r4, #0]
 800c20c:	432e      	orrs	r6, r5
 800c20e:	f021 0104 	bic.w	r1, r1, #4
 800c212:	6021      	str	r1, [r4, #0]
 800c214:	d04b      	beq.n	800c2ae <_printf_i+0x1a6>
 800c216:	4616      	mov	r6, r2
 800c218:	fbb5 f1f3 	udiv	r1, r5, r3
 800c21c:	fb03 5711 	mls	r7, r3, r1, r5
 800c220:	5dc7      	ldrb	r7, [r0, r7]
 800c222:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c226:	462f      	mov	r7, r5
 800c228:	42bb      	cmp	r3, r7
 800c22a:	460d      	mov	r5, r1
 800c22c:	d9f4      	bls.n	800c218 <_printf_i+0x110>
 800c22e:	2b08      	cmp	r3, #8
 800c230:	d10b      	bne.n	800c24a <_printf_i+0x142>
 800c232:	6823      	ldr	r3, [r4, #0]
 800c234:	07df      	lsls	r7, r3, #31
 800c236:	d508      	bpl.n	800c24a <_printf_i+0x142>
 800c238:	6923      	ldr	r3, [r4, #16]
 800c23a:	6861      	ldr	r1, [r4, #4]
 800c23c:	4299      	cmp	r1, r3
 800c23e:	bfde      	ittt	le
 800c240:	2330      	movle	r3, #48	@ 0x30
 800c242:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c246:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c24a:	1b92      	subs	r2, r2, r6
 800c24c:	6122      	str	r2, [r4, #16]
 800c24e:	f8cd a000 	str.w	sl, [sp]
 800c252:	464b      	mov	r3, r9
 800c254:	aa03      	add	r2, sp, #12
 800c256:	4621      	mov	r1, r4
 800c258:	4640      	mov	r0, r8
 800c25a:	f7ff fee7 	bl	800c02c <_printf_common>
 800c25e:	3001      	adds	r0, #1
 800c260:	d14a      	bne.n	800c2f8 <_printf_i+0x1f0>
 800c262:	f04f 30ff 	mov.w	r0, #4294967295
 800c266:	b004      	add	sp, #16
 800c268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c26c:	6823      	ldr	r3, [r4, #0]
 800c26e:	f043 0320 	orr.w	r3, r3, #32
 800c272:	6023      	str	r3, [r4, #0]
 800c274:	4832      	ldr	r0, [pc, #200]	@ (800c340 <_printf_i+0x238>)
 800c276:	2778      	movs	r7, #120	@ 0x78
 800c278:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c27c:	6823      	ldr	r3, [r4, #0]
 800c27e:	6831      	ldr	r1, [r6, #0]
 800c280:	061f      	lsls	r7, r3, #24
 800c282:	f851 5b04 	ldr.w	r5, [r1], #4
 800c286:	d402      	bmi.n	800c28e <_printf_i+0x186>
 800c288:	065f      	lsls	r7, r3, #25
 800c28a:	bf48      	it	mi
 800c28c:	b2ad      	uxthmi	r5, r5
 800c28e:	6031      	str	r1, [r6, #0]
 800c290:	07d9      	lsls	r1, r3, #31
 800c292:	bf44      	itt	mi
 800c294:	f043 0320 	orrmi.w	r3, r3, #32
 800c298:	6023      	strmi	r3, [r4, #0]
 800c29a:	b11d      	cbz	r5, 800c2a4 <_printf_i+0x19c>
 800c29c:	2310      	movs	r3, #16
 800c29e:	e7ad      	b.n	800c1fc <_printf_i+0xf4>
 800c2a0:	4826      	ldr	r0, [pc, #152]	@ (800c33c <_printf_i+0x234>)
 800c2a2:	e7e9      	b.n	800c278 <_printf_i+0x170>
 800c2a4:	6823      	ldr	r3, [r4, #0]
 800c2a6:	f023 0320 	bic.w	r3, r3, #32
 800c2aa:	6023      	str	r3, [r4, #0]
 800c2ac:	e7f6      	b.n	800c29c <_printf_i+0x194>
 800c2ae:	4616      	mov	r6, r2
 800c2b0:	e7bd      	b.n	800c22e <_printf_i+0x126>
 800c2b2:	6833      	ldr	r3, [r6, #0]
 800c2b4:	6825      	ldr	r5, [r4, #0]
 800c2b6:	6961      	ldr	r1, [r4, #20]
 800c2b8:	1d18      	adds	r0, r3, #4
 800c2ba:	6030      	str	r0, [r6, #0]
 800c2bc:	062e      	lsls	r6, r5, #24
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	d501      	bpl.n	800c2c6 <_printf_i+0x1be>
 800c2c2:	6019      	str	r1, [r3, #0]
 800c2c4:	e002      	b.n	800c2cc <_printf_i+0x1c4>
 800c2c6:	0668      	lsls	r0, r5, #25
 800c2c8:	d5fb      	bpl.n	800c2c2 <_printf_i+0x1ba>
 800c2ca:	8019      	strh	r1, [r3, #0]
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	6123      	str	r3, [r4, #16]
 800c2d0:	4616      	mov	r6, r2
 800c2d2:	e7bc      	b.n	800c24e <_printf_i+0x146>
 800c2d4:	6833      	ldr	r3, [r6, #0]
 800c2d6:	1d1a      	adds	r2, r3, #4
 800c2d8:	6032      	str	r2, [r6, #0]
 800c2da:	681e      	ldr	r6, [r3, #0]
 800c2dc:	6862      	ldr	r2, [r4, #4]
 800c2de:	2100      	movs	r1, #0
 800c2e0:	4630      	mov	r0, r6
 800c2e2:	f7f3 ff9d 	bl	8000220 <memchr>
 800c2e6:	b108      	cbz	r0, 800c2ec <_printf_i+0x1e4>
 800c2e8:	1b80      	subs	r0, r0, r6
 800c2ea:	6060      	str	r0, [r4, #4]
 800c2ec:	6863      	ldr	r3, [r4, #4]
 800c2ee:	6123      	str	r3, [r4, #16]
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c2f6:	e7aa      	b.n	800c24e <_printf_i+0x146>
 800c2f8:	6923      	ldr	r3, [r4, #16]
 800c2fa:	4632      	mov	r2, r6
 800c2fc:	4649      	mov	r1, r9
 800c2fe:	4640      	mov	r0, r8
 800c300:	47d0      	blx	sl
 800c302:	3001      	adds	r0, #1
 800c304:	d0ad      	beq.n	800c262 <_printf_i+0x15a>
 800c306:	6823      	ldr	r3, [r4, #0]
 800c308:	079b      	lsls	r3, r3, #30
 800c30a:	d413      	bmi.n	800c334 <_printf_i+0x22c>
 800c30c:	68e0      	ldr	r0, [r4, #12]
 800c30e:	9b03      	ldr	r3, [sp, #12]
 800c310:	4298      	cmp	r0, r3
 800c312:	bfb8      	it	lt
 800c314:	4618      	movlt	r0, r3
 800c316:	e7a6      	b.n	800c266 <_printf_i+0x15e>
 800c318:	2301      	movs	r3, #1
 800c31a:	4632      	mov	r2, r6
 800c31c:	4649      	mov	r1, r9
 800c31e:	4640      	mov	r0, r8
 800c320:	47d0      	blx	sl
 800c322:	3001      	adds	r0, #1
 800c324:	d09d      	beq.n	800c262 <_printf_i+0x15a>
 800c326:	3501      	adds	r5, #1
 800c328:	68e3      	ldr	r3, [r4, #12]
 800c32a:	9903      	ldr	r1, [sp, #12]
 800c32c:	1a5b      	subs	r3, r3, r1
 800c32e:	42ab      	cmp	r3, r5
 800c330:	dcf2      	bgt.n	800c318 <_printf_i+0x210>
 800c332:	e7eb      	b.n	800c30c <_printf_i+0x204>
 800c334:	2500      	movs	r5, #0
 800c336:	f104 0619 	add.w	r6, r4, #25
 800c33a:	e7f5      	b.n	800c328 <_printf_i+0x220>
 800c33c:	0800ce8d 	.word	0x0800ce8d
 800c340:	0800ce9e 	.word	0x0800ce9e

0800c344 <memmove>:
 800c344:	4288      	cmp	r0, r1
 800c346:	b510      	push	{r4, lr}
 800c348:	eb01 0402 	add.w	r4, r1, r2
 800c34c:	d902      	bls.n	800c354 <memmove+0x10>
 800c34e:	4284      	cmp	r4, r0
 800c350:	4623      	mov	r3, r4
 800c352:	d807      	bhi.n	800c364 <memmove+0x20>
 800c354:	1e43      	subs	r3, r0, #1
 800c356:	42a1      	cmp	r1, r4
 800c358:	d008      	beq.n	800c36c <memmove+0x28>
 800c35a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c35e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c362:	e7f8      	b.n	800c356 <memmove+0x12>
 800c364:	4402      	add	r2, r0
 800c366:	4601      	mov	r1, r0
 800c368:	428a      	cmp	r2, r1
 800c36a:	d100      	bne.n	800c36e <memmove+0x2a>
 800c36c:	bd10      	pop	{r4, pc}
 800c36e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c372:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c376:	e7f7      	b.n	800c368 <memmove+0x24>

0800c378 <_sbrk_r>:
 800c378:	b538      	push	{r3, r4, r5, lr}
 800c37a:	4d06      	ldr	r5, [pc, #24]	@ (800c394 <_sbrk_r+0x1c>)
 800c37c:	2300      	movs	r3, #0
 800c37e:	4604      	mov	r4, r0
 800c380:	4608      	mov	r0, r1
 800c382:	602b      	str	r3, [r5, #0]
 800c384:	f7f9 fba6 	bl	8005ad4 <_sbrk>
 800c388:	1c43      	adds	r3, r0, #1
 800c38a:	d102      	bne.n	800c392 <_sbrk_r+0x1a>
 800c38c:	682b      	ldr	r3, [r5, #0]
 800c38e:	b103      	cbz	r3, 800c392 <_sbrk_r+0x1a>
 800c390:	6023      	str	r3, [r4, #0]
 800c392:	bd38      	pop	{r3, r4, r5, pc}
 800c394:	20001d5c 	.word	0x20001d5c

0800c398 <_realloc_r>:
 800c398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c39c:	4607      	mov	r7, r0
 800c39e:	4614      	mov	r4, r2
 800c3a0:	460d      	mov	r5, r1
 800c3a2:	b921      	cbnz	r1, 800c3ae <_realloc_r+0x16>
 800c3a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c3a8:	4611      	mov	r1, r2
 800c3aa:	f7ff bc5b 	b.w	800bc64 <_malloc_r>
 800c3ae:	b92a      	cbnz	r2, 800c3bc <_realloc_r+0x24>
 800c3b0:	f7ff fbec 	bl	800bb8c <_free_r>
 800c3b4:	4625      	mov	r5, r4
 800c3b6:	4628      	mov	r0, r5
 800c3b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3bc:	f000 f81a 	bl	800c3f4 <_malloc_usable_size_r>
 800c3c0:	4284      	cmp	r4, r0
 800c3c2:	4606      	mov	r6, r0
 800c3c4:	d802      	bhi.n	800c3cc <_realloc_r+0x34>
 800c3c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c3ca:	d8f4      	bhi.n	800c3b6 <_realloc_r+0x1e>
 800c3cc:	4621      	mov	r1, r4
 800c3ce:	4638      	mov	r0, r7
 800c3d0:	f7ff fc48 	bl	800bc64 <_malloc_r>
 800c3d4:	4680      	mov	r8, r0
 800c3d6:	b908      	cbnz	r0, 800c3dc <_realloc_r+0x44>
 800c3d8:	4645      	mov	r5, r8
 800c3da:	e7ec      	b.n	800c3b6 <_realloc_r+0x1e>
 800c3dc:	42b4      	cmp	r4, r6
 800c3de:	4622      	mov	r2, r4
 800c3e0:	4629      	mov	r1, r5
 800c3e2:	bf28      	it	cs
 800c3e4:	4632      	movcs	r2, r6
 800c3e6:	f7ff fbc3 	bl	800bb70 <memcpy>
 800c3ea:	4629      	mov	r1, r5
 800c3ec:	4638      	mov	r0, r7
 800c3ee:	f7ff fbcd 	bl	800bb8c <_free_r>
 800c3f2:	e7f1      	b.n	800c3d8 <_realloc_r+0x40>

0800c3f4 <_malloc_usable_size_r>:
 800c3f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3f8:	1f18      	subs	r0, r3, #4
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	bfbc      	itt	lt
 800c3fe:	580b      	ldrlt	r3, [r1, r0]
 800c400:	18c0      	addlt	r0, r0, r3
 800c402:	4770      	bx	lr

0800c404 <_init>:
 800c404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c406:	bf00      	nop
 800c408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c40a:	bc08      	pop	{r3}
 800c40c:	469e      	mov	lr, r3
 800c40e:	4770      	bx	lr

0800c410 <_fini>:
 800c410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c412:	bf00      	nop
 800c414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c416:	bc08      	pop	{r3}
 800c418:	469e      	mov	lr, r3
 800c41a:	4770      	bx	lr
