# Experiment-08- Encoders-and-decoders 
### AIM: To implement 8 to 3 Encoder and  3to8 Decoder using verilog and validate its outputs
### HARDWARE REQUIRED:  – PC, Cyclone II , USB flasher
### SOFTWARE REQUIRED:   Quartus prime
### THEORY 

## Encoders
Binary code of N digits can be used to store 2N distinct elements of coded information. This is what encoders and decoders are used for. Encoders convert 2N lines of input into a code of N bits and Decoders decode the N bits into 2N lines.

1. Encoders –
An encoder is a combinational circuit that converts binary information in the form of a 2N input lines into N output lines, which represent N bit code for the input. For simple encoders, it is assumed that only one input line is active at a time.

As an example, let’s consider Octal to Binary encoder. As shown in the following figure, an octal-to-binary encoder takes 8 input lines and generates 3 output lines.

![image](https://user-images.githubusercontent.com/36288975/171543588-bc0746df-a173-4b35-989e-5fb7d385fe8a.png)
## Figure -01 3 to 8 Encoder 


Implementation –

X = D4 + D5 + D6 + D7
Y = D2 +D3 + D6 + D7
Z = D1 + D3 + D5 + D7 
Hence, the encoder can be realised with OR gates as follows:


![image](https://user-images.githubusercontent.com/36288975/171543740-68403b82-aa93-4c98-9343-f32b14885a2e.png)
## Figure -02 3 to 8 Encoder implenentation 

 ### Decoders 
A decoder does the opposite job of an encoder. It is a combinational circuit that converts n lines of input into 2n lines of output.

Let’s take an example of 3-to-8 line decoder.
Implementation –
D0 is high when X = 0, Y = 0 and Z = 0. Hence,

D0 = X’ Y’ Z’ 
Similarly,

D1 = X’ Y’ Z
D2 = X’ Y Z’
D3 = X’ Y Z
D4 = X Y’ Z’
D5 = X Y’ Z
D6 = X Y Z’
D7 = X Y Z 


![image](https://user-images.githubusercontent.com/36288975/171543978-ee2d0671-2846-40a1-8705-507fd6287a49.png)
## Figure -03 8 to 3 Decoder 



![image](https://user-images.githubusercontent.com/36288975/171543866-5a6eace6-8683-49d7-9c4f-a7cb30ec3035.png)
## Figure -04 8 to 3 Decoder implementation 

### Procedure
Step1:- Open the quartus II software.

Step2:- Create a new project.

Step3:- Name the projects such that the same name is used for mentioning the name of the module.

Step4:- Develop programmes for both Encoder and Decoder using verilog programming.

Step5:- Run RTL Simulation.

Step6:- Create the Timing diagram.

Step7:- Validate the outputs.


### PROGRAM 
```
Program for Endocers and Decoders  and verify its truth table in quartus using Verilog programming.
Developed by: Harish R
RegisterNumber:  22005828
```
```
# ENCODER:
module exp8(a,b,c,d0,d1,d2,d3,d4,d5,d6,d7);
output a,b,c;
input d0,d1,d2,d3,d4,d5,d6,d7;
or(a,d4,d5,d6,d7);
or(b,d2,d3,d6,d7);
or(c,d1,d3,d5,d7);
endmodule
```
```
# DECODER:
module dec(d0,d1,d2,d3,d4,d5,d6,d7,a,b,c);
output d0,d1,d2,d3,d4,d5,d6,d7;
input a,b,c;
assign d0=(~a & ~b & ~c) ;
assign d1=(~a & ~b &c);
assign d2=(~a & b &~c);
assign d3=(~a & b &c);
assign d4=(a &~b&~c);
assign d5=(a &~b&c);
assign d6=(a&b&~c);
assign d7=(a&b&c);
endmodule
```

### RTL LOGIC  
# ENCODER
![image](https://user-images.githubusercontent.com/117935868/214300380-7a8fd8f5-530d-4a02-960a-119b3c1fa974.png)

# DECODER
![image](https://user-images.githubusercontent.com/117935868/214300569-ce0d2c3c-d9e4-4c62-9bfe-13c4729ef5ac.png)


### TIMING DIGRAMS  
# ENCODER
![image](https://user-images.githubusercontent.com/117935868/214300745-7fd1e525-86c4-4213-8fdc-97cd6f06fdb5.png)
![image](https://user-images.githubusercontent.com/117935868/214300982-192b88e5-47b4-4d9b-b255-2fbd6594a893.png)
![image](https://user-images.githubusercontent.com/117935868/214301072-245bc99b-d335-4e46-b756-ab0246869004.png)


# DECODER
![image](https://user-images.githubusercontent.com/117935868/214301161-0e5b729a-6f05-43e1-b7e8-fbf7b9016839.png)


### TRUTH TABLE 
# ENCODER
![image](https://user-images.githubusercontent.com/117935868/214301387-81baa785-f763-4d40-8871-82a94e3e451b.png)

# DECODER
![image](https://user-images.githubusercontent.com/117935868/214301556-51b0fb7f-ed62-472c-829b-636c3066ccbc.png)


### RESULTS 
Thus 8 to 3 Encoder and 3to8 Decoder are implemented successfully using verilog and validate its outputs.
