[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS65251RHAR production of TEXAS INSTRUMENTS from the text:TPS\n 65251\n C25  R22   C24   \nR20\nR21\nL2\nGND\n VIN\n \nLX3VIN\n \nL 3 X\n  GND C23\nBST3VIN3\nEN3\n         L 2 X\n  BST2\n  \nL 1 X\n  VIN2\n  \nL 2 X\n  EN2\n  \n VIN1\n \nEN1\n  LX1\n  \nBST1\n            \nC11\nR10\nR11L1\nC13R13\nC15R12C14V2\nV1\nVIN1\nC10C27\n 4.7 nF \nC17VIN\n \nC35R32C34C36R1C26  C21\nF 2 BF 2 B  PG C  1  \nC2  \nC37C31\n  \nR30\nR31C33V3\n  \nC30\n   VIN3\n VIN\n C20VIN2\nC16L3\n  \n 4.7  µH\n   R23\n    \nR33\n120 k\r\nGPIO \nor GND GPIO or \nGND  CMP2GND\nF 2 B \nLOW_P\nS 2 SV7VAGND\nPGOODV3V\nRLIM2FB1SS1SYNCCMP1ROSC RLIM1CMP3RLIM3FB3S 3 SCopyright © 2018, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nTPS65251 4.5-Vto18-VInput, High-Current, Synchronous Step-Down Three Buck\nSwitcher WithIntegrated FET\n11Features\n1•Wide Input Supply Voltage Range (4.5to18V)\n•0.8V,1%Accuracy Reference\n•Continuous Loading: 3A(Buck 1),\n2A(Buck 2and3)\n•Maximum Current: 3.5A(Buck 1),\n2.5A(Buck 2and3)\n•Adjustable Switching Frequency\n300kHzto2.2MHz SetbyExternal Resistor\n•Dedicated Enable forEach Buck\n•External Synchronization PinforOscillator\n•External Enable/Sequencing andSoft-Start Pins\n•Adjustable Current Limit SetByExternal Resistor\n•Soft-Start Pins\n•Current-Mode Control With Simple Compensation\nCircuit\n•Powergood\n•Optional Low-Power Mode Operation forLight\nLoads\n•VQFN Package, 40-Pin 6mm×6mmRHA\n2Applications\n•SetTopBoxes\n•Blu-ray DVD\n•DVR\n•DTV\n•CarAudio/Video\n•Security Camera3Description\nThe TPS65251 features three synchronous wide\ninput range high efficiency buck converters. The\nconverters are designed tosimplify itsapplication\nwhile giving thedesigner theoption tooptimize their\nusage according tothetarget application.\nThe converters can operate in5-,9-,12-or15-V\nsystems and have integrated power transistors. The\noutput voltage canbesetexternally using aresistor\ndivider toanyvalue between 0.8Vand close tothe\ninput supply. Each converter features enable pinthat\nallows adelayed start-up forsequencing purposes,\nsoft-start pinthat allows adjustable soft-start time by\nchoosing thesoft-start capacitor, and acurrent limit\n(RLIMx) pinthat enables designer toadjust current\nlimit byselecting anexternal resistor andoptimize the\nchoice ofinductor. The current mode control allows a\nsimple RCcompensation.\nThe switching frequency oftheconverters caneither\nbesetwith anexternal resistor connected toROSC\npinorcan besynchronized toanexternal clock\nconnected toSYNC pinifneeded. The switching\nregulators aredesigned tooperate from 300 kHz to\n2.2MHz. 180°outofphase operation between Buck\n1and Buck 2,3(Buck 2and 3run inphase)\nminimizes theinput filter requirements.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS65251 VQFN (40) 6.00 mm×6.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Schematic\n2TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (continued) ......................................... 3\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ..................................... 5\n7.2 ESD Ratings .............................................................. 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information .................................................. 5\n7.5 Electrical Characteristics ........................................... 6\n7.6 Typical Characteristics .............................................. 8\n8Detailed Description ............................................ 11\n8.1 Overview ................................................................. 11\n8.2 Functional Block Diagram ....................................... 11\n8.3 Feature Description ................................................. 128.4 Device Functional Modes ........................................ 15\n9Application andImplementation ........................ 17\n9.1 Application Information ............................................ 17\n9.2 Typical Application .................................................. 17\n10Power Supply Recommendations ..................... 24\n11Layout ................................................................... 24\n11.1 Layout Guidelines ................................................. 24\n11.2 Layout Example .................................................... 25\n11.3 Power Dissipation ................................................. 25\n12Device andDocumentation Support ................. 27\n12.1 Receiving Notification ofDocumentation Updates 27\n12.2 Community Resources .......................................... 27\n12.3 Trademarks ........................................................... 27\n12.4 Electrostatic Discharge Caution ............................ 27\n12.5 Glossary ................................................................ 27\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 27\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(July 2015) toRevision G Page\n•Changed thevalues forVoltage atLX1, LX2, LX3 From: MIN =–1V,MAX =20VTo:MIN =–3V,MAX =23Vin\ntheAbsolute Maximum Ratings ............................................................................................................................................. 5\nChanges from Revision E(December 2014) toRevision F Page\n•Changed theMAX value forVoltage atVIN1,VIN2, VIN3, LX1, LX2, LX3 From: 18VTo:20VintheAbsolute\nMaximum Ratings .................................................................................................................................................................. 5\n•Added Community Resources ............................................................................................................................................. 27\nChanges from Revision D(December 2012) toRevision E Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n(power pad connected to ground)\nRLIM3VIN3LX3LX3VIN\nLX2\nLX1\nLX1\nSS3\nCMP3 SYNC1 2 3 4 5 611121314151617181920\n7 8 9 10\nCMP1 ROSCFB1LX2VIN2AGND\nV3V V7V29 28 27 26 25 24\nGND\n23 22 21 30\nCOMP2LOW_P FB2\n40393837363534333231 GND\nVIN\nVIN\nPGOOD\nBST3\nEN3VIN1\nBST1\nRLIM1SS2 RLIM2\nEN2\nBST2\nSS1EN1\nFB3GND\n3TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated5Description (continued)\nTPS65251 features asupervisor circuit that monitors each converter output. The PGOOD pinisasserted once\nsequencing isdone, allPGsignals arereported and aselectable end ofreset time lapses. The polarity ofthe\nPGOOD signal isactive high.\nTPS65251 also features alight load pulse skipping mode (PSM) byallowing theLOW_P pintiedtoV3V. The\nPSM mode allows forareduction ontheinput power supplied tothesystem when thehost processor isin\nstandby (low-activity) mode.\n6PinConfiguration andFunctions\nRHA Package\n40-Pin VQFN\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nRLIM3 1 ICurrent limit setting forBuck 3.Fitaresistor from thispintoground tosetthepeak current limit ontheoutput\ninductor.\nSS3 2 I Soft-start pinforBuck 3.Fitasmall ceramic capacitor tothispintosettheconverter soft-start time.\nCOMP3 3 OCompensation forBuck 3.Fitaseries RCcircuit tothispintocomplete thecompensation circuit ofthis\nconverter.\nFB3 4 I Feedback input forBuck 3.Connect adivider setto0.8V from theoutput oftheconverter toground.\n4TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME NO.\nSYNC 5 ISynchronous clock input. Ifthere isasync clock inthesystem, connect tothepin.When notused connect to\nGND.\nROSC 6 IOscillator set.This resistor sets thefrequency ofinternal autonomous clock. Ifexternal synchronization isused\nresistor should befitted andsettoabout 70% ofexternal clock frequency.\nFB1 7 I Feedback pinforBuck 1.Connect adivider setto0.8Vfrom theoutput oftheconverter toground.\nCOMP1 8 OCompensation pinforBuck 1.Fitaseries RCcircuit tothispintocomplete thecompensation circuit ofthis\nconverter.\nSS1 9 I Soft-start pinforBuck 1.Fitasmall ceramic capacitor tothispintosettheconverter soft-start time.\nRLIM1 10 ICurrent limit setting pinforBuck 1.Fitaresistor from thispintoground tosetthepeak current limit onthe\noutput inductor.\nEN1 11 IEnable pinforBuck 1.Alowlevel signal onthispindisables it.Ifpinisleftopen aweak internal pullup toV3V\nwillallow forautomatic enable. Foradelayed start-up addasmall ceramic capacitor from thispintoground.\nBST1 12 I Bootstrap capacitor forBuck 1.Fita47-nF ceramic capacitor from thispintotheswitching node.\nVIN1 13 I Input supply forBuck 1.Fita10-µFceramic capacitor close tothispin.\nLX114\nOSwitching node forBuck 1\n15\nLX216\nOSwitching node forBuck 2\n17\nVIN2 18 I Input supply forBuck 2.Fita10-µFceramic capacitor close tothispin.\nBST2 19 I Bootstrap capacitor forBuck 2.Fita47-nF ceramic capacitor from thispintotheswitching node.\nEN2 20 IEnable pinforBuck 2.Alowlevel signal onthispindisables it.Ifpinisleftopen aweak internal pullup toV3V\nwillallow forautomatic enable. Foradelayed start-up addasmall ceramic capacitor from thispintoground.\nRLIM2 21 ICurrent limit setting forBuck 2.Fitaresistor from thispintoground tosetthepeak current limit ontheoutput\ninductor.\nSS2 22 I Soft-start pinforBuck 2.Fitasmall ceramic capacitor tothispintosettheconverter soft-start time.\nCOMP2 23 OCompensation pinforBuck 2.Fitaseries RCcircuit tothispintocomplete thecompensation circuit ofthis\nconverter\nFB2 24 I Feedback input forBuck 2.Connect adivider setto0.8Vfrom theoutput oftheconverter toground.\nLOW_P 25 I Low-power operation mode (active high) input forTPS65251\nGND 26 Ground pin\nPGOOD 27 OPowergood. Open-drain output asserted after allconverters aresequenced andwithin regulation. Polarity is\nfactory selectable (active high default).\nV7V 28 O Internal supply. Connect a10-μFceramic capacitor from thispintoground.\nV3V 29 O Internal supply. Connect a3.3-μFto10-μFceramic capacitor from thispintoground.\nAGND 30 Analog ground. Connect allGND pins andthepower padtogether.\nGND 31 Ground pin\nVIN 32 I Input supply\nVIN 33 I Input supply\nVIN 34 I Input supply\nGND 35 Ground pin\nLX336\nOSwitching node forBuck 3\n37\nVIN3 38 Input supply forBuck 3.Fita10-µFceramic capacitor close tothispin.\nBST3 39 I Bootstrap capacitor forBuck 3.Fita47-nF ceramic capacitor from thispintotheswitching node.\nEN3 40 IEnable pinforBuck 3.Alowlevel signal onthispindisables it.Ifpinisleftopen aweak internal pullup toV3V\nwillallow forautomatic enable. Foradelayed start-up addasmall ceramic capacitor from thispintoground.\nPAD — — Power pad. Connect toground.\n5TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltage atVIN1,VIN2, VIN3, LX1, LX2, LX3 –0.3 20 V\nVoltage atLX1, LX2, LX3 (maximum withstand voltage transient <10ns) –3 23 V\nVoltage atBST1, BST2, BST3, referenced toLxpin –0.3 7 V\nVoltage atV7V, COMP1, COMP2, COMP3 –0.3 7 V\nVoltage atV3V, RLIM1, RLIM2, RLIM3, EN1,EN2,EN3, SS1, SS2,SS3, FB1, FB2, FB3,\nPGOOD, SYNC, ROSC, LOW_P–0.3 3.6 V\nVoltage atAGND, GND –0.3 0.3 V\nTJ Operating virtual junction temperature –40 125 °C\nTstg Storage temperature –55 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVIN Input operating voltage 4.5 18 V\nTJ Junction temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .7.4 Thermal Information\nTHERMAL METRIC(1)TPS65251\nUNIT RHA (VQFN)\n40PINS\nRθJA Junction-to-ambient thermal resistance 30 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 25.3 °C/W\nRθJB Junction-to-board thermal resistance 73 °C/W\nψJT Junction-to-top characterization parameter 0.2 °C/W\nψJB Junction-to-board characterization parameter 7.6 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.9 °C/W\n6TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated7.5 Electrical Characteristics\nTJ=–40°Cto125°C,VIN=12V,fSW=1MHz (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT SUPPLY UVLO AND INTERNAL SUPPLY VOLTAGE\nVIN Input Voltage range 4.5 18 V\nIDD SDN Shutdown ENpin=lowforallconverters 1.3 mA\nIDD Q Quiescent, low-power disabled (Lo)Converters enabled, noload\nBuck 1=3.3V,Buck 2=2.5V,\nBuck 3=7.5V,\nL=4.7µH,fSW=800kHz20 mA\nIDD Q_LOW_P Quiescent, low-power enabled (Hi)Converters enabled, noload\nBuck 1=3.3V,Buck 2=2.5V,\nBuck 3=7.5V,\nL=4.7µH,fSW=800kHz1.5 mA\nUVLO VIN VINunder voltage lockoutRising VIN 4.22\nV\nFalling VIN 4.1\nUVLO DEGLITCH Both edges 110 µs\nV3V Internal biasing supply ILOAD =0mA 3.2 3.3 3.4 V\nI3V Biasing supply output current VIN=12V 10 mA\nV7V Internal biasing supply ILOAD =0mA 5.63 6.25 6.88 V\nI7V Biasing supply output current VIN=12V 10 mA\nV7V UVLO UVLO forinternal V7V railRising V7V 3.8\nV\nFalling V7V 3.6\nV7V UVLO_DEGLITCH Falling edge 110 µs\nBUCK CONVERTERS (ENABLE CIRCUIT, CURRENT LIMIT, SOFT-START, SWITCHING FREQUENCY AND SYNC CIRCUIT, LOW-POWER MODE)\nVIHEnable threshold high V3p3 =3.2V-3.4V,VENXrising 1.55 1.82\nV\nEnable high level External GPIO, VENXrising 0.66 xV3V\nVILEnable threshold low V3p3 =3.2V-3.4V,VENXfalling 0.98 1.24\nV\nEnable lowlevel External GPIO, VENXfalling 0.33 xV3V\nREN_DIS Enable discharge resistor –10% 2.1 10% kΩ\nICH EN Pullup current enable pin 1.1 µA\ntD Discharge time enable pins Power-up 10 ms\nISS Soft-start pincurrent source 5 µA\nFSW_BK Converter switching frequency range Setexternally with resistor 0.3 2.2 MHz\nRFSW Frequency setting resistor Depending onsetfrequency 50 600 kΩ\nfSW_TOL Internal oscillator accuracy fSW=800kHz –10% 10%\nVSYNCH External clock threshold high V3p3 =3.3V 1.55 V\nVSYNCL External clock threshold Low V3p3 =3.3V 1.24 V\nSYNC RANGE Synchronization range 0.2 2.2 MHz\nSYNC CLK_MIN Sync signal minimum duty cycle 40%\nSYNC CLK_MAX Sync signal maximum duty cycle 60%\nVIH LOW_P Low-power mode threshold high V3p3 =3.3V,VENXrising 1.55 V\nVIL LOW_P Low-power mode threshold Low V3p3 =3.3V,VENXfalling 0.98 1.24 V\nFEEDBACK, REGULATION, OUTPUT STAGE\nVFB Feedback voltageVIN=12V TJ=25°C –1% 0.8 1%\nV\nVIN=4.5to18V –2% 0.8 2%\nIFB Feedback leakage current 50 nA\ntON_MINMinimum on-time\n(current sense blanking)80 120 ns\nVLINEREGLine regulation -DC\n∆VOUT/∆VINBVINB=4.5to18V,\nIOUT=1000 mA0.5 %VOUT\nVLOADREGLoad regulation -DC\n∆VOUT/∆IOUTIOUT=10%-90%\nIOUT,MAX0.5 %VOUT/A\nMOSFET (BUCK 1)\nH.S. Switch Turn-On resistance high-side FET onCH1 VIN=12V,TJ=25°C 95 mΩ\nL.S. Switch Turn-On resistance low-side FET onCH1 VIN=12V,TJ=25°C 50 mΩ\n7TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=–40°Cto125°C,VIN=12V,fSW=1MHz (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nMOSFET (BUCK 2)\nH.S. Switch Turn-On resistance high-side FET onCH2 VIN=12V,TJ=25°C 120 mΩ\nL.S. Switch Turn-On resistance low-side FET onCH2 VIN=12V,TJ=25°C 80 mΩ\nMOSFET (BUCK 3)\nH.S. Switch Turn-On resistance high-side FET onCH3 VIN=12V,TJ=25°C 120 mΩ\nL.S. Switch Turn-On resistance low-side FET onCH3 VIN=12V,TJ=25°C 80 mΩ\nERROR AMPLIFIER\ngM Error amplifier transconductance –2µA<ICOMP <2µA 130 µS\ngmPS COMP toILXgM ILX=0.5A 10 A/V\nPOWERGOOD RESET GENERATOR\nVUV BUCKX Threshold voltage forbuck under voltageOutput falling (device willbe\ndisabled after tON_HICCUP )85%\nOutput rising (PG willbeasserted) 90%\ntUV_deglitch Deglitch time (both edges) Each buck 11 ms\ntON_HICCUP Hiccup mode ONtime VUV BUCKX asserted 12 ms\ntOFF_HICCUPHiccup mode OFF time before restart is\nattemptedAllconverters disabled. Once\ntOFF_HICCUP elapses, allconverters\nwillgothrough sequencing again.15 ms\nVOV BUCKX Threshold voltage forbuck overvoltageOutput rising (high-side FET willbe\nforced off)109%\nOutput falling (high-side FET willbe\nallowed toswitch )107%\ntRP Minimum reset periodMeasured after minimum reset\nperiod ofallbucks power-up\nsuccessfully1 s\nTHERMAL SHUTDOWN\nTTRIP Thermal shutdown trippoint Rising temperature 160 °C\nTHYST Thermal shutdown hysteresis Device restarts 20 °C\nTTRIP_DEGLITCH Thermal shutdown deglitch 110 µs\nCURRENT LIMIT PROTECTION\nRLIM 1 Limit resistance range Buck 1 75 300 kΩ\nRLIM 2&3 Limit resistance range Bucks 2and3 100 300 kΩ\nILIM 1 Buck 1adjustable current limit rangeVIN=12V,fSW=500kHz,\nseeFigure 171.2 5.5 A\nILIM 2 Buck 2adjustable current limit rangeVIN=12V,fSW=500kHz,\nseeFigure 181 4.1 A\nILIM 3 Buck 3adjustable current limit rangeVIN=12V,fSW=500kHz,\nseeFigure 191.3 4.4 A\n8TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated7.6 Typical Characteristics\nTA=25°C,VIN=12V,fSW=500kHz(unless otherwise noted)\nfSW=500kHz, VOUT=3.3V,L=4.7µH,DCR =28mΩ\nFigure 1.BUCK1 EfficiencyfSW=500kHz, VOUT=1.2V,L=4.7µH,DCR =28mΩ\nFigure 2.BUCK1 Efficiency\nCO=22µF,VOUT=3.3V,L=4.7µH\nFigure 3.BUCK1 Efficiency Low-Power EnabledfSW=500kHz, VOUT=3.3V,L=4.7µH,DCR =28mΩ\n(Also Applies toBuck 3)\nFigure 4.BUCK2 Efficiency\nfSW=500kHz, VOUT=1.8V,L=4.7µH,DCR =28mΩ\n(Also Applies toBuck 3)\nFigure 5.BUCK2 EfficiencyVOUT=2.5V,L=4.7µF\nFigure 6.BUCK2 Efficiency Low-Power Enabled\n9TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C,VIN=12V,fSW=500kHz(unless otherwise noted)\nVOUT=2.5V,L=4.7µH,DCR =28mΩ\n(Also Applies toBuck 2)\nFigure 7.BUCK3 EfficiencyVOUT=2.5V,L=4.7µF\nFigure 8.BUCK3 Efficiency Low-Power Enabled\nFigure 9.BUCK1 Line Regulation Figure 10.BUCK1 Load Regulation\nFigure 11.BUCK2 Line Regulation Figure 12.BUCK2 Load Regulation\n10TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C,VIN=12V,fSW=500kHz(unless otherwise noted)\nFigure 13.BUCK3 Line Regulation Figure 14.BUCK3 Load Regulation\n \nOSC\nEN312V DC Supply\nfrom enable logicINTERNAL\nVOLTAGE RAILSV3V\nV7V\nVout BUCK1LX1\nLX1\nFB1\nCOMP1BST1\nBUCK1\nVout BUCK2LX2\nLX2\nFB2\nCOMP2BST2\nBUCK2\nVout BUCK3LX3\nLX3\nFB3\nCOMP3BST3\nBUCK3EN2 from enable logicEN1 from enable logic\nSS2SS1\nSS3VIN1\nVIN2\nVIN3Rlim1ROSCAGND\nPG \nGeneratorPGOODSYNC\nRlim2\nRlim3\nPFM mode LOW_PVIN\nGND\nCopyright © 2018, Texas Instruments Incorporated\n11TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nTPS65251 isapower management ICwith three step-down buck converters. Both high-side and low-side\nMOSFETs areintegrated toprovide fully synchronous conversion with higher efficiency. TPS65251 cansupport\n4.5-V to18-V input supply, high load current, 300-kHz to2.2-MHz clocking. The buck converters have an\noptional PSM mode, which canimprove power dissipation during light loads. Alternatively, thedevice implements\naconstant frequency mode byconnecting theLOW_P pintoground. Thewide switching frequency of300kHzto\n2.2MHz allows forefficiency andsize optimization. The switching frequency isadjustable byselecting aresistor\ntoground ontheROSC pin.The SYNC pinalso provides ameans tosynchronize thepower converter toan\nexternal signal. Input ripple isreduced by180degree out-of-phase operation between Buck 1andBuck 2.Buck\n3operates inphase with Buck 2.\nAllthree buck converters have peak current mode control which simplifies external frequency compensation. A\ntraditional type IIcompensation network canstabilize thesystem andachieve fasttransient response. Moreover,\nanoptional capacitor inparallel with theupper resistor ofthefeedback divider provides one more zero and\nmakes thecrossover frequency over 100kHz.\nEach buck converter hasanindividual current limit, which canbesetupbyaresistor toground from theRLIM\npin.Theadjustable current limiting enables high efficiency design with smaller andless expensive inductors.\nThe device hastwobuilt-in LDO regulators. During astandby mode, the3.3-V LDO and the6.5-V LDO canbe\nused todrive MCU and other active loads. Bythis, thesystem isable toturn offthethree buck converters and\nimprove thestandby efficiency.\nThedevice hasapowergood comparator monitoring theoutput voltage. Each converter hasitsown soft-start and\nenable pins, which provide independent control andprogrammable soft-start.\n8.2 Functional Block Diagram\n±\x14\x11\x14\x15\x15\nOSC5 \x0bN \x0c \x14\x1a\x17 ¦\x0b0+]\x0c:  u\n12TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Adjustable Switching Frequency\nToselect theinternal switching frequency connect aresistor from ROSC toground. Figure 15shows therequired\nresistance foragiven switching frequency.\nFigure 15.ROSC vsSwitching Frequency\n(1)\nForoperation at800kHza230-kΩresistor isrequired.\n8.3.2 Synchronization\nThe status oftheSYNC pinwillbeignored during start-up and theTPS65251 ’scontrol willonly synchronize to\nanexternal signal after thePGOOD signal isasserted. Thestatus oftheSYNC pinwillbeignored during start-up\nand the TPS65251 will only synchronize toanexternal clock ifthe PGOOD signal isasserted. When\nsynchronization isapplied, thePWM oscillator frequency must belower than thesync pulse frequency toallow\ntheexternal signal trumping theoscillator pulse reliably. When synchronization isnotapplied, theSYNC pin\nshould beconnected toground.\n8.3.3 Out-of-Phase Operation\nBuck 1has alowconduction resistance compared toBuck 2and 3.Normally Buck 1isused todrive higher\nsystem loads. Buck 2and3areused todrive some peripheral loads likeI/Oandlinedrivers .Thecombination of\nloads from Buck 2and3may beonparwith theload ofBuck 1.Toreduce input ripple current, Buck 2operates\ninphase with Buck 3;Buck 1andBuck 2operate 180°out-of-phase. This enables thesystem, having less input\nripple, tolower component cost, save board space andreduce EMI.\n8.3.4 Delayed Start-Up\nIfadelayed start-up isrequired onanyofthebuck converters fitaceramic capacitor totheENx pins. The delay\nadded isabout 1.67 mspernFconnected tothepin.Note thattheENpins have aweak 1-µApullup tothe3V3\nrail.\n8.3.5 Soft-Start Time\nThe device has aninternal pullup current source of5µAthat charges anexternal slow start capacitor to\nimplement aslow start time. Equation 2shows how toselect aslow start capacitor based onanexpected slow\nstart time. The voltage reference (VREF)is0.8Vand theslow start charge current (Iss)is5µA.The soft-start\ncircuit requires 1nFper200 µStobeconnected attheSSpin. A1-ms soft-start time isimplemented forall\nconverters fitting 4.7nFtotherelevant pins.\nFB\n0.8VVo\n+-TPS65251\nR1\nR2\nO0.8 VR2 R19 ±\x13\x11\x1b9§ ·  u ¨ ¸ \n© ¹ \nSS\nSS REF\nSSC (nF)t (ms) V (V)I (µA)§ ·  u ¨ ¸ \n© ¹ \n13TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedFeature Description (continued)\n(2)\n8.3.6 Adjusting theOutput Voltage\nThe output voltage issetwith aresistor divider from theoutput node totheFBpin.TIrecommends touse1%\ntolerance orbetter divider resistors. Inorder toimprove efficiency atlight load, start with 40.2 kΩfortheR1\nresistor andusetheEquation 3tocalculate R2.\n(3)\nFigure 16.Voltage Divider Circuit\n8.3.7 Input Capacitor\nUse 10-µFX7R/X5R ceramic capacitors attheinput oftheconverter inputs. These capacitors should be\nconnected asclose asphysically possible totheinput pins oftheconverters.\n8.3.8 Bootstrap Capacitor\nThedevice hasthree integrated boot regulators andrequires asmall ceramic capacitor between theBST andLX\npintoprovide thegate drive voltage forthehigh-side MOSFET. The value oftheceramic capacitor should be\n0.047 µF.Aceramic capacitor with anX7R orX5R grade dielectric isrecommended because ofthestable\ncharacteristics over temperature andvoltage.\n8.3.9 Error Amplifier\nThe device hasatransconductance error amplifier. The frequency compensation network isconnected between\ntheCOMP pinandground.\n8.3.10 Loop Compensation\nTPS65251 isacurrent mode control DC-DCconverter. The error amplifier isatransconductance amplifier with\naof130µA/V.\n8.3.11 Slope Compensation\nThe device has abuilt-in slope compensation ramp. The slope compensation can prevent subharmonic\noscillations inpeak current mode control.\n8.3.12 Powergood\nThePGOOD pinisanopen-drain output. ThePGOOD pinispulled lowwhen anybuck converter ispulled below\n85% ofthenominal output voltage. The PGOOD ispulled upwhen allthree buck converters ’outputs aremore\nthan 90% ofitsnominal output voltage andreset time of1second elapses. The polarity ofthePGOOD isactive\nhigh.\n14TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedFeature Description (continued)\n8.3.13 Current Limit Protection\nFigure 17shows the(peak) inductor current limit forBuck 1.The typical limit can beapproximated with the\nfollowing graph.\nFigure 17.Buck 1\nFigure 18shows the(peak) inductor current limit forBuck 2.The typical limit can beapproximated with the\nfollowing graph.\nFigure 18.Buck 2\nFigure 19shows the(peak) inductor current limit forBuck 3.The typical limit can beapproximated with the\nfollowing graph.\n15TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 19.Buck 3\nAllconverters operate inhiccup mode: Once anover-current lasting more than 10msissensed inanyofthe\nconverters, alltheconverters willshut down for10msandthen thestart-up sequencing willbetried again. Ifthe\noverload hasbeen removed, theconverter willramp upandoperate normally. Ifthisisnotthecase theconverter\nwillseeanother over-current event andshuts-down again repeating thecycle (hiccup) until thefailure iscleared.\nIfanoverload condition lasts forless than 10ms, only therelevant converter affected willgointo and outof\nunder-voltage andnoglobal hiccup mode willoccur. Theconverter willbeprotected bythecycle-by-cycle current\nlimit during thattime.\n8.3.14 Overvoltage Transient Protection\nThe device incorporates anovervoltage transient protection (OVP) circuit tominimize voltage overshoot. The\nOVP feature minimizes theoutput overshoot byimplementing acircuit tocompare theFBpinvoltage toOVP\nthreshold which is109% oftheinternal voltage reference. IftheFBpinvoltage isgreater than theOVP threshold,\nthehigh-side MOSFET isdisabled preventing current from flowing totheoutput andminimizing output overshoot.\nWhen theFBvoltage drops below thelower OVP threshold which is107%, thehigh-side MOSFET isallowed to\nturnonthenext clock cycle.\n8.3.15 Thermal Shutdown\nThe device implements aninternal thermal shutdown toprotect itself ifthejunction temperature exceeds 160°C.\nThe thermal shutdown forces thedevice tostop switching when thejunction temperature exceeds thermal trip\nthreshold. Once thedietemperature decreases below 140°C,thedevice reinitiates thepower-up sequence. The\nthermal shutdown hysteresis is20°C.\n8.4 Device Functional Modes\n8.4.1 Low-Power Mode Operation\nBypulling theLOW_P pinhigh allconverters willoperate inpulse-skipping mode, greatly reducing theoverall\npower consumption atlight and noload conditions. Although each buck converter hasaskip comparator that\nmakes sure regulation isnotlostwhen aheavy load isapplied andlow-power mode isenabled, system design\nneeds tomake sure thattheLPpinispulled lowforcontinuous loading inexcess of100mA.\nWhen low-power isimplemented, thepeak inductor current used tocharge theoutput capacitor is:\nVOUTVOUT_PK\nV = V +OUT_PK OUT/c68VOUT/c1902\n/c68V =OUT1/c190C/c183(L I/c183LIMIT2/c1902/c183VIN/c190V V   - VOUT IN OUT/c183( )-ILOAD/c190fSLEEP_CLK)\nI = TLIMIT SLEEP_CLK 0.25 /c183 /c183V   - VIN OUT/c190L\n16TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\n(4)\nWhere TSLEEP_CLK ishalfoftheconverter switching period, 2/fSW.\nThesize oftheadditional ripple added totheoutput is:\n(5)\nAnd thepeak output voltage during low-power operation is:\n(6)\nFigure 20.Peak Output Voltage During Low-Power Operation\n \nTPS65251C25\n100pFR22\n20KC24\n4700pF\nR20\n40.2K\nR21\n32K1.8V 2A\nL2\n4.7uH\nGNDVIN\nLX3VIN\nLX3GNDC23\n4.7nF\nBST3VIN3\nEN3\nFB1\nSS1SYNC\nCMP1ROSC RLIM1CMP3RLIM3\nFB3SS3LX2BST2\nLX1VIN2\nLX2EN2\nVIN1\nEN1LX1\nBST1CMP2GND\nFB2LOW_P\nSS2V7VAGND\nPGOODV3V\nC1122uF\nR10\n40.2K\nR11\n80.6K1.2V 3AL1\n4.7uH\nC13\n4.7nFR13\n100K\nC15\n100pFR12\n20KC14\n4700pFV2\nV1\nVIN1C10\n47nFC27\n4.7nF\nC17\n4.7nFVIN\nC35\n100pFR32\n20KC34\n4700pFC36\n4.7nFR1\n383KC26\n4.7nFC2122uF\nFB2FB2LPPGC1\n10uF\nC2\n3.3uF\nC37\n4.7nFC3122uF\nR30\n40.2K\nR31\n12.7K3.3V 2A\nC33\n4.7nFV3\nC30\n47nFVIN3VINC20\n47nFVIN2\nC16\n4.7nFL3\n4.7uHR23\n150KRLIM2\nR33\n120K\nCopyright © 2018, Texas Instruments Incorporated\n17TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe device istriple synchronous step down dc/dc converter. Itistypically used toconvert ahigher dcvoltage to\nlower dcvoltages with continuous available output current of3A/2A/2A.\n9.2 Typical Application\nThefollowing design procedure canbeused toselect component values fortheTPS65251.\nA. VINpins require local decoupling capacitors.\nFigure 21.Typical Application Circuit\n9.2.1 Design Requirements\nDESIGN PARAMETERS VALUE\nOutput voltage 1.2V\nTransient response 0.5-A to2-Aload step 120mV\nMaximum output current 3A\nc O O\nC\nM ps2 ƒ V CRg Vref gm/c112 /c180 /c180 /c180/c61/c180 /c180\nc O\nC\nM ps2 ƒ CRg gm/c112 /c180 /c180/c61/c180\nCurrent Sense\nI/V Gain\nV . Vref 8 0/c61oV\nLi\nESRR\n1R\n2R\ncRoC\ncCRollCffCLR\nu gM 130/c61\nCOMPxFBxGm=10A/V\n18TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedDESIGN PARAMETERS VALUE\nInput voltage 12Vnom, 9.6Vto14.4 V\nOutput voltage ripple <30mVp-p\nSwitching frequency 500kHz\n9.2.2 Detailed Design Procedure\n9.2.2.1 Loop Compensation Circuit\nAtypical compensation circuit could betype II(RcandCc)tohave aphase margin between 60and90degrees,\nortype III(Rc,Ccand Cff)toimprove theconverter transient response. CRolladds ahigh frequency pole to\nattenuate high-frequency noise when needed. Itmay also prevent noise coupling from other rails ifthere is\npossibility ofcross coupling inbetween rails when layout isvery compact.\nFigure 22.Loop Compensation\nTocalculate theexternal compensation components useTable 1:\nTable 1.Design Guideline fortheLoop Compensation\nTYPE IICIRCUIT TYPE IIICIRCUIT\nSelect switching frequency thatisappropriate for\napplication depending onL,Csizes, output ripple, EMI\nconcerns andetc.Switching frequencies between 500kHz\nand1MHz give best trade offbetween performance and\ncost. When using smaller LandCs,switching frequency\ncanbeincreased. Tooptimize efficiency, switching\nfrequency canbelowered.Type IIIcircuit recommended for\nswitching frequencies higher than\n500kHz.\nSelect cross over frequency (fc)tobeless than 1/5to1/10\nofswitching frequency.Suggested\nfc=fs/10Suggested\nfc=fs/10\nSetandcalculate Rc.\n(7) (8)\n2\nOUT o\noutI LCoV Vout/c68 /c180/c62/c180 /c68\nIrippleILpeak Iout2/c61 /c43\n2\n21 Vo (Vinmax Vo)ILrms Io12 Vinmax Lo ƒsw/c230 /c246 /c180 /c45/c61 /c43 /c180 /c231 /c247/c180 /c180 /c232 /c248\nVin Vout VoutIrippleLo Vin fsw/c45/c61 /c180/c180\nindVin Vout VoutLoIo K Vin ƒsw/c45/c61 /c180/c180 /c180\n¦¦\n¦¦ \x141C\x15 ¦] 5 u Su u\nRoll\nC Roll1¦S2 R C u S u u\nsr O\nRoll\nCRe CCRu \nsr O\nRoll\nCRe CCRu \nO L 1¦SC R 2 u u S\nL\nc\ncR CoCR/c180/c61\nL\nc\ncR CoCR/c180/c61\n19TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedTable 1.Design Guideline fortheLoop Compensation (continued)\nTYPE IICIRCUIT TYPE IIICIRCUIT\nCalculate Ccbyplacing acompensation zero atorbefore\ntheconverter dominant pole\n(9)(10) (11)\nAdd CRollifneeded toremove large signal coupling tohigh\nimpedance COMP node. Make sure that\n(12)\nisatleast twice thecross over frequency.(13) (14)\nCalculate Cffcompensation zero atlowfrequency toboost\nthephase margin atthecrossover frequency. Make sure\nthatthezero frequency (fzffissmaller than soft-start\nequivalent frequency (1/T ss).NA\n(15)\n9.2.2.2 Selecting theSwitching Frequency\nThe first step istodecide onaswitching frequency fortheregulator. Typically, you willwant tochoose the\nhighest switching frequency possible since this willproduce thesmallest solution size. The high switching\nfrequency allows forlower valued inductors and smaller output capacitors compared toapower supply that\nswitches atalower frequency. However, thehighest switching frequency causes extra switching losses, which\nhurt theconverter ’sperformance. The converter iscapable ofrunning from 300kHz to2.2MHz. Unless asmall\nsolution size isanultimate goal, amoderate switching frequency of500kHz isselected toachieve both asmall\nsolution size andahigh efficiency operation. Using Figure 15,R1isdetermined tobe383kΩ\n9.2.2.3 Output Inductor Selection\nTocalculate thevalue oftheoutput inductor, useEquation 16.KIND isacoefficient thatrepresents theamount\nofinductor ripple current relative tothemaximum output current. Ingeneral, KIND isnormally from 0.1to0.3for\nthemajority ofapplications.\nForthisdesign example, useKIND =0.2and theinductor value iscalculated tobe3.6µH.Forthisdesign, a\nnearest standard value was chosen: 4.7µH.Fortheoutput filter inductor, itisimportant that theRMS current\nand saturation current ratings notbeexceeded. The RMS and peak inductor current can befound from\nEquation 17andEquation 18.\n(16)\n(17)\n(18)\n(19)\n9.2.2.4 Output Capacitor\nThere aretwoprimary considerations forselecting thevalue oftheoutput capacitor. The output capacitors are\nselected tomeet load transient andoutput ripple ’srequirements.\nEquation 20gives theminimum output capacitance tomeet thetransient specification. For this example,\nLO=4.7µH,ΔIOUT=1.5A–0.75 A=0.75 AandΔVOUT=120 mV. Using these numbers gives aminimum\ncapacitance of18µF.Astandard 22-µFceramic capacitor ischose inthedesign.\n(20)\nTss(ms) Iss(µA)Css(nF)Vref(V)/c180/c61\nIoutmax 0.25VinCin ƒsw/c180/c68 /c61/c180\n/c40 /c41Vinmin Vout VoutIcirms IoutVinmin Vinmin/c45/c61 /c180 /c180\n1 1CoVripple 8 ƒsw\nIripple/c62 /c180/c180\n20TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedEquation 21calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification.\nWhere fswistheswitching frequency, VRIPPLE isthemaximum allowable output voltage ripple, andIRIPPLE isthe\ninductor ripple current. Inthiscase, themaximum output voltage ripple is30mV. From Equation 17,theoutput\ncurrent ripple is0.46 A.From Equation 21,theminimum output capacitance meeting theoutput voltage ripple\nrequirement is1.74 µF.\n(21)\nAdditional capacitance de-rating foraging, temperature and DCbias should influence thisminimum value. For\nthisexample, one22-µF,6.3-V X7R ceramic capacitor with 3mΩofESR willbeused.\n9.2.2.5 Input Capacitor\nAminimum 10-µFX7R/X5R ceramic input capacitor isrecommended tobeadded between VINandGND. These\ncapacitors should beconnected asclose asphysically possible totheinput pins oftheconverters asthey handle\ntheRMS ripple current shown inEquation 22.Forthisexample, IOUT=3A,VOUT=1.2V,VINmin =9.6V,from\nEquation 22,theinput capacitors must support aripple current of0.99 ARMS.\n(22)\nThe input capacitance value determines theinput ripple voltage oftheregulator. The input voltage ripple canbe\ncalculated using Equation 23.Using thedesign example values, IOUTmax =3A,CIN=10µF,fSW=500kHz, yields\naninput voltage ripple of150mV.\n(23)\n9.2.2.6 Soft-Start Capacitor\nThe soft-start capacitor determines theminimum amount oftime itwilltake fortheoutput voltage toreach its\nnominal programmed value during power-up. This isuseful iftheoutput capacitance isvery large and would\nrequire large amounts ofcurrent toquickly charge thecapacitor totheoutput voltage level.\nThesoft-start capacitor value canbecalculated using Equation 24.Inthisexample, theconverter ’ssoft-start time\nis0.8ms.InTPS65251, Issis5µAand Vref is0.8V.From Equation 24,thesoft-start capacitance is5nF.A\nstandard 4.7-nF ceramic capacitor ischosen inthisdesign. Inthisexample, C16 is4.7nF\n(24)\n9.2.2.7 Bootstrap Capacitor Selection\nA0.047- µFceramic capacitor must beconnected between theBST toLXpinforproper operation. Itis\nrecommended touseaceramic capacitor with X5R orbetter grade dielectric. The capacitor should have 10-V or\nhigher voltage rating.\n9.2.2.8 Adjustable Current Limiting Resistor Selection\nTheconverter uses thevoltage drop onthehigh-side MOSFET tomeasure theinductor current. Theover current\nprotection threshold can beoptimized bychanging thetripresistor. Figure 17governs thethreshold ofover\ncurrent protection forBuck 1.When selecting aresistor, donotexceed thegraph limits. Inthisexample, theover\ncurrent threshold is3.2A.Inorder toprevent apremature limit trip,theminimum lineisused andtheresistor is\n100kΩ.\nWhen setting high-side current limit tolarge current values, ensure that theadditional load immediately prior to\nanovercurrent condition willnotcause theswitching node voltage toexceed 20V.Additionally, ensure during\nworst case operation, with allbucks loaded immediately prior tocurrent limit, themaximum virtual junction\ntemperature ofthedevice does notexceed 125°C.\nM ps2 ƒc Vo CoR12g Vref gm/c112 /c180 /c180 /c180/c61/c180 /c180\nVout VrefR11 R10Vref/c45/c61 /c180\n21TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9.2.2.9 Output Voltage and Feedback Resistors Selection\nFortheexample design, 40.2 kΩwas selected forR10. Vout is1.2V,Vref =0.8V.Using Equation 25,R11 is\ncalculated as80.4 kΩ.Astandard 80.6-kΩresistor ischose inthisdesign.\n(25)\n9.2.2.10 Compensation\nAtype-II compensation circuit isadequate fortheconverter tohave aphase margin between 60and90degrees.\nThefollowing equations show theprocedure ofdesigning apeak current mode control dc/dc converter.\nThecompensation design takes thefollowing steps:\n1.Setuptheanticipated cross-over frequency. Inthisexample, theanticipated cross-over frequency (fc)is65\nkHz. Thepower stage gain (gm PS)is10A/VandtheGMamplifier gain (gM)is130µA/V.\n(26)\n2.Place compensation zero atlowfrequency toboost thephase margin atthecrossover frequency. From the\nprocedures above, thecompensation network includes a20-kΩresistor (R12) anda4700-pF capacitor (C1).\n3.Anadditional pole canbeadded toattenuate high frequency noise.\nFrom theprocedures above, thecompensation network includes a20-kΩresistor (R12) anda4700-pF capacitor\n(C14).\n9.2.2.11 3.3-V and 6.5-V LDO Regulators\nThefollowing ceramic capacitor (X7R/X5R) should beconnected asclose aspossible tothedescribed pins:\n•10µFforV7V pin28\n•3.3µFto10µFforV3V pin29\n9.2.3 Application Curves\nFigure 23.BUCK1 Start-Up\nLO=4.7µH,CO=22µF,VOUT=3.3V,2AFigure 24.BUCK1 Ripple\nVOUT=3.3V,1.5A,fSW=800kHz, 20mV/div\n22TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedFigure 25.BUCK1 Transient Load Response\nLO=4.7µH,CO=22µF,VOUT=3.3V,∆I=1Ato1.5A,100\nmV/divFigure 26.BUCK1 Transient Supply Response\nLO=4.7µH,CO=22µF,VOUT=3.3V,∆VIN=8Vto16.5 V,\n20mV/div\nFigure 27.BUCK2 Start-Up\nLO=4.7µH,CO=22µF,VOUT=2.5V,1.5AFigure 28.BUCK2 Ripple\nVOUT=2.5V,1.5A,fSW=800kHz, 10mV/div\nFigure 29.BUCK2 Transient Load Response\nLO=4.7µH,CO=22µF,VOUT=2.5V,∆I=1Ato1.5AFigure 30.BUCK2 Transient Supply Response\nLO=4.7µH,CO=22µF,VOUT=2.5V,∆VIN=9Vto8V\n23TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedFigure 31.BUCK3 Start-Up\nVOUT=7.5V,0.7AFigure 32.BUCK3 Ripple\nVOUT=7.5V,0.5A,fSW=800kHz10mV/div\nFigure 33.BUCK3 Transient Load Response\nLO=4.7µH,CO=22µF,VOUT=7.5V,∆I=1Ato1.5AFigure 34.BUCK3 Transient Supply Response\nVOUT=2.5V,∆VIN=9Vto8V\n24TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated10Power Supply Recommendations\nThe device isdesigned tooperate from aninput voltage supply range between 4.5Vand18V.This input power\nsupply should bewell regulated. Iftheinput supply islocated more than afew inches from theTPS65251\nconverter, additional bulk capacitance may berequired inaddition totheceramic bypass capacitors. An\nelectrolytic capacitor with avalue of47μFisatypical choice.\n11Layout\n11.1 Layout Guidelines\nLayout isacritical portion ofPMIC designs.\n•Place VOUT, andLXonthetoplayer andaninner power plane forVIN.\n•Fitalso onthetoplayer connections fortheremaining pins ofthePMIC andalarge topside area filled with\nground.\n•The toplayer ground area sould beconnected totheinternal ground layer(s) using vias attheinput bypass\ncapacitor, theoutput filter cpacitor anddirectly under theTPS65251 device toprovide athermal path from the\nPowerpad land toground.\n•TheAGND pinshould betieddirectly tothepower padunder theICandthepower pad.\n•Foroperation atfullrated load, thetopside ground area together with theinternal ground plane, must provide\nadequate heat dissipating area.\n•There areseveral signals paths that conduct fastchanging currents orvoltages that caninteract with stray\ninductance orparasitic capacitance togenerate noise ordegrade thepower supplies performance. Tohelp\neliminate these problems, theVIN pinshould bebypassed toground with alow ESR ceramic bypass\ncapacitor with X5R orX7R dielectric. Care should betaken tominimize theloop area formed bythebypass\ncapacitor connections, theVIN pins, and theground connections. Since theLXconnection istheswitching\nnode, theoutput inductor should belocated close totheLXpins, and thearea ofthePCB conductor\nminimized toprevent excessive capacitive coupling.\n•Theoutput filter capacitor ground should usethesame power ground trace astheVINinput bypass capacitor.\nTrytominimize thisconductor length while maintaining adequate width.\n•Thecompensation should beasclose aspossible totheCOMP pins. TheCOMP andOSC pins aresensitive\ntonoise sothecomponents associated tothese pins should belocated asclose aspossible totheICand\nrouted with minimal lengths oftrace.\nHOT _ SPOT A DIS JAT R T P/c113 /c61 /c43 /c180\n25TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated11.2 Layout Example\nFigure 35.Layout Schematic\n11.3 Power Dissipation\nThe total power dissipation inside TPS65251 should nottoexceed themaximum allowable junction temperature\nof125°C.The maximum allowable power dissipation isafunction ofthethermal resistance ofthepackage (RJA)\nandambient temperature.\nTocalculate thetemperature inside thedevice under continuous loading usethefollowing procedure.\n1.Define thesetvoltage foreach converter.\n2.Define thecontinuous loading oneach converter. Make sure donotexceed theconverter maximum loading.\n3.Determine from thegraphs below theexpected losses (Yaxis) inwatts perconverter inside thedevice. The\nlosses depend ontheinput supply, theselected switching frequency, theoutput voltage and theconverter\nchosen.\n4.Tocalculate themaximum temperature inside theICusethefollowing formula:\nwhere\n•TAistheambient temperature\n•PDISisthesum oflosses inallconverters\n•θJAisthejunction toambient thermal impedance ofthedevice anditisheavily dependant onboard layout (27)\n26TPS65251\nSLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedPower Dissipation (continued)\nVO(from toptobottom) =5V,3.3V,2.5V,1.8V,1.2V\nFigure 36.Buck 1Losses (W)vsOutput Current\nVIN=12V,ƒSW=500kHzVO(from toptobottom) =5V,3.3V,2.5V,1.8V,1.2V\nFigure 37.Buck 1Losses (W)vsOutput Current\nVIN=12V,ƒSW=1.1MHz\nVO(from toptobottom) =5V,3.3V,2.5V,1.8V,1.2V\nFigure 38.Buck 2and3Losses (W)vsOutput Current\nVIN=12V,ƒSW=500kHzVO(from toptobottom) =5V,3.3V,2.5V,1.8V,1.2V\nFigure 39.Buck 2and3Losses (W)vsOutput Current\nVIN=12V,ƒSW=1.1MHz\n27TPS65251\nwww.ti.com SLVSAA4G –JUNE 2010 –REVISED FEBRUARY 2018\nProduct Folder Links: TPS65251Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n905-6525100 ACTIVE VQFN RHA 402500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 TPS\n65251\nTPS65251RHAR ACTIVE VQFN RHA 402500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 TPS\n65251\nTPS65251RHAT ACTIVE VQFN RHA 40250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 TPS\n65251\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS65251RHAR VQFN RHA 402500 330.0 16.4 6.36.31.112.016.0 Q2\nTPS65251RHAT VQFN RHA 40250 180.0 16.4 6.36.31.112.016.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 1-Feb-2018\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS65251RHAR VQFN RHA 402500 367.0 367.0 38.0\nTPS65251RHAT VQFN RHA 40250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 1-Feb-2018\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RHA 40\nPLASTIC QUAD FLATPACK - NO LEAD 6 x 6, 0.5 mm pitch\n4225870/A\nwww.ti.comPACKAGE OUTLINE\n6.15\n5.85\n6.155.85\n1.00.8\n0.050.00\n2X 4.5\n36X 0.52X 4.5\n40X 0.50.340X 0.300.182.62 0.13.52 0.1\n(0.1) TYPVQFN - 1 mm max height RHA0040E\nPLASTIC QUAD FLATPACK - NO LEAD\n4219054/A   04/20200.08 C\n0.1 C A B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 IDSYMMEXPOSED\nTHERMAL PAD\nSYMM\n11011 20\n21\n30\n31 4041SCALE  2.000\nA B\nC\nwww.ti.comEXAMPLE BOARD LAYOUT\n36X (0.5)\n(R0.05) TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND40X (0.6)\n40X (0.24)\n(5.8)(5.8)(2.62)(3.52)\n(0.2) TYP\nVIA\n(0.6)\nTYP(0.91)(1.06)VQFN - 1 mm max height RHA0040E\nPLASTIC QUAD FLATPACK - NO LEAD\n4219054/A   04/2020\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSEE SOLDER MASKDETAIL\n1\n10\n11 20213031 40\n41\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n40X (0.6)\n40X (0.24)\n36X (0.5)\n(5.8)(5.8)\n6X (1.15)\n6X (1)(R0.05) TYP(0.675)(1.2)VQFN - 1 mm max height RHA0040E\nPLASTIC QUAD FLATPACK - NO LEAD\n4219054/A   04/2020\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 15X\n \nEXPOSED PAD 41\n75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGESYMMSYMM1\n10\n11 20213031 40\n41\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS65251RHAR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 4.5V to 18V
  - Maximum Voltage at VIN1, VIN2, VIN3, LX1, LX2, LX3: 20V
  - Maximum Voltage at BST1, BST2, BST3: 7V
  - Feedback Voltage (VFB): 0.8V ±1% (±2% over input range)

- **Current Ratings:**
  - Continuous Output Current: 
    - Buck 1: 3A
    - Buck 2: 2A
    - Buck 3: 2A
  - Maximum Output Current:
    - Buck 1: 3.5A
    - Buck 2: 2.5A
    - Buck 3: 2.5A

- **Power Consumption:**
  - Quiescent Current (IDD Q): 20 mA (no load)
  - Shutdown Current (IDD SDN): 1.3 mA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C

- **Package Type:**
  - VQFN (40 pins), 6mm x 6mm

- **Special Features:**
  - Adjustable Switching Frequency: 300 kHz to 2.2 MHz
  - Dedicated Enable Pins for Each Buck Converter
  - External Synchronization Capability
  - Soft-Start and Current Limit Adjustable via External Resistors
  - Power Good Indicator
  - Low-Power Mode for Light Loads
  - Integrated FETs for High Efficiency

- **Moisture Sensitive Level (MSL):**
  - Level 3, according to JEDEC J-STD-020E

#### Description:
The **TPS65251** is a high-efficiency, synchronous step-down (buck) DC-DC converter designed for applications requiring multiple output voltages. It features three independent buck converters, each capable of delivering high current with integrated power transistors, which simplifies the design and reduces the component count. The device operates over a wide input voltage range and allows for adjustable output voltages down to 0.8V, making it suitable for various applications.

#### Typical Applications:
- **Consumer Electronics:** Set-top boxes, Blu-ray players, DVRs, and digital TVs.
- **Automotive:** Car audio/video systems.
- **Security Systems:** Security cameras and other surveillance equipment.
- **General Power Management:** Any application requiring efficient voltage regulation from a higher DC voltage source to lower levels.

The TPS65251 is particularly useful in systems where power efficiency is critical, such as battery-operated devices, due to its low quiescent current and optional low-power mode. Its flexibility in output voltage and current ratings makes it a versatile choice for designers looking to optimize power management in their applications.