[connectivity]
sp=blur3_1_opt_d32_accel_1.blur3_1_update_0_sm2_07_sm27_036_write_pipe0:DDR[0]
sp=blur3_1_opt_d32_accel_1.input_update_0_sm0_03_sm25_032_read_pipe0:DDR[1]
