============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Thu May 25 13:25:17 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db CortexM0_SOC_pr.db" in  4.102007s wall, 3.718750s user + 0.171875s system = 3.890625s CPU (94.8%)

RUN-1004 : used memory is 575 MB, reserved memory is 553 MB, peak memory is 575 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(973)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(118)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(129)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(702)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(759)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(493)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(77)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.864561s wall, 3.218750s user + 0.250000s system = 3.468750s CPU (89.8%)

RUN-1004 : used memory is 351 MB, reserved memory is 314 MB, peak memory is 624 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = T15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 72 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(77)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24522/1956 useful/useless nets, 23137/757 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 171 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 194 instances.
SYN-1015 : Optimize round 1, 3401 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24272/57 useful/useless nets, 22933/343 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 396 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24268/1 useful/useless nets, 22929/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 454 instances.
SYN-1015 : Optimize round 1, 478 better
SYN-1014 : Optimize round 2
SYN-1032 : 368/44 useful/useless nets, 204/12 useful/useless insts
SYN-1015 : Optimize round 2, 147 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.336645s wall, 5.015625s user + 0.250000s system = 5.265625s CPU (98.7%)

RUN-1004 : used memory is 463 MB, reserved memory is 429 MB, peak memory is 624 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20769
  #and                   9861
  #nand                     0
  #or                    2115
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6514
  #bufif1                   3
  #MX21                   597
  #FADD                     0
  #DFF                   1606
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 142
#MACRO_MULT                 1
#MACRO_MUX                268

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19163  |1606   |182    |
|  Interconncet |AHBlite_Interconnect |170    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.138385s wall, 1.921875s user + 0.187500s system = 2.109375s CPU (98.6%)

RUN-1004 : used memory is 588 MB, reserved memory is 558 MB, peak memory is 624 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 67 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23071/34 useful/useless nets, 22147/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23531/175 useful/useless nets, 22606/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 72892, tnet num: 23548, tinst num: 22608, tnode num: 100238, tedge num: 111564.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.134841s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (86.7%)

RUN-1004 : used memory is 748 MB, reserved memory is 722 MB, peak memory is 748 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 563 (3.20), #lev = 13 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 551 (3.30), #lev = 13 (4.04)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1410 instances into 563 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.02), #lev = 5 (3.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.12), #lev = 5 (3.18)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 1414.53 sec
SYN-3001 : Mapper mapped 302 instances into 93 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5227 (3.90), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.17 sec, map = 1414.72 sec
SYN-3001 : Mapper mapped 18818 instances into 5227 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6239
  #lut4                  4040
  #lut5                  1841
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6239   out of  19600   31.83%
#reg                     1594   out of  19600    8.13%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5881   |358    |1605   |37     |3      |
|  Interconncet |AHBlite_Interconnect |93     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5227   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8868/0 useful/useless nets, 7955/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 284 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.086268s wall, 18.000000s user + 0.265625s system = 18.265625s CPU (95.7%)

RUN-1004 : used memory is 655 MB, reserved memory is 641 MB, peak memory is 962 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.891574s wall, 2.718750s user + 0.171875s system = 2.890625s CPU (100.0%)

RUN-1004 : used memory is 671 MB, reserved memory is 650 MB, peak memory is 962 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7735 instances
RUN-1001 : 5878 luts, 1594 seqs, 92 mslices, 57 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8217 nets
RUN-1001 : 4208 nets have 2 pins
RUN-1001 : 2916 nets have [3 - 5] pins
RUN-1001 : 677 nets have [6 - 10] pins
RUN-1001 : 224 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7733 instances, 5878 luts, 1594 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37562, tnet num: 8171, tinst num: 7733, tnode num: 42755, tedge num: 60965.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8171 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.055291s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85399e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7733.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.63074e+06, overlap = 90
PHY-3002 : Step(2): len = 1.43373e+06, overlap = 90
PHY-3002 : Step(3): len = 1.30705e+06, overlap = 96.9063
PHY-3002 : Step(4): len = 1.21757e+06, overlap = 103.281
PHY-3002 : Step(5): len = 1.20245e+06, overlap = 101.719
PHY-3002 : Step(6): len = 1.18454e+06, overlap = 103.75
PHY-3002 : Step(7): len = 1.16515e+06, overlap = 107.281
PHY-3002 : Step(8): len = 1.04095e+06, overlap = 147.188
PHY-3002 : Step(9): len = 922800, overlap = 169.125
PHY-3002 : Step(10): len = 889868, overlap = 181.875
PHY-3002 : Step(11): len = 867124, overlap = 189.531
PHY-3002 : Step(12): len = 855349, overlap = 191.906
PHY-3002 : Step(13): len = 846551, overlap = 193.813
PHY-3002 : Step(14): len = 833511, overlap = 198.875
PHY-3002 : Step(15): len = 805300, overlap = 214.219
PHY-3002 : Step(16): len = 785841, overlap = 217.531
PHY-3002 : Step(17): len = 777534, overlap = 218.375
PHY-3002 : Step(18): len = 773613, overlap = 218.781
PHY-3002 : Step(19): len = 758570, overlap = 222.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.83866e-05
PHY-3002 : Step(20): len = 764455, overlap = 210.594
PHY-3002 : Step(21): len = 761035, overlap = 206.844
PHY-3002 : Step(22): len = 761809, overlap = 204.531
PHY-3002 : Step(23): len = 759139, overlap = 206.125
PHY-3002 : Step(24): len = 755905, overlap = 202.656
PHY-3002 : Step(25): len = 750235, overlap = 201.469
PHY-3002 : Step(26): len = 746144, overlap = 200.688
PHY-3002 : Step(27): len = 741052, overlap = 203.625
PHY-3002 : Step(28): len = 735774, overlap = 204.719
PHY-3002 : Step(29): len = 731362, overlap = 203.656
PHY-3002 : Step(30): len = 726732, overlap = 203.438
PHY-3002 : Step(31): len = 720519, overlap = 199.375
PHY-3002 : Step(32): len = 714737, overlap = 193.531
PHY-3002 : Step(33): len = 711363, overlap = 193.469
PHY-3002 : Step(34): len = 705781, overlap = 185.031
PHY-3002 : Step(35): len = 697433, overlap = 192.375
PHY-3002 : Step(36): len = 693285, overlap = 196.219
PHY-3002 : Step(37): len = 689964, overlap = 196.75
PHY-3002 : Step(38): len = 679679, overlap = 191.438
PHY-3002 : Step(39): len = 673255, overlap = 191.781
PHY-3002 : Step(40): len = 670338, overlap = 189.594
PHY-3002 : Step(41): len = 665951, overlap = 184.688
PHY-3002 : Step(42): len = 660171, overlap = 191.25
PHY-3002 : Step(43): len = 655796, overlap = 188.25
PHY-3002 : Step(44): len = 653496, overlap = 185.938
PHY-3002 : Step(45): len = 647547, overlap = 185.125
PHY-3002 : Step(46): len = 641415, overlap = 187.969
PHY-3002 : Step(47): len = 638165, overlap = 189.844
PHY-3002 : Step(48): len = 634187, overlap = 185.781
PHY-3002 : Step(49): len = 627627, overlap = 182.094
PHY-3002 : Step(50): len = 624018, overlap = 184.438
PHY-3002 : Step(51): len = 620070, overlap = 184.625
PHY-3002 : Step(52): len = 617640, overlap = 184.75
PHY-3002 : Step(53): len = 610070, overlap = 181.844
PHY-3002 : Step(54): len = 602759, overlap = 180.969
PHY-3002 : Step(55): len = 599698, overlap = 183
PHY-3002 : Step(56): len = 596901, overlap = 182.469
PHY-3002 : Step(57): len = 565879, overlap = 176.5
PHY-3002 : Step(58): len = 556185, overlap = 175.594
PHY-3002 : Step(59): len = 554074, overlap = 172.656
PHY-3002 : Step(60): len = 550441, overlap = 165.938
PHY-3002 : Step(61): len = 550168, overlap = 166.031
PHY-3002 : Step(62): len = 549551, overlap = 161.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.67732e-05
PHY-3002 : Step(63): len = 550987, overlap = 161.563
PHY-3002 : Step(64): len = 555299, overlap = 154.594
PHY-3002 : Step(65): len = 561758, overlap = 144.125
PHY-3002 : Step(66): len = 563123, overlap = 138.938
PHY-3002 : Step(67): len = 563324, overlap = 141.594
PHY-3002 : Step(68): len = 563937, overlap = 143.094
PHY-3002 : Step(69): len = 565960, overlap = 140.719
PHY-3002 : Step(70): len = 567755, overlap = 138.094
PHY-3002 : Step(71): len = 568021, overlap = 134.156
PHY-3002 : Step(72): len = 569629, overlap = 127.094
PHY-3002 : Step(73): len = 572901, overlap = 121.688
PHY-3002 : Step(74): len = 573003, overlap = 118.656
PHY-3002 : Step(75): len = 572129, overlap = 121.156
PHY-3002 : Step(76): len = 570530, overlap = 126.125
PHY-3002 : Step(77): len = 570608, overlap = 124.781
PHY-3002 : Step(78): len = 569927, overlap = 123.969
PHY-3002 : Step(79): len = 569007, overlap = 123.5
PHY-3002 : Step(80): len = 566076, overlap = 123.531
PHY-3002 : Step(81): len = 564819, overlap = 122.875
PHY-3002 : Step(82): len = 564081, overlap = 121.875
PHY-3002 : Step(83): len = 562863, overlap = 128.813
PHY-3002 : Step(84): len = 560382, overlap = 123.563
PHY-3002 : Step(85): len = 558861, overlap = 123.625
PHY-3002 : Step(86): len = 557028, overlap = 125.563
PHY-3002 : Step(87): len = 554948, overlap = 133.531
PHY-3002 : Step(88): len = 552510, overlap = 128.781
PHY-3002 : Step(89): len = 550645, overlap = 129.094
PHY-3002 : Step(90): len = 548954, overlap = 131.094
PHY-3002 : Step(91): len = 546722, overlap = 137.625
PHY-3002 : Step(92): len = 543462, overlap = 129.125
PHY-3002 : Step(93): len = 541171, overlap = 130.438
PHY-3002 : Step(94): len = 538228, overlap = 132.469
PHY-3002 : Step(95): len = 536299, overlap = 132.5
PHY-3002 : Step(96): len = 532166, overlap = 128.25
PHY-3002 : Step(97): len = 530269, overlap = 127.563
PHY-3002 : Step(98): len = 528516, overlap = 127.344
PHY-3002 : Step(99): len = 525157, overlap = 128.688
PHY-3002 : Step(100): len = 521588, overlap = 124.875
PHY-3002 : Step(101): len = 519113, overlap = 119.938
PHY-3002 : Step(102): len = 517320, overlap = 121.844
PHY-3002 : Step(103): len = 515519, overlap = 124.625
PHY-3002 : Step(104): len = 513274, overlap = 122.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000153546
PHY-3002 : Step(105): len = 515097, overlap = 123.906
PHY-3002 : Step(106): len = 521607, overlap = 108.344
PHY-3002 : Step(107): len = 531334, overlap = 92.7188
PHY-3002 : Step(108): len = 533682, overlap = 90.6563
PHY-3002 : Step(109): len = 534544, overlap = 94.8125
PHY-3002 : Step(110): len = 536226, overlap = 97.625
PHY-3002 : Step(111): len = 537794, overlap = 94.0625
PHY-3002 : Step(112): len = 538687, overlap = 93.0313
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017489s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.21981e+06, over cnt = 1997(5%), over = 3168, worst = 9
PHY-1002 : len = 1.22796e+06, over cnt = 1763(5%), over = 2598, worst = 10
PHY-1002 : len = 1.24849e+06, over cnt = 1293(3%), over = 1825, worst = 8
PHY-1002 : len = 1.28246e+06, over cnt = 746(2%), over = 1090, worst = 8
PHY-1002 : len = 1.29833e+06, over cnt = 490(1%), over = 785, worst = 8
PHY-1001 : End global iterations;  1.331649s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (152.5%)

PHY-1001 : Congestion index: top1 = 91.25, top5 = 81.25, top10 = 74.38, top15 = 66.88.
PHY-3001 : End congestion estimation;  1.901847s wall, 2.578125s user + 0.031250s system = 2.609375s CPU (137.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8171 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.520933s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.03592e-05
PHY-3002 : Step(113): len = 532616, overlap = 94.25
PHY-3002 : Step(114): len = 504073, overlap = 118.219
PHY-3002 : Step(115): len = 487403, overlap = 134.625
PHY-3002 : Step(116): len = 472833, overlap = 148.75
PHY-3002 : Step(117): len = 457023, overlap = 163.781
PHY-3002 : Step(118): len = 437612, overlap = 181.656
PHY-3002 : Step(119): len = 418725, overlap = 203
PHY-3002 : Step(120): len = 403774, overlap = 224.219
PHY-3002 : Step(121): len = 387696, overlap = 244.188
PHY-3002 : Step(122): len = 375315, overlap = 254.438
PHY-3002 : Step(123): len = 364556, overlap = 259.406
PHY-3002 : Step(124): len = 355933, overlap = 261.063
PHY-3002 : Step(125): len = 349099, overlap = 261.438
PHY-3002 : Step(126): len = 342138, overlap = 256.844
PHY-3002 : Step(127): len = 337532, overlap = 253.563
PHY-3002 : Step(128): len = 334168, overlap = 255.031
PHY-3002 : Step(129): len = 331435, overlap = 259.031
PHY-3002 : Step(130): len = 329025, overlap = 271
PHY-3002 : Step(131): len = 328951, overlap = 276.906
PHY-3002 : Step(132): len = 328668, overlap = 280.969
PHY-3002 : Step(133): len = 329046, overlap = 282.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.07184e-05
PHY-3002 : Step(134): len = 342598, overlap = 258.938
PHY-3002 : Step(135): len = 355221, overlap = 224.75
PHY-3002 : Step(136): len = 357868, overlap = 217.188
PHY-3002 : Step(137): len = 361581, overlap = 212.406
PHY-3002 : Step(138): len = 368729, overlap = 199.938
PHY-3002 : Step(139): len = 378955, overlap = 187.031
PHY-3002 : Step(140): len = 379992, overlap = 187.406
PHY-3002 : Step(141): len = 380421, overlap = 185.344
PHY-3002 : Step(142): len = 380721, overlap = 179.313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.14368e-05
PHY-3002 : Step(143): len = 400380, overlap = 149.813
PHY-3002 : Step(144): len = 416395, overlap = 112.438
PHY-3002 : Step(145): len = 417088, overlap = 111.156
PHY-3002 : Step(146): len = 419314, overlap = 108.281
PHY-3002 : Step(147): len = 421754, overlap = 100.844
PHY-3002 : Step(148): len = 424337, overlap = 98.5625
PHY-3002 : Step(149): len = 426707, overlap = 90.1875
PHY-3002 : Step(150): len = 429303, overlap = 83.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000162874
PHY-3002 : Step(151): len = 446515, overlap = 58.75
PHY-3002 : Step(152): len = 464268, overlap = 41.1875
PHY-3002 : Step(153): len = 468493, overlap = 38.0625
PHY-3002 : Step(154): len = 474928, overlap = 36.3125
PHY-3002 : Step(155): len = 476208, overlap = 32.7188
PHY-3002 : Step(156): len = 477967, overlap = 33.75
PHY-3002 : Step(157): len = 480908, overlap = 30.6563
PHY-3002 : Step(158): len = 480294, overlap = 28.4375
PHY-3002 : Step(159): len = 479301, overlap = 25.5938
PHY-3002 : Step(160): len = 479181, overlap = 25.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000325747
PHY-3002 : Step(161): len = 493607, overlap = 15.25
PHY-3002 : Step(162): len = 503423, overlap = 12.0313
PHY-3002 : Step(163): len = 516118, overlap = 7.5625
PHY-3002 : Step(164): len = 520788, overlap = 7.84375
PHY-3002 : Step(165): len = 525684, overlap = 4.3125
PHY-3002 : Step(166): len = 526570, overlap = 3.84375
PHY-3002 : Step(167): len = 526784, overlap = 3
PHY-3002 : Step(168): len = 527169, overlap = 2
PHY-3002 : Step(169): len = 527127, overlap = 1.8125
PHY-3002 : Step(170): len = 525721, overlap = 2.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000651495
PHY-3002 : Step(171): len = 540454, overlap = 0.46875
PHY-3002 : Step(172): len = 548994, overlap = 1.25
PHY-3002 : Step(173): len = 553527, overlap = 1.5
PHY-3002 : Step(174): len = 558625, overlap = 0.3125
PHY-3002 : Step(175): len = 563462, overlap = 0.8125
PHY-3002 : Step(176): len = 566638, overlap = 0.75
PHY-3002 : Step(177): len = 566199, overlap = 0.6875
PHY-3002 : Step(178): len = 565433, overlap = 0.125
PHY-3002 : Step(179): len = 564760, overlap = 0.125
PHY-3002 : Step(180): len = 564246, overlap = 0.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.29188e+06, over cnt = 656(1%), over = 889, worst = 4
PHY-1002 : len = 1.29686e+06, over cnt = 380(1%), over = 473, worst = 3
PHY-1002 : len = 1.29697e+06, over cnt = 265(0%), over = 328, worst = 3
PHY-1002 : len = 1.29732e+06, over cnt = 174(0%), over = 215, worst = 3
PHY-1002 : len = 1.2918e+06, over cnt = 90(0%), over = 114, worst = 3
PHY-1001 : End global iterations;  0.945453s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (168.6%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 52.50, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.518172s wall, 2.140625s user + 0.015625s system = 2.156250s CPU (142.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8171 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.464638s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (107.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000641862
PHY-3002 : Step(181): len = 562355, overlap = 20.4063
PHY-3002 : Step(182): len = 554023, overlap = 14.8125
PHY-3002 : Step(183): len = 545171, overlap = 12.8125
PHY-3002 : Step(184): len = 535129, overlap = 15.0313
PHY-3002 : Step(185): len = 528212, overlap = 18.5
PHY-3002 : Step(186): len = 523945, overlap = 14.7813
PHY-3002 : Step(187): len = 517222, overlap = 17.3125
PHY-3002 : Step(188): len = 512155, overlap = 15.4688
PHY-3002 : Step(189): len = 508305, overlap = 17.2813
PHY-3002 : Step(190): len = 504485, overlap = 17.5938
PHY-3002 : Step(191): len = 500908, overlap = 17.75
PHY-3002 : Step(192): len = 499250, overlap = 17.375
PHY-3002 : Step(193): len = 496902, overlap = 17.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00128372
PHY-3002 : Step(194): len = 502474, overlap = 14.8125
PHY-3002 : Step(195): len = 507072, overlap = 16.625
PHY-3002 : Step(196): len = 513830, overlap = 12.1875
PHY-3002 : Step(197): len = 518243, overlap = 10.4063
PHY-3002 : Step(198): len = 521206, overlap = 10
PHY-3002 : Step(199): len = 522836, overlap = 10.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00256745
PHY-3002 : Step(200): len = 527366, overlap = 8.15625
PHY-3002 : Step(201): len = 530460, overlap = 7.28125
PHY-3002 : Step(202): len = 536251, overlap = 7.59375
PHY-3002 : Step(203): len = 541871, overlap = 7.34375
PHY-3002 : Step(204): len = 543924, overlap = 5
PHY-3002 : Step(205): len = 545887, overlap = 5.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00460814
PHY-3002 : Step(206): len = 548050, overlap = 4.40625
PHY-3002 : Step(207): len = 550917, overlap = 5.625
PHY-3002 : Step(208): len = 556370, overlap = 4.1875
PHY-3002 : Step(209): len = 559339, overlap = 4.65625
PHY-3002 : Step(210): len = 561363, overlap = 3.46875
PHY-3002 : Step(211): len = 563069, overlap = 2.65625
PHY-3002 : Step(212): len = 565687, overlap = 2.75
PHY-3002 : Step(213): len = 567217, overlap = 3.59375
PHY-3002 : Step(214): len = 569383, overlap = 4.03125
PHY-3002 : Step(215): len = 571507, overlap = 5.5625
PHY-3002 : Step(216): len = 573666, overlap = 3.03125
PHY-3002 : Step(217): len = 574060, overlap = 3.0625
PHY-3002 : Step(218): len = 574534, overlap = 2.53125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00889491
PHY-3002 : Step(219): len = 576174, overlap = 2.84375
PHY-3002 : Step(220): len = 578259, overlap = 2.375
PHY-3002 : Step(221): len = 579739, overlap = 2.65625
PHY-3002 : Step(222): len = 582923, overlap = 3.03125
PHY-3002 : Step(223): len = 584525, overlap = 2.84375
PHY-3002 : Step(224): len = 585829, overlap = 2.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.015497
PHY-3002 : Step(225): len = 586421, overlap = 2.5625
PHY-3002 : Step(226): len = 589124, overlap = 2.34375
PHY-3002 : Step(227): len = 591630, overlap = 2.09375
PHY-3002 : Step(228): len = 592654, overlap = 2.125
PHY-3002 : Step(229): len = 593367, overlap = 2.21875
PHY-3002 : Step(230): len = 594732, overlap = 2.3125
PHY-3002 : Step(231): len = 595742, overlap = 2.21875
PHY-3002 : Step(232): len = 596921, overlap = 2.09375
PHY-3002 : Step(233): len = 597851, overlap = 2.15625
PHY-3002 : Step(234): len = 599433, overlap = 2.15625
PHY-3002 : Step(235): len = 600072, overlap = 2.125
PHY-3002 : Step(236): len = 600702, overlap = 2.0625
PHY-3002 : Step(237): len = 601864, overlap = 2.0625
PHY-3002 : Step(238): len = 602652, overlap = 2.03125
PHY-3002 : Step(239): len = 602821, overlap = 2.125
PHY-3002 : Step(240): len = 603678, overlap = 2.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 75.91 peak overflow 1.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43069e+06, over cnt = 323(0%), over = 394, worst = 4
PHY-1002 : len = 1.43174e+06, over cnt = 212(0%), over = 252, worst = 4
PHY-1002 : len = 1.43138e+06, over cnt = 137(0%), over = 165, worst = 4
PHY-1002 : len = 1.42924e+06, over cnt = 80(0%), over = 101, worst = 4
PHY-1002 : len = 1.42699e+06, over cnt = 66(0%), over = 86, worst = 4
PHY-1001 : End global iterations;  0.947033s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (168.3%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 45.63, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.517471s wall, 2.187500s user + 0.015625s system = 2.203125s CPU (145.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8171 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.463089s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.2%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7640 has valid locations, 162 needs to be replaced
PHY-3001 : design contains 7874 instances, 5894 luts, 1719 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 622272
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.35976e+06, over cnt = 398(1%), over = 486, worst = 4
PHY-1002 : len = 1.36112e+06, over cnt = 255(0%), over = 309, worst = 4
PHY-1002 : len = 1.36047e+06, over cnt = 171(0%), over = 208, worst = 4
PHY-1002 : len = 1.35543e+06, over cnt = 83(0%), over = 108, worst = 4
PHY-1002 : len = 1.35378e+06, over cnt = 66(0%), over = 89, worst = 4
PHY-1001 : End global iterations;  0.960743s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (152.9%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 45.00, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.276581s wall, 2.765625s user + 0.062500s system = 2.828125s CPU (124.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.486654s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(241): len = 621338, overlap = 0
PHY-3002 : Step(242): len = 621338, overlap = 0
PHY-3002 : Step(243): len = 620693, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.35462e+06, over cnt = 129(0%), over = 149, worst = 4
PHY-1002 : len = 1.35478e+06, over cnt = 101(0%), over = 121, worst = 4
PHY-1002 : len = 1.35455e+06, over cnt = 82(0%), over = 102, worst = 4
PHY-1002 : len = 1.3536e+06, over cnt = 61(0%), over = 81, worst = 4
PHY-1002 : len = 1.34834e+06, over cnt = 46(0%), over = 66, worst = 4
PHY-1001 : End global iterations;  0.614164s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (104.3%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 49.38, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.142989s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (105.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.471454s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0126149
PHY-3002 : Step(244): len = 620429, overlap = 2.21875
PHY-3002 : Step(245): len = 620475, overlap = 2.21875
PHY-3001 : Final: Len = 620475, Over = 2.21875
PHY-3001 : End incremental placement;  4.697245s wall, 5.218750s user + 0.187500s system = 5.406250s CPU (115.1%)

OPT-1001 : End high-fanout net optimization;  7.301868s wall, 8.515625s user + 0.203125s system = 8.718750s CPU (119.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36026e+06, over cnt = 413(1%), over = 501, worst = 4
PHY-1002 : len = 1.36172e+06, over cnt = 257(0%), over = 304, worst = 4
PHY-1002 : len = 1.36102e+06, over cnt = 160(0%), over = 194, worst = 4
PHY-1002 : len = 1.36038e+06, over cnt = 112(0%), over = 137, worst = 4
PHY-1002 : len = 1.3545e+06, over cnt = 72(0%), over = 91, worst = 4
PHY-1001 : End global iterations;  0.953460s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (168.8%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 50.00, top10 = 45.63, top15 = 41.88.
OPT-1001 : End congestion update;  1.529748s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (143.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.393137s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.4%)

OPT-1001 : Start: WNS 1247 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1847 TNS 0 NUM_FEPS 0 with 27 cells processed and 5898 slack improved
OPT-1001 : Iter 2: improved WNS 1847 TNS 0 NUM_FEPS 0 with 14 cells processed and 6104 slack improved
OPT-1001 : Iter 3: improved WNS 1847 TNS 0 NUM_FEPS 0 with 8 cells processed and 1466 slack improved
OPT-1001 : Iter 4: improved WNS 1847 TNS 0 NUM_FEPS 0 with 2 cells processed and 316 slack improved
OPT-1001 : End global optimization;  2.922422s wall, 3.593750s user + 0.000000s system = 3.593750s CPU (123.0%)

OPT-1001 : End physical optimization;  10.420148s wall, 12.218750s user + 0.203125s system = 12.421875s CPU (119.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5894 LUT to BLE ...
SYN-4008 : Packed 5894 LUT and 694 SEQ to BLE.
SYN-4003 : Packing 1025 remaining SEQ's ...
SYN-4005 : Packed 995 SEQ with LUT/SLICE
SYN-4006 : 4212 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5924/6188 primitive instances ...
PHY-3001 : End packing;  1.173970s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3727 instances
RUN-1001 : 1806 mslices, 1807 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7849 nets
RUN-1001 : 3116 nets have 2 pins
RUN-1001 : 3341 nets have [3 - 5] pins
RUN-1001 : 785 nets have [6 - 10] pins
RUN-1001 : 331 nets have [11 - 20] pins
RUN-1001 : 273 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3725 instances, 3613 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 641790, Over = 29
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40555e+06, over cnt = 391(1%), over = 475, worst = 3
PHY-1002 : len = 1.40671e+06, over cnt = 270(0%), over = 320, worst = 3
PHY-1002 : len = 1.40678e+06, over cnt = 164(0%), over = 189, worst = 3
PHY-1002 : len = 1.40293e+06, over cnt = 95(0%), over = 107, worst = 2
PHY-1002 : len = 1.40069e+06, over cnt = 64(0%), over = 69, worst = 2
PHY-1001 : End global iterations;  0.973284s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (157.3%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.88, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.743968s wall, 3.296875s user + 0.000000s system = 3.296875s CPU (120.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7803 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.509327s wall, 0.515625s user + 0.062500s system = 0.578125s CPU (113.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000207151
PHY-3002 : Step(246): len = 623544, overlap = 29.75
PHY-3002 : Step(247): len = 612658, overlap = 31.25
PHY-3002 : Step(248): len = 604809, overlap = 39.25
PHY-3002 : Step(249): len = 597152, overlap = 46.25
PHY-3002 : Step(250): len = 591282, overlap = 45
PHY-3002 : Step(251): len = 584862, overlap = 50
PHY-3002 : Step(252): len = 578904, overlap = 49.5
PHY-3002 : Step(253): len = 573687, overlap = 56.75
PHY-3002 : Step(254): len = 568230, overlap = 59.75
PHY-3002 : Step(255): len = 565264, overlap = 64
PHY-3002 : Step(256): len = 561124, overlap = 68.25
PHY-3002 : Step(257): len = 556556, overlap = 73.75
PHY-3002 : Step(258): len = 553874, overlap = 74
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000414303
PHY-3002 : Step(259): len = 568907, overlap = 56.25
PHY-3002 : Step(260): len = 573243, overlap = 51.25
PHY-3002 : Step(261): len = 577400, overlap = 44
PHY-3002 : Step(262): len = 583439, overlap = 41.5
PHY-3002 : Step(263): len = 587674, overlap = 38.25
PHY-3002 : Step(264): len = 591007, overlap = 37.75
PHY-3002 : Step(265): len = 593778, overlap = 35.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000828605
PHY-3002 : Step(266): len = 606441, overlap = 29.75
PHY-3002 : Step(267): len = 609972, overlap = 26.75
PHY-3002 : Step(268): len = 613807, overlap = 27
PHY-3002 : Step(269): len = 618182, overlap = 23
PHY-3002 : Step(270): len = 623240, overlap = 22.25
PHY-3002 : Step(271): len = 625900, overlap = 21
PHY-3002 : Step(272): len = 628491, overlap = 18.5
PHY-3002 : Step(273): len = 632046, overlap = 17.75
PHY-3002 : Step(274): len = 634085, overlap = 16
PHY-3002 : Step(275): len = 634510, overlap = 16
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00162812
PHY-3002 : Step(276): len = 642523, overlap = 13.25
PHY-3002 : Step(277): len = 644925, overlap = 14.5
PHY-3002 : Step(278): len = 647637, overlap = 13
PHY-3002 : Step(279): len = 651601, overlap = 14.75
PHY-3002 : Step(280): len = 653859, overlap = 12.75
PHY-3002 : Step(281): len = 654931, overlap = 12.5
PHY-3002 : Step(282): len = 656581, overlap = 13.5
PHY-3002 : Step(283): len = 657838, overlap = 14.5
PHY-3002 : Step(284): len = 658435, overlap = 14
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00310205
PHY-3002 : Step(285): len = 662900, overlap = 12.25
PHY-3002 : Step(286): len = 665041, overlap = 11.25
PHY-3002 : Step(287): len = 667651, overlap = 9.5
PHY-3002 : Step(288): len = 669895, overlap = 9.25
PHY-3002 : Step(289): len = 671485, overlap = 9.25
PHY-3002 : Step(290): len = 673388, overlap = 10.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00534049
PHY-3002 : Step(291): len = 675368, overlap = 10
PHY-3002 : Step(292): len = 677655, overlap = 8.75
PHY-3002 : Step(293): len = 679489, overlap = 8
PHY-3002 : Step(294): len = 680779, overlap = 7.75
PHY-3002 : Step(295): len = 682689, overlap = 8
PHY-3002 : Step(296): len = 683851, overlap = 7.5
PHY-3002 : Step(297): len = 685416, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.349467s wall, 1.296875s user + 1.421875s system = 2.718750s CPU (201.5%)

PHY-3001 : Trial Legalized: Len = 697090
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.55155e+06, over cnt = 355(1%), over = 435, worst = 3
PHY-1002 : len = 1.55241e+06, over cnt = 222(0%), over = 266, worst = 3
PHY-1002 : len = 1.55106e+06, over cnt = 139(0%), over = 161, worst = 3
PHY-1002 : len = 1.54739e+06, over cnt = 86(0%), over = 99, worst = 3
PHY-1002 : len = 1.5461e+06, over cnt = 64(0%), over = 73, worst = 3
PHY-1001 : End global iterations;  1.068826s wall, 1.828125s user + 0.015625s system = 1.843750s CPU (172.5%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 55.63, top10 = 50.00, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.765313s wall, 2.515625s user + 0.015625s system = 2.531250s CPU (143.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7803 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.497770s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000561696
PHY-3002 : Step(298): len = 668872, overlap = 11.75
PHY-3002 : Step(299): len = 659791, overlap = 15.25
PHY-3002 : Step(300): len = 650936, overlap = 14
PHY-3002 : Step(301): len = 644642, overlap = 19
PHY-3002 : Step(302): len = 638894, overlap = 21.5
PHY-3002 : Step(303): len = 633508, overlap = 23
PHY-3002 : Step(304): len = 630300, overlap = 23.5
PHY-3002 : Step(305): len = 627279, overlap = 28
PHY-3002 : Step(306): len = 625023, overlap = 29.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045425s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.2%)

PHY-3001 : Legalized: Len = 633398, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.235036s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (13.3%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 633476, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41807e+06, over cnt = 382(1%), over = 443, worst = 3
PHY-1002 : len = 1.41914e+06, over cnt = 260(0%), over = 292, worst = 3
PHY-1002 : len = 1.41876e+06, over cnt = 146(0%), over = 165, worst = 3
PHY-1002 : len = 1.41664e+06, over cnt = 88(0%), over = 102, worst = 3
PHY-1002 : len = 1.40988e+06, over cnt = 55(0%), over = 61, worst = 2
PHY-1001 : End global iterations;  1.027951s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (161.1%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 55.63, top10 = 50.00, top15 = 46.25.
PHY-1001 : End incremental global routing;  1.662944s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (138.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7803 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.499258s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.131129s wall, 3.781250s user + 0.000000s system = 3.781250s CPU (120.8%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41807e+06, over cnt = 382(1%), over = 443, worst = 3
PHY-1002 : len = 1.41914e+06, over cnt = 260(0%), over = 292, worst = 3
PHY-1002 : len = 1.41876e+06, over cnt = 146(0%), over = 165, worst = 3
PHY-1002 : len = 1.41664e+06, over cnt = 88(0%), over = 102, worst = 3
PHY-1002 : len = 1.40988e+06, over cnt = 55(0%), over = 61, worst = 2
PHY-1001 : End global iterations;  0.984568s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (150.8%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 55.63, top10 = 50.00, top15 = 46.25.
OPT-1001 : End congestion update;  1.599821s wall, 2.078125s user + 0.015625s system = 2.093750s CPU (130.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7803 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.397617s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.2%)

OPT-1001 : Start: WNS 1045 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3653 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3725 instances, 3613 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 638221, Over = 0
PHY-3001 : End spreading;  0.016778s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.1%)

PHY-3001 : Final: Len = 638221, Over = 0
PHY-3001 : End incremental legalization;  0.176067s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (159.7%)

OPT-1001 : Iter 1: improved WNS 1743 TNS 0 NUM_FEPS 0 with 17 cells processed and 3465 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3653 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3725 instances, 3613 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 638731, Over = 0
PHY-3001 : End spreading;  0.017457s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.5%)

PHY-3001 : Final: Len = 638731, Over = 0
PHY-3001 : End incremental legalization;  0.182593s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.1%)

OPT-1001 : Iter 2: improved WNS 1969 TNS 0 NUM_FEPS 0 with 3 cells processed and 264 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3653 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3725 instances, 3613 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 640687, Over = 0
PHY-3001 : End spreading;  0.017286s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.4%)

PHY-3001 : Final: Len = 640687, Over = 0
PHY-3001 : End incremental legalization;  0.178631s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.0%)

OPT-1001 : Iter 3: improved WNS 2143 TNS 0 NUM_FEPS 0 with 10 cells processed and 1423 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3653 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3725 instances, 3613 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 642887, Over = 0
PHY-3001 : End spreading;  0.017919s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.2%)

PHY-3001 : Final: Len = 642887, Over = 0
PHY-3001 : End incremental legalization;  0.171436s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (100.3%)

OPT-1001 : Iter 4: improved WNS 2268 TNS 0 NUM_FEPS 0 with 12 cells processed and 1825 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3653 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3725 instances, 3613 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 647559, Over = 0
PHY-3001 : End spreading;  0.017008s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.9%)

PHY-3001 : Final: Len = 647559, Over = 0
PHY-3001 : End incremental legalization;  0.179967s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.5%)

OPT-1001 : Iter 5: improved WNS 2693 TNS 0 NUM_FEPS 0 with 20 cells processed and 2734 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3653 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3725 instances, 3613 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 651395, Over = 0
PHY-3001 : End spreading;  0.017178s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.0%)

PHY-3001 : Final: Len = 651395, Over = 0
PHY-3001 : End incremental legalization;  0.178948s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (113.5%)

OPT-1001 : Iter 6: improved WNS 2796 TNS 0 NUM_FEPS 0 with 19 cells processed and 3555 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3653 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3725 instances, 3613 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 653533, Over = 0
PHY-3001 : End spreading;  0.017101s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (182.7%)

PHY-3001 : Final: Len = 653533, Over = 0
PHY-3001 : End incremental legalization;  0.180541s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.9%)

OPT-1001 : Iter 7: improved WNS 2918 TNS 0 NUM_FEPS 0 with 18 cells processed and 3497 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3653 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3725 instances, 3613 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 654827, Over = 0
PHY-3001 : End spreading;  0.017952s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.0%)

PHY-3001 : Final: Len = 654827, Over = 0
PHY-3001 : End incremental legalization;  0.182085s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (145.9%)

OPT-1001 : Iter 8: improved WNS 2918 TNS 0 NUM_FEPS 0 with 17 cells processed and 1905 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3653 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3725 instances, 3613 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 655003, Over = 0
PHY-3001 : End spreading;  0.017392s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.8%)

PHY-3001 : Final: Len = 655003, Over = 0
PHY-3001 : End incremental legalization;  0.180692s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.1%)

OPT-1001 : Iter 9: improved WNS 2918 TNS 0 NUM_FEPS 0 with 3 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  23.249278s wall, 24.031250s user + 0.203125s system = 24.234375s CPU (104.2%)

OPT-1001 : End physical optimization;  26.385263s wall, 27.812500s user + 0.203125s system = 28.015625s CPU (106.2%)

RUN-1003 : finish command "place" in  64.803179s wall, 99.484375s user + 6.968750s system = 106.453125s CPU (164.3%)

RUN-1004 : used memory is 933 MB, reserved memory is 944 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6858   out of  19600   34.99%
#reg                     1719   out of  19600    8.77%
#le                      6888
  #lut only              5169   out of   6888   75.04%
  #reg only                30   out of   6888    0.44%
  #lut&reg               1689   out of   6888   24.52%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        L10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         H5        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         C1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         B6        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        B16        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        J13        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        G12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         K6        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6888  |6721   |137    |1730   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3727 instances
RUN-1001 : 1806 mslices, 1807 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7849 nets
RUN-1001 : 3116 nets have 2 pins
RUN-1001 : 3341 nets have [3 - 5] pins
RUN-1001 : 785 nets have [6 - 10] pins
RUN-1001 : 331 nets have [11 - 20] pins
RUN-1001 : 273 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45592e+06, over cnt = 415(1%), over = 467, worst = 3
PHY-1002 : len = 1.45723e+06, over cnt = 272(0%), over = 300, worst = 2
PHY-1002 : len = 1.45383e+06, over cnt = 164(0%), over = 180, worst = 2
PHY-1002 : len = 1.4489e+06, over cnt = 73(0%), over = 76, worst = 2
PHY-1002 : len = 1.42289e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.240062s wall, 1.875000s user + 0.078125s system = 1.953125s CPU (157.5%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.88, top10 = 51.25, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7803 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 8 out of 7849 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7803 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 748 to 7
PHY-1001 : End pin swap;  0.409224s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (95.5%)

PHY-1001 : End global routing;  5.047056s wall, 5.953125s user + 0.171875s system = 6.125000s CPU (121.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 98128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.149592s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 115840, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.539650s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (101.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 115648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.008871s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.22474e+06, over cnt = 811(0%), over = 814, worst = 2
PHY-1001 : End Routed; 29.443409s wall, 49.765625s user + 0.375000s system = 50.140625s CPU (170.3%)

PHY-1001 : Update timing.....
PHY-1001 : 2613/7617(34%) critical/total net(s), WNS -3.511ns, TNS -487.463ns, False end point 444.
PHY-1001 : End update timing;  1.898335s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (98.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.23064e+06, over cnt = 405(0%), over = 405, worst = 1
PHY-1001 : End DR Iter 1; 2.203049s wall, 2.546875s user + 0.046875s system = 2.593750s CPU (117.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.23502e+06, over cnt = 77(0%), over = 77, worst = 1
PHY-1001 : End DR Iter 2; 1.237288s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (106.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.23614e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 3; 0.379397s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (103.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.23654e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.210471s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (111.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.23658e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.122505s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.23658e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.181171s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.23658e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.276584s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.23655e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.236915s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.23654e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.23654e+06
PHY-1001 : End LB Iter 2; 0.172646s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.6%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  45.914174s wall, 66.296875s user + 0.640625s system = 66.937500s CPU (145.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  51.415764s wall, 72.656250s user + 0.812500s system = 73.468750s CPU (142.9%)

RUN-1004 : used memory is 1110 MB, reserved memory is 1098 MB, peak memory is 1497 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6860   out of  19600   35.00%
#reg                     1719   out of  19600    8.77%
#le                      6890
  #lut only              5171   out of   6890   75.05%
  #reg only                30   out of   6890    0.44%
  #lut&reg               1689   out of   6890   24.51%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        L10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         H5        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         C1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         B6        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        B16        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        J13        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        G12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         K6        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6890  |6723   |137    |1730   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3047  
    #2         2       2068  
    #3         3       787   
    #4         4       486   
    #5        5-10     847   
    #6       11-50     521   
    #7       51-100     17   
  Average     3.81           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.276785s wall, 3.093750s user + 0.187500s system = 3.281250s CPU (100.1%)

RUN-1004 : used memory is 1110 MB, reserved memory is 1098 MB, peak memory is 1497 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 38982, tnet num: 7803, tinst num: 3726, tnode num: 43937, tedge num: 65912.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.204383s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (101.2%)

RUN-1004 : used memory is 1134 MB, reserved memory is 1130 MB, peak memory is 1497 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7803 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.338216s wall, 2.281250s user + 0.046875s system = 2.328125s CPU (99.6%)

RUN-1004 : used memory is 1537 MB, reserved memory is 1532 MB, peak memory is 1537 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3728
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7849, pip num: 95673
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3032 valid insts, and 252853 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  13.154848s wall, 89.937500s user + 0.203125s system = 90.140625s CPU (685.2%)

RUN-1004 : used memory is 1642 MB, reserved memory is 1636 MB, peak memory is 1757 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.481441s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (98.1%)

RUN-1004 : used memory is 1746 MB, reserved memory is 1742 MB, peak memory is 1757 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.230225s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (3.2%)

RUN-1004 : used memory is 1775 MB, reserved memory is 1773 MB, peak memory is 1775 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.203974s wall, 1.734375s user + 0.078125s system = 1.812500s CPU (19.7%)

RUN-1004 : used memory is 1734 MB, reserved memory is 1731 MB, peak memory is 1775 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(973)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(118)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(129)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(702)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(759)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(493)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(77)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.117495s wall, 3.453125s user + 0.640625s system = 4.093750s CPU (131.3%)

RUN-1004 : used memory is 811 MB, reserved memory is 785 MB, peak memory is 1775 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = T15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(77)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24538/1941 useful/useless nets, 23149/754 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 171 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 194 instances.
SYN-1015 : Optimize round 1, 3384 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24288/57 useful/useless nets, 22945/343 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 396 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24284/1 useful/useless nets, 22941/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 454 instances.
SYN-1015 : Optimize round 1, 478 better
SYN-1014 : Optimize round 2
SYN-1032 : 368/44 useful/useless nets, 204/12 useful/useless insts
SYN-1015 : Optimize round 2, 147 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.963152s wall, 4.875000s user + 0.156250s system = 5.031250s CPU (101.4%)

RUN-1004 : used memory is 829 MB, reserved memory is 806 MB, peak memory is 1775 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20773
  #and                   9864
  #nand                     0
  #or                    2115
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6514
  #bufif1                   3
  #MX21                   597
  #FADD                     0
  #DFF                   1607
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 142
#MACRO_MULT                 1
#MACRO_MUX                276

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19166  |1607   |182    |
|  Interconncet |AHBlite_Interconnect |170    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.151457s wall, 2.093750s user + 0.093750s system = 2.187500s CPU (101.7%)

RUN-1004 : used memory is 868 MB, reserved memory is 848 MB, peak memory is 1775 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 67 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23087/34 useful/useless nets, 22159/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23546/176 useful/useless nets, 22618/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 72933, tnet num: 23563, tinst num: 22620, tnode num: 100296, tedge num: 111649.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.151146s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (99.1%)

RUN-1004 : used memory is 983 MB, reserved memory is 975 MB, peak memory is 1775 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 573 (3.19), #lev = 12 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 578 (3.24), #lev = 12 (3.91)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1421 instances into 590 LUTs, name keeping = 64%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (3.99), #lev = 5 (3.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.10), #lev = 5 (3.18)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 2751.00 sec
SYN-3001 : Mapper mapped 302 instances into 93 LUTs, name keeping = 54%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5161 (3.98), #lev = 21 (8.21)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5168 (3.91), #lev = 20 (7.93)
SYN-3001 : Logic optimization runtime opt =   1.22 sec, map = 2751.21 sec
SYN-3001 : Mapper mapped 18818 instances into 5168 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6207
  #lut4                  4050
  #lut5                  1799
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6207   out of  19600   31.67%
#reg                     1595   out of  19600    8.14%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5849   |358    |1606   |37     |3      |
|  Interconncet |AHBlite_Interconnect |93     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5168   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8840/0 useful/useless nets, 7924/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 285 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  18.553902s wall, 18.484375s user + 0.203125s system = 18.687500s CPU (100.7%)

RUN-1004 : used memory is 1056 MB, reserved memory is 1065 MB, peak memory is 1775 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.865210s wall, 2.734375s user + 0.171875s system = 2.906250s CPU (101.4%)

RUN-1004 : used memory is 1063 MB, reserved memory is 1072 MB, peak memory is 1775 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7704 instances
RUN-1001 : 5846 luts, 1595 seqs, 92 mslices, 57 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8178 nets
RUN-1001 : 4141 nets have 2 pins
RUN-1001 : 2927 nets have [3 - 5] pins
RUN-1001 : 687 nets have [6 - 10] pins
RUN-1001 : 234 nets have [11 - 20] pins
RUN-1001 : 174 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7702 instances, 5846 luts, 1595 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37392, tnet num: 8132, tinst num: 7702, tnode num: 42588, tedge num: 60695.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8132 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.011478s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (102.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.84808e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7702.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(307): len = 1.626e+06, overlap = 90
PHY-3002 : Step(308): len = 1.43473e+06, overlap = 90
PHY-3002 : Step(309): len = 1.32869e+06, overlap = 92.625
PHY-3002 : Step(310): len = 1.229e+06, overlap = 98.9375
PHY-3002 : Step(311): len = 1.21199e+06, overlap = 106.031
PHY-3002 : Step(312): len = 1.19448e+06, overlap = 108.094
PHY-3002 : Step(313): len = 1.17535e+06, overlap = 109.031
PHY-3002 : Step(314): len = 1.0619e+06, overlap = 138.219
PHY-3002 : Step(315): len = 965557, overlap = 152.938
PHY-3002 : Step(316): len = 939548, overlap = 155.594
PHY-3002 : Step(317): len = 927219, overlap = 159.813
PHY-3002 : Step(318): len = 908792, overlap = 162.219
PHY-3002 : Step(319): len = 885156, overlap = 169.531
PHY-3002 : Step(320): len = 875620, overlap = 172.281
PHY-3002 : Step(321): len = 866064, overlap = 175.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.81715e-05
PHY-3002 : Step(322): len = 881410, overlap = 164.594
PHY-3002 : Step(323): len = 876611, overlap = 155.031
PHY-3002 : Step(324): len = 874033, overlap = 147.25
PHY-3002 : Step(325): len = 870118, overlap = 144.75
PHY-3002 : Step(326): len = 863505, overlap = 137.938
PHY-3002 : Step(327): len = 854830, overlap = 134.438
PHY-3002 : Step(328): len = 848478, overlap = 136.75
PHY-3002 : Step(329): len = 843858, overlap = 134.75
PHY-3002 : Step(330): len = 836515, overlap = 135.688
PHY-3002 : Step(331): len = 829869, overlap = 137.969
PHY-3002 : Step(332): len = 825484, overlap = 138.594
PHY-3002 : Step(333): len = 820051, overlap = 142.125
PHY-3002 : Step(334): len = 811111, overlap = 141.156
PHY-3002 : Step(335): len = 805502, overlap = 139.531
PHY-3002 : Step(336): len = 801657, overlap = 139.25
PHY-3002 : Step(337): len = 791844, overlap = 139.719
PHY-3002 : Step(338): len = 782334, overlap = 137.781
PHY-3002 : Step(339): len = 778311, overlap = 135.844
PHY-3002 : Step(340): len = 774154, overlap = 135.813
PHY-3002 : Step(341): len = 760490, overlap = 136.844
PHY-3002 : Step(342): len = 753079, overlap = 136.5
PHY-3002 : Step(343): len = 750114, overlap = 134.375
PHY-3002 : Step(344): len = 742856, overlap = 132.5
PHY-3002 : Step(345): len = 725020, overlap = 134.469
PHY-3002 : Step(346): len = 719841, overlap = 135.625
PHY-3002 : Step(347): len = 717423, overlap = 134.375
PHY-3002 : Step(348): len = 713539, overlap = 140.5
PHY-3002 : Step(349): len = 707695, overlap = 138.531
PHY-3002 : Step(350): len = 698843, overlap = 133.563
PHY-3002 : Step(351): len = 694568, overlap = 139.5
PHY-3002 : Step(352): len = 692007, overlap = 139.281
PHY-3002 : Step(353): len = 680173, overlap = 147.563
PHY-3002 : Step(354): len = 674221, overlap = 148.719
PHY-3002 : Step(355): len = 671437, overlap = 142.031
PHY-3002 : Step(356): len = 668209, overlap = 144.625
PHY-3002 : Step(357): len = 662697, overlap = 142.406
PHY-3002 : Step(358): len = 659051, overlap = 141.125
PHY-3002 : Step(359): len = 647111, overlap = 142.844
PHY-3002 : Step(360): len = 644958, overlap = 144.844
PHY-3002 : Step(361): len = 641099, overlap = 147
PHY-3002 : Step(362): len = 638444, overlap = 142.375
PHY-3002 : Step(363): len = 630124, overlap = 154.313
PHY-3002 : Step(364): len = 626125, overlap = 149.25
PHY-3002 : Step(365): len = 623276, overlap = 151.063
PHY-3002 : Step(366): len = 620840, overlap = 151.094
PHY-3002 : Step(367): len = 616648, overlap = 150.375
PHY-3002 : Step(368): len = 612351, overlap = 148.344
PHY-3002 : Step(369): len = 607416, overlap = 147.719
PHY-3002 : Step(370): len = 604819, overlap = 147.375
PHY-3002 : Step(371): len = 601367, overlap = 149.5
PHY-3002 : Step(372): len = 596460, overlap = 150.844
PHY-3002 : Step(373): len = 590598, overlap = 148.781
PHY-3002 : Step(374): len = 586360, overlap = 146.438
PHY-3002 : Step(375): len = 582980, overlap = 146.031
PHY-3002 : Step(376): len = 578208, overlap = 147.156
PHY-3002 : Step(377): len = 569092, overlap = 145.188
PHY-3002 : Step(378): len = 565628, overlap = 148.313
PHY-3002 : Step(379): len = 564125, overlap = 149.063
PHY-3002 : Step(380): len = 555448, overlap = 153.938
PHY-3002 : Step(381): len = 550695, overlap = 154.625
PHY-3002 : Step(382): len = 549155, overlap = 152.531
PHY-3002 : Step(383): len = 547738, overlap = 154.688
PHY-3002 : Step(384): len = 546487, overlap = 162.25
PHY-3002 : Step(385): len = 541583, overlap = 146.75
PHY-3002 : Step(386): len = 534421, overlap = 153.281
PHY-3002 : Step(387): len = 528637, overlap = 159.875
PHY-3002 : Step(388): len = 527422, overlap = 154.469
PHY-3002 : Step(389): len = 526191, overlap = 148.719
PHY-3002 : Step(390): len = 524224, overlap = 155.438
PHY-3002 : Step(391): len = 520797, overlap = 150.375
PHY-3002 : Step(392): len = 518112, overlap = 157.219
PHY-3002 : Step(393): len = 515556, overlap = 155.25
PHY-3002 : Step(394): len = 513076, overlap = 151.75
PHY-3002 : Step(395): len = 509859, overlap = 153.844
PHY-3002 : Step(396): len = 506979, overlap = 151.844
PHY-3002 : Step(397): len = 505492, overlap = 151.313
PHY-3002 : Step(398): len = 503054, overlap = 151.406
PHY-3002 : Step(399): len = 500525, overlap = 145.781
PHY-3002 : Step(400): len = 497721, overlap = 149.531
PHY-3002 : Step(401): len = 495314, overlap = 151.438
PHY-3002 : Step(402): len = 490088, overlap = 150.344
PHY-3002 : Step(403): len = 488585, overlap = 152.875
PHY-3002 : Step(404): len = 486725, overlap = 149.5
PHY-3002 : Step(405): len = 483904, overlap = 153.313
PHY-3002 : Step(406): len = 480842, overlap = 152.938
PHY-3002 : Step(407): len = 478229, overlap = 152.719
PHY-3002 : Step(408): len = 475420, overlap = 158.188
PHY-3002 : Step(409): len = 472633, overlap = 165.063
PHY-3002 : Step(410): len = 469642, overlap = 167.063
PHY-3002 : Step(411): len = 468131, overlap = 173.344
PHY-3002 : Step(412): len = 464644, overlap = 176.563
PHY-3002 : Step(413): len = 461983, overlap = 179.25
PHY-3002 : Step(414): len = 460250, overlap = 178.063
PHY-3002 : Step(415): len = 457978, overlap = 181.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.6343e-05
PHY-3002 : Step(416): len = 459577, overlap = 177.219
PHY-3002 : Step(417): len = 465155, overlap = 181.156
PHY-3002 : Step(418): len = 472147, overlap = 180.313
PHY-3002 : Step(419): len = 474674, overlap = 170.844
PHY-3002 : Step(420): len = 475942, overlap = 172.625
PHY-3002 : Step(421): len = 478130, overlap = 170.781
PHY-3002 : Step(422): len = 479913, overlap = 168.063
PHY-3002 : Step(423): len = 482647, overlap = 162.063
PHY-3002 : Step(424): len = 484284, overlap = 161.156
PHY-3002 : Step(425): len = 487464, overlap = 151.375
PHY-3002 : Step(426): len = 490081, overlap = 152.625
PHY-3002 : Step(427): len = 491256, overlap = 147.406
PHY-3002 : Step(428): len = 491396, overlap = 150.563
PHY-3002 : Step(429): len = 493353, overlap = 150.719
PHY-3002 : Step(430): len = 494583, overlap = 144.844
PHY-3002 : Step(431): len = 495316, overlap = 140.25
PHY-3002 : Step(432): len = 495267, overlap = 141.688
PHY-3002 : Step(433): len = 498266, overlap = 122.469
PHY-3002 : Step(434): len = 499942, overlap = 117.688
PHY-3002 : Step(435): len = 497799, overlap = 120.5
PHY-3002 : Step(436): len = 496884, overlap = 120.781
PHY-3002 : Step(437): len = 495899, overlap = 121.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000192686
PHY-3002 : Step(438): len = 496953, overlap = 128.656
PHY-3002 : Step(439): len = 499343, overlap = 120.625
PHY-3002 : Step(440): len = 503735, overlap = 112.938
PHY-3002 : Step(441): len = 507740, overlap = 107.375
PHY-3002 : Step(442): len = 509748, overlap = 101.75
PHY-3002 : Step(443): len = 511907, overlap = 101.625
PHY-3002 : Step(444): len = 516368, overlap = 99.1563
PHY-3002 : Step(445): len = 518110, overlap = 95.9063
PHY-3002 : Step(446): len = 518822, overlap = 100.281
PHY-3002 : Step(447): len = 522297, overlap = 93.8438
PHY-3002 : Step(448): len = 526298, overlap = 85.375
PHY-3002 : Step(449): len = 526886, overlap = 87.0938
PHY-3002 : Step(450): len = 527620, overlap = 91.1563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000311766
PHY-3002 : Step(451): len = 528892, overlap = 95.2188
PHY-3002 : Step(452): len = 531622, overlap = 94.5938
PHY-3002 : Step(453): len = 535958, overlap = 80.5938
PHY-3002 : Step(454): len = 537839, overlap = 86.6563
PHY-3002 : Step(455): len = 539612, overlap = 83.9688
PHY-3002 : Step(456): len = 542037, overlap = 86.3438
PHY-3002 : Step(457): len = 545019, overlap = 88.2188
PHY-3002 : Step(458): len = 547550, overlap = 79.8438
PHY-3002 : Step(459): len = 548641, overlap = 76.875
PHY-3002 : Step(460): len = 550446, overlap = 78.0313
PHY-3002 : Step(461): len = 552427, overlap = 81.75
PHY-3002 : Step(462): len = 553564, overlap = 78.4688
PHY-3002 : Step(463): len = 554947, overlap = 77.9688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021289s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (146.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.22682e+06, over cnt = 1475(4%), over = 2374, worst = 8
PHY-1002 : len = 1.23668e+06, over cnt = 1162(3%), over = 1713, worst = 6
PHY-1002 : len = 1.25446e+06, over cnt = 875(2%), over = 1212, worst = 6
PHY-1002 : len = 1.26944e+06, over cnt = 319(0%), over = 438, worst = 5
PHY-1002 : len = 1.26843e+06, over cnt = 212(0%), over = 302, worst = 5
PHY-1001 : End global iterations;  1.308659s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (161.2%)

PHY-1001 : Congestion index: top1 = 81.88, top5 = 73.13, top10 = 66.25, top15 = 61.88.
PHY-3001 : End congestion estimation;  1.934188s wall, 2.718750s user + 0.031250s system = 2.750000s CPU (142.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8132 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.730989s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.15562e-05
PHY-3002 : Step(464): len = 525984, overlap = 65.6875
PHY-3002 : Step(465): len = 494756, overlap = 97.1563
PHY-3002 : Step(466): len = 479847, overlap = 105.125
PHY-3002 : Step(467): len = 468410, overlap = 116.375
PHY-3002 : Step(468): len = 457690, overlap = 126.5
PHY-3002 : Step(469): len = 443230, overlap = 145.406
PHY-3002 : Step(470): len = 430811, overlap = 157.969
PHY-3002 : Step(471): len = 417188, overlap = 173.375
PHY-3002 : Step(472): len = 402121, overlap = 188.5
PHY-3002 : Step(473): len = 390047, overlap = 198.875
PHY-3002 : Step(474): len = 379922, overlap = 204.719
PHY-3002 : Step(475): len = 368789, overlap = 218.563
PHY-3002 : Step(476): len = 362583, overlap = 224.938
PHY-3002 : Step(477): len = 355399, overlap = 228.156
PHY-3002 : Step(478): len = 352861, overlap = 227.438
PHY-3002 : Step(479): len = 351131, overlap = 226.406
PHY-3002 : Step(480): len = 349882, overlap = 225.75
PHY-3002 : Step(481): len = 349538, overlap = 223.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.31124e-05
PHY-3002 : Step(482): len = 364180, overlap = 193.406
PHY-3002 : Step(483): len = 383926, overlap = 164.344
PHY-3002 : Step(484): len = 386343, overlap = 156.969
PHY-3002 : Step(485): len = 389393, overlap = 153.594
PHY-3002 : Step(486): len = 395734, overlap = 142.125
PHY-3002 : Step(487): len = 403752, overlap = 126.906
PHY-3002 : Step(488): len = 407544, overlap = 120.156
PHY-3002 : Step(489): len = 409034, overlap = 113.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000126225
PHY-3002 : Step(490): len = 423399, overlap = 89.25
PHY-3002 : Step(491): len = 430437, overlap = 76.8438
PHY-3002 : Step(492): len = 438836, overlap = 64.25
PHY-3002 : Step(493): len = 455070, overlap = 47.8438
PHY-3002 : Step(494): len = 462881, overlap = 45.5313
PHY-3002 : Step(495): len = 466926, overlap = 41.5313
PHY-3002 : Step(496): len = 468317, overlap = 37.4063
PHY-3002 : Step(497): len = 468146, overlap = 35.0313
PHY-3002 : Step(498): len = 466169, overlap = 33.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000252449
PHY-3002 : Step(499): len = 478914, overlap = 23.9063
PHY-3002 : Step(500): len = 483878, overlap = 23.375
PHY-3002 : Step(501): len = 493961, overlap = 21.4688
PHY-3002 : Step(502): len = 506191, overlap = 16.9688
PHY-3002 : Step(503): len = 506927, overlap = 14.4063
PHY-3002 : Step(504): len = 506977, overlap = 12.1563
PHY-3002 : Step(505): len = 505676, overlap = 11.3125
PHY-3002 : Step(506): len = 504671, overlap = 11.0938
PHY-3002 : Step(507): len = 504507, overlap = 10.2188
PHY-3002 : Step(508): len = 505540, overlap = 10.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000476521
PHY-3002 : Step(509): len = 519203, overlap = 3.40625
PHY-3002 : Step(510): len = 529598, overlap = 3.96875
PHY-3002 : Step(511): len = 539917, overlap = 2.03125
PHY-3002 : Step(512): len = 548337, overlap = 0.28125
PHY-3002 : Step(513): len = 555458, overlap = 1.1875
PHY-3002 : Step(514): len = 558235, overlap = 0.59375
PHY-3002 : Step(515): len = 559659, overlap = 0.40625
PHY-3002 : Step(516): len = 559580, overlap = 0.90625
PHY-3002 : Step(517): len = 558642, overlap = 0.65625
PHY-3002 : Step(518): len = 558067, overlap = 0.28125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27872e+06, over cnt = 770(2%), over = 1002, worst = 4
PHY-1002 : len = 1.28541e+06, over cnt = 427(1%), over = 505, worst = 3
PHY-1002 : len = 1.28644e+06, over cnt = 236(0%), over = 268, worst = 3
PHY-1002 : len = 1.28658e+06, over cnt = 135(0%), over = 148, worst = 2
PHY-1002 : len = 1.28606e+06, over cnt = 106(0%), over = 118, worst = 2
PHY-1001 : End global iterations;  1.041798s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (169.5%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 56.25, top10 = 50.63, top15 = 46.88.
PHY-3001 : End congestion estimation;  1.671790s wall, 2.390625s user + 0.000000s system = 2.390625s CPU (143.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8132 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.496794s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00049118
PHY-3002 : Step(519): len = 555712, overlap = 24.2188
PHY-3002 : Step(520): len = 545933, overlap = 17.125
PHY-3002 : Step(521): len = 537687, overlap = 21.0313
PHY-3002 : Step(522): len = 525703, overlap = 23.1563
PHY-3002 : Step(523): len = 514096, overlap = 25.2813
PHY-3002 : Step(524): len = 506457, overlap = 25.6563
PHY-3002 : Step(525): len = 499978, overlap = 27.2813
PHY-3002 : Step(526): len = 492776, overlap = 28.0313
PHY-3002 : Step(527): len = 487089, overlap = 29.7188
PHY-3002 : Step(528): len = 481942, overlap = 30.8125
PHY-3002 : Step(529): len = 477150, overlap = 32.1875
PHY-3002 : Step(530): len = 475133, overlap = 29.5938
PHY-3002 : Step(531): len = 473717, overlap = 30.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000982359
PHY-3002 : Step(532): len = 485305, overlap = 24.3125
PHY-3002 : Step(533): len = 491857, overlap = 23.375
PHY-3002 : Step(534): len = 495350, overlap = 19.0938
PHY-3002 : Step(535): len = 499784, overlap = 19.3125
PHY-3002 : Step(536): len = 505838, overlap = 15.7813
PHY-3002 : Step(537): len = 509012, overlap = 13.9688
PHY-3002 : Step(538): len = 512102, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00196472
PHY-3002 : Step(539): len = 519469, overlap = 9.09375
PHY-3002 : Step(540): len = 526828, overlap = 6.875
PHY-3002 : Step(541): len = 532554, overlap = 6.96875
PHY-3002 : Step(542): len = 535512, overlap = 7.875
PHY-3002 : Step(543): len = 538855, overlap = 5.25
PHY-3002 : Step(544): len = 545050, overlap = 6.28125
PHY-3002 : Step(545): len = 547710, overlap = 6.75
PHY-3002 : Step(546): len = 549707, overlap = 4.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00390397
PHY-3002 : Step(547): len = 553418, overlap = 3.96875
PHY-3002 : Step(548): len = 557331, overlap = 4.46875
PHY-3002 : Step(549): len = 562152, overlap = 4.65625
PHY-3002 : Step(550): len = 566589, overlap = 4.75
PHY-3002 : Step(551): len = 569818, overlap = 4.4375
PHY-3002 : Step(552): len = 572996, overlap = 3.3125
PHY-3002 : Step(553): len = 576697, overlap = 2.71875
PHY-3002 : Step(554): len = 578753, overlap = 3.15625
PHY-3002 : Step(555): len = 580055, overlap = 2.5
PHY-3002 : Step(556): len = 585339, overlap = 3.53125
PHY-3002 : Step(557): len = 587247, overlap = 4.0625
PHY-3002 : Step(558): len = 587234, overlap = 3.3125
PHY-3002 : Step(559): len = 586965, overlap = 3.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00750495
PHY-3002 : Step(560): len = 589622, overlap = 3.4375
PHY-3002 : Step(561): len = 591623, overlap = 3.4375
PHY-3002 : Step(562): len = 593350, overlap = 2.46875
PHY-3002 : Step(563): len = 595886, overlap = 2.90625
PHY-3002 : Step(564): len = 598683, overlap = 2.5
PHY-3002 : Step(565): len = 600777, overlap = 2.96875
PHY-3002 : Step(566): len = 602308, overlap = 2.53125
PHY-3002 : Step(567): len = 604939, overlap = 2.59375
PHY-3002 : Step(568): len = 606500, overlap = 3.1875
PHY-3002 : Step(569): len = 607331, overlap = 2.90625
PHY-3002 : Step(570): len = 608498, overlap = 3.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0135784
PHY-3002 : Step(571): len = 609269, overlap = 3.40625
PHY-3002 : Step(572): len = 611644, overlap = 3.375
PHY-3002 : Step(573): len = 613123, overlap = 3.03125
PHY-3002 : Step(574): len = 614428, overlap = 3.28125
PHY-3002 : Step(575): len = 616338, overlap = 3.4375
PHY-3002 : Step(576): len = 618400, overlap = 3.875
PHY-3002 : Step(577): len = 619676, overlap = 3.90625
PHY-3002 : Step(578): len = 620338, overlap = 3.875
PHY-3002 : Step(579): len = 621253, overlap = 3.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 81.38 peak overflow 1.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.47747e+06, over cnt = 404(1%), over = 499, worst = 4
PHY-1002 : len = 1.47902e+06, over cnt = 255(0%), over = 313, worst = 4
PHY-1002 : len = 1.47892e+06, over cnt = 151(0%), over = 187, worst = 4
PHY-1002 : len = 1.47739e+06, over cnt = 94(0%), over = 124, worst = 4
PHY-1002 : len = 1.4681e+06, over cnt = 56(0%), over = 72, worst = 4
PHY-1001 : End global iterations;  1.012944s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (183.6%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 52.50, top10 = 47.50, top15 = 43.13.
PHY-1001 : End incremental global routing;  1.647050s wall, 2.468750s user + 0.031250s system = 2.500000s CPU (151.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8132 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.398683s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (76.0%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7609 has valid locations, 140 needs to be replaced
PHY-3001 : design contains 7821 instances, 5863 luts, 1697 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 639325
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4099e+06, over cnt = 445(1%), over = 533, worst = 3
PHY-1002 : len = 1.41136e+06, over cnt = 282(0%), over = 327, worst = 3
PHY-1002 : len = 1.4109e+06, over cnt = 159(0%), over = 184, worst = 3
PHY-1002 : len = 1.40931e+06, over cnt = 97(0%), over = 116, worst = 3
PHY-1002 : len = 1.40213e+06, over cnt = 64(0%), over = 72, worst = 2
PHY-1001 : End global iterations;  1.001075s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (154.5%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.25, top10 = 46.25, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.391449s wall, 2.953125s user + 0.000000s system = 2.953125s CPU (123.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.498323s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(580): len = 638775, overlap = 0
PHY-3002 : Step(581): len = 638775, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40418e+06, over cnt = 83(0%), over = 90, worst = 2
PHY-1002 : len = 1.40422e+06, over cnt = 69(0%), over = 76, worst = 2
PHY-1002 : len = 1.40384e+06, over cnt = 59(0%), over = 66, worst = 2
PHY-1002 : len = 1.40357e+06, over cnt = 53(0%), over = 60, worst = 2
PHY-1002 : len = 1.40357e+06, over cnt = 53(0%), over = 60, worst = 2
PHY-1001 : End global iterations;  0.603806s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (100.9%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 52.50, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.140133s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (101.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.490214s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (105.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00660239
PHY-3002 : Step(582): len = 638654, overlap = 3.5625
PHY-3002 : Step(583): len = 638654, overlap = 3.5625
PHY-3001 : Final: Len = 638654, Over = 3.5625
PHY-3001 : End incremental placement;  4.856640s wall, 5.656250s user + 0.093750s system = 5.750000s CPU (118.4%)

OPT-1001 : End high-fanout net optimization;  8.881206s wall, 10.296875s user + 0.140625s system = 10.437500s CPU (117.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41173e+06, over cnt = 460(1%), over = 553, worst = 3
PHY-1002 : len = 1.41311e+06, over cnt = 293(0%), over = 338, worst = 3
PHY-1002 : len = 1.41238e+06, over cnt = 170(0%), over = 196, worst = 3
PHY-1002 : len = 1.40997e+06, over cnt = 106(0%), over = 127, worst = 3
PHY-1002 : len = 1.40208e+06, over cnt = 66(0%), over = 75, worst = 2
PHY-1001 : End global iterations;  1.012057s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (171.4%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 52.50, top10 = 46.88, top15 = 43.13.
OPT-1001 : End congestion update;  1.608025s wall, 2.312500s user + 0.015625s system = 2.328125s CPU (144.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412711s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (98.4%)

OPT-1001 : Start: WNS 1527 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2002 TNS 0 NUM_FEPS 0 with 8 cells processed and 2866 slack improved
OPT-1001 : Iter 2: improved WNS 2302 TNS 0 NUM_FEPS 0 with 4 cells processed and 1816 slack improved
OPT-1001 : Iter 3: improved WNS 2434 TNS 0 NUM_FEPS 0 with 12 cells processed and 4400 slack improved
OPT-1001 : Iter 4: improved WNS 2694 TNS 0 NUM_FEPS 0 with 11 cells processed and 4600 slack improved
OPT-1001 : Iter 5: improved WNS 2794 TNS 0 NUM_FEPS 0 with 15 cells processed and 3719 slack improved
OPT-1001 : Iter 6: improved WNS 2894 TNS 0 NUM_FEPS 0 with 13 cells processed and 2339 slack improved
OPT-1001 : Iter 7: improved WNS 2894 TNS 0 NUM_FEPS 0 with 6 cells processed and 900 slack improved
OPT-1001 : End global optimization;  3.717948s wall, 4.421875s user + 0.015625s system = 4.437500s CPU (119.4%)

OPT-1001 : End physical optimization;  12.607831s wall, 14.718750s user + 0.156250s system = 14.875000s CPU (118.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5863 LUT to BLE ...
SYN-4008 : Packed 5863 LUT and 695 SEQ to BLE.
SYN-4003 : Packing 1002 remaining SEQ's ...
SYN-4005 : Packed 968 SEQ with LUT/SLICE
SYN-4006 : 4205 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5897/6161 primitive instances ...
PHY-3001 : End packing;  1.144217s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (99.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3706 instances
RUN-1001 : 1796 mslices, 1796 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7788 nets
RUN-1001 : 3107 nets have 2 pins
RUN-1001 : 3295 nets have [3 - 5] pins
RUN-1001 : 799 nets have [6 - 10] pins
RUN-1001 : 311 nets have [11 - 20] pins
RUN-1001 : 273 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3704 instances, 3592 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 658438, Over = 29.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4536e+06, over cnt = 418(1%), over = 523, worst = 4
PHY-1002 : len = 1.45499e+06, over cnt = 271(0%), over = 326, worst = 4
PHY-1002 : len = 1.45504e+06, over cnt = 182(0%), over = 221, worst = 4
PHY-1002 : len = 1.4527e+06, over cnt = 112(0%), over = 138, worst = 3
PHY-1002 : len = 1.45006e+06, over cnt = 83(0%), over = 104, worst = 3
PHY-1001 : End global iterations;  1.078009s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (156.5%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 53.13, top10 = 46.25, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.957173s wall, 3.531250s user + 0.031250s system = 3.562500s CPU (120.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7742 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.506536s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000210527
PHY-3002 : Step(584): len = 636876, overlap = 33.75
PHY-3002 : Step(585): len = 624098, overlap = 38
PHY-3002 : Step(586): len = 614111, overlap = 47.75
PHY-3002 : Step(587): len = 604995, overlap = 47
PHY-3002 : Step(588): len = 595930, overlap = 54
PHY-3002 : Step(589): len = 588671, overlap = 53.75
PHY-3002 : Step(590): len = 580311, overlap = 61
PHY-3002 : Step(591): len = 573023, overlap = 66.75
PHY-3002 : Step(592): len = 567053, overlap = 69.75
PHY-3002 : Step(593): len = 562217, overlap = 70.5
PHY-3002 : Step(594): len = 554854, overlap = 79.25
PHY-3002 : Step(595): len = 551435, overlap = 82.5
PHY-3002 : Step(596): len = 546888, overlap = 85.25
PHY-3002 : Step(597): len = 544165, overlap = 87
PHY-3002 : Step(598): len = 541837, overlap = 86.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000421054
PHY-3002 : Step(599): len = 560181, overlap = 65.5
PHY-3002 : Step(600): len = 563340, overlap = 63.5
PHY-3002 : Step(601): len = 567049, overlap = 61.75
PHY-3002 : Step(602): len = 572712, overlap = 54.25
PHY-3002 : Step(603): len = 578550, overlap = 44.5
PHY-3002 : Step(604): len = 585915, overlap = 41.25
PHY-3002 : Step(605): len = 589384, overlap = 37.5
PHY-3002 : Step(606): len = 591517, overlap = 40.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00082174
PHY-3002 : Step(607): len = 601973, overlap = 35.75
PHY-3002 : Step(608): len = 606990, overlap = 34
PHY-3002 : Step(609): len = 612112, overlap = 35.25
PHY-3002 : Step(610): len = 617684, overlap = 29
PHY-3002 : Step(611): len = 623257, overlap = 27.75
PHY-3002 : Step(612): len = 626946, overlap = 25
PHY-3002 : Step(613): len = 631648, overlap = 24.5
PHY-3002 : Step(614): len = 634678, overlap = 24.75
PHY-3002 : Step(615): len = 637022, overlap = 27
PHY-3002 : Step(616): len = 639254, overlap = 24.5
PHY-3002 : Step(617): len = 642033, overlap = 23.75
PHY-3002 : Step(618): len = 643437, overlap = 21.5
PHY-3002 : Step(619): len = 645036, overlap = 21.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00163452
PHY-3002 : Step(620): len = 650983, overlap = 17.25
PHY-3002 : Step(621): len = 655333, overlap = 15.75
PHY-3002 : Step(622): len = 658582, overlap = 16.75
PHY-3002 : Step(623): len = 662062, overlap = 16
PHY-3002 : Step(624): len = 664282, overlap = 15.75
PHY-3002 : Step(625): len = 666689, overlap = 14
PHY-3002 : Step(626): len = 669490, overlap = 13.5
PHY-3002 : Step(627): len = 671357, overlap = 11.5
PHY-3002 : Step(628): len = 671847, overlap = 10.75
PHY-3002 : Step(629): len = 674206, overlap = 12.25
PHY-3002 : Step(630): len = 674476, overlap = 12.5
PHY-3002 : Step(631): len = 674224, overlap = 12.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00326904
PHY-3002 : Step(632): len = 679488, overlap = 11
PHY-3002 : Step(633): len = 681528, overlap = 8.75
PHY-3002 : Step(634): len = 683268, overlap = 9
PHY-3002 : Step(635): len = 685620, overlap = 10
PHY-3002 : Step(636): len = 688403, overlap = 7.5
PHY-3002 : Step(637): len = 689127, overlap = 7.5
PHY-3002 : Step(638): len = 691086, overlap = 7.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0061488
PHY-3002 : Step(639): len = 693424, overlap = 7.5
PHY-3002 : Step(640): len = 695329, overlap = 6.75
PHY-3002 : Step(641): len = 697252, overlap = 7
PHY-3002 : Step(642): len = 698550, overlap = 7
PHY-3002 : Step(643): len = 699949, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.732043s wall, 1.640625s user + 1.937500s system = 3.578125s CPU (206.6%)

PHY-3001 : Trial Legalized: Len = 711425
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.57636e+06, over cnt = 380(1%), over = 446, worst = 3
PHY-1002 : len = 1.57764e+06, over cnt = 241(0%), over = 274, worst = 3
PHY-1002 : len = 1.57816e+06, over cnt = 172(0%), over = 199, worst = 3
PHY-1002 : len = 1.57502e+06, over cnt = 90(0%), over = 108, worst = 3
PHY-1002 : len = 1.5701e+06, over cnt = 60(0%), over = 75, worst = 3
PHY-1001 : End global iterations;  1.073590s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (148.5%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 56.25, top10 = 50.00, top15 = 46.25.
PHY-3001 : End congestion estimation;  1.779383s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (130.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7742 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.519226s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000574988
PHY-3002 : Step(644): len = 683832, overlap = 9
PHY-3002 : Step(645): len = 673574, overlap = 10
PHY-3002 : Step(646): len = 664043, overlap = 16
PHY-3002 : Step(647): len = 657223, overlap = 13.25
PHY-3002 : Step(648): len = 651355, overlap = 19.25
PHY-3002 : Step(649): len = 646160, overlap = 19.5
PHY-3002 : Step(650): len = 641788, overlap = 17.75
PHY-3002 : Step(651): len = 637911, overlap = 21.25
PHY-3002 : Step(652): len = 634711, overlap = 23.5
PHY-3002 : Step(653): len = 632734, overlap = 25.75
PHY-3002 : Step(654): len = 630141, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046995s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.7%)

PHY-3001 : Legalized: Len = 636145, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020032s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.0%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 636217, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42609e+06, over cnt = 420(1%), over = 494, worst = 3
PHY-1002 : len = 1.42757e+06, over cnt = 305(0%), over = 352, worst = 3
PHY-1002 : len = 1.4268e+06, over cnt = 196(0%), over = 229, worst = 3
PHY-1002 : len = 1.4196e+06, over cnt = 108(0%), over = 122, worst = 3
PHY-1002 : len = 1.41678e+06, over cnt = 63(0%), over = 74, worst = 3
PHY-1001 : End global iterations;  1.068822s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (147.7%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 56.88, top10 = 50.00, top15 = 46.25.
PHY-1001 : End incremental global routing;  1.732713s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (129.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7742 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.512264s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.370438s wall, 3.890625s user + 0.000000s system = 3.890625s CPU (115.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42609e+06, over cnt = 420(1%), over = 494, worst = 3
PHY-1002 : len = 1.42757e+06, over cnt = 305(0%), over = 352, worst = 3
PHY-1002 : len = 1.4268e+06, over cnt = 196(0%), over = 229, worst = 3
PHY-1002 : len = 1.4196e+06, over cnt = 108(0%), over = 122, worst = 3
PHY-1002 : len = 1.41678e+06, over cnt = 63(0%), over = 74, worst = 3
PHY-1001 : End global iterations;  1.133873s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (158.5%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 56.88, top10 = 50.00, top15 = 46.25.
OPT-1001 : End congestion update;  1.847903s wall, 2.531250s user + 0.015625s system = 2.546875s CPU (137.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7742 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.443407s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (105.7%)

OPT-1001 : Start: WNS 1550 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3632 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3704 instances, 3592 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 638305, Over = 0
PHY-3001 : End spreading;  0.017423s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.7%)

PHY-3001 : Final: Len = 638305, Over = 0
PHY-3001 : End incremental legalization;  0.178667s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.2%)

OPT-1001 : Iter 1: improved WNS 2171 TNS 0 NUM_FEPS 0 with 16 cells processed and 3248 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3632 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3704 instances, 3592 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 639995, Over = 0
PHY-3001 : End spreading;  0.017865s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.5%)

PHY-3001 : Final: Len = 639995, Over = 0
PHY-3001 : End incremental legalization;  0.194659s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.3%)

OPT-1001 : Iter 2: improved WNS 2592 TNS 0 NUM_FEPS 0 with 9 cells processed and 1439 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3632 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3704 instances, 3592 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 644721, Over = 0
PHY-3001 : End spreading;  0.017413s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.7%)

PHY-3001 : Final: Len = 644721, Over = 0
PHY-3001 : End incremental legalization;  0.184146s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (203.6%)

OPT-1001 : Iter 3: improved WNS 2909 TNS 0 NUM_FEPS 0 with 14 cells processed and 2636 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3632 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3704 instances, 3592 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 648639, Over = 0
PHY-3001 : End spreading;  0.017533s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.1%)

PHY-3001 : Final: Len = 648639, Over = 0
PHY-3001 : End incremental legalization;  0.186250s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (159.4%)

OPT-1001 : Iter 4: improved WNS 3099 TNS 0 NUM_FEPS 0 with 11 cells processed and 2951 slack improved
OPT-1001 : End path based optimization;  14.266506s wall, 15.218750s user + 0.062500s system = 15.281250s CPU (107.1%)

OPT-1001 : End physical optimization;  17.641507s wall, 19.109375s user + 0.062500s system = 19.171875s CPU (108.7%)

RUN-1003 : finish command "place" in  64.524933s wall, 104.500000s user + 8.218750s system = 112.718750s CPU (174.7%)

RUN-1004 : used memory is 1104 MB, reserved memory is 1092 MB, peak memory is 1775 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6820   out of  19600   34.80%
#reg                     1697   out of  19600    8.66%
#le                      6854
  #lut only              5157   out of   6854   75.24%
  #reg only                34   out of   6854    0.50%
  #lut&reg               1663   out of   6854   24.26%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         F2        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         F5        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         D5        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         C6        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        A14        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        J13        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         L4        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6854  |6683   |137    |1708   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3706 instances
RUN-1001 : 1796 mslices, 1796 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7788 nets
RUN-1001 : 3107 nets have 2 pins
RUN-1001 : 3295 nets have [3 - 5] pins
RUN-1001 : 799 nets have [6 - 10] pins
RUN-1001 : 311 nets have [11 - 20] pins
RUN-1001 : 273 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44907e+06, over cnt = 403(1%), over = 468, worst = 3
PHY-1002 : len = 1.45024e+06, over cnt = 287(0%), over = 336, worst = 3
PHY-1002 : len = 1.44591e+06, over cnt = 152(0%), over = 182, worst = 3
PHY-1002 : len = 1.42851e+06, over cnt = 53(0%), over = 66, worst = 3
PHY-1002 : len = 1.40978e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.104830s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (154.2%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 56.88, top10 = 50.00, top15 = 46.88.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7742 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 64 out of 7788 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7742 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 667 to 6
PHY-1001 : End pin swap;  0.351784s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (102.2%)

PHY-1001 : End global routing;  4.613181s wall, 5.234375s user + 0.015625s system = 5.250000s CPU (113.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 100600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.169266s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 116032, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.444530s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (105.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 116024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.005585s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 116024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.007084s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 116024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.006419s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (486.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 116024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.008365s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (186.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 116016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.007870s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.20585e+06, over cnt = 858(0%), over = 866, worst = 2
PHY-1001 : End Routed; 32.646920s wall, 51.453125s user + 0.515625s system = 51.968750s CPU (159.2%)

PHY-1001 : Update timing.....
PHY-1001 : 2329/7556(30%) critical/total net(s), WNS -4.419ns, TNS -1604.101ns, False end point 624.
PHY-1001 : End update timing;  1.996703s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (100.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.21086e+06, over cnt = 373(0%), over = 376, worst = 2
PHY-1001 : End DR Iter 1; 1.633532s wall, 2.484375s user + 0.015625s system = 2.500000s CPU (153.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.21391e+06, over cnt = 108(0%), over = 108, worst = 1
PHY-1001 : End DR Iter 2; 1.621277s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (107.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.21568e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 3; 0.525630s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (110.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.21604e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.156555s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.21612e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.138369s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.21612e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.264804s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.21612e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 7; 0.619451s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (98.4%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.2161e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 1; 0.255956s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.21602e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.21602e+06
PHY-1001 : End LB Iter 2; 0.173862s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.9%)

PHY-1001 : 3 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  45.547787s wall, 65.312500s user + 0.656250s system = 65.968750s CPU (144.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  50.617451s wall, 71.000000s user + 0.687500s system = 71.687500s CPU (141.6%)

RUN-1004 : used memory is 1262 MB, reserved memory is 1259 MB, peak memory is 1775 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6822   out of  19600   34.81%
#reg                     1697   out of  19600    8.66%
#le                      6856
  #lut only              5159   out of   6856   75.25%
  #reg only                34   out of   6856    0.50%
  #lut&reg               1663   out of   6856   24.26%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         F2        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         F5        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         D5        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         C6        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        A14        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        J13        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         L4        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6856  |6685   |137    |1708   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3038  
    #2         2       2032  
    #3         3       799   
    #4         4       464   
    #5        5-10     858   
    #6       11-50     503   
    #7       51-100     18   
  Average     3.82           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.559149s wall, 3.265625s user + 0.312500s system = 3.578125s CPU (100.5%)

RUN-1004 : used memory is 1262 MB, reserved memory is 1259 MB, peak memory is 1775 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 38755, tnet num: 7742, tinst num: 3707, tnode num: 43692, tedge num: 65601.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.421047s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (102.3%)

RUN-1004 : used memory is 1263 MB, reserved memory is 1261 MB, peak memory is 1775 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7742 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.361340s wall, 2.328125s user + 0.078125s system = 2.406250s CPU (101.9%)

RUN-1004 : used memory is 1635 MB, reserved memory is 1637 MB, peak memory is 1775 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3709
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7788, pip num: 94789
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3015 valid insts, and 251393 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  13.538521s wall, 93.765625s user + 0.234375s system = 94.000000s CPU (694.3%)

RUN-1004 : used memory is 1741 MB, reserved memory is 1742 MB, peak memory is 1855 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.640825s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (103.8%)

RUN-1004 : used memory is 1823 MB, reserved memory is 1822 MB, peak memory is 1855 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.233608s wall, 0.218750s user + 0.203125s system = 0.421875s CPU (5.8%)

RUN-1004 : used memory is 1853 MB, reserved memory is 1855 MB, peak memory is 1855 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.363917s wall, 2.015625s user + 0.234375s system = 2.250000s CPU (24.0%)

RUN-1004 : used memory is 1811 MB, reserved memory is 1813 MB, peak memory is 1855 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-8007 ERROR: 'IO' is not declared in ../rtl/GPIO_IO.v(21)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/GPIO_IO.v(1)
HDL-1007 : Verilog file '../rtl/GPIO_IO.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file AHBlite_GPIO.v
HDL-1007 : analyze verilog file AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-8007 ERROR: syntax error near ')' in ../rtl/AHBlite_Decoder.v(38)
HDL-1007 : Verilog file '../rtl/AHBlite_Decoder.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 95 in ../rtl/CortexM0_SoC.v(135)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 192 in ../rtl/CortexM0_SoC.v(215)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 95 in ../rtl/CortexM0_SoC.v(135)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 192 in ../rtl/CortexM0_SoC.v(215)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 95 in ../rtl/CortexM0_SoC.v(135)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 192 in ../rtl/CortexM0_SoC.v(215)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 95 in ../rtl/CortexM0_SoC.v(135)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 192 in ../rtl/CortexM0_SoC.v(215)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file AHBlite_GPIO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(1019)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(108)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(119)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(130)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(732)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(789)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_GPIO_READ in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(438)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(495)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(78)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.097248s wall, 3.109375s user + 0.203125s system = 3.312500s CPU (106.9%)

RUN-1004 : used memory is 927 MB, reserved memory is 925 MB, peak memory is 1855 MB
GUI-5004 WARNING: IO[1] has not been assigned location ...
GUI-5004 WARNING: IO[0] has not been assigned location ...
GUI-5004 WARNING: IO_READ[7] has not been assigned location ...
GUI-5004 WARNING: IO_READ[6] has not been assigned location ...
GUI-5004 WARNING: IO_READ[5] has not been assigned location ...
GUI-5004 WARNING: IO_READ[4] has not been assigned location ...
GUI-5004 WARNING: IO_READ[3] has not been assigned location ...
GUI-5004 WARNING: IO_READ[2] has not been assigned location ...
GUI-5004 WARNING: IO_READ[1] has not been assigned location ...
GUI-5004 WARNING: IO_READ[0] has not been assigned location ...
GUI-5004 WARNING: LED[7] has not been assigned location ...
GUI-5004 WARNING: LED[6] has not been assigned location ...
GUI-5004 WARNING: LED[5] has not been assigned location ...
GUI-5004 WARNING: LED[4] has not been assigned location ...
GUI-5004 WARNING: LED[3] has not been assigned location ...
GUI-5004 WARNING: LED[2] has not been assigned location ...
GUI-5004 WARNING: LED[1] has not been assigned location ...
GUI-5004 WARNING: LED[0] has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
GUI-5004 WARNING: key[3] has not been assigned location ...
GUI-5004 WARNING: key[2] has not been assigned location ...
GUI-5004 WARNING: key[1] has not been assigned location ...
GUI-5004 WARNING: key[0] has not been assigned location ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 95 in ../rtl/CortexM0_SoC.v(135)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 192 in ../rtl/CortexM0_SoC.v(215)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file AHBlite_GPIO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(1019)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(108)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(119)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(130)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(732)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(789)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_GPIO_READ in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(438)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(495)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(78)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.090822s wall, 3.265625s user + 0.078125s system = 3.343750s CPU (108.2%)

RUN-1004 : used memory is 965 MB, reserved memory is 974 MB, peak memory is 1855 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO_READ[2]   LOCATION = T15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO_READ"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_GPIO_READ
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 75 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(438)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(78)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24605/2022 useful/useless nets, 23178/751 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3509 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24355/57 useful/useless nets, 22974/351 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24351/1 useful/useless nets, 22970/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 515 instances.
SYN-1015 : Optimize round 1, 541 better
SYN-1014 : Optimize round 2
SYN-1032 : 371/46 useful/useless nets, 207/14 useful/useless insts
SYN-1015 : Optimize round 2, 154 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.247300s wall, 5.109375s user + 0.375000s system = 5.484375s CPU (104.5%)

RUN-1004 : used memory is 968 MB, reserved memory is 974 MB, peak memory is 1855 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        84
  #input                   21
  #output                  44
  #inout                   19

Gate Statistics
#Basic gates            20806
  #and                   9881
  #nand                     0
  #or                    2115
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6517
  #bufif1                   3
  #MX21                   598
  #FADD                     0
  #DFF                   1619
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 143
#MACRO_MULT                 1
#MACRO_MUX                268

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19187  |1619   |183    |
|  Interconncet |AHBlite_Interconnect |171    |12     |22     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.367504s wall, 2.328125s user + 0.187500s system = 2.515625s CPU (106.3%)

RUN-1004 : used memory is 984 MB, reserved memory is 987 MB, peak memory is 1855 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 75 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23117/34 useful/useless nets, 22185/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 208 instances.
SYN-2501 : Optimize round 1, 520 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23580/176 useful/useless nets, 22648/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 35, tpin num: 73138, tnet num: 23597, tinst num: 22650, tnode num: 100617, tedge num: 111883.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.092054s wall, 1.015625s user + 0.093750s system = 1.109375s CPU (101.6%)

RUN-1004 : used memory is 1078 MB, reserved memory is 1093 MB, peak memory is 1855 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 573 (3.26), #lev = 12 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 573 (3.18), #lev = 13 (4.18)
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1433 instances into 585 LUTs, name keeping = 64%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 97 (3.93), #lev = 6 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 103 (3.96), #lev = 6 (3.78)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 4651.29 sec
SYN-3001 : Mapper mapped 308 instances into 103 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5227 (3.90), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.17 sec, map = 4651.52 sec
SYN-3001 : Mapper mapped 18818 instances into 5227 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        84
  #input                   21
  #output                  44
  #inout                   19

LUT Statistics
#Total_luts              6271
  #lut4                  4098
  #lut5                  1815
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6271   out of  19600   31.99%
#reg                     1599   out of  19600    8.16%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       75   out of    188   39.89%
  #ireg                     0
  #oreg                    19
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5913   |358    |1618   |37     |3      |
|  Interconncet |AHBlite_Interconnect |103    |0      |12     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5227   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8920/0 useful/useless nets, 8000/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 288 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 12 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.403943s wall, 19.500000s user + 0.484375s system = 19.984375s CPU (103.0%)

RUN-1004 : used memory is 1124 MB, reserved memory is 1116 MB, peak memory is 1855 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.044063s wall, 2.859375s user + 0.109375s system = 2.968750s CPU (97.5%)

RUN-1004 : used memory is 1133 MB, reserved memory is 1125 MB, peak memory is 1855 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7780 instances
RUN-1001 : 5910 luts, 1599 seqs, 92 mslices, 57 lslices, 75 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8262 nets
RUN-1001 : 4228 nets have 2 pins
RUN-1001 : 2939 nets have [3 - 5] pins
RUN-1001 : 681 nets have [6 - 10] pins
RUN-1001 : 224 nets have [11 - 20] pins
RUN-1001 : 175 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7778 instances, 5910 luts, 1599 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 35, tpin num: 37695, tnet num: 8216, tinst num: 7778, tnode num: 42955, tedge num: 61133.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.153720s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (94.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86725e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7778.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(655): len = 1.61426e+06, overlap = 90
PHY-3002 : Step(656): len = 1.44621e+06, overlap = 90
PHY-3002 : Step(657): len = 1.34059e+06, overlap = 92.1563
PHY-3002 : Step(658): len = 1.24077e+06, overlap = 89.5625
PHY-3002 : Step(659): len = 1.22628e+06, overlap = 92.6875
PHY-3002 : Step(660): len = 1.21139e+06, overlap = 91.75
PHY-3002 : Step(661): len = 1.19598e+06, overlap = 95.5
PHY-3002 : Step(662): len = 1.18345e+06, overlap = 95.3438
PHY-3002 : Step(663): len = 1.16947e+06, overlap = 100.188
PHY-3002 : Step(664): len = 1.03437e+06, overlap = 150.969
PHY-3002 : Step(665): len = 925502, overlap = 169.813
PHY-3002 : Step(666): len = 872169, overlap = 191.094
PHY-3002 : Step(667): len = 808926, overlap = 205.5
PHY-3002 : Step(668): len = 800758, overlap = 205.5
PHY-3002 : Step(669): len = 793514, overlap = 208.063
PHY-3002 : Step(670): len = 780472, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.25585e-05
PHY-3002 : Step(671): len = 788310, overlap = 205.438
PHY-3002 : Step(672): len = 786733, overlap = 199.719
PHY-3002 : Step(673): len = 785586, overlap = 204.281
PHY-3002 : Step(674): len = 782513, overlap = 198.938
PHY-3002 : Step(675): len = 779739, overlap = 196.125
PHY-3002 : Step(676): len = 773695, overlap = 193.281
PHY-3002 : Step(677): len = 767478, overlap = 193.656
PHY-3002 : Step(678): len = 763710, overlap = 191.906
PHY-3002 : Step(679): len = 757502, overlap = 188.344
PHY-3002 : Step(680): len = 749600, overlap = 189.469
PHY-3002 : Step(681): len = 745105, overlap = 191.844
PHY-3002 : Step(682): len = 741649, overlap = 199.813
PHY-3002 : Step(683): len = 736564, overlap = 199.063
PHY-3002 : Step(684): len = 730937, overlap = 190.25
PHY-3002 : Step(685): len = 727155, overlap = 187.5
PHY-3002 : Step(686): len = 722941, overlap = 183.656
PHY-3002 : Step(687): len = 716203, overlap = 174.875
PHY-3002 : Step(688): len = 711310, overlap = 173.094
PHY-3002 : Step(689): len = 708191, overlap = 175
PHY-3002 : Step(690): len = 701635, overlap = 173.938
PHY-3002 : Step(691): len = 692817, overlap = 170.469
PHY-3002 : Step(692): len = 689998, overlap = 170.063
PHY-3002 : Step(693): len = 685962, overlap = 166.938
PHY-3002 : Step(694): len = 666029, overlap = 172.469
PHY-3002 : Step(695): len = 659937, overlap = 175.219
PHY-3002 : Step(696): len = 657780, overlap = 173.531
PHY-3002 : Step(697): len = 653695, overlap = 173.375
PHY-3002 : Step(698): len = 651181, overlap = 173.656
PHY-3002 : Step(699): len = 647253, overlap = 172
PHY-3002 : Step(700): len = 642911, overlap = 170.625
PHY-3002 : Step(701): len = 639598, overlap = 161.688
PHY-3002 : Step(702): len = 635032, overlap = 165.031
PHY-3002 : Step(703): len = 631230, overlap = 166.75
PHY-3002 : Step(704): len = 624585, overlap = 164.469
PHY-3002 : Step(705): len = 620289, overlap = 162.75
PHY-3002 : Step(706): len = 618809, overlap = 162.75
PHY-3002 : Step(707): len = 608597, overlap = 166.25
PHY-3002 : Step(708): len = 602783, overlap = 168.969
PHY-3002 : Step(709): len = 599804, overlap = 167.063
PHY-3002 : Step(710): len = 596652, overlap = 159.656
PHY-3002 : Step(711): len = 592636, overlap = 165.531
PHY-3002 : Step(712): len = 589671, overlap = 162.063
PHY-3002 : Step(713): len = 587351, overlap = 163.969
PHY-3002 : Step(714): len = 582808, overlap = 153.875
PHY-3002 : Step(715): len = 578882, overlap = 159.688
PHY-3002 : Step(716): len = 576712, overlap = 158.063
PHY-3002 : Step(717): len = 571884, overlap = 161.25
PHY-3002 : Step(718): len = 566713, overlap = 161.375
PHY-3002 : Step(719): len = 561759, overlap = 159.813
PHY-3002 : Step(720): len = 559665, overlap = 159.875
PHY-3002 : Step(721): len = 555737, overlap = 156.781
PHY-3002 : Step(722): len = 550882, overlap = 158.5
PHY-3002 : Step(723): len = 547235, overlap = 152.031
PHY-3002 : Step(724): len = 544404, overlap = 149.875
PHY-3002 : Step(725): len = 542697, overlap = 149.063
PHY-3002 : Step(726): len = 539639, overlap = 154.125
PHY-3002 : Step(727): len = 536454, overlap = 160
PHY-3002 : Step(728): len = 531922, overlap = 163.313
PHY-3002 : Step(729): len = 529386, overlap = 156.281
PHY-3002 : Step(730): len = 527203, overlap = 158.813
PHY-3002 : Step(731): len = 522948, overlap = 169.188
PHY-3002 : Step(732): len = 518846, overlap = 169.375
PHY-3002 : Step(733): len = 515361, overlap = 168.688
PHY-3002 : Step(734): len = 513062, overlap = 168.594
PHY-3002 : Step(735): len = 510498, overlap = 170.031
PHY-3002 : Step(736): len = 507048, overlap = 170.438
PHY-3002 : Step(737): len = 504817, overlap = 174.281
PHY-3002 : Step(738): len = 501501, overlap = 174
PHY-3002 : Step(739): len = 499769, overlap = 173.469
PHY-3002 : Step(740): len = 496862, overlap = 176.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.51171e-05
PHY-3002 : Step(741): len = 498550, overlap = 169.375
PHY-3002 : Step(742): len = 504730, overlap = 174.594
PHY-3002 : Step(743): len = 511023, overlap = 168.313
PHY-3002 : Step(744): len = 513686, overlap = 162.25
PHY-3002 : Step(745): len = 514984, overlap = 164.969
PHY-3002 : Step(746): len = 517034, overlap = 162.813
PHY-3002 : Step(747): len = 519060, overlap = 159.375
PHY-3002 : Step(748): len = 522539, overlap = 155.625
PHY-3002 : Step(749): len = 524585, overlap = 152.094
PHY-3002 : Step(750): len = 525367, overlap = 151.594
PHY-3002 : Step(751): len = 528101, overlap = 150.125
PHY-3002 : Step(752): len = 539676, overlap = 126.688
PHY-3002 : Step(753): len = 539826, overlap = 127.688
PHY-3002 : Step(754): len = 539440, overlap = 125.031
PHY-3002 : Step(755): len = 538565, overlap = 123.719
PHY-3002 : Step(756): len = 537796, overlap = 125.781
PHY-3002 : Step(757): len = 536672, overlap = 125.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000170234
PHY-3002 : Step(758): len = 538562, overlap = 124.563
PHY-3002 : Step(759): len = 546985, overlap = 108.094
PHY-3002 : Step(760): len = 549882, overlap = 103.531
PHY-3002 : Step(761): len = 554057, overlap = 111.031
PHY-3002 : Step(762): len = 554839, overlap = 114.563
PHY-3002 : Step(763): len = 556679, overlap = 114.094
PHY-3002 : Step(764): len = 560234, overlap = 113.938
PHY-3002 : Step(765): len = 566459, overlap = 109.5
PHY-3002 : Step(766): len = 567734, overlap = 105.469
PHY-3002 : Step(767): len = 568619, overlap = 110.594
PHY-3002 : Step(768): len = 575389, overlap = 94.875
PHY-3002 : Step(769): len = 578706, overlap = 99.0625
PHY-3002 : Step(770): len = 578934, overlap = 94.4688
PHY-3002 : Step(771): len = 579770, overlap = 91.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000289951
PHY-3002 : Step(772): len = 581049, overlap = 97.2188
PHY-3002 : Step(773): len = 585329, overlap = 92.1875
PHY-3002 : Step(774): len = 592130, overlap = 85.8438
PHY-3002 : Step(775): len = 595228, overlap = 80.25
PHY-3002 : Step(776): len = 596960, overlap = 82.8438
PHY-3002 : Step(777): len = 598738, overlap = 81.625
PHY-3002 : Step(778): len = 600099, overlap = 78.9375
PHY-3002 : Step(779): len = 601153, overlap = 82.8438
PHY-3002 : Step(780): len = 603126, overlap = 83.8125
PHY-3002 : Step(781): len = 605127, overlap = 83.2188
PHY-3002 : Step(782): len = 606984, overlap = 77.7813
PHY-3002 : Step(783): len = 609586, overlap = 76.8125
PHY-3002 : Step(784): len = 611174, overlap = 76.2813
PHY-3002 : Step(785): len = 612839, overlap = 79.9375
PHY-3002 : Step(786): len = 614285, overlap = 81.6563
PHY-3002 : Step(787): len = 616147, overlap = 76.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019359s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36554e+06, over cnt = 1642(4%), over = 2432, worst = 9
PHY-1002 : len = 1.37371e+06, over cnt = 1396(3%), over = 1895, worst = 9
PHY-1002 : len = 1.38152e+06, over cnt = 1049(2%), over = 1405, worst = 8
PHY-1002 : len = 1.40338e+06, over cnt = 667(1%), over = 866, worst = 8
PHY-1002 : len = 1.41359e+06, over cnt = 467(1%), over = 622, worst = 8
PHY-1001 : End global iterations;  1.314586s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (148.6%)

PHY-1001 : Congestion index: top1 = 86.88, top5 = 78.75, top10 = 71.25, top15 = 65.63.
PHY-3001 : End congestion estimation;  1.902361s wall, 2.562500s user + 0.000000s system = 2.562500s CPU (134.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.502334s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.16727e-05
PHY-3002 : Step(788): len = 589320, overlap = 49.5
PHY-3002 : Step(789): len = 555491, overlap = 74.1875
PHY-3002 : Step(790): len = 530161, overlap = 99.4688
PHY-3002 : Step(791): len = 504872, overlap = 119.719
PHY-3002 : Step(792): len = 479135, overlap = 142.125
PHY-3002 : Step(793): len = 465602, overlap = 154.969
PHY-3002 : Step(794): len = 450777, overlap = 167.813
PHY-3002 : Step(795): len = 434761, overlap = 182.844
PHY-3002 : Step(796): len = 425037, overlap = 189.594
PHY-3002 : Step(797): len = 411751, overlap = 200.438
PHY-3002 : Step(798): len = 399842, overlap = 205.094
PHY-3002 : Step(799): len = 392938, overlap = 208.844
PHY-3002 : Step(800): len = 386703, overlap = 206.781
PHY-3002 : Step(801): len = 381907, overlap = 204.125
PHY-3002 : Step(802): len = 378166, overlap = 204.781
PHY-3002 : Step(803): len = 375998, overlap = 198.5
PHY-3002 : Step(804): len = 374059, overlap = 196.844
PHY-3002 : Step(805): len = 374341, overlap = 189.281
PHY-3002 : Step(806): len = 372407, overlap = 189.156
PHY-3002 : Step(807): len = 371218, overlap = 186.844
PHY-3002 : Step(808): len = 369601, overlap = 188.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.33454e-05
PHY-3002 : Step(809): len = 380816, overlap = 176.406
PHY-3002 : Step(810): len = 400445, overlap = 160.156
PHY-3002 : Step(811): len = 401778, overlap = 148.719
PHY-3002 : Step(812): len = 405079, overlap = 139.938
PHY-3002 : Step(813): len = 407905, overlap = 136.438
PHY-3002 : Step(814): len = 411459, overlap = 127.406
PHY-3002 : Step(815): len = 411515, overlap = 122.281
PHY-3002 : Step(816): len = 413070, overlap = 117.688
PHY-3002 : Step(817): len = 415079, overlap = 107.563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000126691
PHY-3002 : Step(818): len = 428566, overlap = 86.5938
PHY-3002 : Step(819): len = 449029, overlap = 62.5
PHY-3002 : Step(820): len = 451516, overlap = 57.0313
PHY-3002 : Step(821): len = 454873, overlap = 54.6875
PHY-3002 : Step(822): len = 461354, overlap = 51.4688
PHY-3002 : Step(823): len = 464893, overlap = 50.4375
PHY-3002 : Step(824): len = 466516, overlap = 48.3125
PHY-3002 : Step(825): len = 468506, overlap = 43.9688
PHY-3002 : Step(826): len = 468739, overlap = 41.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000253382
PHY-3002 : Step(827): len = 483012, overlap = 25.25
PHY-3002 : Step(828): len = 499719, overlap = 14.0938
PHY-3002 : Step(829): len = 501738, overlap = 11.375
PHY-3002 : Step(830): len = 504908, overlap = 10.0625
PHY-3002 : Step(831): len = 505348, overlap = 7.875
PHY-3002 : Step(832): len = 507492, overlap = 5.625
PHY-3002 : Step(833): len = 508435, overlap = 3.71875
PHY-3002 : Step(834): len = 510214, overlap = 3.0625
PHY-3002 : Step(835): len = 510422, overlap = 3
PHY-3002 : Step(836): len = 511332, overlap = 3.21875
PHY-3002 : Step(837): len = 512354, overlap = 3.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.13664e+06, over cnt = 1060(3%), over = 1564, worst = 9
PHY-1002 : len = 1.14688e+06, over cnt = 611(1%), over = 790, worst = 9
PHY-1002 : len = 1.14946e+06, over cnt = 440(1%), over = 565, worst = 9
PHY-1002 : len = 1.14971e+06, over cnt = 322(0%), over = 430, worst = 9
PHY-1002 : len = 1.14067e+06, over cnt = 181(0%), over = 264, worst = 9
PHY-1001 : End global iterations;  1.019252s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (157.9%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 58.75, top10 = 51.25, top15 = 47.50.
PHY-3001 : End congestion estimation;  1.639922s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (136.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.486629s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000338168
PHY-3002 : Step(838): len = 513798, overlap = 39.2188
PHY-3002 : Step(839): len = 505670, overlap = 31.5938
PHY-3002 : Step(840): len = 496491, overlap = 30.375
PHY-3002 : Step(841): len = 486856, overlap = 32.8438
PHY-3002 : Step(842): len = 477695, overlap = 35.7813
PHY-3002 : Step(843): len = 470105, overlap = 35.4688
PHY-3002 : Step(844): len = 462683, overlap = 44.0938
PHY-3002 : Step(845): len = 458169, overlap = 43.6875
PHY-3002 : Step(846): len = 452690, overlap = 46.2813
PHY-3002 : Step(847): len = 449331, overlap = 47.375
PHY-3002 : Step(848): len = 447453, overlap = 47.1563
PHY-3002 : Step(849): len = 446145, overlap = 47.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000676336
PHY-3002 : Step(850): len = 457097, overlap = 36.9063
PHY-3002 : Step(851): len = 465206, overlap = 29.3438
PHY-3002 : Step(852): len = 469405, overlap = 26.5625
PHY-3002 : Step(853): len = 473863, overlap = 23.4063
PHY-3002 : Step(854): len = 475796, overlap = 23.0938
PHY-3002 : Step(855): len = 478480, overlap = 22.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00135267
PHY-3002 : Step(856): len = 488963, overlap = 21.4375
PHY-3002 : Step(857): len = 499126, overlap = 13.9063
PHY-3002 : Step(858): len = 505138, overlap = 13.3438
PHY-3002 : Step(859): len = 509354, overlap = 11.8438
PHY-3002 : Step(860): len = 513353, overlap = 10.5938
PHY-3002 : Step(861): len = 517116, overlap = 9.90625
PHY-3002 : Step(862): len = 519182, overlap = 9.125
PHY-3002 : Step(863): len = 522095, overlap = 8.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0025803
PHY-3002 : Step(864): len = 526204, overlap = 7.53125
PHY-3002 : Step(865): len = 533445, overlap = 6.09375
PHY-3002 : Step(866): len = 540676, overlap = 5.9375
PHY-3002 : Step(867): len = 542913, overlap = 6.09375
PHY-3002 : Step(868): len = 546045, overlap = 5.875
PHY-3002 : Step(869): len = 550243, overlap = 6.40625
PHY-3002 : Step(870): len = 553982, overlap = 6.4375
PHY-3002 : Step(871): len = 556447, overlap = 6.125
PHY-3002 : Step(872): len = 559785, overlap = 5.75
PHY-3002 : Step(873): len = 560707, overlap = 5.40625
PHY-3002 : Step(874): len = 561459, overlap = 5.15625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0048528
PHY-3002 : Step(875): len = 563897, overlap = 4.65625
PHY-3002 : Step(876): len = 567193, overlap = 4
PHY-3002 : Step(877): len = 570271, overlap = 3.625
PHY-3002 : Step(878): len = 574000, overlap = 2.71875
PHY-3002 : Step(879): len = 576596, overlap = 2.4375
PHY-3002 : Step(880): len = 579173, overlap = 1.9375
PHY-3002 : Step(881): len = 582705, overlap = 2.65625
PHY-3002 : Step(882): len = 585439, overlap = 2.78125
PHY-3002 : Step(883): len = 586034, overlap = 3.5
PHY-3002 : Step(884): len = 588078, overlap = 2.6875
PHY-3002 : Step(885): len = 590787, overlap = 1.59375
PHY-3002 : Step(886): len = 591201, overlap = 1.65625
PHY-3002 : Step(887): len = 591230, overlap = 1.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00928562
PHY-3002 : Step(888): len = 592728, overlap = 1.28125
PHY-3002 : Step(889): len = 594402, overlap = 1.84375
PHY-3002 : Step(890): len = 595987, overlap = 1.5
PHY-3002 : Step(891): len = 597403, overlap = 1.71875
PHY-3002 : Step(892): len = 599308, overlap = 1.1875
PHY-3002 : Step(893): len = 600586, overlap = 1.28125
PHY-3002 : Step(894): len = 602601, overlap = 0.9375
PHY-3002 : Step(895): len = 603617, overlap = 1.34375
PHY-3002 : Step(896): len = 605302, overlap = 1.09375
PHY-3002 : Step(897): len = 606322, overlap = 1.8125
PHY-3002 : Step(898): len = 607764, overlap = 1.53125
PHY-3002 : Step(899): len = 608458, overlap = 1.78125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0156458
PHY-3002 : Step(900): len = 609175, overlap = 1.53125
PHY-3002 : Step(901): len = 610972, overlap = 1.59375
PHY-3002 : Step(902): len = 612097, overlap = 1.34375
PHY-3002 : Step(903): len = 613088, overlap = 1.65625
PHY-3002 : Step(904): len = 614687, overlap = 1.71875
PHY-3002 : Step(905): len = 615534, overlap = 1.8125
PHY-3002 : Step(906): len = 616732, overlap = 1.71875
PHY-3002 : Step(907): len = 617504, overlap = 1.96875
PHY-3002 : Step(908): len = 618541, overlap = 1.75
PHY-3002 : Step(909): len = 619156, overlap = 2
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 85.13 peak overflow 1.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4622e+06, over cnt = 520(1%), over = 624, worst = 3
PHY-1002 : len = 1.46363e+06, over cnt = 382(1%), over = 456, worst = 3
PHY-1002 : len = 1.4631e+06, over cnt = 283(0%), over = 340, worst = 3
PHY-1002 : len = 1.46156e+06, over cnt = 255(0%), over = 308, worst = 3
PHY-1002 : len = 1.45818e+06, over cnt = 208(0%), over = 256, worst = 3
PHY-1001 : End global iterations;  1.084903s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (167.1%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 54.38, top10 = 48.13, top15 = 44.38.
PHY-1001 : End incremental global routing;  1.692883s wall, 2.390625s user + 0.015625s system = 2.406250s CPU (142.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.502744s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (108.8%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7677 has valid locations, 158 needs to be replaced
PHY-3001 : design contains 7915 instances, 5934 luts, 1712 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 638819
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39443e+06, over cnt = 461(1%), over = 566, worst = 4
PHY-1002 : len = 1.39569e+06, over cnt = 309(0%), over = 381, worst = 4
PHY-1002 : len = 1.39513e+06, over cnt = 220(0%), over = 267, worst = 4
PHY-1002 : len = 1.39386e+06, over cnt = 172(0%), over = 212, worst = 4
PHY-1002 : len = 1.392e+06, over cnt = 128(0%), over = 162, worst = 4
PHY-1001 : End global iterations;  1.031319s wall, 1.765625s user + 0.062500s system = 1.828125s CPU (177.3%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 54.38, top10 = 47.50, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.454009s wall, 3.171875s user + 0.093750s system = 3.265625s CPU (133.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.551209s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (104.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(910): len = 638332, overlap = 0
PHY-3002 : Step(911): len = 638332, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39266e+06, over cnt = 159(0%), over = 191, worst = 3
PHY-1002 : len = 1.39268e+06, over cnt = 140(0%), over = 172, worst = 3
PHY-1002 : len = 1.39219e+06, over cnt = 125(0%), over = 157, worst = 3
PHY-1002 : len = 1.3921e+06, over cnt = 122(0%), over = 154, worst = 3
PHY-1002 : len = 1.3921e+06, over cnt = 122(0%), over = 154, worst = 3
PHY-1001 : End global iterations;  0.627738s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (107.0%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 54.38, top10 = 47.50, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.184908s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (106.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.502393s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00858284
PHY-3002 : Step(912): len = 638241, overlap = 2.21875
PHY-3002 : Step(913): len = 638241, overlap = 2.21875
PHY-3001 : Final: Len = 638241, Over = 2.21875
PHY-3001 : End incremental placement;  5.021544s wall, 6.015625s user + 0.234375s system = 6.250000s CPU (124.5%)

OPT-1001 : End high-fanout net optimization;  7.878054s wall, 9.609375s user + 0.250000s system = 9.859375s CPU (125.1%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39617e+06, over cnt = 464(1%), over = 561, worst = 4
PHY-1002 : len = 1.39748e+06, over cnt = 300(0%), over = 358, worst = 4
PHY-1002 : len = 1.3969e+06, over cnt = 205(0%), over = 247, worst = 3
PHY-1002 : len = 1.39552e+06, over cnt = 161(0%), over = 198, worst = 3
PHY-1002 : len = 1.39366e+06, over cnt = 122(0%), over = 152, worst = 3
PHY-1001 : End global iterations;  0.970355s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (170.7%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 54.38, top10 = 48.75, top15 = 43.75.
OPT-1001 : End congestion update;  1.564999s wall, 2.281250s user + 0.000000s system = 2.281250s CPU (145.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.397997s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (102.1%)

OPT-1001 : Start: WNS 115 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1315 TNS 0 NUM_FEPS 0 with 10 cells processed and 6500 slack improved
OPT-1001 : Iter 2: improved WNS 1815 TNS 0 NUM_FEPS 0 with 18 cells processed and 5016 slack improved
OPT-1001 : Iter 3: improved WNS 1815 TNS 0 NUM_FEPS 0 with 15 cells processed and 6687 slack improved
OPT-1001 : Iter 4: improved WNS 1815 TNS 0 NUM_FEPS 0 with 9 cells processed and 2784 slack improved
OPT-1001 : Iter 5: improved WNS 1815 TNS 0 NUM_FEPS 0 with 8 cells processed and 2366 slack improved
OPT-1001 : Iter 6: improved WNS 1815 TNS 0 NUM_FEPS 0 with 7 cells processed and 1116 slack improved
OPT-1001 : End global optimization;  3.424561s wall, 4.140625s user + 0.031250s system = 4.171875s CPU (121.8%)

OPT-1001 : End physical optimization;  11.312791s wall, 13.750000s user + 0.281250s system = 14.031250s CPU (124.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5934 LUT to BLE ...
SYN-4008 : Packed 5934 LUT and 696 SEQ to BLE.
SYN-4003 : Packing 1016 remaining SEQ's ...
SYN-4005 : Packed 995 SEQ with LUT/SLICE
SYN-4006 : 4246 single LUT's are left
SYN-4006 : 21 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5955/6227 primitive instances ...
PHY-3001 : End packing;  1.129057s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (99.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3737 instances
RUN-1001 : 1807 mslices, 1808 lslices, 75 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7890 nets
RUN-1001 : 3181 nets have 2 pins
RUN-1001 : 3309 nets have [3 - 5] pins
RUN-1001 : 821 nets have [6 - 10] pins
RUN-1001 : 303 nets have [11 - 20] pins
RUN-1001 : 273 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3735 instances, 3615 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 655660, Over = 27.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42382e+06, over cnt = 460(1%), over = 539, worst = 4
PHY-1002 : len = 1.42515e+06, over cnt = 319(0%), over = 370, worst = 4
PHY-1002 : len = 1.42451e+06, over cnt = 225(0%), over = 262, worst = 4
PHY-1002 : len = 1.42398e+06, over cnt = 159(0%), over = 186, worst = 3
PHY-1002 : len = 1.423e+06, over cnt = 119(0%), over = 142, worst = 3
PHY-1001 : End global iterations;  0.972597s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (167.1%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 54.38, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  2.871701s wall, 3.546875s user + 0.015625s system = 3.562500s CPU (124.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.513273s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000198801
PHY-3002 : Step(914): len = 635137, overlap = 30.75
PHY-3002 : Step(915): len = 622073, overlap = 35.25
PHY-3002 : Step(916): len = 612413, overlap = 43.25
PHY-3002 : Step(917): len = 602164, overlap = 47.25
PHY-3002 : Step(918): len = 593894, overlap = 49
PHY-3002 : Step(919): len = 585204, overlap = 61
PHY-3002 : Step(920): len = 577789, overlap = 67.25
PHY-3002 : Step(921): len = 570863, overlap = 71.75
PHY-3002 : Step(922): len = 564045, overlap = 81
PHY-3002 : Step(923): len = 556496, overlap = 83
PHY-3002 : Step(924): len = 553412, overlap = 83
PHY-3002 : Step(925): len = 546992, overlap = 90.25
PHY-3002 : Step(926): len = 544844, overlap = 94.5
PHY-3002 : Step(927): len = 543405, overlap = 95.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000397601
PHY-3002 : Step(928): len = 556903, overlap = 75
PHY-3002 : Step(929): len = 562094, overlap = 68.5
PHY-3002 : Step(930): len = 567678, overlap = 59.75
PHY-3002 : Step(931): len = 573173, overlap = 57.5
PHY-3002 : Step(932): len = 578384, overlap = 56.25
PHY-3002 : Step(933): len = 582642, overlap = 52.25
PHY-3002 : Step(934): len = 590716, overlap = 46
PHY-3002 : Step(935): len = 594090, overlap = 43.75
PHY-3002 : Step(936): len = 596903, overlap = 40.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000795202
PHY-3002 : Step(937): len = 608321, overlap = 38.75
PHY-3002 : Step(938): len = 613125, overlap = 35.25
PHY-3002 : Step(939): len = 616389, overlap = 25.75
PHY-3002 : Step(940): len = 621607, overlap = 26.5
PHY-3002 : Step(941): len = 627216, overlap = 23
PHY-3002 : Step(942): len = 632873, overlap = 22.75
PHY-3002 : Step(943): len = 635530, overlap = 21.25
PHY-3002 : Step(944): len = 639823, overlap = 22.5
PHY-3002 : Step(945): len = 645002, overlap = 21.75
PHY-3002 : Step(946): len = 646956, overlap = 20.75
PHY-3002 : Step(947): len = 648237, overlap = 20.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00151444
PHY-3002 : Step(948): len = 655145, overlap = 18.75
PHY-3002 : Step(949): len = 659689, overlap = 19.5
PHY-3002 : Step(950): len = 664227, overlap = 18
PHY-3002 : Step(951): len = 667856, overlap = 17
PHY-3002 : Step(952): len = 671030, overlap = 15.75
PHY-3002 : Step(953): len = 674431, overlap = 19.5
PHY-3002 : Step(954): len = 676438, overlap = 18.25
PHY-3002 : Step(955): len = 678130, overlap = 17
PHY-3002 : Step(956): len = 681018, overlap = 15.5
PHY-3002 : Step(957): len = 683054, overlap = 13.75
PHY-3002 : Step(958): len = 683721, overlap = 13
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00297482
PHY-3002 : Step(959): len = 690411, overlap = 11.5
PHY-3002 : Step(960): len = 692527, overlap = 11.75
PHY-3002 : Step(961): len = 694649, overlap = 12.5
PHY-3002 : Step(962): len = 697143, overlap = 11.5
PHY-3002 : Step(963): len = 699215, overlap = 11.25
PHY-3002 : Step(964): len = 700695, overlap = 11.5
PHY-3002 : Step(965): len = 701930, overlap = 12
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00530729
PHY-3002 : Step(966): len = 704887, overlap = 11.5
PHY-3002 : Step(967): len = 707094, overlap = 12
PHY-3002 : Step(968): len = 708957, overlap = 11.75
PHY-3002 : Step(969): len = 710723, overlap = 13
PHY-3002 : Step(970): len = 711909, overlap = 12.25
PHY-3002 : Step(971): len = 712746, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.550945s wall, 1.937500s user + 1.968750s system = 3.906250s CPU (251.9%)

PHY-3001 : Trial Legalized: Len = 726574
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.60898e+06, over cnt = 386(1%), over = 448, worst = 3
PHY-1002 : len = 1.60995e+06, over cnt = 292(0%), over = 333, worst = 3
PHY-1002 : len = 1.60963e+06, over cnt = 211(0%), over = 243, worst = 3
PHY-1002 : len = 1.60557e+06, over cnt = 125(0%), over = 142, worst = 3
PHY-1002 : len = 1.6049e+06, over cnt = 93(0%), over = 109, worst = 3
PHY-1001 : End global iterations;  1.178272s wall, 2.031250s user + 0.140625s system = 2.171875s CPU (184.3%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 57.50, top10 = 51.88, top15 = 46.25.
PHY-3001 : End congestion estimation;  1.897542s wall, 2.781250s user + 0.203125s system = 2.984375s CPU (157.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.597865s wall, 0.734375s user + 0.093750s system = 0.828125s CPU (138.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000577963
PHY-3002 : Step(972): len = 697344, overlap = 11
PHY-3002 : Step(973): len = 687594, overlap = 10.5
PHY-3002 : Step(974): len = 677404, overlap = 15.25
PHY-3002 : Step(975): len = 670480, overlap = 16
PHY-3002 : Step(976): len = 663944, overlap = 18
PHY-3002 : Step(977): len = 658864, overlap = 20.25
PHY-3002 : Step(978): len = 652612, overlap = 21.5
PHY-3002 : Step(979): len = 648257, overlap = 21.25
PHY-3002 : Step(980): len = 644874, overlap = 21.25
PHY-3002 : Step(981): len = 640641, overlap = 22.25
PHY-3002 : Step(982): len = 635925, overlap = 23.5
PHY-3002 : Step(983): len = 634495, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054170s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.5%)

PHY-3001 : Legalized: Len = 643170, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020472s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.3%)

PHY-3001 : 11 instances has been re-located, deltaX = 1, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 643312, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44265e+06, over cnt = 485(1%), over = 550, worst = 2
PHY-1002 : len = 1.44421e+06, over cnt = 334(0%), over = 367, worst = 2
PHY-1002 : len = 1.44371e+06, over cnt = 209(0%), over = 225, worst = 2
PHY-1002 : len = 1.44218e+06, over cnt = 143(0%), over = 155, worst = 2
PHY-1002 : len = 1.43652e+06, over cnt = 72(0%), over = 78, worst = 2
PHY-1001 : End global iterations;  1.139047s wall, 1.984375s user + 0.046875s system = 2.031250s CPU (178.3%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 58.75, top10 = 51.25, top15 = 47.50.
PHY-1001 : End incremental global routing;  1.871804s wall, 2.828125s user + 0.187500s system = 3.015625s CPU (161.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.539860s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (101.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.871438s wall, 4.843750s user + 0.265625s system = 5.109375s CPU (132.0%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44265e+06, over cnt = 485(1%), over = 550, worst = 2
PHY-1002 : len = 1.44421e+06, over cnt = 334(0%), over = 367, worst = 2
PHY-1002 : len = 1.44371e+06, over cnt = 209(0%), over = 225, worst = 2
PHY-1002 : len = 1.44218e+06, over cnt = 143(0%), over = 155, worst = 2
PHY-1002 : len = 1.43652e+06, over cnt = 72(0%), over = 78, worst = 2
PHY-1001 : End global iterations;  1.095420s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (156.9%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 58.75, top10 = 51.25, top15 = 47.50.
OPT-1001 : End congestion update;  1.827904s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (134.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.433275s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (97.4%)

OPT-1001 : Start: WNS 33 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3655 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3615 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 649128, Over = 0
PHY-3001 : End spreading;  0.019629s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.6%)

PHY-3001 : Final: Len = 649128, Over = 0
PHY-3001 : End incremental legalization;  0.197871s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (252.7%)

OPT-1001 : Iter 1: improved WNS 1219 TNS 0 NUM_FEPS 0 with 14 cells processed and 4569 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3655 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3615 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 656780, Over = 0
PHY-3001 : End spreading;  0.017456s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.5%)

PHY-3001 : Final: Len = 656780, Over = 0
PHY-3001 : End incremental legalization;  0.180356s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.3%)

OPT-1001 : Iter 2: improved WNS 1663 TNS 0 NUM_FEPS 0 with 22 cells processed and 7297 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3655 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3615 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 658714, Over = 0
PHY-3001 : End spreading;  0.017292s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.4%)

PHY-3001 : Final: Len = 658714, Over = 0
PHY-3001 : End incremental legalization;  0.177253s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (123.4%)

OPT-1001 : Iter 3: improved WNS 2019 TNS 0 NUM_FEPS 0 with 6 cells processed and 2973 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3655 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3615 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 660066, Over = 0
PHY-3001 : End spreading;  0.018858s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.9%)

PHY-3001 : Final: Len = 660066, Over = 0
PHY-3001 : End incremental legalization;  0.196537s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.4%)

OPT-1001 : Iter 4: improved WNS 2254 TNS 0 NUM_FEPS 0 with 9 cells processed and 2253 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3655 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3615 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 662932, Over = 0
PHY-3001 : End spreading;  0.020205s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.3%)

PHY-3001 : Final: Len = 662932, Over = 0
PHY-3001 : End incremental legalization;  0.191668s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (130.4%)

OPT-1001 : Iter 5: improved WNS 2469 TNS 0 NUM_FEPS 0 with 13 cells processed and 3182 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3655 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3615 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 670240, Over = 0
PHY-3001 : End spreading;  0.027657s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.0%)

PHY-3001 : Final: Len = 670240, Over = 0
PHY-3001 : End incremental legalization;  0.209535s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.9%)

OPT-1001 : Iter 6: improved WNS 2552 TNS 0 NUM_FEPS 0 with 28 cells processed and 5981 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3655 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3615 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 671356, Over = 0
PHY-3001 : End spreading;  0.017478s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (178.8%)

PHY-3001 : Final: Len = 671356, Over = 0
PHY-3001 : End incremental legalization;  0.180035s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (112.8%)

OPT-1001 : Iter 7: improved WNS 2826 TNS 0 NUM_FEPS 0 with 15 cells processed and 1652 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3655 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3615 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 671122, Over = 0
PHY-3001 : End spreading;  0.017431s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.6%)

PHY-3001 : Final: Len = 671122, Over = 0
PHY-3001 : End incremental legalization;  0.183683s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (127.6%)

OPT-1001 : Iter 8: improved WNS 2925 TNS 0 NUM_FEPS 0 with 14 cells processed and 2395 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3655 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3615 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 672742, Over = 0
PHY-3001 : End spreading;  0.017758s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.0%)

PHY-3001 : Final: Len = 672742, Over = 0
PHY-3001 : End incremental legalization;  0.196952s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.2%)

OPT-1001 : Iter 9: improved WNS 3070 TNS 0 NUM_FEPS 0 with 15 cells processed and 2146 slack improved
OPT-1001 : End path based optimization;  19.191387s wall, 20.421875s user + 0.093750s system = 20.515625s CPU (106.9%)

OPT-1001 : End physical optimization;  23.066453s wall, 25.265625s user + 0.359375s system = 25.625000s CPU (111.1%)

RUN-1003 : finish command "place" in  65.894484s wall, 110.421875s user + 8.093750s system = 118.515625s CPU (179.9%)

RUN-1004 : used memory is 1255 MB, reserved memory is 1265 MB, peak memory is 1855 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        84
  #input                   21
  #output                  44
  #inout                   19

Utilization Statistics
#lut                     6901   out of  19600   35.21%
#reg                     1712   out of  19600    8.73%
#le                      6922
  #lut only              5210   out of   6922   75.27%
  #reg only                21   out of   6922    0.30%
  #lut&reg               1691   out of   6922   24.43%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       75   out of    188   39.89%
  #ireg                     0
  #oreg                    19
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         F3        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         E1        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         G6        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         G1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R16        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        N12        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        N11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         K1        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        E12        LVCMOS33           8            N/A        OREG    
      IO[0]          INOUT        H16        LVCMOS33           8            N/A        OREG    
   IO_READ[7]        INOUT        G11        LVCMOS33           8            N/A        NONE    
   IO_READ[6]        INOUT         J4        LVCMOS33           8            N/A        NONE    
   IO_READ[5]        INOUT         M4        LVCMOS33           8            N/A        NONE    
   IO_READ[4]        INOUT         R9        LVCMOS33           8            N/A        NONE    
   IO_READ[3]        INOUT        R12        LVCMOS33           8            N/A        NONE    
   IO_READ[2]        INOUT        T15        LVCMOS33           8           PULLUP      NONE    
   IO_READ[1]        INOUT        P13        LVCMOS33           8            N/A        NONE    
   IO_READ[0]        INOUT         H5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6922  |6764   |137    |1731   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3737 instances
RUN-1001 : 1807 mslices, 1808 lslices, 75 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7890 nets
RUN-1001 : 3181 nets have 2 pins
RUN-1001 : 3309 nets have [3 - 5] pins
RUN-1001 : 821 nets have [6 - 10] pins
RUN-1001 : 303 nets have [11 - 20] pins
RUN-1001 : 273 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.48395e+06, over cnt = 501(1%), over = 565, worst = 3
PHY-1002 : len = 1.48561e+06, over cnt = 323(0%), over = 362, worst = 3
PHY-1002 : len = 1.48134e+06, over cnt = 176(0%), over = 195, worst = 3
PHY-1002 : len = 1.47996e+06, over cnt = 117(0%), over = 132, worst = 3
PHY-1002 : len = 1.44111e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.135016s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (163.8%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 58.75, top10 = 51.25, top15 = 47.50.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 27 out of 7890 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 729 to 7
PHY-1001 : End pin swap;  0.426744s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (102.5%)

PHY-1001 : End global routing;  5.257097s wall, 5.953125s user + 0.000000s system = 5.953125s CPU (113.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 95432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.163660s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 112808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.706283s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (101.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.21075e+06, over cnt = 1011(0%), over = 1015, worst = 2
PHY-1001 : End Routed; 32.154159s wall, 52.500000s user + 0.406250s system = 52.906250s CPU (164.5%)

PHY-1001 : Update timing.....
PHY-1001 : 2361/7650(30%) critical/total net(s), WNS -4.548ns, TNS -1133.866ns, False end point 695.
PHY-1001 : End update timing;  2.047701s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (100.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.21955e+06, over cnt = 497(0%), over = 503, worst = 2
PHY-1001 : End DR Iter 1; 2.308571s wall, 2.906250s user + 0.046875s system = 2.953125s CPU (127.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.22426e+06, over cnt = 107(0%), over = 107, worst = 1
PHY-1001 : End DR Iter 2; 1.081869s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (141.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.22564e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 3; 0.294165s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.22597e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.223272s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.22597e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.152383s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.22597e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.296447s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.22594e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 1; 0.376475s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.2259e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 2; 0.392666s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 1.2259e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 3; 0.907011s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (99.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 1.2259e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 4; 0.994707s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (100.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 1.2259e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 5; 0.918332s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (102.1%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 1.2259e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 1; 0.088744s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.6%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 1.22591e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.22591e+06
PHY-1001 : End DC Iter 4; 0.088744s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.6%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  48.897560s wall, 70.218750s user + 0.625000s system = 70.843750s CPU (144.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  54.562576s wall, 76.593750s user + 0.625000s system = 77.218750s CPU (141.5%)

RUN-1004 : used memory is 1360 MB, reserved memory is 1369 MB, peak memory is 1855 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        84
  #input                   21
  #output                  44
  #inout                   19

Utilization Statistics
#lut                     6902   out of  19600   35.21%
#reg                     1712   out of  19600    8.73%
#le                      6923
  #lut only              5211   out of   6923   75.27%
  #reg only                21   out of   6923    0.30%
  #lut&reg               1691   out of   6923   24.43%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       75   out of    188   39.89%
  #ireg                     0
  #oreg                    19
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         F3        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         E1        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         G6        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         G1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R16        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        N12        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        N11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         K1        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        E12        LVCMOS33           8            N/A        OREG    
      IO[0]          INOUT        H16        LVCMOS33           8            N/A        OREG    
   IO_READ[7]        INOUT        G11        LVCMOS33           8            N/A        NONE    
   IO_READ[6]        INOUT         J4        LVCMOS33           8            N/A        NONE    
   IO_READ[5]        INOUT         M4        LVCMOS33           8            N/A        NONE    
   IO_READ[4]        INOUT         R9        LVCMOS33           8            N/A        NONE    
   IO_READ[3]        INOUT        R12        LVCMOS33           8            N/A        NONE    
   IO_READ[2]        INOUT        T15        LVCMOS33           8           PULLUP      NONE    
   IO_READ[1]        INOUT        P13        LVCMOS33           8            N/A        NONE    
   IO_READ[0]        INOUT         H5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6923  |6765   |137    |1731   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3104  
    #2         2       2013  
    #3         3       816   
    #4         4       480   
    #5        5-10     866   
    #6       11-50     509   
    #7       51-100     18   
  Average     3.80           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.588213s wall, 3.359375s user + 0.250000s system = 3.609375s CPU (100.6%)

RUN-1004 : used memory is 1360 MB, reserved memory is 1369 MB, peak memory is 1855 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 35, tpin num: 39098, tnet num: 7844, tinst num: 3736, tnode num: 44054, tedge num: 66086.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.365572s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (104.1%)

RUN-1004 : used memory is 1361 MB, reserved memory is 1370 MB, peak memory is 1855 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.347550s wall, 2.312500s user + 0.031250s system = 2.343750s CPU (99.8%)

RUN-1004 : used memory is 1717 MB, reserved memory is 1731 MB, peak memory is 1855 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3738
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7890, pip num: 96494
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3014 valid insts, and 254956 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  13.902853s wall, 93.218750s user + 0.281250s system = 93.500000s CPU (672.5%)

RUN-1004 : used memory is 1822 MB, reserved memory is 1836 MB, peak memory is 1938 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.561036s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (105.1%)

RUN-1004 : used memory is 1895 MB, reserved memory is 1908 MB, peak memory is 1938 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.292551s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (3.0%)

RUN-1004 : used memory is 1925 MB, reserved memory is 1940 MB, peak memory is 1938 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.338880s wall, 1.906250s user + 0.062500s system = 1.968750s CPU (21.1%)

RUN-1004 : used memory is 1884 MB, reserved memory is 1898 MB, peak memory is 1938 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.755957s wall, 1.609375s user + 0.078125s system = 1.687500s CPU (96.1%)

RUN-1004 : used memory is 332 MB, reserved memory is 1920 MB, peak memory is 1938 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.231744s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (4.5%)

RUN-1004 : used memory is 356 MB, reserved memory is 1931 MB, peak memory is 1938 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.470472s wall, 1.906250s user + 0.265625s system = 2.171875s CPU (22.9%)

RUN-1004 : used memory is 314 MB, reserved memory is 1889 MB, peak memory is 1938 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 95 in ../rtl/CortexM0_SoC.v(135)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 192 in ../rtl/CortexM0_SoC.v(215)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file AHBlite_GPIO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(1019)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(108)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(119)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(130)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(732)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(789)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_GPIO_READ in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(438)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(495)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(78)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.299802s wall, 3.343750s user + 0.171875s system = 3.515625s CPU (106.5%)

RUN-1004 : used memory is 689 MB, reserved memory is 1042 MB, peak memory is 1938 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO_READ[2]   LOCATION = T15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO_READ[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO_READ"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_GPIO_READ
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 75 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(438)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(78)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24605/2022 useful/useless nets, 23178/751 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3509 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24355/57 useful/useless nets, 22974/351 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24351/1 useful/useless nets, 22970/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 515 instances.
SYN-1015 : Optimize round 1, 541 better
SYN-1014 : Optimize round 2
SYN-1032 : 371/46 useful/useless nets, 207/14 useful/useless insts
SYN-1015 : Optimize round 2, 154 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.619260s wall, 5.578125s user + 0.281250s system = 5.859375s CPU (104.3%)

RUN-1004 : used memory is 700 MB, reserved memory is 1051 MB, peak memory is 1938 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        84
  #input                   21
  #output                  44
  #inout                   19

Gate Statistics
#Basic gates            20806
  #and                   9881
  #nand                     0
  #or                    2115
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6517
  #bufif1                   3
  #MX21                   598
  #FADD                     0
  #DFF                   1619
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 143
#MACRO_MULT                 1
#MACRO_MUX                268

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19187  |1619   |183    |
|  Interconncet |AHBlite_Interconnect |171    |12     |22     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.517084s wall, 2.312500s user + 0.156250s system = 2.468750s CPU (98.1%)

RUN-1004 : used memory is 798 MB, reserved memory is 1064 MB, peak memory is 1938 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 75 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23117/34 useful/useless nets, 22185/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 208 instances.
SYN-2501 : Optimize round 1, 520 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23580/176 useful/useless nets, 22648/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 35, tpin num: 73138, tnet num: 23597, tinst num: 22650, tnode num: 100617, tedge num: 111883.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.132616s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (100.7%)

RUN-1004 : used memory is 908 MB, reserved memory is 1173 MB, peak memory is 1938 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 573 (3.26), #lev = 12 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 573 (3.18), #lev = 13 (4.18)
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1433 instances into 585 LUTs, name keeping = 64%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 97 (3.93), #lev = 6 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 103 (3.96), #lev = 6 (3.78)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 14602.92 sec
SYN-3001 : Mapper mapped 308 instances into 103 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5227 (3.90), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.22 sec, map = 14603.17 sec
SYN-3001 : Mapper mapped 18818 instances into 5227 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        84
  #input                   21
  #output                  44
  #inout                   19

LUT Statistics
#Total_luts              6271
  #lut4                  4098
  #lut5                  1815
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6271   out of  19600   31.99%
#reg                     1599   out of  19600    8.16%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       75   out of    188   39.89%
  #ireg                     0
  #oreg                    19
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5913   |358    |1618   |37     |3      |
|  Interconncet |AHBlite_Interconnect |103    |0      |12     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5227   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8920/0 useful/useless nets, 8000/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 288 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 12 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  20.114855s wall, 20.031250s user + 0.328125s system = 20.359375s CPU (101.2%)

RUN-1004 : used memory is 990 MB, reserved memory is 1213 MB, peak memory is 1938 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.061715s wall, 2.875000s user + 0.218750s system = 3.093750s CPU (101.0%)

RUN-1004 : used memory is 999 MB, reserved memory is 1219 MB, peak memory is 1938 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7780 instances
RUN-1001 : 5910 luts, 1599 seqs, 92 mslices, 57 lslices, 75 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8262 nets
RUN-1001 : 4228 nets have 2 pins
RUN-1001 : 2939 nets have [3 - 5] pins
RUN-1001 : 681 nets have [6 - 10] pins
RUN-1001 : 224 nets have [11 - 20] pins
RUN-1001 : 175 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7778 instances, 5910 luts, 1599 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 35, tpin num: 37695, tnet num: 8216, tinst num: 7778, tnode num: 42955, tedge num: 61133.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.111956s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (101.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86606e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7778.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(984): len = 1.61309e+06, overlap = 90
PHY-3002 : Step(985): len = 1.44505e+06, overlap = 90
PHY-3002 : Step(986): len = 1.33947e+06, overlap = 92.1563
PHY-3002 : Step(987): len = 1.23966e+06, overlap = 89.6563
PHY-3002 : Step(988): len = 1.22517e+06, overlap = 92.6875
PHY-3002 : Step(989): len = 1.21028e+06, overlap = 91.75
PHY-3002 : Step(990): len = 1.19488e+06, overlap = 95.5
PHY-3002 : Step(991): len = 1.18235e+06, overlap = 95.3438
PHY-3002 : Step(992): len = 1.16839e+06, overlap = 100.094
PHY-3002 : Step(993): len = 1.0334e+06, overlap = 151.156
PHY-3002 : Step(994): len = 924528, overlap = 169.75
PHY-3002 : Step(995): len = 871285, overlap = 191.25
PHY-3002 : Step(996): len = 808273, overlap = 205.5
PHY-3002 : Step(997): len = 799944, overlap = 205.531
PHY-3002 : Step(998): len = 792615, overlap = 208.063
PHY-3002 : Step(999): len = 779708, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.24983e-05
PHY-3002 : Step(1000): len = 787594, overlap = 205.438
PHY-3002 : Step(1001): len = 785300, overlap = 201.719
PHY-3002 : Step(1002): len = 784140, overlap = 196.906
PHY-3002 : Step(1003): len = 781146, overlap = 193.875
PHY-3002 : Step(1004): len = 778065, overlap = 193.469
PHY-3002 : Step(1005): len = 771632, overlap = 193.375
PHY-3002 : Step(1006): len = 765441, overlap = 189.313
PHY-3002 : Step(1007): len = 761223, overlap = 189.594
PHY-3002 : Step(1008): len = 755893, overlap = 190.406
PHY-3002 : Step(1009): len = 749613, overlap = 195.688
PHY-3002 : Step(1010): len = 745438, overlap = 193.938
PHY-3002 : Step(1011): len = 740956, overlap = 195.469
PHY-3002 : Step(1012): len = 735446, overlap = 194.781
PHY-3002 : Step(1013): len = 731299, overlap = 193.531
PHY-3002 : Step(1014): len = 727584, overlap = 190.438
PHY-3002 : Step(1015): len = 720558, overlap = 180.25
PHY-3002 : Step(1016): len = 715239, overlap = 174.969
PHY-3002 : Step(1017): len = 712318, overlap = 176.844
PHY-3002 : Step(1018): len = 705908, overlap = 178.188
PHY-3002 : Step(1019): len = 696671, overlap = 175.375
PHY-3002 : Step(1020): len = 693357, overlap = 170.531
PHY-3002 : Step(1021): len = 690353, overlap = 170.625
PHY-3002 : Step(1022): len = 672877, overlap = 159.25
PHY-3002 : Step(1023): len = 665775, overlap = 161.375
PHY-3002 : Step(1024): len = 663821, overlap = 167.906
PHY-3002 : Step(1025): len = 659228, overlap = 172.938
PHY-3002 : Step(1026): len = 655870, overlap = 173.781
PHY-3002 : Step(1027): len = 650205, overlap = 173.438
PHY-3002 : Step(1028): len = 647204, overlap = 169.375
PHY-3002 : Step(1029): len = 644435, overlap = 174.25
PHY-3002 : Step(1030): len = 641392, overlap = 177.719
PHY-3002 : Step(1031): len = 628593, overlap = 171.188
PHY-3002 : Step(1032): len = 624468, overlap = 170.906
PHY-3002 : Step(1033): len = 621885, overlap = 164.219
PHY-3002 : Step(1034): len = 617067, overlap = 164.813
PHY-3002 : Step(1035): len = 613673, overlap = 169.469
PHY-3002 : Step(1036): len = 610477, overlap = 168.75
PHY-3002 : Step(1037): len = 606363, overlap = 161.75
PHY-3002 : Step(1038): len = 603090, overlap = 157.219
PHY-3002 : Step(1039): len = 600565, overlap = 159.844
PHY-3002 : Step(1040): len = 587400, overlap = 163.406
PHY-3002 : Step(1041): len = 582492, overlap = 151.375
PHY-3002 : Step(1042): len = 579474, overlap = 153.031
PHY-3002 : Step(1043): len = 577025, overlap = 149.031
PHY-3002 : Step(1044): len = 574625, overlap = 154.469
PHY-3002 : Step(1045): len = 571958, overlap = 154.375
PHY-3002 : Step(1046): len = 567308, overlap = 154.656
PHY-3002 : Step(1047): len = 564399, overlap = 155.688
PHY-3002 : Step(1048): len = 560649, overlap = 157.344
PHY-3002 : Step(1049): len = 557676, overlap = 155.281
PHY-3002 : Step(1050): len = 554297, overlap = 149.219
PHY-3002 : Step(1051): len = 550247, overlap = 145.594
PHY-3002 : Step(1052): len = 547096, overlap = 151.406
PHY-3002 : Step(1053): len = 544413, overlap = 151.688
PHY-3002 : Step(1054): len = 540988, overlap = 157.313
PHY-3002 : Step(1055): len = 535506, overlap = 156.094
PHY-3002 : Step(1056): len = 532187, overlap = 158.156
PHY-3002 : Step(1057): len = 530537, overlap = 156.219
PHY-3002 : Step(1058): len = 523054, overlap = 159.406
PHY-3002 : Step(1059): len = 514754, overlap = 170.031
PHY-3002 : Step(1060): len = 512955, overlap = 172.625
PHY-3002 : Step(1061): len = 510324, overlap = 162.625
PHY-3002 : Step(1062): len = 508085, overlap = 173.031
PHY-3002 : Step(1063): len = 506068, overlap = 182.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.49965e-05
PHY-3002 : Step(1064): len = 509007, overlap = 175.844
PHY-3002 : Step(1065): len = 512218, overlap = 169.813
PHY-3002 : Step(1066): len = 515593, overlap = 169.188
PHY-3002 : Step(1067): len = 520736, overlap = 159.219
PHY-3002 : Step(1068): len = 523314, overlap = 161.469
PHY-3002 : Step(1069): len = 524291, overlap = 162.688
PHY-3002 : Step(1070): len = 527516, overlap = 160.063
PHY-3002 : Step(1071): len = 534279, overlap = 157.906
PHY-3002 : Step(1072): len = 535576, overlap = 155.531
PHY-3002 : Step(1073): len = 535806, overlap = 152.25
PHY-3002 : Step(1074): len = 537743, overlap = 149.938
PHY-3002 : Step(1075): len = 544962, overlap = 127.75
PHY-3002 : Step(1076): len = 544919, overlap = 127.969
PHY-3002 : Step(1077): len = 544050, overlap = 126.813
PHY-3002 : Step(1078): len = 543449, overlap = 127.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000166436
PHY-3002 : Step(1079): len = 545241, overlap = 126.594
PHY-3002 : Step(1080): len = 547741, overlap = 123.844
PHY-3002 : Step(1081): len = 552269, overlap = 118
PHY-3002 : Step(1082): len = 557096, overlap = 118.219
PHY-3002 : Step(1083): len = 558508, overlap = 109.938
PHY-3002 : Step(1084): len = 563015, overlap = 116.938
PHY-3002 : Step(1085): len = 566264, overlap = 115.688
PHY-3002 : Step(1086): len = 568904, overlap = 117.25
PHY-3002 : Step(1087): len = 571112, overlap = 117.656
PHY-3002 : Step(1088): len = 578003, overlap = 115.563
PHY-3002 : Step(1089): len = 580924, overlap = 117
PHY-3002 : Step(1090): len = 581978, overlap = 111.531
PHY-3002 : Step(1091): len = 582153, overlap = 111.438
PHY-3002 : Step(1092): len = 583201, overlap = 111.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000273674
PHY-3002 : Step(1093): len = 585069, overlap = 107.844
PHY-3002 : Step(1094): len = 589365, overlap = 96.75
PHY-3002 : Step(1095): len = 593202, overlap = 89.4375
PHY-3002 : Step(1096): len = 597654, overlap = 94.5313
PHY-3002 : Step(1097): len = 598661, overlap = 86.8438
PHY-3002 : Step(1098): len = 600868, overlap = 102.188
PHY-3002 : Step(1099): len = 602604, overlap = 98.375
PHY-3002 : Step(1100): len = 604801, overlap = 96.1563
PHY-3002 : Step(1101): len = 608062, overlap = 92.625
PHY-3002 : Step(1102): len = 609637, overlap = 89.3438
PHY-3002 : Step(1103): len = 610321, overlap = 93.4375
PHY-3002 : Step(1104): len = 615072, overlap = 86.5313
PHY-3002 : Step(1105): len = 620119, overlap = 85.6875
PHY-3002 : Step(1106): len = 621925, overlap = 80
PHY-3002 : Step(1107): len = 622343, overlap = 75.125
PHY-3002 : Step(1108): len = 624156, overlap = 76.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020661s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (226.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3681e+06, over cnt = 1748(4%), over = 2512, worst = 8
PHY-1002 : len = 1.37486e+06, over cnt = 1514(4%), over = 2028, worst = 8
PHY-1002 : len = 1.38294e+06, over cnt = 1092(3%), over = 1446, worst = 8
PHY-1002 : len = 1.39227e+06, over cnt = 669(1%), over = 917, worst = 8
PHY-1002 : len = 1.39554e+06, over cnt = 538(1%), over = 749, worst = 8
PHY-1001 : End global iterations;  1.257230s wall, 1.859375s user + 0.062500s system = 1.921875s CPU (152.9%)

PHY-1001 : Congestion index: top1 = 86.88, top5 = 78.75, top10 = 71.88, top15 = 65.63.
PHY-3001 : End congestion estimation;  1.857084s wall, 2.484375s user + 0.093750s system = 2.578125s CPU (138.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.532748s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.77725e-05
PHY-3002 : Step(1109): len = 608979, overlap = 48.5625
PHY-3002 : Step(1110): len = 578790, overlap = 66.9688
PHY-3002 : Step(1111): len = 557246, overlap = 87.0625
PHY-3002 : Step(1112): len = 530559, overlap = 107.063
PHY-3002 : Step(1113): len = 502947, overlap = 138.031
PHY-3002 : Step(1114): len = 481007, overlap = 164.5
PHY-3002 : Step(1115): len = 465167, overlap = 183.5
PHY-3002 : Step(1116): len = 445806, overlap = 200.844
PHY-3002 : Step(1117): len = 423800, overlap = 218.375
PHY-3002 : Step(1118): len = 415161, overlap = 224.656
PHY-3002 : Step(1119): len = 402890, overlap = 229.125
PHY-3002 : Step(1120): len = 391562, overlap = 232.156
PHY-3002 : Step(1121): len = 386545, overlap = 232.844
PHY-3002 : Step(1122): len = 382070, overlap = 235.75
PHY-3002 : Step(1123): len = 380100, overlap = 237.313
PHY-3002 : Step(1124): len = 377658, overlap = 233.625
PHY-3002 : Step(1125): len = 373980, overlap = 229.375
PHY-3002 : Step(1126): len = 371385, overlap = 228.656
PHY-3002 : Step(1127): len = 370228, overlap = 222.969
PHY-3002 : Step(1128): len = 368252, overlap = 215.406
PHY-3002 : Step(1129): len = 365373, overlap = 210.688
PHY-3002 : Step(1130): len = 364056, overlap = 205.969
PHY-3002 : Step(1131): len = 361963, overlap = 203.781
PHY-3002 : Step(1132): len = 360483, overlap = 202.625
PHY-3002 : Step(1133): len = 358385, overlap = 202.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.5545e-05
PHY-3002 : Step(1134): len = 367145, overlap = 191.781
PHY-3002 : Step(1135): len = 390267, overlap = 165.906
PHY-3002 : Step(1136): len = 390147, overlap = 162.094
PHY-3002 : Step(1137): len = 391830, overlap = 159.875
PHY-3002 : Step(1138): len = 393004, overlap = 157.156
PHY-3002 : Step(1139): len = 395395, overlap = 153.563
PHY-3002 : Step(1140): len = 396935, overlap = 152.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000110743
PHY-3002 : Step(1141): len = 412810, overlap = 132.594
PHY-3002 : Step(1142): len = 424272, overlap = 107.031
PHY-3002 : Step(1143): len = 437527, overlap = 81.7188
PHY-3002 : Step(1144): len = 456272, overlap = 53.5313
PHY-3002 : Step(1145): len = 456809, overlap = 52.9688
PHY-3002 : Step(1146): len = 456279, overlap = 52.25
PHY-3002 : Step(1147): len = 455948, overlap = 51.7188
PHY-3002 : Step(1148): len = 454112, overlap = 53.2188
PHY-3002 : Step(1149): len = 452867, overlap = 53.5
PHY-3002 : Step(1150): len = 451759, overlap = 52.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000221486
PHY-3002 : Step(1151): len = 470427, overlap = 38.1563
PHY-3002 : Step(1152): len = 483423, overlap = 26.7813
PHY-3002 : Step(1153): len = 487225, overlap = 20.8438
PHY-3002 : Step(1154): len = 492476, overlap = 18.4688
PHY-3002 : Step(1155): len = 494981, overlap = 17.0313
PHY-3002 : Step(1156): len = 497409, overlap = 15
PHY-3002 : Step(1157): len = 499063, overlap = 13.1875
PHY-3002 : Step(1158): len = 501078, overlap = 10.2188
PHY-3002 : Step(1159): len = 502417, overlap = 9.5
PHY-3002 : Step(1160): len = 503555, overlap = 11.8125
PHY-3002 : Step(1161): len = 503265, overlap = 12.2813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000442973
PHY-3002 : Step(1162): len = 522387, overlap = 6.65625
PHY-3002 : Step(1163): len = 533074, overlap = 5.125
PHY-3002 : Step(1164): len = 541101, overlap = 4.5
PHY-3002 : Step(1165): len = 545669, overlap = 4.6875
PHY-3002 : Step(1166): len = 551538, overlap = 4.28125
PHY-3002 : Step(1167): len = 554608, overlap = 3.0625
PHY-3002 : Step(1168): len = 556782, overlap = 1.96875
PHY-3002 : Step(1169): len = 558790, overlap = 0.71875
PHY-3002 : Step(1170): len = 559214, overlap = 0.71875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.291e+06, over cnt = 879(2%), over = 1195, worst = 4
PHY-1002 : len = 1.29767e+06, over cnt = 537(1%), over = 664, worst = 4
PHY-1002 : len = 1.29986e+06, over cnt = 314(0%), over = 380, worst = 3
PHY-1002 : len = 1.30068e+06, over cnt = 204(0%), over = 248, worst = 3
PHY-1002 : len = 1.29859e+06, over cnt = 152(0%), over = 182, worst = 3
PHY-1001 : End global iterations;  1.107406s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (179.2%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 56.25, top10 = 51.25, top15 = 46.25.
PHY-3001 : End congestion estimation;  1.767304s wall, 2.625000s user + 0.015625s system = 2.640625s CPU (149.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.542464s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (97.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000472623
PHY-3002 : Step(1171): len = 554591, overlap = 21.7813
PHY-3002 : Step(1172): len = 544088, overlap = 17.5313
PHY-3002 : Step(1173): len = 533294, overlap = 19.3125
PHY-3002 : Step(1174): len = 522748, overlap = 14.75
PHY-3002 : Step(1175): len = 512450, overlap = 15.8125
PHY-3002 : Step(1176): len = 502958, overlap = 19.75
PHY-3002 : Step(1177): len = 495772, overlap = 20.0313
PHY-3002 : Step(1178): len = 488870, overlap = 21.875
PHY-3002 : Step(1179): len = 483396, overlap = 25.75
PHY-3002 : Step(1180): len = 479869, overlap = 22.9688
PHY-3002 : Step(1181): len = 476389, overlap = 24.4063
PHY-3002 : Step(1182): len = 474162, overlap = 24.125
PHY-3002 : Step(1183): len = 472243, overlap = 25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000945245
PHY-3002 : Step(1184): len = 482404, overlap = 19.125
PHY-3002 : Step(1185): len = 490416, overlap = 14.9688
PHY-3002 : Step(1186): len = 494613, overlap = 11.75
PHY-3002 : Step(1187): len = 498028, overlap = 12.8125
PHY-3002 : Step(1188): len = 500836, overlap = 12.1563
PHY-3002 : Step(1189): len = 504677, overlap = 10.9063
PHY-3002 : Step(1190): len = 507342, overlap = 10.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00187527
PHY-3002 : Step(1191): len = 512970, overlap = 7.21875
PHY-3002 : Step(1192): len = 518662, overlap = 6.1875
PHY-3002 : Step(1193): len = 523964, overlap = 5.03125
PHY-3002 : Step(1194): len = 530466, overlap = 5
PHY-3002 : Step(1195): len = 535749, overlap = 6.625
PHY-3002 : Step(1196): len = 539296, overlap = 4.28125
PHY-3002 : Step(1197): len = 543499, overlap = 4.375
PHY-3002 : Step(1198): len = 547036, overlap = 3.59375
PHY-3002 : Step(1199): len = 548590, overlap = 3.90625
PHY-3002 : Step(1200): len = 551001, overlap = 3.03125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00357335
PHY-3002 : Step(1201): len = 554316, overlap = 3.125
PHY-3002 : Step(1202): len = 556998, overlap = 2.40625
PHY-3002 : Step(1203): len = 560142, overlap = 2.34375
PHY-3002 : Step(1204): len = 565649, overlap = 2.53125
PHY-3002 : Step(1205): len = 569703, overlap = 2.5
PHY-3002 : Step(1206): len = 572357, overlap = 2.3125
PHY-3002 : Step(1207): len = 573766, overlap = 2.6875
PHY-3002 : Step(1208): len = 576962, overlap = 2.03125
PHY-3002 : Step(1209): len = 578913, overlap = 1.90625
PHY-3002 : Step(1210): len = 579824, overlap = 2.25
PHY-3002 : Step(1211): len = 580401, overlap = 2.09375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00689867
PHY-3002 : Step(1212): len = 581784, overlap = 2.125
PHY-3002 : Step(1213): len = 584045, overlap = 1.875
PHY-3002 : Step(1214): len = 585877, overlap = 1.96875
PHY-3002 : Step(1215): len = 587749, overlap = 1.65625
PHY-3002 : Step(1216): len = 590413, overlap = 1.375
PHY-3002 : Step(1217): len = 593071, overlap = 1.375
PHY-3002 : Step(1218): len = 594767, overlap = 1.28125
PHY-3002 : Step(1219): len = 595609, overlap = 1.59375
PHY-3002 : Step(1220): len = 598104, overlap = 1.5625
PHY-3002 : Step(1221): len = 599269, overlap = 1.84375
PHY-3002 : Step(1222): len = 600132, overlap = 1.65625
PHY-3002 : Step(1223): len = 600795, overlap = 1.53125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0121167
PHY-3002 : Step(1224): len = 601701, overlap = 1.4375
PHY-3002 : Step(1225): len = 604310, overlap = 1.75
PHY-3002 : Step(1226): len = 606235, overlap = 1.5
PHY-3002 : Step(1227): len = 606991, overlap = 1.59375
PHY-3002 : Step(1228): len = 609127, overlap = 1.40625
PHY-3002 : Step(1229): len = 610331, overlap = 1.65625
PHY-3002 : Step(1230): len = 611493, overlap = 1.65625
PHY-3002 : Step(1231): len = 612703, overlap = 2.09375
PHY-3002 : Step(1232): len = 614710, overlap = 1.53125
PHY-3002 : Step(1233): len = 615647, overlap = 1.6875
PHY-3002 : Step(1234): len = 616539, overlap = 1.78125
PHY-3002 : Step(1235): len = 617196, overlap = 1.84375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0198424
PHY-3002 : Step(1236): len = 617965, overlap = 1.75
PHY-3002 : Step(1237): len = 619899, overlap = 1.65625
PHY-3002 : Step(1238): len = 621718, overlap = 1.625
PHY-3002 : Step(1239): len = 622162, overlap = 1.5
PHY-3002 : Step(1240): len = 623881, overlap = 1.09375
PHY-3002 : Step(1241): len = 625195, overlap = 1
PHY-3002 : Step(1242): len = 626114, overlap = 1.1875
PHY-3002 : Step(1243): len = 626511, overlap = 1.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 82.59 peak overflow 2.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45871e+06, over cnt = 456(1%), over = 556, worst = 4
PHY-1002 : len = 1.45989e+06, over cnt = 320(0%), over = 396, worst = 4
PHY-1002 : len = 1.46066e+06, over cnt = 221(0%), over = 272, worst = 4
PHY-1002 : len = 1.46068e+06, over cnt = 172(0%), over = 210, worst = 4
PHY-1002 : len = 1.45969e+06, over cnt = 134(0%), over = 168, worst = 4
PHY-1001 : End global iterations;  1.104093s wall, 1.859375s user + 0.015625s system = 1.875000s CPU (169.8%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.75, top10 = 46.25, top15 = 43.13.
PHY-1001 : End incremental global routing;  1.720783s wall, 2.500000s user + 0.015625s system = 2.515625s CPU (146.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.483925s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (103.3%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7677 has valid locations, 150 needs to be replaced
PHY-3001 : design contains 7907 instances, 5925 luts, 1713 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 645383
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3883e+06, over cnt = 489(1%), over = 592, worst = 4
PHY-1002 : len = 1.38966e+06, over cnt = 333(0%), over = 407, worst = 4
PHY-1002 : len = 1.39055e+06, over cnt = 224(0%), over = 271, worst = 3
PHY-1002 : len = 1.38993e+06, over cnt = 154(0%), over = 189, worst = 3
PHY-1002 : len = 1.38886e+06, over cnt = 117(0%), over = 149, worst = 3
PHY-1001 : End global iterations;  1.050908s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (181.4%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 52.50, top10 = 46.88, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.611532s wall, 3.421875s user + 0.062500s system = 3.484375s CPU (133.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.493212s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1244): len = 644784, overlap = 0
PHY-3002 : Step(1245): len = 644784, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38781e+06, over cnt = 128(0%), over = 156, worst = 3
PHY-1002 : len = 1.38793e+06, over cnt = 114(0%), over = 142, worst = 3
PHY-1002 : len = 1.38807e+06, over cnt = 101(0%), over = 128, worst = 3
PHY-1002 : len = 1.38785e+06, over cnt = 100(0%), over = 127, worst = 3
PHY-1002 : len = 1.38773e+06, over cnt = 97(0%), over = 124, worst = 3
PHY-1001 : End global iterations;  0.896819s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (106.3%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 52.50, top10 = 46.25, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.769190s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (103.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.540070s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00875736
PHY-3002 : Step(1246): len = 644505, overlap = 1.1875
PHY-3002 : Step(1247): len = 644505, overlap = 1.1875
PHY-3001 : Final: Len = 644505, Over = 1.1875
PHY-3001 : End incremental placement;  5.786989s wall, 6.718750s user + 0.171875s system = 6.890625s CPU (119.1%)

OPT-1001 : End high-fanout net optimization;  8.690573s wall, 10.500000s user + 0.203125s system = 10.703125s CPU (123.2%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38706e+06, over cnt = 504(1%), over = 618, worst = 4
PHY-1002 : len = 1.38853e+06, over cnt = 350(0%), over = 430, worst = 4
PHY-1002 : len = 1.38898e+06, over cnt = 236(0%), over = 289, worst = 3
PHY-1002 : len = 1.38879e+06, over cnt = 166(0%), over = 209, worst = 3
PHY-1002 : len = 1.38768e+06, over cnt = 122(0%), over = 160, worst = 3
PHY-1001 : End global iterations;  1.202093s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (171.6%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.88, top10 = 45.00, top15 = 41.25.
OPT-1001 : End congestion update;  1.883423s wall, 2.734375s user + 0.000000s system = 2.734375s CPU (145.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.437327s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (107.2%)

OPT-1001 : Start: WNS 153 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1263 TNS 0 NUM_FEPS 0 with 10 cells processed and 6100 slack improved
OPT-1001 : Iter 2: improved WNS 1558 TNS 0 NUM_FEPS 0 with 17 cells processed and 7666 slack improved
OPT-1001 : Iter 3: improved WNS 1658 TNS 0 NUM_FEPS 0 with 9 cells processed and 4793 slack improved
OPT-1001 : Iter 4: improved WNS 1658 TNS 0 NUM_FEPS 0 with 14 cells processed and 6000 slack improved
OPT-1001 : Iter 5: improved WNS 1658 TNS 0 NUM_FEPS 0 with 8 cells processed and 1400 slack improved
OPT-1001 : End global optimization;  3.692870s wall, 4.578125s user + 0.031250s system = 4.609375s CPU (124.8%)

OPT-1001 : End physical optimization;  12.392088s wall, 15.078125s user + 0.234375s system = 15.312500s CPU (123.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5925 LUT to BLE ...
SYN-4008 : Packed 5925 LUT and 696 SEQ to BLE.
SYN-4003 : Packing 1017 remaining SEQ's ...
SYN-4005 : Packed 989 SEQ with LUT/SLICE
SYN-4006 : 4246 single LUT's are left
SYN-4006 : 28 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5953/6225 primitive instances ...
PHY-3001 : End packing;  1.320557s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3756 instances
RUN-1001 : 1817 mslices, 1817 lslices, 75 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7882 nets
RUN-1001 : 3167 nets have 2 pins
RUN-1001 : 3321 nets have [3 - 5] pins
RUN-1001 : 811 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 273 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3754 instances, 3634 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 663490, Over = 33
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42826e+06, over cnt = 471(1%), over = 624, worst = 5
PHY-1002 : len = 1.42991e+06, over cnt = 333(0%), over = 451, worst = 5
PHY-1002 : len = 1.43005e+06, over cnt = 259(0%), over = 354, worst = 5
PHY-1002 : len = 1.42878e+06, over cnt = 194(0%), over = 269, worst = 5
PHY-1002 : len = 1.42654e+06, over cnt = 137(0%), over = 192, worst = 4
PHY-1001 : End global iterations;  1.333121s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (152.4%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 53.75, top10 = 46.25, top15 = 43.75.
PHY-3001 : End congestion estimation;  3.882932s wall, 4.562500s user + 0.000000s system = 4.562500s CPU (117.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.702691s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000207617
PHY-3002 : Step(1248): len = 643997, overlap = 32.5
PHY-3002 : Step(1249): len = 630412, overlap = 31.25
PHY-3002 : Step(1250): len = 621797, overlap = 41
PHY-3002 : Step(1251): len = 611125, overlap = 46
PHY-3002 : Step(1252): len = 603505, overlap = 53.25
PHY-3002 : Step(1253): len = 594660, overlap = 54.75
PHY-3002 : Step(1254): len = 586377, overlap = 63.75
PHY-3002 : Step(1255): len = 579543, overlap = 71.5
PHY-3002 : Step(1256): len = 573312, overlap = 73.5
PHY-3002 : Step(1257): len = 563185, overlap = 75.5
PHY-3002 : Step(1258): len = 559379, overlap = 76.5
PHY-3002 : Step(1259): len = 553288, overlap = 81.25
PHY-3002 : Step(1260): len = 550157, overlap = 80.25
PHY-3002 : Step(1261): len = 547531, overlap = 85.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000415234
PHY-3002 : Step(1262): len = 564416, overlap = 68.5
PHY-3002 : Step(1263): len = 568512, overlap = 56.5
PHY-3002 : Step(1264): len = 572968, overlap = 51.25
PHY-3002 : Step(1265): len = 577586, overlap = 47.75
PHY-3002 : Step(1266): len = 582880, overlap = 49.25
PHY-3002 : Step(1267): len = 586972, overlap = 47.75
PHY-3002 : Step(1268): len = 590123, overlap = 47.5
PHY-3002 : Step(1269): len = 595754, overlap = 50
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000830468
PHY-3002 : Step(1270): len = 608557, overlap = 38.5
PHY-3002 : Step(1271): len = 612753, overlap = 34
PHY-3002 : Step(1272): len = 616714, overlap = 33.5
PHY-3002 : Step(1273): len = 622391, overlap = 29.25
PHY-3002 : Step(1274): len = 627768, overlap = 28.5
PHY-3002 : Step(1275): len = 632087, overlap = 27.25
PHY-3002 : Step(1276): len = 636517, overlap = 24
PHY-3002 : Step(1277): len = 640581, overlap = 27.25
PHY-3002 : Step(1278): len = 642638, overlap = 25.5
PHY-3002 : Step(1279): len = 645520, overlap = 25.5
PHY-3002 : Step(1280): len = 647780, overlap = 27.25
PHY-3002 : Step(1281): len = 648949, overlap = 28.5
PHY-3002 : Step(1282): len = 650491, overlap = 26
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00164363
PHY-3002 : Step(1283): len = 658193, overlap = 23.75
PHY-3002 : Step(1284): len = 661378, overlap = 22.75
PHY-3002 : Step(1285): len = 664695, overlap = 21.25
PHY-3002 : Step(1286): len = 668190, overlap = 19.25
PHY-3002 : Step(1287): len = 672218, overlap = 19.5
PHY-3002 : Step(1288): len = 673952, overlap = 17.75
PHY-3002 : Step(1289): len = 675464, overlap = 17
PHY-3002 : Step(1290): len = 679415, overlap = 14.75
PHY-3002 : Step(1291): len = 679967, overlap = 13.25
PHY-3002 : Step(1292): len = 680240, overlap = 15.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00320361
PHY-3002 : Step(1293): len = 684977, overlap = 13.5
PHY-3002 : Step(1294): len = 687177, overlap = 14
PHY-3002 : Step(1295): len = 689365, overlap = 13.75
PHY-3002 : Step(1296): len = 691758, overlap = 13.5
PHY-3002 : Step(1297): len = 693654, overlap = 12.25
PHY-3002 : Step(1298): len = 695334, overlap = 12
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00582383
PHY-3002 : Step(1299): len = 697902, overlap = 11.75
PHY-3002 : Step(1300): len = 699718, overlap = 11
PHY-3002 : Step(1301): len = 701402, overlap = 9.25
PHY-3002 : Step(1302): len = 703178, overlap = 9
PHY-3002 : Step(1303): len = 704542, overlap = 8.75
PHY-3002 : Step(1304): len = 705374, overlap = 9.5
PHY-3002 : Step(1305): len = 707124, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.709587s wall, 1.671875s user + 1.781250s system = 3.453125s CPU (202.0%)

PHY-3001 : Trial Legalized: Len = 718544
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.59248e+06, over cnt = 371(1%), over = 429, worst = 3
PHY-1002 : len = 1.59327e+06, over cnt = 271(0%), over = 314, worst = 3
PHY-1002 : len = 1.59243e+06, over cnt = 193(0%), over = 225, worst = 3
PHY-1002 : len = 1.58863e+06, over cnt = 122(0%), over = 144, worst = 3
PHY-1002 : len = 1.58481e+06, over cnt = 73(0%), over = 83, worst = 3
PHY-1001 : End global iterations;  1.314762s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (158.1%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 57.50, top10 = 50.63, top15 = 45.63.
PHY-3001 : End congestion estimation;  2.137667s wall, 2.890625s user + 0.015625s system = 2.906250s CPU (136.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.549964s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00054761
PHY-3002 : Step(1306): len = 690431, overlap = 12.25
PHY-3002 : Step(1307): len = 680870, overlap = 12.25
PHY-3002 : Step(1308): len = 671295, overlap = 17.75
PHY-3002 : Step(1309): len = 663627, overlap = 20
PHY-3002 : Step(1310): len = 657888, overlap = 20.75
PHY-3002 : Step(1311): len = 652682, overlap = 19.5
PHY-3002 : Step(1312): len = 647219, overlap = 22.75
PHY-3002 : Step(1313): len = 644166, overlap = 23
PHY-3002 : Step(1314): len = 640382, overlap = 22.75
PHY-3002 : Step(1315): len = 636590, overlap = 28.25
PHY-3002 : Step(1316): len = 634686, overlap = 28.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053077s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (147.2%)

PHY-3001 : Legalized: Len = 643472, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019677s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.4%)

PHY-3001 : 9 instances has been re-located, deltaX = 0, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 643616, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43579e+06, over cnt = 379(1%), over = 449, worst = 3
PHY-1002 : len = 1.43678e+06, over cnt = 252(0%), over = 288, worst = 3
PHY-1002 : len = 1.4358e+06, over cnt = 185(0%), over = 208, worst = 3
PHY-1002 : len = 1.43538e+06, over cnt = 116(0%), over = 135, worst = 3
PHY-1002 : len = 1.42632e+06, over cnt = 45(0%), over = 51, worst = 3
PHY-1001 : End global iterations;  1.156547s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (154.0%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 56.25, top10 = 51.88, top15 = 46.25.
PHY-1001 : End incremental global routing;  1.908770s wall, 2.515625s user + 0.015625s system = 2.531250s CPU (132.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.732710s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (102.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3673 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 3758 instances, 3638 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 644242
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43449e+06, over cnt = 380(1%), over = 450, worst = 3
PHY-1002 : len = 1.4355e+06, over cnt = 253(0%), over = 289, worst = 3
PHY-1002 : len = 1.4345e+06, over cnt = 185(0%), over = 208, worst = 3
PHY-1002 : len = 1.4342e+06, over cnt = 116(0%), over = 135, worst = 3
PHY-1002 : len = 1.42514e+06, over cnt = 45(0%), over = 51, worst = 3
PHY-1001 : End global iterations;  1.142508s wall, 1.890625s user + 0.046875s system = 1.937500s CPU (169.6%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 56.88, top10 = 51.25, top15 = 46.25.
PHY-3001 : End congestion estimation;  3.043937s wall, 3.796875s user + 0.046875s system = 3.843750s CPU (126.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.566994s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1317): len = 643901, overlap = 0
PHY-3002 : Step(1318): len = 643901, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42502e+06, over cnt = 45(0%), over = 51, worst = 3
PHY-1002 : len = 1.42502e+06, over cnt = 41(0%), over = 47, worst = 3
PHY-1002 : len = 1.42488e+06, over cnt = 33(0%), over = 38, worst = 2
PHY-1002 : len = 1.4249e+06, over cnt = 31(0%), over = 36, worst = 2
PHY-1002 : len = 1.4234e+06, over cnt = 26(0%), over = 31, worst = 2
PHY-1001 : End global iterations;  0.645999s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (111.3%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 56.88, top10 = 51.25, top15 = 46.88.
PHY-3001 : End congestion estimation;  1.275172s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (105.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.541646s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000261484
PHY-3002 : Step(1319): len = 644032, overlap = 0.25
PHY-3002 : Step(1320): len = 644032, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008192s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 644082, Over = 0
PHY-3001 : End spreading;  0.019105s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.8%)

PHY-3001 : Final: Len = 644082, Over = 0
PHY-3001 : End incremental placement;  5.754615s wall, 6.812500s user + 0.156250s system = 6.968750s CPU (121.1%)

OPT-1001 : End high-fanout net optimization;  10.596034s wall, 12.328125s user + 0.187500s system = 12.515625s CPU (118.1%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43462e+06, over cnt = 381(1%), over = 451, worst = 3
PHY-1002 : len = 1.43567e+06, over cnt = 252(0%), over = 288, worst = 3
PHY-1002 : len = 1.43466e+06, over cnt = 184(0%), over = 207, worst = 3
PHY-1002 : len = 1.43437e+06, over cnt = 115(0%), over = 134, worst = 3
PHY-1002 : len = 1.42531e+06, over cnt = 44(0%), over = 50, worst = 3
PHY-1001 : End global iterations;  1.043827s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (170.6%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 57.50, top10 = 51.25, top15 = 46.25.
OPT-1001 : End congestion update;  1.713123s wall, 2.468750s user + 0.000000s system = 2.468750s CPU (144.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.436764s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (103.7%)

OPT-1001 : Start: WNS 379 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3678 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3758 instances, 3638 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 648331, Over = 0
PHY-3001 : End spreading;  0.017496s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.3%)

PHY-3001 : Final: Len = 648331, Over = 0
PHY-3001 : End incremental legalization;  0.184428s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.7%)

OPT-1001 : Iter 1: improved WNS 1231 TNS 0 NUM_FEPS 0 with 18 cells processed and 6047 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3678 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3758 instances, 3638 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 649965, Over = 0
PHY-3001 : End spreading;  0.016889s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.5%)

PHY-3001 : Final: Len = 649965, Over = 0
PHY-3001 : End incremental legalization;  0.182388s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (171.3%)

OPT-1001 : Iter 2: improved WNS 1760 TNS 0 NUM_FEPS 0 with 3 cells processed and 3170 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3678 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3758 instances, 3638 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 655283, Over = 0
PHY-3001 : End spreading;  0.020530s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (152.2%)

PHY-3001 : Final: Len = 655283, Over = 0
PHY-3001 : End incremental legalization;  0.195404s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.0%)

OPT-1001 : Iter 3: improved WNS 2256 TNS 0 NUM_FEPS 0 with 14 cells processed and 5806 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3678 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3758 instances, 3638 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 657369, Over = 0
PHY-3001 : End spreading;  0.019051s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (164.0%)

PHY-3001 : Final: Len = 657369, Over = 0
PHY-3001 : End incremental legalization;  0.191788s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.8%)

OPT-1001 : Iter 4: improved WNS 2570 TNS 0 NUM_FEPS 0 with 8 cells processed and 2420 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3678 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3758 instances, 3638 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 661569, Over = 0
PHY-3001 : End spreading;  0.019441s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.4%)

PHY-3001 : Final: Len = 661569, Over = 0
PHY-3001 : End incremental legalization;  0.191038s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (114.5%)

OPT-1001 : Iter 5: improved WNS 2726 TNS 0 NUM_FEPS 0 with 17 cells processed and 6206 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3678 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3758 instances, 3638 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 662737, Over = 0
PHY-3001 : End spreading;  0.018242s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.7%)

PHY-3001 : Final: Len = 662737, Over = 0
PHY-3001 : End incremental legalization;  0.193262s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (105.1%)

OPT-1001 : Iter 6: improved WNS 2932 TNS 0 NUM_FEPS 0 with 5 cells processed and 3442 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 75 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3678 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3758 instances, 3638 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 663707, Over = 0
PHY-3001 : End spreading;  0.019234s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.2%)

PHY-3001 : Final: Len = 663707, Over = 0
PHY-3001 : End incremental legalization;  0.184942s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (185.9%)

OPT-1001 : Iter 7: improved WNS 3152 TNS 0 NUM_FEPS 0 with 7 cells processed and 1415 slack improved
OPT-1001 : End path based optimization;  14.649263s wall, 15.781250s user + 0.093750s system = 15.875000s CPU (108.4%)

OPT-1001 : End physical optimization;  25.250245s wall, 28.109375s user + 0.281250s system = 28.390625s CPU (112.4%)

RUN-1003 : finish command "place" in  71.580509s wall, 118.328125s user + 8.250000s system = 126.578125s CPU (176.8%)

RUN-1004 : used memory is 1084 MB, reserved memory is 1294 MB, peak memory is 1938 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        84
  #input                   21
  #output                  44
  #inout                   19

Utilization Statistics
#lut                     6908   out of  19600   35.24%
#reg                     1717   out of  19600    8.76%
#le                      6936
  #lut only              5219   out of   6936   75.25%
  #reg only                28   out of   6936    0.40%
  #lut&reg               1689   out of   6936   24.35%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       75   out of    188   39.89%
  #ireg                     0
  #oreg                    19
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         C4        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         F4        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         C3        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         F2        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         G3        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        R16        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        N12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      OREG    
      IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      OREG    
   IO_READ[7]        INOUT        H16        LVCMOS33           8            N/A        NONE    
   IO_READ[6]        INOUT         R3        LVCMOS33           8            N/A        NONE    
   IO_READ[5]        INOUT         M2        LVCMOS33           8            N/A        NONE    
   IO_READ[4]        INOUT         K1        LVCMOS33           8            N/A        NONE    
   IO_READ[3]        INOUT        M12        LVCMOS33           8            N/A        NONE    
   IO_READ[2]        INOUT        T15        LVCMOS33           8           PULLUP      NONE    
   IO_READ[1]        INOUT         H5        LVCMOS33           8            N/A        NONE    
   IO_READ[0]        INOUT         E2        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6936  |6771   |137    |1736   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3760 instances
RUN-1001 : 1821 mslices, 1817 lslices, 75 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7886 nets
RUN-1001 : 3166 nets have 2 pins
RUN-1001 : 3320 nets have [3 - 5] pins
RUN-1001 : 813 nets have [6 - 10] pins
RUN-1001 : 310 nets have [11 - 20] pins
RUN-1001 : 274 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45798e+06, over cnt = 426(1%), over = 489, worst = 3
PHY-1002 : len = 1.45906e+06, over cnt = 292(0%), over = 331, worst = 3
PHY-1002 : len = 1.45657e+06, over cnt = 132(0%), over = 149, worst = 3
PHY-1002 : len = 1.4518e+06, over cnt = 70(0%), over = 76, worst = 2
PHY-1002 : len = 1.4295e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.070989s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (164.9%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 58.13, top10 = 52.50, top15 = 47.50.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 31 out of 7886 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 742 to 8
PHY-1001 : End pin swap;  0.409035s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.3%)

PHY-1001 : End global routing;  4.911058s wall, 5.656250s user + 0.000000s system = 5.656250s CPU (115.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 95728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.160574s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 112536, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 1.011471s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (102.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 112512, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.013792s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 112512, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.010632s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 112512, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.008980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 112488, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.011551s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (270.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 112488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.013254s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.20582e+06, over cnt = 928(0%), over = 933, worst = 2
PHY-1001 : End Routed; 29.817527s wall, 51.140625s user + 0.515625s system = 51.656250s CPU (173.2%)

PHY-1001 : Update timing.....
PHY-1001 : 2523/7646(32%) critical/total net(s), WNS -3.344ns, TNS -993.226ns, False end point 648.
PHY-1001 : End update timing;  2.244480s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (100.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.21314e+06, over cnt = 465(0%), over = 469, worst = 2
PHY-1001 : End DR Iter 1; 2.916590s wall, 3.734375s user + 0.015625s system = 3.750000s CPU (128.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.21733e+06, over cnt = 111(0%), over = 111, worst = 1
PHY-1001 : End DR Iter 2; 1.825049s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (107.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.21846e+06, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 3; 0.864915s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (99.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.219e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 4; 0.289163s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.21913e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 5; 0.400740s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (97.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.21919e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 6; 0.708026s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (99.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.21919e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 1.270865s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (102.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 1.21919e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 8; 1.858254s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (101.7%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.21914e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 1; 0.557707s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (106.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.21907e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.21907e+06
PHY-1001 : End LB Iter 2; 0.542886s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (97.9%)

PHY-1001 : 4 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  49.640755s wall, 71.812500s user + 0.828125s system = 72.640625s CPU (146.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  54.968955s wall, 77.890625s user + 0.859375s system = 78.750000s CPU (143.3%)

RUN-1004 : used memory is 1265 MB, reserved memory is 1396 MB, peak memory is 1938 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        84
  #input                   21
  #output                  44
  #inout                   19

Utilization Statistics
#lut                     6911   out of  19600   35.26%
#reg                     1717   out of  19600    8.76%
#le                      6939
  #lut only              5222   out of   6939   75.26%
  #reg only                28   out of   6939    0.40%
  #lut&reg               1689   out of   6939   24.34%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       75   out of    188   39.89%
  #ireg                     0
  #oreg                    19
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         C4        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         F4        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         C3        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         F2        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         G3        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        R16        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        N12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      OREG    
      IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      OREG    
   IO_READ[7]        INOUT        H16        LVCMOS33           8            N/A        NONE    
   IO_READ[6]        INOUT         R3        LVCMOS33           8            N/A        NONE    
   IO_READ[5]        INOUT         M2        LVCMOS33           8            N/A        NONE    
   IO_READ[4]        INOUT         K1        LVCMOS33           8            N/A        NONE    
   IO_READ[3]        INOUT        M12        LVCMOS33           8            N/A        NONE    
   IO_READ[2]        INOUT        T15        LVCMOS33           8           PULLUP      NONE    
   IO_READ[1]        INOUT         H5        LVCMOS33           8            N/A        NONE    
   IO_READ[0]        INOUT         E2        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6939  |6774   |137    |1736   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3089  
    #2         2       2027  
    #3         3       814   
    #4         4       479   
    #5        5-10     872   
    #6       11-50     506   
    #7       51-100     15   
  Average     3.81           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.443669s wall, 3.265625s user + 0.203125s system = 3.468750s CPU (100.7%)

RUN-1004 : used memory is 1267 MB, reserved memory is 1396 MB, peak memory is 1938 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 35, tpin num: 39157, tnet num: 7840, tinst num: 3762, tnode num: 44155, tedge num: 66178.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.351131s wall, 1.421875s user + 0.187500s system = 1.609375s CPU (119.1%)

RUN-1004 : used memory is 1274 MB, reserved memory is 1401 MB, peak memory is 1938 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
TMR-8503 ERROR: Error in DR GenerateObjects or GenerateNets.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  1.049787s wall, 1.218750s user + 0.406250s system = 1.625000s CPU (154.8%)

RUN-1004 : used memory is 1272 MB, reserved memory is 1399 MB, peak memory is 1938 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 95 in ../rtl/CortexM0_SoC.v(135)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 192 in ../rtl/CortexM0_SoC.v(215)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file AHBlite_GPIO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 95 in ../rtl/CortexM0_SoC.v(135)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 192 in ../rtl/CortexM0_SoC.v(215)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file AHBlite_GPIO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(1019)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(108)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(119)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(130)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(732)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(789)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_GPIO_READ in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(438)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(495)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(78)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.158170s wall, 3.484375s user + 0.406250s system = 3.890625s CPU (123.2%)

RUN-1004 : used memory is 963 MB, reserved memory is 1093 MB, peak memory is 1938 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO_READ[2]   LOCATION = T15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO_READ[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO_READ[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO_READ"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_GPIO_READ
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 75 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(479)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(438)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(510)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(78)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24656/1971 useful/useless nets, 23218/711 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3430 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24407/57 useful/useless nets, 23014/351 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24403/1 useful/useless nets, 23010/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 515 instances.
SYN-1015 : Optimize round 1, 541 better
SYN-1014 : Optimize round 2
SYN-1032 : 371/46 useful/useless nets, 207/14 useful/useless insts
SYN-1015 : Optimize round 2, 154 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21047/359 useful/useless nets, 20810/303 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3865 better
SYN-1014 : Optimize round 2
SYN-1032 : 20065/1 useful/useless nets, 19828/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20060/0 useful/useless nets, 19823/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.204910s wall, 5.078125s user + 0.296875s system = 5.375000s CPU (103.3%)

RUN-1004 : used memory is 973 MB, reserved memory is 1102 MB, peak memory is 1938 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        84
  #input                   21
  #output                  44
  #inout                   19

Gate Statistics
#Basic gates            20832
  #and                   9889
  #nand                     0
  #or                    2116
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6521
  #bufif1                   3
  #MX21                   598
  #FADD                     0
  #DFF                   1632
  #LATCH                    0
#MACRO_ADD                 25
#MACRO_EQ                 145
#MACRO_MULT                 1
#MACRO_MUX                292

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19200  |1632   |186    |
|  Interconncet |AHBlite_Interconnect |171    |12     |22     |
|  u_logic      |cortexm0ds_logic     |18477  |1301   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.296523s wall, 2.171875s user + 0.125000s system = 2.296875s CPU (100.0%)

RUN-1004 : used memory is 986 MB, reserved memory is 1114 MB, peak memory is 1938 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 76 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1116 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 25 instances.
SYN-1032 : 23231/34 useful/useless nets, 22286/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 208 instances.
SYN-2501 : Optimize round 1, 520 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20153/68 useful/useless nets, 19828/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20587/2 useful/useless nets, 20330/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21224/4 useful/useless nets, 20967/4 useful/useless insts
SYN-1032 : 23694/176 useful/useless nets, 22749/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 35, tpin num: 73509, tnet num: 23711, tinst num: 22751, tnode num: 101209, tedge num: 112524.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.286666s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.6%)

RUN-1004 : used memory is 1076 MB, reserved memory is 1215 MB, peak memory is 1938 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23711 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 593 (3.23), #lev = 13 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 588 (3.27), #lev = 13 (3.84)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1495 instances into 600 LUTs, name keeping = 64%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 97 (3.93), #lev = 6 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 103 (3.96), #lev = 6 (3.78)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 14860.89 sec
SYN-3001 : Mapper mapped 308 instances into 103 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (4.01), #lev = 21 (8.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5269 (3.89), #lev = 19 (7.74)
SYN-3001 : Logic optimization runtime opt =   1.21 sec, map = 14861.12 sec
SYN-3001 : Mapper mapped 18830 instances into 5269 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        84
  #input                   21
  #output                  44
  #inout                   19

LUT Statistics
#Total_luts              6341
  #lut4                  4159
  #lut5                  1811
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             371

Utilization Statistics
#lut                     6341   out of  19600   32.35%
#reg                     1612   out of  19600    8.22%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       76   out of    188   40.43%
  #ireg                     0
  #oreg                    19
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5970   |371    |1631   |37     |3      |
|  Interconncet |AHBlite_Interconnect |103    |0      |12     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5269   |173    |1300   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9017/0 useful/useless nets, 8084/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 300 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 97 adder to BLE ...
SYN-4008 : Packed 97 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 12 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1300 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  20.831232s wall, 20.656250s user + 0.218750s system = 20.875000s CPU (100.2%)

RUN-1004 : used memory is 1146 MB, reserved memory is 1238 MB, peak memory is 1938 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.980488s wall, 2.875000s user + 0.125000s system = 3.000000s CPU (100.7%)

RUN-1004 : used memory is 1154 MB, reserved memory is 1247 MB, peak memory is 1938 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7861 instances
RUN-1001 : 5970 luts, 1612 seqs, 99 mslices, 57 lslices, 76 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8355 nets
RUN-1001 : 4321 nets have 2 pins
RUN-1001 : 2922 nets have [3 - 5] pins
RUN-1001 : 692 nets have [6 - 10] pins
RUN-1001 : 228 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7859 instances, 5970 luts, 1612 seqs, 156 slices, 23 macros(156 instances: 99 mslices 57 lslices)
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 35, tpin num: 38050, tnet num: 8309, tinst num: 7859, tnode num: 43349, tedge num: 61683.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.105526s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.88532e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7859.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1321): len = 1.63175e+06, overlap = 90
PHY-3002 : Step(1322): len = 1.47069e+06, overlap = 91.25
PHY-3002 : Step(1323): len = 1.37409e+06, overlap = 97.4688
PHY-3002 : Step(1324): len = 1.27937e+06, overlap = 98.0938
PHY-3002 : Step(1325): len = 1.23586e+06, overlap = 113
PHY-3002 : Step(1326): len = 1.13803e+06, overlap = 136.375
PHY-3002 : Step(1327): len = 1.07926e+06, overlap = 142.594
PHY-3002 : Step(1328): len = 1.06429e+06, overlap = 143.094
PHY-3002 : Step(1329): len = 1.05598e+06, overlap = 146.063
PHY-3002 : Step(1330): len = 1.04732e+06, overlap = 143.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.9766e-05
PHY-3002 : Step(1331): len = 1.10217e+06, overlap = 129.75
PHY-3002 : Step(1332): len = 1.07278e+06, overlap = 123.344
PHY-3002 : Step(1333): len = 984981, overlap = 128.188
PHY-3002 : Step(1334): len = 916234, overlap = 110.813
PHY-3002 : Step(1335): len = 901091, overlap = 119
PHY-3002 : Step(1336): len = 893727, overlap = 121.406
PHY-3002 : Step(1337): len = 879804, overlap = 116.969
PHY-3002 : Step(1338): len = 869571, overlap = 112.156
PHY-3002 : Step(1339): len = 862881, overlap = 115.469
PHY-3002 : Step(1340): len = 842789, overlap = 113.375
PHY-3002 : Step(1341): len = 834470, overlap = 113.188
PHY-3002 : Step(1342): len = 829985, overlap = 110.938
PHY-3002 : Step(1343): len = 821976, overlap = 111.656
PHY-3002 : Step(1344): len = 813663, overlap = 119.844
PHY-3002 : Step(1345): len = 807449, overlap = 118.844
PHY-3002 : Step(1346): len = 801194, overlap = 113.281
PHY-3002 : Step(1347): len = 796047, overlap = 114.281
PHY-3002 : Step(1348): len = 789960, overlap = 112.469
PHY-3002 : Step(1349): len = 783168, overlap = 105.406
PHY-3002 : Step(1350): len = 776857, overlap = 107
PHY-3002 : Step(1351): len = 772605, overlap = 108.344
PHY-3002 : Step(1352): len = 766883, overlap = 109.188
PHY-3002 : Step(1353): len = 757273, overlap = 113.688
PHY-3002 : Step(1354): len = 750978, overlap = 111.438
PHY-3002 : Step(1355): len = 748377, overlap = 111.563
PHY-3002 : Step(1356): len = 728731, overlap = 111.625
PHY-3002 : Step(1357): len = 717020, overlap = 125.531
PHY-3002 : Step(1358): len = 714699, overlap = 128.344
PHY-3002 : Step(1359): len = 711357, overlap = 130.938
PHY-3002 : Step(1360): len = 705475, overlap = 128.156
PHY-3002 : Step(1361): len = 702264, overlap = 127.875
PHY-3002 : Step(1362): len = 698355, overlap = 131.344
PHY-3002 : Step(1363): len = 692868, overlap = 131.5
PHY-3002 : Step(1364): len = 687844, overlap = 137
PHY-3002 : Step(1365): len = 685594, overlap = 133.156
PHY-3002 : Step(1366): len = 680320, overlap = 130.375
PHY-3002 : Step(1367): len = 675570, overlap = 128.938
PHY-3002 : Step(1368): len = 672544, overlap = 129
PHY-3002 : Step(1369): len = 668526, overlap = 137.313
PHY-3002 : Step(1370): len = 659187, overlap = 140.063
PHY-3002 : Step(1371): len = 654948, overlap = 138.5
PHY-3002 : Step(1372): len = 652592, overlap = 136.781
PHY-3002 : Step(1373): len = 650726, overlap = 133.094
PHY-3002 : Step(1374): len = 644365, overlap = 127.031
PHY-3002 : Step(1375): len = 640725, overlap = 124.969
PHY-3002 : Step(1376): len = 637021, overlap = 126.75
PHY-3002 : Step(1377): len = 633105, overlap = 138.844
PHY-3002 : Step(1378): len = 628770, overlap = 143.375
PHY-3002 : Step(1379): len = 625553, overlap = 146.188
PHY-3002 : Step(1380): len = 620697, overlap = 146.188
PHY-3002 : Step(1381): len = 618278, overlap = 144.625
PHY-3002 : Step(1382): len = 615933, overlap = 145.656
PHY-3002 : Step(1383): len = 606770, overlap = 140.594
PHY-3002 : Step(1384): len = 604850, overlap = 134.906
PHY-3002 : Step(1385): len = 602818, overlap = 135.125
PHY-3002 : Step(1386): len = 600561, overlap = 134
PHY-3002 : Step(1387): len = 598572, overlap = 141.281
PHY-3002 : Step(1388): len = 595707, overlap = 143.063
PHY-3002 : Step(1389): len = 593063, overlap = 138.5
PHY-3002 : Step(1390): len = 589277, overlap = 145.406
PHY-3002 : Step(1391): len = 586208, overlap = 144.781
PHY-3002 : Step(1392): len = 583638, overlap = 143.063
PHY-3002 : Step(1393): len = 580730, overlap = 140.656
PHY-3002 : Step(1394): len = 576233, overlap = 140.469
PHY-3002 : Step(1395): len = 572943, overlap = 144.469
PHY-3002 : Step(1396): len = 571193, overlap = 144.469
PHY-3002 : Step(1397): len = 565650, overlap = 150.531
PHY-3002 : Step(1398): len = 561116, overlap = 148.656
PHY-3002 : Step(1399): len = 558292, overlap = 146.875
PHY-3002 : Step(1400): len = 557078, overlap = 149.219
PHY-3002 : Step(1401): len = 553643, overlap = 147.688
PHY-3002 : Step(1402): len = 551861, overlap = 147.688
PHY-3002 : Step(1403): len = 549588, overlap = 150
PHY-3002 : Step(1404): len = 547164, overlap = 157.875
PHY-3002 : Step(1405): len = 543456, overlap = 164.344
PHY-3002 : Step(1406): len = 539523, overlap = 157.125
PHY-3002 : Step(1407): len = 536819, overlap = 157.375
PHY-3002 : Step(1408): len = 534603, overlap = 157.875
PHY-3002 : Step(1409): len = 531778, overlap = 165.969
PHY-3002 : Step(1410): len = 526549, overlap = 151.031
PHY-3002 : Step(1411): len = 523861, overlap = 153.719
PHY-3002 : Step(1412): len = 521677, overlap = 153.875
PHY-3002 : Step(1413): len = 519854, overlap = 154.344
PHY-3002 : Step(1414): len = 517625, overlap = 159.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000119532
PHY-3002 : Step(1415): len = 519419, overlap = 144.813
PHY-3002 : Step(1416): len = 523269, overlap = 125.781
PHY-3002 : Step(1417): len = 527056, overlap = 121.563
PHY-3002 : Step(1418): len = 529609, overlap = 130.5
PHY-3002 : Step(1419): len = 532393, overlap = 127.219
PHY-3002 : Step(1420): len = 534308, overlap = 115.781
PHY-3002 : Step(1421): len = 537395, overlap = 105.281
PHY-3002 : Step(1422): len = 539757, overlap = 96.6563
PHY-3002 : Step(1423): len = 541715, overlap = 99.8125
PHY-3002 : Step(1424): len = 544515, overlap = 100.563
PHY-3002 : Step(1425): len = 546101, overlap = 105.25
PHY-3002 : Step(1426): len = 547801, overlap = 109.031
PHY-3002 : Step(1427): len = 549213, overlap = 87.6563
PHY-3002 : Step(1428): len = 553621, overlap = 84.2813
PHY-3002 : Step(1429): len = 554726, overlap = 74.25
PHY-3002 : Step(1430): len = 555293, overlap = 73.0938
PHY-3002 : Step(1431): len = 555923, overlap = 84.3438
PHY-3002 : Step(1432): len = 556294, overlap = 87.375
PHY-3002 : Step(1433): len = 556320, overlap = 82.7188
PHY-3002 : Step(1434): len = 555957, overlap = 68.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000234978
PHY-3002 : Step(1435): len = 557547, overlap = 66.125
PHY-3002 : Step(1436): len = 561865, overlap = 60.375
PHY-3002 : Step(1437): len = 567300, overlap = 64.5938
PHY-3002 : Step(1438): len = 569283, overlap = 64.0938
PHY-3002 : Step(1439): len = 570649, overlap = 63.375
PHY-3002 : Step(1440): len = 573009, overlap = 60.4375
PHY-3002 : Step(1441): len = 577382, overlap = 65.75
PHY-3002 : Step(1442): len = 579264, overlap = 60.5625
PHY-3002 : Step(1443): len = 580115, overlap = 60.625
PHY-3002 : Step(1444): len = 581473, overlap = 62.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022736s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (206.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.2747e+06, over cnt = 1650(4%), over = 2439, worst = 9
PHY-1002 : len = 1.28174e+06, over cnt = 1397(3%), over = 1894, worst = 9
PHY-1002 : len = 1.29596e+06, over cnt = 970(2%), over = 1237, worst = 8
PHY-1002 : len = 1.31454e+06, over cnt = 518(1%), over = 684, worst = 8
PHY-1002 : len = 1.32519e+06, over cnt = 325(0%), over = 458, worst = 8
PHY-1001 : End global iterations;  1.506776s wall, 2.109375s user + 0.046875s system = 2.156250s CPU (143.1%)

PHY-1001 : Congestion index: top1 = 86.88, top5 = 78.13, top10 = 71.88, top15 = 65.00.
PHY-3001 : End congestion estimation;  2.131435s wall, 2.718750s user + 0.078125s system = 2.796875s CPU (131.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.489866s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (105.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.56252e-05
PHY-3002 : Step(1445): len = 559095, overlap = 57.5625
PHY-3002 : Step(1446): len = 526065, overlap = 88.1875
PHY-3002 : Step(1447): len = 502722, overlap = 110.469
PHY-3002 : Step(1448): len = 486829, overlap = 118.125
PHY-3002 : Step(1449): len = 469168, overlap = 133.313
PHY-3002 : Step(1450): len = 444244, overlap = 161.188
PHY-3002 : Step(1451): len = 426945, overlap = 178.188
PHY-3002 : Step(1452): len = 410866, overlap = 200.375
PHY-3002 : Step(1453): len = 393723, overlap = 225.094
PHY-3002 : Step(1454): len = 385217, overlap = 235.063
PHY-3002 : Step(1455): len = 371455, overlap = 245.313
PHY-3002 : Step(1456): len = 362548, overlap = 252.125
PHY-3002 : Step(1457): len = 357949, overlap = 254.25
PHY-3002 : Step(1458): len = 354015, overlap = 248.438
PHY-3002 : Step(1459): len = 351360, overlap = 250.375
PHY-3002 : Step(1460): len = 348719, overlap = 250.938
PHY-3002 : Step(1461): len = 347037, overlap = 250.75
PHY-3002 : Step(1462): len = 347036, overlap = 250.594
PHY-3002 : Step(1463): len = 345757, overlap = 251.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.12504e-05
PHY-3002 : Step(1464): len = 357963, overlap = 225.406
PHY-3002 : Step(1465): len = 384319, overlap = 174.656
PHY-3002 : Step(1466): len = 382766, overlap = 174.313
PHY-3002 : Step(1467): len = 383420, overlap = 172.313
PHY-3002 : Step(1468): len = 384127, overlap = 168.656
PHY-3002 : Step(1469): len = 386810, overlap = 161.688
PHY-3002 : Step(1470): len = 389036, overlap = 155.844
PHY-3002 : Step(1471): len = 392586, overlap = 152.031
PHY-3002 : Step(1472): len = 395597, overlap = 149.313
PHY-3002 : Step(1473): len = 399055, overlap = 146.563
PHY-3002 : Step(1474): len = 400315, overlap = 141.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102501
PHY-3002 : Step(1475): len = 421769, overlap = 110.25
PHY-3002 : Step(1476): len = 438855, overlap = 89.0938
PHY-3002 : Step(1477): len = 441322, overlap = 78.625
PHY-3002 : Step(1478): len = 444826, overlap = 73.9375
PHY-3002 : Step(1479): len = 446156, overlap = 64.5313
PHY-3002 : Step(1480): len = 448975, overlap = 59.875
PHY-3002 : Step(1481): len = 450260, overlap = 57.3125
PHY-3002 : Step(1482): len = 451905, overlap = 57.125
PHY-3002 : Step(1483): len = 451653, overlap = 55.9063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000205002
PHY-3002 : Step(1484): len = 471122, overlap = 42.25
PHY-3002 : Step(1485): len = 484827, overlap = 31.75
PHY-3002 : Step(1486): len = 492548, overlap = 29.8125
PHY-3002 : Step(1487): len = 499731, overlap = 25.9688
PHY-3002 : Step(1488): len = 508080, overlap = 19.0313
PHY-3002 : Step(1489): len = 509249, overlap = 17.5625
PHY-3002 : Step(1490): len = 510113, overlap = 19.0313
PHY-3002 : Step(1491): len = 511391, overlap = 19.0625
PHY-3002 : Step(1492): len = 509224, overlap = 20.6563
PHY-3002 : Step(1493): len = 506376, overlap = 23.9688
PHY-3002 : Step(1494): len = 504630, overlap = 24.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000399543
PHY-3002 : Step(1495): len = 518618, overlap = 17.125
PHY-3002 : Step(1496): len = 525294, overlap = 14.5
PHY-3002 : Step(1497): len = 540141, overlap = 10.5625
PHY-3002 : Step(1498): len = 551987, overlap = 7.9375
PHY-3002 : Step(1499): len = 556110, overlap = 7.34375
PHY-3002 : Step(1500): len = 557876, overlap = 8.46875
PHY-3002 : Step(1501): len = 558042, overlap = 7.28125
PHY-3002 : Step(1502): len = 556549, overlap = 5.9375
PHY-3002 : Step(1503): len = 554883, overlap = 4.90625
PHY-3002 : Step(1504): len = 553564, overlap = 4.53125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000799086
PHY-3002 : Step(1505): len = 564884, overlap = 1.90625
PHY-3002 : Step(1506): len = 573013, overlap = 1.75
PHY-3002 : Step(1507): len = 581096, overlap = 1.75
PHY-3002 : Step(1508): len = 586376, overlap = 2.15625
PHY-3002 : Step(1509): len = 589672, overlap = 2.78125
PHY-3002 : Step(1510): len = 591225, overlap = 1.6875
PHY-3002 : Step(1511): len = 591101, overlap = 1.59375
PHY-3002 : Step(1512): len = 591560, overlap = 1.5625
PHY-3002 : Step(1513): len = 592415, overlap = 1.34375
PHY-3002 : Step(1514): len = 591137, overlap = 1.46875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00159817
PHY-3002 : Step(1515): len = 599246, overlap = 1.28125
PHY-3002 : Step(1516): len = 604500, overlap = 1.0625
PHY-3002 : Step(1517): len = 607664, overlap = 0.625
PHY-3002 : Step(1518): len = 611814, overlap = 0.4375
PHY-3002 : Step(1519): len = 614445, overlap = 0.125
PHY-3002 : Step(1520): len = 616565, overlap = 0.125
PHY-3002 : Step(1521): len = 617577, overlap = 0
PHY-3002 : Step(1522): len = 617108, overlap = 0
PHY-3002 : Step(1523): len = 616715, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44022e+06, over cnt = 530(1%), over = 693, worst = 5
PHY-1002 : len = 1.44326e+06, over cnt = 321(0%), over = 396, worst = 4
PHY-1002 : len = 1.44074e+06, over cnt = 196(0%), over = 240, worst = 4
PHY-1002 : len = 1.4401e+06, over cnt = 118(0%), over = 146, worst = 4
PHY-1002 : len = 1.4391e+06, over cnt = 83(0%), over = 103, worst = 4
PHY-1001 : End global iterations;  1.064235s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (179.1%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.88, top10 = 46.25, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.709150s wall, 2.562500s user + 0.000000s system = 2.562500s CPU (149.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.528937s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (97.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000911083
PHY-3002 : Step(1524): len = 610560, overlap = 14.0313
PHY-3002 : Step(1525): len = 600786, overlap = 9.0625
PHY-3002 : Step(1526): len = 590446, overlap = 9.53125
PHY-3002 : Step(1527): len = 578078, overlap = 8.03125
PHY-3002 : Step(1528): len = 568004, overlap = 7.90625
PHY-3002 : Step(1529): len = 560463, overlap = 10.9688
PHY-3002 : Step(1530): len = 554365, overlap = 7.0625
PHY-3002 : Step(1531): len = 546108, overlap = 11.5313
PHY-3002 : Step(1532): len = 540547, overlap = 10.2813
PHY-3002 : Step(1533): len = 535865, overlap = 9.03125
PHY-3002 : Step(1534): len = 531401, overlap = 9.78125
PHY-3002 : Step(1535): len = 526288, overlap = 11.3438
PHY-3002 : Step(1536): len = 523749, overlap = 11.25
PHY-3002 : Step(1537): len = 521270, overlap = 10.4063
PHY-3002 : Step(1538): len = 518124, overlap = 12.5625
PHY-3002 : Step(1539): len = 515979, overlap = 10.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00182217
PHY-3002 : Step(1540): len = 522803, overlap = 9.9375
PHY-3002 : Step(1541): len = 529374, overlap = 6.125
PHY-3002 : Step(1542): len = 533364, overlap = 6.5625
PHY-3002 : Step(1543): len = 535842, overlap = 6.40625
PHY-3002 : Step(1544): len = 537041, overlap = 6.34375
PHY-3002 : Step(1545): len = 539446, overlap = 6.53125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00342816
PHY-3002 : Step(1546): len = 544432, overlap = 4.96875
PHY-3002 : Step(1547): len = 549433, overlap = 4.5625
PHY-3002 : Step(1548): len = 553192, overlap = 3.625
PHY-3002 : Step(1549): len = 558309, overlap = 3.25
PHY-3002 : Step(1550): len = 559545, overlap = 3.15625
PHY-3002 : Step(1551): len = 560590, overlap = 3.25
PHY-3002 : Step(1552): len = 563444, overlap = 2.46875
PHY-3002 : Step(1553): len = 566410, overlap = 2.5
PHY-3002 : Step(1554): len = 566807, overlap = 2.15625
PHY-3002 : Step(1555): len = 567454, overlap = 2.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00653456
PHY-3002 : Step(1556): len = 570048, overlap = 2.28125
PHY-3002 : Step(1557): len = 571992, overlap = 1.875
PHY-3002 : Step(1558): len = 573427, overlap = 2.28125
PHY-3002 : Step(1559): len = 576871, overlap = 1.78125
PHY-3002 : Step(1560): len = 579125, overlap = 1.6875
PHY-3002 : Step(1561): len = 580751, overlap = 1.5
PHY-3002 : Step(1562): len = 582590, overlap = 1.4375
PHY-3002 : Step(1563): len = 584731, overlap = 1.125
PHY-3002 : Step(1564): len = 586237, overlap = 1.28125
PHY-3002 : Step(1565): len = 587080, overlap = 1.1875
PHY-3002 : Step(1566): len = 587923, overlap = 1.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0121935
PHY-3002 : Step(1567): len = 588906, overlap = 1.03125
PHY-3002 : Step(1568): len = 590844, overlap = 1.125
PHY-3002 : Step(1569): len = 592672, overlap = 1.53125
PHY-3002 : Step(1570): len = 593601, overlap = 1.59375
PHY-3002 : Step(1571): len = 595378, overlap = 1.625
PHY-3002 : Step(1572): len = 596825, overlap = 1.5
PHY-3002 : Step(1573): len = 598259, overlap = 1.3125
PHY-3002 : Step(1574): len = 599022, overlap = 1.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0202079
PHY-3002 : Step(1575): len = 599679, overlap = 0.90625
PHY-3002 : Step(1576): len = 601487, overlap = 1.09375
PHY-3002 : Step(1577): len = 603311, overlap = 1.0625
PHY-3002 : Step(1578): len = 603880, overlap = 1.03125
PHY-3002 : Step(1579): len = 604985, overlap = 0.96875
PHY-3002 : Step(1580): len = 606207, overlap = 1.125
PHY-3002 : Step(1581): len = 607208, overlap = 1.0625
PHY-3002 : Step(1582): len = 608090, overlap = 1.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 87.66 peak overflow 1.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44461e+06, over cnt = 354(1%), over = 407, worst = 3
PHY-1002 : len = 1.4462e+06, over cnt = 217(0%), over = 235, worst = 2
PHY-1002 : len = 1.44531e+06, over cnt = 151(0%), over = 161, worst = 2
PHY-1002 : len = 1.44398e+06, over cnt = 99(0%), over = 107, worst = 2
PHY-1002 : len = 1.4386e+06, over cnt = 71(0%), over = 77, worst = 2
PHY-1001 : End global iterations;  1.057428s wall, 2.000000s user + 0.015625s system = 2.015625s CPU (190.6%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 50.00, top10 = 45.00, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.717734s wall, 2.656250s user + 0.015625s system = 2.671875s CPU (155.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.499744s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (103.2%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 76 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7757 has valid locations, 162 needs to be replaced
PHY-3001 : design contains 8000 instances, 5988 luts, 1735 seqs, 156 slices, 23 macros(156 instances: 99 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 627823
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37475e+06, over cnt = 413(1%), over = 494, worst = 3
PHY-1002 : len = 1.37622e+06, over cnt = 231(0%), over = 262, worst = 3
PHY-1002 : len = 1.37578e+06, over cnt = 136(0%), over = 154, worst = 3
PHY-1002 : len = 1.37463e+06, over cnt = 72(0%), over = 84, worst = 3
PHY-1002 : len = 1.37216e+06, over cnt = 49(0%), over = 60, worst = 3
PHY-1001 : End global iterations;  1.027160s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (162.8%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 45.63, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.433694s wall, 3.093750s user + 0.000000s system = 3.093750s CPU (127.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8450 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.493455s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1583): len = 627038, overlap = 0
PHY-3002 : Step(1584): len = 627038, overlap = 0
PHY-3002 : Step(1585): len = 626690, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37106e+06, over cnt = 98(0%), over = 110, worst = 3
PHY-1002 : len = 1.37127e+06, over cnt = 59(0%), over = 70, worst = 3
PHY-1002 : len = 1.37106e+06, over cnt = 46(0%), over = 57, worst = 3
PHY-1002 : len = 1.37096e+06, over cnt = 43(0%), over = 54, worst = 3
PHY-1002 : len = 1.37084e+06, over cnt = 36(0%), over = 47, worst = 3
PHY-1001 : End global iterations;  0.640814s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.0%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.00, top10 = 45.63, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.209836s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8450 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.527816s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00754775
PHY-3002 : Step(1586): len = 626437, overlap = 1.125
PHY-3002 : Step(1587): len = 626437, overlap = 1.125
PHY-3001 : Final: Len = 626437, Over = 1.125
PHY-3001 : End incremental placement;  4.989862s wall, 5.796875s user + 0.015625s system = 5.812500s CPU (116.5%)

OPT-1001 : End high-fanout net optimization;  7.846550s wall, 9.625000s user + 0.031250s system = 9.656250s CPU (123.1%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37426e+06, over cnt = 424(1%), over = 496, worst = 3
PHY-1002 : len = 1.37594e+06, over cnt = 248(0%), over = 275, worst = 2
PHY-1002 : len = 1.3751e+06, over cnt = 138(0%), over = 148, worst = 2
PHY-1002 : len = 1.37413e+06, over cnt = 77(0%), over = 82, worst = 2
PHY-1002 : len = 1.37071e+06, over cnt = 52(0%), over = 57, worst = 2
PHY-1001 : End global iterations;  1.026613s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (178.1%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.00, top10 = 45.63, top15 = 42.50.
OPT-1001 : End congestion update;  1.663286s wall, 2.437500s user + 0.015625s system = 2.453125s CPU (147.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8450 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.441181s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (95.6%)

OPT-1001 : Start: WNS 946 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1796 TNS 0 NUM_FEPS 0 with 10 cells processed and 5116 slack improved
OPT-1001 : Iter 2: improved WNS 2112 TNS 0 NUM_FEPS 0 with 16 cells processed and 9850 slack improved
OPT-1001 : Iter 3: improved WNS 2392 TNS 0 NUM_FEPS 0 with 12 cells processed and 6084 slack improved
OPT-1001 : Iter 4: improved WNS 2546 TNS 0 NUM_FEPS 0 with 18 cells processed and 6987 slack improved
OPT-1001 : Iter 5: improved WNS 2735 TNS 0 NUM_FEPS 0 with 18 cells processed and 6642 slack improved
OPT-1001 : Iter 6: improved WNS 2946 TNS 0 NUM_FEPS 0 with 18 cells processed and 5373 slack improved
OPT-1001 : Iter 7: improved WNS 2946 TNS 0 NUM_FEPS 0 with 6 cells processed and 1250 slack improved
OPT-1001 : End global optimization;  3.862926s wall, 4.640625s user + 0.015625s system = 4.656250s CPU (120.5%)

OPT-1001 : End physical optimization;  11.721294s wall, 14.343750s user + 0.046875s system = 14.390625s CPU (122.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5988 LUT to BLE ...
SYN-4008 : Packed 5988 LUT and 709 SEQ to BLE.
SYN-4003 : Packing 1026 remaining SEQ's ...
SYN-4005 : Packed 998 SEQ with LUT/SLICE
SYN-4006 : 4284 single LUT's are left
SYN-4006 : 28 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6016/6296 primitive instances ...
PHY-3001 : End packing;  1.208762s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3791 instances
RUN-1001 : 1834 mslices, 1834 lslices, 76 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7974 nets
RUN-1001 : 3239 nets have 2 pins
RUN-1001 : 3324 nets have [3 - 5] pins
RUN-1001 : 812 nets have [6 - 10] pins
RUN-1001 : 312 nets have [11 - 20] pins
RUN-1001 : 284 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3789 instances, 3668 slices, 23 macros(156 instances: 99 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : After packing: Len = 653585, Over = 32.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43445e+06, over cnt = 383(1%), over = 461, worst = 3
PHY-1002 : len = 1.43586e+06, over cnt = 250(0%), over = 282, worst = 2
PHY-1002 : len = 1.43582e+06, over cnt = 169(0%), over = 184, worst = 2
PHY-1002 : len = 1.43305e+06, over cnt = 100(0%), over = 107, worst = 2
PHY-1002 : len = 1.43262e+06, over cnt = 78(0%), over = 84, worst = 2
PHY-1001 : End global iterations;  1.016416s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (156.8%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 52.50, top10 = 47.50, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.966031s wall, 3.546875s user + 0.015625s system = 3.562500s CPU (120.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.739154s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (103.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000220611
PHY-3002 : Step(1588): len = 632826, overlap = 34.5
PHY-3002 : Step(1589): len = 620809, overlap = 37.75
PHY-3002 : Step(1590): len = 612176, overlap = 42.5
PHY-3002 : Step(1591): len = 603676, overlap = 47
PHY-3002 : Step(1592): len = 597428, overlap = 53.25
PHY-3002 : Step(1593): len = 590982, overlap = 54.5
PHY-3002 : Step(1594): len = 584392, overlap = 61
PHY-3002 : Step(1595): len = 578644, overlap = 66
PHY-3002 : Step(1596): len = 574452, overlap = 66.75
PHY-3002 : Step(1597): len = 568102, overlap = 71.25
PHY-3002 : Step(1598): len = 564006, overlap = 73
PHY-3002 : Step(1599): len = 560153, overlap = 76.75
PHY-3002 : Step(1600): len = 558179, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000441222
PHY-3002 : Step(1601): len = 572452, overlap = 56.5
PHY-3002 : Step(1602): len = 576645, overlap = 54.5
PHY-3002 : Step(1603): len = 581620, overlap = 47.5
PHY-3002 : Step(1604): len = 587207, overlap = 45
PHY-3002 : Step(1605): len = 592769, overlap = 42.75
PHY-3002 : Step(1606): len = 595967, overlap = 40.5
PHY-3002 : Step(1607): len = 599882, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000872784
PHY-3002 : Step(1608): len = 611077, overlap = 32.5
PHY-3002 : Step(1609): len = 614920, overlap = 30
PHY-3002 : Step(1610): len = 618943, overlap = 26.75
PHY-3002 : Step(1611): len = 624815, overlap = 25.5
PHY-3002 : Step(1612): len = 628808, overlap = 22.5
PHY-3002 : Step(1613): len = 631635, overlap = 25
PHY-3002 : Step(1614): len = 635745, overlap = 21.25
PHY-3002 : Step(1615): len = 638729, overlap = 22.25
PHY-3002 : Step(1616): len = 639526, overlap = 20.5
PHY-3002 : Step(1617): len = 641716, overlap = 23.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00167707
PHY-3002 : Step(1618): len = 648129, overlap = 22.25
PHY-3002 : Step(1619): len = 651224, overlap = 18.25
PHY-3002 : Step(1620): len = 654435, overlap = 18
PHY-3002 : Step(1621): len = 657898, overlap = 17.25
PHY-3002 : Step(1622): len = 660400, overlap = 17.5
PHY-3002 : Step(1623): len = 662990, overlap = 16
PHY-3002 : Step(1624): len = 664310, overlap = 17
PHY-3002 : Step(1625): len = 667000, overlap = 15.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00313199
PHY-3002 : Step(1626): len = 670813, overlap = 13.75
PHY-3002 : Step(1627): len = 673963, overlap = 13.5
PHY-3002 : Step(1628): len = 676315, overlap = 10.5
PHY-3002 : Step(1629): len = 678995, overlap = 11
PHY-3002 : Step(1630): len = 681015, overlap = 10.75
PHY-3002 : Step(1631): len = 682902, overlap = 10.25
PHY-3002 : Step(1632): len = 684446, overlap = 11.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00532752
PHY-3002 : Step(1633): len = 686807, overlap = 9.5
PHY-3002 : Step(1634): len = 689578, overlap = 9
PHY-3002 : Step(1635): len = 691958, overlap = 10
PHY-3002 : Step(1636): len = 693350, overlap = 10.75
PHY-3002 : Step(1637): len = 695314, overlap = 10
PHY-3002 : Step(1638): len = 696627, overlap = 10
PHY-3002 : Step(1639): len = 698360, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.458349s wall, 1.640625s user + 1.265625s system = 2.906250s CPU (199.3%)

PHY-3001 : Trial Legalized: Len = 711614
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.5795e+06, over cnt = 409(1%), over = 452, worst = 3
PHY-1002 : len = 1.58028e+06, over cnt = 287(0%), over = 315, worst = 3
PHY-1002 : len = 1.57993e+06, over cnt = 199(0%), over = 219, worst = 3
PHY-1002 : len = 1.5749e+06, over cnt = 126(0%), over = 140, worst = 3
PHY-1002 : len = 1.56817e+06, over cnt = 77(0%), over = 83, worst = 2
PHY-1001 : End global iterations;  1.039133s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (160.9%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 56.25, top10 = 51.88, top15 = 46.88.
PHY-3001 : End congestion estimation;  1.712199s wall, 2.328125s user + 0.046875s system = 2.375000s CPU (138.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.503697s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000536219
PHY-3002 : Step(1640): len = 681140, overlap = 9.75
PHY-3002 : Step(1641): len = 669916, overlap = 10.25
PHY-3002 : Step(1642): len = 659870, overlap = 14
PHY-3002 : Step(1643): len = 653029, overlap = 20
PHY-3002 : Step(1644): len = 646391, overlap = 22.5
PHY-3002 : Step(1645): len = 640715, overlap = 26.5
PHY-3002 : Step(1646): len = 636040, overlap = 24.5
PHY-3002 : Step(1647): len = 632150, overlap = 22.5
PHY-3002 : Step(1648): len = 630230, overlap = 21.75
PHY-3002 : Step(1649): len = 627208, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054564s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.9%)

PHY-3001 : Legalized: Len = 635083, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019388s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.6%)

PHY-3001 : 16 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 635261, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40569e+06, over cnt = 408(1%), over = 484, worst = 3
PHY-1002 : len = 1.40706e+06, over cnt = 264(0%), over = 300, worst = 3
PHY-1002 : len = 1.40601e+06, over cnt = 158(0%), over = 174, worst = 2
PHY-1002 : len = 1.39726e+06, over cnt = 70(0%), over = 79, worst = 2
PHY-1002 : len = 1.39393e+06, over cnt = 32(0%), over = 36, worst = 2
PHY-1001 : End global iterations;  1.016485s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (152.2%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 56.88, top10 = 51.88, top15 = 46.88.
PHY-1001 : End incremental global routing;  1.639533s wall, 2.171875s user + 0.000000s system = 2.171875s CPU (132.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.495191s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (101.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.110703s wall, 3.656250s user + 0.031250s system = 3.687500s CPU (118.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40569e+06, over cnt = 408(1%), over = 484, worst = 3
PHY-1002 : len = 1.40706e+06, over cnt = 264(0%), over = 300, worst = 3
PHY-1002 : len = 1.40601e+06, over cnt = 158(0%), over = 174, worst = 2
PHY-1002 : len = 1.39726e+06, over cnt = 70(0%), over = 79, worst = 2
PHY-1002 : len = 1.39393e+06, over cnt = 32(0%), over = 36, worst = 2
PHY-1001 : End global iterations;  1.052090s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (160.4%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 56.88, top10 = 51.88, top15 = 46.88.
OPT-1001 : End congestion update;  1.687321s wall, 2.312500s user + 0.015625s system = 2.328125s CPU (138.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.445389s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (98.2%)

OPT-1001 : Start: WNS 1666 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 76 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3708 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3789 instances, 3668 slices, 23 macros(156 instances: 99 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 642700, Over = 0
PHY-3001 : End spreading;  0.018087s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.4%)

PHY-3001 : Final: Len = 642700, Over = 0
PHY-3001 : End incremental legalization;  0.181560s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.3%)

OPT-1001 : Iter 1: improved WNS 2510 TNS 0 NUM_FEPS 0 with 19 cells processed and 6957 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 76 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3708 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3789 instances, 3668 slices, 23 macros(156 instances: 99 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 645352, Over = 0
PHY-3001 : End spreading;  0.017988s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.9%)

PHY-3001 : Final: Len = 645352, Over = 0
PHY-3001 : End incremental legalization;  0.177950s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (158.1%)

OPT-1001 : Iter 2: improved WNS 3260 TNS 0 NUM_FEPS 0 with 12 cells processed and 4145 slack improved
OPT-1001 : End path based optimization;  6.525497s wall, 7.328125s user + 0.062500s system = 7.390625s CPU (113.3%)

OPT-1001 : End physical optimization;  9.639803s wall, 10.984375s user + 0.093750s system = 11.078125s CPU (114.9%)

RUN-1003 : finish command "place" in  52.951905s wall, 97.437500s user + 7.500000s system = 104.937500s CPU (198.2%)

RUN-1004 : used memory is 1209 MB, reserved memory is 1312 MB, peak memory is 1938 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        84
  #input                   21
  #output                  44
  #inout                   19

Utilization Statistics
#lut                     6953   out of  19600   35.47%
#reg                     1735   out of  19600    8.85%
#le                      6981
  #lut only              5246   out of   6981   75.15%
  #reg only                28   out of   6981    0.40%
  #lut&reg               1707   out of   6981   24.45%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       76   out of    188   40.43%
  #ireg                     0
  #oreg                    19
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SPI_IRQ         INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         M5        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT        G16        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        C13        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        A14        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         C4        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         F1        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         P8        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      OREG    
      IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      OREG    
   IO_READ[7]        INOUT        H16        LVCMOS33           8            N/A        NONE    
   IO_READ[6]        INOUT         J3        LVCMOS33           8            N/A        NONE    
   IO_READ[5]        INOUT         H2        LVCMOS33           8            N/A        NONE    
   IO_READ[4]        INOUT        J12        LVCMOS33           8            N/A        NONE    
   IO_READ[3]        INOUT         C9        LVCMOS33           8            N/A        NONE    
   IO_READ[2]        INOUT        T15        LVCMOS33           8           PULLUP      NONE    
   IO_READ[1]        INOUT         P4        LVCMOS33           8            N/A        NONE    
   IO_READ[0]        INOUT         N4        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6981  |6809   |144    |1754   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3791 instances
RUN-1001 : 1834 mslices, 1834 lslices, 76 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7974 nets
RUN-1001 : 3239 nets have 2 pins
RUN-1001 : 3324 nets have [3 - 5] pins
RUN-1001 : 812 nets have [6 - 10] pins
RUN-1001 : 312 nets have [11 - 20] pins
RUN-1001 : 284 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41762e+06, over cnt = 407(1%), over = 484, worst = 3
PHY-1002 : len = 1.41875e+06, over cnt = 266(0%), over = 307, worst = 3
PHY-1002 : len = 1.41581e+06, over cnt = 146(0%), over = 167, worst = 2
PHY-1002 : len = 1.40785e+06, over cnt = 91(0%), over = 104, worst = 2
PHY-1002 : len = 1.38086e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.038669s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (164.0%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 55.63, top10 = 50.00, top15 = 46.88.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 36 out of 7974 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 765 to 6
PHY-1001 : End pin swap;  0.394395s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (107.0%)

PHY-1001 : End global routing;  4.394428s wall, 5.062500s user + 0.015625s system = 5.078125s CPU (115.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 100128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.167461s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 116456, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.411627s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (98.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 116456, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.006158s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 116456, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.006421s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (243.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 116456, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 3; 0.006181s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 116456, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.006461s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 116456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.006061s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (257.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.19554e+06, over cnt = 881(0%), over = 886, worst = 2
PHY-1001 : End Routed; 33.450178s wall, 53.343750s user + 0.609375s system = 53.953125s CPU (161.3%)

PHY-1001 : Update timing.....
PHY-1001 : 2395/7727(30%) critical/total net(s), WNS -5.326ns, TNS -1735.632ns, False end point 647.
PHY-1001 : End update timing;  2.003986s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (101.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.20358e+06, over cnt = 383(0%), over = 387, worst = 2
PHY-1001 : End DR Iter 1; 1.908669s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (137.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.20626e+06, over cnt = 86(0%), over = 86, worst = 1
PHY-1001 : End DR Iter 2; 0.971111s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (112.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.20744e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 3; 0.168764s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.20769e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 4; 0.108852s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.20773e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.20773e+06
PHY-1001 : End DR Iter 5; 0.070183s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  43.949374s wall, 64.593750s user + 0.734375s system = 65.328125s CPU (148.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  48.755770s wall, 70.078125s user + 0.765625s system = 70.843750s CPU (145.3%)

RUN-1004 : used memory is 1310 MB, reserved memory is 1414 MB, peak memory is 1938 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        84
  #input                   21
  #output                  44
  #inout                   19

Utilization Statistics
#lut                     6953   out of  19600   35.47%
#reg                     1735   out of  19600    8.85%
#le                      6981
  #lut only              5246   out of   6981   75.15%
  #reg only                28   out of   6981    0.40%
  #lut&reg               1707   out of   6981   24.45%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       76   out of    188   40.43%
  #ireg                     0
  #oreg                    19
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SPI_IRQ         INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         M5        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT        G16        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        C13        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        A14        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         C4        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         F1        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         P8        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      OREG    
      IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      OREG    
   IO_READ[7]        INOUT        H16        LVCMOS33           8            N/A        NONE    
   IO_READ[6]        INOUT         J3        LVCMOS33           8            N/A        NONE    
   IO_READ[5]        INOUT         H2        LVCMOS33           8            N/A        NONE    
   IO_READ[4]        INOUT        J12        LVCMOS33           8            N/A        NONE    
   IO_READ[3]        INOUT         C9        LVCMOS33           8            N/A        NONE    
   IO_READ[2]        INOUT        T15        LVCMOS33           8           PULLUP      NONE    
   IO_READ[1]        INOUT         P4        LVCMOS33           8            N/A        NONE    
   IO_READ[0]        INOUT         N4        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6981  |6809   |144    |1754   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3161  
    #2         2       2023  
    #3         3       821   
    #4         4       480   
    #5        5-10     869   
    #6       11-50     520   
    #7       51-100     15   
  Average     3.79           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.605619s wall, 3.187500s user + 0.250000s system = 3.437500s CPU (95.3%)

RUN-1004 : used memory is 1311 MB, reserved memory is 1414 MB, peak memory is 1938 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 35, tpin num: 39422, tnet num: 7928, tinst num: 3789, tnode num: 44488, tedge num: 66538.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.298436s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (103.5%)

RUN-1004 : used memory is 1310 MB, reserved memory is 1414 MB, peak memory is 1938 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.329450s wall, 2.281250s user + 0.093750s system = 2.375000s CPU (102.0%)

RUN-1004 : used memory is 1672 MB, reserved memory is 1784 MB, peak memory is 1938 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3791
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7974, pip num: 95642
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3061 valid insts, and 252989 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  13.932334s wall, 94.562500s user + 0.140625s system = 94.703125s CPU (679.7%)

RUN-1004 : used memory is 1781 MB, reserved memory is 1883 MB, peak memory is 1938 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.462011s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (101.5%)

RUN-1004 : used memory is 1589 MB, reserved memory is 1964 MB, peak memory is 1938 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.168901s wall, 0.250000s user + 0.093750s system = 0.343750s CPU (4.8%)

RUN-1004 : used memory is 1620 MB, reserved memory is 1996 MB, peak memory is 1938 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.119572s wall, 1.812500s user + 0.156250s system = 1.968750s CPU (21.6%)

RUN-1004 : used memory is 1578 MB, reserved memory is 1954 MB, peak memory is 1938 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.668976s wall, 1.671875s user + 0.046875s system = 1.718750s CPU (103.0%)

RUN-1004 : used memory is 1612 MB, reserved memory is 1987 MB, peak memory is 1938 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.975129s wall, 0.265625s user + 0.187500s system = 0.453125s CPU (6.5%)

RUN-1004 : used memory is 1620 MB, reserved memory is 1996 MB, peak memory is 1938 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.131101s wall, 2.062500s user + 0.234375s system = 2.296875s CPU (25.2%)

RUN-1004 : used memory is 1578 MB, reserved memory is 1954 MB, peak memory is 1938 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.508359s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (104.6%)

RUN-1004 : used memory is 1612 MB, reserved memory is 1987 MB, peak memory is 1938 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.998232s wall, 0.187500s user + 0.109375s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 1620 MB, reserved memory is 1996 MB, peak memory is 1938 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.985723s wall, 1.890625s user + 0.203125s system = 2.093750s CPU (23.3%)

RUN-1004 : used memory is 1578 MB, reserved memory is 1954 MB, peak memory is 1938 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.227156s wall, 1.796875s user + 0.187500s system = 1.984375s CPU (89.1%)

RUN-1004 : used memory is 342 MB, reserved memory is 2011 MB, peak memory is 1938 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.168069s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (5.4%)

RUN-1004 : used memory is 367 MB, reserved memory is 2019 MB, peak memory is 1938 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.894618s wall, 2.265625s user + 0.250000s system = 2.515625s CPU (25.4%)

RUN-1004 : used memory is 325 MB, reserved memory is 1977 MB, peak memory is 1938 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.465340s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (102.4%)

RUN-1004 : used memory is 364 MB, reserved memory is 2012 MB, peak memory is 1938 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.042864s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 372 MB, reserved memory is 2021 MB, peak memory is 1938 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.005725s wall, 1.859375s user + 0.093750s system = 1.953125s CPU (21.7%)

RUN-1004 : used memory is 330 MB, reserved memory is 1978 MB, peak memory is 1938 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.561865s wall, 1.593750s user + 0.078125s system = 1.671875s CPU (107.0%)

RUN-1004 : used memory is 366 MB, reserved memory is 2012 MB, peak memory is 1938 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.986509s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (2.7%)

RUN-1004 : used memory is 374 MB, reserved memory is 2021 MB, peak memory is 1938 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.037156s wall, 1.906250s user + 0.109375s system = 2.015625s CPU (22.3%)

RUN-1004 : used memory is 332 MB, reserved memory is 1979 MB, peak memory is 1938 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.480747s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (100.2%)

RUN-1004 : used memory is 369 MB, reserved memory is 2013 MB, peak memory is 1938 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.165370s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (3.1%)

RUN-1004 : used memory is 377 MB, reserved memory is 2021 MB, peak memory is 1938 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.133737s wall, 1.734375s user + 0.093750s system = 1.828125s CPU (20.0%)

RUN-1004 : used memory is 335 MB, reserved memory is 1979 MB, peak memory is 1938 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.430929s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (101.6%)

RUN-1004 : used memory is 364 MB, reserved memory is 2013 MB, peak memory is 1938 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.233749s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (4.3%)

RUN-1004 : used memory is 373 MB, reserved memory is 2022 MB, peak memory is 1938 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.170976s wall, 1.765625s user + 0.125000s system = 1.890625s CPU (20.6%)

RUN-1004 : used memory is 331 MB, reserved memory is 1980 MB, peak memory is 1938 MB
GUI-1001 : Download success!
