{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.07192,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.08483,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0280813,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0191086,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00952581,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0191086,
	"finish__design__instance__count__class:buffer": 688,
	"finish__design__instance__area__class:buffer": 621.376,
	"finish__design__instance__count__class:clock_buffer": 17,
	"finish__design__instance__area__class:clock_buffer": 22.61,
	"finish__design__instance__count__class:timing_repair_buffer": 162,
	"finish__design__instance__area__class:timing_repair_buffer": 139.384,
	"finish__design__instance__count__class:inverter": 108,
	"finish__design__instance__area__class:inverter": 59.584,
	"finish__design__instance__count__class:clock_inverter": 15,
	"finish__design__instance__area__class:clock_inverter": 30.058,
	"finish__design__instance__count__class:sequential_cell": 181,
	"finish__design__instance__area__class:sequential_cell": 836.038,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1844,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2352.5,
	"finish__design__instance__count": 3015,
	"finish__design__instance__area": 4061.55,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.10787,
	"finish__clock__skew__setup": 0.0134874,
	"finish__clock__skew__hold": 0.0134874,
	"finish__timing__drv__max_slew_limit": 0.662871,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.709943,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00193051,
	"finish__power__switching__total": 0.000930156,
	"finish__power__leakage__total": 9.34739e-05,
	"finish__power__total": 0.00295414,
	"finish__design__io": 1107,
	"finish__design__die__area": 64882.3,
	"finish__design__core__area": 63632.5,
	"finish__design__instance__count": 3557,
	"finish__design__instance__area": 4205.73,
	"finish__design__instance__count__stdcell": 3557,
	"finish__design__instance__area__stdcell": 4205.73,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.066094,
	"finish__design__instance__utilization__stdcell": 0.066094,
	"finish__design__rows": 180,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 180,
	"finish__design__sites": 239220,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 239220,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}