// Seed: 2698750176
module module_0 (
    input  tri1 id_0,
    output wire id_1,
    input  wand id_2
    , id_4
);
  wire id_5 = id_5;
  assign id_4[1] = id_0;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    output tri id_8,
    output logic id_9,
    output logic id_10,
    output tri1 id_11,
    input uwire id_12,
    input wire id_13,
    input wand id_14,
    output tri0 id_15,
    input tri id_16,
    output tri0 id_17,
    output tri1 id_18,
    input wor id_19,
    input tri0 id_20,
    input logic id_21,
    output wire id_22,
    input wand id_23,
    output tri0 id_24,
    output supply0 id_25,
    output logic id_26
);
  module_0(
      id_20, id_11, id_14
  );
  reg id_28;
  supply1 id_29 = 1'b0;
  initial begin
    id_10 <= 1 >= 1;
    if (id_13)
      if ((id_23) && id_28 == 1)
        if (1'b0) id_9 <= 1;
        else if (1) id_28 <= ~(1'b0 * 1 < 1);
        else id_26 <= id_7 & id_19;
      else assert (1 || 1);
  end
  always id_26 <= #1 id_21;
  nor (
      id_25,
      id_14,
      id_6,
      id_1,
      id_4,
      id_12,
      id_13,
      id_3,
      id_23,
      id_20,
      id_0,
      id_7,
      id_21,
      id_19,
      id_16,
      id_2
  );
endmodule
