// Seed: 1508788782
module module_0 (
    output wire id_0,
    input wire module_0,
    input tri0 id_2,
    output wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    output wor id_6,
    output supply1 id_7
);
  wire id_9;
  assign id_9 = id_9;
  assign id_4 = 1;
  static logic [1 : ""] id_10;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd85
) (
    input tri0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wor _id_3,
    output uwire id_4,
    input wor id_5,
    output uwire id_6,
    output wire id_7
    , id_12,
    input wor id_8,
    input tri1 id_9,
    output supply0 id_10
);
  wire [id_3 : 1] id_13;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_8,
      id_1,
      id_6,
      id_7,
      id_4,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
