INFO     : Efinix FPGA Synthesis.
INFO     : Version: 2024.1.163
INFO     : Compiled: Jun 25 2024.
INFO     : 
INFO     : Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.

INFO     : Reading project database "C:/Efinity/Embedded/Lab1/Lab1.xml"
INFO     : Analyzing Verilog file 'C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(8): compiling module 'EFX_IBUF' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(16): compiling module 'EFX_OBUF' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(23): compiling module 'EFX_IO_BUF' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(33): compiling module 'EFX_CLKOUT' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(41): compiling module 'EFX_IREG' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(51): compiling module 'EFX_OREG' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(60): compiling module 'EFX_IOREG' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(75): compiling module 'EFX_IDDIO' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(87): compiling module 'EFX_ODDIO' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(99): compiling module 'EFX_GPIO_V1' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(124): compiling module 'EFX_GPIO_V2' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(149): compiling module 'EFX_GPIO_V3' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(187): compiling module 'EFX_PLL_V1' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(206): compiling module 'EFX_PLL_V2' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(232): compiling module 'EFX_PLL_V3' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v(267): compiling module 'EFX_OSC_V1' [VERI-1018]
INFO     : Reading project database "C:/Efinity/Embedded/Lab1/Lab1.xml"
INFO     : ***** Beginning Analysis ... *****
INFO     : default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" [VHDL-1504]
INFO     : Analyzing Verilog file 'C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'C:\Efinity\Embedded\Lab1\top.v' [VERI-1482]
INFO     : Analyzing Verilog file 'C:/Efinity/Embedded/Lab1\ip/soc\soc.v' [VERI-1482]
INFO     : Analysis took 0.0744451 seconds.
INFO     : 	Analysis took 0.078125 seconds (approximately) in total CPU time.
INFO     : Analysis virtual memory usage: begin = 55.172 MB, end = 58.62 MB, delta = 3.448 MB
INFO     : 	Analysis peak virtual memory usage = 58.62 MB
INFO     : Analysis resident set memory usage: begin = 58.164 MB, end = 63.592 MB, delta = 5.428 MB
INFO     : 	Analysis peak resident set memory usage = 63.596 MB
INFO     : ***** Ending Analysis ... *****
INFO     : ***** Beginning Elaboration ... *****
WARNING  : C:\Efinity\Embedded\Lab1\top.v(94): port 'userInterruptA' is not connected on this instance [VERI-2435]
WARNING  : C:\Efinity\Embedded\Lab1\top.v(94): port 'io_apbSlave_0_PADDR' remains unconnected for this instance [VERI-1927]
INFO     : C:\Efinity\Embedded\Lab1\top.v(20): compiling module 'top_soc' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(49): compiling module 'soc' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(134): compiling module 'EfxSapphireSoc_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(9834): compiling module 'BufferCC_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(9810): compiling module 'BufferCC_1_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(5291): compiling module 'VexRiscv_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(6430): extracting RAM for identifier 'RegFilePlugin_regFile' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(11271): compiling module 'StreamFifoLowLatency_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(12038): compiling module 'EfxCPUSp1_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(12109): compiling module 'EfxCPUSp2_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
WARNING  : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(5916): net 'IBusSimplePlugin_rspJoin_fetchRsp_isRvc' does not have a driver [VDB-1002]
WARNING  : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(6005): net 'CsrPlugin_mtvec_mode[1]' does not have a driver [VDB-1002]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(5272): compiling module 'BufferCC_2_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(5061): compiling module 'JtagBridgeNoTap_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(11199): compiling module 'FlowCCByToggle_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
WARNING  : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(11232): system function call 'urandom' is not supported [VERI-1141]
WARNING  : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(11233): system function call 'urandom' is not supported [VERI-1141]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(11988): compiling module 'BufferCC_4_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
WARNING  : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(12000): system function call 'urandom' is not supported [VERI-1141]
WARNING  : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(12001): system function call 'urandom' is not supported [VERI-1141]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(4974): compiling module 'SystemDebugger_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(4950): compiling module 'BufferCC_3_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(4814): compiling module 'BmbArbiter_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(11102): compiling module 'StreamArbiter_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(4774): compiling module 'BmbDecoder_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(4519): compiling module 'BmbDecoder_1_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(4365): compiling module 'BmbDecoder_2_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(4248): compiling module 'BmbOnChipRam_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(4284): extracting RAM for identifier 'ram_symbol0' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(4285): extracting RAM for identifier 'ram_symbol1' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(4286): extracting RAM for identifier 'ram_symbol2' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(4287): extracting RAM for identifier 'ram_symbol3' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(3807): compiling module 'BmbDecoder_3_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(3608): compiling module 'BmbClint_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(3105): compiling module 'BmbUartCtrl_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(10973): compiling module 'UartCtrl_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(11748): compiling module 'UartCtrlTx_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(11454): compiling module 'UartCtrlRx_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(12014): compiling module 'BufferCC_5_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(10822): compiling module 'StreamFifo_2_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(10866): extracting RAM for identifier 'logic_ram' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(2617): compiling module 'BmbSpiXdrMasterCtrl_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(10173): compiling module 'TopLevel_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(10009): compiling module 'StreamFifo_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(10061): extracting RAM for identifier 'logic_ram' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(9858): compiling module 'StreamFifo_1_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(9902): extracting RAM for identifier 'logic_ram' [VERI-2571]
INFO     : C:/Efinity/Embedded/Lab1\ip/soc\soc.v(2455): compiling module 'BmbToApb3Bridge_0590a2205227485e88e735c2d5bb0f8f' [VERI-1018]
WARNING  : C:\Efinity\Embedded\Lab1\top.v(64): input port 'jtagCtrl_update' remains unconnected for this instance [VDB-1053]
INFO     : Elaboration took 0.318289 seconds.
INFO     : 	Elaboration took 0.28125 seconds (approximately) in total CPU time.
INFO     : Elaboration virtual memory usage: begin = 58.62 MB, end = 97.3 MB, delta = 38.68 MB
INFO     : 	Elaboration peak virtual memory usage = 97.3 MB
INFO     : Elaboration resident set memory usage: begin = 63.604 MB, end = 101.428 MB, delta = 37.824 MB
INFO     : 	Elaboration peak resident set memory usage = 101.432 MB
INFO     : ***** Ending Elaboration ... *****
INFO     : ... Setting Synthesis Option: mode=speed
INFO     : ***** Beginning Reading Mapping Library ... *****
INFO     : Analyzing Verilog file 'C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(8): compiling module 'EFX_ADD' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(21): compiling module 'EFX_FF' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(38): compiling module 'EFX_COMB4' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(48): compiling module 'EFX_GBUFCE' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(57): compiling module 'EFX_LUT4' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(65): compiling module 'EFX_MULT' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(100): compiling module 'EFX_DSP48' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(156): compiling module 'EFX_DSP24' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(209): compiling module 'EFX_DSP12' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(262): compiling module 'EFX_RAM_4K' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(322): compiling module 'EFX_RAM_5K' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(394): compiling module 'EFX_DPRAM_5K' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(499): compiling module 'RAMB5' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(561): compiling module 'EFX_RAM_10K' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(653): compiling module 'EFX_RAM10' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(754): compiling module 'EFX_DPRAM10' [VERI-1018]
INFO     : C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v(884): compiling module 'EFX_SRL8' [VERI-1018]
INFO     : Reading Mapping Library took 0.0126429 seconds.
INFO     : 	Reading Mapping Library took 0.015625 seconds (approximately) in total CPU time.
INFO     : Reading Mapping Library virtual memory usage: begin = 98.776 MB, end = 98.776 MB, delta = 0 MB
INFO     : 	Reading Mapping Library peak virtual memory usage = 100.348 MB
INFO     : Reading Mapping Library resident set memory usage: begin = 103.108 MB, end = 103.12 MB, delta = 0.012 MB
INFO     : 	Reading Mapping Library peak resident set memory usage = 104.584 MB
INFO     : ***** Ending Reading Mapping Library ... *****
INFO     : ... Pre-synthesis checks begin
WARNING  : Removing redundant signal : pushPtr_valueNext[0]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:11294) [EFX-0200]
WARNING  : Removing redundant signal : popPtr_valueNext[0]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:11300) [EFX-0200]
WARNING  : Removing redundant signal : src2[31]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[30]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[29]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[28]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[27]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[26]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[25]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[24]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[23]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[22]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[21]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[20]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[19]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[18]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[17]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[16]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[15]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : Removing redundant signal : src2[14]. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:12112) [EFX-0200]
WARNING  : (The above message was generated too many times, subsequent similar messages will be muted.) [EFX-0200]
INFO     : Module Instance 'IBusSimplePlugin_rspJoin_rspBuffer_c' input pin 'io_flush' is tied to constant (=0). [EFX-0266]
WARNING  : Re-wiring to GND non-driven net 'IBusSimplePlugin_rspJoin_fetchRsp_isRvc'. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:5916) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'CsrPlugin_mtvec_mode[1]'. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:6005) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'CsrPlugin_mtvec_mode[0]'. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:6005) [EFX-0201]
INFO     : ... Memory 'RegFilePlugin_regFile' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:6430) [EFX-0677]
INFO     : Module Instance 'memory_arbiter' input pin 'io_inputs_0_payload_fragment_source[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'memory_arbiter' input pin 'io_inputs_1_payload_fragment_source[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'memory_arbiter' input pin 'io_inputs_1_payload_fragment_context[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'tx' input pin 'io_cts' is tied to constant (=0). [EFX-0266]
INFO     : ... Memory 'logic_ram' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:10866) [EFX-0677]
INFO     : Module Instance 'bridge_write_streamUnbuffered_queueWithOccupancy' input pin 'io_flush' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_uart_0_io_logic_uartCtrl_1_io_read_queueWithOccupancy' input pin 'io_flush' is tied to constant (=0). [EFX-0266]
INFO     : ... Memory 'logic_ram' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:10061) [EFX-0677]
INFO     : ... Memory 'logic_ram' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab1\ip/soc\soc.v:9902) [EFX-0677]
INFO     : Module Instance 'mapping_cmdLogic_streamUnbuffered_queueWithAvailability' input pin 'io_flush' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_spi_0_io_logic_ctrl_io_rsp_queueWithOccupancy' input pin 'io_flush' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[1]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[2]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[3]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[4]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[5]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[6]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[7]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[8]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[9]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[10]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[11]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[12]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[13]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[14]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[15]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[16]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[17]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[18]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[19]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[20]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[21]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[22]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[23]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[24]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[25]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[26]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[27]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[28]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[29]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[30]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_data[31]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_mask[0]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_mask[1]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_mask[2]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_bridge_bmb_arbiter' input pin 'io_inputs_1_cmd_payload_fragment_mask[3]' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'system_clint_logic' input pin 'io_stop' is tied to constant (=0). [EFX-0266]
WARNING  : Re-wiring to GND non-driven net 'soc_inst.jtagCtrl_update'. (C:\Efinity\Embedded\Lab1\top.v:64) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'soc_inst.jtagCtrl_reset'. (C:\Efinity\Embedded\Lab1\top.v:64) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'soc_inst.system_spi_0_io_data_2_read'. (C:\Efinity\Embedded\Lab1\top.v:64) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'soc_inst.system_spi_0_io_data_3_read'. (C:\Efinity\Embedded\Lab1\top.v:64) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'soc_inst.userInterruptA'. (C:\Efinity\Embedded\Lab1\top.v:64) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'soc_inst.io_apbSlave_0_PRDATA[31]'. (C:\Efinity\Embedded\Lab1\top.v:64) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'soc_inst.io_apbSlave_0_PRDATA[30]'. (C:\Efinity\Embedded\Lab1\top.v:64) [EFX-0201]
WARNING  : (The above message was generated too many times, subsequent similar messages will be muted.) [EFX-0201]
INFO     : ... Pre-synthesis checks end (Real time : 0s)
INFO     : ... NameSpace init begin
INFO     : ... NameSpace init end (Real time : 0s)
INFO     : ... Mapping design "top_soc"
INFO     : ... Hierarchical pre-synthesis "BufferCC_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BufferCC_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BufferCC_1_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BufferCC_1_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "StreamFifoLowLatency_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "StreamFifoLowLatency_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "EfxCPUSp1_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "EfxCPUSp1_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "EfxCPUSp2_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "EfxCPUSp2_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "VexRiscv_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "VexRiscv_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BufferCC_2_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BufferCC_2_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BufferCC_4_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BufferCC_4_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "FlowCCByToggle_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "FlowCCByToggle_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "JtagBridgeNoTap_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "JtagBridgeNoTap_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "SystemDebugger_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "SystemDebugger_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BufferCC_3_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BufferCC_3_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "StreamArbiter_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "StreamArbiter_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbArbiter_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BmbArbiter_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_1_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_1_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_2_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_2_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbOnChipRam_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BmbOnChipRam_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_3_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BmbDecoder_3_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbClint_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BmbClint_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "UartCtrlTx_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "UartCtrlTx_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BufferCC_5_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BufferCC_5_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "UartCtrlRx_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "UartCtrlRx_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "UartCtrl_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "UartCtrl_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "StreamFifo_2_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "StreamFifo_2_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbUartCtrl_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BmbUartCtrl_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "TopLevel_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "TopLevel_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "StreamFifo_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "StreamFifo_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "StreamFifo_1_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "StreamFifo_1_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbSpiXdrMasterCtrl_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BmbSpiXdrMasterCtrl_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "BmbToApb3Bridge_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "BmbToApb3Bridge_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "EfxSapphireSoc_0590a2205227485e88e735c2d5bb0f8f" begin
INFO     : ... Hierarchical pre-synthesis "EfxSapphireSoc_0590a2205227485e88e735c2d5bb0f8f" end (Real time : 1s)
INFO     : ... Hierarchical pre-synthesis "soc" begin
INFO     : ... Hierarchical pre-synthesis "soc" end (Real time : 0s)
INFO     : ... Hierarchical pre-synthesis "top_soc" begin
INFO     : ... Clock Enable Synthesis Performed on 241 flops.
INFO     : ... Hierarchical pre-synthesis "top_soc" end (Real time : 1s)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s)
INFO     : ... Flat synthesis begin
INFO     : ... Flat synthesis end (Real time : 0s)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s)
INFO     : ... Check and break combinational loops begin
INFO     : ... Check and break combinational loops end (Real time : 0s)
INFO     : ... Sequential Optimization begin
INFO     : ... Clock Network 'io_systemClk' with 2754 loads will be considered for sequential optimization.
INFO     : ... Clock Network 'jtag_inst1_TCK' with 43 loads will be considered for sequential optimization.
INFO     : ... Sequential Optimization deduced 279 equivalent points.
INFO     : ... Sequential Optimization end (Real time : 13s)
INFO     : ... Setup for logic synthesis begin
INFO     : ... Setup for logic synthesis end (Real time : 0s)
INFO     : ... LUT mapping begin
INFO     : ... LS, strategy: 3, nd: 3015, ed: 9627, lv: 8, pw: 6046.93
INFO     : ... LUT mapping end (Real time : 8s)
INFO     : ... Post-synthesis Verific netlist creation begin
INFO     : ... Post-synthesis Verific netlist creation end (Real time : 0s)
INFO     : ... Postmap Retiming Optimization begin
INFO     : ... Clock Network 'io_systemClk' with 2679 loads will be considered for retiming optimization.
INFO     : ... Clock Network 'jtag_inst1_TCK' with 43 loads will be considered for retiming optimization.
INFO     : ... Performed 0 retime moves.
INFO     : ... Postmap Retiming Optimization end (Real time : 11s)
INFO     : ... Post-synthesis Verific netlist unification/params processing begin
INFO     : ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
INFO     : ***** Beginning VDB Netlist Checker ... *****
INFO     : VDB Netlist Checker took 0.0550727 seconds.
INFO     : 	VDB Netlist Checker took 0.046875 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 148.128 MB, end = 148.128 MB, delta = 0 MB
INFO     : 	VDB Netlist Checker peak virtual memory usage = 195.696 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 154.792 MB, end = 154.852 MB, delta = 0.06 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 200.404 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Writing netlist 'top_soc' to Verilog file 'C:/Efinity/Embedded/Lab1/outflow/Lab1.map.v' [VDB-1030]
INFO     : Resource Summary 
INFO     : =============================== 
INFO     : EFX_ADD         : 	584
INFO     : EFX_LUT4        : 	3014
INFO     : EFX_MULT        : 	4
INFO     : EFX_FF          : 	2525
INFO     : EFX_RAM_5K      : 	16
INFO     : EFX_GBUFCE      : 	2
INFO     : =============================== 
