// Seed: 1079489058
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    output supply1 id_2
    , id_9,
    input tri id_3,
    input wire id_4,
    output wire id_5,
    output tri1 id_6,
    output tri id_7
);
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input wand id_2,
    output tri0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wor id_7
    , id_12,
    input tri0 id_8,
    input wand id_9,
    output tri id_10
);
  assign #id_13{1} = 1;
  assign id_3 = 1'b0 * id_6;
  wire id_14;
  wire id_15;
  initial assume (!id_14);
  module_0(
      id_5, id_6, id_4, id_6, id_9, id_4, id_4, id_4
  );
endmodule
