{"Source Block": ["oh/mio/hdl/mio_regs.v@115:137@HdlStmProcess", "   \n   //################################\n   //# CONFIG\n   //################################ \n\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       begin\n\t  config_reg[0]    <= DEF_EN;\n\t  config_reg[1]    <= DEF_EN;\n\t  config_reg[3:2]  <= DEF_MODE;   \n\t  config_reg[11:4] <= DEF_SIZE;\n\t  config_reg[12]   <= DEF_DDR;\n\t  config_reg[13]   <= DEF_MSB;   \n\t  config_reg[18:14]<= 'b0;\n       end\n     else if(config_write)\n       config_reg[18:0] <= data_in[18:0];\n\n   assign tx_en         = config_reg[0];          // tx enable\n   assign rx_en         = config_reg[1];          // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[123, "\t  config_reg[0]    <= DEF_EN;\n"], [124, "\t  config_reg[1]    <= DEF_EN;\n"], [125, "\t  config_reg[3:2]  <= DEF_MODE;   \n"], [126, "\t  config_reg[11:4] <= DEF_SIZE;\n"], [127, "\t  config_reg[12]   <= DEF_DDR;\n"], [128, "\t  config_reg[13]   <= DEF_MSB;   \n"], [129, "\t  config_reg[18:14]<= 'b0;\n"]], "Add": [[129, "\t  config_reg[18:0] <= DEF_CFG;\n"]]}}