Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 24 00:21:37 2024
| Host         : DESKTOP-MFGGA9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.507        0.000                      0                    1        0.531        0.000                      0                    1        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.507        0.000                      0                    1        0.531        0.000                      0                    1        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 RO/uscita_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RO/uscita_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.580ns (39.019%)  route 0.906ns (60.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.724     5.327    RO/clock
    SLICE_X0Y91          FDRE                                         r  RO/uscita_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  RO/uscita_reg[3]/Q
                         net (fo=2, routed)           0.906     6.689    RO/value_rom[3]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     6.813 r  RO/uscita[3]_i_1/O
                         net (fo=1, routed)           0.000     6.813    RO/uscita[3]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  RO/uscita_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.604    15.027    RO/clock
    SLICE_X0Y91          FDRE                                         r  RO/uscita_reg[3]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.029    15.320    RO/uscita_reg[3]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  8.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 RO/uscita_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RO/uscita_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.882%)  route 0.436ns (70.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.603     1.522    RO/clock
    SLICE_X0Y91          FDRE                                         r  RO/uscita_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RO/uscita_reg[3]/Q
                         net (fo=2, routed)           0.436     2.100    RO/value_rom[3]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.045     2.145 r  RO/uscita[3]_i_1/O
                         net (fo=1, routed)           0.000     2.145    RO/uscita[3]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  RO/uscita_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     2.041    RO/clock
    SLICE_X0Y91          FDRE                                         r  RO/uscita_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091     1.613    RO/uscita_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.531    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     RO/uscita_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     RO/uscita_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     RO/uscita_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     RO/uscita_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     RO/uscita_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     RO/uscita_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     RO/uscita_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     RO/uscita_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     RO/uscita_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     RO/uscita_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     RO/uscita_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     RO/uscita_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     RO/uscita_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RO/uscita_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.238ns  (logic 4.268ns (58.958%)  route 2.971ns (41.042%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.724     5.327    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  RO/uscita_reg[4]/Q
                         net (fo=1, routed)           0.499     6.244    M/value_rom[4]
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.296     6.540 r  M/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.472     9.012    led_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.565 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.565    led_out[2]
    J13                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO/uscita_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 4.238ns (59.058%)  route 2.938ns (40.942%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.724     5.327    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  RO/uscita_reg[1]/Q
                         net (fo=1, routed)           0.625     6.371    M/value_rom[1]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.299     6.670 r  M/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.313     8.983    led_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.503 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.503    led_out[0]
    H17                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO/uscita_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.059ns  (logic 4.367ns (61.858%)  route 2.692ns (38.142%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.724     5.327    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  RO/uscita_reg[7]/Q
                         net (fo=1, routed)           0.667     6.450    M/value_rom[7]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.152     6.602 r  M/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.025     8.627    led_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.759    12.386 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.386    led_out[3]
    N14                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO/uscita_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.850ns  (logic 4.115ns (60.075%)  route 2.735ns (39.925%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.724     5.327    RO/clock
    SLICE_X0Y91          FDRE                                         r  RO/uscita_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  RO/uscita_reg[3]/Q
                         net (fo=2, routed)           0.818     6.601    M/value_rom[3]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.725 r  M/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.642    led_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.177 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.177    led_out[1]
    K15                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RO/uscita_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.422ns (73.862%)  route 0.503ns (26.138%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.603     1.522    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RO/uscita_reg[2]/Q
                         net (fo=1, routed)           0.058     1.722    M/value_rom[2]
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.767 r  M/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.212    led_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.448 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.448    led_out[1]
    K15                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO/uscita_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.407ns (66.827%)  route 0.699ns (33.173%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.603     1.522    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RO/uscita_reg[0]/Q
                         net (fo=1, routed)           0.098     1.761    M/value_rom[0]
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.806 r  M/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.601     2.407    led_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.628 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.628    led_out[0]
    H17                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO/uscita_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.542ns (70.365%)  route 0.650ns (29.635%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.603     1.522    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  RO/uscita_reg[6]/Q
                         net (fo=1, routed)           0.161     1.812    M/value_rom[6]
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.096     1.908 r  M/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.396    led_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.318     3.714 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.714    led_out[3]
    N14                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO/uscita_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.439ns (63.978%)  route 0.810ns (36.022%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.603     1.522    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RO/uscita_reg[5]/Q
                         net (fo=1, routed)           0.137     1.800    M/value_rom[5]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  M/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.519    led_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.772 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.772    led_out[2]
    J13                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ingresso[3]
                            (input port)
  Destination:            RO/uscita_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.660ns  (logic 1.601ns (43.745%)  route 2.059ns (56.255%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ingresso[3] (IN)
                         net (fo=0)                   0.000     0.000    ingresso[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ingresso_IBUF[3]_inst/O
                         net (fo=8, routed)           2.059     3.536    RO/ingresso_IBUF[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.124     3.660 r  RO/uscita[7]_i_1/O
                         net (fo=1, routed)           0.000     3.660    RO/uscita[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.604     5.027    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[7]/C

Slack:                    inf
  Source:                 ingresso[3]
                            (input port)
  Destination:            RO/uscita_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.651ns  (logic 1.630ns (44.653%)  route 2.021ns (55.347%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ingresso[3] (IN)
                         net (fo=0)                   0.000     0.000    ingresso[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ingresso_IBUF[3]_inst/O
                         net (fo=8, routed)           2.021     3.498    RO/ingresso_IBUF[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.153     3.651 r  RO/uscita[6]_i_1/O
                         net (fo=1, routed)           0.000     3.651    RO/uscita[6]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.604     5.027    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[6]/C

Slack:                    inf
  Source:                 ingresso[3]
                            (input port)
  Destination:            RO/uscita_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.622ns  (logic 1.601ns (44.210%)  route 2.021ns (55.790%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ingresso[3] (IN)
                         net (fo=0)                   0.000     0.000    ingresso[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ingresso_IBUF[3]_inst/O
                         net (fo=8, routed)           2.021     3.498    RO/ingresso_IBUF[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  RO/uscita[5]_i_1/O
                         net (fo=1, routed)           0.000     3.622    RO/uscita[5]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.604     5.027    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[5]/C

Slack:                    inf
  Source:                 ingresso[2]
                            (input port)
  Destination:            RO/uscita_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.398ns  (logic 1.609ns (47.357%)  route 1.789ns (52.643%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  ingresso[2] (IN)
                         net (fo=0)                   0.000     0.000    ingresso[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  ingresso_IBUF[2]_inst/O
                         net (fo=8, routed)           1.789     3.274    RO/ingresso_IBUF[2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124     3.398 r  RO/uscita[3]_i_1/O
                         net (fo=1, routed)           0.000     3.398    RO/uscita[3]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  RO/uscita_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.604     5.027    RO/clock
    SLICE_X0Y91          FDRE                                         r  RO/uscita_reg[3]/C

Slack:                    inf
  Source:                 ingresso[3]
                            (input port)
  Destination:            RO/uscita_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 1.629ns (48.960%)  route 1.698ns (51.040%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ingresso[3] (IN)
                         net (fo=0)                   0.000     0.000    ingresso[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ingresso_IBUF[3]_inst/O
                         net (fo=8, routed)           1.698     3.175    RO/ingresso_IBUF[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.152     3.327 r  RO/uscita[4]_i_1/O
                         net (fo=1, routed)           0.000     3.327    RO/uscita[4]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.604     5.027    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[4]/C

Slack:                    inf
  Source:                 ingresso[3]
                            (input port)
  Destination:            RO/uscita_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.320ns  (logic 1.627ns (49.003%)  route 1.693ns (50.997%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ingresso[3] (IN)
                         net (fo=0)                   0.000     0.000    ingresso[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ingresso_IBUF[3]_inst/O
                         net (fo=8, routed)           1.693     3.170    RO/ingresso_IBUF[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.150     3.320 r  RO/uscita[1]_i_1/O
                         net (fo=1, routed)           0.000     3.320    RO/uscita[1]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.604     5.027    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[1]/C

Slack:                    inf
  Source:                 ingresso[3]
                            (input port)
  Destination:            RO/uscita_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.299ns  (logic 1.601ns (48.527%)  route 1.698ns (51.473%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ingresso[3] (IN)
                         net (fo=0)                   0.000     0.000    ingresso[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ingresso_IBUF[3]_inst/O
                         net (fo=8, routed)           1.698     3.175    RO/ingresso_IBUF[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.299 r  RO/uscita[2]_i_1/O
                         net (fo=1, routed)           0.000     3.299    RO/uscita[2]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.604     5.027    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[2]/C

Slack:                    inf
  Source:                 ingresso[3]
                            (input port)
  Destination:            RO/uscita_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 1.601ns (48.601%)  route 1.693ns (51.399%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ingresso[3] (IN)
                         net (fo=0)                   0.000     0.000    ingresso[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ingresso_IBUF[3]_inst/O
                         net (fo=8, routed)           1.693     3.170    RO/ingresso_IBUF[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.294 r  RO/uscita[0]_i_1/O
                         net (fo=1, routed)           0.000     3.294    RO/uscita[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.604     5.027    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[0]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            RO/uscita_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.441ns  (logic 1.486ns (60.857%)  route 0.956ns (39.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  rd_IBUF_inst/O
                         net (fo=8, routed)           0.956     2.441    RO/E[0]
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.604     5.027    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[0]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            RO/uscita_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.441ns  (logic 1.486ns (60.857%)  route 0.956ns (39.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  rd_IBUF_inst/O
                         net (fo=8, routed)           0.956     2.441    RO/E[0]
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.604     5.027    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            RO/uscita_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.254ns (40.884%)  route 0.367ns (59.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  rd_IBUF_inst/O
                         net (fo=8, routed)           0.367     0.620    RO/E[0]
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     2.041    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[0]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            RO/uscita_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.254ns (40.884%)  route 0.367ns (59.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  rd_IBUF_inst/O
                         net (fo=8, routed)           0.367     0.620    RO/E[0]
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     2.041    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[1]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            RO/uscita_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.254ns (40.884%)  route 0.367ns (59.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  rd_IBUF_inst/O
                         net (fo=8, routed)           0.367     0.620    RO/E[0]
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     2.041    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[2]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            RO/uscita_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.254ns (40.884%)  route 0.367ns (59.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  rd_IBUF_inst/O
                         net (fo=8, routed)           0.367     0.620    RO/E[0]
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     2.041    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[4]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            RO/uscita_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.254ns (40.884%)  route 0.367ns (59.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  rd_IBUF_inst/O
                         net (fo=8, routed)           0.367     0.620    RO/E[0]
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     2.041    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[5]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            RO/uscita_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.254ns (40.884%)  route 0.367ns (59.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  rd_IBUF_inst/O
                         net (fo=8, routed)           0.367     0.620    RO/E[0]
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     2.041    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[6]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            RO/uscita_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.254ns (40.884%)  route 0.367ns (59.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  rd_IBUF_inst/O
                         net (fo=8, routed)           0.367     0.620    RO/E[0]
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     2.041    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[7]/C

Slack:                    inf
  Source:                 rd
                            (input port)
  Destination:            RO/uscita_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.299ns (46.239%)  route 0.347ns (53.761%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  rd (IN)
                         net (fo=0)                   0.000     0.000    rd
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  rd_IBUF_inst/O
                         net (fo=8, routed)           0.347     0.601    RO/E[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I4_O)        0.045     0.646 r  RO/uscita[3]_i_1/O
                         net (fo=1, routed)           0.000     0.646    RO/uscita[3]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  RO/uscita_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     2.041    RO/clock
    SLICE_X0Y91          FDRE                                         r  RO/uscita_reg[3]/C

Slack:                    inf
  Source:                 ingresso[1]
                            (input port)
  Destination:            RO/uscita_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.292ns (41.599%)  route 0.411ns (58.401%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  ingresso[1] (IN)
                         net (fo=0)                   0.000     0.000    ingresso[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ingresso_IBUF[1]_inst/O
                         net (fo=8, routed)           0.411     0.658    RO/ingresso_IBUF[1]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     0.703 r  RO/uscita[5]_i_1/O
                         net (fo=1, routed)           0.000     0.703    RO/uscita[5]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     2.041    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[5]/C

Slack:                    inf
  Source:                 ingresso[1]
                            (input port)
  Destination:            RO/uscita_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.298ns (42.093%)  route 0.411ns (57.907%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  ingresso[1] (IN)
                         net (fo=0)                   0.000     0.000    ingresso[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ingresso_IBUF[1]_inst/O
                         net (fo=8, routed)           0.411     0.658    RO/ingresso_IBUF[1]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.051     0.709 r  RO/uscita[6]_i_1/O
                         net (fo=1, routed)           0.000     0.709    RO/uscita[6]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.876     2.041    RO/clock
    SLICE_X1Y91          FDRE                                         r  RO/uscita_reg[6]/C





