module MulAddRecFN_postMul(
  input   clock,
  input   reset,
  input  [2:0] io_fromPreMul_highExpA,
  input   io_fromPreMul_isNaN_isQuietNaNA,
  input  [2:0] io_fromPreMul_highExpB,
  input   io_fromPreMul_isNaN_isQuietNaNB,
  input   io_fromPreMul_signProd,
  input   io_fromPreMul_isZeroProd,
  input   io_fromPreMul_opSignC,
  input  [2:0] io_fromPreMul_highExpC,
  input   io_fromPreMul_isNaN_isQuietNaNC,
  input   io_fromPreMul_isCDominant,
  input   io_fromPreMul_CAlignDist_0,
  input  [6:0] io_fromPreMul_CAlignDist,
  input   io_fromPreMul_bit0AlignedNegSigC,
  input  [25:0] io_fromPreMul_highAlignedNegSigC,
  input  [10:0] io_fromPreMul_sExpSum,
  input  [1:0] io_fromPreMul_roundingMode,
  input  [48:0] io_mulAddResult,
  output [32:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire  isZeroA;
  wire [1:0] _T_43;
  wire  isSpecialA;
  wire  _T_45;
  wire  _T_47;
  wire  isInfA;
  wire  isNaNA;
  wire  _T_50;
  wire  isSigNaNA;
  wire  isZeroB;
  wire [1:0] _T_52;
  wire  isSpecialB;
  wire  _T_54;
  wire  _T_56;
  wire  isInfB;
  wire  isNaNB;
  wire  _T_59;
  wire  isSigNaNB;
  wire  isZeroC;
  wire [1:0] _T_61;
  wire  isSpecialC;
  wire  _T_63;
  wire  _T_65;
  wire  isInfC;
  wire  isNaNC;
  wire  _T_68;
  wire  isSigNaNC;
  wire  roundingMode_nearest_even;
  wire  roundingMode_min;
  wire  roundingMode_max;
  wire  doSubMags;
  wire  _T_75;
  wire [26:0] _T_77;
  wire [25:0] _T_78;
  wire [25:0] _T_79;
  wire [47:0] _T_80;
  wire [73:0] _T_81;
  wire [74:0] sigSum;
  wire [49:0] _T_83;
  wire [50:0] _GEN_0;
  wire [50:0] _T_86;
  wire [50:0] _T_87;
  wire [49:0] _T_89;
  wire [17:0] _T_90;
  wire [31:0] _T_91;
  wire  _T_93;
  wire [1:0] _T_94;
  wire [15:0] _T_95;
  wire  _T_97;
  wire  _T_98;
  wire [7:0] _T_99;
  wire [7:0] _T_100;
  wire  _T_102;
  wire [3:0] _T_103;
  wire [3:0] _T_104;
  wire  _T_106;
  wire  _T_107;
  wire  _T_109;
  wire  _T_111;
  wire [1:0] _T_113;
  wire [1:0] _T_114;
  wire  _T_115;
  wire  _T_117;
  wire  _T_119;
  wire [1:0] _T_121;
  wire [1:0] _T_122;
  wire [1:0] _T_123;
  wire [2:0] _T_124;
  wire [3:0] _T_125;
  wire [3:0] _T_126;
  wire  _T_128;
  wire  _T_129;
  wire  _T_131;
  wire  _T_133;
  wire [1:0] _T_135;
  wire [1:0] _T_136;
  wire  _T_137;
  wire  _T_139;
  wire  _T_141;
  wire [1:0] _T_143;
  wire [1:0] _T_144;
  wire [1:0] _T_145;
  wire [2:0] _T_146;
  wire [2:0] _T_147;
  wire [3:0] _T_148;
  wire [3:0] _T_150;
  wire [4:0] _T_151;
  wire [15:0] _T_152;
  wire [15:0] _T_153;
  wire  _T_155;
  wire [7:0] _T_156;
  wire [7:0] _T_157;
  wire  _T_159;
  wire [3:0] _T_160;
  wire [3:0] _T_161;
  wire  _T_163;
  wire  _T_164;
  wire  _T_166;
  wire  _T_168;
  wire [1:0] _T_170;
  wire [1:0] _T_171;
  wire  _T_172;
  wire  _T_174;
  wire  _T_176;
  wire [1:0] _T_178;
  wire [1:0] _T_179;
  wire [1:0] _T_180;
  wire [2:0] _T_181;
  wire [3:0] _T_182;
  wire [3:0] _T_183;
  wire  _T_185;
  wire  _T_186;
  wire  _T_188;
  wire  _T_190;
  wire [1:0] _T_192;
  wire [1:0] _T_193;
  wire  _T_194;
  wire  _T_196;
  wire  _T_198;
  wire [1:0] _T_200;
  wire [1:0] _T_201;
  wire [1:0] _T_202;
  wire [2:0] _T_203;
  wire [2:0] _T_204;
  wire [3:0] _T_205;
  wire [7:0] _T_206;
  wire [7:0] _T_207;
  wire  _T_209;
  wire [3:0] _T_210;
  wire [3:0] _T_211;
  wire  _T_213;
  wire  _T_214;
  wire  _T_216;
  wire  _T_218;
  wire [1:0] _T_220;
  wire [1:0] _T_221;
  wire  _T_222;
  wire  _T_224;
  wire  _T_226;
  wire [1:0] _T_228;
  wire [1:0] _T_229;
  wire [1:0] _T_230;
  wire [2:0] _T_231;
  wire [3:0] _T_232;
  wire [3:0] _T_233;
  wire  _T_235;
  wire  _T_236;
  wire  _T_238;
  wire  _T_240;
  wire [1:0] _T_242;
  wire [1:0] _T_243;
  wire  _T_244;
  wire  _T_246;
  wire  _T_248;
  wire [1:0] _T_250;
  wire [1:0] _T_251;
  wire [1:0] _T_252;
  wire [2:0] _T_253;
  wire [2:0] _T_254;
  wire [3:0] _T_255;
  wire [3:0] _T_256;
  wire [4:0] _T_257;
  wire [4:0] _T_258;
  wire [5:0] _T_259;
  wire [6:0] _GEN_2;
  wire [7:0] _T_260;
  wire [6:0] estNormNeg_dist;
  wire [15:0] _T_261;
  wire  _T_263;
  wire [17:0] _T_264;
  wire  _T_266;
  wire [1:0] firstReduceSigSum;
  wire [74:0] complSigSum;
  wire [15:0] _T_267;
  wire  _T_269;
  wire [17:0] _T_270;
  wire  _T_272;
  wire [1:0] firstReduceComplSigSum;
  wire  _T_273;
  wire [7:0] _T_275;
  wire [6:0] _T_276;
  wire [4:0] _T_277;
  wire [6:0] CDom_estNormDist;
  wire  _T_279;
  wire  _T_280;
  wire  _T_282;
  wire  _T_283;
  wire [40:0] _T_284;
  wire  _T_286;
  wire [41:0] _T_287;
  wire [41:0] _T_289;
  wire  _T_293;
  wire [40:0] _T_294;
  wire  _T_295;
  wire [41:0] _T_296;
  wire [41:0] _T_298;
  wire [41:0] _T_299;
  wire  _T_303;
  wire [40:0] _T_304;
  wire  _T_306;
  wire [41:0] _T_307;
  wire [41:0] _T_309;
  wire [41:0] _T_310;
  wire  _T_312;
  wire [40:0] _T_313;
  wire  _T_314;
  wire [41:0] _T_315;
  wire [41:0] _T_317;
  wire [41:0] CDom_firstNormAbsSigSum;
  wire [32:0] _T_318;
  wire  _T_321;
  wire  _T_323;
  wire [33:0] _T_324;
  wire [41:0] _T_325;
  wire  _T_326;
  wire  _T_327;
  wire [25:0] _T_328;
  wire [15:0] _T_332;
  wire [41:0] _T_333;
  wire [41:0] _T_334;
  wire [9:0] _T_336;
  wire [31:0] _T_340;
  wire [41:0] _T_341;
  wire [41:0] _T_342;
  wire [41:0] notCDom_pos_firstNormAbsSigSum;
  wire [31:0] _T_343;
  wire [32:0] _T_345;
  wire [41:0] _T_346;
  wire [26:0] _T_349;
  wire [42:0] _GEN_3;
  wire [42:0] _T_350;
  wire [42:0] _T_351;
  wire [10:0] _T_353;
  wire [42:0] _GEN_4;
  wire [42:0] _T_354;
  wire [42:0] _T_355;
  wire [42:0] notCDom_neg_cFirstNormAbsSigSum;
  wire  notCDom_signSigSum;
  wire  _T_357;
  wire  _T_358;
  wire  doNegSignSum;
  wire [6:0] estNormDist;
  wire [42:0] _T_360;
  wire [41:0] _T_361;
  wire [42:0] cFirstNormAbsSigSum;
  wire  _T_363;
  wire  _T_365;
  wire  _T_366;
  wire  doIncrSig;
  wire [3:0] estNormDist_5;
  wire [3:0] normTo2ShiftDist;
  wire [16:0] _T_368;
  wire [14:0] _T_369;
  wire [7:0] _T_370;
  wire [3:0] _T_375;
  wire [7:0] _T_376;
  wire [3:0] _T_377;
  wire [7:0] _GEN_5;
  wire [7:0] _T_378;
  wire [7:0] _T_380;
  wire [7:0] _T_381;
  wire [5:0] _T_385;
  wire [7:0] _GEN_6;
  wire [7:0] _T_386;
  wire [5:0] _T_387;
  wire [7:0] _GEN_7;
  wire [7:0] _T_388;
  wire [7:0] _T_390;
  wire [7:0] _T_391;
  wire [6:0] _T_395;
  wire [7:0] _GEN_8;
  wire [7:0] _T_396;
  wire [6:0] _T_397;
  wire [7:0] _GEN_9;
  wire [7:0] _T_398;
  wire [7:0] _T_400;
  wire [7:0] _T_401;
  wire [6:0] _T_402;
  wire [3:0] _T_403;
  wire [1:0] _T_404;
  wire  _T_405;
  wire  _T_406;
  wire [1:0] _T_407;
  wire [1:0] _T_408;
  wire  _T_409;
  wire  _T_410;
  wire [1:0] _T_411;
  wire [3:0] _T_412;
  wire [2:0] _T_413;
  wire [1:0] _T_414;
  wire  _T_415;
  wire  _T_416;
  wire [1:0] _T_417;
  wire  _T_418;
  wire [2:0] _T_419;
  wire [6:0] _T_420;
  wire [14:0] _T_421;
  wire [15:0] absSigSumExtraMask;
  wire [41:0] _T_423;
  wire [41:0] _T_424;
  wire [15:0] _T_425;
  wire [15:0] _T_426;
  wire [15:0] _T_427;
  wire  _T_429;
  wire [15:0] _T_431;
  wire  _T_433;
  wire  _T_434;
  wire [42:0] _T_435;
  wire [27:0] sigX3;
  wire [1:0] _T_436;
  wire  sigX3Shift1;
  wire [10:0] _GEN_10;
  wire [11:0] _T_438;
  wire [10:0] sExpX3;
  wire [2:0] _T_439;
  wire  isZeroY;
  wire  _T_441;
  wire  signY;
  wire [9:0] sExpX3_13;
  wire  _T_442;
  wire [26:0] _T_446;
  wire [9:0] _T_447;
  wire  _T_448;
  wire [8:0] _T_449;
  wire  _T_450;
  wire [7:0] _T_451;
  wire  _T_452;
  wire [6:0] _T_453;
  wire  _T_454;
  wire [5:0] _T_455;
  wire [64:0] _T_458;
  wire [20:0] _T_459;
  wire [15:0] _T_460;
  wire [7:0] _T_465;
  wire [15:0] _T_466;
  wire [7:0] _T_467;
  wire [15:0] _GEN_11;
  wire [15:0] _T_468;
  wire [15:0] _T_470;
  wire [15:0] _T_471;
  wire [11:0] _T_475;
  wire [15:0] _GEN_12;
  wire [15:0] _T_476;
  wire [11:0] _T_477;
  wire [15:0] _GEN_13;
  wire [15:0] _T_478;
  wire [15:0] _T_480;
  wire [15:0] _T_481;
  wire [13:0] _T_485;
  wire [15:0] _GEN_14;
  wire [15:0] _T_486;
  wire [13:0] _T_487;
  wire [15:0] _GEN_15;
  wire [15:0] _T_488;
  wire [15:0] _T_490;
  wire [15:0] _T_491;
  wire [14:0] _T_495;
  wire [15:0] _GEN_16;
  wire [15:0] _T_496;
  wire [14:0] _T_497;
  wire [15:0] _GEN_17;
  wire [15:0] _T_498;
  wire [15:0] _T_500;
  wire [15:0] _T_501;
  wire [4:0] _T_502;
  wire [3:0] _T_503;
  wire [1:0] _T_504;
  wire  _T_505;
  wire  _T_506;
  wire [1:0] _T_507;
  wire [1:0] _T_508;
  wire  _T_509;
  wire  _T_510;
  wire [1:0] _T_511;
  wire [3:0] _T_512;
  wire  _T_513;
  wire [4:0] _T_514;
  wire [20:0] _T_515;
  wire [20:0] _T_516;
  wire [20:0] _T_517;
  wire [20:0] _T_518;
  wire [24:0] _T_520;
  wire [3:0] _T_525;
  wire [1:0] _T_526;
  wire  _T_527;
  wire  _T_528;
  wire [1:0] _T_529;
  wire [1:0] _T_530;
  wire  _T_531;
  wire  _T_532;
  wire [1:0] _T_533;
  wire [3:0] _T_534;
  wire [3:0] _T_536;
  wire [24:0] _T_537;
  wire [24:0] _T_539;
  wire [24:0] _T_541;
  wire  _T_542;
  wire [24:0] _GEN_18;
  wire [24:0] _T_543;
  wire [26:0] _T_545;
  wire [26:0] roundMask;
  wire [25:0] _T_546;
  wire [25:0] _T_547;
  wire [26:0] _GEN_19;
  wire [26:0] roundPosMask;
  wire [27:0] _GEN_20;
  wire [27:0] _T_548;
  wire  roundPosBit;
  wire [27:0] _GEN_21;
  wire [27:0] _T_551;
  wire  anyRoundExtra;
  wire [27:0] _T_553;
  wire [27:0] _T_555;
  wire  allRoundExtra;
  wire  anyRound;
  wire  allRound;
  wire  roundDirectUp;
  wire  _T_558;
  wire  _T_559;
  wire  _T_560;
  wire  _T_561;
  wire  _T_564;
  wire  _T_565;
  wire  _T_566;
  wire  _T_567;
  wire  _T_568;
  wire  _T_569;
  wire  _T_570;
  wire  _T_571;
  wire  _T_572;
  wire  roundUp;
  wire  _T_576;
  wire  _T_577;
  wire  _T_578;
  wire  _T_579;
  wire  _T_581;
  wire  _T_582;
  wire  roundEven;
  wire  _T_584;
  wire  inexactY;
  wire [27:0] _GEN_23;
  wire [27:0] _T_585;
  wire [25:0] _T_586;
  wire [26:0] _T_588;
  wire [25:0] _T_589;
  wire  _T_591;
  wire  _T_593;
  wire  _T_594;
  wire [26:0] _T_595;
  wire [27:0] _GEN_24;
  wire [27:0] _T_596;
  wire [25:0] _T_597;
  wire [25:0] _T_599;
  wire [25:0] _T_601;
  wire [25:0] _T_602;
  wire [25:0] _T_605;
  wire [25:0] _T_607;
  wire [25:0] sigY3;
  wire  _T_608;
  wire [11:0] _T_610;
  wire [10:0] _T_611;
  wire [10:0] _T_613;
  wire  _T_614;
  wire [10:0] _T_616;
  wire [10:0] _T_617;
  wire [1:0] _T_618;
  wire  _T_620;
  wire [11:0] _T_622;
  wire [10:0] _T_623;
  wire [10:0] _T_625;
  wire [10:0] sExpY;
  wire [8:0] expY;
  wire [22:0] _T_626;
  wire [22:0] _T_627;
  wire [22:0] fractY;
  wire [2:0] _T_628;
  wire  overflowY;
  wire  _T_631;
  wire  _T_632;
  wire  _T_635;
  wire  _T_636;
  wire  totalUnderflowY;
  wire [7:0] _T_640;
  wire [9:0] _GEN_25;
  wire  _T_641;
  wire  _T_642;
  wire  underflowY;
  wire  _T_643;
  wire  _T_645;
  wire  _T_646;
  wire  roundMagUp;
  wire  overflowY_roundMagUp;
  wire  mulSpecial;
  wire  addSpecial;
  wire  notSpecial_addZeros;
  wire  _T_648;
  wire  _T_650;
  wire  commonCase;
  wire  _T_651;
  wire  _T_652;
  wire  _T_653;
  wire  _T_655;
  wire  _T_657;
  wire  _T_658;
  wire  _T_659;
  wire  _T_660;
  wire  _T_661;
  wire  _T_662;
  wire  notSigNaN_invalid;
  wire  _T_663;
  wire  _T_664;
  wire  invalid;
  wire  overflow;
  wire  underflow;
  wire  _T_665;
  wire  inexact;
  wire  _T_666;
  wire  notSpecial_isZeroOut;
  wire  _T_667;
  wire  pegMinFiniteMagOut;
  wire  _T_669;
  wire  pegMaxFiniteMagOut;
  wire  _T_671;
  wire  _T_672;
  wire  notNaN_isInfOut;
  wire  _T_673;
  wire  _T_674;
  wire  isNaNOut;
  wire  _T_677;
  wire  _T_679;
  wire  _T_680;
  wire  _T_681;
  wire  _T_682;
  wire  _T_684;
  wire  _T_685;
  wire  _T_686;
  wire  _T_687;
  wire  _T_690;
  wire  _T_691;
  wire  _T_692;
  wire  uncommonCaseSignOut;
  wire  _T_694;
  wire  _T_695;
  wire  _T_696;
  wire  signOut;
  wire [8:0] _T_699;
  wire [8:0] _T_700;
  wire [8:0] _T_701;
  wire [8:0] _T_705;
  wire [8:0] _T_706;
  wire [8:0] _T_707;
  wire [8:0] _T_710;
  wire [8:0] _T_711;
  wire [8:0] _T_712;
  wire [8:0] _T_715;
  wire [8:0] _T_716;
  wire [8:0] _T_717;
  wire [8:0] _T_720;
  wire [8:0] _T_721;
  wire [8:0] _T_724;
  wire [8:0] _T_725;
  wire [8:0] _T_728;
  wire [8:0] _T_729;
  wire [8:0] _T_732;
  wire [8:0] expOut;
  wire  _T_733;
  wire  _T_734;
  wire [22:0] _T_738;
  wire [22:0] _T_739;
  wire [22:0] _T_743;
  wire [22:0] fractOut;
  wire [9:0] _T_744;
  wire [32:0] _T_745;
  wire [1:0] _T_747;
  wire [1:0] _T_748;
  wire [2:0] _T_749;
  wire [4:0] _T_750;
  assign io_out = _T_745;
  assign io_exceptionFlags = _T_750;
  assign isZeroA = io_fromPreMul_highExpA == 3'h0;
  assign _T_43 = io_fromPreMul_highExpA[2:1];
  assign isSpecialA = _T_43 == 2'h3;
  assign _T_45 = io_fromPreMul_highExpA[0];
  assign _T_47 = _T_45 == 1'h0;
  assign isInfA = isSpecialA & _T_47;
  assign isNaNA = isSpecialA & _T_45;
  assign _T_50 = io_fromPreMul_isNaN_isQuietNaNA == 1'h0;
  assign isSigNaNA = isNaNA & _T_50;
  assign isZeroB = io_fromPreMul_highExpB == 3'h0;
  assign _T_52 = io_fromPreMul_highExpB[2:1];
  assign isSpecialB = _T_52 == 2'h3;
  assign _T_54 = io_fromPreMul_highExpB[0];
  assign _T_56 = _T_54 == 1'h0;
  assign isInfB = isSpecialB & _T_56;
  assign isNaNB = isSpecialB & _T_54;
  assign _T_59 = io_fromPreMul_isNaN_isQuietNaNB == 1'h0;
  assign isSigNaNB = isNaNB & _T_59;
  assign isZeroC = io_fromPreMul_highExpC == 3'h0;
  assign _T_61 = io_fromPreMul_highExpC[2:1];
  assign isSpecialC = _T_61 == 2'h3;
  assign _T_63 = io_fromPreMul_highExpC[0];
  assign _T_65 = _T_63 == 1'h0;
  assign isInfC = isSpecialC & _T_65;
  assign isNaNC = isSpecialC & _T_63;
  assign _T_68 = io_fromPreMul_isNaN_isQuietNaNC == 1'h0;
  assign isSigNaNC = isNaNC & _T_68;
  assign roundingMode_nearest_even = io_fromPreMul_roundingMode == 2'h0;
  assign roundingMode_min = io_fromPreMul_roundingMode == 2'h2;
  assign roundingMode_max = io_fromPreMul_roundingMode == 2'h3;
  assign doSubMags = io_fromPreMul_signProd ^ io_fromPreMul_opSignC;
  assign _T_75 = io_mulAddResult[48];
  assign _T_77 = io_fromPreMul_highAlignedNegSigC + 26'h1;
  assign _T_78 = _T_77[25:0];
  assign _T_79 = _T_75 ? _T_78 : io_fromPreMul_highAlignedNegSigC;
  assign _T_80 = io_mulAddResult[47:0];
  assign _T_81 = {_T_79,_T_80};
  assign sigSum = {_T_81,io_fromPreMul_bit0AlignedNegSigC};
  assign _T_83 = sigSum[50:1];
  assign _GEN_0 = {{1'd0}, _T_83};
  assign _T_86 = _GEN_0 << 1;
  assign _T_87 = _GEN_0 ^ _T_86;
  assign _T_89 = _T_87[49:0];
  assign _T_90 = _T_89[49:32];
  assign _T_91 = _T_89[31:0];
  assign _T_93 = _T_90 != 18'h0;
  assign _T_94 = _T_90[17:16];
  assign _T_95 = _T_90[15:0];
  assign _T_97 = _T_94 != 2'h0;
  assign _T_98 = _T_94[1];
  assign _T_99 = _T_95[15:8];
  assign _T_100 = _T_95[7:0];
  assign _T_102 = _T_99 != 8'h0;
  assign _T_103 = _T_99[7:4];
  assign _T_104 = _T_99[3:0];
  assign _T_106 = _T_103 != 4'h0;
  assign _T_107 = _T_103[3];
  assign _T_109 = _T_103[2];
  assign _T_111 = _T_103[1];
  assign _T_113 = _T_109 ? 2'h2 : {{1'd0}, _T_111};
  assign _T_114 = _T_107 ? 2'h3 : _T_113;
  assign _T_115 = _T_104[3];
  assign _T_117 = _T_104[2];
  assign _T_119 = _T_104[1];
  assign _T_121 = _T_117 ? 2'h2 : {{1'd0}, _T_119};
  assign _T_122 = _T_115 ? 2'h3 : _T_121;
  assign _T_123 = _T_106 ? _T_114 : _T_122;
  assign _T_124 = {_T_106,_T_123};
  assign _T_125 = _T_100[7:4];
  assign _T_126 = _T_100[3:0];
  assign _T_128 = _T_125 != 4'h0;
  assign _T_129 = _T_125[3];
  assign _T_131 = _T_125[2];
  assign _T_133 = _T_125[1];
  assign _T_135 = _T_131 ? 2'h2 : {{1'd0}, _T_133};
  assign _T_136 = _T_129 ? 2'h3 : _T_135;
  assign _T_137 = _T_126[3];
  assign _T_139 = _T_126[2];
  assign _T_141 = _T_126[1];
  assign _T_143 = _T_139 ? 2'h2 : {{1'd0}, _T_141};
  assign _T_144 = _T_137 ? 2'h3 : _T_143;
  assign _T_145 = _T_128 ? _T_136 : _T_144;
  assign _T_146 = {_T_128,_T_145};
  assign _T_147 = _T_102 ? _T_124 : _T_146;
  assign _T_148 = {_T_102,_T_147};
  assign _T_150 = _T_97 ? {{3'd0}, _T_98} : _T_148;
  assign _T_151 = {_T_97,_T_150};
  assign _T_152 = _T_91[31:16];
  assign _T_153 = _T_91[15:0];
  assign _T_155 = _T_152 != 16'h0;
  assign _T_156 = _T_152[15:8];
  assign _T_157 = _T_152[7:0];
  assign _T_159 = _T_156 != 8'h0;
  assign _T_160 = _T_156[7:4];
  assign _T_161 = _T_156[3:0];
  assign _T_163 = _T_160 != 4'h0;
  assign _T_164 = _T_160[3];
  assign _T_166 = _T_160[2];
  assign _T_168 = _T_160[1];
  assign _T_170 = _T_166 ? 2'h2 : {{1'd0}, _T_168};
  assign _T_171 = _T_164 ? 2'h3 : _T_170;
  assign _T_172 = _T_161[3];
  assign _T_174 = _T_161[2];
  assign _T_176 = _T_161[1];
  assign _T_178 = _T_174 ? 2'h2 : {{1'd0}, _T_176};
  assign _T_179 = _T_172 ? 2'h3 : _T_178;
  assign _T_180 = _T_163 ? _T_171 : _T_179;
  assign _T_181 = {_T_163,_T_180};
  assign _T_182 = _T_157[7:4];
  assign _T_183 = _T_157[3:0];
  assign _T_185 = _T_182 != 4'h0;
  assign _T_186 = _T_182[3];
  assign _T_188 = _T_182[2];
  assign _T_190 = _T_182[1];
  assign _T_192 = _T_188 ? 2'h2 : {{1'd0}, _T_190};
  assign _T_193 = _T_186 ? 2'h3 : _T_192;
  assign _T_194 = _T_183[3];
  assign _T_196 = _T_183[2];
  assign _T_198 = _T_183[1];
  assign _T_200 = _T_196 ? 2'h2 : {{1'd0}, _T_198};
  assign _T_201 = _T_194 ? 2'h3 : _T_200;
  assign _T_202 = _T_185 ? _T_193 : _T_201;
  assign _T_203 = {_T_185,_T_202};
  assign _T_204 = _T_159 ? _T_181 : _T_203;
  assign _T_205 = {_T_159,_T_204};
  assign _T_206 = _T_153[15:8];
  assign _T_207 = _T_153[7:0];
  assign _T_209 = _T_206 != 8'h0;
  assign _T_210 = _T_206[7:4];
  assign _T_211 = _T_206[3:0];
  assign _T_213 = _T_210 != 4'h0;
  assign _T_214 = _T_210[3];
  assign _T_216 = _T_210[2];
  assign _T_218 = _T_210[1];
  assign _T_220 = _T_216 ? 2'h2 : {{1'd0}, _T_218};
  assign _T_221 = _T_214 ? 2'h3 : _T_220;
  assign _T_222 = _T_211[3];
  assign _T_224 = _T_211[2];
  assign _T_226 = _T_211[1];
  assign _T_228 = _T_224 ? 2'h2 : {{1'd0}, _T_226};
  assign _T_229 = _T_222 ? 2'h3 : _T_228;
  assign _T_230 = _T_213 ? _T_221 : _T_229;
  assign _T_231 = {_T_213,_T_230};
  assign _T_232 = _T_207[7:4];
  assign _T_233 = _T_207[3:0];
  assign _T_235 = _T_232 != 4'h0;
  assign _T_236 = _T_232[3];
  assign _T_238 = _T_232[2];
  assign _T_240 = _T_232[1];
  assign _T_242 = _T_238 ? 2'h2 : {{1'd0}, _T_240};
  assign _T_243 = _T_236 ? 2'h3 : _T_242;
  assign _T_244 = _T_233[3];
  assign _T_246 = _T_233[2];
  assign _T_248 = _T_233[1];
  assign _T_250 = _T_246 ? 2'h2 : {{1'd0}, _T_248};
  assign _T_251 = _T_244 ? 2'h3 : _T_250;
  assign _T_252 = _T_235 ? _T_243 : _T_251;
  assign _T_253 = {_T_235,_T_252};
  assign _T_254 = _T_209 ? _T_231 : _T_253;
  assign _T_255 = {_T_209,_T_254};
  assign _T_256 = _T_155 ? _T_205 : _T_255;
  assign _T_257 = {_T_155,_T_256};
  assign _T_258 = _T_93 ? _T_151 : _T_257;
  assign _T_259 = {_T_93,_T_258};
  assign _GEN_2 = {{1'd0}, _T_259};
  assign _T_260 = 7'h49 - _GEN_2;
  assign estNormNeg_dist = _T_260[6:0];
  assign _T_261 = sigSum[33:18];
  assign _T_263 = _T_261 != 16'h0;
  assign _T_264 = sigSum[17:0];
  assign _T_266 = _T_264 != 18'h0;
  assign firstReduceSigSum = {_T_263,_T_266};
  assign complSigSum = ~ sigSum;
  assign _T_267 = complSigSum[33:18];
  assign _T_269 = _T_267 != 16'h0;
  assign _T_270 = complSigSum[17:0];
  assign _T_272 = _T_270 != 18'h0;
  assign firstReduceComplSigSum = {_T_269,_T_272};
  assign _T_273 = io_fromPreMul_CAlignDist_0 | doSubMags;
  assign _T_275 = io_fromPreMul_CAlignDist - 7'h1;
  assign _T_276 = _T_275[6:0];
  assign _T_277 = _T_276[4:0];
  assign CDom_estNormDist = _T_273 ? io_fromPreMul_CAlignDist : {{2'd0}, _T_277};
  assign _T_279 = doSubMags == 1'h0;
  assign _T_280 = CDom_estNormDist[4];
  assign _T_282 = _T_280 == 1'h0;
  assign _T_283 = _T_279 & _T_282;
  assign _T_284 = sigSum[74:34];
  assign _T_286 = firstReduceSigSum != 2'h0;
  assign _T_287 = {_T_284,_T_286};
  assign _T_289 = _T_283 ? _T_287 : 42'h0;
  assign _T_293 = _T_279 & _T_280;
  assign _T_294 = sigSum[58:18];
  assign _T_295 = firstReduceSigSum[0];
  assign _T_296 = {_T_294,_T_295};
  assign _T_298 = _T_293 ? _T_296 : 42'h0;
  assign _T_299 = _T_289 | _T_298;
  assign _T_303 = doSubMags & _T_282;
  assign _T_304 = complSigSum[74:34];
  assign _T_306 = firstReduceComplSigSum != 2'h0;
  assign _T_307 = {_T_304,_T_306};
  assign _T_309 = _T_303 ? _T_307 : 42'h0;
  assign _T_310 = _T_299 | _T_309;
  assign _T_312 = doSubMags & _T_280;
  assign _T_313 = complSigSum[58:18];
  assign _T_314 = firstReduceComplSigSum[0];
  assign _T_315 = {_T_313,_T_314};
  assign _T_317 = _T_312 ? _T_315 : 42'h0;
  assign CDom_firstNormAbsSigSum = _T_310 | _T_317;
  assign _T_318 = sigSum[50:18];
  assign _T_321 = _T_314 == 1'h0;
  assign _T_323 = doSubMags ? _T_321 : _T_295;
  assign _T_324 = {_T_318,_T_323};
  assign _T_325 = sigSum[42:1];
  assign _T_326 = estNormNeg_dist[5];
  assign _T_327 = estNormNeg_dist[4];
  assign _T_328 = sigSum[26:1];
  assign _T_332 = doSubMags ? 16'hffff : 16'h0;
  assign _T_333 = {_T_328,_T_332};
  assign _T_334 = _T_327 ? _T_333 : _T_325;
  assign _T_336 = sigSum[10:1];
  assign _T_340 = doSubMags ? 32'hffffffff : 32'h0;
  assign _T_341 = {_T_336,_T_340};
  assign _T_342 = _T_327 ? {{8'd0}, _T_324} : _T_341;
  assign notCDom_pos_firstNormAbsSigSum = _T_326 ? _T_334 : _T_342;
  assign _T_343 = complSigSum[49:18];
  assign _T_345 = {_T_343,_T_314};
  assign _T_346 = complSigSum[42:1];
  assign _T_349 = complSigSum[27:1];
  assign _GEN_3 = {{16'd0}, _T_349};
  assign _T_350 = _GEN_3 << 16;
  assign _T_351 = _T_327 ? _T_350 : {{1'd0}, _T_346};
  assign _T_353 = complSigSum[11:1];
  assign _GEN_4 = {{32'd0}, _T_353};
  assign _T_354 = _GEN_4 << 32;
  assign _T_355 = _T_327 ? {{10'd0}, _T_345} : _T_354;
  assign notCDom_neg_cFirstNormAbsSigSum = _T_326 ? _T_351 : _T_355;
  assign notCDom_signSigSum = sigSum[51];
  assign _T_357 = isZeroC == 1'h0;
  assign _T_358 = doSubMags & _T_357;
  assign doNegSignSum = io_fromPreMul_isCDominant ? _T_358 : notCDom_signSigSum;
  assign estNormDist = io_fromPreMul_isCDominant ? CDom_estNormDist : estNormNeg_dist;
  assign _T_360 = io_fromPreMul_isCDominant ? {{1'd0}, CDom_firstNormAbsSigSum} : notCDom_neg_cFirstNormAbsSigSum;
  assign _T_361 = io_fromPreMul_isCDominant ? CDom_firstNormAbsSigSum : notCDom_pos_firstNormAbsSigSum;
  assign cFirstNormAbsSigSum = notCDom_signSigSum ? _T_360 : {{1'd0}, _T_361};
  assign _T_363 = io_fromPreMul_isCDominant == 1'h0;
  assign _T_365 = notCDom_signSigSum == 1'h0;
  assign _T_366 = _T_363 & _T_365;
  assign doIncrSig = _T_366 & doSubMags;
  assign estNormDist_5 = estNormDist[3:0];
  assign normTo2ShiftDist = ~ estNormDist_5;
  assign _T_368 = $signed(17'sh10000) >>> normTo2ShiftDist;
  assign _T_369 = _T_368[15:1];
  assign _T_370 = _T_369[7:0];
  assign _T_375 = _T_370[7:4];
  assign _T_376 = {{4'd0}, _T_375};
  assign _T_377 = _T_370[3:0];
  assign _GEN_5 = {{4'd0}, _T_377};
  assign _T_378 = _GEN_5 << 4;
  assign _T_380 = _T_378 & 8'hf0;
  assign _T_381 = _T_376 | _T_380;
  assign _T_385 = _T_381[7:2];
  assign _GEN_6 = {{2'd0}, _T_385};
  assign _T_386 = _GEN_6 & 8'h33;
  assign _T_387 = _T_381[5:0];
  assign _GEN_7 = {{2'd0}, _T_387};
  assign _T_388 = _GEN_7 << 2;
  assign _T_390 = _T_388 & 8'hcc;
  assign _T_391 = _T_386 | _T_390;
  assign _T_395 = _T_391[7:1];
  assign _GEN_8 = {{1'd0}, _T_395};
  assign _T_396 = _GEN_8 & 8'h55;
  assign _T_397 = _T_391[6:0];
  assign _GEN_9 = {{1'd0}, _T_397};
  assign _T_398 = _GEN_9 << 1;
  assign _T_400 = _T_398 & 8'haa;
  assign _T_401 = _T_396 | _T_400;
  assign _T_402 = _T_369[14:8];
  assign _T_403 = _T_402[3:0];
  assign _T_404 = _T_403[1:0];
  assign _T_405 = _T_404[0];
  assign _T_406 = _T_404[1];
  assign _T_407 = {_T_405,_T_406};
  assign _T_408 = _T_403[3:2];
  assign _T_409 = _T_408[0];
  assign _T_410 = _T_408[1];
  assign _T_411 = {_T_409,_T_410};
  assign _T_412 = {_T_407,_T_411};
  assign _T_413 = _T_402[6:4];
  assign _T_414 = _T_413[1:0];
  assign _T_415 = _T_414[0];
  assign _T_416 = _T_414[1];
  assign _T_417 = {_T_415,_T_416};
  assign _T_418 = _T_413[2];
  assign _T_419 = {_T_417,_T_418};
  assign _T_420 = {_T_412,_T_419};
  assign _T_421 = {_T_401,_T_420};
  assign absSigSumExtraMask = {_T_421,1'h1};
  assign _T_423 = cFirstNormAbsSigSum[42:1];
  assign _T_424 = _T_423 >> normTo2ShiftDist;
  assign _T_425 = cFirstNormAbsSigSum[15:0];
  assign _T_426 = ~ _T_425;
  assign _T_427 = _T_426 & absSigSumExtraMask;
  assign _T_429 = _T_427 == 16'h0;
  assign _T_431 = _T_425 & absSigSumExtraMask;
  assign _T_433 = _T_431 != 16'h0;
  assign _T_434 = doIncrSig ? _T_429 : _T_433;
  assign _T_435 = {_T_424,_T_434};
  assign sigX3 = _T_435[27:0];
  assign _T_436 = sigX3[27:26];
  assign sigX3Shift1 = _T_436 == 2'h0;
  assign _GEN_10 = {{4'd0}, estNormDist};
  assign _T_438 = io_fromPreMul_sExpSum - _GEN_10;
  assign sExpX3 = _T_438[10:0];
  assign _T_439 = sigX3[27:25];
  assign isZeroY = _T_439 == 3'h0;
  assign _T_441 = io_fromPreMul_signProd ^ doNegSignSum;
  assign signY = isZeroY ? roundingMode_min : _T_441;
  assign sExpX3_13 = sExpX3[9:0];
  assign _T_442 = sExpX3[10];
  assign _T_446 = _T_442 ? 27'h7ffffff : 27'h0;
  assign _T_447 = ~ sExpX3_13;
  assign _T_448 = _T_447[9];
  assign _T_449 = _T_447[8:0];
  assign _T_450 = _T_449[8];
  assign _T_451 = _T_449[7:0];
  assign _T_452 = _T_451[7];
  assign _T_453 = _T_451[6:0];
  assign _T_454 = _T_453[6];
  assign _T_455 = _T_453[5:0];
  assign _T_458 = $signed(65'sh10000000000000000) >>> _T_455;
  assign _T_459 = _T_458[63:43];
  assign _T_460 = _T_459[15:0];
  assign _T_465 = _T_460[15:8];
  assign _T_466 = {{8'd0}, _T_465};
  assign _T_467 = _T_460[7:0];
  assign _GEN_11 = {{8'd0}, _T_467};
  assign _T_468 = _GEN_11 << 8;
  assign _T_470 = _T_468 & 16'hff00;
  assign _T_471 = _T_466 | _T_470;
  assign _T_475 = _T_471[15:4];
  assign _GEN_12 = {{4'd0}, _T_475};
  assign _T_476 = _GEN_12 & 16'hf0f;
  assign _T_477 = _T_471[11:0];
  assign _GEN_13 = {{4'd0}, _T_477};
  assign _T_478 = _GEN_13 << 4;
  assign _T_480 = _T_478 & 16'hf0f0;
  assign _T_481 = _T_476 | _T_480;
  assign _T_485 = _T_481[15:2];
  assign _GEN_14 = {{2'd0}, _T_485};
  assign _T_486 = _GEN_14 & 16'h3333;
  assign _T_487 = _T_481[13:0];
  assign _GEN_15 = {{2'd0}, _T_487};
  assign _T_488 = _GEN_15 << 2;
  assign _T_490 = _T_488 & 16'hcccc;
  assign _T_491 = _T_486 | _T_490;
  assign _T_495 = _T_491[15:1];
  assign _GEN_16 = {{1'd0}, _T_495};
  assign _T_496 = _GEN_16 & 16'h5555;
  assign _T_497 = _T_491[14:0];
  assign _GEN_17 = {{1'd0}, _T_497};
  assign _T_498 = _GEN_17 << 1;
  assign _T_500 = _T_498 & 16'haaaa;
  assign _T_501 = _T_496 | _T_500;
  assign _T_502 = _T_459[20:16];
  assign _T_503 = _T_502[3:0];
  assign _T_504 = _T_503[1:0];
  assign _T_505 = _T_504[0];
  assign _T_506 = _T_504[1];
  assign _T_507 = {_T_505,_T_506};
  assign _T_508 = _T_503[3:2];
  assign _T_509 = _T_508[0];
  assign _T_510 = _T_508[1];
  assign _T_511 = {_T_509,_T_510};
  assign _T_512 = {_T_507,_T_511};
  assign _T_513 = _T_502[4];
  assign _T_514 = {_T_512,_T_513};
  assign _T_515 = {_T_501,_T_514};
  assign _T_516 = ~ _T_515;
  assign _T_517 = _T_454 ? 21'h0 : _T_516;
  assign _T_518 = ~ _T_517;
  assign _T_520 = {_T_518,4'hf};
  assign _T_525 = _T_458[3:0];
  assign _T_526 = _T_525[1:0];
  assign _T_527 = _T_526[0];
  assign _T_528 = _T_526[1];
  assign _T_529 = {_T_527,_T_528};
  assign _T_530 = _T_525[3:2];
  assign _T_531 = _T_530[0];
  assign _T_532 = _T_530[1];
  assign _T_533 = {_T_531,_T_532};
  assign _T_534 = {_T_529,_T_533};
  assign _T_536 = _T_454 ? _T_534 : 4'h0;
  assign _T_537 = _T_452 ? _T_520 : {{21'd0}, _T_536};
  assign _T_539 = _T_450 ? _T_537 : 25'h0;
  assign _T_541 = _T_448 ? _T_539 : 25'h0;
  assign _T_542 = sigX3[26];
  assign _GEN_18 = {{24'd0}, _T_542};
  assign _T_543 = _T_541 | _GEN_18;
  assign _T_545 = {_T_543,2'h3};
  assign roundMask = _T_446 | _T_545;
  assign _T_546 = roundMask[26:1];
  assign _T_547 = ~ _T_546;
  assign _GEN_19 = {{1'd0}, _T_547};
  assign roundPosMask = _GEN_19 & roundMask;
  assign _GEN_20 = {{1'd0}, roundPosMask};
  assign _T_548 = sigX3 & _GEN_20;
  assign roundPosBit = _T_548 != 28'h0;
  assign _GEN_21 = {{2'd0}, _T_546};
  assign _T_551 = sigX3 & _GEN_21;
  assign anyRoundExtra = _T_551 != 28'h0;
  assign _T_553 = ~ sigX3;
  assign _T_555 = _T_553 & _GEN_21;
  assign allRoundExtra = _T_555 == 28'h0;
  assign anyRound = roundPosBit | anyRoundExtra;
  assign allRound = roundPosBit & allRoundExtra;
  assign roundDirectUp = signY ? roundingMode_min : roundingMode_max;
  assign _T_558 = doIncrSig == 1'h0;
  assign _T_559 = _T_558 & roundingMode_nearest_even;
  assign _T_560 = _T_559 & roundPosBit;
  assign _T_561 = _T_560 & anyRoundExtra;
  assign _T_564 = _T_558 & roundDirectUp;
  assign _T_565 = _T_564 & anyRound;
  assign _T_566 = _T_561 | _T_565;
  assign _T_567 = doIncrSig & allRound;
  assign _T_568 = _T_566 | _T_567;
  assign _T_569 = doIncrSig & roundingMode_nearest_even;
  assign _T_570 = _T_569 & roundPosBit;
  assign _T_571 = _T_568 | _T_570;
  assign _T_572 = doIncrSig & roundDirectUp;
  assign roundUp = _T_571 | _T_572;
  assign _T_576 = roundPosBit == 1'h0;
  assign _T_577 = roundingMode_nearest_even & _T_576;
  assign _T_578 = _T_577 & allRoundExtra;
  assign _T_579 = roundingMode_nearest_even & roundPosBit;
  assign _T_581 = anyRoundExtra == 1'h0;
  assign _T_582 = _T_579 & _T_581;
  assign roundEven = doIncrSig ? _T_578 : _T_582;
  assign _T_584 = allRound == 1'h0;
  assign inexactY = doIncrSig ? _T_584 : anyRound;
  assign _GEN_23 = {{1'd0}, roundMask};
  assign _T_585 = sigX3 | _GEN_23;
  assign _T_586 = _T_585[27:2];
  assign _T_588 = _T_586 + 26'h1;
  assign _T_589 = _T_588[25:0];
  assign _T_591 = roundUp == 1'h0;
  assign _T_593 = roundEven == 1'h0;
  assign _T_594 = _T_591 & _T_593;
  assign _T_595 = ~ roundMask;
  assign _GEN_24 = {{1'd0}, _T_595};
  assign _T_596 = sigX3 & _GEN_24;
  assign _T_597 = _T_596[27:2];
  assign _T_599 = _T_594 ? _T_597 : 26'h0;
  assign _T_601 = roundUp ? _T_589 : 26'h0;
  assign _T_602 = _T_599 | _T_601;
  assign _T_605 = _T_589 & _T_547;
  assign _T_607 = roundEven ? _T_605 : 26'h0;
  assign sigY3 = _T_602 | _T_607;
  assign _T_608 = sigY3[25];
  assign _T_610 = sExpX3 + 11'h1;
  assign _T_611 = _T_610[10:0];
  assign _T_613 = _T_608 ? _T_611 : 11'h0;
  assign _T_614 = sigY3[24];
  assign _T_616 = _T_614 ? sExpX3 : 11'h0;
  assign _T_617 = _T_613 | _T_616;
  assign _T_618 = sigY3[25:24];
  assign _T_620 = _T_618 == 2'h0;
  assign _T_622 = sExpX3 - 11'h1;
  assign _T_623 = _T_622[10:0];
  assign _T_625 = _T_620 ? _T_623 : 11'h0;
  assign sExpY = _T_617 | _T_625;
  assign expY = sExpY[8:0];
  assign _T_626 = sigY3[22:0];
  assign _T_627 = sigY3[23:1];
  assign fractY = sigX3Shift1 ? _T_626 : _T_627;
  assign _T_628 = sExpY[9:7];
  assign overflowY = _T_628 == 3'h3;
  assign _T_631 = isZeroY == 1'h0;
  assign _T_632 = sExpY[9];
  assign _T_635 = expY < 9'h6b;
  assign _T_636 = _T_632 | _T_635;
  assign totalUnderflowY = _T_631 & _T_636;
  assign _T_640 = sigX3Shift1 ? 8'h82 : 8'h81;
  assign _GEN_25 = {{2'd0}, _T_640};
  assign _T_641 = sExpX3_13 <= _GEN_25;
  assign _T_642 = _T_442 | _T_641;
  assign underflowY = inexactY & _T_642;
  assign _T_643 = roundingMode_min & signY;
  assign _T_645 = signY == 1'h0;
  assign _T_646 = roundingMode_max & _T_645;
  assign roundMagUp = _T_643 | _T_646;
  assign overflowY_roundMagUp = roundingMode_nearest_even | roundMagUp;
  assign mulSpecial = isSpecialA | isSpecialB;
  assign addSpecial = mulSpecial | isSpecialC;
  assign notSpecial_addZeros = io_fromPreMul_isZeroProd & isZeroC;
  assign _T_648 = addSpecial == 1'h0;
  assign _T_650 = notSpecial_addZeros == 1'h0;
  assign commonCase = _T_648 & _T_650;
  assign _T_651 = isInfA & isZeroB;
  assign _T_652 = isZeroA & isInfB;
  assign _T_653 = _T_651 | _T_652;
  assign _T_655 = isNaNA == 1'h0;
  assign _T_657 = isNaNB == 1'h0;
  assign _T_658 = _T_655 & _T_657;
  assign _T_659 = isInfA | isInfB;
  assign _T_660 = _T_658 & _T_659;
  assign _T_661 = _T_660 & isInfC;
  assign _T_662 = _T_661 & doSubMags;
  assign notSigNaN_invalid = _T_653 | _T_662;
  assign _T_663 = isSigNaNA | isSigNaNB;
  assign _T_664 = _T_663 | isSigNaNC;
  assign invalid = _T_664 | notSigNaN_invalid;
  assign overflow = commonCase & overflowY;
  assign underflow = commonCase & underflowY;
  assign _T_665 = commonCase & inexactY;
  assign inexact = overflow | _T_665;
  assign _T_666 = notSpecial_addZeros | isZeroY;
  assign notSpecial_isZeroOut = _T_666 | totalUnderflowY;
  assign _T_667 = commonCase & totalUnderflowY;
  assign pegMinFiniteMagOut = _T_667 & roundMagUp;
  assign _T_669 = overflowY_roundMagUp == 1'h0;
  assign pegMaxFiniteMagOut = overflow & _T_669;
  assign _T_671 = _T_659 | isInfC;
  assign _T_672 = overflow & overflowY_roundMagUp;
  assign notNaN_isInfOut = _T_671 | _T_672;
  assign _T_673 = isNaNA | isNaNB;
  assign _T_674 = _T_673 | isNaNC;
  assign isNaNOut = _T_674 | notSigNaN_invalid;
  assign _T_677 = _T_279 & io_fromPreMul_opSignC;
  assign _T_679 = isSpecialC == 1'h0;
  assign _T_680 = mulSpecial & _T_679;
  assign _T_681 = _T_680 & io_fromPreMul_signProd;
  assign _T_682 = _T_677 | _T_681;
  assign _T_684 = mulSpecial == 1'h0;
  assign _T_685 = _T_684 & isSpecialC;
  assign _T_686 = _T_685 & io_fromPreMul_opSignC;
  assign _T_687 = _T_682 | _T_686;
  assign _T_690 = _T_684 & notSpecial_addZeros;
  assign _T_691 = _T_690 & doSubMags;
  assign _T_692 = _T_691 & roundingMode_min;
  assign uncommonCaseSignOut = _T_687 | _T_692;
  assign _T_694 = isNaNOut == 1'h0;
  assign _T_695 = _T_694 & uncommonCaseSignOut;
  assign _T_696 = commonCase & signY;
  assign signOut = _T_695 | _T_696;
  assign _T_699 = notSpecial_isZeroOut ? 9'h1c0 : 9'h0;
  assign _T_700 = ~ _T_699;
  assign _T_701 = expY & _T_700;
  assign _T_705 = pegMinFiniteMagOut ? 9'h194 : 9'h0;
  assign _T_706 = ~ _T_705;
  assign _T_707 = _T_701 & _T_706;
  assign _T_710 = pegMaxFiniteMagOut ? 9'h80 : 9'h0;
  assign _T_711 = ~ _T_710;
  assign _T_712 = _T_707 & _T_711;
  assign _T_715 = notNaN_isInfOut ? 9'h40 : 9'h0;
  assign _T_716 = ~ _T_715;
  assign _T_717 = _T_712 & _T_716;
  assign _T_720 = pegMinFiniteMagOut ? 9'h6b : 9'h0;
  assign _T_721 = _T_717 | _T_720;
  assign _T_724 = pegMaxFiniteMagOut ? 9'h17f : 9'h0;
  assign _T_725 = _T_721 | _T_724;
  assign _T_728 = notNaN_isInfOut ? 9'h180 : 9'h0;
  assign _T_729 = _T_725 | _T_728;
  assign _T_732 = isNaNOut ? 9'h1c0 : 9'h0;
  assign expOut = _T_729 | _T_732;
  assign _T_733 = totalUnderflowY & roundMagUp;
  assign _T_734 = _T_733 | isNaNOut;
  assign _T_738 = isNaNOut ? 23'h400000 : 23'h0;
  assign _T_739 = _T_734 ? _T_738 : fractY;
  assign _T_743 = pegMaxFiniteMagOut ? 23'h7fffff : 23'h0;
  assign fractOut = _T_739 | _T_743;
  assign _T_744 = {signOut,expOut};
  assign _T_745 = {_T_744,fractOut};
  assign _T_747 = {underflow,inexact};
  assign _T_748 = {invalid,1'h0};
  assign _T_749 = {_T_748,overflow};
  assign _T_750 = {_T_749,_T_747};
endmodule