# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Semester_project.srcs/sources_1/ip/MUL/sim/MUL.vhd" \

# Do not sort compile order
nosort
