<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › cminst44xx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cminst44xx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP4 CM instance functions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Nokia Corporation</span>
<span class="cm"> * Copyright (C) 2011 Texas Instruments, Inc.</span>
<span class="cm"> * Paul Walmsley</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This is needed since CM instances can be in the PRM, PRCM_MPU, CM1,</span>
<span class="cm"> * or CM2 hardware modules.  For example, the EMU_CM CM instance is in</span>
<span class="cm"> * the PRM hardware module.  What a mess...</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &quot;iomap.h&quot;</span>
<span class="cp">#include &quot;common.h&quot;</span>
<span class="cp">#include &quot;cm.h&quot;</span>
<span class="cp">#include &quot;cm1_44xx.h&quot;</span>
<span class="cp">#include &quot;cm2_44xx.h&quot;</span>
<span class="cp">#include &quot;cm44xx.h&quot;</span>
<span class="cp">#include &quot;cminst44xx.h&quot;</span>
<span class="cp">#include &quot;cm-regbits-34xx.h&quot;</span>
<span class="cp">#include &quot;cm-regbits-44xx.h&quot;</span>
<span class="cp">#include &quot;prcm44xx.h&quot;</span>
<span class="cp">#include &quot;prm44xx.h&quot;</span>
<span class="cp">#include &quot;prcm_mpu44xx.h&quot;</span>
<span class="cp">#include &quot;prcm-common.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * CLKCTRL_IDLEST_*: possible values for the CM_*_CLKCTRL.IDLEST bitfield:</span>
<span class="cm"> *</span>
<span class="cm"> *   0x0 func:     Module is fully functional, including OCP</span>
<span class="cm"> *   0x1 trans:    Module is performing transition: wakeup, or sleep, or sleep</span>
<span class="cm"> *                 abortion</span>
<span class="cm"> *   0x2 idle:     Module is in Idle mode (only OCP part). It is functional if</span>
<span class="cm"> *                 using separate functional clock</span>
<span class="cm"> *   0x3 disabled: Module is disabled and cannot be accessed</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define CLKCTRL_IDLEST_FUNCTIONAL		0x0</span>
<span class="cp">#define CLKCTRL_IDLEST_INTRANSITION		0x1</span>
<span class="cp">#define CLKCTRL_IDLEST_INTERFACE_IDLE		0x2</span>
<span class="cp">#define CLKCTRL_IDLEST_DISABLED			0x3</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">_cm_bases</span><span class="p">[</span><span class="n">OMAP4_MAX_PRCM_PARTITIONS</span><span class="p">];</span>

<span class="cm">/**</span>
<span class="cm"> * omap_cm_base_init - Populates the cm partitions</span>
<span class="cm"> *</span>
<span class="cm"> * Populates the base addresses of the _cm_bases</span>
<span class="cm"> * array used for read/write of cm module registers.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">omap_cm_base_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_cm_bases</span><span class="p">[</span><span class="n">OMAP4430_PRM_PARTITION</span><span class="p">]</span> <span class="o">=</span> <span class="n">prm_base</span><span class="p">;</span>
	<span class="n">_cm_bases</span><span class="p">[</span><span class="n">OMAP4430_CM1_PARTITION</span><span class="p">]</span> <span class="o">=</span> <span class="n">cm_base</span><span class="p">;</span>
	<span class="n">_cm_bases</span><span class="p">[</span><span class="n">OMAP4430_CM2_PARTITION</span><span class="p">]</span> <span class="o">=</span> <span class="n">cm2_base</span><span class="p">;</span>
	<span class="n">_cm_bases</span><span class="p">[</span><span class="n">OMAP4430_PRCM_MPU_PARTITION</span><span class="p">]</span> <span class="o">=</span> <span class="n">prcm_mpu_base</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Private functions */</span>

<span class="cm">/**</span>
<span class="cm"> * _clkctrl_idlest - read a CM_*_CLKCTRL register; mask &amp; shift IDLEST bitfield</span>
<span class="cm"> * @part: PRCM partition ID that the CM_CLKCTRL register exists in</span>
<span class="cm"> * @inst: CM instance register offset (*_INST macro)</span>
<span class="cm"> * @cdoffs: Clockdomain register offset (*_CDOFFS macro)</span>
<span class="cm"> * @clkctrl_offs: Module clock control register offset (*_CLKCTRL macro)</span>
<span class="cm"> *</span>
<span class="cm"> * Return the IDLEST bitfield of a CM_*_CLKCTRL register, shifted down to</span>
<span class="cm"> * bit 0.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">_clkctrl_idlest</span><span class="p">(</span><span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">u16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">s16</span> <span class="n">cdoffs</span><span class="p">,</span> <span class="n">u16</span> <span class="n">clkctrl_offs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span> <span class="o">=</span> <span class="n">omap4_cminst_read_inst_reg</span><span class="p">(</span><span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">clkctrl_offs</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="n">OMAP4430_IDLEST_MASK</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">&gt;&gt;=</span> <span class="n">OMAP4430_IDLEST_SHIFT</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">v</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * _is_module_ready - can module registers be accessed without causing an abort?</span>
<span class="cm"> * @part: PRCM partition ID that the CM_CLKCTRL register exists in</span>
<span class="cm"> * @inst: CM instance register offset (*_INST macro)</span>
<span class="cm"> * @cdoffs: Clockdomain register offset (*_CDOFFS macro)</span>
<span class="cm"> * @clkctrl_offs: Module clock control register offset (*_CLKCTRL macro)</span>
<span class="cm"> *</span>
<span class="cm"> * Returns true if the module&#39;s CM_*_CLKCTRL.IDLEST bitfield is either</span>
<span class="cm"> * *FUNCTIONAL or *INTERFACE_IDLE; false otherwise.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">_is_module_ready</span><span class="p">(</span><span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">u16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">s16</span> <span class="n">cdoffs</span><span class="p">,</span> <span class="n">u16</span> <span class="n">clkctrl_offs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">_clkctrl_idlest</span><span class="p">(</span><span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">cdoffs</span><span class="p">,</span> <span class="n">clkctrl_offs</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="n">CLKCTRL_IDLEST_FUNCTIONAL</span> <span class="o">||</span>
		<span class="n">v</span> <span class="o">==</span> <span class="n">CLKCTRL_IDLEST_INTERFACE_IDLE</span><span class="p">)</span> <span class="o">?</span> <span class="nb">true</span> <span class="o">:</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Public functions */</span>

<span class="cm">/* Read a register in a CM instance */</span>
<span class="n">u32</span> <span class="nf">omap4_cminst_read_inst_reg</span><span class="p">(</span><span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u16</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">part</span> <span class="o">&gt;=</span> <span class="n">OMAP4_MAX_PRCM_PARTITIONS</span> <span class="o">||</span>
	       <span class="n">part</span> <span class="o">==</span> <span class="n">OMAP4430_INVALID_PRCM_PARTITION</span> <span class="o">||</span>
	       <span class="o">!</span><span class="n">_cm_bases</span><span class="p">[</span><span class="n">part</span><span class="p">]);</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">_cm_bases</span><span class="p">[</span><span class="n">part</span><span class="p">]</span> <span class="o">+</span> <span class="n">inst</span> <span class="o">+</span> <span class="n">idx</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Write into a register in a CM instance */</span>
<span class="kt">void</span> <span class="nf">omap4_cminst_write_inst_reg</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u16</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">part</span> <span class="o">&gt;=</span> <span class="n">OMAP4_MAX_PRCM_PARTITIONS</span> <span class="o">||</span>
	       <span class="n">part</span> <span class="o">==</span> <span class="n">OMAP4430_INVALID_PRCM_PARTITION</span> <span class="o">||</span>
	       <span class="o">!</span><span class="n">_cm_bases</span><span class="p">[</span><span class="n">part</span><span class="p">]);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">_cm_bases</span><span class="p">[</span><span class="n">part</span><span class="p">]</span> <span class="o">+</span> <span class="n">inst</span> <span class="o">+</span> <span class="n">idx</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Read-modify-write a register in CM1. Caller must lock */</span>
<span class="n">u32</span> <span class="nf">omap4_cminst_rmw_inst_reg_bits</span><span class="p">(</span><span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">,</span> <span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span>
				   <span class="n">s16</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">omap4_cminst_read_inst_reg</span><span class="p">(</span><span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="n">bits</span><span class="p">;</span>
	<span class="n">omap4_cminst_write_inst_reg</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">v</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">omap4_cminst_set_inst_reg_bits</span><span class="p">(</span><span class="n">u32</span> <span class="n">bits</span><span class="p">,</span> <span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">s16</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap4_cminst_rmw_inst_reg_bits</span><span class="p">(</span><span class="n">bits</span><span class="p">,</span> <span class="n">bits</span><span class="p">,</span> <span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">omap4_cminst_clear_inst_reg_bits</span><span class="p">(</span><span class="n">u32</span> <span class="n">bits</span><span class="p">,</span> <span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">s16</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap4_cminst_rmw_inst_reg_bits</span><span class="p">(</span><span class="n">bits</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">omap4_cminst_read_inst_reg_bits</span><span class="p">(</span><span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">u16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">s16</span> <span class="n">idx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">omap4_cminst_read_inst_reg</span><span class="p">(</span><span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">&gt;&gt;=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">v</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * _clktrctrl_write - write @c to a CM_CLKSTCTRL.CLKTRCTRL register bitfield</span>
<span class="cm"> * @c: CLKTRCTRL register bitfield (LSB = bit 0, i.e., unshifted)</span>
<span class="cm"> * @part: PRCM partition ID that the CM_CLKSTCTRL register exists in</span>
<span class="cm"> * @inst: CM instance register offset (*_INST macro)</span>
<span class="cm"> * @cdoffs: Clockdomain register offset (*_CDOFFS macro)</span>
<span class="cm"> *</span>
<span class="cm"> * @c must be the unshifted value for CLKTRCTRL - i.e., this function</span>
<span class="cm"> * will handle the shift itself.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">_clktrctrl_write</span><span class="p">(</span><span class="n">u8</span> <span class="n">c</span><span class="p">,</span> <span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u16</span> <span class="n">cdoffs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">omap4_cminst_read_inst_reg</span><span class="p">(</span><span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">cdoffs</span> <span class="o">+</span> <span class="n">OMAP4_CM_CLKSTCTRL</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">OMAP4430_CLKTRCTRL_MASK</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="n">c</span> <span class="o">&lt;&lt;</span> <span class="n">OMAP4430_CLKTRCTRL_SHIFT</span><span class="p">;</span>
	<span class="n">omap4_cminst_write_inst_reg</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">cdoffs</span> <span class="o">+</span> <span class="n">OMAP4_CM_CLKSTCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * omap4_cminst_is_clkdm_in_hwsup - is a clockdomain in hwsup idle mode?</span>
<span class="cm"> * @part: PRCM partition ID that the CM_CLKSTCTRL register exists in</span>
<span class="cm"> * @inst: CM instance register offset (*_INST macro)</span>
<span class="cm"> * @cdoffs: Clockdomain register offset (*_CDOFFS macro)</span>
<span class="cm"> *</span>
<span class="cm"> * Returns true if the clockdomain referred to by (@part, @inst, @cdoffs)</span>
<span class="cm"> * is in hardware-supervised idle mode, or 0 otherwise.</span>
<span class="cm"> */</span>
<span class="n">bool</span> <span class="nf">omap4_cminst_is_clkdm_in_hwsup</span><span class="p">(</span><span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u16</span> <span class="n">cdoffs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">omap4_cminst_read_inst_reg</span><span class="p">(</span><span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">cdoffs</span> <span class="o">+</span> <span class="n">OMAP4_CM_CLKSTCTRL</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="n">OMAP4430_CLKTRCTRL_MASK</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">&gt;&gt;=</span> <span class="n">OMAP4430_CLKTRCTRL_SHIFT</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="n">OMAP34XX_CLKSTCTRL_ENABLE_AUTO</span><span class="p">)</span> <span class="o">?</span> <span class="nb">true</span> <span class="o">:</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * omap4_cminst_clkdm_enable_hwsup - put a clockdomain in hwsup-idle mode</span>
<span class="cm"> * @part: PRCM partition ID that the clockdomain registers exist in</span>
<span class="cm"> * @inst: CM instance register offset (*_INST macro)</span>
<span class="cm"> * @cdoffs: Clockdomain register offset (*_CDOFFS macro)</span>
<span class="cm"> *</span>
<span class="cm"> * Put a clockdomain referred to by (@part, @inst, @cdoffs) into</span>
<span class="cm"> * hardware-supervised idle mode.  No return value.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">omap4_cminst_clkdm_enable_hwsup</span><span class="p">(</span><span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u16</span> <span class="n">cdoffs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_clktrctrl_write</span><span class="p">(</span><span class="n">OMAP34XX_CLKSTCTRL_ENABLE_AUTO</span><span class="p">,</span> <span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">cdoffs</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * omap4_cminst_clkdm_disable_hwsup - put a clockdomain in swsup-idle mode</span>
<span class="cm"> * @part: PRCM partition ID that the clockdomain registers exist in</span>
<span class="cm"> * @inst: CM instance register offset (*_INST macro)</span>
<span class="cm"> * @cdoffs: Clockdomain register offset (*_CDOFFS macro)</span>
<span class="cm"> *</span>
<span class="cm"> * Put a clockdomain referred to by (@part, @inst, @cdoffs) into</span>
<span class="cm"> * software-supervised idle mode, i.e., controlled manually by the</span>
<span class="cm"> * Linux OMAP clockdomain code.  No return value.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">omap4_cminst_clkdm_disable_hwsup</span><span class="p">(</span><span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u16</span> <span class="n">cdoffs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_clktrctrl_write</span><span class="p">(</span><span class="n">OMAP34XX_CLKSTCTRL_DISABLE_AUTO</span><span class="p">,</span> <span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">cdoffs</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * omap4_cminst_clkdm_force_sleep - try to put a clockdomain into idle</span>
<span class="cm"> * @part: PRCM partition ID that the clockdomain registers exist in</span>
<span class="cm"> * @inst: CM instance register offset (*_INST macro)</span>
<span class="cm"> * @cdoffs: Clockdomain register offset (*_CDOFFS macro)</span>
<span class="cm"> *</span>
<span class="cm"> * Put a clockdomain referred to by (@part, @inst, @cdoffs) into idle</span>
<span class="cm"> * No return value.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">omap4_cminst_clkdm_force_sleep</span><span class="p">(</span><span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u16</span> <span class="n">cdoffs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_clktrctrl_write</span><span class="p">(</span><span class="n">OMAP34XX_CLKSTCTRL_FORCE_SLEEP</span><span class="p">,</span> <span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">cdoffs</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * omap4_cminst_clkdm_force_sleep - try to take a clockdomain out of idle</span>
<span class="cm"> * @part: PRCM partition ID that the clockdomain registers exist in</span>
<span class="cm"> * @inst: CM instance register offset (*_INST macro)</span>
<span class="cm"> * @cdoffs: Clockdomain register offset (*_CDOFFS macro)</span>
<span class="cm"> *</span>
<span class="cm"> * Take a clockdomain referred to by (@part, @inst, @cdoffs) out of idle,</span>
<span class="cm"> * waking it up.  No return value.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">omap4_cminst_clkdm_force_wakeup</span><span class="p">(</span><span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u16</span> <span class="n">cdoffs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_clktrctrl_write</span><span class="p">(</span><span class="n">OMAP34XX_CLKSTCTRL_FORCE_WAKEUP</span><span class="p">,</span> <span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">cdoffs</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * omap4_cminst_wait_module_ready - wait for a module to be in &#39;func&#39; state</span>
<span class="cm"> * @part: PRCM partition ID that the CM_CLKCTRL register exists in</span>
<span class="cm"> * @inst: CM instance register offset (*_INST macro)</span>
<span class="cm"> * @cdoffs: Clockdomain register offset (*_CDOFFS macro)</span>
<span class="cm"> * @clkctrl_offs: Module clock control register offset (*_CLKCTRL macro)</span>
<span class="cm"> *</span>
<span class="cm"> * Wait for the module IDLEST to be functional. If the idle state is in any</span>
<span class="cm"> * the non functional state (trans, idle or disabled), module and thus the</span>
<span class="cm"> * sysconfig cannot be accessed and will probably lead to an &quot;imprecise</span>
<span class="cm"> * external abort&quot;</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">omap4_cminst_wait_module_ready</span><span class="p">(</span><span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">u16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">s16</span> <span class="n">cdoffs</span><span class="p">,</span>
				   <span class="n">u16</span> <span class="n">clkctrl_offs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clkctrl_offs</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">omap_test_timeout</span><span class="p">(</span><span class="n">_is_module_ready</span><span class="p">(</span><span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">cdoffs</span><span class="p">,</span> <span class="n">clkctrl_offs</span><span class="p">),</span>
			  <span class="n">MAX_MODULE_READY_TIME</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_MODULE_READY_TIME</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * omap4_cminst_wait_module_idle - wait for a module to be in &#39;disabled&#39;</span>
<span class="cm"> * state</span>
<span class="cm"> * @part: PRCM partition ID that the CM_CLKCTRL register exists in</span>
<span class="cm"> * @inst: CM instance register offset (*_INST macro)</span>
<span class="cm"> * @cdoffs: Clockdomain register offset (*_CDOFFS macro)</span>
<span class="cm"> * @clkctrl_offs: Module clock control register offset (*_CLKCTRL macro)</span>
<span class="cm"> *</span>
<span class="cm"> * Wait for the module IDLEST to be disabled. Some PRCM transition,</span>
<span class="cm"> * like reset assertion or parent clock de-activation must wait the</span>
<span class="cm"> * module to be fully disabled.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">omap4_cminst_wait_module_idle</span><span class="p">(</span><span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">u16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">s16</span> <span class="n">cdoffs</span><span class="p">,</span> <span class="n">u16</span> <span class="n">clkctrl_offs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clkctrl_offs</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">omap_test_timeout</span><span class="p">((</span><span class="n">_clkctrl_idlest</span><span class="p">(</span><span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">cdoffs</span><span class="p">,</span> <span class="n">clkctrl_offs</span><span class="p">)</span> <span class="o">==</span>
			   <span class="n">CLKCTRL_IDLEST_DISABLED</span><span class="p">),</span>
			  <span class="n">MAX_MODULE_DISABLE_TIME</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_MODULE_DISABLE_TIME</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * omap4_cminst_module_enable - Enable the modulemode inside CLKCTRL</span>
<span class="cm"> * @mode: Module mode (SW or HW)</span>
<span class="cm"> * @part: PRCM partition ID that the CM_CLKCTRL register exists in</span>
<span class="cm"> * @inst: CM instance register offset (*_INST macro)</span>
<span class="cm"> * @cdoffs: Clockdomain register offset (*_CDOFFS macro)</span>
<span class="cm"> * @clkctrl_offs: Module clock control register offset (*_CLKCTRL macro)</span>
<span class="cm"> *</span>
<span class="cm"> * No return value.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">omap4_cminst_module_enable</span><span class="p">(</span><span class="n">u8</span> <span class="n">mode</span><span class="p">,</span> <span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">u16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">s16</span> <span class="n">cdoffs</span><span class="p">,</span>
			    <span class="n">u16</span> <span class="n">clkctrl_offs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">omap4_cminst_read_inst_reg</span><span class="p">(</span><span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">clkctrl_offs</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">OMAP4430_MODULEMODE_MASK</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="n">mode</span> <span class="o">&lt;&lt;</span> <span class="n">OMAP4430_MODULEMODE_SHIFT</span><span class="p">;</span>
	<span class="n">omap4_cminst_write_inst_reg</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">clkctrl_offs</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * omap4_cminst_module_disable - Disable the module inside CLKCTRL</span>
<span class="cm"> * @part: PRCM partition ID that the CM_CLKCTRL register exists in</span>
<span class="cm"> * @inst: CM instance register offset (*_INST macro)</span>
<span class="cm"> * @cdoffs: Clockdomain register offset (*_CDOFFS macro)</span>
<span class="cm"> * @clkctrl_offs: Module clock control register offset (*_CLKCTRL macro)</span>
<span class="cm"> *</span>
<span class="cm"> * No return value.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">omap4_cminst_module_disable</span><span class="p">(</span><span class="n">u8</span> <span class="n">part</span><span class="p">,</span> <span class="n">u16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">s16</span> <span class="n">cdoffs</span><span class="p">,</span>
			     <span class="n">u16</span> <span class="n">clkctrl_offs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">omap4_cminst_read_inst_reg</span><span class="p">(</span><span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">clkctrl_offs</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">OMAP4430_MODULEMODE_MASK</span><span class="p">;</span>
	<span class="n">omap4_cminst_write_inst_reg</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">part</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">clkctrl_offs</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
