////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: O.76xd
//  \   \         Application: netgen
//  /   /         Filename: mainController_timesim.v
// /___/   /\     Timestamp: Fri Jun 01 14:38:39 2012
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -filter "C:/Users/Charles Franklin/Documents/FPGA/Mandelbrot/ISE Project Files/iseconfig/filter.filter" -intstyle ise -s 3 -pcf mainController.pcf -sdf_anno true -sdf_path netgen/par -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim mainController.ncd mainController_timesim.v 
// Device	: 6slx45csg324-3 (PRODUCTION 1.20 2011-10-03)
// Input file	: mainController.ncd
// Output file	: C:\Users\Charles Franklin\Documents\FPGA\Mandelbrot\ISE Project Files\netgen\par\mainController_timesim.v
// # of Modules	: 1
// Design Name	: mainController
// Xilinx        : C:\Xilinx\13.3\ISE_DS\ISE\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module mainController (
  SYS_CLK, SYS_RESET, DDR2CLK_P, DDR2CLK_N, DDR2CKE, DDR2RASN, DDR2CASN, DDR2WEN, DDR2RZQ, DDR2ZIO, DDR2UDQS_P, DDR2UDQS_N, DDR2LDQS_P, DDR2LDQS_N, 
DDR2LDM, DDR2UDM, DDR2ODT, HDMIOUTCLKP, HDMIOUTCLKN, SW, DDR2BA, DDR2A, DDR2DQ, HDMIOUTDP, HDMIOUTDN, LED
);
  input SYS_CLK;
  input SYS_RESET;
  output DDR2CLK_P;
  output DDR2CLK_N;
  output DDR2CKE;
  output DDR2RASN;
  output DDR2CASN;
  output DDR2WEN;
  inout DDR2RZQ;
  inout DDR2ZIO;
  output DDR2UDQS_P;
  output DDR2UDQS_N;
  output DDR2LDQS_P;
  output DDR2LDQS_N;
  output DDR2LDM;
  output DDR2UDM;
  output DDR2ODT;
  output HDMIOUTCLKP;
  output HDMIOUTCLKN;
  input [3 : 0] SW;
  output [2 : 0] DDR2BA;
  output [12 : 0] DDR2A;
  inout [15 : 0] DDR2DQ;
  output [2 : 0] HDMIOUTDP;
  output [2 : 0] HDMIOUTDN;
  output [7 : 0] LED;
  wire NlwRenamedSig_OI_DDR2UDQS_P;
  wire NlwRenamedSig_OI_DDR2UDQS_N;
  wire NlwRenamedSig_OI_DDR2LDQS_P;
  wire NlwRenamedSig_OI_DDR2LDQS_N;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>81 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>91 ;
  wire N360;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_47_o_equal_233_o ;
  wire N154;
  wire N155;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_12494 ;
  wire \port1_controller/FIFO_wr_en_12495 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_12497 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>61_12500 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<5>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<1> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<3>_0 ;
  wire N305;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 ;
  wire N308;
  wire N311;
  wire \vram/u_ramModule/c3_mcb_drp_clk ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg_12526 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB_12527 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1_12528 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/nextstate[2]_PWR_50_o_equal_31_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2_12531 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6_12534 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/nextstate[2]_GND_48_o_equal_30_o ;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT811 ;
  wire \HDMI/enc0/encr/q_m_reg<8>_0 ;
  wire \HDMI/enc0/encr/n1q_m<2>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<1>11_12548 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1_12549 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1_12550 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>2_12551 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12_12552 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10_12553 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14_12554 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_12555 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_02 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>6_12557 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26_12558 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34_12559 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27_12560 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>7 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38_12563 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30_12564 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39_12565 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31_12566 ;
  wire \HDMI/clrbar/vbar1bgn[11]_i_vcnt[11]_AND_20_o_0 ;
  wire \HDMI/reset ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o1_12578 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7_12580 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23_12581 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21_12583 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24_12584 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE/STATE[5]_PWR_48_o_equal_26_o ;
  wire pclk;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o1_12593 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ;
  wire N72;
  wire \HDMI/enc0/encb/decision2_12607 ;
  wire N61;
  wire \HDMI/enc0/encb/de_reg_12614 ;
  wire \HDMI/enc0/encb/decision3_12615 ;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_12616 ;
  wire \HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3 ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In_12648 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1_12651 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6_12652 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2_12653 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv1_12655 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_cy<0>52 ;
  wire N83;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46-In_12660 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_12661 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_xor<3>11_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2_12663 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0242 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>_0 ;
  wire N143;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1723_inv ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In7_12673 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv1_12674 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1_12675 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot_12676 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2_12677 ;
  wire N141;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>_0 ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar8bgn[11]_LessThan_79_o ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12 ;
  wire \HDMI/clrbar/hbar8bgn[11]_i_hcnt[11]_AND_32_o_12685 ;
  wire N40_0;
  wire \HDMI/clrbar/Mmux__n029933 ;
  wire \HDMI/clrbar/hbar11bgn[11]_i_hcnt[11]_AND_25_o ;
  wire \HDMI/clrbar/hbar12bgn[11]_i_hcnt[11]_AND_26_o ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar11bgn[11]_LessThan_65_o ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar10bgn[11]_LessThan_63_o ;
  wire N343;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd_62 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_cy<0>5 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_xor<0>82_12699 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>_0 ;
  wire clk50m_bufg;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<9>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<5>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<6>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<7>_0 ;
  wire N102_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<5> ;
  wire N217;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In1_12755 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In3_12756 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1_12758 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd6_cy<0>3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd6_cy<0>5 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_Mux_243_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_243_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>1_12777 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>12 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_12779 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56_12780 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_12781 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 ;
  wire \HDMI/clrbar/hbar14bgn[11]_i_hcnt[11]_AND_28_o ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o11 ;
  wire N24;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1311_inv ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52_12787 ;
  wire N333_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_rstpot_12790 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<2> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o2_12792 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_12794 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<12>_0 ;
  wire \HDMI/sws_sync_q<0>_0 ;
  wire \HDMI/sws_sync_q<1>_0 ;
  wire \HDMI/sws_sync_q<2>_0 ;
  wire \HDMI/sws_sync_q<3>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_269_o2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_0111 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<1> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>2_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd_1 ;
  wire N132_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1112 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg[7] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>_0 ;
  wire N238;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11_12827 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_12828 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_12829 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en_12836 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<0> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2_12839 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_3_12840 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_4_12841 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5_12842 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<1> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2_12844 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5_12845 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1_12846 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<2> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2_12848 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3_12849 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4_12850 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<3> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_2_12852 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1_12853 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<4> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o2_12855 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1_12857 ;
  wire N148;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg_12862 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11-In1_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 ;
  wire N229;
  wire N336;
  wire N335_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_250_OUT<0> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22-In1_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14-In1_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31-In1_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25-In1_0 ;
  wire SW_3_IBUF_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27-In1_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_12879 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57-In1_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<1>1_12881 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50_12882 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_250_OUT<1> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o261 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6211_12890 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<12>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o1_12899 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9_12901 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9-In1_0 ;
  wire \HDMI/enc0/encr/decision2_12903 ;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT63 ;
  wire \HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ;
  wire \HDMI/enc0/encr/decision3_12906 ;
  wire \HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_47_OUT1_0 ;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_12908 ;
  wire \HDMI/enc0/encg/decision2_12911 ;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT63 ;
  wire \HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ;
  wire \HDMI/enc0/encg/decision3_12916 ;
  wire \HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_add_47_OUT1_0 ;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_12918 ;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT63 ;
  wire \HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_add_47_OUT1_0 ;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 ;
  wire \HDMI/enc0/encr/Msub_n0236_xor<3>11_12926 ;
  wire N401;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT83_12928 ;
  wire \HDMI/enc0/encb/Msub_n0233_xor<3>11_0 ;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT811 ;
  wire N399;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT83_0 ;
  wire \HDMI/enc0/encg/Msub_n0233_xor<3>11 ;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT811 ;
  wire N397;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT83_0 ;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT8 ;
  wire \HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_43_OUT_lut<2> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1681_inv ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8_12946 ;
  wire N365;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv4_12948 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0794_inv_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC_12950 ;
  wire N145;
  wire N363;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_12956 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC_12957 ;
  wire N150;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/hard_done_cal ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_12968 ;
  wire N187;
  wire \port1_controller/FIFO_rd_en ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_12976 ;
  wire \HDMI/de_12977 ;
  wire \HDMI/active_q_12978 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01536 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0153 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361_12982 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_1_12983 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01627 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0162 ;
  wire \port1_controller/FIFO_full ;
  wire p1_rd_empty;
  wire \port1_controller/FIFO_write_state_FSM_FFd1_12990 ;
  wire \port1_controller/FIFO_write_state[5]_rd_en_Select_14_o1_12991 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>82_12996 ;
  wire \HDMI/enc0/encr/Mmux_q_m<3>11 ;
  wire \HDMI/enc0/encr/Mmux_q_m<3>12 ;
  wire \HDMI/enc0/encg/Mmux_q_m<3>11 ;
  wire \HDMI/enc0/encg/Mmux_q_m<3>12 ;
  wire \HDMI/enc0/encb/Mmux_q_m<3>11 ;
  wire \HDMI/enc0/encb/Mmux_q_m<3>12 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1858_inv ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_195_o1_13020 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<12>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_sdi ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD_13029 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_sdo ;
  wire N270;
  wire \HDMI/clrbar/Mmux__n042931_13032 ;
  wire \HDMI/clrbar/o_b[7]_PWR_21_o_equal_153_o ;
  wire \HDMI/clrbar/Mmux__n04291101 ;
  wire N26;
  wire \HDMI/clrbar/Mmux__n0429422 ;
  wire \HDMI/clrbar/Hregion[16]_GND_21_o_equal_171_o ;
  wire \HDMI/clrbar/Mmux__n04291211_0 ;
  wire \HDMI/clrbar/Mmux__n042941_0 ;
  wire \HDMI/clrbar/Hregion<0>_mmx_out2_0 ;
  wire \HDMI/clrbar/Mmux__n0429137 ;
  wire \HDMI/clrbar/Madd_o_b[7]_GND_21_o_add_153_OUT_cy<4> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 ;
  wire \HDMI/clrbar/Mmux__n029913_13048 ;
  wire \HDMI/clrbar/Mmux__n029914_13049 ;
  wire \HDMI/clrbar/Mmux__n02991_0 ;
  wire \HDMI/clrbar/hbar13bgn[11]_i_hcnt[11]_AND_27_o_0 ;
  wire \HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o_mmx_out ;
  wire \HDMI/clrbar/hbar15bgn[11]_i_hcnt[11]_AND_29_o ;
  wire \HDMI/clrbar/_n0510_0 ;
  wire \HDMI/clrbar/hbar5bgn[11]_i_hcnt[11]_AND_37_o ;
  wire \HDMI/clrbar/hbar6bgn[11]_i_hcnt[11]_AND_38_o ;
  wire \HDMI/clrbar/hbar7bgn[11]_i_hcnt[11]_AND_39_o ;
  wire \HDMI/clrbar/hbar4bgn[11]_i_hcnt[11]_AND_36_o ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o12_0 ;
  wire \HDMI/clrbar/Mmux__n02992 ;
  wire \HDMI/clrbar/Vregion[3]_GND_21_o_equal_187_o ;
  wire \HDMI/clrbar/Mmux__n029921_13062 ;
  wire \HDMI/clrbar/Mmux__n029942_13064 ;
  wire \HDMI/clrbar/Mmux__n02994 ;
  wire \HDMI/clrbar/Mmux__n0299411 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_13067 ;
  wire \HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2 ;
  wire \HDMI/tc_vesync[9] ;
  wire \HDMI/vsync_13071 ;
  wire \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_0 ;
  wire \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_0 ;
  wire \HDMI/tc_hesync[8] ;
  wire \HDMI/timing_inst/vpos_clr ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>1_13079 ;
  wire N325;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv ;
  wire \HDMI/clrbar/Mmux__n0429102_13083 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1_13086 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169031_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv ;
  wire N110;
  wire N288_0;
  wire \HDMI/enc0/pixel2x/sync ;
  wire \HDMI/pclkx2 ;
  wire \HDMI/enc0/pixel2x/dataint<2>_0 ;
  wire \HDMI/enc0/pixel2x/dataint<4>_0 ;
  wire \HDMI/enc0/pixel2x/dataint<6>_0 ;
  wire \HDMI/enc0/pixel2x/db<7>_0 ;
  wire \HDMI/enc0/pixel2x/dataint<8>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[3] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv ;
  wire SW_1_IBUF_0;
  wire \HDMI/synchro_sws_2/temp ;
  wire SW_2_IBUF_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13_13139 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1_13140 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47_13141 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3_13142 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_0 ;
  wire N290;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2_13146 ;
  wire \HDMI/enc0/encr/n1q_m<1>_0 ;
  wire pclk_lckd;
  wire N242_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>71 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>81_13157 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6>_0 ;
  wire N99;
  wire N100;
  wire \HDMI/clrbar/Mmux__n04291132_13169 ;
  wire \HDMI/clrbar/Vregion<0>181 ;
  wire \HDMI/clrbar/Vregion<0>121 ;
  wire \HDMI/clrbar/Mmux__n04291131_13172 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd4_xor<0>71 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0705[9:0]<6> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<4> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_lut<0>7 ;
  wire N10_0;
  wire \HDMI/clrbar/Mmux__n042912121 ;
  wire \HDMI/clrbar/Mmux__n04291282 ;
  wire \HDMI/clrbar/_n0318_mmx_out_0 ;
  wire \HDMI/clrbar/Mmux__n042912821_0 ;
  wire N236;
  wire \HDMI/tc_hsblnk<10>_0 ;
  wire \HDMI/timing_inst/Mcompar_hblnk_cy<4>_0 ;
  wire \HDMI/tc_hssync<3>_0 ;
  wire \HDMI/tc_heblnk[10] ;
  wire \HDMI/timing_inst/Mcompar_vblnk_cy<3>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb ;
  wire N116;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1_13190 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_13191 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_13192 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_12_o ;
  wire \HDMI/enc0/pixel2x/rstsync_q ;
  wire \HDMI/enc0/pixel2x/rstsync ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o1_13197 ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar6bgn[11]_LessThan_101_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>4 ;
  wire N175;
  wire N120_0;
  wire N251;
  wire N252_0;
  wire N253_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter[9]_GND_47_o_MUX_230_o_bdd2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_13211 ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ;
  wire \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>16 ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9 ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ;
  wire \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>16 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ;
  wire \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>16 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 ;
  wire N286;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o21_13235 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1021_13236 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21_13239 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n15411 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211_13241 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>2_13243 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31_13244 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_13245 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY51_13246 ;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_0 ;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042 ;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT1041 ;
  wire N291;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1_13253 ;
  wire N106;
  wire N293;
  wire N296;
  wire N299;
  wire N302;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2_13267 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32_13269 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_13270 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_141_xo<0> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_301_xo<0> ;
  wire N114;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55_13284 ;
  wire \HDMI/enc0/encb/n1q_m<1>_0 ;
  wire \HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2 ;
  wire \HDMI/enc0/encb/q_m_reg<8>_0 ;
  wire \HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2 ;
  wire \HDMI/enc0/encg/Msub_n0236_xor<3>11_13291 ;
  wire \HDMI/enc0/encg/n1q_m<1>_0 ;
  wire \HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2 ;
  wire \HDMI/enc0/encg/q_m_reg<8>_0 ;
  wire \HDMI/clrbar/Madd_o_g[7]_GND_21_o_add_150_OUT_cy<5> ;
  wire \HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<1> ;
  wire \HDMI/clrbar/Mmux__n04291152 ;
  wire \HDMI/clrbar/o_r[7]_PWR_21_o_equal_147_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_151_xo<0>1_13308 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_311_xo<0>1_13311 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<1>_0 ;
  wire N36;
  wire \HDMI/synchro_sws_0/temp ;
  wire SW_0_IBUF_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<0>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<2>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset_13321 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST_13356 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_13357 ;
  wire SYS_RESET_IBUF_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>3_13362 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40_13363 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In2_13378 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In8 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In5_13380 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_cy<0>2 ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_cy<0>2 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8 ;
  wire \HDMI/enc0/encg/n1q_m<2>_0 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_cy<0>2 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8 ;
  wire \HDMI/enc0/encb/n1q_m<2>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In1_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD_13391 ;
  wire N0;
  wire N314;
  wire N315;
  wire N118;
  wire N317;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<12>_0 ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar7bgn[11]_LessThan_103_o ;
  wire N22;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<6> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>5_13425 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>4_13426 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<0> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<0>1_13431 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>1_13433 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w<0>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<1> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<1>1_13438 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<2> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<2>1_13444 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<2>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<3> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<3>1_13450 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<4> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<4>1_13456 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<5> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>8 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>9_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>10 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1_13464 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_13465 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2_13466 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd4 ;
  wire N161;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE_13469 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1931_inv ;
  wire N181;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<0>1_13472 ;
  wire N93;
  wire N244;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1000_inv ;
  wire N163_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID_0 ;
  wire N240;
  wire N108_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22_13487 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15_13488 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_13489 ;
  wire \HDMI/clrbar/Mmux__n04291201_13502 ;
  wire \HDMI/clrbar/Madd_o_g[7]_GND_21_o_add_150_OUT_cy<2> ;
  wire N28_0;
  wire N6_0;
  wire \HDMI/clrbar/Vregion<0>_mmx_out5 ;
  wire \HDMI/clrbar/Mmux__n0429139 ;
  wire \HDMI/clrbar/Mmux__n04291182_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY10 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY21 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o21_13512 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_0 ;
  wire N124;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd4_lut<0>61 ;
  wire N219_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv ;
  wire N227;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv21 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_P_Term[5]_GND_47_o_add_62_OUT_xor<3>11 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24_13522 ;
  wire N134;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1541 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2_13527 ;
  wire N91_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<3> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>71_13530 ;
  wire \HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar16bgn[11]_LessThan_75_o1_13533 ;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 ;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 ;
  wire \HDMI/enc0/pixel2x/dataint<10>_0 ;
  wire \HDMI/enc0/pixel2x/db<11>_0 ;
  wire \HDMI/enc0/pixel2x/dataint<12>_0 ;
  wire \HDMI/enc0/pixel2x/dataint<20>_0 ;
  wire \HDMI/enc0/pixel2x/dataint<14>_0 ;
  wire \HDMI/enc0/pixel2x/dataint<22>_0 ;
  wire \HDMI/enc0/pixel2x/dataint<16>_0 ;
  wire \HDMI/enc0/pixel2x/dataint<24>_0 ;
  wire \HDMI/enc0/pixel2x/dataint<18>_0 ;
  wire \HDMI/enc0/pixel2x/dataint<26>_0 ;
  wire \HDMI/enc0/pixel2x/dataint<28>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<10>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<11>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<0>2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv212_13600 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR<7>_0 ;
  wire N46;
  wire \HDMI/enc0/pixel2x/rstp ;
  wire \HDMI/synchro_sws_3/temp ;
  wire \HDMI/toggle_13621 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>_0 ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg[0] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[0] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg[0] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg[1] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[1] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg[1] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg[3] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg[3] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg[7] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_inv ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2_13636 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_val ;
  wire \HDMI/synchro_reset/temp ;
  wire \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o2 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_13675 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER[15]_GND_47_o_MUX_219_o_0 ;
  wire N277;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<8>_0 ;
  wire N278;
  wire N283;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<8> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2_0 ;
  wire N346;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_cy<0>3 ;
  wire \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>12_13688 ;
  wire \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>12_13689 ;
  wire \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>12_13690 ;
  wire \HDMI/clrbar/_n0318_mmx_out6 ;
  wire \HDMI/clrbar/Madd_o_r[7]_GND_21_o_add_147_OUT_cy<4> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>_0 ;
  wire \HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<5> ;
  wire \HDMI/clrbar/hbar3bgn[11]_i_hcnt[11]_AND_35_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window_13706 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock_13707 ;
  wire \vram/u_ramModule/c3_pll_lock ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS_13710 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase_13711 ;
  wire N191_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_72_o_inv ;
  wire \HDMI/tc_heblnk[3] ;
  wire \HDMI/tc_hssync<4>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<10>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<11>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<7>_0 ;
  wire \HDMI/tmds_data1<0>_0 ;
  wire \HDMI/tc_heblnk[6] ;
  wire \HDMI/tc_heblnk<5>_0 ;
  wire \HDMI/tmds_data1<2>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169062 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1 ;
  wire \HDMI/tmds_data1<4>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>51_13740 ;
  wire \HDMI/clrbar/Mmux__n04291301_13741 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2_13742 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst ;
  wire N179_0;
  wire \HDMI/tc_heblnk[7] ;
  wire N2_0;
  wire N16_0;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<12>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<8>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0_0 ;
  wire \HDMI/dcmspi_0/_n0046_inv ;
  wire \HDMI/gopclk ;
  wire \HDMI/dcmspi_0/ldm ;
  wire \HDMI/led1[3] ;
  wire \HDMI/pclk_M<5>_0 ;
  wire \HDMI/switch_13761 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv ;
  wire \HDMI/clrbar/_n0318_mmx_out4 ;
  wire \HDMI/clrbar/_n0318_mmx_out5_0 ;
  wire \HDMI/tc_hsblnk[7] ;
  wire \HDMI/tc_hesync<6>_0 ;
  wire \HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_43_OUT_lut<2> ;
  wire N383_0;
  wire N385_0;
  wire \HDMI/serdes_rst ;
  wire \port1_controller/cmd_en_13771 ;
  wire \port1_controller/state_FSM_FFd2_13772 ;
  wire \port1_controller/state_FSM_FFd1_13773 ;
  wire \HDMI/bufpll_lock ;
  wire \HDMI/clrbar/Mmux__n0429132 ;
  wire \HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<2> ;
  wire \HDMI/clrbar/Mmux__n04296 ;
  wire \HDMI/dcmspi_0/sndval<0>_0 ;
  wire \HDMI/dcmspi_0/sndd_13783 ;
  wire \HDMI/dcmspi_0/sndm_13784 ;
  wire \HDMI/dcmspi_0/PROGEN_13786 ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_0 ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_0 ;
  wire \HDMI/hsync_13789 ;
  wire \HDMI/tc_hesync<3>_0 ;
  wire \HDMI/clrbar/Mmux__n0429171 ;
  wire \HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<0> ;
  wire \HDMI/clrbar/_n0318_mmx_out3_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_sync_rst_AND_77_o_inv ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 ;
  wire N297;
  wire N300_0;
  wire N167_0;
  wire \HDMI/tc_hssync[6] ;
  wire \HDMI/tc_hsblnk<9>_0 ;
  wire N171_0;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>_0 ;
  wire \HDMI/tc_hsblnk<5>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_CS_0 ;
  wire \HDMI/pclk_D<1>_0 ;
  wire \HDMI/pclk_M[3] ;
  wire N89_0;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<4>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<3>_0 ;
  wire \HDMI/tc_vesync[7] ;
  wire \HDMI/enc0/encg/dout<9>_0 ;
  wire \HDMI/enc0/encr/dout<9>_0 ;
  wire \HDMI/pclk_M<0>_0 ;
  wire \HDMI/led1[1] ;
  wire \HDMI/pclk_M[2] ;
  wire \HDMI/pclk_M<1>_0 ;
  wire \HDMI/led1[0] ;
  wire \HDMI/enc0/encg/dout<6>_0 ;
  wire \HDMI/enc0/encr/dout<6>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1_13845 ;
  wire \HDMI/timing_inst/hpos_clr_0 ;
  wire \HDMI/tc_veblnk<4>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID_13848 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o2_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase_13850 ;
  wire \HDMI/tmds_data2<3>_0 ;
  wire \HDMI/tc_vesync[2] ;
  wire \HDMI/tc_hesync<5>_0 ;
  wire N339_0;
  wire N338_0;
  wire \HDMI/tmds_data0<3>_0 ;
  wire \HDMI/tc_heblnk<4>_0 ;
  wire \HDMI/pclk_D<0>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<9>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<5>_0 ;
  wire \HDMI/enc0/encr/Msub_n0233_xor<3>11_0 ;
  wire \HDMI/enc0/encb/Msub_n0236_xor<3>11_13867 ;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012_0 ;
  wire \HDMI/clrbar/Mmux__n042912621_13869 ;
  wire \HDMI/clrbar/Mmux__n0429101_13870 ;
  wire N20_0;
  wire \HDMI/tc_heblnk[9] ;
  wire \HDMI/tc_hsblnk<8>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In1_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<9>_0 ;
  wire N303;
  wire N306_0;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<10>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<1>_0 ;
  wire N309;
  wire N312_0;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<10>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<6>_0 ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o ;
  wire \HDMI/tmds_data2<1>_0 ;
  wire N379_0;
  wire N177_0;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2_13897 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux118 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux117 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1111 ;
  wire \HDMI/tmds_data0<1>_0 ;
  wire N264_0;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>_13906 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9_0 ;
  wire \HDMI/debsw2/cntr_en_13911 ;
  wire \HDMI/debsw2/Mcount_ctr_cy[3] ;
  wire \HDMI/debsw2/transition_13914 ;
  wire \HDMI/debsw2/Mcount_ctr_cy[7] ;
  wire \HDMI/debsw2/Mcount_ctr_cy[11] ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_13922 ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_13925 ;
  wire \HDMI/debsw3/cntr_en_13929 ;
  wire \HDMI/debsw3/Mcount_ctr_cy[3] ;
  wire \HDMI/debsw3/transition_13932 ;
  wire \HDMI/debsw3/Mcount_ctr_cy[7] ;
  wire \HDMI/debsw3/Mcount_ctr_cy[11] ;
  wire \HDMI/timing_inst/Mcount_hpos_cnt_cy[3] ;
  wire \HDMI/timing_inst/Mcount_hpos_cnt_cy[7] ;
  wire \HDMI/debsw0/cntr_en_13940 ;
  wire \HDMI/debsw0/Mcount_ctr_cy[3] ;
  wire \HDMI/debsw0/transition_13943 ;
  wire \HDMI/debsw0/Mcount_ctr_cy[7] ;
  wire \HDMI/debsw0/Mcount_ctr_cy[11] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy[3] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy[7] ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<2>_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_13953 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_13954 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_13955 ;
  wire \HDMI/debsw1/cntr_en_13959 ;
  wire \HDMI/debsw1/Mcount_ctr_cy[3] ;
  wire \HDMI/debsw1/transition_13962 ;
  wire \HDMI/debsw1/Mcount_ctr_cy[7] ;
  wire \HDMI/debsw1/Mcount_ctr_cy[11] ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<0>3_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<1>3_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<2>3_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>3_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>3_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>3_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<6>2_0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy[3] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy[7] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy[11] ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<3>_13999 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<7>_14000 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<11>_14001 ;
  wire clk0;
  wire \Mcount_led_count_cy[3] ;
  wire \Mcount_led_count_cy[7] ;
  wire \Mcount_led_count_cy[11] ;
  wire \Mcount_led_count_cy[15] ;
  wire \Mcount_led_count_cy[19] ;
  wire \Mcount_led_count_cy[23] ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_14038 ;
  wire \HDMI/timing_inst/Mcount_vpos_cnt_cy[3] ;
  wire \HDMI/timing_inst/Mcount_vpos_cnt_cy[7] ;
  wire \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_14042 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<10>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<11>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<12>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<13>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<14>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<15>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/DOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/TOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dqs_iobufds.iob_dqs/IBUFDS/SLAVEBUF.DIFFIN_14063 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dqs ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dqs ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dqsp_0 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/sys_clk_ibufg_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/DOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/TOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_udqs_iobufds.iob_udqs/IBUFDS/SLAVEBUF.DIFFIN_14070 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udqs ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_udqs ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_udqsp_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<0>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<1>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<2>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<3>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<4>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<5>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<6>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<7>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<8>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<9>_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_14116 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/TQ_N ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ck ;
  wire \HDMI/TMDS0/SLAVEBUF.DIFFOUT ;
  wire \HDMI/TMDS1/SLAVEBUF.DIFFOUT ;
  wire \HDMI/TMDS2/SLAVEBUF.DIFFOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_cas ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ras ;
  wire \HDMI/TMDS3/SLAVEBUF.DIFFOUT ;
  wire \HDMI/tmdsclk ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_cke ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ldm ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_odt ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_odt ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_udm ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_we ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.ZIO_OUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_TOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_OUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_TOUT ;
  wire \HDMI/pclkx10 ;
  wire \HDMI/oserdes2/cascade_do ;
  wire \HDMI/oserdes2/cascade_to ;
  wire \HDMI/oserdes2/cascade_ti ;
  wire \HDMI/oserdes2/cascade_di ;
  wire \HDMI/serdesstrobe ;
  wire \vram/u_ramModule/c3_sysclk_2x ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/odt_90 ;
  wire \vram/u_ramModule/c3_pll_ce_0 ;
  wire \HDMI/clkout/cascade_do ;
  wire \HDMI/clkout/cascade_to ;
  wire \HDMI/clkout/cascade_ti ;
  wire \HDMI/clkout/cascade_di ;
  wire \vram/u_ramModule/c3_sysclk_2x_180 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ;
  wire \vram/u_ramModule/c3_pll_ce_90 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_8 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_5 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_6 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_7 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_dqsp ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_9 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_10 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/cas_90 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/cke_90 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/idelay_dqs_ioi_s ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/idelay_dqs_ioi_m ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsIO_w_en_90_n ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsIO_w_en_90_p ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdi ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqnlm ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqplm ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ras_90 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqnum ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqpum ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/idelay_udqs_ioi_s ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/idelay_udqs_ioi_m ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_14307 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD_14308 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/we_90 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_11 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_udqsp ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_12 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_13 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_14 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_15 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsn_oq ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsn_tq ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsp_oq ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsp_tq ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ldm_oq ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ldm_t ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udm_oq ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udm_t ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_ldm ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_dqsn ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/clkfbout_clkfbin ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/locked ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/mcb_drp_clk_bufg_in ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/clk0_bufg_in ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/clk_2x_180 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/clk_2x_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udqsn_oq ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udqsn_tq ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udqsp_oq ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udqsp_tq ;
  wire clk50m;
  wire \HDMI/pllclk2 ;
  wire \HDMI/pllclk0 ;
  wire \HDMI/pll_lckd ;
  wire \HDMI/oserdes0/cascade_do ;
  wire \HDMI/oserdes0/cascade_to ;
  wire \HDMI/oserdes0/cascade_ti ;
  wire \HDMI/oserdes0/cascade_di ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_udqsn ;
  wire \HDMI/clkfx ;
  wire \HDMI/oserdes1/cascade_do ;
  wire \HDMI/oserdes1/cascade_to ;
  wire \HDMI/oserdes1/cascade_ti ;
  wire \HDMI/oserdes1/cascade_di ;
  wire \HDMI/pllclk1 ;
  wire \HDMI/clkfbout ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<7>_0 ;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT10_0 ;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT10_0 ;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_0 ;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_0 ;
  wire \HDMI/debsw3/block_out ;
  wire \HDMI/debsw2/block_out ;
  wire \HDMI/debsw1/block_out ;
  wire \HDMI/debsw0/block_out_0 ;
  wire \HDMI/dcmspi_0/mdone ;
  wire \HDMI/dcmspi_0/ddone ;
  wire \HDMI/enc0/encb/c1_reg_14397 ;
  wire \HDMI/enc0/encb/c0_reg_14398 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1_14408 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<4> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81_14411 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_lut<0>9 ;
  wire \HDMI/debsw0/debnced_14413 ;
  wire \HDMI/debsw1/debnced_14414 ;
  wire \HDMI/debsw2/debnced_14415 ;
  wire \HDMI/debsw3/debnced_14416 ;
  wire \HDMI/synchro_sws_1/temp ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_14421 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2_14422 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1_14423 ;
  wire \port1_controller/FIFO_write_state[5]_rd_en_Select_14_o2_14424 ;
  wire N85;
  wire N87;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_14427 ;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT1041 ;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042 ;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT6 ;
  wire N371;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT81_14432 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1_14433 ;
  wire N197;
  wire N195;
  wire N393;
  wire \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>1 ;
  wire \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>11_14438 ;
  wire \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13_14439 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3_14440 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1_14441 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_343_o_MUX_26_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1_14448 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_141_xo<0>1_14449 ;
  wire \port1_controller/pixel_FIFO/N18 ;
  wire N316;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_4_14452 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_3_14453 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_cy<4> ;
  wire \port1_controller/pixel_FIFO/N14 ;
  wire \port1_controller/pixel_FIFO/N12 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1_14457 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<5> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1_14459 ;
  wire N284;
  wire \port1_controller/pixel_FIFO/N16 ;
  wire \port1_controller/pixel_FIFO/N10 ;
  wire N345;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_301_xo<0>1_14464 ;
  wire \port1_controller/pixel_FIFO/N4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd2_cy<0>71 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<0> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<2> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<3> ;
  wire \port1_controller/pixel_FIFO/N2 ;
  wire \port1_controller/pixel_FIFO/N01 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<4> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<1> ;
  wire \port1_controller/pixel_FIFO/N8 ;
  wire \port1_controller/pixel_FIFO/N6 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<4> ;
  wire N112;
  wire N327;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<3> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_270_o ;
  wire N387;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<5> ;
  wire N320;
  wire N321;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In2_14491 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016271_14493 ;
  wire \port1_controller/FIFO_empty ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5> ;
  wire N104;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>3_14500 ;
  wire \HDMI/clrbar/Mmux__n0429130 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0009 ;
  wire N126;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv211_14504 ;
  wire N375;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1055_inv ;
  wire \HDMI/clrbar/Mmux__n04291213_14507 ;
  wire N8;
  wire \HDMI/clrbar/Mmux__n04291262 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv ;
  wire N193;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_Mux_243_o1_14514 ;
  wire \HDMI/clrbar/i_hcnt[11]_hbar11bgn[11]_LessThan_65_o1 ;
  wire \HDMI/clrbar/Mmux__n029941_14516 ;
  wire \HDMI/clrbar/Mmux__n04291191_14517 ;
  wire \HDMI/clrbar/Mmux__n0429119 ;
  wire \HDMI/clrbar/Mmux__n0429113 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv3_14521 ;
  wire N377;
  wire \HDMI/clrbar/Mmux__n029911_14523 ;
  wire \HDMI/clrbar/Mmux__n029922_14524 ;
  wire \HDMI/clrbar/Mmux__n029912_14525 ;
  wire N30;
  wire N32;
  wire N4;
  wire N50;
  wire N18;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT6 ;
  wire N44;
  wire \HDMI/clrbar/Mmux__n042910 ;
  wire N34;
  wire \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>11_14535 ;
  wire \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13_14536 ;
  wire N395;
  wire \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>1 ;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT82_14539 ;
  wire N373;
  wire N231;
  wire N122;
  wire \HDMI/clrbar/i_hcnt[11]_hbar6bgn[11]_LessThan_101_o1 ;
  wire N14;
  wire N12;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT81_14546 ;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT10 ;
  wire N189;
  wire N48;
  wire \HDMI/clrbar/Mmux__n04294 ;
  wire N361;
  wire \HDMI/debsw0/sat ;
  wire \HDMI/debsw0/sat<15>1_14555 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In4_14556 ;
  wire \HDMI/clrbar/vbar1bgn[11]_i_vcnt[11]_AND_20_o_01_14557 ;
  wire \HDMI/clrbar/i_vcnt[11]_vbar3bgn[11]_LessThan_51_o ;
  wire N152;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In3_14561 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o2 ;
  wire \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13_14564 ;
  wire N391;
  wire \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>1 ;
  wire N147;
  wire N183;
  wire N389;
  wire \HDMI/timing_inst/tc_heblnk[10]_hpos_ena_AND_9_o ;
  wire N369;
  wire \HDMI/dcmspi_0/gocmd ;
  wire N130;
  wire \HDMI/active_norst ;
  wire N350;
  wire N294;
  wire \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>11_14577 ;
  wire \HDMI/clk_sws_3/temp ;
  wire \HDMI/clk_sws_0/temp ;
  wire \HDMI/clk_sws_1/temp ;
  wire \HDMI/clk_sws_2/temp ;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1041 ;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042 ;
  wire \HDMI/debsw3/sat ;
  wire \HDMI/debsw3/sat<15>1_14586 ;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT6 ;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT81_14588 ;
  wire pwrup;
  wire \HDMI/debsw0/sync_q_14590 ;
  wire \HDMI/debsw3/sync_q_14591 ;
  wire \HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<3> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In621 ;
  wire \HDMI/debsw2/sync_q_14603 ;
  wire \HDMI/debsw1/sync_q_14604 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o2 ;
  wire \HDMI/debsw2/sat ;
  wire \HDMI/debsw2/sat<15>1_14608 ;
  wire \HDMI/debsw1/sat ;
  wire \HDMI/debsw1/sat<15>1_14611 ;
  wire N157;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<6>_26 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<7>_19 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<6>11 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<8> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<7>11 ;
  wire \HDMI/debsw2/ctr<1>_rt_51 ;
  wire \HDMI/debsw2/ctr<2>_rt_47 ;
  wire \ProtoComp353.CYINITGND.0 ;
  wire \HDMI/debsw2/ctr<3>_rt_35 ;
  wire \HDMI/debsw2/ctr<4>_rt_84 ;
  wire \HDMI/debsw2/ctr<5>_rt_80 ;
  wire \HDMI/debsw2/ctr<6>_rt_76 ;
  wire \HDMI/debsw2/ctr<7>_rt_64 ;
  wire \HDMI/debsw2/ctr<8>_rt_113 ;
  wire \HDMI/debsw2/ctr<9>_rt_109 ;
  wire \HDMI/debsw2/ctr<10>_rt_105 ;
  wire \HDMI/debsw2/ctr<11>_rt_93 ;
  wire \HDMI/debsw2/ctr<12>_rt_140 ;
  wire \HDMI/debsw2/ctr<13>_rt_136 ;
  wire \HDMI/debsw2/ctr<14>_rt_132 ;
  wire \HDMI/debsw2/ctr<15>_rt_122 ;
  wire \HDMI/timing_inst/Mcompar_hblnk_lutdi ;
  wire \HDMI/timing_inst/Mcompar_hblnk_lutdi1_160 ;
  wire \HDMI/timing_inst/Mcompar_hblnk_lutdi2_155 ;
  wire \ProtoComp356.CYINITVCC.1 ;
  wire \HDMI/timing_inst/Mcompar_hblnk_lutdi3_147 ;
  wire \HDMI/timing_inst/Mcompar_hblnk_lutdi4_175 ;
  wire \ProtoComp358.CYINITVCC.1 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1 ;
  wire \ProtoComp360.CYINITVCC.1_235 ;
  wire \ProtoComp362.CYINITVCC.1 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<0> ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi1_339 ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<1>_338 ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi2_333 ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<2>_332 ;
  wire \ProtoComp363.CYINITVCC.1 ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi3_325 ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<3>_324 ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi_372 ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<0>_371 ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi1_366 ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<1>_365 ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi2_360 ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<2>_359 ;
  wire \ProtoComp364.CYINITVCC.1 ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi3_352 ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<3>_351 ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi4_384 ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<4>_383 ;
  wire \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_382 ;
  wire \HDMI/debsw3/ctr<1>_rt_407 ;
  wire \HDMI/debsw3/ctr<2>_rt_403 ;
  wire \HDMI/debsw3/ctr<3>/ProtoComp353.CYINITGND.0 ;
  wire \HDMI/debsw3/ctr<3>_rt_391 ;
  wire \HDMI/debsw3/ctr<4>_rt_440 ;
  wire \HDMI/debsw3/ctr<5>_rt_436 ;
  wire \HDMI/debsw3/ctr<6>_rt_432 ;
  wire \HDMI/debsw3/ctr<7>_rt_420 ;
  wire \HDMI/debsw3/ctr<8>_rt_469 ;
  wire \HDMI/debsw3/ctr<9>_rt_465 ;
  wire \HDMI/debsw3/ctr<10>_rt_461 ;
  wire \HDMI/debsw3/ctr<11>_rt_449 ;
  wire \HDMI/debsw3/ctr<12>_rt_496 ;
  wire \HDMI/debsw3/ctr<13>_rt_492 ;
  wire \HDMI/debsw3/ctr<14>_rt_488 ;
  wire \HDMI/debsw3/ctr<15>_rt_478 ;
  wire \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi_523 ;
  wire \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<0>_522 ;
  wire \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi1_517 ;
  wire \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<1>_516 ;
  wire \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi2_511 ;
  wire \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<2>_510 ;
  wire \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_509 ;
  wire \ProtoComp365.CYINITVCC.1 ;
  wire \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi3_503 ;
  wire \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<3>_502 ;
  wire \HDMI/timing_inst/hpos_cnt<1>_rt_549 ;
  wire \HDMI/timing_inst/hpos_cnt<2>_rt_545 ;
  wire \ProtoComp366.CYINITGND.0 ;
  wire \HDMI/timing_inst/hpos_cnt<3>_rt_534 ;
  wire \HDMI/timing_inst/hpos_cnt<4>_rt_581 ;
  wire \HDMI/timing_inst/hpos_cnt<5>_rt_577 ;
  wire \HDMI/timing_inst/hpos_cnt<6>_rt_573 ;
  wire \HDMI/timing_inst/hpos_cnt<7>_rt_562 ;
  wire \HDMI/timing_inst/hpos_cnt<8>_rt_602 ;
  wire \HDMI/timing_inst/hpos_cnt<9>_rt_598 ;
  wire \HDMI/timing_inst/hpos_cnt<10>_rt_595 ;
  wire \HDMI/debsw0/ctr<1>_rt_625 ;
  wire \HDMI/debsw0/ctr<2>_rt_621 ;
  wire \HDMI/debsw0/ctr<3>/ProtoComp353.CYINITGND.0 ;
  wire \HDMI/debsw0/ctr<3>_rt_609 ;
  wire \HDMI/debsw0/ctr<4>_rt_658 ;
  wire \HDMI/debsw0/ctr<5>_rt_654 ;
  wire \HDMI/debsw0/ctr<6>_rt_650 ;
  wire \HDMI/debsw0/ctr<7>_rt_638 ;
  wire \HDMI/debsw0/ctr<8>_rt_687 ;
  wire \HDMI/debsw0/ctr<9>_rt_683 ;
  wire \HDMI/debsw0/ctr<10>_rt_679 ;
  wire \HDMI/debsw0/ctr<11>_rt_667 ;
  wire \HDMI/debsw0/ctr<12>_rt_714 ;
  wire \HDMI/debsw0/ctr<13>_rt_710 ;
  wire \HDMI/debsw0/ctr<14>_rt_706 ;
  wire \HDMI/debsw0/ctr<15>_rt_696 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter5 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter6 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter7 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>_rt_800 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>_rt_797 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>_rt_794 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<1> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<2> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<3> ;
  wire \ProtoComp372.CYINITGND.0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>_rt_786 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>_rt_822 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>_rt_819 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>_rt_816 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<4> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<5> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<6> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<7> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<7>_rt_807 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>_rt_844 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>_rt_841 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<10>_rt_838 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<8> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<9> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<10> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<11> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<11>_rt_829 ;
  wire \HDMI/debsw1/ctr<1>_rt_869 ;
  wire \HDMI/debsw1/ctr<2>_rt_865 ;
  wire \HDMI/debsw1/ctr<3>/ProtoComp353.CYINITGND.0 ;
  wire \HDMI/debsw1/ctr<3>_rt_853 ;
  wire \HDMI/debsw1/ctr<4>_rt_902 ;
  wire \HDMI/debsw1/ctr<5>_rt_898 ;
  wire \HDMI/debsw1/ctr<6>_rt_894 ;
  wire \HDMI/debsw1/ctr<7>_rt_882 ;
  wire \HDMI/debsw1/ctr<8>_rt_931 ;
  wire \HDMI/debsw1/ctr<9>_rt_927 ;
  wire \HDMI/debsw1/ctr<10>_rt_923 ;
  wire \HDMI/debsw1/ctr<11>_rt_911 ;
  wire \HDMI/debsw1/ctr<12>_rt_958 ;
  wire \HDMI/debsw1/ctr<13>_rt_954 ;
  wire \HDMI/debsw1/ctr<14>_rt_950 ;
  wire \HDMI/debsw1/ctr<15>_rt_940 ;
  wire \HDMI/timing_inst/Mcompar_vblnk_lutdi ;
  wire \HDMI/timing_inst/Mcompar_vblnk_lutdi1_978 ;
  wire \HDMI/timing_inst/Mcompar_vblnk_lutdi2_972 ;
  wire \ProtoComp375.CYINITVCC.1 ;
  wire \HDMI/timing_inst/Mcompar_vblnk_lutdi3_965 ;
  wire \ProtoComp376.CYINITVCC.1 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<1>_rt_1053 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<2>_rt_1050 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<0>3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<1>3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<2>3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>3 ;
  wire \ProtoComp378.CYINITGND.0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>_rt_1041 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<4>_rt_1076 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<5>_rt_1073 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<6>_rt_1070 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<6>2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>_rt_1063 ;
  wire \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi_1103 ;
  wire \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<0>_1102 ;
  wire \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi1_1097 ;
  wire \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<1>_1096 ;
  wire \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi2_1091 ;
  wire \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<2>_1090 ;
  wire \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_1089 ;
  wire \ProtoComp380.CYINITVCC.1 ;
  wire \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi3_1083 ;
  wire \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<3>_1082 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand_1148 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY2_1127 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY3_1126 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand5 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand6 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY5_1175 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY6 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY7 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY8 ;
  wire \ProtoComp383.CYINITVCC.1 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<1>_rt_1268 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<2>_rt_1264 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<0>1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<1>1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<2>1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>1_1259 ;
  wire \ProtoComp385.CYINITGND.0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>_rt_1252 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<4>_rt_1301 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<5>_rt_1297 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<6>_rt_1293 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1_1291 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>1_1290 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>_rt_1281 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<8>_rt_1330 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<9>_rt_1326 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<10>_rt_1322 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>_rt_1310 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<12>_rt_1357 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<13>_rt_1353 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<14>_rt_1349 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_rt_1339 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>_rt_1383 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>_rt_1380 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>_rt_1376 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<1> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<2> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<3> ;
  wire \ProtoComp388.CYINITGND.0 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>_rt_1365 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>_rt_1412 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>_rt_1408 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>_rt_1404 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<4> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<5> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<6> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<7> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>_rt_1392 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>_rt_1441 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<9>_rt_1437 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<10>_rt_1433 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<8> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<9> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<10> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<11> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<11>_rt_1421 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<12>_rt_1454 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<12> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<1>_rt_1474 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<2>_rt_1470 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<0>2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<1>2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<2>2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/ProtoComp353.CYINITGND.0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>_rt_1458 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<4>_rt_1505 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<5>_rt_1501 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<6>_rt_1497 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<6>1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>_rt_1487 ;
  wire \led_count<1>_rt_1527 ;
  wire \led_count<2>_rt_1523 ;
  wire \ProtoComp390.CYINITGND.0 ;
  wire \led_count<3>_rt_1512 ;
  wire \led_count<4>_rt_1558 ;
  wire \led_count<5>_rt_1554 ;
  wire \led_count<6>_rt_1550 ;
  wire \led_count<7>_rt_1539 ;
  wire \led_count<8>_rt_1585 ;
  wire \led_count<9>_rt_1581 ;
  wire \led_count<10>_rt_1577 ;
  wire \led_count<11>_rt_1566 ;
  wire \led_count<12>_rt_1612 ;
  wire \led_count<13>_rt_1608 ;
  wire \led_count<14>_rt_1604 ;
  wire \led_count<15>_rt_1593 ;
  wire \led_count<16>_rt_1639 ;
  wire \led_count<17>_rt_1635 ;
  wire \led_count<18>_rt_1631 ;
  wire \led_count<19>_rt_1620 ;
  wire \led_count<20>_rt_1666 ;
  wire \led_count<21>_rt_1662 ;
  wire \led_count<22>_rt_1658 ;
  wire \led_count<23>_rt_1647 ;
  wire \led_count<24>_rt_1681 ;
  wire \led_count<25>_rt_1678 ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<0> ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi1_1699 ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<1>_1698 ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi2_1693 ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<2>_1692 ;
  wire \ProtoComp393.CYINITVCC.1 ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi3_1686 ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<3>_1685 ;
  wire \HDMI/timing_inst/vpos_cnt<1>_rt_1729 ;
  wire \HDMI/timing_inst/vpos_cnt<2>_rt_1725 ;
  wire \HDMI/timing_inst/Result<0>1 ;
  wire \HDMI/timing_inst/Result<1>1 ;
  wire \HDMI/timing_inst/Result<2>1 ;
  wire \HDMI/timing_inst/Result<3>1 ;
  wire \HDMI/timing_inst/vpos_cnt<3>/ProtoComp353.CYINITGND.0 ;
  wire \HDMI/timing_inst/vpos_cnt<3>_rt_1713 ;
  wire \HDMI/timing_inst/vpos_cnt<4>_rt_1762 ;
  wire \HDMI/timing_inst/vpos_cnt<5>_rt_1758 ;
  wire \HDMI/timing_inst/vpos_cnt<6>_rt_1754 ;
  wire \HDMI/timing_inst/Result<4>1 ;
  wire \HDMI/timing_inst/Result<5>1 ;
  wire \HDMI/timing_inst/Result<6>1 ;
  wire \HDMI/timing_inst/Result<7>1 ;
  wire \HDMI/timing_inst/vpos_cnt<7>_rt_1742 ;
  wire \HDMI/timing_inst/vpos_cnt<8>_rt_1784 ;
  wire \HDMI/timing_inst/vpos_cnt<9>_rt_1780 ;
  wire \HDMI/timing_inst/vpos_cnt<10>_rt_1777 ;
  wire \HDMI/timing_inst/Result<8>1 ;
  wire \HDMI/timing_inst/Result<9>1 ;
  wire \HDMI/timing_inst/Result<10>1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/ProtoComp360.CYINITVCC.1 ;
  wire \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<0> ;
  wire \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi1_1846 ;
  wire \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<1>_1845 ;
  wire \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi2_1840 ;
  wire \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<2>_1839 ;
  wire \ProtoComp395.CYINITVCC.1 ;
  wire \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi3_1832 ;
  wire \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<3>_1831 ;
  wire \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi4_1862 ;
  wire \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<4>_1861 ;
  wire \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_1860 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dqsp ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/sys_clk_ibufg ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_udqsp ;
  wire SW_0_IBUF_1921;
  wire SW_1_IBUF_1924;
  wire SW_2_IBUF_1927;
  wire SW_3_IBUF_1930;
  wire SYS_RESET_IBUF_1933;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN ;
  wire \HDMI/oserdes2/oserdes_m/SHIFTOUT4 ;
  wire \HDMI/oserdes2/oserdes_m/SHIFTOUT3 ;
  wire \HDMI/oserdes2/oserdes_m/TQ ;
  wire \HDMI/oserdes2/oserdes_m/SHIFTIN2 ;
  wire \HDMI/oserdes2/oserdes_m/CLK0_INT ;
  wire \HDMI/oserdes2/oserdes_m/SHIFTIN1 ;
  wire \HDMI/oserdes2/oserdes_s/SHIFTOUT2 ;
  wire \HDMI/oserdes2/oserdes_s/OQ ;
  wire \HDMI/oserdes2/oserdes_s/TQ ;
  wire \HDMI/oserdes2/oserdes_s/SHIFTOUT1 ;
  wire \HDMI/oserdes2/oserdes_s/CLK0_INT ;
  wire \HDMI/oserdes2/oserdes_s/SHIFTIN3 ;
  wire \HDMI/oserdes2/oserdes_s/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/CLKDIV ;
  wire \HDMI/clkout/oserdes_m/SHIFTOUT4 ;
  wire \HDMI/clkout/oserdes_m/SHIFTOUT3 ;
  wire \HDMI/clkout/oserdes_m/TQ ;
  wire \HDMI/clkout/oserdes_m/SHIFTIN2 ;
  wire \HDMI/clkout/oserdes_m/CLK0_INT ;
  wire \HDMI/clkout/oserdes_m/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/CLKDIV ;
  wire \HDMI/clkout/oserdes_s/SHIFTOUT2 ;
  wire \HDMI/clkout/oserdes_s/OQ ;
  wire \HDMI/clkout/oserdes_s/TQ ;
  wire \HDMI/clkout/oserdes_s/SHIFTOUT1 ;
  wire \HDMI/clkout/oserdes_s/CLK0_INT ;
  wire \HDMI/clkout/oserdes_s/SHIFTIN3 ;
  wire \HDMI/clkout/oserdes_s/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/AUXSDOIN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/DQSOUTP ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/IDATAIN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/DQSOUTP ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/IDATAIN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO0 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO1 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO2 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO3 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO4 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO5 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO6 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO7 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO8 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO9 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO10 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO11 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO12 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO13 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO14 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO15 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUTDCM0 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUT4 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKFBDCM ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUTDCM5 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUTDCM1 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DRDY ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUTDCM2 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUT5 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUTDCM4 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUTDCM3 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/RST_INT ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKIN2 ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKFBIN_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/CLKDIV ;
  wire \HDMI/oserdes0/oserdes_m/SHIFTOUT4 ;
  wire \HDMI/oserdes0/oserdes_m/SHIFTOUT3 ;
  wire \HDMI/oserdes0/oserdes_m/TQ ;
  wire \HDMI/oserdes0/oserdes_m/SHIFTIN2 ;
  wire \HDMI/oserdes0/oserdes_m/CLK0_INT ;
  wire \HDMI/oserdes0/oserdes_m/SHIFTIN1 ;
  wire \HDMI/oserdes0/oserdes_s/SHIFTOUT2 ;
  wire \HDMI/oserdes0/oserdes_s/OQ ;
  wire \HDMI/oserdes0/oserdes_s/TQ ;
  wire \HDMI/oserdes0/oserdes_s/SHIFTOUT1 ;
  wire \HDMI/oserdes0/oserdes_s/CLK0_INT ;
  wire \HDMI/oserdes0/oserdes_s/SHIFTIN3 ;
  wire \HDMI/oserdes0/oserdes_s/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/CLKDIV ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/DQSOUTN ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/DATAOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/DATAOUT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/SDO ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/IOCLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/CLKDIV ;
  wire \HDMI/PCLK_GEN_INST/STATUS0 ;
  wire \HDMI/PCLK_GEN_INST/STATUS1 ;
  wire \HDMI/PCLK_GEN_INST/STATUS2 ;
  wire \HDMI/PCLK_GEN_INST/STATUS3 ;
  wire \HDMI/PCLK_GEN_INST/STATUS4 ;
  wire \HDMI/PCLK_GEN_INST/STATUS5 ;
  wire \HDMI/PCLK_GEN_INST/STATUS6 ;
  wire \HDMI/PCLK_GEN_INST/STATUS7 ;
  wire \HDMI/PCLK_GEN_INST/CLKFXDV ;
  wire \HDMI/PCLK_GEN_INST/PROGDONE ;
  wire \HDMI/PCLK_GEN_INST/CLKFX180 ;
  wire \HDMI/PCLK_GEN_INST/RST_INT ;
  wire \HDMI/PCLK_GEN_INST/PROGCLK_INT ;
  wire \HDMI/PCLK_GEN_INST/PROGEN_INT ;
  wire \HDMI/PCLK_GEN_INST/PROGDATA_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/CLKDIV ;
  wire \HDMI/oserdes1/oserdes_m/SHIFTOUT4 ;
  wire \HDMI/oserdes1/oserdes_m/SHIFTOUT3 ;
  wire \HDMI/oserdes1/oserdes_m/TQ ;
  wire \HDMI/oserdes1/oserdes_m/SHIFTIN2 ;
  wire \HDMI/oserdes1/oserdes_m/CLK0_INT ;
  wire \HDMI/oserdes1/oserdes_m/SHIFTIN1 ;
  wire \HDMI/oserdes1/oserdes_s/SHIFTOUT2 ;
  wire \HDMI/oserdes1/oserdes_s/OQ ;
  wire \HDMI/oserdes1/oserdes_s/TQ ;
  wire \HDMI/oserdes1/oserdes_s/SHIFTOUT1 ;
  wire \HDMI/oserdes1/oserdes_s/CLK0_INT ;
  wire \HDMI/oserdes1/oserdes_s/SHIFTIN3 ;
  wire \HDMI/oserdes1/oserdes_s/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTOUT4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTOUT2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTOUT3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTOUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTIN2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/CLK0_INT ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTIN3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTIN4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTIN1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/CLKDIV ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO0 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO1 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO2 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO3 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO4 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO5 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO6 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO7 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO8 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO9 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO10 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO11 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO12 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO13 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO14 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DO15 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/CLKOUTDCM0 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/CLKOUT4 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/CLKFBDCM ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/CLKOUTDCM5 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/CLKOUTDCM1 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DRDY ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/CLKOUTDCM2 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/CLKOUT5 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/CLKOUTDCM4 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/CLKOUTDCM3 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/CLKOUT3 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI0 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI1 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI2 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI3 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI4 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI5 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI6 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI7 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI8 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI9 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI10 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI11 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI12 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI13 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI14 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DI15 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DADDR0 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DADDR1 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DADDR2 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DADDR3 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DADDR4 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/CLKIN1 ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DWE ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/RST_INTNOT ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DEN ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/DCLK ;
  wire \HDMI/PLL_OSERDES/PLL_ADV/CLKFBIN_INT ;
  wire \vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK1/S_INTNOT ;
  wire N87_pack_10;
  wire \port1_controller/FIFO_write_state_FSM_FFd1_rstpot_4150 ;
  wire \port1_controller/FIFO_wr_en_rstpot_4175 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS_4187 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_rd_not_write_reg_AND_80_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gated_pll_lock ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_pack_2 ;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT83 ;
  wire N413;
  wire N414;
  wire N416;
  wire N415;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT10 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock_rstpot_4284 ;
  wire N383;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window_rstpot1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In1_4317 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o2 ;
  wire \HDMI/enc0/encg/GND_23_o_cnt[4]_mux_55_OUT<1> ;
  wire \HDMI/enc0/encg/GND_23_o_cnt[4]_mux_55_OUT<2> ;
  wire \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_4415 ;
  wire N425;
  wire N426;
  wire N371_pack_8;
  wire \HDMI/toggle_inv ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_GND_49_o_equal_31_o ;
  wire \HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_add_47_OUT1 ;
  wire \HDMI/enc0/encg/n0233<2>_pack_4 ;
  wire \HDMI/enc0/encg/Msub_n0233_xor<3>11_pack_6 ;
  wire \HDMI/enc0/encg/GND_23_o_cnt[4]_mux_55_OUT<4> ;
  wire \HDMI/enc0/encg/GND_23_o_cnt[4]_mux_55_OUT<3> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<7> ;
  wire N197_pack_12;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2-In_4524 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3-In_4513 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_19 ;
  wire N393_pack_7;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_AddressPhase_MUX_214_o ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_29 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN_4623 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3_rt_4622 ;
  wire \port1_controller/cmd_en_rstpot_4638 ;
  wire \port1_controller/cmd_en_pack_1 ;
  wire \port1_controller/state_FSM_FFd1-In ;
  wire \port1_controller/state_FSM_FFd2-In ;
  wire \port1_controller/state_FSM_FFd2_pack_1 ;
  wire \HDMI/enc0/encg/q_m<4>_pack_7 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<1> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<2> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<0> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux118_pack_8 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_pack_1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_rstpot_4894 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_04 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_24 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3_pack_4 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_14 ;
  wire \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>2 ;
  wire \HDMI/enc0/pixel2x/dataint<11>_rt_4985 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<6> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<5> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<4> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<3> ;
  wire \HDMI/enc0/pixel2x/dataint<7>_rt_5054 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<12>_rt_5082 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<12> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<12>_rt_5093 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_14_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_15_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_13_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_5143 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_rstpot_5142 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<1>11_rt_5180 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<1>_pack_1 ;
  wire \ProtoComp605.CYINITGND.0 ;
  wire N367;
  wire N368;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_rstpot_5310 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_pack_1 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>_pack_4 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1_dpot_5319 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6_dpot_5357 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10_dpot_5356 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<10>_pack_9 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5_dpot_5353 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9_dpot_5352 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2_dpot_5349 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>_pack_5 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4_dpot_5336 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3_dpot_5335 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>_pack_7 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12_dpot_5382 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<12>_pack_4 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8_dpot_5380 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11_dpot_5376 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<11>_pack_2 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7_dpot_5372 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[9]_WR_PNTR[10]_XOR_5_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[6]_WR_PNTR[7]_XOR_8_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[7]_WR_PNTR[8]_XOR_7_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[10]_WR_PNTR[11]_XOR_4_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[11]_WR_PNTR[12]_XOR_3_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[8]_WR_PNTR[9]_XOR_6_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<12>_rt_5442 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER[15]_GND_47_o_MUX_219_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/rst_tmp_PWR_48_o_MUX_231_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_xor<3>11 ;
  wire N242;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<5> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<6> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>_rt_5638 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>_rt_5633 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>_rt_5632 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<5>_rt_5621 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_dpot_5646 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_9_o ;
  wire \port1_controller/pixel_FIFO/N14_pack_12 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_8_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_10_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<4>_5784 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<3>_5775 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<3>_rt_5774 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<2>_5766 ;
  wire \ProtoComp631.CYINITGND.0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<3> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<5> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<5>_5749 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0758[10:0]<2> ;
  wire N428;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<7> ;
  wire N427;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<6> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<6>_rt_5877 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>_rt_5872 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>_rt_5871 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<9>_rt_5860 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<10>_rt_5899 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<11>_rt_5894 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<12>_rt_5889 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR_13_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR_14_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR_12_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR_11_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR_10_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR_9_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_12_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_11_o ;
  wire \port1_controller/pixel_FIFO/N16_pack_6 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<6> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<3> ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_30_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_31_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_29_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_lut<0>8 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_20_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_21_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_23_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_22_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_25_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_26_o ;
  wire \port1_controller/pixel_FIFO/N2_pack_12 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_24_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<12>_rt_6280 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<4>_rt_6319 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<5>_rt_6314 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<6>_rt_6309 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>_rt_6303 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_104_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR_103_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR_102_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[3]_RD_PNTR[4]_XOR_101_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[4]_RD_PNTR[5]_XOR_100_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[5]_RD_PNTR[6]_XOR_99_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_7_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_6_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_4_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_5_o ;
  wire N102;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484<4>_pack_7 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0_rstpot_6466 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1_rstpot_6460 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2_rstpot_6455 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3_rstpot_6449 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In1_6476 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41-In ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_28_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_27_o ;
  wire \port1_controller/pixel_FIFO/N8_pack_6 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[9]_RD_PNTR[10]_XOR_95_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[6]_RD_PNTR[7]_XOR_98_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[7]_RD_PNTR[8]_XOR_97_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[10]_RD_PNTR[11]_XOR_94_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[11]_RD_PNTR[12]_XOR_93_o ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[8]_RD_PNTR[9]_XOR_96_o ;
  wire N252;
  wire N352;
  wire N132;
  wire N353;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_pack_1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28-In1 ;
  wire \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<12>_rt_6663 ;
  wire N355;
  wire N354;
  wire N253;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0_rstpot_6743 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1_rstpot_6738 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3_rstpot_6723 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_267_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID_6782 ;
  wire N179;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<5> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<4> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47-In_6921 ;
  wire N28;
  wire N219;
  wire N430;
  wire N120;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32_pack_1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_rstpot_7071 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49-In ;
  wire \HDMI/clrbar/Mmux__n042912821_7123 ;
  wire N408;
  wire N407;
  wire \HDMI/enc0/pixel2x/Mram_wa_d ;
  wire \HDMI/enc0/pixel2x/Mram_wa_d1 ;
  wire \HDMI/enc0/pixel2x/wa<3>_pack_6 ;
  wire \HDMI/enc0/pixel2x/Mram_wa_d3 ;
  wire \HDMI/enc0/pixel2x/Mram_wa_d2 ;
  wire N171;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_pack_1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36-In1 ;
  wire N167;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<0> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25-In1 ;
  wire N10;
  wire \HDMI/enc0/pixel2x/sync_INV_40_o ;
  wire \HDMI/enc0/pixel2x/ra<3>_pack_1 ;
  wire \HDMI/enc0/pixel2x/Mram_ra_d3 ;
  wire \HDMI/enc0/pixel2x/Mram_ra_d2 ;
  wire \HDMI/enc0/pixel2x/Mram_ra_d ;
  wire \HDMI/enc0/pixel2x/Mram_ra_d1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_rstpot_7391 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33-In1 ;
  wire N177;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55-In ;
  wire \port1_controller/Mshreg_calib_done_1_7463 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_244_o ;
  wire N126_pack_2;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2097[1] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2097[2] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[7] ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2097[8] ;
  wire N163;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE_rstpot_7585 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_rstpot_7602 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_247_o ;
  wire \HDMI/enc0/encb/Mshreg_de_reg_7620 ;
  wire N409;
  wire N410;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53-In_7828 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52-In_7820 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_rstpot_7811 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_pack_5 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38_pack_2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4_rstpot_7902 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5_rstpot_7897 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6_rstpot_7884 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50-In1 ;
  wire N91;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48-In1 ;
  wire \HDMI/clrbar/o_g<2>_pack_4 ;
  wire \HDMI/clrbar/Mmux__n04291182 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0 ;
  wire N89;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<2>_rt_8110 ;
  wire N356;
  wire N335;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1_pack_2 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_CS ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1_rstpot_8187 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0_rstpot_8181 ;
  wire \HDMI/clrbar/Mmux__n042941_8209 ;
  wire N420;
  wire N419;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC_rstpot_8304 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<0> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<1> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<2> ;
  wire N108;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<6> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<7> ;
  wire \HDMI/timing_inst/hpos_clr ;
  wire \HDMI/clrbar/Mmux__n02991 ;
  wire \HDMI/clrbar/hbar11bgn[11]_i_hcnt[11]_AND_25_o_pack_5 ;
  wire \HDMI/clrbar/hbar7bgn[11]_i_hcnt[11]_AND_39_o_pack_2 ;
  wire \HDMI/clrbar/Hregion<0>_mmx_out2 ;
  wire \HDMI/clrbar/Mmux__n0429139_pack_5 ;
  wire \HDMI/clrbar/_n0318_mmx_out ;
  wire \HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<5>_pack_2 ;
  wire \HDMI/clrbar/o_r<0>_pack_9 ;
  wire \HDMI/clrbar/_n0318_mmx_out3 ;
  wire \HDMI/clrbar/Vregion<0>121_pack_5 ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_24 ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_04 ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3_pack_9 ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_14 ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>2 ;
  wire \HDMI/enc0/encr/n0233<2>_pack_9 ;
  wire N422;
  wire N421;
  wire \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_8943 ;
  wire \HDMI/enc0/encr/Msub_n0233_xor<3>11 ;
  wire \HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_47_OUT1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC_rstpot_9016 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3_rstpot_9037 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_rstpot_9031 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1_rstpot_9025 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2_rstpot_9021 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4_rstpot_9059 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5_rstpot_9049 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6_rstpot_9046 ;
  wire N288;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<3> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1111_pack_10 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<4> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<5> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20-In1 ;
  wire \HDMI/pll_lckd_INV_6_o ;
  wire \HDMI/clrbar/Mmux__n029912_pack_2 ;
  wire N30_pack_3;
  wire N50_pack_6;
  wire \HDMI/enc0/encr/q_m<4>_pack_6 ;
  wire \HDMI/enc0/encr/GND_23_o_cnt[4]_mux_55_OUT<1> ;
  wire \HDMI/enc0/encr/GND_23_o_cnt[4]_mux_55_OUT<2> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7_rstpot_9467 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23-In1 ;
  wire N333;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14-In1 ;
  wire N40;
  wire \HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o12 ;
  wire N44_pack_5;
  wire \HDMI/clrbar/_n0318_mmx_out5 ;
  wire N20;
  wire N404;
  wire N403;
  wire N2;
  wire N16;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_29 ;
  wire \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_19 ;
  wire N395_pack_7;
  wire N373_pack_8;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>9 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22-In1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_pack_3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_9952 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15-In ;
  wire N14_pack_8;
  wire N385;
  wire \HDMI/enc0/encr/GND_23_o_cnt[4]_mux_55_OUT<3> ;
  wire \HDMI/enc0/encr/GND_23_o_cnt[4]_mux_55_OUT<4> ;
  wire N191;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/nextstate[2]_nextstate[2]_OR_139_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7-In_10191 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8-In ;
  wire N406;
  wire \HDMI/clrbar/hbar13bgn[11]_i_hcnt[11]_AND_27_o ;
  wire N405;
  wire N48_pack_7;
  wire \HDMI/clrbar/Mmux__n04291211 ;
  wire N264;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_rstpot_10331 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_10328 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5-In ;
  wire N379;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt<1>_pack_1 ;
  wire N6;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt<2>_pack_3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773<7>_pack_7 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7_rstpot_10491 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv_pack_3 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_rstpot_10473 ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi4_10510 ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<4>_10506 ;
  wire \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_10500 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_14 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy<0>2 ;
  wire \HDMI/debsw0/cntr_en_rstpot_10571 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169031 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773<4>_pack_6 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_rstpot_10662 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_AddressPhase_MUX_194_o ;
  wire \HDMI/VGA_HSYNC_INT_hvsync_polarity_XOR_33_o ;
  wire \HDMI/tc_hesync[3] ;
  wire \HDMI/tc_hesync[6] ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_04 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_24 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3_pack_4 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In ;
  wire N339;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter9 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter8 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>_pack_13 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<1>_pack_11 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_29 ;
  wire \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_19 ;
  wire N391_pack_7;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter[9]_GND_47_o_MUX_230_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In_11195 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7-In_11187 ;
  wire \HDMI/tc_hsblnk[8] ;
  wire \HDMI/tc_hsblnk[5] ;
  wire \HDMI/VGA_VSYNC_INT_hvsync_polarity_XOR_34_o ;
  wire \HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2_pack_4 ;
  wire \HDMI/enc0/encb/q_m<4>_pack_3 ;
  wire N369_pack_6;
  wire \HDMI/dcmspi_0/sndm_rstpot_11341 ;
  wire \HDMI/dcmspi_0/PROGDATA_rstpot_11340 ;
  wire \HDMI/dcmspi_0/PROGDATA_11339 ;
  wire \HDMI/dcmspi_0/sndd_gocmd_OR_35_o ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1_rstpot ;
  wire N300;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_11413 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_rstpot_11412 ;
  wire \HDMI/active_q_rstpot_11431 ;
  wire \HDMI/tc_hesync[5] ;
  wire \HDMI/enc0/encb/Mshreg_c1_reg_11459 ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<4>_11454 ;
  wire \HDMI/enc0/encb/Mshreg_c0_reg_11450 ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_11446 ;
  wire \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi4_11441 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_rstpot_11515 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5_rstpot_11502 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6_rstpot_11500 ;
  wire N294_pack_9;
  wire \HDMI/tc_heblnk[4] ;
  wire \HDMI/tc_hssync[3] ;
  wire \HDMI/tc_hssync[4] ;
  wire \HDMI/tc_heblnk[5] ;
  wire \HDMI/tc_hsblnk[10] ;
  wire \HDMI/tc_hsblnk[9] ;
  wire SW_1_IBUF_rt_11602;
  wire \HDMI/clk_sws_1/temp_pack_2 ;
  wire \HDMI/clk_sws_2/temp_pack_3 ;
  wire SW_2_IBUF_rt_11596;
  wire \HDMI/clk_sws_3/temp_pack_1 ;
  wire SW_3_IBUF_rt_11594;
  wire \HDMI/clk_sws_0/temp_pack_4 ;
  wire SW_0_IBUF_rt_11587;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT83 ;
  wire N411;
  wire N412;
  wire N418;
  wire N417;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT10 ;
  wire \HDMI/debsw3/cntr_en_rstpot_11683 ;
  wire \HDMI/enc0/encb/GND_23_o_cnt[4]_mux_55_OUT<1> ;
  wire \HDMI/enc0/encb/GND_23_o_cnt[4]_mux_55_OUT<2> ;
  wire \HDMI/enc0/encb/GND_23_o_cnt[4]_mux_55_OUT<3> ;
  wire \HDMI/enc0/encb/GND_23_o_cnt[4]_mux_55_OUT<4> ;
  wire \HDMI/dcmspi_0/sndd_rstpot_11757 ;
  wire \HDMI/pwrup_sw3_rdy_OR_19_o ;
  wire \HDMI/debsw0/block_out ;
  wire \HDMI/debsw0/transition_rstpot_11832 ;
  wire \HDMI/sws_sync_q<0>_rt_11831 ;
  wire \HDMI/debsw0/sync_q_pack_1 ;
  wire \HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_add_47_OUT1 ;
  wire N424;
  wire N423;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_11842 ;
  wire \HDMI/debsw3/transition_rstpot_11870 ;
  wire \HDMI/sws_sync_q<3>_rt_11869 ;
  wire \HDMI/debsw3/sync_q_pack_1 ;
  wire \HDMI/enc0/encb/n0233<2>_pack_1 ;
  wire \HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<1> ;
  wire \HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<2> ;
  wire \HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<3> ;
  wire \HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<4> ;
  wire \HDMI/_n0126 ;
  wire \HDMI/pclk_M[5] ;
  wire \HDMI/pclk_M[1] ;
  wire \HDMI/sws_sync_q[3]_GND_9_o_equal_7_o ;
  wire \HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<8>1 ;
  wire \HDMI/sws_sync_q[3]_GND_9_o_equal_8_o ;
  wire \HDMI/sws_sync_q[3]_GND_9_o_equal_6_o ;
  wire \HDMI/enc0/encb/Msub_n0233_xor<3>11 ;
  wire \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012_11975 ;
  wire \HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<5> ;
  wire \HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<6> ;
  wire \HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<7> ;
  wire \HDMI/dcmspi_0/sndval<7>_pack_5 ;
  wire \HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<0> ;
  wire \HDMI/pclk_M[0] ;
  wire \HDMI/sws_sync_q[3]_GND_9_o_select_10_OUT<0> ;
  wire \HDMI/sws_sync_q[3]_GND_9_o_select_12_OUT<1> ;
  wire \HDMI/sws_sync_q[3]_PWR_9_o_equal_9_o ;
  wire \HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<0> ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In621_pack_1 ;
  wire \HDMI/sws_sync<2>_rt_12070 ;
  wire \HDMI/sws_sync<3>_rt_12066 ;
  wire \HDMI/sws_sync<0>_rt_12060 ;
  wire \HDMI/sws_sync<1>_rt_12055 ;
  wire N358;
  wire N338;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7_rstpot_12114 ;
  wire N312;
  wire \HDMI/debsw2/sync_q_pack_1 ;
  wire \HDMI/sws_sync_q<2>_rt_12127 ;
  wire \HDMI/debsw2/transition_rstpot_12126 ;
  wire \HDMI/debsw1/transition_rstpot_12140 ;
  wire \HDMI/sws_sync_q<1>_rt_12139 ;
  wire \HDMI/debsw1/sync_q_pack_1 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0_rstpot_12202 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1_rstpot_12189 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2_rstpot_12187 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3_rstpot_12178 ;
  wire N306;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0_rstpot_12297 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1_rstpot_12295 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2_rstpot_12286 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3_rstpot_12278 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4_rstpot_12312 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5_rstpot_12310 ;
  wire \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6_rstpot_12303 ;
  wire \HDMI/debsw2/cntr_en_rstpot_12346 ;
  wire \HDMI/debsw1/cntr_en_rstpot_12374 ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>/DI<0> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>/DI<1> ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_3/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_2/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_1/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_0/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_7/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_6/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_5/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_4/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_11/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_10/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_9/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_8/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_15/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_14/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_13/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/ctr_12/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<0> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<1> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<2> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<3> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>/DI<0> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>/DI<1> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>/DI<2> ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_3/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_2/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_1/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_0/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_7/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_6/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_5/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_4/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_11/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_10/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_9/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_8/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_15/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_14/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_13/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/ctr_12/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/hpos_cnt_3/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/hpos_cnt_2/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/hpos_cnt_1/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/hpos_cnt_0/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/hpos_cnt_7/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/hpos_cnt_6/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/hpos_cnt_5/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/hpos_cnt_4/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/hpos_cnt_10/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/hpos_cnt_9/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/hpos_cnt_8/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_3/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_2/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_1/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_0/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_7/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_6/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_5/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_4/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_11/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_10/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_9/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_8/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_15/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_14/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_13/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/ctr_12/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_3/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_2/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_1/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_0/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_7/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_6/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_5/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_4/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_11/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_10/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_9/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_8/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_15/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_14/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_13/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/ctr_12/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4/CLK ;
  wire \NlwBufferSignal_led_count_3/CLK ;
  wire \NlwBufferSignal_led_count_2/CLK ;
  wire \NlwBufferSignal_led_count_1/CLK ;
  wire \NlwBufferSignal_led_count_0/CLK ;
  wire \NlwBufferSignal_led_count_7/CLK ;
  wire \NlwBufferSignal_led_count_6/CLK ;
  wire \NlwBufferSignal_led_count_5/CLK ;
  wire \NlwBufferSignal_led_count_4/CLK ;
  wire \NlwBufferSignal_led_count_11/CLK ;
  wire \NlwBufferSignal_led_count_10/CLK ;
  wire \NlwBufferSignal_led_count_9/CLK ;
  wire \NlwBufferSignal_led_count_8/CLK ;
  wire \NlwBufferSignal_led_count_15/CLK ;
  wire \NlwBufferSignal_led_count_14/CLK ;
  wire \NlwBufferSignal_led_count_13/CLK ;
  wire \NlwBufferSignal_led_count_12/CLK ;
  wire \NlwBufferSignal_led_count_19/CLK ;
  wire \NlwBufferSignal_led_count_18/CLK ;
  wire \NlwBufferSignal_led_count_17/CLK ;
  wire \NlwBufferSignal_led_count_16/CLK ;
  wire \NlwBufferSignal_led_count_23/CLK ;
  wire \NlwBufferSignal_led_count_22/CLK ;
  wire \NlwBufferSignal_led_count_21/CLK ;
  wire \NlwBufferSignal_led_count_20/CLK ;
  wire \NlwBufferSignal_led_count_25/CLK ;
  wire \NlwBufferSignal_led_count_24/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/vpos_cnt_3/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/vpos_cnt_2/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/vpos_cnt_1/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/vpos_cnt_0/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/vpos_cnt_7/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/vpos_cnt_6/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/vpos_cnt_5/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/vpos_cnt_4/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/vpos_cnt_10/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/vpos_cnt_9/CLK ;
  wire \NlwBufferSignal_HDMI/timing_inst/vpos_cnt_8/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<0> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<1> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<2> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<3> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>/DI<0> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>/DI<1> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>/DI<2> ;
  wire \NlwBufferSignal_LED_0_OBUF/I ;
  wire \NlwBufferSignal_LED_1_OBUF/I ;
  wire \NlwBufferSignal_LED_3_OBUF/I ;
  wire \NlwBufferSignal_LED_4_OBUF/I ;
  wire \NlwBufferSignal_LED_5_OBUF/I ;
  wire \NlwBufferSignal_LED_6_OBUF/I ;
  wire \NlwBufferSignal_LED_7_OBUF/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[10].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[11].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[12].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[0].iob_ba_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[1].iob_ba_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[2].iob_ba_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_clk/N/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_clk/I ;
  wire \NlwBufferSignal_HDMI/TMDS0/OBUFDS/I ;
  wire \NlwBufferSignal_HDMI/TMDS1/OBUFDS/I ;
  wire \NlwBufferSignal_HDMI/TMDS2/OBUFDS/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[0].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[1].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[2].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[3].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[4].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[5].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[6].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[7].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[8].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[9].iob_addr_inst/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_cas/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_ras/I ;
  wire \NlwBufferSignal_HDMI/TMDS3/OBUFDS/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_cke/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dram_odt.iob_odt/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_we/I ;
  wire \NlwBufferSignal_HDMI/oserdes2/oserdes_m/CLKDIV ;
  wire \NlwBufferSignal_HDMI/oserdes2/oserdes_m/D1 ;
  wire \NlwBufferSignal_HDMI/oserdes2/oserdes_m/RST ;
  wire \NlwBufferSignal_HDMI/oserdes2/oserdes_s/D2 ;
  wire \NlwBufferSignal_HDMI/oserdes2/oserdes_s/D3 ;
  wire \NlwBufferSignal_HDMI/oserdes2/oserdes_s/CLKDIV ;
  wire \NlwBufferSignal_HDMI/oserdes2/oserdes_s/D1 ;
  wire \NlwBufferSignal_HDMI/oserdes2/oserdes_s/D4 ;
  wire \NlwBufferSignal_HDMI/oserdes2/oserdes_s/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/RST ;
  wire \NlwBufferSignal_HDMI/clkout/oserdes_m/CLKDIV ;
  wire \NlwBufferSignal_HDMI/clkout/oserdes_m/D1 ;
  wire \NlwBufferSignal_HDMI/clkout/oserdes_m/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/RST ;
  wire \NlwBufferSignal_HDMI/clkout/oserdes_s/D2 ;
  wire \NlwBufferSignal_HDMI/clkout/oserdes_s/D3 ;
  wire \NlwBufferSignal_HDMI/clkout/oserdes_s/CLKDIV ;
  wire \NlwBufferSignal_HDMI/clkout/oserdes_s/D1 ;
  wire \NlwBufferSignal_HDMI/clkout/oserdes_s/D4 ;
  wire \NlwBufferSignal_HDMI/clkout/oserdes_s/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/SDI ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/ADD ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/CS ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1CMDEN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1RDEN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/SYSRST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADD ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIBROADCAST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICMDEN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICS ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIDONECAL ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIDRPUPDATE ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UILDQSDEC ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UILDQSINC ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIREAD ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UISDI ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIUDQSDEC ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIUDQSINC ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/SDI ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/ADD ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/CS ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/TRAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKIN1 ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/GCLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN0 ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN1 ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/LOCKED ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0/I ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/RST ;
  wire \NlwBufferSignal_clk50m_bufgbufg/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/RST ;
  wire \NlwBufferSignal_sysclk_div/I ;
  wire \NlwBufferSignal_HDMI/pclkx2bufg/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_HDMI/ioclk_buf/PLLIN ;
  wire \NlwBufferSignal_HDMI/ioclk_buf/GCLK ;
  wire \NlwBufferSignal_HDMI/ioclk_buf/LOCKED ;
  wire \NlwBufferSignal_HDMI/oserdes0/oserdes_m/CLKDIV ;
  wire \NlwBufferSignal_HDMI/oserdes0/oserdes_m/D1 ;
  wire \NlwBufferSignal_HDMI/oserdes0/oserdes_m/RST ;
  wire \NlwBufferSignal_HDMI/oserdes0/oserdes_s/D2 ;
  wire \NlwBufferSignal_HDMI/oserdes0/oserdes_s/D3 ;
  wire \NlwBufferSignal_HDMI/oserdes0/oserdes_s/CLKDIV ;
  wire \NlwBufferSignal_HDMI/oserdes0/oserdes_s/D1 ;
  wire \NlwBufferSignal_HDMI/oserdes0/oserdes_s/D4 ;
  wire \NlwBufferSignal_HDMI/oserdes0/oserdes_s/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/RST ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/T ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/IDATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/ODATAIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/RST ;
  wire \NlwBufferSignal_HDMI/PCLK_GEN_INST/CLKIN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_HDMI/oserdes1/oserdes_m/CLKDIV ;
  wire \NlwBufferSignal_HDMI/oserdes1/oserdes_m/D1 ;
  wire \NlwBufferSignal_HDMI/oserdes1/oserdes_m/RST ;
  wire \NlwBufferSignal_HDMI/oserdes1/oserdes_s/D2 ;
  wire \NlwBufferSignal_HDMI/oserdes1/oserdes_s/D3 ;
  wire \NlwBufferSignal_HDMI/oserdes1/oserdes_s/CLKDIV ;
  wire \NlwBufferSignal_HDMI/oserdes1/oserdes_s/D1 ;
  wire \NlwBufferSignal_HDMI/oserdes1/oserdes_s/D4 ;
  wire \NlwBufferSignal_HDMI/oserdes1/oserdes_s/RST ;
  wire \NlwBufferSignal_HDMI/pclkbufg/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/RST ;
  wire \NlwBufferSignal_HDMI/PLL_OSERDES/PLL_ADV/CLKIN2 ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK0/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK1/I0 ;
  wire \NlwBufferSignal_port1_controller/FIFO_write_state_FSM_FFd1/CLK ;
  wire \NlwBufferSignal_port1_controller/FIFO_wr_en/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/cnt_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/cnt_1/CLK ;
  wire \NlwBufferSignal_HDMI/toggle/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/cnt_4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/cnt_3/CLK ;
  wire \NlwBufferSignal_HDMI/tmdsclkint_0/CLK ;
  wire \NlwBufferSignal_HDMI/tmdsclkint_0/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/n0q_m_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/n0q_m_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/n0q_m_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/n1q_m_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/n1q_m_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/n1q_m_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN/CLK ;
  wire \NlwBufferSignal_port1_controller/cmd_en/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/q_m_reg_7/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/q_m_reg_5/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/q_m_reg_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/q_m_reg_0/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db9/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db9/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db8/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db8/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i/CLK ;
  wire \NlwBufferSignal_port1_controller/state_FSM_FFd1/CLK ;
  wire \NlwBufferSignal_port1_controller/state_FSM_FFd2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_7/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_7/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_6/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_6/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_5/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_5/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_4/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encg/q_m_reg_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/q_m_reg_6/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/q_m_reg_4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/q_m_reg_4/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encg/dout_8/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/dout_6/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/dout_7/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/dout_5/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/dout_4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/dout_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/dout_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/dout_9/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/dout_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/dout_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out8/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out9/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/n1d_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/n1d_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/n1d_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/n1d_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/q_m_reg_8/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/q_m_reg_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/q_m_reg_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db10/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db10/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db11/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db22/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db22/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db21/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db21/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db20/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db20/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db23/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db23/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_3/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_2/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_1/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encg/din_q_0/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db6/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db6/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db7/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out6/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_11/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_12/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_4/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_4/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_12/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>/DI<1> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>/DI<3> ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_12/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_12/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_12/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_11/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_11/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_10/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db25/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db25/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db24/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db24/IN ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25/IN ;
  wire \NlwBufferSignal_HDMI/clrbar/o_g_1/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_g_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_rstsync/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_rstsync/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_rstp/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_rstp/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fdc_wa2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fdc_wa3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fdc_wa1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fdc_wa0/CLK ;
  wire \NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27/IN ;
  wire \NlwBufferSignal_HDMI/de/CLK ;
  wire \NlwBufferSignal_HDMI/de/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_g_4/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_g_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fdp_rst/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fdp_rst/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/sync_gen/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fdc_ra2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fdc_ra3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fdc_ra1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fdc_ra0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out10/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out11/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55/CLK ;
  wire \NlwBufferSignal_port1_controller/calib_done_1/CLK ;
  wire \NlwBufferSignal_port1_controller/Mshreg_calib_done_1/CLK ;
  wire \NlwBufferSignal_port1_controller/Mshreg_calib_done_1/D ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/de_reg/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/Mshreg_de_reg/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/Mshreg_de_reg/D ;
  wire \NlwBufferSignal_HDMI/clrbar/o_g_7/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db19/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db19/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db18/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db18/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db17/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db17/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db16/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db16/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out14/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out12/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out13/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_g_2/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_g_5/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db15/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db15/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db14/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db14/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db5/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db5/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db4/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db3/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db2/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db1/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db0/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db26/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db26/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db27/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db27/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db13/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db13/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db12/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db12/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db29/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db29/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db28/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_db28/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_g_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fd_out5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg/IN ;
  wire \NlwBufferSignal_HDMI/synchro_reset/use_fdp.fdb/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_reset/use_fdp.fdb/IN ;
  wire \NlwBufferSignal_HDMI/clrbar/Hregion_4/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/Hregion_3/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_b_7/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_r_0/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_r_4/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_r_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR5 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR5 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR5 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR5 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR5 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR5 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR5 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR5 ;
  wire \NlwBufferSignal_HDMI/enc0/encr/n1d_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/n1d_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/q_m_reg_8/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/n1d_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/n1d_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/q_m_reg_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/q_m_reg_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/q_m_reg_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/q_m_reg_0/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encr/dout_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/dout_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/dout_9/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/dout_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/dout_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_reset/use_fdp.fda/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/Hregion_1/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/Hregion_0/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/Hregion_2/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_r_6/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_r_5/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_r_7/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_r_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_3/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_2/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_1/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_0/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_7/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_7/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_6/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_6/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_5/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_5/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/din_q_4/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encr/q_m_reg_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/q_m_reg_6/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/q_m_reg_4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/q_m_reg_4/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encr/cnt_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/cnt_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_b_5/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_b_4/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_b_0/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_r_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/n1q_m_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/n1q_m_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/n0q_m_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/n0q_m_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/n0q_m_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/n1q_m_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14/IN ;
  wire \NlwBufferSignal_HDMI/clrbar/o_b_3/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_b_2/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_b_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/q_m_reg_7/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/q_m_reg_5/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/dout_8/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/dout_6/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/dout_7/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/dout_5/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/dout_4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/cnt_4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encr/cnt_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR4 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/IN ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR1 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR2 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR3 ;
  wire \NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR4 ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/o_b_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/q_m_reg_8/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/n1d_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/n1d_1/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/debnced/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/cntr_en/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase/CLK ;
  wire \NlwBufferSignal_HDMI/hsync/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/Vregion_1/CLK ;
  wire \NlwBufferSignal_HDMI/clrbar/Vregion_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/n1d_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/n1d_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_1/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encb/q_m_reg_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/q_m_reg_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/q_m_reg_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/q_m_reg_0/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_3/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_2/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_1/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_0/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encb/dout_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/dout_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/dout_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/dout_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/dout_7/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/dout_6/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/dout_5/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/dout_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_7/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_7/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_6/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_6/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_5/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_5/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/din_q_4/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encb/n1q_m_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/n1q_m_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/n0q_m_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/n0q_m_3/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/n0q_m_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/n1q_m_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6/CLK ;
  wire \NlwBufferSignal_HDMI/vsync/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/q_m_reg_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/q_m_reg_6/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/q_m_reg_4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/q_m_reg_4/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encb/q_m_reg_7/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/q_m_reg_5/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/dout_9/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/dout_8/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/sndm/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/DMGAP/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/DMGAP/D ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/GOGAP/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/GOGAP/D ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/PROGEN/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/PROGDATA/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1/CLK ;
  wire \NlwBufferSignal_HDMI/active_q/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/c0_reg/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/Mshreg_c0_reg/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/Mshreg_c0_reg/D ;
  wire \NlwBufferSignal_HDMI/enc0/encb/c1_reg/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/Mshreg_c1_reg/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/Mshreg_c1_reg/D ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4/CLK ;
  wire \NlwBufferSignal_HDMI/sws_clk_sync_3/CLK ;
  wire \NlwBufferSignal_HDMI/sws_clk_sync_3/IN ;
  wire \NlwBufferSignal_HDMI/sws_clk_sync_2/CLK ;
  wire \NlwBufferSignal_HDMI/sws_clk_sync_2/IN ;
  wire \NlwBufferSignal_HDMI/sws_clk_sync_1/CLK ;
  wire \NlwBufferSignal_HDMI/sws_clk_sync_1/IN ;
  wire \NlwBufferSignal_HDMI/sws_clk_sync_0/CLK ;
  wire \NlwBufferSignal_HDMI/sws_clk_sync_0/IN ;
  wire \NlwBufferSignal_HDMI/clk_sws_3/use_fdc.fdb/CLK ;
  wire \NlwBufferSignal_HDMI/clk_sws_3/use_fdc.fdb/IN ;
  wire \NlwBufferSignal_HDMI/clk_sws_0/use_fdc.fda/CLK ;
  wire \NlwBufferSignal_HDMI/clk_sws_2/use_fdc.fdb/CLK ;
  wire \NlwBufferSignal_HDMI/clk_sws_2/use_fdc.fdb/IN ;
  wire \NlwBufferSignal_HDMI/clk_sws_2/use_fdc.fda/CLK ;
  wire \NlwBufferSignal_HDMI/clk_sws_1/use_fdc.fdb/CLK ;
  wire \NlwBufferSignal_HDMI/clk_sws_1/use_fdc.fdb/IN ;
  wire \NlwBufferSignal_HDMI/clk_sws_1/use_fdc.fda/CLK ;
  wire \NlwBufferSignal_HDMI/clk_sws_0/use_fdc.fdb/CLK ;
  wire \NlwBufferSignal_HDMI/clk_sws_0/use_fdc.fdb/IN ;
  wire \NlwBufferSignal_HDMI/clk_sws_3/use_fdc.fda/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/debnced/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/cntr_en/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_0/use_fdc.fda/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_0/use_fdc.fda/IN ;
  wire \NlwBufferSignal_HDMI/enc0/encb/cnt_2/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/cnt_1/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/cnt_4/CLK ;
  wire \NlwBufferSignal_HDMI/enc0/encb/cnt_3/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/sndd/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/VCNT/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/VCNT/D ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/MCNT/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/MCNT/D ;
  wire \NlwBufferSignal_pwrup_0/CLK ;
  wire \NlwBufferSignal_HDMI/switch/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/blockout_0/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/blockout_0/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/blockout_0/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/blockout_0/CLK ;
  wire \NlwBufferSignal_HDMI/SRL16E_0/CLK ;
  wire \NlwBufferSignal_HDMI/SRL16E_0/D ;
  wire \NlwBufferSignal_HDMI/debsw0/transition/CLK ;
  wire \NlwBufferSignal_HDMI/debsw0/sync_q/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/transition/CLK ;
  wire \NlwBufferSignal_HDMI/debsw3/sync_q/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/sndval_4/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/sndval_3/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/sndval_2/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/sndval_1/CLK ;
  wire \NlwBufferSignal_HDMI/pclk_M_3/CLK ;
  wire \NlwBufferSignal_HDMI/pclk_D_1/CLK ;
  wire \NlwBufferSignal_HDMI/led1_0/CLK ;
  wire \NlwBufferSignal_HDMI/pclk_M_1/CLK ;
  wire \NlwBufferSignal_HDMI/pclk_M_2/CLK ;
  wire \NlwBufferSignal_HDMI/pclk_M_5/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/sndval_0/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/sndval_6/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/sndval_7/CLK ;
  wire \NlwBufferSignal_HDMI/dcmspi_0/sndval_5/CLK ;
  wire \NlwBufferSignal_HDMI/led1_3/CLK ;
  wire \NlwBufferSignal_HDMI/pclk_D_0/CLK ;
  wire \NlwBufferSignal_HDMI/led1_1/CLK ;
  wire \NlwBufferSignal_HDMI/pclk_M_0/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_3/use_fdc.fdb/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_3/use_fdc.fdb/IN ;
  wire \NlwBufferSignal_HDMI/sws_sync_q_3/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_2/use_fdc.fdb/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_2/use_fdc.fdb/IN ;
  wire \NlwBufferSignal_HDMI/sws_sync_q_2/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_1/use_fdc.fdb/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_1/use_fdc.fdb/IN ;
  wire \NlwBufferSignal_HDMI/sws_sync_q_1/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_0/use_fdc.fdb/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_0/use_fdc.fdb/IN ;
  wire \NlwBufferSignal_HDMI/sws_sync_q_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_2/use_fdc.fda/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_2/use_fdc.fda/IN ;
  wire \NlwBufferSignal_HDMI/synchro_sws_1/use_fdc.fda/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_1/use_fdc.fda/IN ;
  wire \NlwBufferSignal_HDMI/debsw2/transition/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/sync_q/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/transition/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/sync_q/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_3/use_fdc.fda/CLK ;
  wire \NlwBufferSignal_HDMI/synchro_sws_3/use_fdc.fda/IN ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5/CLK ;
  wire \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/debnced/CLK ;
  wire \NlwBufferSignal_HDMI/debsw2/cntr_en/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/debnced/CLK ;
  wire \NlwBufferSignal_HDMI/debsw1/cntr_en/CLK ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>_CO[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>_CO[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>_DI[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_911.C5LUT_O_UNCONNECTED ;
  wire GND;
  wire \NLW_LED_2_OBUF_1_839.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_840.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_841.B5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_139.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_835.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_836.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_837.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_838.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_831.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_832.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_833.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_834.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_xor<15>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_xor<15>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_xor<15>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_xor<15>_CO[3]_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/Mcount_ctr_xor<15>_DI[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_828.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_829.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_830.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_O[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_CO[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_DI[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_DI[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_DI[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_O[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_S[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_S[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_S[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_9.D5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_CO[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_O[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_O[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_O[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_O[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_10.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_11.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_12.A5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_CO[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_DI[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_O[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_O[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_O[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_O[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_S[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_13.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_7.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_8.A5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>_CO[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>_CO[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>_DI[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_16.D5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_CO[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_O[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_O[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_O[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_O[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_17.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_18.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_19.A5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_CO[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_DI[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_O[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_O[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_O[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_O[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_S[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_20.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_14.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_15.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_O[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_O[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_CO[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_DI[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_DI[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_DI[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_O[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_S[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_S[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_S[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_823.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_824.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_825.B5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_132.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_819.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_820.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_821.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_822.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_815.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_816.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_817.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_818.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_xor<15>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_xor<15>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_xor<15>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_xor<15>_CO[3]_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/Mcount_ctr_xor<15>_DI[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_812.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_813.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_814.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_O[3]_UNCONNECTED ;
  wire VCC;
  wire \NLW_LED_2_OBUF_1_903.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_904.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_905.B5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_165.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_899.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_900.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_901.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_902.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_CO[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_DI[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_DI[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_O[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_S[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_897.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_898.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_871.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_872.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_873.B5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_153.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_867.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_868.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_869.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_870.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_863.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_864.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_865.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_866.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_xor<15>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_xor<15>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_xor<15>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_xor<15>_CO[3]_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/Mcount_ctr_xor<15>_DI[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_860.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_861.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_862.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_952.D5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_953.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_954.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_955.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_948.D5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_949.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_950.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_951.A5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_55.D5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_56.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_57.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N0_6.A5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_51.D5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_52.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_53.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_54.A5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_47.D5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_48.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_49.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_50.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_855.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_856.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_857.B5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_146.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_851.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_852.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_853.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_854.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_847.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_848.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_849.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_850.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_xor<15>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_xor<15>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_xor<15>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_xor<15>_CO[3]_UNCONNECTED ;
  wire \NLW_HDMI/debsw1/Mcount_ctr_xor<15>_DI[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_844.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_845.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_846.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_O[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_23.D5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_CO[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_O[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_O[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_O[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_O[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_24.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_25.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_26.A5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_CO[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_DI[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_O[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_O[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_O[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_O[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_S[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_27.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_21.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_22.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_918.D5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_919.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_920.B5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_174.A5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_xor<7>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_xor<7>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_xor<7>_CO[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_xor<7>_CO[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_xor<7>_DI[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_915.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_916.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_917.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_O[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor<7>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor<7>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor<7>_CO[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor<7>_CO[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor<7>_DI[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_30.D5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_CO[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_O[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_O[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_O[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_O[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_31.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_32.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_33.A5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_CO[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_DI[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_O[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_O[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_O[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_O[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_S[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_34.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_28.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_29.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_942.D5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_943.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_944.B5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_176.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_938.D5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_939.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_940.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_941.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_934.D5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_935.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_936.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_937.A5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_CO[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_CO[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_DI[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_931.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_932.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_933.A5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_43.D5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_44.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_45.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N0_5.A5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_39.D5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_40.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_41.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_42.A5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_35.D5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_36.C5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_37.B5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/N1_38.A5LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_CO[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_CO[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_DI[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_DI[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_DI[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_DI[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_O[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_O[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_O[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_S[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_S[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_S[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_926.D5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_927.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_928.B5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_175.A5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_xor<7>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_xor<7>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_xor<7>_CO[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_xor<7>_CO[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_xor<7>_DI[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_923.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_924.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_925.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_5.D5LUT_O_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_4.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_3.B5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_9.D5LUT_O_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_8.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_7.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_6.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_13.D5LUT_O_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_12.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_11.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_10.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_17.D5LUT_O_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_16.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_15.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_14.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_21.D5LUT_O_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<19>_CO[0]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<19>_CO[1]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<19>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_20.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_19.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_18.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_25.D5LUT_O_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<23>_CO[0]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<23>_CO[1]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_cy<23>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_24.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_23.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_22.A5LUT_O_UNCONNECTED ;
  wire \NLW_Mcount_led_count_xor<25>_CO[0]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_xor<25>_CO[1]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_xor<25>_CO[2]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_xor<25>_CO[3]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_xor<25>_DI[1]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_xor<25>_DI[2]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_xor<25>_DI[3]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_xor<25>_O[2]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_xor<25>_O[3]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_xor<25>_S[2]_UNCONNECTED ;
  wire \NLW_Mcount_led_count_xor<25>_S[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_26.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_O[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_892.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_893.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_894.B5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_164.A5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_888.D5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_889.C5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_890.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_891.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_CO[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_DI[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_DI[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_O[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_S[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_886.B5LUT_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_887.A5LUT_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>_CO[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>_CO[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>_DI[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_O[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_908.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_CO[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_DI[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_DI[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_DI[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_O[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_S[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_S[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_S[3]_UNCONNECTED ;
  wire \NLW_HDMI/oserdes2/oserdes_m_CLK1_UNCONNECTED ;
  wire \NLW_HDMI/oserdes2/oserdes_s_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_CLK1_UNCONNECTED ;
  wire \NLW_HDMI/clkout/oserdes_m_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_CLK1_UNCONNECTED ;
  wire \NLW_HDMI/clkout/oserdes_s_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_ADDR[13]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_ADDR[14]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0CMDEMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0CMDFULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[10]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[11]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[12]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[13]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[14]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[15]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[16]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[17]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[18]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[19]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[20]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[21]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[22]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[23]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[24]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[25]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[26]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[27]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[28]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[29]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[30]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[31]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[7]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[8]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[9]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDEMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDERROR_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDFULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDOVERFLOW_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WREMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRERROR_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRFULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRUNDERRUN_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1CMDEMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1CMDFULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[10]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[11]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[12]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[13]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[14]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[15]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[16]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[17]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[18]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[19]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[20]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[21]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[22]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[23]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[24]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[25]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[26]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[27]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[28]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[29]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[30]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[31]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[7]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[8]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[9]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDERROR_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDFULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDOVERFLOW_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WREMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRERROR_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRFULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRUNDERRUN_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2CMDEMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2CMDFULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2EMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2ERROR_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2FULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[10]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[11]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[12]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[13]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[14]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[15]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[16]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[17]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[18]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[19]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[20]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[21]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[22]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[23]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[24]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[25]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[26]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[27]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[28]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[29]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[30]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[31]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[7]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[8]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[9]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDOVERFLOW_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2WRUNDERRUN_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3CMDEMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3CMDFULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3EMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3ERROR_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3FULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[10]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[11]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[12]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[13]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[14]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[15]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[16]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[17]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[18]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[19]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[20]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[21]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[22]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[23]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[24]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[25]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[26]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[27]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[28]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[29]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[30]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[31]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[7]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[8]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[9]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDOVERFLOW_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3WRUNDERRUN_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4CMDEMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4CMDFULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4EMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4ERROR_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4FULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[10]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[11]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[12]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[13]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[14]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[15]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[16]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[17]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[18]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[19]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[20]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[21]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[22]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[23]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[24]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[25]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[26]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[27]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[28]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[29]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[30]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[31]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[7]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[8]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[9]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDOVERFLOW_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4WRUNDERRUN_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5CMDEMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5CMDFULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5EMPTY_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5ERROR_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5FULL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[10]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[11]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[12]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[13]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[14]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[15]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[16]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[17]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[18]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[19]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[20]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[21]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[22]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[23]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[24]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[25]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[26]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[27]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[28]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[29]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[30]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[31]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[7]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[8]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[9]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDOVERFLOW_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5WRUNDERRUN_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_RST_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[10]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[11]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[12]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[13]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[14]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[15]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[16]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[17]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[18]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[19]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[20]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[21]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[22]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[23]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[24]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[25]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[26]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[27]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[28]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[29]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[30]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[31]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[7]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[8]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[9]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UOCALSTART_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UOCMDREADYIN_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[4]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[5]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[6]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[7]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATAVALID_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv_REL_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire NLW_SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_IOCLK_UNCONNECTED;
  wire NLW_SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_SERDESSTROBE_UNCONNECTED;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_CLK1_UNCONNECTED ;
  wire NLW_sysclk_div_IOCLK_UNCONNECTED;
  wire NLW_sysclk_div_SERDESSTROBE_UNCONNECTED;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_HDMI/oserdes0/oserdes_m_CLK1_UNCONNECTED ;
  wire \NLW_HDMI/oserdes0/oserdes_s_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0_IOCLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_HDMI/oserdes1/oserdes_m_CLK1_UNCONNECTED ;
  wire \NLW_HDMI/oserdes1/oserdes_s_CLK1_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_CLK1_UNCONNECTED ;
  wire \NLW_HDMI/PLL_OSERDES/PLL_ADV_REL_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_CO[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_CO[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_CO[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_CO[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_DI[0]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_DI[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_DI[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_DI[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_O[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_O[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_O[3]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_S[1]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_S[2]_UNCONNECTED ;
  wire \NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_S[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_CO[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_CO[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_DI[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_DI[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_DI[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_DI[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_O[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_O[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_O[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_S[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_S[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_S[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_958.D6LUT_O_UNCONNECTED ;
  wire \NLW_port1_controller/Mshreg_calib_done_1_Q15_UNCONNECTED ;
  wire \NLW_HDMI/enc0/encb/Mshreg_de_reg_Q15_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_182.C6LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP_O_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_CO[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_DI[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_DI[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_DI[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_O[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_S[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_S[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_S[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_CO[0]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_CO[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_CO[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_CO[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_DI[1]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_DI[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_DI[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_O[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_O[3]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_S[2]_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_S[3]_UNCONNECTED ;
  wire \NLW_LED_2_OBUF_1_947.A5LUT_O_UNCONNECTED ;
  wire \NLW_HDMI/dcmspi_0/DMGAP_Q15_UNCONNECTED ;
  wire \NLW_HDMI/dcmspi_0/GOGAP_Q15_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_CO[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_CO[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_CO[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_DI[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_DI[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_DI[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_O[0]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_O[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_O[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_O[3]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_S[1]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_S[2]_UNCONNECTED ;
  wire \NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_S[3]_UNCONNECTED ;
  wire \NLW_HDMI/enc0/encb/Mshreg_c0_reg_Q15_UNCONNECTED ;
  wire \NLW_HDMI/enc0/encb/Mshreg_c1_reg_Q15_UNCONNECTED ;
  wire \NLW_HDMI/dcmspi_0/VCNT_Q15_UNCONNECTED ;
  wire \NLW_HDMI/dcmspi_0/MCNT_Q15_UNCONNECTED ;
  wire NLW_pwrup_0_Q15_UNCONNECTED;
  wire \NLW_HDMI/debsw1/blockout_0_Q15_UNCONNECTED ;
  wire \NLW_HDMI/debsw0/blockout_0_Q15_UNCONNECTED ;
  wire \NLW_HDMI/debsw2/blockout_0_Q15_UNCONNECTED ;
  wire \NLW_HDMI/debsw3/blockout_0_Q15_UNCONNECTED ;
  wire \NLW_HDMI/SRL16E_0_Q15_UNCONNECTED ;
  wire \NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_183.C6LUT_O_UNCONNECTED ;
  wire [5 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term ;
  wire [6 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term ;
  wire [2 : 2] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy ;
  wire [6 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value ;
  wire [2 : 1] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE ;
  wire [3 : 1] \HDMI/enc0/encr/Msub_n0233_lut ;
  wire [3 : 1] \HDMI/enc0/encr/n0q_m ;
  wire [4 : 1] \HDMI/enc0/encr/cnt ;
  wire [3 : 1] \HDMI/enc0/encr/n1q_m ;
  wire [10 : 0] \HDMI/timing_inst/vpos_cnt ;
  wire [12 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin ;
  wire [2 : 1] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg ;
  wire [10 : 0] \HDMI/timing_inst/hpos_cnt ;
  wire [4 : 1] \HDMI/enc0/encg/cnt ;
  wire [4 : 1] \HDMI/enc0/encb/cnt ;
  wire [3 : 1] \HDMI/enc0/encb/Msub_n0233_lut ;
  wire [0 : 0] \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy ;
  wire [7 : 0] \HDMI/clrbar/o_r ;
  wire [0 : 0] \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3_lut ;
  wire [3 : 0] \HDMI/enc0/encr/n1d ;
  wire [0 : 0] \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy ;
  wire [7 : 0] \HDMI/clrbar/o_g ;
  wire [0 : 0] \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3_lut ;
  wire [3 : 0] \HDMI/enc0/encg/n1d ;
  wire [0 : 0] \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy ;
  wire [7 : 0] \HDMI/clrbar/o_b ;
  wire [0 : 0] \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3_lut ;
  wire [3 : 0] \HDMI/enc0/encb/n1d ;
  wire [1 : 0] \HDMI/clrbar/Vregion ;
  wire [5 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w ;
  wire [12 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg ;
  wire [12 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc ;
  wire [12 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last ;
  wire [12 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg ;
  wire [1 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg ;
  wire [8 : 3] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 ;
  wire [5 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s ;
  wire [7 : 0] \HDMI/enc0/encg/din_q ;
  wire [5 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev ;
  wire [5 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count ;
  wire [1 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg ;
  wire [3 : 0] \HDMI/sws_clk ;
  wire [12 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 ;
  wire [12 : 1] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count ;
  wire [3 : 2] \HDMI/enc0/encr/n0236 ;
  wire [2 : 2] \HDMI/enc0/encr/n0233 ;
  wire [3 : 2] \HDMI/enc0/encg/n0236 ;
  wire [2 : 2] \HDMI/enc0/encg/n0233 ;
  wire [3 : 2] \HDMI/enc0/encb/n0236 ;
  wire [2 : 2] \HDMI/enc0/encb/n0233 ;
  wire [3 : 1] \HDMI/enc0/encb/n1q_m ;
  wire [3 : 1] \HDMI/enc0/encb/n0q_m ;
  wire [3 : 1] \HDMI/enc0/encg/n1q_m ;
  wire [3 : 1] \HDMI/enc0/encg/n0q_m ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec ;
  wire [12 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc ;
  wire [12 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin ;
  wire [6 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL ;
  wire [6 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev ;
  wire [6 : 0] p1_rd_count;
  wire [0 : 0] \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut ;
  wire [7 : 0] \HDMI/enc0/encr/din_q ;
  wire [8 : 1] \HDMI/enc0/encr/q_m ;
  wire [0 : 0] \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut ;
  wire [8 : 1] \HDMI/enc0/encg/q_m ;
  wire [0 : 0] \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut ;
  wire [7 : 0] \HDMI/enc0/encb/din_q ;
  wire [8 : 1] \HDMI/enc0/encb/q_m ;
  wire [12 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg ;
  wire [4 : 0] \HDMI/clrbar/Hregion ;
  wire [3 : 0] \HDMI/sws_clk_sync ;
  wire [1 : 1] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032_0 ;
  wire [0 : 0] \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8_lut ;
  wire [0 : 0] \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8_lut ;
  wire [0 : 0] \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8_lut ;
  wire [29 : 0] \HDMI/enc0/pixel2x/db ;
  wire [29 : 0] \HDMI/enc0/pixel2x/dataint ;
  wire [8 : 0] \HDMI/enc0/encb/q_m_reg ;
  wire [15 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER ;
  wire [1 : 1] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE ;
  wire [9 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter ;
  wire [3 : 3] \HDMI/enc0/encr/Msub_n0236_cy ;
  wire [3 : 3] \HDMI/enc0/encr/Msub_n0233_cy ;
  wire [3 : 1] \HDMI/enc0/encg/Msub_n0233_lut ;
  wire [15 : 0] \HDMI/debsw0/ctr ;
  wire [0 : 0] \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_lut ;
  wire [6 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg ;
  wire [6 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA ;
  wire [15 : 0] \HDMI/debsw1/ctr ;
  wire [6 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w ;
  wire [6 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s ;
  wire [6 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg ;
  wire [15 : 0] \HDMI/debsw2/ctr ;
  wire [2 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR ;
  wire [15 : 0] \HDMI/debsw3/ctr ;
  wire [12 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 ;
  wire [12 : 1] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count ;
  wire [8 : 0] \HDMI/enc0/encg/q_m_reg ;
  wire [8 : 0] \HDMI/enc0/encr/q_m_reg ;
  wire [0 : 0] \HDMI/tmdsclkint ;
  wire [2 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt ;
  wire [4 : 0] \HDMI/tmds_data0 ;
  wire [4 : 0] \HDMI/tmds_data1 ;
  wire [8 : 3] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 ;
  wire [3 : 0] \HDMI/enc0/pixel2x/wa ;
  wire [1 : 1] \HDMI/tc_vssync ;
  wire [1 : 1] \port1_controller/calib_done ;
  wire [9 : 0] \HDMI/enc0/encg/dout ;
  wire [9 : 0] \HDMI/enc0/encr/dout ;
  wire [3 : 0] \HDMI/enc0/pixel2x/ra ;
  wire [4 : 0] \HDMI/tmds_data2 ;
  wire [5 : 5] \HDMI/tc_vsblnk ;
  wire [2 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt ;
  wire [7 : 0] \HDMI/dcmspi_0/sndval ;
  wire [4 : 3] \HDMI/timing_inst/Mcompar_hblnk_cy ;
  wire [3 : 3] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet ;
  wire [3 : 3] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy ;
  wire [3 : 3] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet ;
  wire [3 : 3] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet ;
  wire [3 : 3] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy ;
  wire [3 : 3] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy ;
  wire [3 : 3] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet ;
  wire [3 : 3] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_cy ;
  wire [25 : 0] led_count;
  wire [3 : 3] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy ;
  wire [15 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq ;
  wire [15 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq ;
  wire [12 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr ;
  wire [12 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr ;
  wire [2 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ba ;
  wire [2 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ba ;
  wire [2 : 0] \HDMI/tmdsint ;
  wire [12 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 ;
  wire [15 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n ;
  wire [15 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p ;
  wire [15 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq ;
  wire [15 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq ;
  wire [15 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq ;
  wire [4 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr ;
  wire [2 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_90 ;
  wire [9 : 0] \HDMI/enc0/encb/dout ;
  wire [0 : 0] \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_lut ;
  wire [0 : 0] \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_lut ;
  wire [15 : 15] \HDMI/debsw0/sat_1 ;
  wire [15 : 15] \HDMI/debsw3/sat_2 ;
  wire [3 : 0] \HDMI/sws_sync ;
  wire [15 : 15] \HDMI/debsw2/sat_3 ;
  wire [15 : 15] \HDMI/debsw1/sat_4 ;
  wire [0 : 0] \HDMI/debsw2/Mcount_ctr_lut ;
  wire [15 : 0] \HDMI/debsw2/Result ;
  wire [4 : 0] \HDMI/timing_inst/Mcompar_hblnk_lut ;
  wire [6 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up ;
  wire [6 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 ;
  wire [0 : 0] \HDMI/debsw3/Mcount_ctr_lut ;
  wire [15 : 0] \HDMI/debsw3/Result ;
  wire [0 : 0] \HDMI/timing_inst/Mcount_hpos_cnt_lut ;
  wire [10 : 0] \HDMI/timing_inst/Result ;
  wire [0 : 0] \HDMI/debsw0/Mcount_ctr_lut ;
  wire [15 : 0] \HDMI/debsw0/Result ;
  wire [9 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut ;
  wire [0 : 0] \HDMI/debsw1/Mcount_ctr_lut ;
  wire [15 : 0] \HDMI/debsw1/Result ;
  wire [3 : 0] \HDMI/timing_inst/Mcompar_vblnk_lut ;
  wire [3 : 3] \HDMI/timing_inst/Mcompar_vblnk_cy ;
  wire [6 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 ;
  wire [0 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_lut ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut ;
  wire [6 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 ;
  wire [0 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_lut ;
  wire [15 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result ;
  wire [0 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_lut ;
  wire [0 : 0] Mcount_led_count_lut;
  wire [25 : 0] Result;
  wire [0 : 0] \HDMI/timing_inst/Mcount_vpos_cnt_lut ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut ;
  wire [7 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn ;
  wire [15 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq ;
  wire [2 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Result ;
  wire [3 : 1] \HDMI/enc0/encg/PWR_23_o_BUS_0017_sub_29_OUT ;
  wire [9 : 0] \HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT ;
  wire [14 : 0] \HDMI/enc0/pixel2x/mux ;
  wire [9 : 3] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 ;
  wire [12 : 2] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 ;
  wire [0 : 0] \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1 ;
  wire [8 : 1] \HDMI/clrbar/_n0489 ;
  wire [4 : 4] \HDMI/tc_veblnk ;
  wire [4 : 0] \HDMI/clrbar/_n0299 ;
  wire [8 : 1] \HDMI/clrbar/_n0429 ;
  wire [8 : 1] \HDMI/clrbar/_n0459 ;
  wire [9 : 0] \HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT ;
  wire [3 : 1] \HDMI/enc0/encr/PWR_23_o_BUS_0017_sub_29_OUT ;
  wire [6 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 ;
  wire [2 : 0] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Result ;
  wire [8 : 8] \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0773_cy ;
  wire [1 : 0] \HDMI/clrbar/GND_21_o_GND_21_o_mux_54_OUT ;
  wire [9 : 0] \HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT ;
  wire [3 : 1] \HDMI/enc0/encb/PWR_23_o_BUS_0017_sub_29_OUT ;
  wire [1 : 0] \HDMI/pclk_D ;
  wire [3 : 0] \HDMI/sws_sync_q ;
  wire [1 : 0] \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCE ;
  wire [1 : 0] \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK ;
  wire [4 : 0] \NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR ;
  assign
    HDMIOUTDN[2] = \HDMI/TMDS2/SLAVEBUF.DIFFOUT ,
    HDMIOUTDN[1] = \HDMI/TMDS1/SLAVEBUF.DIFFOUT ,
    HDMIOUTDN[0] = \HDMI/TMDS0/SLAVEBUF.DIFFOUT ,
    DDR2UDQS_P = NlwRenamedSig_OI_DDR2UDQS_P,
    DDR2UDQS_N = NlwRenamedSig_OI_DDR2UDQS_N,
    DDR2LDQS_P = NlwRenamedSig_OI_DDR2LDQS_P,
    DDR2LDQS_N = NlwRenamedSig_OI_DDR2LDQS_N,
    HDMIOUTCLKN = \HDMI/TMDS3/SLAVEBUF.DIFFOUT ;
  initial $sdf_annotate("netgen/par/maincontroller_timesim.sdf");
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<8> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<8>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6>_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y78" ),
    .INIT ( 64'h0000000000000011 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<7>111  (
    .ADR2(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<7>11 )

  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y78" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>  (
    .CI
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>_13906 )
,
    .CYINIT(1'b0),
    .CO({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>_CO[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>_DI[3]_UNCONNECTED 
, 1'b0, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>/DI<1> 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>/DI<0> 
}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<8> 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7> 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6> 
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<7>11 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<6>11 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<7>_19 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<6>_26 
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y78" ),
    .INIT ( 64'hFF00FE01FF00FE01 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<6>111  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy [2])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<6>11 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y78" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_911.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_911.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y78" ),
    .INIT ( 64'hFFFF0000FFF0000A ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<7>  (
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<7>_19 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y78" ),
    .INIT ( 64'h0505FAFAFAFF0500 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<6>  (
    .ADR1(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<6>_26 )

  );
  X_SFF #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_3  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_3/CLK ),
    .I(\HDMI/debsw2/Result [3]),
    .O(\HDMI/debsw2/ctr [3]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [3]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<3>_rt_35 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_839.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_839.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X58Y37" ))
  \ProtoComp353.CYINITGND  (
    .O(\ProtoComp353.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_2  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_2/CLK ),
    .I(\HDMI/debsw2/Result [2]),
    .O(\HDMI/debsw2/ctr [2]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y37" ))
  \HDMI/debsw2/Mcount_ctr_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp353.CYINITGND.0 ),
    .CO({\HDMI/debsw2/Mcount_ctr_cy[3] , \NLW_HDMI/debsw2/Mcount_ctr_cy<3>_CO[2]_UNCONNECTED , \NLW_HDMI/debsw2/Mcount_ctr_cy<3>_CO[1]_UNCONNECTED , 
\NLW_HDMI/debsw2/Mcount_ctr_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\HDMI/debsw2/Result [3], \HDMI/debsw2/Result [2], \HDMI/debsw2/Result [1], \HDMI/debsw2/Result [0]}),
    .S({\HDMI/debsw2/ctr<3>_rt_35 , \HDMI/debsw2/ctr<2>_rt_47 , \HDMI/debsw2/ctr<1>_rt_51 , \HDMI/debsw2/Mcount_ctr_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<2>_rt_47 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_840.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_840.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_1  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_1/CLK ),
    .I(\HDMI/debsw2/Result [1]),
    .O(\HDMI/debsw2/ctr [1]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<1>_rt_51 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_841.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_841.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_0  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_0/CLK ),
    .I(\HDMI/debsw2/Result [0]),
    .O(\HDMI/debsw2/ctr [0]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \HDMI/debsw2/Mcount_ctr_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/Mcount_ctr_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 32'hFFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_139.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_139.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_7  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_7/CLK ),
    .I(\HDMI/debsw2/Result [7]),
    .O(\HDMI/debsw2/ctr [7]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [7]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<7>_rt_64 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_835.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_835.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_6  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_6/CLK ),
    .I(\HDMI/debsw2/Result [6]),
    .O(\HDMI/debsw2/ctr [6]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y38" ))
  \HDMI/debsw2/Mcount_ctr_cy<7>  (
    .CI(\HDMI/debsw2/Mcount_ctr_cy[3] ),
    .CYINIT(1'b0),
    .CO({\HDMI/debsw2/Mcount_ctr_cy[7] , \NLW_HDMI/debsw2/Mcount_ctr_cy<7>_CO[2]_UNCONNECTED , \NLW_HDMI/debsw2/Mcount_ctr_cy<7>_CO[1]_UNCONNECTED , 
\NLW_HDMI/debsw2/Mcount_ctr_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/debsw2/Result [7], \HDMI/debsw2/Result [6], \HDMI/debsw2/Result [5], \HDMI/debsw2/Result [4]}),
    .S({\HDMI/debsw2/ctr<7>_rt_64 , \HDMI/debsw2/ctr<6>_rt_76 , \HDMI/debsw2/ctr<5>_rt_80 , \HDMI/debsw2/ctr<4>_rt_84 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<6>_rt_76 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_836.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_836.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_5  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_5/CLK ),
    .I(\HDMI/debsw2/Result [5]),
    .O(\HDMI/debsw2/ctr [5]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [5]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<5>_rt_80 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_837.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_837.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_4  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_4/CLK ),
    .I(\HDMI/debsw2/Result [4]),
    .O(\HDMI/debsw2/ctr [4]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<4>_rt_84 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_838.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_838.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_11  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_11/CLK ),
    .I(\HDMI/debsw2/Result [11]),
    .O(\HDMI/debsw2/ctr [11]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [11]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<11>_rt_93 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_831.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_831.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_10  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_10/CLK ),
    .I(\HDMI/debsw2/Result [10]),
    .O(\HDMI/debsw2/ctr [10]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y39" ))
  \HDMI/debsw2/Mcount_ctr_cy<11>  (
    .CI(\HDMI/debsw2/Mcount_ctr_cy[7] ),
    .CYINIT(1'b0),
    .CO({\HDMI/debsw2/Mcount_ctr_cy[11] , \NLW_HDMI/debsw2/Mcount_ctr_cy<11>_CO[2]_UNCONNECTED , \NLW_HDMI/debsw2/Mcount_ctr_cy<11>_CO[1]_UNCONNECTED 
, \NLW_HDMI/debsw2/Mcount_ctr_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/debsw2/Result [11], \HDMI/debsw2/Result [10], \HDMI/debsw2/Result [9], \HDMI/debsw2/Result [8]}),
    .S({\HDMI/debsw2/ctr<11>_rt_93 , \HDMI/debsw2/ctr<10>_rt_105 , \HDMI/debsw2/ctr<9>_rt_109 , \HDMI/debsw2/ctr<8>_rt_113 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<10>_rt_105 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_832.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_832.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_9  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_9/CLK ),
    .I(\HDMI/debsw2/Result [9]),
    .O(\HDMI/debsw2/ctr [9]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [9]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<9>_rt_109 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_833.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_833.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_8  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_8/CLK ),
    .I(\HDMI/debsw2/Result [8]),
    .O(\HDMI/debsw2/ctr [8]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<8>_rt_113 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_834.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_834.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_15  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_15/CLK ),
    .I(\HDMI/debsw2/Result [15]),
    .O(\HDMI/debsw2/ctr [15]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 64'hFFFFFFFF00000000 ))
  \HDMI/debsw2/ctr<15>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/debsw2/ctr [15]),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(\HDMI/debsw2/ctr<15>_rt_122 )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_14  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_14/CLK ),
    .I(\HDMI/debsw2/Result [14]),
    .O(\HDMI/debsw2/ctr [14]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y40" ))
  \HDMI/debsw2/Mcount_ctr_xor<15>  (
    .CI(\HDMI/debsw2/Mcount_ctr_cy[11] ),
    .CYINIT(1'b0),
    .CO({\NLW_HDMI/debsw2/Mcount_ctr_xor<15>_CO[3]_UNCONNECTED , \NLW_HDMI/debsw2/Mcount_ctr_xor<15>_CO[2]_UNCONNECTED , 
\NLW_HDMI/debsw2/Mcount_ctr_xor<15>_CO[1]_UNCONNECTED , \NLW_HDMI/debsw2/Mcount_ctr_xor<15>_CO[0]_UNCONNECTED }),
    .DI({\NLW_HDMI/debsw2/Mcount_ctr_xor<15>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/debsw2/Result [15], \HDMI/debsw2/Result [14], \HDMI/debsw2/Result [13], \HDMI/debsw2/Result [12]}),
    .S({\HDMI/debsw2/ctr<15>_rt_122 , \HDMI/debsw2/ctr<14>_rt_132 , \HDMI/debsw2/ctr<13>_rt_136 , \HDMI/debsw2/ctr<12>_rt_140 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<14>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [14]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<14>_rt_132 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_828.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_828.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_13  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_13/CLK ),
    .I(\HDMI/debsw2/Result [13]),
    .O(\HDMI/debsw2/ctr [13]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [13]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<13>_rt_136 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_829.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_829.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/ctr_12  (
    .CE(\HDMI/debsw2/cntr_en_13911 ),
    .CLK(\NlwBufferSignal_HDMI/debsw2/ctr_12/CLK ),
    .I(\HDMI/debsw2/Result [12]),
    .O(\HDMI/debsw2/ctr [12]),
    .SRST(\HDMI/debsw2/transition_13914 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw2/ctr<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw2/ctr [12]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/ctr<12>_rt_140 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_830.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_830.A5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y87" ),
    .INIT ( 64'hC00C3003C00C3003 ))
  \HDMI/timing_inst/Mcompar_hblnk_lut<3>  (
    .ADR0(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR1(\HDMI/tc_hsblnk<5>_0 ),
    .ADR2(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR3(\HDMI/tc_hsblnk[7] ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_hblnk_lut [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y87" ),
    .INIT ( 32'h0F00CF0C ))
  \HDMI/timing_inst/Mcompar_hblnk_lutdi3  (
    .ADR0(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR1(\HDMI/tc_hsblnk<5>_0 ),
    .ADR2(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR3(\HDMI/tc_hsblnk[7] ),
    .O(\HDMI/timing_inst/Mcompar_hblnk_lutdi3_147 )
  );
  X_ONE #(
    .LOC ( "SLICE_X40Y87" ))
  \ProtoComp356.CYINITVCC  (
    .O(\ProtoComp356.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X40Y87" ))
  \HDMI/timing_inst/Mcompar_hblnk_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp356.CYINITVCC.1 ),
    .CO({\HDMI/timing_inst/Mcompar_hblnk_cy [3], \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_CO[1]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\HDMI/timing_inst/Mcompar_hblnk_lutdi3_147 , \HDMI/timing_inst/Mcompar_hblnk_lutdi2_155 , \HDMI/timing_inst/Mcompar_hblnk_lutdi1_160 , 
\HDMI/timing_inst/Mcompar_hblnk_lutdi }),
    .O({\NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_O[3]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_O[1]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<3>_O[0]_UNCONNECTED }),
    .S({\HDMI/timing_inst/Mcompar_hblnk_lut [3], \HDMI/timing_inst/Mcompar_hblnk_lut [2], \HDMI/timing_inst/Mcompar_hblnk_lut [1], 
\HDMI/timing_inst/Mcompar_hblnk_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y87" ),
    .INIT ( 64'hCC003300CC003300 ))
  \HDMI/timing_inst/Mcompar_hblnk_lut<2>  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR4(\HDMI/tc_hsblnk<5>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_hblnk_lut [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y87" ),
    .INIT ( 32'h33FF0033 ))
  \HDMI/timing_inst/Mcompar_hblnk_lutdi2  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR4(\HDMI/tc_hsblnk<5>_0 ),
    .O(\HDMI/timing_inst/Mcompar_hblnk_lutdi2_155 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y87" ),
    .INIT ( 64'hF000F000F000F000 ))
  \HDMI/timing_inst/Mcompar_hblnk_lut<1>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_hblnk_lut [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y87" ),
    .INIT ( 32'h0FFF0FFF ))
  \HDMI/timing_inst/Mcompar_hblnk_lutdi11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [3]),
    .O(\HDMI/timing_inst/Mcompar_hblnk_lutdi1_160 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y87" ),
    .INIT ( 64'h8888888888888888 ))
  \HDMI/timing_inst/Mcompar_hblnk_lut<0>1  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [1]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_hblnk_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y87" ),
    .INIT ( 32'h77777777 ))
  \HDMI/timing_inst/Mcompar_hblnk_lutdi1  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [1]),
    .O(\HDMI/timing_inst/Mcompar_hblnk_lutdi )
  );
  X_BUF   \HDMI/timing_inst/Mcompar_hblnk_cy<4>/HDMI/timing_inst/Mcompar_hblnk_cy<4>_AMUX_Delay  (
    .I(\HDMI/timing_inst/Mcompar_hblnk_cy [4]),
    .O(\HDMI/timing_inst/Mcompar_hblnk_cy<4>_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X40Y88" ))
  \HDMI/timing_inst/Mcompar_hblnk_cy<4>  (
    .CI(\HDMI/timing_inst/Mcompar_hblnk_cy [3]),
    .CYINIT(1'b0),
    .CO({\NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_CO[3]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_CO[1]_UNCONNECTED , \HDMI/timing_inst/Mcompar_hblnk_cy [4]}),
    .DI({\NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_DI[3]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_DI[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_DI[1]_UNCONNECTED , \HDMI/timing_inst/Mcompar_hblnk_lutdi4_175 }),
    .O({\NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_O[3]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_O[1]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_O[0]_UNCONNECTED }),
    .S({\NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_S[3]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_S[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hblnk_cy<4>_S[1]_UNCONNECTED , \HDMI/timing_inst/Mcompar_hblnk_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y88" ),
    .INIT ( 64'h8241824182418241 ))
  \HDMI/timing_inst/Mcompar_hblnk_lut<4>  (
    .ADR4(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR3(\HDMI/tc_hsblnk<8>_0 ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR2(\HDMI/tc_hsblnk<9>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_hblnk_lut [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y88" ),
    .INIT ( 32'h71307130 ))
  \HDMI/timing_inst/Mcompar_hblnk_lutdi4  (
    .ADR4(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR3(\HDMI/tc_hsblnk<8>_0 ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR2(\HDMI/tc_hsblnk<9>_0 ),
    .O(\HDMI/timing_inst/Mcompar_hblnk_lutdi4_175 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y30" ),
    .INIT ( 64'hA0500A05A0500A05 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<3>1  (
    .ADR1(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [7]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [7]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [6]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [6]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y30" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_9.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_9.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X18Y30" ))
  \ProtoComp358.CYINITVCC  (
    .O(\ProtoComp358.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X18Y30" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms  (
    .CI(1'b0),
    .CYINIT(\ProtoComp358.CYINITVCC.1 ),
    .CO({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet [3], 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_CO[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_O[3]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_O[2]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_O[1]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_O[0]_UNCONNECTED })
,
    .S({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [3], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [2], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [1], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y30" ),
    .INIT ( 64'h8282414182824141 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<2>1  (
    .ADR3(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [5]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [5]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [4]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [4]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y30" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_10.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_10.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y30" ),
    .INIT ( 64'hC30000C3C30000C3 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<1>1  (
    .ADR0(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [3]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [3]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [2]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [2]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y30" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_11.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_11.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y30" ),
    .INIT ( 64'hA00A5005A00A5005 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1  (
    .ADR1(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<1>_0 ),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [1]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [0]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [0]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y30" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_12.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_12.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X18Y31" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms  (
    .CI(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet [3]),
    .CYINIT(1'b0),
    .CO({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_CO[3]_UNCONNECTED 
, \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1 , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_DI[3]_UNCONNECTED 
, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_O[3]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_O[2]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_O[1]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_O[0]_UNCONNECTED })
,
    .S({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[6].gms.ms_S[3]_UNCONNECTED , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [6], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [5], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 64'h9999999999999999 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<6>1  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [12]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [12]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_13.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_13.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 64'hA0500A05A0500A05 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<5>1  (
    .ADR1(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [11]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [11]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<10>_0 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [10]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_7.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_7.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 64'h8421842184218421 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<4>1  (
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<9>_0 ),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [9]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [8]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [8]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1 [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_8.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_8.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y67" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [3])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [3])

  );
  X_ONE #(
    .LOC ( "SLICE_X58Y67" ))
  \ProtoComp360.CYINITVCC  (
    .O(\ProtoComp360.CYINITVCC.1_235 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y67" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp360.CYINITVCC.1_235 ),
    .CO({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy [3]
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>_CO[0]_UNCONNECTED 
}),
    .DI({
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<3> 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<2> 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<1> 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<0> 
}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [3]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [2]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [1]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [0]
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [3]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [2]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [1]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [0]
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y67" ),
    .INIT ( 64'hFF0000FFFF0000FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [2])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y67" ),
    .INIT ( 64'hFFFF00000000FFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [1])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y67" ),
    .INIT ( 64'hAAAA5555AAAA5555 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [0])

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [7])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [4])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y68" ),
    .INIT ( 64'hF00FF00FF00FF00F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<7>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [7])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [7])

  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y68" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>  (
    .CI
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy [3])
,
    .CYINIT(1'b0),
    .CO({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>_CO[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>_DI[3]_UNCONNECTED 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>/DI<2> 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>/DI<1> 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>/DI<0> 
}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [7]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [6]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [5]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up [4]
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [7]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [6]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [5]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [4]
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y68" ),
    .INIT ( 64'hFFFF00000000FFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<6>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [6])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [6])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y68" ),
    .INIT ( 64'hFF0000FFFF0000FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [5])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y68" ),
    .INIT ( 64'hF0F0F0F00F0F0F0F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut [4])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y32" ),
    .INIT ( 64'hC30000C3C30000C3 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<3>1  (
    .ADR0(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [7]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [7]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [6]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [6]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y32" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_16.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_16.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X16Y32" ))
  \ProtoComp362.CYINITVCC  (
    .O(\ProtoComp362.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y32" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms  (
    .CI(1'b0),
    .CYINIT(\ProtoComp362.CYINITVCC.1 ),
    .CO({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet [3], 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_CO[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_O[3]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_O[2]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_O[1]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_O[0]_UNCONNECTED })
,
    .S({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [3], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [2], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [1], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y32" ),
    .INIT ( 64'h9009900990099009 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<2>1  (
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [5]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [5]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [4]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [4]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y32" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_17.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_17.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y32" ),
    .INIT ( 64'hC0300C03C0300C03 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<1>1  (
    .ADR0(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [3]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [3]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [2]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [2]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y32" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_18.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_18.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y32" ),
    .INIT ( 64'h4182418241824182 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>1  (
    .ADR4(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [0]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<1>_0 ),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [0]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [1]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y32" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_19.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_19.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y33" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms  (
    .CI(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet [3]),
    .CYINIT(1'b0),
    .CO({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_CO[3]_UNCONNECTED 
, \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_DI[3]_UNCONNECTED 
, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_O[3]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_O[2]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_O[1]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_O[0]_UNCONNECTED })
,
    .S({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[6].gms.ms_S[3]_UNCONNECTED , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [6], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [5], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y33" ),
    .INIT ( 64'hC3C3C3C3C3C3C3C3 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<6>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [12]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [12]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y33" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_20.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_20.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y33" ),
    .INIT ( 64'hC0300C03C0300C03 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<5>1  (
    .ADR0(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [11]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [11]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<10>_0 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [10]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y33" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_14.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_14.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y33" ),
    .INIT ( 64'h8822441188224411 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<4>1  (
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<9>_0 ),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [9]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [8]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [8]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1 [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y33" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_15.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_15.A5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y91" ),
    .INIT ( 64'h8484212184842121 ))
  \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<3>  (
    .ADR3(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR2(\HDMI/tc_hssync[6] ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR4(\HDMI/tc_hesync<5>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<3>_324 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y91" ),
    .INIT ( 32'h73731010 ))
  \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi3  (
    .ADR3(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR2(\HDMI/tc_hssync[6] ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR4(\HDMI/tc_hesync<5>_0 ),
    .O(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi3_325 )
  );
  X_ONE #(
    .LOC ( "SLICE_X44Y91" ))
  \ProtoComp363.CYINITVCC  (
    .O(\ProtoComp363.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y91" ))
  \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp363.CYINITVCC.1 ),
    .CO({\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_13922 , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_CO[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi3_325 , 
\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi2_333 , 
\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi1_339 , \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi 
}),
    .O({\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_O[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_O[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_O[0]_UNCONNECTED }),
    .S({\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<3>_324 , 
\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<2>_332 , 
\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<1>_338 , \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<0> 
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y91" ),
    .INIT ( 64'hA50000A5A50000A5 ))
  \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<2>  (
    .ADR1(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR2(\HDMI/tc_hssync<4>_0 ),
    .ADR3(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR4(\HDMI/tc_heblnk[7] ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<2>_332 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y91" ),
    .INIT ( 32'h50FF0050 ))
  \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi2  (
    .ADR1(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR2(\HDMI/tc_hssync<4>_0 ),
    .ADR3(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR4(\HDMI/tc_heblnk[7] ),
    .O(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi2_333 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y91" ),
    .INIT ( 64'hC3C30000C3C30000 ))
  \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<1>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR2(\HDMI/tc_hssync<3>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<1>_338 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y91" ),
    .INIT ( 32'h3030F3F3 ))
  \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR2(\HDMI/tc_hssync<3>_0 ),
    .O(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi1_339 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y91" ),
    .INIT ( 64'hAA00AA00AA00AA00 ))
  \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<0>1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [1]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<0> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y91" ),
    .INIT ( 32'h55FF55FF ))
  \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi6  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [1]),
    .O(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y90" ),
    .INIT ( 64'hC0300C03C0300C03 ))
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<3>  (
    .ADR0(1'b1),
    .ADR4(\HDMI/tc_hssync[6] ),
    .ADR2(\HDMI/timing_inst/vpos_cnt [6]),
    .ADR1(\HDMI/tc_heblnk[6] ),
    .ADR3(\HDMI/timing_inst/vpos_cnt [7]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<3>_351 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y90" ),
    .INIT ( 32'h3300F330 ))
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi3  (
    .ADR0(1'b1),
    .ADR4(\HDMI/tc_hssync[6] ),
    .ADR2(\HDMI/timing_inst/vpos_cnt [6]),
    .ADR1(\HDMI/tc_heblnk[6] ),
    .ADR3(\HDMI/timing_inst/vpos_cnt [7]),
    .O(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi3_352 )
  );
  X_ONE #(
    .LOC ( "SLICE_X46Y90" ))
  \ProtoComp364.CYINITVCC  (
    .O(\ProtoComp364.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X46Y90" ))
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp364.CYINITVCC.1 ),
    .CO({\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_13925 , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_CO[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi3_352 , 
\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi2_360 , 
\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi1_366 , 
\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi_372 }),
    .O({\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_O[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_O[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_O[0]_UNCONNECTED }),
    .S({\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<3>_351 , 
\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<2>_359 , 
\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<1>_365 , 
\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<0>_371 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y90" ),
    .INIT ( 64'h9009900990099009 ))
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<2>  (
    .ADR4(1'b1),
    .ADR3(\HDMI/tc_veblnk<4>_0 ),
    .ADR2(\HDMI/timing_inst/vpos_cnt [4]),
    .ADR1(\HDMI/tc_heblnk[10] ),
    .ADR0(\HDMI/timing_inst/vpos_cnt [5]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<2>_359 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y90" ),
    .INIT ( 32'h22B222B2 ))
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi2  (
    .ADR4(1'b1),
    .ADR3(\HDMI/tc_veblnk<4>_0 ),
    .ADR2(\HDMI/timing_inst/vpos_cnt [4]),
    .ADR1(\HDMI/tc_heblnk[10] ),
    .ADR0(\HDMI/timing_inst/vpos_cnt [5]),
    .O(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi2_360 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y90" ),
    .INIT ( 64'hC30000C3C30000C3 ))
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<1>  (
    .ADR0(1'b1),
    .ADR4(\HDMI/tc_heblnk<5>_0 ),
    .ADR3(\HDMI/timing_inst/vpos_cnt [2]),
    .ADR1(\HDMI/tc_heblnk[9] ),
    .ADR2(\HDMI/timing_inst/vpos_cnt [3]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<1>_365 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y90" ),
    .INIT ( 32'h3030F330 ))
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi1  (
    .ADR0(1'b1),
    .ADR4(\HDMI/tc_heblnk<5>_0 ),
    .ADR3(\HDMI/timing_inst/vpos_cnt [2]),
    .ADR1(\HDMI/tc_heblnk[9] ),
    .ADR2(\HDMI/timing_inst/vpos_cnt [3]),
    .O(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi1_366 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y90" ),
    .INIT ( 64'h8822882288228822 ))
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<0>  (
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR0(\HDMI/timing_inst/vpos_cnt [0]),
    .ADR3(\HDMI/tc_hesync<6>_0 ),
    .ADR1(\HDMI/timing_inst/vpos_cnt [1]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<0>_371 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y90" ),
    .INIT ( 32'h00CC00CC ))
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/tc_hesync<6>_0 ),
    .ADR1(\HDMI/timing_inst/vpos_cnt [1]),
    .O(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi_372 )
  );
  X_BUF 
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>/HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_AMUX_Delay  (
    .I(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_382 ),
    .O(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X46Y91" ))
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>  (
    .CI(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<3>_13925 ),
    .CYINIT(1'b0),
    .CO({\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_CO[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_CO[1]_UNCONNECTED , 
\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_382 }),
    .DI({\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_DI[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_DI[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_DI[1]_UNCONNECTED , 
\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi4_384 }),
    .O({\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_O[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_O[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_O[0]_UNCONNECTED }),
    .S({\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_S[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_S[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_S[1]_UNCONNECTED , 
\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<4>_383 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y91" ),
    .INIT ( 64'h8822441188224411 ))
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<4>  (
    .ADR2(1'b1),
    .ADR3(\HDMI/tc_hssync<4>_0 ),
    .ADR1(\HDMI/timing_inst/vpos_cnt [8]),
    .ADR0(\HDMI/tc_heblnk[3] ),
    .ADR4(\HDMI/timing_inst/vpos_cnt [9]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lut<4>_383 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y91" ),
    .INIT ( 32'h55DD0044 ))
  \HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi4  (
    .ADR2(1'b1),
    .ADR3(\HDMI/tc_hssync<4>_0 ),
    .ADR1(\HDMI/timing_inst/vpos_cnt [8]),
    .ADR0(\HDMI/tc_heblnk[3] ),
    .ADR4(\HDMI/timing_inst/vpos_cnt [9]),
    .O(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_lutdi4_384 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y35" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_3  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_3/CLK ),
    .I(\HDMI/debsw3/Result [3]),
    .O(\HDMI/debsw3/ctr [3]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y35" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [3]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<3>_rt_391 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y35" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_823.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_823.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X46Y35" ))
  \ProtoComp353.CYINITGND.1  (
    .O(\HDMI/debsw3/ctr<3>/ProtoComp353.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y35" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_2  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_2/CLK ),
    .I(\HDMI/debsw3/Result [2]),
    .O(\HDMI/debsw3/ctr [2]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X46Y35" ))
  \HDMI/debsw3/Mcount_ctr_cy<3>  (
    .CI(1'b0),
    .CYINIT(\HDMI/debsw3/ctr<3>/ProtoComp353.CYINITGND.0 ),
    .CO({\HDMI/debsw3/Mcount_ctr_cy[3] , \NLW_HDMI/debsw3/Mcount_ctr_cy<3>_CO[2]_UNCONNECTED , \NLW_HDMI/debsw3/Mcount_ctr_cy<3>_CO[1]_UNCONNECTED , 
\NLW_HDMI/debsw3/Mcount_ctr_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\HDMI/debsw3/Result [3], \HDMI/debsw3/Result [2], \HDMI/debsw3/Result [1], \HDMI/debsw3/Result [0]}),
    .S({\HDMI/debsw3/ctr<3>_rt_391 , \HDMI/debsw3/ctr<2>_rt_403 , \HDMI/debsw3/ctr<1>_rt_407 , \HDMI/debsw3/Mcount_ctr_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y35" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<2>_rt_403 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y35" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_824.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_824.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y35" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_1  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_1/CLK ),
    .I(\HDMI/debsw3/Result [1]),
    .O(\HDMI/debsw3/ctr [1]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y35" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<1>_rt_407 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y35" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_825.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_825.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y35" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_0  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_0/CLK ),
    .I(\HDMI/debsw3/Result [0]),
    .O(\HDMI/debsw3/ctr [0]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y35" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \HDMI/debsw3/Mcount_ctr_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/Mcount_ctr_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y35" ),
    .INIT ( 32'hFFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_132.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_132.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y36" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_7  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_7/CLK ),
    .I(\HDMI/debsw3/Result [7]),
    .O(\HDMI/debsw3/ctr [7]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y36" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [7]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<7>_rt_420 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y36" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_819.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_819.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y36" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_6  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_6/CLK ),
    .I(\HDMI/debsw3/Result [6]),
    .O(\HDMI/debsw3/ctr [6]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X46Y36" ))
  \HDMI/debsw3/Mcount_ctr_cy<7>  (
    .CI(\HDMI/debsw3/Mcount_ctr_cy[3] ),
    .CYINIT(1'b0),
    .CO({\HDMI/debsw3/Mcount_ctr_cy[7] , \NLW_HDMI/debsw3/Mcount_ctr_cy<7>_CO[2]_UNCONNECTED , \NLW_HDMI/debsw3/Mcount_ctr_cy<7>_CO[1]_UNCONNECTED , 
\NLW_HDMI/debsw3/Mcount_ctr_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/debsw3/Result [7], \HDMI/debsw3/Result [6], \HDMI/debsw3/Result [5], \HDMI/debsw3/Result [4]}),
    .S({\HDMI/debsw3/ctr<7>_rt_420 , \HDMI/debsw3/ctr<6>_rt_432 , \HDMI/debsw3/ctr<5>_rt_436 , \HDMI/debsw3/ctr<4>_rt_440 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y36" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<6>_rt_432 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y36" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_820.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_820.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y36" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_5  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_5/CLK ),
    .I(\HDMI/debsw3/Result [5]),
    .O(\HDMI/debsw3/ctr [5]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y36" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [5]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<5>_rt_436 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y36" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_821.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_821.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y36" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_4  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_4/CLK ),
    .I(\HDMI/debsw3/Result [4]),
    .O(\HDMI/debsw3/ctr [4]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y36" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<4>_rt_440 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y36" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_822.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_822.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y37" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_11  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_11/CLK ),
    .I(\HDMI/debsw3/Result [11]),
    .O(\HDMI/debsw3/ctr [11]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y37" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [11]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<11>_rt_449 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y37" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_815.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_815.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y37" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_10  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_10/CLK ),
    .I(\HDMI/debsw3/Result [10]),
    .O(\HDMI/debsw3/ctr [10]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X46Y37" ))
  \HDMI/debsw3/Mcount_ctr_cy<11>  (
    .CI(\HDMI/debsw3/Mcount_ctr_cy[7] ),
    .CYINIT(1'b0),
    .CO({\HDMI/debsw3/Mcount_ctr_cy[11] , \NLW_HDMI/debsw3/Mcount_ctr_cy<11>_CO[2]_UNCONNECTED , \NLW_HDMI/debsw3/Mcount_ctr_cy<11>_CO[1]_UNCONNECTED 
, \NLW_HDMI/debsw3/Mcount_ctr_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/debsw3/Result [11], \HDMI/debsw3/Result [10], \HDMI/debsw3/Result [9], \HDMI/debsw3/Result [8]}),
    .S({\HDMI/debsw3/ctr<11>_rt_449 , \HDMI/debsw3/ctr<10>_rt_461 , \HDMI/debsw3/ctr<9>_rt_465 , \HDMI/debsw3/ctr<8>_rt_469 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y37" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<10>_rt_461 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y37" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_816.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_816.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y37" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_9  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_9/CLK ),
    .I(\HDMI/debsw3/Result [9]),
    .O(\HDMI/debsw3/ctr [9]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y37" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [9]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<9>_rt_465 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y37" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_817.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_817.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y37" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_8  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_8/CLK ),
    .I(\HDMI/debsw3/Result [8]),
    .O(\HDMI/debsw3/ctr [8]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y37" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<8>_rt_469 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y37" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_818.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_818.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y38" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_15  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_15/CLK ),
    .I(\HDMI/debsw3/Result [15]),
    .O(\HDMI/debsw3/ctr [15]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y38" ),
    .INIT ( 64'hFFFFFFFF00000000 ))
  \HDMI/debsw3/ctr<15>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/debsw3/ctr [15]),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(\HDMI/debsw3/ctr<15>_rt_478 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y38" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_14  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_14/CLK ),
    .I(\HDMI/debsw3/Result [14]),
    .O(\HDMI/debsw3/ctr [14]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X46Y38" ))
  \HDMI/debsw3/Mcount_ctr_xor<15>  (
    .CI(\HDMI/debsw3/Mcount_ctr_cy[11] ),
    .CYINIT(1'b0),
    .CO({\NLW_HDMI/debsw3/Mcount_ctr_xor<15>_CO[3]_UNCONNECTED , \NLW_HDMI/debsw3/Mcount_ctr_xor<15>_CO[2]_UNCONNECTED , 
\NLW_HDMI/debsw3/Mcount_ctr_xor<15>_CO[1]_UNCONNECTED , \NLW_HDMI/debsw3/Mcount_ctr_xor<15>_CO[0]_UNCONNECTED }),
    .DI({\NLW_HDMI/debsw3/Mcount_ctr_xor<15>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/debsw3/Result [15], \HDMI/debsw3/Result [14], \HDMI/debsw3/Result [13], \HDMI/debsw3/Result [12]}),
    .S({\HDMI/debsw3/ctr<15>_rt_478 , \HDMI/debsw3/ctr<14>_rt_488 , \HDMI/debsw3/ctr<13>_rt_492 , \HDMI/debsw3/ctr<12>_rt_496 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y38" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<14>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [14]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<14>_rt_488 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y38" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_812.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_812.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y38" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_13  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_13/CLK ),
    .I(\HDMI/debsw3/Result [13]),
    .O(\HDMI/debsw3/ctr [13]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y38" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [13]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<13>_rt_492 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y38" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_813.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_813.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y38" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/ctr_12  (
    .CE(\HDMI/debsw3/cntr_en_13929 ),
    .CLK(\NlwBufferSignal_HDMI/debsw3/ctr_12/CLK ),
    .I(\HDMI/debsw3/Result [12]),
    .O(\HDMI/debsw3/ctr [12]),
    .SRST(\HDMI/debsw3/transition_13932 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y38" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw3/ctr<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw3/ctr [12]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/ctr<12>_rt_496 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y38" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_814.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_814.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>/HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_DMUX_Delay  (
    .I(\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_509 ),
    .O(\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y89" ),
    .INIT ( 64'h9009900990099009 ))
  \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<3>  (
    .ADR4(1'b1),
    .ADR3(\HDMI/timing_inst/vpos_cnt [7]),
    .ADR2(\HDMI/tc_vesync[7] ),
    .ADR0(\HDMI/timing_inst/vpos_cnt [8]),
    .ADR1(\HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2 ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<3>_502 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y89" ),
    .INIT ( 32'h44D444D4 ))
  \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi3  (
    .ADR4(1'b1),
    .ADR3(\HDMI/timing_inst/vpos_cnt [7]),
    .ADR2(\HDMI/tc_vesync[7] ),
    .ADR0(\HDMI/timing_inst/vpos_cnt [8]),
    .ADR1(\HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2 ),
    .O(\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi3_503 )
  );
  X_ONE #(
    .LOC ( "SLICE_X42Y89" ))
  \ProtoComp365.CYINITVCC  (
    .O(\ProtoComp365.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y89" ))
  \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp365.CYINITVCC.1 ),
    .CO({\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_509 , 
\NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_CO[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi3_503 , 
\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi2_511 , 
\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi1_517 , 
\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi_523 }),
    .O({\NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_O[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_O[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_O[0]_UNCONNECTED }),
    .S({\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<3>_502 , 
\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<2>_510 , 
\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<1>_516 , 
\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<0>_522 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y89" ),
    .INIT ( 64'hA50000A5A50000A5 ))
  \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<2>  (
    .ADR1(1'b1),
    .ADR3(\HDMI/timing_inst/vpos_cnt [5]),
    .ADR4(\HDMI/tc_hesync<5>_0 ),
    .ADR0(\HDMI/timing_inst/vpos_cnt [6]),
    .ADR2(\HDMI/tc_vesync[2] ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<2>_510 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y89" ),
    .INIT ( 32'h50F55050 ))
  \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi2  (
    .ADR1(1'b1),
    .ADR3(\HDMI/timing_inst/vpos_cnt [5]),
    .ADR4(\HDMI/tc_hesync<5>_0 ),
    .ADR0(\HDMI/timing_inst/vpos_cnt [6]),
    .ADR2(\HDMI/tc_vesync[2] ),
    .O(\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi2_511 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y89" ),
    .INIT ( 64'hC0300C03C0300C03 ))
  \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<1>  (
    .ADR0(1'b1),
    .ADR2(\HDMI/timing_inst/vpos_cnt [3]),
    .ADR4(\HDMI/tc_hesync<6>_0 ),
    .ADR3(\HDMI/timing_inst/vpos_cnt [4]),
    .ADR1(\HDMI/tc_hssync[6] ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<1>_516 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y89" ),
    .INIT ( 32'h0CCF00CC ))
  \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi1  (
    .ADR0(1'b1),
    .ADR2(\HDMI/timing_inst/vpos_cnt [3]),
    .ADR4(\HDMI/tc_hesync<6>_0 ),
    .ADR3(\HDMI/timing_inst/vpos_cnt [4]),
    .ADR1(\HDMI/tc_hssync[6] ),
    .O(\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi1_517 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y89" ),
    .INIT ( 64'h000000C3000000C3 ))
  \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<0>  (
    .ADR0(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [0]),
    .ADR3(\HDMI/timing_inst/vpos_cnt [2]),
    .ADR1(\HDMI/tc_vssync [1]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [1]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lut<0>_522 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y89" ),
    .INIT ( 32'h000C000C ))
  \HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(\HDMI/timing_inst/vpos_cnt [2]),
    .ADR1(\HDMI/tc_vssync [1]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [1]),
    .O(\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_lutdi_523 )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y91" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/hpos_cnt_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_3/CLK ),
    .I(\HDMI/timing_inst/Result [3]),
    .O(\HDMI/timing_inst/hpos_cnt [3]),
    .SRST(\HDMI/timing_inst/hpos_clr_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y91" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \HDMI/timing_inst/hpos_cnt<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/hpos_cnt<3>_rt_534 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y91" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_903.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_903.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X36Y91" ))
  \ProtoComp366.CYINITGND  (
    .O(\ProtoComp366.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y91" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/hpos_cnt_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_2/CLK ),
    .I(\HDMI/timing_inst/Result [2]),
    .O(\HDMI/timing_inst/hpos_cnt [2]),
    .SRST(\HDMI/timing_inst/hpos_clr_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y91" ))
  \HDMI/timing_inst/Mcount_hpos_cnt_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp366.CYINITGND.0 ),
    .CO({\HDMI/timing_inst/Mcount_hpos_cnt_cy[3] , \NLW_HDMI/timing_inst/Mcount_hpos_cnt_cy<3>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcount_hpos_cnt_cy<3>_CO[1]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcount_hpos_cnt_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\HDMI/timing_inst/Result [3], \HDMI/timing_inst/Result [2], \HDMI/timing_inst/Result [1], \HDMI/timing_inst/Result [0]}),
    .S({\HDMI/timing_inst/hpos_cnt<3>_rt_534 , \HDMI/timing_inst/hpos_cnt<2>_rt_545 , \HDMI/timing_inst/hpos_cnt<1>_rt_549 , 
\HDMI/timing_inst/Mcount_hpos_cnt_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y91" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/hpos_cnt<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/hpos_cnt<2>_rt_545 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y91" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_904.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_904.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y91" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/hpos_cnt_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_1/CLK ),
    .I(\HDMI/timing_inst/Result [1]),
    .O(\HDMI/timing_inst/hpos_cnt [1]),
    .SRST(\HDMI/timing_inst/hpos_clr_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y91" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/hpos_cnt<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/hpos_cnt<1>_rt_549 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y91" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_905.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_905.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y91" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/hpos_cnt_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_0/CLK ),
    .I(\HDMI/timing_inst/Result [0]),
    .O(\HDMI/timing_inst/hpos_cnt [0]),
    .SRST(\HDMI/timing_inst/hpos_clr_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y91" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \HDMI/timing_inst/Mcount_hpos_cnt_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcount_hpos_cnt_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y91" ),
    .INIT ( 32'hFFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_165.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_165.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/hpos_cnt_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_7/CLK ),
    .I(\HDMI/timing_inst/Result [7]),
    .O(\HDMI/timing_inst/hpos_cnt [7]),
    .SRST(\HDMI/timing_inst/hpos_clr_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y92" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \HDMI/timing_inst/hpos_cnt<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/hpos_cnt<7>_rt_562 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y92" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_899.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_899.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/hpos_cnt_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_6/CLK ),
    .I(\HDMI/timing_inst/Result [6]),
    .O(\HDMI/timing_inst/hpos_cnt [6]),
    .SRST(\HDMI/timing_inst/hpos_clr_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y92" ))
  \HDMI/timing_inst/Mcount_hpos_cnt_cy<7>  (
    .CI(\HDMI/timing_inst/Mcount_hpos_cnt_cy[3] ),
    .CYINIT(1'b0),
    .CO({\HDMI/timing_inst/Mcount_hpos_cnt_cy[7] , \NLW_HDMI/timing_inst/Mcount_hpos_cnt_cy<7>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcount_hpos_cnt_cy<7>_CO[1]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcount_hpos_cnt_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/timing_inst/Result [7], \HDMI/timing_inst/Result [6], \HDMI/timing_inst/Result [5], \HDMI/timing_inst/Result [4]}),
    .S({\HDMI/timing_inst/hpos_cnt<7>_rt_562 , \HDMI/timing_inst/hpos_cnt<6>_rt_573 , \HDMI/timing_inst/hpos_cnt<5>_rt_577 , 
\HDMI/timing_inst/hpos_cnt<4>_rt_581 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y92" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/hpos_cnt<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/hpos_cnt<6>_rt_573 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y92" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_900.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_900.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/hpos_cnt_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_5/CLK ),
    .I(\HDMI/timing_inst/Result [5]),
    .O(\HDMI/timing_inst/hpos_cnt [5]),
    .SRST(\HDMI/timing_inst/hpos_clr_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y92" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/hpos_cnt<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/hpos_cnt<5>_rt_577 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y92" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_901.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_901.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/hpos_cnt_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_4/CLK ),
    .I(\HDMI/timing_inst/Result [4]),
    .O(\HDMI/timing_inst/hpos_cnt [4]),
    .SRST(\HDMI/timing_inst/hpos_clr_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y92" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/hpos_cnt<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/hpos_cnt<4>_rt_581 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y92" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_902.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_902.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y93" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/hpos_cnt_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_10/CLK ),
    .I(\HDMI/timing_inst/Result [10]),
    .O(\HDMI/timing_inst/hpos_cnt [10]),
    .SRST(\HDMI/timing_inst/hpos_clr_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y93" ))
  \HDMI/timing_inst/Mcount_hpos_cnt_xor<10>  (
    .CI(\HDMI/timing_inst/Mcount_hpos_cnt_cy[7] ),
    .CYINIT(1'b0),
    .CO({\NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_CO[3]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_CO[1]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_CO[0]_UNCONNECTED }),
    .DI({\NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_DI[3]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_DI[2]_UNCONNECTED , 1'b0, 
1'b0}),
    .O({\NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_O[3]_UNCONNECTED , \HDMI/timing_inst/Result [10], \HDMI/timing_inst/Result [9], 
\HDMI/timing_inst/Result [8]}),
    .S({\NLW_HDMI/timing_inst/Mcount_hpos_cnt_xor<10>_S[3]_UNCONNECTED , \HDMI/timing_inst/hpos_cnt<10>_rt_595 , \HDMI/timing_inst/hpos_cnt<9>_rt_598 
, \HDMI/timing_inst/hpos_cnt<8>_rt_602 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y93" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/hpos_cnt<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/hpos_cnt<10>_rt_595 )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y93" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/hpos_cnt_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_9/CLK ),
    .I(\HDMI/timing_inst/Result [9]),
    .O(\HDMI/timing_inst/hpos_cnt [9]),
    .SRST(\HDMI/timing_inst/hpos_clr_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y93" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/hpos_cnt<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/hpos_cnt<9>_rt_598 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y93" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_897.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_897.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y93" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/hpos_cnt_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_8/CLK ),
    .I(\HDMI/timing_inst/Result [8]),
    .O(\HDMI/timing_inst/hpos_cnt [8]),
    .SRST(\HDMI/timing_inst/hpos_clr_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y93" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/hpos_cnt<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/hpos_cnt<8>_rt_602 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y93" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_898.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_898.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_3  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_3/CLK ),
    .I(\HDMI/debsw0/Result [3]),
    .O(\HDMI/debsw0/ctr [3]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y44" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw0/ctr<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw0/ctr [3]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<3>_rt_609 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y44" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_871.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_871.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X38Y44" ))
  \ProtoComp353.CYINITGND.2  (
    .O(\HDMI/debsw0/ctr<3>/ProtoComp353.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_2  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_2/CLK ),
    .I(\HDMI/debsw0/Result [2]),
    .O(\HDMI/debsw0/ctr [2]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X38Y44" ))
  \HDMI/debsw0/Mcount_ctr_cy<3>  (
    .CI(1'b0),
    .CYINIT(\HDMI/debsw0/ctr<3>/ProtoComp353.CYINITGND.0 ),
    .CO({\HDMI/debsw0/Mcount_ctr_cy[3] , \NLW_HDMI/debsw0/Mcount_ctr_cy<3>_CO[2]_UNCONNECTED , \NLW_HDMI/debsw0/Mcount_ctr_cy<3>_CO[1]_UNCONNECTED , 
\NLW_HDMI/debsw0/Mcount_ctr_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\HDMI/debsw0/Result [3], \HDMI/debsw0/Result [2], \HDMI/debsw0/Result [1], \HDMI/debsw0/Result [0]}),
    .S({\HDMI/debsw0/ctr<3>_rt_609 , \HDMI/debsw0/ctr<2>_rt_621 , \HDMI/debsw0/ctr<1>_rt_625 , \HDMI/debsw0/Mcount_ctr_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y44" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw0/ctr<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw0/ctr [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<2>_rt_621 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y44" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_872.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_872.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_1  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_1/CLK ),
    .I(\HDMI/debsw0/Result [1]),
    .O(\HDMI/debsw0/ctr [1]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y44" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw0/ctr<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw0/ctr [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<1>_rt_625 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y44" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_873.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_873.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_0  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_0/CLK ),
    .I(\HDMI/debsw0/Result [0]),
    .O(\HDMI/debsw0/ctr [0]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y44" ),
    .INIT ( 64'h00FF00FF00FF00FF ))
  \HDMI/debsw0/Mcount_ctr_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/debsw0/ctr [0]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/Mcount_ctr_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y44" ),
    .INIT ( 32'hFFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_153.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_153.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_7  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_7/CLK ),
    .I(\HDMI/debsw0/Result [7]),
    .O(\HDMI/debsw0/ctr [7]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y45" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw0/ctr<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw0/ctr [7]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<7>_rt_638 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y45" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_867.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_867.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_6  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_6/CLK ),
    .I(\HDMI/debsw0/Result [6]),
    .O(\HDMI/debsw0/ctr [6]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X38Y45" ))
  \HDMI/debsw0/Mcount_ctr_cy<7>  (
    .CI(\HDMI/debsw0/Mcount_ctr_cy[3] ),
    .CYINIT(1'b0),
    .CO({\HDMI/debsw0/Mcount_ctr_cy[7] , \NLW_HDMI/debsw0/Mcount_ctr_cy<7>_CO[2]_UNCONNECTED , \NLW_HDMI/debsw0/Mcount_ctr_cy<7>_CO[1]_UNCONNECTED , 
\NLW_HDMI/debsw0/Mcount_ctr_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/debsw0/Result [7], \HDMI/debsw0/Result [6], \HDMI/debsw0/Result [5], \HDMI/debsw0/Result [4]}),
    .S({\HDMI/debsw0/ctr<7>_rt_638 , \HDMI/debsw0/ctr<6>_rt_650 , \HDMI/debsw0/ctr<5>_rt_654 , \HDMI/debsw0/ctr<4>_rt_658 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y45" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw0/ctr<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw0/ctr [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<6>_rt_650 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y45" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_868.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_868.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_5  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_5/CLK ),
    .I(\HDMI/debsw0/Result [5]),
    .O(\HDMI/debsw0/ctr [5]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y45" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw0/ctr<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw0/ctr [5]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<5>_rt_654 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y45" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_869.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_869.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_4  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_4/CLK ),
    .I(\HDMI/debsw0/Result [4]),
    .O(\HDMI/debsw0/ctr [4]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y45" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \HDMI/debsw0/ctr<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/debsw0/ctr [4]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<4>_rt_658 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y45" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_870.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_870.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y46" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_11  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_11/CLK ),
    .I(\HDMI/debsw0/Result [11]),
    .O(\HDMI/debsw0/ctr [11]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y46" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw0/ctr<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw0/ctr [11]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<11>_rt_667 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y46" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_863.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_863.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y46" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_10  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_10/CLK ),
    .I(\HDMI/debsw0/Result [10]),
    .O(\HDMI/debsw0/ctr [10]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X38Y46" ))
  \HDMI/debsw0/Mcount_ctr_cy<11>  (
    .CI(\HDMI/debsw0/Mcount_ctr_cy[7] ),
    .CYINIT(1'b0),
    .CO({\HDMI/debsw0/Mcount_ctr_cy[11] , \NLW_HDMI/debsw0/Mcount_ctr_cy<11>_CO[2]_UNCONNECTED , \NLW_HDMI/debsw0/Mcount_ctr_cy<11>_CO[1]_UNCONNECTED 
, \NLW_HDMI/debsw0/Mcount_ctr_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/debsw0/Result [11], \HDMI/debsw0/Result [10], \HDMI/debsw0/Result [9], \HDMI/debsw0/Result [8]}),
    .S({\HDMI/debsw0/ctr<11>_rt_667 , \HDMI/debsw0/ctr<10>_rt_679 , \HDMI/debsw0/ctr<9>_rt_683 , \HDMI/debsw0/ctr<8>_rt_687 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y46" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw0/ctr<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw0/ctr [10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<10>_rt_679 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y46" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_864.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_864.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y46" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_9  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_9/CLK ),
    .I(\HDMI/debsw0/Result [9]),
    .O(\HDMI/debsw0/ctr [9]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y46" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw0/ctr<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw0/ctr [9]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<9>_rt_683 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y46" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_865.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_865.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y46" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_8  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_8/CLK ),
    .I(\HDMI/debsw0/Result [8]),
    .O(\HDMI/debsw0/ctr [8]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y46" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \HDMI/debsw0/ctr<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/debsw0/ctr [8]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<8>_rt_687 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y46" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_866.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_866.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y47" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_15  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_15/CLK ),
    .I(\HDMI/debsw0/Result [15]),
    .O(\HDMI/debsw0/ctr [15]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y47" ),
    .INIT ( 64'hFFFFFFFF00000000 ))
  \HDMI/debsw0/ctr<15>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/debsw0/ctr [15]),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(\HDMI/debsw0/ctr<15>_rt_696 )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y47" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_14  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_14/CLK ),
    .I(\HDMI/debsw0/Result [14]),
    .O(\HDMI/debsw0/ctr [14]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X38Y47" ))
  \HDMI/debsw0/Mcount_ctr_xor<15>  (
    .CI(\HDMI/debsw0/Mcount_ctr_cy[11] ),
    .CYINIT(1'b0),
    .CO({\NLW_HDMI/debsw0/Mcount_ctr_xor<15>_CO[3]_UNCONNECTED , \NLW_HDMI/debsw0/Mcount_ctr_xor<15>_CO[2]_UNCONNECTED , 
\NLW_HDMI/debsw0/Mcount_ctr_xor<15>_CO[1]_UNCONNECTED , \NLW_HDMI/debsw0/Mcount_ctr_xor<15>_CO[0]_UNCONNECTED }),
    .DI({\NLW_HDMI/debsw0/Mcount_ctr_xor<15>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/debsw0/Result [15], \HDMI/debsw0/Result [14], \HDMI/debsw0/Result [13], \HDMI/debsw0/Result [12]}),
    .S({\HDMI/debsw0/ctr<15>_rt_696 , \HDMI/debsw0/ctr<14>_rt_706 , \HDMI/debsw0/ctr<13>_rt_710 , \HDMI/debsw0/ctr<12>_rt_714 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y47" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw0/ctr<14>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw0/ctr [14]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<14>_rt_706 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y47" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_860.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_860.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y47" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_13  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_13/CLK ),
    .I(\HDMI/debsw0/Result [13]),
    .O(\HDMI/debsw0/ctr [13]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y47" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw0/ctr<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw0/ctr [13]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<13>_rt_710 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y47" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_861.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_861.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y47" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/ctr_12  (
    .CE(\HDMI/debsw0/cntr_en_13940 ),
    .CLK(\NlwBufferSignal_HDMI/debsw0/ctr_12/CLK ),
    .I(\HDMI/debsw0/Result [12]),
    .O(\HDMI/debsw0/ctr [12]),
    .SRST(\HDMI/debsw0/transition_13943 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y47" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \HDMI/debsw0/ctr<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/debsw0/ctr [12]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/ctr<12>_rt_714 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y47" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_862.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_862.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter3 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [3])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 64'h5555000055550000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut<3>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_13211 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [3])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_952.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_952.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [2])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y62" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<3>  (
    .CI(1'b0),
    .CYINIT
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_inv )
,
    .CO({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy[3] 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<3>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<3>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<3>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter3 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter2 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter1 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter 
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [3]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [2]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [1]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [0]
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 64'h3333000033330000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut<2>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_13211 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [2])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_953.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_953.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [1])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 64'h0F0F00000F0F0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_13211 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [1])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_954.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_954.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [0])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 64'h0C0C0C0C0C0C0C0C ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut<0>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_13211 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [0])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_955.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_955.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter7 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [7])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 64'h00FF000000FF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [7])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2_12677 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [7])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_948.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_948.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter6 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [6])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y63" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<7>  (
    .CI
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy[3] )
,
    .CYINIT(1'b0),
    .CO({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy[7] 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<7>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<7>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy<7>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter7 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter6 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter5 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter4 
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [7]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [6]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [5]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [4]
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 64'h00FF000000FF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut<6>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2_12677 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [6])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_949.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_949.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter5 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [5])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 64'h0000AAAA0000AAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut<5>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2_12677 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [5])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_950.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_950.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter4 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [4])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 64'hFFFFCCCCFFFFCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut<4>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [4])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2_12677 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [4])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_951.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_951.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_DMUX_Delay  (
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<3> ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<3>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_CMUX_Delay  (
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<2> ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<2>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_BMUX_Delay  (
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<1> ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<1>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y31" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [3]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>_rt_786 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y31" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_55.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_55.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X14Y31" ))
  \ProtoComp372.CYINITGND  (
    .O(\ProtoComp372.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y31" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp372.CYINITGND.0 ),
    .CO({
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_13953 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_CO[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<3> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<2> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<1> , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_O[0]_UNCONNECTED 
}),
    .S({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>_rt_786 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>_rt_794 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>_rt_797 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>_rt_800 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y31" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [2]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>_rt_794 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y31" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_56.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_56.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y31" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [1]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>_rt_797 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y31" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_57.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_57.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y31" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [0]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>_rt_800 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y31" ),
    .INIT ( 32'hFFFFFFFF ))
  \port1_controller/pixel_FIFO/N0_6.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N0_6.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_DMUX_Delay  (
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<7> ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<7>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_CMUX_Delay  (
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<6> ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<6>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_BMUX_Delay  (
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<5> ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<5>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_AMUX_Delay  (
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<4> ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y32" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [7]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<7>_rt_807 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y32" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_51.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_51.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y32" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>  (
    .CI
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<3>_13953 )
,
    .CYINIT(1'b0),
    .CO({
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_13954 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_CO[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<7> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<6> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<5> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<4> }),
    .S({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<7>_rt_807 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>_rt_816 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>_rt_819 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>_rt_822 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y32" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [6]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>_rt_816 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y32" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_52.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_52.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y32" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [5]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>_rt_819 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y32" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_53.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_53.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y32" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [4]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>_rt_822 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y32" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_54.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_54.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_DMUX_Delay  (
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<11> ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<11>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_CMUX_Delay  (
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<10> ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<10>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_BMUX_Delay  (
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<9> ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<9>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_AMUX_Delay  (
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<8> ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y33" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<11>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [11]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<11>_rt_829 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y33" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_47.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_47.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y33" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>  (
    .CI
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<7>_13954 )
,
    .CYINIT(1'b0),
    .CO({
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_13955 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_CO[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<11> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<10> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<9> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<8> }),
    .S({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<11>_rt_829 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<10>_rt_838 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>_rt_841 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>_rt_844 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y33" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<10>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [10]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<10>_rt_838 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y33" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_48.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_48.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y33" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [9]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>_rt_841 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y33" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_49.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_49.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y33" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [8]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>_rt_844 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y33" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_50.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_50.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_3  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_3/CLK ),
    .I(\HDMI/debsw1/Result [3]),
    .O(\HDMI/debsw1/ctr [3]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [3]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<3>_rt_853 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_855.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_855.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X58Y58" ))
  \ProtoComp353.CYINITGND.3  (
    .O(\HDMI/debsw1/ctr<3>/ProtoComp353.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_2  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_2/CLK ),
    .I(\HDMI/debsw1/Result [2]),
    .O(\HDMI/debsw1/ctr [2]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y58" ))
  \HDMI/debsw1/Mcount_ctr_cy<3>  (
    .CI(1'b0),
    .CYINIT(\HDMI/debsw1/ctr<3>/ProtoComp353.CYINITGND.0 ),
    .CO({\HDMI/debsw1/Mcount_ctr_cy[3] , \NLW_HDMI/debsw1/Mcount_ctr_cy<3>_CO[2]_UNCONNECTED , \NLW_HDMI/debsw1/Mcount_ctr_cy<3>_CO[1]_UNCONNECTED , 
\NLW_HDMI/debsw1/Mcount_ctr_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\HDMI/debsw1/Result [3], \HDMI/debsw1/Result [2], \HDMI/debsw1/Result [1], \HDMI/debsw1/Result [0]}),
    .S({\HDMI/debsw1/ctr<3>_rt_853 , \HDMI/debsw1/ctr<2>_rt_865 , \HDMI/debsw1/ctr<1>_rt_869 , \HDMI/debsw1/Mcount_ctr_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<2>_rt_865 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_856.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_856.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_1  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_1/CLK ),
    .I(\HDMI/debsw1/Result [1]),
    .O(\HDMI/debsw1/ctr [1]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<1>_rt_869 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_857.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_857.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_0  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_0/CLK ),
    .I(\HDMI/debsw1/Result [0]),
    .O(\HDMI/debsw1/ctr [0]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \HDMI/debsw1/Mcount_ctr_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/Mcount_ctr_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 32'hFFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_146.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_146.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y59" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_7  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_7/CLK ),
    .I(\HDMI/debsw1/Result [7]),
    .O(\HDMI/debsw1/ctr [7]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y59" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [7]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<7>_rt_882 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y59" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_851.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_851.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y59" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_6  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_6/CLK ),
    .I(\HDMI/debsw1/Result [6]),
    .O(\HDMI/debsw1/ctr [6]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y59" ))
  \HDMI/debsw1/Mcount_ctr_cy<7>  (
    .CI(\HDMI/debsw1/Mcount_ctr_cy[3] ),
    .CYINIT(1'b0),
    .CO({\HDMI/debsw1/Mcount_ctr_cy[7] , \NLW_HDMI/debsw1/Mcount_ctr_cy<7>_CO[2]_UNCONNECTED , \NLW_HDMI/debsw1/Mcount_ctr_cy<7>_CO[1]_UNCONNECTED , 
\NLW_HDMI/debsw1/Mcount_ctr_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/debsw1/Result [7], \HDMI/debsw1/Result [6], \HDMI/debsw1/Result [5], \HDMI/debsw1/Result [4]}),
    .S({\HDMI/debsw1/ctr<7>_rt_882 , \HDMI/debsw1/ctr<6>_rt_894 , \HDMI/debsw1/ctr<5>_rt_898 , \HDMI/debsw1/ctr<4>_rt_902 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y59" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<6>_rt_894 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y59" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_852.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_852.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y59" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_5  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_5/CLK ),
    .I(\HDMI/debsw1/Result [5]),
    .O(\HDMI/debsw1/ctr [5]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y59" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [5]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<5>_rt_898 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y59" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_853.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_853.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y59" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_4  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_4/CLK ),
    .I(\HDMI/debsw1/Result [4]),
    .O(\HDMI/debsw1/ctr [4]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y59" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<4>_rt_902 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y59" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_854.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_854.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y60" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_11  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_11/CLK ),
    .I(\HDMI/debsw1/Result [11]),
    .O(\HDMI/debsw1/ctr [11]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y60" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [11]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<11>_rt_911 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y60" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_847.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_847.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y60" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_10  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_10/CLK ),
    .I(\HDMI/debsw1/Result [10]),
    .O(\HDMI/debsw1/ctr [10]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y60" ))
  \HDMI/debsw1/Mcount_ctr_cy<11>  (
    .CI(\HDMI/debsw1/Mcount_ctr_cy[7] ),
    .CYINIT(1'b0),
    .CO({\HDMI/debsw1/Mcount_ctr_cy[11] , \NLW_HDMI/debsw1/Mcount_ctr_cy<11>_CO[2]_UNCONNECTED , \NLW_HDMI/debsw1/Mcount_ctr_cy<11>_CO[1]_UNCONNECTED 
, \NLW_HDMI/debsw1/Mcount_ctr_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/debsw1/Result [11], \HDMI/debsw1/Result [10], \HDMI/debsw1/Result [9], \HDMI/debsw1/Result [8]}),
    .S({\HDMI/debsw1/ctr<11>_rt_911 , \HDMI/debsw1/ctr<10>_rt_923 , \HDMI/debsw1/ctr<9>_rt_927 , \HDMI/debsw1/ctr<8>_rt_931 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y60" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<10>_rt_923 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y60" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_848.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_848.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y60" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_9  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_9/CLK ),
    .I(\HDMI/debsw1/Result [9]),
    .O(\HDMI/debsw1/ctr [9]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y60" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [9]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<9>_rt_927 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y60" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_849.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_849.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y60" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_8  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_8/CLK ),
    .I(\HDMI/debsw1/Result [8]),
    .O(\HDMI/debsw1/ctr [8]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y60" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<8>_rt_931 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y60" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_850.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_850.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y61" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_15  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_15/CLK ),
    .I(\HDMI/debsw1/Result [15]),
    .O(\HDMI/debsw1/ctr [15]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y61" ),
    .INIT ( 64'hFFFFFFFF00000000 ))
  \HDMI/debsw1/ctr<15>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/debsw1/ctr [15]),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(\HDMI/debsw1/ctr<15>_rt_940 )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y61" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_14  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_14/CLK ),
    .I(\HDMI/debsw1/Result [14]),
    .O(\HDMI/debsw1/ctr [14]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y61" ))
  \HDMI/debsw1/Mcount_ctr_xor<15>  (
    .CI(\HDMI/debsw1/Mcount_ctr_cy[11] ),
    .CYINIT(1'b0),
    .CO({\NLW_HDMI/debsw1/Mcount_ctr_xor<15>_CO[3]_UNCONNECTED , \NLW_HDMI/debsw1/Mcount_ctr_xor<15>_CO[2]_UNCONNECTED , 
\NLW_HDMI/debsw1/Mcount_ctr_xor<15>_CO[1]_UNCONNECTED , \NLW_HDMI/debsw1/Mcount_ctr_xor<15>_CO[0]_UNCONNECTED }),
    .DI({\NLW_HDMI/debsw1/Mcount_ctr_xor<15>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/debsw1/Result [15], \HDMI/debsw1/Result [14], \HDMI/debsw1/Result [13], \HDMI/debsw1/Result [12]}),
    .S({\HDMI/debsw1/ctr<15>_rt_940 , \HDMI/debsw1/ctr<14>_rt_950 , \HDMI/debsw1/ctr<13>_rt_954 , \HDMI/debsw1/ctr<12>_rt_958 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y61" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<14>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [14]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<14>_rt_950 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y61" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_844.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_844.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y61" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_13  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_13/CLK ),
    .I(\HDMI/debsw1/Result [13]),
    .O(\HDMI/debsw1/ctr [13]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y61" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [13]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<13>_rt_954 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y61" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_845.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_845.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y61" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/ctr_12  (
    .CE(\HDMI/debsw1/cntr_en_13959 ),
    .CLK(\NlwBufferSignal_HDMI/debsw1/ctr_12/CLK ),
    .I(\HDMI/debsw1/Result [12]),
    .O(\HDMI/debsw1/ctr [12]),
    .SRST(\HDMI/debsw1/transition_13962 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y61" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/debsw1/ctr<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/debsw1/ctr [12]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/ctr<12>_rt_958 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y61" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_846.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_846.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \HDMI/timing_inst/Mcompar_vblnk_cy<3>/HDMI/timing_inst/Mcompar_vblnk_cy<3>_DMUX_Delay  (
    .I(\HDMI/timing_inst/Mcompar_vblnk_cy [3]),
    .O(\HDMI/timing_inst/Mcompar_vblnk_cy<3>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y88" ),
    .INIT ( 64'hF00F0000F00F0000 ))
  \HDMI/timing_inst/Mcompar_vblnk_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [6]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [7]),
    .ADR3(\HDMI/tc_hsblnk<5>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_vblnk_lut [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y88" ),
    .INIT ( 32'h0F00FF0F ))
  \HDMI/timing_inst/Mcompar_vblnk_lutdi3  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [6]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [7]),
    .ADR3(\HDMI/tc_hsblnk<5>_0 ),
    .O(\HDMI/timing_inst/Mcompar_vblnk_lutdi3_965 )
  );
  X_ONE #(
    .LOC ( "SLICE_X44Y88" ))
  \ProtoComp375.CYINITVCC  (
    .O(\ProtoComp375.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y88" ))
  \HDMI/timing_inst/Mcompar_vblnk_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp375.CYINITVCC.1 ),
    .CO({\HDMI/timing_inst/Mcompar_vblnk_cy [3], \NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_CO[1]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\HDMI/timing_inst/Mcompar_vblnk_lutdi3_965 , \HDMI/timing_inst/Mcompar_vblnk_lutdi2_972 , \HDMI/timing_inst/Mcompar_vblnk_lutdi1_978 , 
\HDMI/timing_inst/Mcompar_vblnk_lutdi }),
    .O({\NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_O[3]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_O[1]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcompar_vblnk_cy<3>_O[0]_UNCONNECTED }),
    .S({\HDMI/timing_inst/Mcompar_vblnk_lut [3], \HDMI/timing_inst/Mcompar_vblnk_lut [2], \HDMI/timing_inst/Mcompar_vblnk_lut [1], 
\HDMI/timing_inst/Mcompar_vblnk_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y88" ),
    .INIT ( 64'h8844221188442211 ))
  \HDMI/timing_inst/Mcompar_vblnk_lut<2>  (
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [4]),
    .ADR1(\HDMI/tc_heblnk<4>_0 ),
    .ADR3(\HDMI/timing_inst/vpos_cnt [5]),
    .ADR0(\HDMI/tc_vsblnk [5]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_vblnk_lut [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y88" ),
    .INIT ( 32'h00AA88EE ))
  \HDMI/timing_inst/Mcompar_vblnk_lutdi2  (
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [4]),
    .ADR1(\HDMI/tc_heblnk<4>_0 ),
    .ADR3(\HDMI/timing_inst/vpos_cnt [5]),
    .ADR0(\HDMI/tc_vsblnk [5]),
    .O(\HDMI/timing_inst/Mcompar_vblnk_lutdi2_972 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y88" ),
    .INIT ( 64'hC3C30000C3C30000 ))
  \HDMI/timing_inst/Mcompar_vblnk_lut<1>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [2]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [3]),
    .ADR1(\HDMI/tc_hsblnk<5>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_vblnk_lut [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y88" ),
    .INIT ( 32'h0C0CCFCF ))
  \HDMI/timing_inst/Mcompar_vblnk_lutdi1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [2]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [3]),
    .ADR1(\HDMI/tc_hsblnk<5>_0 ),
    .O(\HDMI/timing_inst/Mcompar_vblnk_lutdi1_978 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y88" ),
    .INIT ( 64'hC0C0C0C0C0C0C0C0 ))
  \HDMI/timing_inst/Mcompar_vblnk_lut<0>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(\HDMI/timing_inst/vpos_cnt [0]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [1]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_vblnk_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y88" ),
    .INIT ( 32'h3F3F3F3F ))
  \HDMI/timing_inst/Mcompar_vblnk_lutdi5  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(\HDMI/timing_inst/vpos_cnt [0]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [1]),
    .O(\HDMI/timing_inst/Mcompar_vblnk_lutdi )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 64'hC30000C3C30000C3 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<3>1  (
    .ADR0(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [6]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [7]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [6]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [7]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_23.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_23.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X20Y44" ))
  \ProtoComp376.CYINITVCC  (
    .O(\ProtoComp376.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X20Y44" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms  (
    .CI(1'b0),
    .CYINIT(\ProtoComp376.CYINITVCC.1 ),
    .CO({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet [3], 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_CO[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_O[3]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_O[2]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_O[1]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms_O[0]_UNCONNECTED })
,
    .S({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [3], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [2], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [1], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 64'h9009900990099009 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<2>1  (
    .ADR4(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [4]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [5]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [4]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [5]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_24.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_24.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 64'hC0300C03C0300C03 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<1>1  (
    .ADR0(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [2]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [3]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [2]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [3]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_25.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_25.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 64'h9009900990099009 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1  (
    .ADR4(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [0]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>_0 ),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [1]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [0]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_26.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_26.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X20Y45" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms  (
    .CI(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet [3]),
    .CYINIT(1'b0),
    .CO({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_CO[3]_UNCONNECTED 
, \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0 , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_DI[3]_UNCONNECTED 
, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_O[3]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_O[2]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_O[1]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_O[0]_UNCONNECTED })
,
    .S({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[6].gms.ms_S[3]_UNCONNECTED , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [6], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [5], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 64'hCCCC3333CCCC3333 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<6>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [12]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<12>_0 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_27.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_27.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 64'h8844221188442211 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<5>1  (
    .ADR2(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<10>_0 ),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [11]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [11]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [10]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_21.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_21.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 64'h8282414182824141 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<4>1  (
    .ADR3(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>_0 ),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [9]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [8]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [9]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1 [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_22.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_22.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>3 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>3_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<2>3 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<2>3_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<1>3 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<1>3_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<0>3 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<0>3_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [3])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>_rt_1041 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_918.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_918.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X30Y64" ))
  \ProtoComp378.CYINITGND  (
    .O(\ProtoComp378.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y64" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp378.CYINITGND.0 ),
    .CO({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy [3]
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy<3>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>3 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<2>3 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<1>3 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<0>3 
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>_rt_1041 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<2>_rt_1050 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<1>_rt_1053 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_lut [0]
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<2>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [2])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<2>_rt_1050 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_919.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_919.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<1>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [1])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<1>_rt_1053 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_920.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_920.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 64'h3333333333333333 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [0])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_lut [0])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 32'hFFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_174.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_174.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<6>2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<6>2_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>3 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>3_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>3 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>3_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [7])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>_rt_1063 )

  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y65" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_xor<7>  (
    .CI
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_cy [3])
,
    .CYINIT(1'b0),
    .CO({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_xor<7>_CO[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_xor<7>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_xor<7>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_xor<7>_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_dec_xor<7>_DI[3]_UNCONNECTED 
, 1'b0, 1'b0, 1'b0}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<6>2 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>3 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>3 
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>_rt_1063 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<6>_rt_1070 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<5>_rt_1073 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<4>_rt_1076 
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<6>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [6])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<6>_rt_1070 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_915.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_915.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<5>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [5])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<5>_rt_1073 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_916.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_916.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<4>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [4])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<4>_rt_1076 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_917.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_917.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>/HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_DMUX_Delay  (
    .I(\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_1089 ),
    .O(\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y89" ),
    .INIT ( 64'h8822441188224411 ))
  \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<3>  (
    .ADR2(1'b1),
    .ADR0(\HDMI/timing_inst/vpos_cnt [7]),
    .ADR4(\HDMI/tc_vesync[7] ),
    .ADR1(\HDMI/timing_inst/vpos_cnt [8]),
    .ADR3(\HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2 ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<3>_1082 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y89" ),
    .INIT ( 32'h77113300 ))
  \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi3  (
    .ADR2(1'b1),
    .ADR0(\HDMI/timing_inst/vpos_cnt [7]),
    .ADR4(\HDMI/tc_vesync[7] ),
    .ADR1(\HDMI/timing_inst/vpos_cnt [8]),
    .ADR3(\HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2 ),
    .O(\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi3_1083 )
  );
  X_ONE #(
    .LOC ( "SLICE_X44Y89" ))
  \ProtoComp380.CYINITVCC  (
    .O(\ProtoComp380.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y89" ))
  \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp380.CYINITVCC.1 ),
    .CO({\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_1089 , 
\NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_CO[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi3_1083 , 
\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi2_1091 , 
\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi1_1097 , 
\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi_1103 }),
    .O({\NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_O[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_O[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_O[0]_UNCONNECTED }),
    .S({\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<3>_1082 , 
\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<2>_1090 , 
\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<1>_1096 , 
\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<0>_1102 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y89" ),
    .INIT ( 64'hC00C3003C00C3003 ))
  \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<2>  (
    .ADR0(1'b1),
    .ADR1(\HDMI/timing_inst/vpos_cnt [5]),
    .ADR4(\HDMI/tc_hesync<5>_0 ),
    .ADR2(\HDMI/timing_inst/vpos_cnt [6]),
    .ADR3(\HDMI/tc_vesync[2] ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<2>_1090 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y89" ),
    .INIT ( 32'h3F030F00 ))
  \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi2  (
    .ADR0(1'b1),
    .ADR1(\HDMI/timing_inst/vpos_cnt [5]),
    .ADR4(\HDMI/tc_hesync<5>_0 ),
    .ADR2(\HDMI/timing_inst/vpos_cnt [6]),
    .ADR3(\HDMI/tc_vesync[2] ),
    .O(\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi2_1091 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y89" ),
    .INIT ( 64'h8421842184218421 ))
  \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<1>  (
    .ADR4(1'b1),
    .ADR2(\HDMI/timing_inst/vpos_cnt [3]),
    .ADR0(\HDMI/tc_hsblnk<9>_0 ),
    .ADR1(\HDMI/timing_inst/vpos_cnt [4]),
    .ADR3(\HDMI/tc_hssync[6] ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<1>_1096 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y89" ),
    .INIT ( 32'h3B023B02 ))
  \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi1  (
    .ADR4(1'b1),
    .ADR2(\HDMI/timing_inst/vpos_cnt [3]),
    .ADR0(\HDMI/tc_hsblnk<9>_0 ),
    .ADR1(\HDMI/timing_inst/vpos_cnt [4]),
    .ADR3(\HDMI/tc_hssync[6] ),
    .O(\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi1_1097 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y89" ),
    .INIT ( 64'h8400002184000021 ))
  \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<0>  (
    .ADR4(\HDMI/timing_inst/vpos_cnt [0]),
    .ADR3(\HDMI/tc_hsblnk<10>_0 ),
    .ADR1(\HDMI/timing_inst/vpos_cnt [1]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [2]),
    .ADR0(\HDMI/tc_vesync[2] ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lut<0>_1102 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y89" ),
    .INIT ( 32'h2B0AAF0A ))
  \HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi  (
    .ADR4(\HDMI/timing_inst/vpos_cnt [0]),
    .ADR3(\HDMI/tc_hsblnk<10>_0 ),
    .ADR1(\HDMI/timing_inst/vpos_cnt [1]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [2]),
    .ADR0(\HDMI/tc_vesync[2] ),
    .O(\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_lutdi_1103 )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1681_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY4 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y64" ),
    .INIT ( 64'hFA05CCCCFA05CCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut<3>  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_12956 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [3])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y64" ),
    .INIT ( 32'hFF000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand_2  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [3])
,
    .ADR2(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand3 )

  );
  X_SFF #(
    .LOC ( "SLICE_X40Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1681_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY3_1126 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X40Y64" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy<3>  (
    .CI(1'b0),
    .CYINIT
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY )
,
    .CO({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy [3]
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy<3>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy<3>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy<3>_CO[0]_UNCONNECTED 
}),
    .DI({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand3 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand2 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand1 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand_1148 
}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY4 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY3_1126 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY2_1127 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY1 
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [3]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [2]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [1]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [0]
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y64" ),
    .INIT ( 64'hFCB83074FCB83074 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut<2>  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_12956 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [2])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y64" ),
    .INIT ( 32'hCCCC0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand_1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [2])
,
    .ADR3(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand2 )

  );
  X_SFF #(
    .LOC ( "SLICE_X40Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1681_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY2_1127 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y64" ),
    .INIT ( 64'hACACAC5CACACAC5C ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut<1>  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [1])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_12956 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [1])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y64" ),
    .INIT ( 32'hA0A0A0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand_0  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [1])
,
    .ADR4(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand1 )

  );
  X_SFF #(
    .LOC ( "SLICE_X40Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1681_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y64" ),
    .INIT ( 64'h33AA3CAA33AA3CAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut<0>  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_12956 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [0])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y64" ),
    .INIT ( 32'hCC00CC00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [0])
,
    .ADR4(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand_1148 )

  );
  X_SFF #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1681_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY8 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 64'hFF00CC0000003300 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut<7>  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_12956 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [7])

  );
  X_SFF #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1681_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY7 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X40Y65" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor<7>  (
    .CI
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_cy [3])
,
    .CYINIT(1'b0),
    .CO({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor<7>_CO[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor<7>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor<7>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor<7>_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_xor<7>_DI[3]_UNCONNECTED 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand6 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand5 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand4 
}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY8 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY7 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY6 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY5_1175 
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [7]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [6]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [5]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [4]
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 64'hEFE01F10EFE01F10 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut<6>  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [6])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_12956 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [6])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 32'hF0F00000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand_5  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .ADR3(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand6 )

  );
  X_SFF #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1681_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY6 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 64'hFBC83704FBC83704 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut<5>  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [5])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_12956 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [5])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 32'hCCCC0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand_4  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [5])
,
    .ADR3(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand5 )

  );
  X_SFF #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1681_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY5_1175 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 64'hFCB83074FCB83074 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut<4>  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_12956 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_lut [4])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 32'hCCCC0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand_3  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [4])
,
    .ADR3(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY_mand4 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 64'h9090090990900909 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<3>1  (
    .ADR3(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [6]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [7]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [6]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [7]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_30.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_30.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X20Y46" ))
  \ProtoComp383.CYINITVCC  (
    .O(\ProtoComp383.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X20Y46" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms  (
    .CI(1'b0),
    .CYINIT(\ProtoComp383.CYINITVCC.1 ),
    .CO({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet [3], 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_CO[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_O[3]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_O[2]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_O[1]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms_O[0]_UNCONNECTED })
,
    .S({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [3], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [2], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [1], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 64'hA00A5005A00A5005 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<2>1  (
    .ADR1(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [4]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [5]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [4]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [5]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_31.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_31.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 64'hC00C3003C00C3003 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<1>1  (
    .ADR0(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [2]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [3]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [2]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [3]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_32.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_32.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 64'h2814281428142814 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>1  (
    .ADR4(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [0]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>_0 ),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [1]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [0]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_33.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_33.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X20Y47" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms  (
    .CI(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet [3]),
    .CYINIT(1'b0),
    .CO({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_CO[3]_UNCONNECTED 
, \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1 , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_DI[3]_UNCONNECTED 
, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_O[3]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_O[2]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_O[1]_UNCONNECTED , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_O[0]_UNCONNECTED })
,
    .S({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[6].gms.ms_S[3]_UNCONNECTED , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [6], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [5], 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y47" ),
    .INIT ( 64'hC3C3C3C3C3C3C3C3 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<6>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [12]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [12]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y47" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_34.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_34.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y47" ),
    .INIT ( 64'hC00C3003C00C3003 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<5>1  (
    .ADR0(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<10>_0 ),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [11]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [10]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [11]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y47" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_28.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_28.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y47" ),
    .INIT ( 64'h8822441188224411 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<4>1  (
    .ADR2(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>_0 ),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [9]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [8]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [9]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1 [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y47" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_29.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_29.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>1_1259 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [3])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [3])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>_rt_1252 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_942.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_942.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X14Y51" ))
  \ProtoComp385.CYINITGND  (
    .O(\ProtoComp385.CYINITGND.0 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<2>1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [2])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y51" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp385.CYINITGND.0 ),
    .CO({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy[3] 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<3>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<3>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<3>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>1_1259 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<2>1 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<1>1 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<0>1 
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>_rt_1252 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<2>_rt_1264 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<1>_rt_1268 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_lut [0]
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [2])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<2>_rt_1264 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_943.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_943.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<1>1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [1])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [1])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<1>_rt_1268 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_944.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_944.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<0>1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [0])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 64'h00FF00FF00FF00FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [0])
,
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_lut [0])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 32'hFFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_176.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_176.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [7])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [7])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [7])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>_rt_1281 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_938.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_938.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [6])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y52" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<7>  (
    .CI
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy[3] )
,
    .CYINIT(1'b0),
    .CO({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy[7] 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<7>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<7>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<7>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [7]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [6]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>1_1290 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1_1291 
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>_rt_1281 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<6>_rt_1293 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<5>_rt_1297 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<4>_rt_1301 
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [6])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<6>_rt_1293 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_939.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_939.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>1_1290 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [5])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [5])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<5>_rt_1297 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_940.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_940.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1_1291 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [4])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [4])
,
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<4>_rt_1301 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_941.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_941.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [11])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [11])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [11])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>_rt_1310 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_934.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_934.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [10])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [10])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y53" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<11>  (
    .CI
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy[7] )
,
    .CYINIT(1'b0),
    .CO({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy[11] 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<11>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<11>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<11>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [11]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [10]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [9]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [8]
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>_rt_1310 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<10>_rt_1322 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<9>_rt_1326 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<8>_rt_1330 
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [10])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<10>_rt_1322 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_935.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_935.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [9])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [9])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [9])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<9>_rt_1326 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_936.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_936.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [8])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [8])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [8])
,
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<8>_rt_1330 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_937.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_937.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [15])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [15])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 64'hFFFFFFFF00000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [15])
,
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_rt_1339 )

  );
  X_FF #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [14])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [14])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y54" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>  (
    .CI
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy[11] )
,
    .CYINIT(1'b0),
    .CO({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_CO[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_DI[3]_UNCONNECTED 
, 1'b0, 1'b0, 1'b0}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [15]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [14]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [13]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [12]
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_rt_1339 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<14>_rt_1349 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<13>_rt_1353 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<12>_rt_1357 
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<14>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [14])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<14>_rt_1349 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_931.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_931.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [13])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [13])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [13])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<13>_rt_1353 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_932.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_932.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [12])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [12])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [12])
,
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<12>_rt_1357 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_933.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_933.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<3> ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [3]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>_rt_1365 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_43.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_43.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X18Y45" ))
  \ProtoComp388.CYINITGND  (
    .O(\ProtoComp388.CYINITGND.0 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<2> ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X18Y45" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp388.CYINITGND.0 ),
    .CO({
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<3>_13999 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<3>_CO[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<3>_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<3>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<3> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<2> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<1> , 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<3>_O[0]_UNCONNECTED 
}),
    .S({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>_rt_1365 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>_rt_1376 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>_rt_1380 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>_rt_1383 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>_rt_1376 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_44.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_44.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<1> ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [1]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>_rt_1380 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_45.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_45.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [0]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>_rt_1383 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 32'hFFFFFFFF ))
  \port1_controller/pixel_FIFO/N0_5.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N0_5.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y46" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<7> ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y46" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [7]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>_rt_1392 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y46" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_39.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_39.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y46" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<6> ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X18Y46" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<7>  (
    .CI
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<3>_13999 )
,
    .CYINIT(1'b0),
    .CO({
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<7>_14000 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<7>_CO[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<7>_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<7>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<7> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<6> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<5> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<4> }),
    .S({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>_rt_1392 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>_rt_1404 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>_rt_1408 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>_rt_1412 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y46" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>_rt_1404 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y46" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_40.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_40.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y46" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<5> ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y46" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [5]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>_rt_1408 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y46" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_41.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_41.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y46" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<4> ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [4]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y46" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [4]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>_rt_1412 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y46" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_42.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_42.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<11> ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [11]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [11]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<11>_rt_1421 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_35.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_35.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<10> ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [10]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X18Y47" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<11>  (
    .CI
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<7>_14000 )
,
    .CYINIT(1'b0),
    .CO({
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<11>_14001 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<11>_CO[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<11>_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<11>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<11> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<10> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<9> , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<8> }),
    .S({\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<11>_rt_1421 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<10>_rt_1433 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<9>_rt_1437 , 
\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>_rt_1441 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<10>_rt_1433 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_36.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_36.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<9> ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [9]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [9]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<9>_rt_1437 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_37.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_37.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<8> ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [8]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>_rt_1441 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 32'h00000000 ))
  \port1_controller/pixel_FIFO/N1_38.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_port1_controller/pixel_FIFO/N1_38.A5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X18Y48" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>  (
    .CI
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_cy<11>_14001 )
,
    .CYINIT(1'b0),
    .CO({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_CO[3]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_CO[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_DI[3]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_DI[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_DI[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_DI[0]_UNCONNECTED 
}),
    .O({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_O[3]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_O[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_O[1]_UNCONNECTED 
, \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<12> }),
    .S({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_S[3]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_S[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[12]_GND_328_o_add_0_OUT_xor<12>_S[1]_UNCONNECTED 
, \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<12>_rt_1454 })
  );
  X_FF #(
    .LOC ( "SLICE_X18Y48" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[12]_GND_328_o_add_0_OUT<12> ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [12]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y48" ),
    .INIT ( 64'hFFFFFFFF00000000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [12]),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<12>_rt_1454 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [3])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>_rt_1458 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_926.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_926.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X30Y56" ))
  \ProtoComp353.CYINITGND.4  (
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/ProtoComp353.CYINITGND.0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<2>2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y56" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_cy<3>  (
    .CI(1'b0),
    .CYINIT
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/ProtoComp353.CYINITGND.0 )
,
    .CO({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_cy [3]
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_cy<3>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_cy<3>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_cy<3>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>2 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<2>2 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<1>2 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<0>2 
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>_rt_1458 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<2>_rt_1470 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<1>_rt_1474 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_lut [0]
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [2])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<2>_rt_1470 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_927.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_927.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<1>2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [1])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<1>_rt_1474 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_928.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_928.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<0>2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 64'h00FF00FF00FF00FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [0])
,
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_lut [0])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 32'hFFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_175.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_175.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [7])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 64'hFFFFFFFF00000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [7])
,
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>_rt_1487 )

  );
  X_SFF #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<6>1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y57" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_xor<7>  (
    .CI
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_cy [3])
,
    .CYINIT(1'b0),
    .CO({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_xor<7>_CO[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_xor<7>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_xor<7>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_xor<7>_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_counter_inc_xor<7>_DI[3]_UNCONNECTED 
, 1'b0, 1'b0, 1'b0}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>1 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<6>1 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>2 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>2 
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>_rt_1487 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<6>_rt_1497 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<5>_rt_1501 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<4>_rt_1505 
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [6])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<6>_rt_1497 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_923.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_923.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [5])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<5>_rt_1501 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_924.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_924.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [4])
,
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<4>_rt_1505 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_925.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_925.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 1'b0 ))
  led_count_3 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_3/CLK ),
    .I(Result[3]),
    .O(led_count[3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[3]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<3>_rt_1512 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_5.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_5.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X44Y46" ))
  \ProtoComp390.CYINITGND  (
    .O(\ProtoComp390.CYINITGND.0 )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 1'b0 ))
  led_count_2 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_2/CLK ),
    .I(Result[2]),
    .O(led_count[2]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y46" ))
  \Mcount_led_count_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp390.CYINITGND.0 ),
    .CO({\Mcount_led_count_cy[3] , \NLW_Mcount_led_count_cy<3>_CO[2]_UNCONNECTED , \NLW_Mcount_led_count_cy<3>_CO[1]_UNCONNECTED , 
\NLW_Mcount_led_count_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({Result[3], Result[2], Result[1], Result[0]}),
    .S({\led_count<3>_rt_1512 , \led_count<2>_rt_1523 , \led_count<1>_rt_1527 , Mcount_led_count_lut[0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<2>_rt_1523 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_4.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_4.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 1'b0 ))
  led_count_1 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_1/CLK ),
    .I(Result[1]),
    .O(led_count[1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<1>_rt_1527 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_3.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_3.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 1'b0 ))
  led_count_0 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_0/CLK ),
    .I(Result[0]),
    .O(led_count[0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 64'h00FF00FF00FF00FF ))
  \Mcount_led_count_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(led_count[0]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(Mcount_led_count_lut[0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 32'hFFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y47" ),
    .INIT ( 1'b0 ))
  led_count_7 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_7/CLK ),
    .I(Result[7]),
    .O(led_count[7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y47" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[7]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<7>_rt_1539 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y47" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_9.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_9.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y47" ),
    .INIT ( 1'b0 ))
  led_count_6 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_6/CLK ),
    .I(Result[6]),
    .O(led_count[6]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y47" ))
  \Mcount_led_count_cy<7>  (
    .CI(\Mcount_led_count_cy[3] ),
    .CYINIT(1'b0),
    .CO({\Mcount_led_count_cy[7] , \NLW_Mcount_led_count_cy<7>_CO[2]_UNCONNECTED , \NLW_Mcount_led_count_cy<7>_CO[1]_UNCONNECTED , 
\NLW_Mcount_led_count_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({Result[7], Result[6], Result[5], Result[4]}),
    .S({\led_count<7>_rt_1539 , \led_count<6>_rt_1550 , \led_count<5>_rt_1554 , \led_count<4>_rt_1558 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y47" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<6>_rt_1550 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y47" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_8.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_8.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y47" ),
    .INIT ( 1'b0 ))
  led_count_5 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_5/CLK ),
    .I(Result[5]),
    .O(led_count[5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y47" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[5]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<5>_rt_1554 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y47" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_7.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_7.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y47" ),
    .INIT ( 1'b0 ))
  led_count_4 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_4/CLK ),
    .I(Result[4]),
    .O(led_count[4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y47" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \led_count<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(led_count[4]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\led_count<4>_rt_1558 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y47" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_6.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_6.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y48" ),
    .INIT ( 1'b0 ))
  led_count_11 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_11/CLK ),
    .I(Result[11]),
    .O(led_count[11]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y48" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[11]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<11>_rt_1566 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y48" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_13.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_13.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y48" ),
    .INIT ( 1'b0 ))
  led_count_10 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_10/CLK ),
    .I(Result[10]),
    .O(led_count[10]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y48" ))
  \Mcount_led_count_cy<11>  (
    .CI(\Mcount_led_count_cy[7] ),
    .CYINIT(1'b0),
    .CO({\Mcount_led_count_cy[11] , \NLW_Mcount_led_count_cy<11>_CO[2]_UNCONNECTED , \NLW_Mcount_led_count_cy<11>_CO[1]_UNCONNECTED , 
\NLW_Mcount_led_count_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({Result[11], Result[10], Result[9], Result[8]}),
    .S({\led_count<11>_rt_1566 , \led_count<10>_rt_1577 , \led_count<9>_rt_1581 , \led_count<8>_rt_1585 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y48" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<10>_rt_1577 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y48" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_12.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_12.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y48" ),
    .INIT ( 1'b0 ))
  led_count_9 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_9/CLK ),
    .I(Result[9]),
    .O(led_count[9]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y48" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[9]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<9>_rt_1581 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y48" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_11.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_11.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y48" ),
    .INIT ( 1'b0 ))
  led_count_8 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_8/CLK ),
    .I(Result[8]),
    .O(led_count[8]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y48" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \led_count<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(led_count[8]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\led_count<8>_rt_1585 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y48" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_10.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_10.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 1'b0 ))
  led_count_15 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_15/CLK ),
    .I(Result[15]),
    .O(led_count[15]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<15>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[15]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<15>_rt_1593 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_17.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_17.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 1'b0 ))
  led_count_14 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_14/CLK ),
    .I(Result[14]),
    .O(led_count[14]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y49" ))
  \Mcount_led_count_cy<15>  (
    .CI(\Mcount_led_count_cy[11] ),
    .CYINIT(1'b0),
    .CO({\Mcount_led_count_cy[15] , \NLW_Mcount_led_count_cy<15>_CO[2]_UNCONNECTED , \NLW_Mcount_led_count_cy<15>_CO[1]_UNCONNECTED , 
\NLW_Mcount_led_count_cy<15>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({Result[15], Result[14], Result[13], Result[12]}),
    .S({\led_count<15>_rt_1593 , \led_count<14>_rt_1604 , \led_count<13>_rt_1608 , \led_count<12>_rt_1612 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<14>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[14]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<14>_rt_1604 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_16.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_16.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 1'b0 ))
  led_count_13 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_13/CLK ),
    .I(Result[13]),
    .O(led_count[13]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[13]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<13>_rt_1608 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_15.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_15.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 1'b0 ))
  led_count_12 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_12/CLK ),
    .I(Result[12]),
    .O(led_count[12]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \led_count<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(led_count[12]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\led_count<12>_rt_1612 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_14.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_14.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y50" ),
    .INIT ( 1'b0 ))
  led_count_19 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_19/CLK ),
    .I(Result[19]),
    .O(led_count[19]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y50" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<19>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[19]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<19>_rt_1620 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y50" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_21.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_21.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y50" ),
    .INIT ( 1'b0 ))
  led_count_18 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_18/CLK ),
    .I(Result[18]),
    .O(led_count[18]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y50" ))
  \Mcount_led_count_cy<19>  (
    .CI(\Mcount_led_count_cy[15] ),
    .CYINIT(1'b0),
    .CO({\Mcount_led_count_cy[19] , \NLW_Mcount_led_count_cy<19>_CO[2]_UNCONNECTED , \NLW_Mcount_led_count_cy<19>_CO[1]_UNCONNECTED , 
\NLW_Mcount_led_count_cy<19>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({Result[19], Result[18], Result[17], Result[16]}),
    .S({\led_count<19>_rt_1620 , \led_count<18>_rt_1631 , \led_count<17>_rt_1635 , \led_count<16>_rt_1639 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y50" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<18>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[18]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<18>_rt_1631 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y50" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_20.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_20.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y50" ),
    .INIT ( 1'b0 ))
  led_count_17 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_17/CLK ),
    .I(Result[17]),
    .O(led_count[17]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y50" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<17>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[17]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<17>_rt_1635 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y50" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_19.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_19.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y50" ),
    .INIT ( 1'b0 ))
  led_count_16 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_16/CLK ),
    .I(Result[16]),
    .O(led_count[16]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y50" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \led_count<16>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(led_count[16]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\led_count<16>_rt_1639 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y50" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_18.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_18.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y51" ),
    .INIT ( 1'b0 ))
  led_count_23 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_23/CLK ),
    .I(Result[23]),
    .O(led_count[23]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y51" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<23>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[23]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<23>_rt_1647 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y51" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_25.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_25.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y51" ),
    .INIT ( 1'b0 ))
  led_count_22 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_22/CLK ),
    .I(Result[22]),
    .O(led_count[22]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y51" ))
  \Mcount_led_count_cy<23>  (
    .CI(\Mcount_led_count_cy[19] ),
    .CYINIT(1'b0),
    .CO({\Mcount_led_count_cy[23] , \NLW_Mcount_led_count_cy<23>_CO[2]_UNCONNECTED , \NLW_Mcount_led_count_cy<23>_CO[1]_UNCONNECTED , 
\NLW_Mcount_led_count_cy<23>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({Result[23], Result[22], Result[21], Result[20]}),
    .S({\led_count<23>_rt_1647 , \led_count<22>_rt_1658 , \led_count<21>_rt_1662 , \led_count<20>_rt_1666 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y51" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<22>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[22]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<22>_rt_1658 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y51" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_24.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_24.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y51" ),
    .INIT ( 1'b0 ))
  led_count_21 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_21/CLK ),
    .I(Result[21]),
    .O(led_count[21]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y51" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<21>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[21]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<21>_rt_1662 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y51" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_23.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_23.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y51" ),
    .INIT ( 1'b0 ))
  led_count_20 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_20/CLK ),
    .I(Result[20]),
    .O(led_count[20]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y51" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \led_count<20>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(led_count[20]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\led_count<20>_rt_1666 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y51" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_22.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_22.A5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y52" ))
  \Mcount_led_count_xor<25>  (
    .CI(\Mcount_led_count_cy[23] ),
    .CYINIT(1'b0),
    .CO({\NLW_Mcount_led_count_xor<25>_CO[3]_UNCONNECTED , \NLW_Mcount_led_count_xor<25>_CO[2]_UNCONNECTED , 
\NLW_Mcount_led_count_xor<25>_CO[1]_UNCONNECTED , \NLW_Mcount_led_count_xor<25>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Mcount_led_count_xor<25>_DI[3]_UNCONNECTED , \NLW_Mcount_led_count_xor<25>_DI[2]_UNCONNECTED , 
\NLW_Mcount_led_count_xor<25>_DI[1]_UNCONNECTED , 1'b0}),
    .O({\NLW_Mcount_led_count_xor<25>_O[3]_UNCONNECTED , \NLW_Mcount_led_count_xor<25>_O[2]_UNCONNECTED , Result[25], Result[24]}),
    .S({\NLW_Mcount_led_count_xor<25>_S[3]_UNCONNECTED , \NLW_Mcount_led_count_xor<25>_S[2]_UNCONNECTED , \led_count<25>_rt_1678 , 
\led_count<24>_rt_1681 })
  );
  X_FF #(
    .LOC ( "SLICE_X44Y52" ),
    .INIT ( 1'b0 ))
  led_count_25 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_25/CLK ),
    .I(Result[25]),
    .O(led_count[25]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y52" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \led_count<25>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(led_count[25]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\led_count<25>_rt_1678 )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y52" ),
    .INIT ( 1'b0 ))
  led_count_24 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_led_count_24/CLK ),
    .I(Result[24]),
    .O(led_count[24]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y52" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \led_count<24>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(led_count[24]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\led_count<24>_rt_1681 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y52" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_26.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_26.A5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y92" ),
    .INIT ( 64'hAA0000AAAA0000AA ))
  \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<3>  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR3(\HDMI/tc_hesync<6>_0 ),
    .ADR0(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<3>_1685 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y92" ),
    .INIT ( 32'h5555FF55 ))
  \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi3  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR3(\HDMI/tc_hesync<6>_0 ),
    .ADR0(\HDMI/timing_inst/hpos_cnt [7]),
    .O(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi3_1686 )
  );
  X_ONE #(
    .LOC ( "SLICE_X38Y92" ))
  \ProtoComp393.CYINITVCC  (
    .O(\ProtoComp393.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X38Y92" ))
  \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp393.CYINITVCC.1 ),
    .CO({\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_14038 , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_CO[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi3_1686 , 
\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi2_1693 , 
\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi1_1699 , \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi 
}),
    .O({\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_O[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_O[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_O[0]_UNCONNECTED }),
    .S({\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<3>_1685 , 
\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<2>_1692 , 
\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<1>_1698 , 
\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<0> })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y92" ),
    .INIT ( 64'hC0300C03C0300C03 ))
  \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<2>  (
    .ADR0(1'b1),
    .ADR3(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR1(\HDMI/tc_hsblnk[7] ),
    .ADR2(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR4(\HDMI/tc_hesync<5>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<2>_1692 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y92" ),
    .INIT ( 32'h0FCF000C ))
  \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi2  (
    .ADR0(1'b1),
    .ADR3(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR1(\HDMI/tc_hsblnk[7] ),
    .ADR2(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR4(\HDMI/tc_hesync<5>_0 ),
    .O(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi2_1693 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y92" ),
    .INIT ( 64'hC300C300C300C300 ))
  \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<1>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR1(\HDMI/tc_hesync<3>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<1>_1698 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y92" ),
    .INIT ( 32'h0CCF0CCF ))
  \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR1(\HDMI/tc_hesync<3>_0 ),
    .O(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi1_1699 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y92" ),
    .INIT ( 64'h8888888888888888 ))
  \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<0>1  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [1]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<0> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y92" ),
    .INIT ( 32'h77777777 ))
  \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi6  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [1]),
    .O(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/vpos_cnt_3  (
    .CE(\HDMI/timing_inst/hpos_clr_0 ),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_3/CLK ),
    .I(\HDMI/timing_inst/Result<3>1 ),
    .O(\HDMI/timing_inst/vpos_cnt [3]),
    .SRST(\HDMI/timing_inst/vpos_clr ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/vpos_cnt<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [3]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/vpos_cnt<3>_rt_1713 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_892.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_892.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X42Y91" ))
  \ProtoComp353.CYINITGND.5  (
    .O(\HDMI/timing_inst/vpos_cnt<3>/ProtoComp353.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/vpos_cnt_2  (
    .CE(\HDMI/timing_inst/hpos_clr_0 ),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_2/CLK ),
    .I(\HDMI/timing_inst/Result<2>1 ),
    .O(\HDMI/timing_inst/vpos_cnt [2]),
    .SRST(\HDMI/timing_inst/vpos_clr ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y91" ))
  \HDMI/timing_inst/Mcount_vpos_cnt_cy<3>  (
    .CI(1'b0),
    .CYINIT(\HDMI/timing_inst/vpos_cnt<3>/ProtoComp353.CYINITGND.0 ),
    .CO({\HDMI/timing_inst/Mcount_vpos_cnt_cy[3] , \NLW_HDMI/timing_inst/Mcount_vpos_cnt_cy<3>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcount_vpos_cnt_cy<3>_CO[1]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcount_vpos_cnt_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\HDMI/timing_inst/Result<3>1 , \HDMI/timing_inst/Result<2>1 , \HDMI/timing_inst/Result<1>1 , \HDMI/timing_inst/Result<0>1 }),
    .S({\HDMI/timing_inst/vpos_cnt<3>_rt_1713 , \HDMI/timing_inst/vpos_cnt<2>_rt_1725 , \HDMI/timing_inst/vpos_cnt<1>_rt_1729 , 
\HDMI/timing_inst/Mcount_vpos_cnt_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/vpos_cnt<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/vpos_cnt<2>_rt_1725 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_893.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_893.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/vpos_cnt_1  (
    .CE(\HDMI/timing_inst/hpos_clr_0 ),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_1/CLK ),
    .I(\HDMI/timing_inst/Result<1>1 ),
    .O(\HDMI/timing_inst/vpos_cnt [1]),
    .SRST(\HDMI/timing_inst/vpos_clr ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/vpos_cnt<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/vpos_cnt<1>_rt_1729 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_894.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_894.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/vpos_cnt_0  (
    .CE(\HDMI/timing_inst/hpos_clr_0 ),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_0/CLK ),
    .I(\HDMI/timing_inst/Result<0>1 ),
    .O(\HDMI/timing_inst/vpos_cnt [0]),
    .SRST(\HDMI/timing_inst/vpos_clr ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \HDMI/timing_inst/Mcount_vpos_cnt_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcount_vpos_cnt_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 32'hFFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_164.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_164.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/vpos_cnt_7  (
    .CE(\HDMI/timing_inst/hpos_clr_0 ),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_7/CLK ),
    .I(\HDMI/timing_inst/Result<7>1 ),
    .O(\HDMI/timing_inst/vpos_cnt [7]),
    .SRST(\HDMI/timing_inst/vpos_clr ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/vpos_cnt<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [7]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/vpos_cnt<7>_rt_1742 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_888.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_888.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/vpos_cnt_6  (
    .CE(\HDMI/timing_inst/hpos_clr_0 ),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_6/CLK ),
    .I(\HDMI/timing_inst/Result<6>1 ),
    .O(\HDMI/timing_inst/vpos_cnt [6]),
    .SRST(\HDMI/timing_inst/vpos_clr ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y92" ))
  \HDMI/timing_inst/Mcount_vpos_cnt_cy<7>  (
    .CI(\HDMI/timing_inst/Mcount_vpos_cnt_cy[3] ),
    .CYINIT(1'b0),
    .CO({\HDMI/timing_inst/Mcount_vpos_cnt_cy[7] , \NLW_HDMI/timing_inst/Mcount_vpos_cnt_cy<7>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcount_vpos_cnt_cy<7>_CO[1]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcount_vpos_cnt_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\HDMI/timing_inst/Result<7>1 , \HDMI/timing_inst/Result<6>1 , \HDMI/timing_inst/Result<5>1 , \HDMI/timing_inst/Result<4>1 }),
    .S({\HDMI/timing_inst/vpos_cnt<7>_rt_1742 , \HDMI/timing_inst/vpos_cnt<6>_rt_1754 , \HDMI/timing_inst/vpos_cnt<5>_rt_1758 , 
\HDMI/timing_inst/vpos_cnt<4>_rt_1762 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/vpos_cnt<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/vpos_cnt<6>_rt_1754 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_889.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_889.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/vpos_cnt_5  (
    .CE(\HDMI/timing_inst/hpos_clr_0 ),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_5/CLK ),
    .I(\HDMI/timing_inst/Result<5>1 ),
    .O(\HDMI/timing_inst/vpos_cnt [5]),
    .SRST(\HDMI/timing_inst/vpos_clr ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/vpos_cnt<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [5]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/vpos_cnt<5>_rt_1758 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_890.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_890.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/vpos_cnt_4  (
    .CE(\HDMI/timing_inst/hpos_clr_0 ),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_4/CLK ),
    .I(\HDMI/timing_inst/Result<4>1 ),
    .O(\HDMI/timing_inst/vpos_cnt [4]),
    .SRST(\HDMI/timing_inst/vpos_clr ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/vpos_cnt<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/vpos_cnt<4>_rt_1762 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_891.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_891.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/vpos_cnt_10  (
    .CE(\HDMI/timing_inst/hpos_clr_0 ),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_10/CLK ),
    .I(\HDMI/timing_inst/Result<10>1 ),
    .O(\HDMI/timing_inst/vpos_cnt [10]),
    .SRST(\HDMI/timing_inst/vpos_clr ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y93" ))
  \HDMI/timing_inst/Mcount_vpos_cnt_xor<10>  (
    .CI(\HDMI/timing_inst/Mcount_vpos_cnt_cy[7] ),
    .CYINIT(1'b0),
    .CO({\NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_CO[3]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_CO[1]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_CO[0]_UNCONNECTED }),
    .DI({\NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_DI[3]_UNCONNECTED , \NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_DI[2]_UNCONNECTED , 1'b0, 
1'b0}),
    .O({\NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_O[3]_UNCONNECTED , \HDMI/timing_inst/Result<10>1 , \HDMI/timing_inst/Result<9>1 , 
\HDMI/timing_inst/Result<8>1 }),
    .S({\NLW_HDMI/timing_inst/Mcount_vpos_cnt_xor<10>_S[3]_UNCONNECTED , \HDMI/timing_inst/vpos_cnt<10>_rt_1777 , 
\HDMI/timing_inst/vpos_cnt<9>_rt_1780 , \HDMI/timing_inst/vpos_cnt<8>_rt_1784 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/vpos_cnt<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/vpos_cnt<10>_rt_1777 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/vpos_cnt_9  (
    .CE(\HDMI/timing_inst/hpos_clr_0 ),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_9/CLK ),
    .I(\HDMI/timing_inst/Result<9>1 ),
    .O(\HDMI/timing_inst/vpos_cnt [9]),
    .SRST(\HDMI/timing_inst/vpos_clr ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/vpos_cnt<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [9]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/vpos_cnt<9>_rt_1780 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_886.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_886.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 1'b0 ))
  \HDMI/timing_inst/vpos_cnt_8  (
    .CE(\HDMI/timing_inst/hpos_clr_0 ),
    .CLK(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_8/CLK ),
    .I(\HDMI/timing_inst/Result<8>1 ),
    .O(\HDMI/timing_inst/vpos_cnt [8]),
    .SRST(\HDMI/timing_inst/vpos_clr ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \HDMI/timing_inst/vpos_cnt<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/vpos_cnt<8>_rt_1784 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_887.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_887.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<2>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<0>_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y65" ),
    .INIT ( 64'hF0F0F0F00F0F0F0F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [3])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [3])

  );
  X_ONE #(
    .LOC ( "SLICE_X56Y65" ))
  \ProtoComp360.CYINITVCC.1  (
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/ProtoComp360.CYINITVCC.1 )

  );
  X_CARRY4 #(
    .LOC ( "SLICE_X56Y65" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>  (
    .CI(1'b0),
    .CYINIT
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/ProtoComp360.CYINITVCC.1 )
,
    .CO({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy [3]
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>_CO[0]_UNCONNECTED 
}),
    .DI({
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<3> 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<2> 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<1> 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<0> 
}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [3]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [2]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [1]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [0]
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [3]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [2]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [1]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [0]
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y65" ),
    .INIT ( 64'hFF0000FFFF0000FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [2])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y65" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [1])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [1])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y65" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [0])

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [7])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [4])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y66" ),
    .INIT ( 64'hF00FF00FF00FF00F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [7])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [7])

  );
  X_CARRY4 #(
    .LOC ( "SLICE_X56Y66" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>  (
    .CI
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy [3])
,
    .CYINIT(1'b0),
    .CO({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>_CO[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>_DI[3]_UNCONNECTED 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>/DI<2> 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>/DI<1> 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>/DI<0> 
}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [7]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [6]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [5]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn [4]
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [7]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [6]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [5]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [4]
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y66" ),
    .INIT ( 64'hFF0000FFFF0000FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<6>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [6])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y66" ),
    .INIT ( 64'hFF0000FFFF0000FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [5])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y66" ),
    .INIT ( 64'hC3C3C3C3C3C3C3C3 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut [4])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y86" ),
    .INIT ( 64'hC0300C03C0300C03 ))
  \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<3>  (
    .ADR0(1'b1),
    .ADR1(\HDMI/tc_heblnk[6] ),
    .ADR3(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR2(\HDMI/tc_heblnk[7] ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<3>_1831 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y86" ),
    .INIT ( 32'h3F0F0300 ))
  \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi3  (
    .ADR0(1'b1),
    .ADR1(\HDMI/tc_heblnk[6] ),
    .ADR3(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR2(\HDMI/tc_heblnk[7] ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [7]),
    .O(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi3_1832 )
  );
  X_ONE #(
    .LOC ( "SLICE_X42Y86" ))
  \ProtoComp395.CYINITVCC  (
    .O(\ProtoComp395.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y86" ))
  \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp395.CYINITVCC.1 ),
    .CO({\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_14042 , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_CO[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi3_1832 , \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi2_1840 
, \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi1_1846 , 1'b0}),
    .O({\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_O[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_O[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_O[0]_UNCONNECTED }),
    .S({\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<3>_1831 , \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<2>_1839 , 
\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<1>_1845 , \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<0> })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y86" ),
    .INIT ( 64'hA50000A5A50000A5 ))
  \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<2>  (
    .ADR1(1'b1),
    .ADR2(\HDMI/tc_heblnk<4>_0 ),
    .ADR0(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR3(\HDMI/tc_heblnk<5>_0 ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<2>_1839 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y86" ),
    .INIT ( 32'h0AFF000A ))
  \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi2  (
    .ADR1(1'b1),
    .ADR2(\HDMI/tc_heblnk<4>_0 ),
    .ADR0(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR3(\HDMI/tc_heblnk<5>_0 ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [5]),
    .O(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi2_1840 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y86" ),
    .INIT ( 64'hA00AA00AA00AA00A ))
  \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<1>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR3(\HDMI/tc_heblnk[3] ),
    .ADR2(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<1>_1845 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y86" ),
    .INIT ( 32'h00F000F0 ))
  \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\HDMI/tc_heblnk[3] ),
    .ADR2(\HDMI/timing_inst/hpos_cnt [3]),
    .O(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi1_1846 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y86" ),
    .INIT ( 64'h8888888888888888 ))
  \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<0>1  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [1]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<0> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y86" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_908.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_908.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>/HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_AMUX_Delay  (
    .I(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_1860 ),
    .O(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y87" ))
  \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>  (
    .CI(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<3>_14042 ),
    .CYINIT(1'b0),
    .CO({\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_CO[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_CO[1]_UNCONNECTED , 
\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_1860 }),
    .DI({\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_DI[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_DI[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_DI[1]_UNCONNECTED , 
\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi4_1862 }),
    .O({\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_O[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_O[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_O[0]_UNCONNECTED }),
    .S({\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_S[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_S[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_S[1]_UNCONNECTED , 
\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<4>_1861 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y87" ),
    .INIT ( 64'h8822441188224411 ))
  \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<4>  (
    .ADR2(1'b1),
    .ADR3(\HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2 ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR0(\HDMI/tc_heblnk[9] ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lut<4>_1861 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y87" ),
    .INIT ( 32'h55DD0044 ))
  \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi4  (
    .ADR2(1'b1),
    .ADR3(\HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2 ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR0(\HDMI/tc_heblnk[9] ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [9]),
    .O(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_lutdi4_1862 )
  );
  X_BPAD #(
    .LOC ( "PAD299" ))
  \DDR2DQ<10>  (
    .PAD(DDR2DQ[10])
  );
  X_OBUFT #(
    .LOC ( "PAD299" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[10].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [10]),
    .O(DDR2DQ[10]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [10])
  );
  X_BUF #(
    .LOC ( "PAD299" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[10].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [10]),
    .I(DDR2DQ[10])
  );
  X_BUF #(
    .LOC ( "PAD299" ))
  \ProtoComp396.IMUX  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [10]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<10>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD300" ))
  \DDR2DQ<11>  (
    .PAD(DDR2DQ[11])
  );
  X_OBUFT #(
    .LOC ( "PAD300" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[11].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [11]),
    .O(DDR2DQ[11]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [11])
  );
  X_BUF #(
    .LOC ( "PAD300" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[11].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [11]),
    .I(DDR2DQ[11])
  );
  X_BUF #(
    .LOC ( "PAD300" ))
  \ProtoComp396.IMUX.1  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [11]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<11>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD295" ))
  \DDR2DQ<12>  (
    .PAD(DDR2DQ[12])
  );
  X_OBUFT #(
    .LOC ( "PAD295" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[12].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [12]),
    .O(DDR2DQ[12]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [12])
  );
  X_BUF #(
    .LOC ( "PAD295" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[12].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [12]),
    .I(DDR2DQ[12])
  );
  X_BUF #(
    .LOC ( "PAD295" ))
  \ProtoComp396.IMUX.2  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [12]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<12>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD296" ))
  \DDR2DQ<13>  (
    .PAD(DDR2DQ[13])
  );
  X_OBUFT #(
    .LOC ( "PAD296" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[13].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [13]),
    .O(DDR2DQ[13]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [13])
  );
  X_BUF #(
    .LOC ( "PAD296" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[13].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [13]),
    .I(DDR2DQ[13])
  );
  X_BUF #(
    .LOC ( "PAD296" ))
  \ProtoComp396.IMUX.3  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [13]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<13>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD293" ))
  \DDR2DQ<14>  (
    .PAD(DDR2DQ[14])
  );
  X_OBUFT #(
    .LOC ( "PAD293" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[14].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [14]),
    .O(DDR2DQ[14]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [14])
  );
  X_BUF #(
    .LOC ( "PAD293" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[14].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [14]),
    .I(DDR2DQ[14])
  );
  X_BUF #(
    .LOC ( "PAD293" ))
  \ProtoComp396.IMUX.4  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [14]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<14>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD294" ))
  \DDR2DQ<15>  (
    .PAD(DDR2DQ[15])
  );
  X_OBUFT #(
    .LOC ( "PAD294" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[15].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [15]),
    .O(DDR2DQ[15]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [15])
  );
  X_BUF #(
    .LOC ( "PAD294" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[15].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [15]),
    .I(DDR2DQ[15])
  );
  X_BUF #(
    .LOC ( "PAD294" ))
  \ProtoComp396.IMUX.5  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [15]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<15>_0 )
  );
  X_PU #(
    .LOC ( "PAD308" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dqs_pullupdn_ds.dqs_n_pullup  (
    .O(NlwRenamedSig_OI_DDR2LDQS_N)
  );
  X_BUF #(
    .LOC ( "PAD308" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dqs_iobufds.iob_dqs/IBUFDS/SLAVEBUF.DIFFIN  (
    .I(NlwRenamedSig_OI_DDR2LDQS_N),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dqs_iobufds.iob_dqs/IBUFDS/SLAVEBUF.DIFFIN_14063 )
  );
  X_BPAD #(
    .LOC ( "PAD308" ))
  DDR2LDQS_N_872 (
    .PAD(NlwRenamedSig_OI_DDR2LDQS_N)
  );
  X_OBUFT #(
    .LOC ( "PAD308" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dqs_iobufds.iob_dqs/OBUFTDS/N  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/DOUT ),
    .O(NlwRenamedSig_OI_DDR2LDQS_N),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/TOUT )
  );
  X_PD #(
    .LOC ( "PAD307" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dqs_pullupdn_ds.dqs_pulldown  (
    .O(NlwRenamedSig_OI_DDR2LDQS_P)
  );
  X_BPAD #(
    .LOC ( "PAD307" ))
  DDR2LDQS_P_879 (
    .PAD(NlwRenamedSig_OI_DDR2LDQS_P)
  );
  X_OBUFT #(
    .LOC ( "PAD307" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dqs_iobufds.iob_dqs/OBUFTDS  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dqs ),
    .O(NlwRenamedSig_OI_DDR2LDQS_P),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dqs )
  );
  X_IBUFDS #(
    .LOC ( "PAD307" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dqs_iobufds.iob_dqs/IBUFDS/IBUFDS  (
    .IB(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dqs_iobufds.iob_dqs/IBUFDS/SLAVEBUF.DIFFIN_14063 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dqsp ),
    .I(NlwRenamedSig_OI_DDR2LDQS_P)
  );
  X_BUF #(
    .LOC ( "PAD307" ))
  \ProtoComp398.IMUX  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dqsp ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dqsp_0 )
  );
  X_IPAD #(
    .LOC ( "PAD103" ))
  SYS_CLK_884 (
    .PAD(SYS_CLK)
  );
  X_BUF #(
    .LOC ( "PAD103" ))
  sysclk_buf (
    .O(\vram/u_ramModule/memc3_infrastructure_inst/sys_clk_ibufg ),
    .I(SYS_CLK)
  );
  X_BUF #(
    .LOC ( "PAD103" ))
  \ProtoComp399.IMUX  (
    .I(\vram/u_ramModule/memc3_infrastructure_inst/sys_clk_ibufg ),
    .O(\vram/u_ramModule/memc3_infrastructure_inst/sys_clk_ibufg_0 )
  );
  X_PU #(
    .LOC ( "PAD298" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_udqs_pullupdn_ds.udqs_n_pullup  (
    .O(NlwRenamedSig_OI_DDR2UDQS_N)
  );
  X_BUF #(
    .LOC ( "PAD298" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_udqs_iobufds.iob_udqs/IBUFDS/SLAVEBUF.DIFFIN  (
    .I(NlwRenamedSig_OI_DDR2UDQS_N),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_udqs_iobufds.iob_udqs/IBUFDS/SLAVEBUF.DIFFIN_14070 )
  );
  X_BPAD #(
    .LOC ( "PAD298" ))
  DDR2UDQS_N_887 (
    .PAD(NlwRenamedSig_OI_DDR2UDQS_N)
  );
  X_OBUFT #(
    .LOC ( "PAD298" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_udqs_iobufds.iob_udqs/OBUFTDS/N  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/DOUT ),
    .O(NlwRenamedSig_OI_DDR2UDQS_N),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/TOUT )
  );
  X_PD #(
    .LOC ( "PAD297" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_udqs_pullupdn_ds.udqs_pulldown  (
    .O(NlwRenamedSig_OI_DDR2UDQS_P)
  );
  X_BPAD #(
    .LOC ( "PAD297" ))
  DDR2UDQS_P_894 (
    .PAD(NlwRenamedSig_OI_DDR2UDQS_P)
  );
  X_OBUFT #(
    .LOC ( "PAD297" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_udqs_iobufds.iob_udqs/OBUFTDS  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udqs ),
    .O(NlwRenamedSig_OI_DDR2UDQS_P),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_udqs )
  );
  X_IBUFDS #(
    .LOC ( "PAD297" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_udqs_iobufds.iob_udqs/IBUFDS/IBUFDS  (
    .IB(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_udqs_iobufds.iob_udqs/IBUFDS/SLAVEBUF.DIFFIN_14070 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_udqsp ),
    .I(NlwRenamedSig_OI_DDR2UDQS_P)
  );
  X_BUF #(
    .LOC ( "PAD297" ))
  \ProtoComp398.IMUX.1  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_udqsp ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_udqsp_0 )
  );
  X_IPAD #(
    .LOC ( "PAD28" ))
  \SW<0>  (
    .PAD(SW[0])
  );
  X_BUF #(
    .LOC ( "PAD28" ))
  SW_0_IBUF (
    .O(SW_0_IBUF_1921),
    .I(SW[0])
  );
  X_BUF #(
    .LOC ( "PAD28" ))
  \ProtoComp399.IMUX.1  (
    .I(SW_0_IBUF_1921),
    .O(SW_0_IBUF_0)
  );
  X_IPAD #(
    .LOC ( "PAD43" ))
  \SW<1>  (
    .PAD(SW[1])
  );
  X_BUF #(
    .LOC ( "PAD43" ))
  SW_1_IBUF (
    .O(SW_1_IBUF_1924),
    .I(SW[1])
  );
  X_BUF #(
    .LOC ( "PAD43" ))
  \ProtoComp399.IMUX.2  (
    .I(SW_1_IBUF_1924),
    .O(SW_1_IBUF_0)
  );
  X_IPAD #(
    .LOC ( "PAD44" ))
  \SW<2>  (
    .PAD(SW[2])
  );
  X_BUF #(
    .LOC ( "PAD44" ))
  SW_2_IBUF (
    .O(SW_2_IBUF_1927),
    .I(SW[2])
  );
  X_BUF #(
    .LOC ( "PAD44" ))
  \ProtoComp399.IMUX.3  (
    .I(SW_2_IBUF_1927),
    .O(SW_2_IBUF_0)
  );
  X_IPAD #(
    .LOC ( "PAD157" ))
  \SW<3>  (
    .PAD(SW[3])
  );
  X_BUF #(
    .LOC ( "PAD157" ))
  SW_3_IBUF (
    .O(SW_3_IBUF_1930),
    .I(SW[3])
  );
  X_BUF #(
    .LOC ( "PAD157" ))
  \ProtoComp399.IMUX.4  (
    .I(SW_3_IBUF_1930),
    .O(SW_3_IBUF_0)
  );
  X_IPAD #(
    .LOC ( "PAD259" ))
  SYS_RESET_915 (
    .PAD(SYS_RESET)
  );
  X_BUF #(
    .LOC ( "PAD259" ))
  SYS_RESET_IBUF (
    .O(SYS_RESET_IBUF_1933),
    .I(SYS_RESET)
  );
  X_BUF #(
    .LOC ( "PAD259" ))
  \ProtoComp399.IMUX.5  (
    .I(SYS_RESET_IBUF_1933),
    .O(SYS_RESET_IBUF_0)
  );
  X_OPAD #(
    .LOC ( "PAD124" ))
  \LED<0>  (
    .PAD(LED[0])
  );
  X_OBUF #(
    .LOC ( "PAD124" ))
  LED_0_OBUF (
    .I(\NlwBufferSignal_LED_0_OBUF/I ),
    .O(LED[0])
  );
  X_OPAD #(
    .LOC ( "PAD125" ))
  \LED<1>  (
    .PAD(LED[1])
  );
  X_OBUF #(
    .LOC ( "PAD125" ))
  LED_1_OBUF (
    .I(\NlwBufferSignal_LED_1_OBUF/I ),
    .O(LED[1])
  );
  X_OPAD #(
    .LOC ( "PAD126" ))
  \LED<2>  (
    .PAD(LED[2])
  );
  X_OBUF #(
    .LOC ( "PAD126" ))
  LED_2_OBUF (
    .I(1'b0),
    .O(LED[2])
  );
  X_OPAD #(
    .LOC ( "PAD133" ))
  \LED<3>  (
    .PAD(LED[3])
  );
  X_OBUF #(
    .LOC ( "PAD133" ))
  LED_3_OBUF (
    .I(\NlwBufferSignal_LED_3_OBUF/I ),
    .O(LED[3])
  );
  X_OPAD #(
    .LOC ( "PAD134" ))
  \LED<4>  (
    .PAD(LED[4])
  );
  X_OBUF #(
    .LOC ( "PAD134" ))
  LED_4_OBUF (
    .I(\NlwBufferSignal_LED_4_OBUF/I ),
    .O(LED[4])
  );
  X_OPAD #(
    .LOC ( "PAD1" ))
  \LED<5>  (
    .PAD(LED[5])
  );
  X_OBUF #(
    .LOC ( "PAD1" ))
  LED_5_OBUF (
    .I(\NlwBufferSignal_LED_5_OBUF/I ),
    .O(LED[5])
  );
  X_OPAD #(
    .LOC ( "PAD158" ))
  \LED<6>  (
    .PAD(LED[6])
  );
  X_OBUF #(
    .LOC ( "PAD158" ))
  LED_6_OBUF (
    .I(\NlwBufferSignal_LED_6_OBUF/I ),
    .O(LED[6])
  );
  X_OPAD #(
    .LOC ( "PAD183" ))
  \LED<7>  (
    .PAD(LED[7])
  );
  X_OBUF #(
    .LOC ( "PAD183" ))
  LED_7_OBUF (
    .I(\NlwBufferSignal_LED_7_OBUF/I ),
    .O(LED[7])
  );
  X_OPAD #(
    .LOC ( "PAD331" ))
  \DDR2A<10>  (
    .PAD(DDR2A[10])
  );
  X_OBUFT #(
    .LOC ( "PAD331" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[10].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[10].iob_addr_inst/I ),
    .O(DDR2A[10]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [10])
  );
  X_OPAD #(
    .LOC ( "PAD338" ))
  \DDR2A<11>  (
    .PAD(DDR2A[11])
  );
  X_OBUFT #(
    .LOC ( "PAD338" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[11].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[11].iob_addr_inst/I ),
    .O(DDR2A[11]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [11])
  );
  X_OPAD #(
    .LOC ( "PAD336" ))
  \DDR2A<12>  (
    .PAD(DDR2A[12])
  );
  X_OBUFT #(
    .LOC ( "PAD336" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[12].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[12].iob_addr_inst/I ),
    .O(DDR2A[12]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [12])
  );
  X_OPAD #(
    .LOC ( "PAD325" ))
  \DDR2BA<0>  (
    .PAD(DDR2BA[0])
  );
  X_OBUFT #(
    .LOC ( "PAD325" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[0].iob_ba_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[0].iob_ba_inst/I ),
    .O(DDR2BA[0]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ba [0])
  );
  X_OPAD #(
    .LOC ( "PAD326" ))
  \DDR2BA<1>  (
    .PAD(DDR2BA[1])
  );
  X_OBUFT #(
    .LOC ( "PAD326" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[1].iob_ba_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[1].iob_ba_inst/I ),
    .O(DDR2BA[1]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ba [1])
  );
  X_OPAD #(
    .LOC ( "PAD330" ))
  \DDR2BA<2>  (
    .PAD(DDR2BA[2])
  );
  X_OBUFT #(
    .LOC ( "PAD330" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[2].iob_ba_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[2].iob_ba_inst/I ),
    .O(DDR2BA[2]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ba [2])
  );
  X_BPAD #(
    .LOC ( "PAD303" ))
  \DDR2DQ<0>  (
    .PAD(DDR2DQ[0])
  );
  X_OBUFT #(
    .LOC ( "PAD303" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[0].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [0]),
    .O(DDR2DQ[0]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [0])
  );
  X_BUF #(
    .LOC ( "PAD303" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[0].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [0]),
    .I(DDR2DQ[0])
  );
  X_BUF #(
    .LOC ( "PAD303" ))
  \ProtoComp396.IMUX.6  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [0]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<0>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD304" ))
  \DDR2DQ<1>  (
    .PAD(DDR2DQ[1])
  );
  X_OBUFT #(
    .LOC ( "PAD304" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[1].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [1]),
    .O(DDR2DQ[1]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [1])
  );
  X_BUF #(
    .LOC ( "PAD304" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[1].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [1]),
    .I(DDR2DQ[1])
  );
  X_BUF #(
    .LOC ( "PAD304" ))
  \ProtoComp396.IMUX.7  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [1]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<1>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD305" ))
  \DDR2DQ<2>  (
    .PAD(DDR2DQ[2])
  );
  X_OBUFT #(
    .LOC ( "PAD305" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[2].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [2]),
    .O(DDR2DQ[2]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [2])
  );
  X_BUF #(
    .LOC ( "PAD305" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[2].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [2]),
    .I(DDR2DQ[2])
  );
  X_BUF #(
    .LOC ( "PAD305" ))
  \ProtoComp396.IMUX.8  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [2]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<2>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD306" ))
  \DDR2DQ<3>  (
    .PAD(DDR2DQ[3])
  );
  X_OBUFT #(
    .LOC ( "PAD306" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[3].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [3]),
    .O(DDR2DQ[3]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [3])
  );
  X_BUF #(
    .LOC ( "PAD306" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[3].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [3]),
    .I(DDR2DQ[3])
  );
  X_BUF #(
    .LOC ( "PAD306" ))
  \ProtoComp396.IMUX.9  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [3]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<3>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD311" ))
  \DDR2DQ<4>  (
    .PAD(DDR2DQ[4])
  );
  X_OBUFT #(
    .LOC ( "PAD311" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[4].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [4]),
    .O(DDR2DQ[4]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [4])
  );
  X_BUF #(
    .LOC ( "PAD311" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[4].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [4]),
    .I(DDR2DQ[4])
  );
  X_BUF #(
    .LOC ( "PAD311" ))
  \ProtoComp396.IMUX.10  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [4]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<4>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD312" ))
  \DDR2DQ<5>  (
    .PAD(DDR2DQ[5])
  );
  X_OBUFT #(
    .LOC ( "PAD312" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[5].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [5]),
    .O(DDR2DQ[5]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [5])
  );
  X_BUF #(
    .LOC ( "PAD312" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[5].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [5]),
    .I(DDR2DQ[5])
  );
  X_BUF #(
    .LOC ( "PAD312" ))
  \ProtoComp396.IMUX.11  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [5]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<5>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD309" ))
  \DDR2DQ<6>  (
    .PAD(DDR2DQ[6])
  );
  X_OBUFT #(
    .LOC ( "PAD309" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[6].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [6]),
    .O(DDR2DQ[6]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [6])
  );
  X_BUF #(
    .LOC ( "PAD309" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[6].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [6]),
    .I(DDR2DQ[6])
  );
  X_BUF #(
    .LOC ( "PAD309" ))
  \ProtoComp396.IMUX.12  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [6]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<6>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD310" ))
  \DDR2DQ<7>  (
    .PAD(DDR2DQ[7])
  );
  X_OBUFT #(
    .LOC ( "PAD310" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[7].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [7]),
    .O(DDR2DQ[7]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [7])
  );
  X_BUF #(
    .LOC ( "PAD310" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[7].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [7]),
    .I(DDR2DQ[7])
  );
  X_BUF #(
    .LOC ( "PAD310" ))
  \ProtoComp396.IMUX.13  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [7]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<7>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD301" ))
  \DDR2DQ<8>  (
    .PAD(DDR2DQ[8])
  );
  X_OBUFT #(
    .LOC ( "PAD301" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[8].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [8]),
    .O(DDR2DQ[8]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [8])
  );
  X_BUF #(
    .LOC ( "PAD301" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[8].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [8]),
    .I(DDR2DQ[8])
  );
  X_BUF #(
    .LOC ( "PAD301" ))
  \ProtoComp396.IMUX.14  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [8]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<8>_0 )
  );
  X_BPAD #(
    .LOC ( "PAD302" ))
  \DDR2DQ<9>  (
    .PAD(DDR2DQ[9])
  );
  X_OBUFT #(
    .LOC ( "PAD302" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[9].gen_iob_dq_inst/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [9]),
    .O(DDR2DQ[9]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [9])
  );
  X_BUF #(
    .LOC ( "PAD302" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq_iobuft[9].gen_iob_dq_inst/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [9]),
    .I(DDR2DQ[9])
  );
  X_BUF #(
    .LOC ( "PAD302" ))
  \ProtoComp396.IMUX.15  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq [9]),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<9>_0 )
  );
  X_OPAD #(
    .LOC ( "PAD322" ))
  DDR2CLK_N_1010 (
    .PAD(DDR2CLK_N)
  );
  X_OBUFT #(
    .LOC ( "PAD322" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_clk/N  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_clk/N/I ),
    .O(DDR2CLK_N),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/TQ_N )
  );
  X_OPAD #(
    .LOC ( "PAD321" ))
  DDR2CLK_P_1013 (
    .PAD(DDR2CLK_P)
  );
  X_OBUFT #(
    .LOC ( "PAD321" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_clk  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_clk/I ),
    .O(DDR2CLK_P),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ck )
  );
  X_OPAD #(
    .LOC ( "PAD18" ))
  \HDMIOUTDN<0>  (
    .PAD(\HDMI/TMDS0/SLAVEBUF.DIFFOUT )
  );
  X_OPAD #(
    .LOC ( "PAD14" ))
  \HDMIOUTDN<1>  (
    .PAD(\HDMI/TMDS1/SLAVEBUF.DIFFOUT )
  );
  X_OPAD #(
    .LOC ( "PAD20" ))
  \HDMIOUTDN<2>  (
    .PAD(\HDMI/TMDS2/SLAVEBUF.DIFFOUT )
  );
  X_OPAD #(
    .LOC ( "PAD17" ))
  \HDMIOUTDP<0>  (
    .PAD(HDMIOUTDP[0])
  );
  X_OBUFDS #(
    .LOC ( "PAD17" ))
  \HDMI/TMDS0/OBUFDS  (
    .I(\NlwBufferSignal_HDMI/TMDS0/OBUFDS/I ),
    .O(HDMIOUTDP[0]),
    .OB(\HDMI/TMDS0/SLAVEBUF.DIFFOUT )
  );
  X_OPAD #(
    .LOC ( "PAD13" ))
  \HDMIOUTDP<1>  (
    .PAD(HDMIOUTDP[1])
  );
  X_OBUFDS #(
    .LOC ( "PAD13" ))
  \HDMI/TMDS1/OBUFDS  (
    .I(\NlwBufferSignal_HDMI/TMDS1/OBUFDS/I ),
    .O(HDMIOUTDP[1]),
    .OB(\HDMI/TMDS1/SLAVEBUF.DIFFOUT )
  );
  X_OPAD #(
    .LOC ( "PAD19" ))
  \HDMIOUTDP<2>  (
    .PAD(HDMIOUTDP[2])
  );
  X_OBUFDS #(
    .LOC ( "PAD19" ))
  \HDMI/TMDS2/OBUFDS  (
    .I(\NlwBufferSignal_HDMI/TMDS2/OBUFDS/I ),
    .O(HDMIOUTDP[2]),
    .OB(\HDMI/TMDS2/SLAVEBUF.DIFFOUT )
  );
  X_OPAD #(
    .LOC ( "PAD323" ))
  \DDR2A<0>  (
    .PAD(DDR2A[0])
  );
  X_OBUFT #(
    .LOC ( "PAD323" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[0].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[0].iob_addr_inst/I ),
    .O(DDR2A[0]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [0])
  );
  X_OPAD #(
    .LOC ( "PAD324" ))
  \DDR2A<1>  (
    .PAD(DDR2A[1])
  );
  X_OBUFT #(
    .LOC ( "PAD324" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[1].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[1].iob_addr_inst/I ),
    .O(DDR2A[1]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [1])
  );
  X_OPAD #(
    .LOC ( "PAD328" ))
  \DDR2A<2>  (
    .PAD(DDR2A[2])
  );
  X_OBUFT #(
    .LOC ( "PAD328" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[2].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[2].iob_addr_inst/I ),
    .O(DDR2A[2]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [2])
  );
  X_OPAD #(
    .LOC ( "PAD319" ))
  \DDR2A<3>  (
    .PAD(DDR2A[3])
  );
  X_OBUFT #(
    .LOC ( "PAD319" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[3].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[3].iob_addr_inst/I ),
    .O(DDR2A[3]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [3])
  );
  X_OPAD #(
    .LOC ( "PAD332" ))
  \DDR2A<4>  (
    .PAD(DDR2A[4])
  );
  X_OBUFT #(
    .LOC ( "PAD332" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[4].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[4].iob_addr_inst/I ),
    .O(DDR2A[4]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [4])
  );
  X_OPAD #(
    .LOC ( "PAD317" ))
  \DDR2A<5>  (
    .PAD(DDR2A[5])
  );
  X_OBUFT #(
    .LOC ( "PAD317" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[5].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[5].iob_addr_inst/I ),
    .O(DDR2A[5]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [5])
  );
  X_OPAD #(
    .LOC ( "PAD318" ))
  \DDR2A<6>  (
    .PAD(DDR2A[6])
  );
  X_OBUFT #(
    .LOC ( "PAD318" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[6].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[6].iob_addr_inst/I ),
    .O(DDR2A[6]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [6])
  );
  X_OPAD #(
    .LOC ( "PAD327" ))
  \DDR2A<7>  (
    .PAD(DDR2A[7])
  );
  X_OBUFT #(
    .LOC ( "PAD327" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[7].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[7].iob_addr_inst/I ),
    .O(DDR2A[7]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [7])
  );
  X_OPAD #(
    .LOC ( "PAD333" ))
  \DDR2A<8>  (
    .PAD(DDR2A[8])
  );
  X_OBUFT #(
    .LOC ( "PAD333" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[8].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[8].iob_addr_inst/I ),
    .O(DDR2A[8]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [8])
  );
  X_OPAD #(
    .LOC ( "PAD334" ))
  \DDR2A<9>  (
    .PAD(DDR2A[9])
  );
  X_OBUFT #(
    .LOC ( "PAD334" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[9].iob_addr_inst  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[9].iob_addr_inst/I ),
    .O(DDR2A[9]),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [9])
  );
  X_OPAD #(
    .LOC ( "PAD316" ))
  DDR2CASN_1064 (
    .PAD(DDR2CASN)
  );
  X_OBUFT #(
    .LOC ( "PAD316" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_cas  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_cas/I ),
    .O(DDR2CASN),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_cas )
  );
  X_OPAD #(
    .LOC ( "PAD315" ))
  DDR2RASN_1067 (
    .PAD(DDR2RASN)
  );
  X_OBUFT #(
    .LOC ( "PAD315" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_ras  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_ras/I ),
    .O(DDR2RASN),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ras )
  );
  X_OPAD #(
    .LOC ( "PAD16" ))
  HDMIOUTCLKN_1070 (
    .PAD(\HDMI/TMDS3/SLAVEBUF.DIFFOUT )
  );
  X_OPAD #(
    .LOC ( "PAD15" ))
  HDMIOUTCLKP_1073 (
    .PAD(HDMIOUTCLKP)
  );
  X_OBUFDS #(
    .LOC ( "PAD15" ))
  \HDMI/TMDS3/OBUFDS  (
    .I(\NlwBufferSignal_HDMI/TMDS3/OBUFDS/I ),
    .O(HDMIOUTCLKP),
    .OB(\HDMI/TMDS3/SLAVEBUF.DIFFOUT )
  );
  X_OPAD #(
    .LOC ( "PAD335" ))
  DDR2CKE_1076 (
    .PAD(DDR2CKE)
  );
  X_OBUFT #(
    .LOC ( "PAD335" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_cke  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_cke/I ),
    .O(DDR2CKE),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_cke )
  );
  X_OPAD #(
    .LOC ( "PAD314" ))
  DDR2LDM_1079 (
    .PAD(DDR2LDM)
  );
  X_OBUFT #(
    .LOC ( "PAD314" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_ldm  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm ),
    .O(DDR2LDM),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ldm )
  );
  X_OPAD #(
    .LOC ( "PAD320" ))
  DDR2ODT_1082 (
    .PAD(DDR2ODT)
  );
  X_OBUFT #(
    .LOC ( "PAD320" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dram_odt.iob_odt  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dram_odt.iob_odt/I ),
    .O(DDR2ODT),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_odt )
  );
  X_OPAD #(
    .LOC ( "PAD313" ))
  DDR2UDM_1085 (
    .PAD(DDR2UDM)
  );
  X_OBUFT #(
    .LOC ( "PAD313" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_udm.iob_udm  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm ),
    .O(DDR2UDM),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_udm )
  );
  X_OPAD #(
    .LOC ( "PAD329" ))
  DDR2WEN_1088 (
    .PAD(DDR2WEN)
  );
  X_OBUFT #(
    .LOC ( "PAD329" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_we  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_we/I ),
    .O(DDR2WEN),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_we )
  );
  X_BPAD #(
    .LOC ( "PAD369" ))
  DDR2ZIO_1093 (
    .PAD(DDR2ZIO)
  );
  X_OBUFT #(
    .LOC ( "PAD369" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IOBUF_ZIO/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.ZIO_OUT ),
    .O(DDR2ZIO),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_TOUT )
  );
  X_BUF #(
    .LOC ( "PAD369" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IOBUF_ZIO/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN ),
    .I(DDR2ZIO)
  );
  X_BUF #(
    .LOC ( "PAD369" ))
  \ProtoComp396.IMUX.16  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_0 )
  );
  X_BPAD #(
    .LOC ( "PAD291" ))
  DDR2RZQ_1098 (
    .PAD(DDR2RZQ)
  );
  X_OBUFT #(
    .LOC ( "PAD291" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IOBUF_RZQ/OBUFT  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_OUT ),
    .O(DDR2RZQ),
    .CTL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_TOUT )
  );
  X_BUF #(
    .LOC ( "PAD291" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IOBUF_RZQ/IBUF  (
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN ),
    .I(DDR2RZQ)
  );
  X_BUF #(
    .LOC ( "PAD291" ))
  \ProtoComp396.IMUX.17  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_0 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X12Y117" ))
  \HDMI/oserdes2/oserdes_m/CLK0INV  (
    .I(\HDMI/pclkx10 ),
    .O(\HDMI/oserdes2/oserdes_m/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X12Y117" ))
  \HDMI/oserdes2/oserdes_m  (
    .D2(GND),
    .D3(GND),
    .CLKDIV(\NlwBufferSignal_HDMI/oserdes2/oserdes_m/CLKDIV ),
    .SHIFTIN1(\HDMI/oserdes2/oserdes_m/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\HDMI/oserdes2/cascade_to ),
    .SHIFTIN3(\HDMI/oserdes2/cascade_do ),
    .CLK0(\HDMI/oserdes2/oserdes_m/CLK0_INT ),
    .T1(GND),
    .IOCE(\HDMI/serdesstrobe ),
    .SHIFTIN2(\HDMI/oserdes2/oserdes_m/SHIFTIN2 ),
    .D1(\NlwBufferSignal_HDMI/oserdes2/oserdes_m/D1 ),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_HDMI/oserdes2/oserdes_m_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_HDMI/oserdes2/oserdes_m/RST ),
    .T2(GND),
    .SHIFTOUT1(\HDMI/oserdes2/cascade_di ),
    .TQ(\HDMI/oserdes2/oserdes_m/TQ ),
    .SHIFTOUT3(\HDMI/oserdes2/oserdes_m/SHIFTOUT3 ),
    .OQ(\HDMI/tmdsint [2]),
    .SHIFTOUT2(\HDMI/oserdes2/cascade_ti ),
    .SHIFTOUT4(\HDMI/oserdes2/oserdes_m/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X12Y116" ))
  \HDMI/oserdes2/oserdes_s/CLK0INV  (
    .I(\HDMI/pclkx10 ),
    .O(\HDMI/oserdes2/oserdes_s/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .LOC ( "OLOGIC_X12Y116" ))
  \HDMI/oserdes2/oserdes_s  (
    .D2(\NlwBufferSignal_HDMI/oserdes2/oserdes_s/D2 ),
    .D3(\NlwBufferSignal_HDMI/oserdes2/oserdes_s/D3 ),
    .CLKDIV(\NlwBufferSignal_HDMI/oserdes2/oserdes_s/CLKDIV ),
    .SHIFTIN1(\HDMI/oserdes2/cascade_di ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\HDMI/oserdes2/oserdes_s/SHIFTIN4 ),
    .SHIFTIN3(\HDMI/oserdes2/oserdes_s/SHIFTIN3 ),
    .CLK0(\HDMI/oserdes2/oserdes_s/CLK0_INT ),
    .T1(GND),
    .IOCE(\HDMI/serdesstrobe ),
    .SHIFTIN2(\HDMI/oserdes2/cascade_ti ),
    .D1(\NlwBufferSignal_HDMI/oserdes2/oserdes_s/D1 ),
    .D4(\NlwBufferSignal_HDMI/oserdes2/oserdes_s/D4 ),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_HDMI/oserdes2/oserdes_s_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_HDMI/oserdes2/oserdes_s/RST ),
    .T2(GND),
    .SHIFTOUT1(\HDMI/oserdes2/oserdes_s/SHIFTOUT1 ),
    .TQ(\HDMI/oserdes2/oserdes_s/TQ ),
    .SHIFTOUT3(\HDMI/oserdes2/cascade_do ),
    .OQ(\HDMI/oserdes2/oserdes_s/OQ ),
    .SHIFTOUT2(\HDMI/oserdes2/oserdes_s/SHIFTOUT2 ),
    .SHIFTOUT4(\HDMI/oserdes2/cascade_to )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y64" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y64" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/odt_90 ),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/odt_90 ),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_odt ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_odt ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X4Y117" ))
  \HDMI/clkout/oserdes_m/CLK0INV  (
    .I(\HDMI/pclkx10 ),
    .O(\HDMI/clkout/oserdes_m/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X4Y117" ))
  \HDMI/clkout/oserdes_m  (
    .D2(GND),
    .D3(GND),
    .CLKDIV(\NlwBufferSignal_HDMI/clkout/oserdes_m/CLKDIV ),
    .SHIFTIN1(\HDMI/clkout/oserdes_m/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\HDMI/clkout/cascade_to ),
    .SHIFTIN3(\HDMI/clkout/cascade_do ),
    .CLK0(\HDMI/clkout/oserdes_m/CLK0_INT ),
    .T1(GND),
    .IOCE(\HDMI/serdesstrobe ),
    .SHIFTIN2(\HDMI/clkout/oserdes_m/SHIFTIN2 ),
    .D1(\NlwBufferSignal_HDMI/clkout/oserdes_m/D1 ),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_HDMI/clkout/oserdes_m_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_HDMI/clkout/oserdes_m/RST ),
    .T2(GND),
    .SHIFTOUT1(\HDMI/clkout/cascade_di ),
    .TQ(\HDMI/clkout/oserdes_m/TQ ),
    .SHIFTOUT3(\HDMI/clkout/oserdes_m/SHIFTOUT3 ),
    .OQ(\HDMI/tmdsclk ),
    .SHIFTOUT2(\HDMI/clkout/cascade_ti ),
    .SHIFTOUT4(\HDMI/clkout/oserdes_m/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y65" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y65" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [3]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [3]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [3]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [3]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X4Y116" ))
  \HDMI/clkout/oserdes_s/CLK0INV  (
    .I(\HDMI/pclkx10 ),
    .O(\HDMI/clkout/oserdes_s/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .LOC ( "OLOGIC_X4Y116" ))
  \HDMI/clkout/oserdes_s  (
    .D2(\NlwBufferSignal_HDMI/clkout/oserdes_s/D2 ),
    .D3(\NlwBufferSignal_HDMI/clkout/oserdes_s/D3 ),
    .CLKDIV(\NlwBufferSignal_HDMI/clkout/oserdes_s/CLKDIV ),
    .SHIFTIN1(\HDMI/clkout/cascade_di ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\HDMI/clkout/oserdes_s/SHIFTIN4 ),
    .SHIFTIN3(\HDMI/clkout/oserdes_s/SHIFTIN3 ),
    .CLK0(\HDMI/clkout/oserdes_s/CLK0_INT ),
    .T1(GND),
    .IOCE(\HDMI/serdesstrobe ),
    .SHIFTIN2(\HDMI/clkout/cascade_ti ),
    .D1(\NlwBufferSignal_HDMI/clkout/oserdes_s/D1 ),
    .D4(\NlwBufferSignal_HDMI/clkout/oserdes_s/D4 ),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_HDMI/clkout/oserdes_s_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_HDMI/clkout/oserdes_s/RST ),
    .T2(GND),
    .SHIFTOUT1(\HDMI/clkout/oserdes_s/SHIFTOUT1 ),
    .TQ(\HDMI/clkout/oserdes_s/TQ ),
    .SHIFTOUT3(\HDMI/clkout/cascade_do ),
    .OQ(\HDMI/clkout/oserdes_s/OQ ),
    .SHIFTOUT2(\HDMI/clkout/oserdes_s/SHIFTOUT2 ),
    .SHIFTOUT4(\HDMI/clkout/cascade_to )
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y117" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/IOCLK0_INT )

  );
  X_IODRP2 #(
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 75 ),
    .LOC ( "IODELAY_X0Y117" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO  (
    .T
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/T )
,
    .IOCLK0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/IOCLK0_INT )
,
    .SDI
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/SDI )
,
    .BKST(GND),
    .IOCLK1
(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO_IOCLK1_UNCONNECTED )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/CLK )
,
    .IDATAIN
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/IDATAIN )
,
    .ADD
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/ADD )
,
    .CS
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/CS )
,
    .ODATAIN
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/ODATAIN )
,
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.ZIO_OUT ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_SDO ),
    .DATAOUT
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/DATAOUT ),
    .DATAOUT2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/DATAOUT2 ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_TOUT )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y50" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y50" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [3]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [3]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [3]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [3]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y79" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y79" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [8]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [8]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [8]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [8]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y49" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "MASTER" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 0 ),
    .LOC ( "IODELAY_X0Y49" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_1 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [0]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [0]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_0 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [0]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y48" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "SLAVE" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 0 ),
    .LOC ( "IODELAY_X0Y48" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_8 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [1]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [1]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_1 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [1]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y51" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "MASTER" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 1 ),
    .LOC ( "IODELAY_X0Y51" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_3 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [2]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [2]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_2 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [2]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y50" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "SLAVE" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 1 ),
    .LOC ( "IODELAY_X0Y50" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_0 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [3]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [3]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_3 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [3]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y57" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "MASTER" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 2 ),
    .LOC ( "IODELAY_X0Y57" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_5 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [4]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [4]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_4 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [4]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y56" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "SLAVE" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 2 ),
    .LOC ( "IODELAY_X0Y56" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_6 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [5]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [5]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_5 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [5]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y55" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "MASTER" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 3 ),
    .LOC ( "IODELAY_X0Y55" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_7 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [6]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [6]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_6 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [6]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y54" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "SLAVE" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 3 ),
    .LOC ( "IODELAY_X0Y54" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_dqsp ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [7]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [7]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_7 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [7]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y47" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "MASTER" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 4 ),
    .LOC ( "IODELAY_X0Y47" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_9 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [8]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [8]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_8 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [8]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y46" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "SLAVE" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 4 ),
    .LOC ( "IODELAY_X0Y46" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_10 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [9]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [9]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_9 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [9]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y45" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y45" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [10]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [10]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [10]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [10]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y80" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y80" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [12]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [12]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [12]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [12]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y54" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y54" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [7]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [7]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [7]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [7]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_MCB #(
    .MEM_WIDTH ( 16 ),
    .MEM_BURST_LEN ( 4 ),
    .MEM_CAS_LATENCY ( 5 ),
    .MEM_DDR3_CAS_LATENCY ( 6 ),
    .MEM_DDR2_WRT_RECOVERY ( 5 ),
    .MEM_DDR3_WRT_RECOVERY ( 5 ),
    .MEM_DDR2_ADD_LATENCY ( 0 ),
    .MEM_MOBILE_TC_SR ( 0 ),
    .MEM_DDR3_CAS_WR_LATENCY ( 5 ),
    .MEM_RA_SIZE ( 13 ),
    .MEM_BA_SIZE ( 3 ),
    .MEM_CA_SIZE ( 10 ),
    .MEM_RAS_VAL ( 15 ),
    .MEM_RCD_VAL ( 5 ),
    .MEM_WR_VAL ( 5 ),
    .MEM_RTP_VAL ( 3 ),
    .MEM_WTR_VAL ( 3 ),
    .CAL_CLK_DIV ( 1 ),
    .ARB_NUM_TIME_SLOTS ( 12 ),
    .MEM_TYPE ( "DDR2" ),
    .MEM_MOBILE_PA_SR ( "FULL" ),
    .MEM_DDR1_2_ODS ( "FULL" ),
    .MEM_DDR3_ODS ( "DIV6" ),
    .MEM_DDR2_RTT ( "50OHMS" ),
    .MEM_DDR3_RTT ( "DIV2" ),
    .MEM_DDR3_ADD_LATENCY ( "OFF" ),
    .MEM_MDDR_ODS ( "FULL" ),
    .MEM_DDR2_DIFF_DQS_EN ( "YES" ),
    .MEM_DDR2_3_PA_SR ( "FULL" ),
    .MEM_DDR3_AUTO_SR ( "ENABLED" ),
    .MEM_DDR2_3_HIGH_TEMP_SR ( "NORMAL" ),
    .MEM_DDR3_DYN_WRT_ODT ( "OFF" ),
    .MEM_ADDR_ORDER ( "ROW_BANK_COLUMN" ),
    .CAL_BYPASS ( "NO" ),
    .CAL_CALIBRATION_MODE ( "NOCALIBRATION" ),
    .CAL_DELAY ( "HALF" ),
    .PORT_CONFIG ( "B32_B32_R32_R32_R32_R32" ),
    .MEM_REFI_VAL ( 2575 ),
    .MEM_RFC_VAL ( 43 ),
    .MEM_RP_VAL ( 5 ),
    .CAL_BA ( 3'h0 ),
    .CAL_RA ( 15'h0000 ),
    .CAL_CA ( 12'h000 ),
    .ARB_TIME_SLOT_0 ( 18'b111111111111001000 ),
    .ARB_TIME_SLOT_1 ( 18'b111111111111000001 ),
    .ARB_TIME_SLOT_2 ( 18'b111111111111001000 ),
    .ARB_TIME_SLOT_3 ( 18'b111111111111000001 ),
    .ARB_TIME_SLOT_4 ( 18'b111111111111001000 ),
    .ARB_TIME_SLOT_5 ( 18'b111111111111000001 ),
    .ARB_TIME_SLOT_6 ( 18'b111111111111001000 ),
    .ARB_TIME_SLOT_7 ( 18'b111111111111000001 ),
    .ARB_TIME_SLOT_8 ( 18'b111111111111001000 ),
    .ARB_TIME_SLOT_9 ( 18'b111111111111000001 ),
    .ARB_TIME_SLOT_10 ( 18'b111111111111001000 ),
    .ARB_TIME_SLOT_11 ( 18'b111111111111000001 ),
    .LOC ( "MCB_X0Y1" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0  (
    .CAS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/cas_90 ),
    .CKE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/cke_90 ),
    .DQIOWEN0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .DQSIOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/idelay_dqs_ioi_s ),
    .DQSIOIP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/idelay_dqs_ioi_m ),
    .DQSIOWEN90N(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsIO_w_en_90_n ),
    .DQSIOWEN90P(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsIO_w_en_90_p ),
    .IOIDRPADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .IOIDRPBROADCAST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOIDRPCLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IOIDRPCS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .IOIDRPSDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdi ),
    .IOIDRPSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .IOIDRPTRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .IOIDRPUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .LDMN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqnlm ),
    .LDMP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqplm ),
    .ODT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/odt_90 ),
    .P0ARBEN(1'b1),
    .P0CMDCLK(1'b0),
    .P0CMDEMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0CMDEMPTY_UNCONNECTED ),
    .P0CMDEN(1'b0),
    .P0CMDFULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0CMDFULL_UNCONNECTED ),
    .P0RDCLK(1'b0),
    .P0RDEMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDEMPTY_UNCONNECTED ),
    .P0RDEN(1'b0),
    .P0RDERROR(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDERROR_UNCONNECTED ),
    .P0RDFULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDFULL_UNCONNECTED ),
    .P0RDOVERFLOW(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDOVERFLOW_UNCONNECTED ),
    .P0WRCLK(1'b0),
    .P0WREMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WREMPTY_UNCONNECTED ),
    .P0WREN(1'b0),
    .P0WRERROR(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRERROR_UNCONNECTED ),
    .P0WRFULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRFULL_UNCONNECTED ),
    .P0WRUNDERRUN(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRUNDERRUN_UNCONNECTED ),
    .P1ARBEN(1'b1),
    .P1CMDCLK(1'b0),
    .P1CMDEMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1CMDEMPTY_UNCONNECTED ),
    .P1CMDEN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1CMDEN ),
    .P1CMDFULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1CMDFULL_UNCONNECTED ),
    .P1RDCLK(1'b0),
    .P1RDEMPTY(p1_rd_empty),
    .P1RDEN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1RDEN ),
    .P1RDERROR(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDERROR_UNCONNECTED ),
    .P1RDFULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDFULL_UNCONNECTED ),
    .P1RDOVERFLOW(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDOVERFLOW_UNCONNECTED ),
    .P1WRCLK(1'b0),
    .P1WREMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WREMPTY_UNCONNECTED ),
    .P1WREN(1'b0),
    .P1WRERROR(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRERROR_UNCONNECTED ),
    .P1WRFULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRFULL_UNCONNECTED ),
    .P1WRUNDERRUN(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRUNDERRUN_UNCONNECTED ),
    .P2ARBEN(1'b0),
    .P2CLK(1'b0),
    .P2CMDCLK(1'b0),
    .P2CMDEMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2CMDEMPTY_UNCONNECTED ),
    .P2CMDEN(1'b0),
    .P2CMDFULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2CMDFULL_UNCONNECTED ),
    .P2EMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2EMPTY_UNCONNECTED ),
    .P2EN(1'b0),
    .P2ERROR(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2ERROR_UNCONNECTED ),
    .P2FULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2FULL_UNCONNECTED ),
    .P2RDOVERFLOW(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDOVERFLOW_UNCONNECTED ),
    .P2WRUNDERRUN(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2WRUNDERRUN_UNCONNECTED ),
    .P3ARBEN(1'b0),
    .P3CLK(1'b0),
    .P3CMDCLK(1'b0),
    .P3CMDEMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3CMDEMPTY_UNCONNECTED ),
    .P3CMDEN(1'b0),
    .P3CMDFULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3CMDFULL_UNCONNECTED ),
    .P3EMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3EMPTY_UNCONNECTED ),
    .P3EN(1'b0),
    .P3ERROR(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3ERROR_UNCONNECTED ),
    .P3FULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3FULL_UNCONNECTED ),
    .P3RDOVERFLOW(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDOVERFLOW_UNCONNECTED ),
    .P3WRUNDERRUN(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3WRUNDERRUN_UNCONNECTED ),
    .P4ARBEN(1'b0),
    .P4CLK(1'b0),
    .P4CMDCLK(1'b0),
    .P4CMDEMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4CMDEMPTY_UNCONNECTED ),
    .P4CMDEN(1'b0),
    .P4CMDFULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4CMDFULL_UNCONNECTED ),
    .P4EMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4EMPTY_UNCONNECTED ),
    .P4EN(1'b0),
    .P4ERROR(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4ERROR_UNCONNECTED ),
    .P4FULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4FULL_UNCONNECTED ),
    .P4RDOVERFLOW(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDOVERFLOW_UNCONNECTED ),
    .P4WRUNDERRUN(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4WRUNDERRUN_UNCONNECTED ),
    .P5ARBEN(1'b0),
    .P5CLK(1'b0),
    .P5CMDCLK(1'b0),
    .P5CMDEMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5CMDEMPTY_UNCONNECTED ),
    .P5CMDEN(1'b0),
    .P5CMDFULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5CMDFULL_UNCONNECTED ),
    .P5EMPTY(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5EMPTY_UNCONNECTED ),
    .P5EN(1'b0),
    .P5ERROR(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5ERROR_UNCONNECTED ),
    .P5FULL(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5FULL_UNCONNECTED ),
    .P5RDOVERFLOW(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDOVERFLOW_UNCONNECTED ),
    .P5WRUNDERRUN(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5WRUNDERRUN_UNCONNECTED ),
    .PLLLOCK(1'b1),
    .RAS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ras_90 ),
    .RECAL(1'b0),
    .RST(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_RST_UNCONNECTED ),
    .SELFREFRESHENTER(1'b0),
    .SELFREFRESHMODE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode ),
    .SYSRST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/SYSRST ),
    .UDMN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqnum ),
    .UDMP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqpum ),
    .UDQSIOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/idelay_udqs_ioi_s ),
    .UDQSIOIP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/idelay_udqs_ioi_m ),
    .UIADD(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADD ),
    .UIBROADCAST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIBROADCAST ),
    .UICLK(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK ),
    .UICMD(1'b0),
    .UICMDEN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICMDEN ),
    .UICMDIN(1'b0),
    .UICS(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICS ),
    .UIDONECAL(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIDONECAL ),
    .UIDQLOWERDEC(1'b0),
    .UIDQLOWERINC(1'b0),
    .UIDQUPPERDEC(1'b0),
    .UIDQUPPERINC(1'b0),
    .UIDRPUPDATE(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIDRPUPDATE ),
    .UILDQSDEC(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UILDQSDEC ),
    .UILDQSINC(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UILDQSINC ),
    .UIREAD(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIREAD ),
    .UISDI(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UISDI ),
    .UIUDQSDEC(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIUDQSDEC ),
    .UIUDQSINC(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIUDQSINC ),
    .UOCALSTART(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UOCALSTART_UNCONNECTED ),
    .UOCMDREADYIN(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UOCMDREADYIN_UNCONNECTED ),
    .UODATAVALID(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATAVALID_UNCONNECTED ),
    .UODONECAL(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/hard_done_cal ),
    .UOREFRSHFLAG(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .UOSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_sdo ),
    .WE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/we_90 ),
    .ADDR({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_ADDR[14]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_ADDR[13]_UNCONNECTED , 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [12], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [11], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [10], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [9], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [8], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [7], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [6], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [5], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [0]}),
    .BA({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_90 [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_90 [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_90 [0]}),
    .DQI({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [15], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [14], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [13], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [12], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [11], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [10], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [9], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [8], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [7], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [6], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [5], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [0]}),
    .DQON({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [15], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [14], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [13], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [12], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [11], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [10], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [9], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [8], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [7], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [6], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [5], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [0]}),
    .DQOP({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [15], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [14], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [13], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [12], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [11], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [10], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [9], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [8], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [7], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [6], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [5], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [0]}),
    .IOIDRPADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]}),
    .P0CMDBA({1'b0, 1'b0, 1'b0}),
    .P0CMDBL({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P0CMDCA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P0CMDINSTR({1'b0, 1'b0, 1'b0}),
    .P0CMDRA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P0RDCOUNT({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDCOUNT[0]_UNCONNECTED }),
    .P0RDDATA({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[31]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[30]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[29]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[28]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[27]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[26]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[25]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[24]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[23]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[22]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[21]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[20]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[19]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[18]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[17]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[16]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[15]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[14]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[13]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[12]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[11]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[10]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[9]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[8]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[7]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0RDDATA[0]_UNCONNECTED }),
    .P0RWRMASK({1'b0, 1'b0, 1'b0, 1'b0}),
    .P0WRCOUNT({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P0WRCOUNT[0]_UNCONNECTED }),
    .P0WRDATA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P1CMDBA({1'b0, 1'b0, 1'b0}),
    .P1CMDBL({1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1}),
    .P1CMDCA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P1CMDINSTR({1'b0, 1'b0, 1'b1}),
    .P1CMDRA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P1RDCOUNT({p1_rd_count[6], p1_rd_count[5], p1_rd_count[4], p1_rd_count[3], p1_rd_count[2], p1_rd_count[1], p1_rd_count[0]}),
    .P1RDDATA({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[31]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[30]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[29]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[28]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[27]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[26]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[25]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[24]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[23]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[22]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[21]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[20]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[19]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[18]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[17]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[16]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[15]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[14]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[13]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[12]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[11]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[10]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[9]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[8]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[7]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1RDDATA[0]_UNCONNECTED }),
    .P1RWRMASK({1'b0, 1'b0, 1'b0, 1'b0}),
    .P1WRCOUNT({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P1WRCOUNT[0]_UNCONNECTED }),
    .P1WRDATA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P2CMDBA({1'b0, 1'b0, 1'b0}),
    .P2CMDBL({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P2CMDCA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P2CMDINSTR({1'b0, 1'b0, 1'b0}),
    .P2CMDRA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P2COUNT({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2COUNT[0]_UNCONNECTED }),
    .P2RDDATA({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[31]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[30]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[29]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[28]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[27]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[26]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[25]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[24]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[23]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[22]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[21]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[20]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[19]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[18]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[17]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[16]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[15]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[14]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[13]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[12]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[11]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[10]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[9]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[8]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[7]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P2RDDATA[0]_UNCONNECTED }),
    .P2WRDATA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P2WRMASK({1'b0, 1'b0, 1'b0, 1'b0}),
    .P3CMDBA({1'b0, 1'b0, 1'b0}),
    .P3CMDBL({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P3CMDCA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P3CMDINSTR({1'b0, 1'b0, 1'b0}),
    .P3CMDRA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P3COUNT({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3COUNT[0]_UNCONNECTED }),
    .P3RDDATA({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[31]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[30]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[29]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[28]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[27]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[26]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[25]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[24]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[23]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[22]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[21]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[20]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[19]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[18]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[17]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[16]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[15]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[14]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[13]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[12]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[11]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[10]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[9]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[8]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[7]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P3RDDATA[0]_UNCONNECTED }),
    .P3WRDATA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P3WRMASK({1'b0, 1'b0, 1'b0, 1'b0}),
    .P4CMDBA({1'b0, 1'b0, 1'b0}),
    .P4CMDBL({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P4CMDCA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P4CMDINSTR({1'b0, 1'b0, 1'b0}),
    .P4CMDRA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P4COUNT({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4COUNT[0]_UNCONNECTED }),
    .P4RDDATA({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[31]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[30]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[29]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[28]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[27]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[26]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[25]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[24]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[23]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[22]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[21]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[20]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[19]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[18]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[17]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[16]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[15]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[14]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[13]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[12]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[11]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[10]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[9]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[8]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[7]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P4RDDATA[0]_UNCONNECTED }),
    .P4WRDATA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P4WRMASK({1'b0, 1'b0, 1'b0, 1'b0}),
    .P5CMDBA({1'b0, 1'b0, 1'b0}),
    .P5CMDBL({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P5CMDCA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P5CMDINSTR({1'b0, 1'b0, 1'b0}),
    .P5CMDRA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P5COUNT({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5COUNT[0]_UNCONNECTED }),
    .P5RDDATA({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[31]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[30]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[29]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[28]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[27]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[26]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[25]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[24]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[23]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[22]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[21]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[20]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[19]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[18]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[17]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[16]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[15]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[14]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[13]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[12]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[11]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[10]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[9]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[8]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[7]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_P5RDDATA[0]_UNCONNECTED }),
    .P5WRDATA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .P5WRMASK({1'b0, 1'b0, 1'b0, 1'b0}),
    .PLLCE({\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCE [1], 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCE [0]}),
    .PLLCLK({\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK [1], 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK [0]}),
    .STATUS({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[31]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[30]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[29]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[28]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[27]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[26]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[25]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[24]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[23]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[22]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[21]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[20]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[19]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[18]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[17]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[16]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[15]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[14]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[13]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[12]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[11]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[10]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[9]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[8]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[7]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_STATUS[0]_UNCONNECTED }),
    .UIADDR({\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR [4], 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR [3], 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR [2], 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR [1], 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR [0]}),
    .UIDQCOUNT({1'b0, 1'b0, 1'b0, 1'b0}),
    .UODATA({\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[7]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[6]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[5]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[4]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[3]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[2]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[1]_UNCONNECTED , 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_UODATA[0]_UNCONNECTED })
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y37" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/IOCLK0_INT )
  );
  X_IODRP2 #(
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 75 ),
    .LOC ( "IODELAY_X0Y37" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ  (
    .T
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/T )
,
    .IOCLK0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/IOCLK0_INT ),
    .SDI
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/SDI )
,
    .BKST(GND),
    .IOCLK1
(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ_IOCLK1_UNCONNECTED )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/CLK )
,
    .IDATAIN
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/IDATAIN )
,
    .ADD
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/ADD )
,
    .CS
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/CS )
,
    .ODATAIN
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/ODATAIN )
,
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_OUT ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_SDO ),
    .DATAOUT
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/DATAOUT ),
    .DATAOUT2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/DATAOUT2 ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_TOUT )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y39" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y39" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [14]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [14]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [14]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [14]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y66" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .LOC ( "OLOGIC_X0Y66" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N  (
    .D2(VCC),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTIN1 ),
    .T4(GND),
    .OCE(\vram/u_ramModule/c3_pll_lock ),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTIN2 ),
    .D1(GND),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_CLK1_UNCONNECTED ),
    .RST(GND),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/TQ_N ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_14116 ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y45" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "MASTER" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 5 ),
    .LOC ( "IODELAY_X0Y45" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_11 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [10]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [10]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_10 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [10]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y44" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "SLAVE" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 5 ),
    .LOC ( "IODELAY_X0Y44" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_udqsp ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [11]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [11]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_11 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [11]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y41" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "MASTER" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 6 ),
    .LOC ( "IODELAY_X0Y41" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_13 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [12]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [12]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_12 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [12]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y40" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "SLAVE" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 6 ),
    .LOC ( "IODELAY_X0Y40" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_14 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [13]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [13]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_13 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [13]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y39" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "MASTER" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 7 ),
    .LOC ( "IODELAY_X0Y39" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_15 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [14]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [14]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_14 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [14]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y38" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "SLAVE" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 7 ),
    .LOC ( "IODELAY_X0Y38" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/AUXSDOIN ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_dq [15]),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dq [15]),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_15 ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dq [15]),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y68" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y68" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [1]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [1]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [1]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [1]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y49" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y49" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [0]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [0]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [0]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [0]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y52" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "SLAVE" ),
    .LOC ( "OLOGIC_X0Y52" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0  (
    .D2(GND),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsIO_w_en_90_n ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTIN2 ),
    .D1(VCC),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsIO_w_en_90_p ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsn_tq ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsn_oq ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y53" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y53" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0  (
    .D2(VCC),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsIO_w_en_90_n ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTIN2 ),
    .D1(GND),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsIO_w_en_90_p ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsp_tq ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsp_oq ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y60" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y60" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/cas_90 ),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/cas_90 ),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_cas ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y81" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 15 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y81" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/cke_90 ),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(\vram/u_ramModule/c3_pll_lock ),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/cke_90 ),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/TRAIN ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0_CLK1_UNCONNECTED ),
    .RST(GND),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_cke ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y71" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y71" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_90 [0]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_90 [0]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ba [0]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ba [0]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y58" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y58" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqnlm ),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqplm ),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ldm_t ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ldm_oq ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y61" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y61" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ras_90 ),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ras_90 ),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ras ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y62" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y62" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [6]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [6]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [6]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [6]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y59" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y59" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqnum ),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqpum ),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udm_t ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udm_oq ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y77" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y77" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [10]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [10]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [10]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [10]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y57" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y57" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [4]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [4]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [4]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [4]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y70" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y70" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_90 [1]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_90 [1]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ba [1]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ba [1]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y44" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y44" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [11]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [11]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [11]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [11]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y47" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y47" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [8]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [8]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [8]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [8]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y76" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y76" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [4]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [4]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [4]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [4]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y74" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y74" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_90 [2]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ba_90 [2]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ba [2]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ba [2]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y38" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y38" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [15]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [15]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [15]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [15]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y78" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y78" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [9]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [9]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [9]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [9]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y58" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "SLAVE" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 8 ),
    .LOC ( "IODELAY_X0Y58" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_4 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/DQSOUTP ),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm ),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_ldm ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ldm ),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y48" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y48" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [1]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [1]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [1]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [1]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y59" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "MASTER" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 8 ),
    .LOC ( "IODELAY_X0Y59" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_ldm ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/DQSOUTP ),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm ),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdi ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_udm ),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y52" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "SLAVE" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 15 ),
    .LOC ( "IODELAY_X0Y52" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_2 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/idelay_dqs_ioi_s ),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/DOUT ),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_dqsn ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/TOUT ),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y53" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "MASTER" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 15 ),
    .LOC ( "IODELAY_X0Y53" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_dqsn ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/idelay_dqs_ioi_m ),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_dqs ),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_dqsp ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_dqs ),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "PLL_ADV_X0Y2" ))
  \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/RSTINV  (
    .I(1'b0),
    .O(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/RST_INT )
  );
  X_BUF #(
    .LOC ( "PLL_ADV_X0Y2" ))
  \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKFBIN  (
    .I(\vram/u_ramModule/memc3_infrastructure_inst/clkfbout_clkfbin ),
    .O(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKFBIN_INT )
  );
  X_PLL_ADV #(
    .COMPENSATION ( "INTERNAL" ),
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 180.000000 ),
    .CLKOUT2_PHASE ( 0.000000 ),
    .CLKOUT3_PHASE ( 0.000000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.005000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_DIVIDE ( 1 ),
    .CLKOUT0_DIVIDE ( 1 ),
    .CLKOUT1_DIVIDE ( 1 ),
    .CLKOUT3_DIVIDE ( 4 ),
    .DIVCLK_DIVIDE ( 4 ),
    .CLKFBOUT_MULT ( 25 ),
    .CLKOUT5_DIVIDE ( 1 ),
    .CLKOUT2_DIVIDE ( 8 ),
    .CLKIN2_PERIOD ( 9.375000 ),
    .CLKIN1_PERIOD ( 9.375000 ),
    .LOC ( "PLL_ADV_X0Y2" ),
    .VCOCLK_FREQ_MAX ( 1080.000000 ),
    .VCOCLK_FREQ_MIN ( 400.000000 ),
    .CLKIN_FREQ_MAX ( 540.000000 ),
    .CLKIN_FREQ_MIN ( 19.000000 ),
    .CLKPFD_FREQ_MAX ( 500.000000 ),
    .CLKPFD_FREQ_MIN ( 19.000000 ))
  \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv  (
    .CLKFBIN(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKFBIN_INT ),
    .DCLK(GND),
    .DEN(GND),
    .CLKINSEL(VCC),
    .CLKIN2(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKIN2 ),
    .RST(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/RST_INT ),
    .DWE(GND),
    .REL(\NLW_vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv_REL_UNCONNECTED ),
    .CLKIN1(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKIN1 ),
    .CLKOUT3(\vram/u_ramModule/memc3_infrastructure_inst/mcb_drp_clk_bufg_in ),
    .CLKOUTDCM3(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUTDCM3 ),
    .CLKFBOUT(\vram/u_ramModule/memc3_infrastructure_inst/clkfbout_clkfbin ),
    .CLKOUTDCM4(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUTDCM4 ),
    .CLKOUT1(\vram/u_ramModule/memc3_infrastructure_inst/clk_2x_180 ),
    .CLKOUT5(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUT5 ),
    .CLKOUTDCM2(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUTDCM2 ),
    .DRDY(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DRDY ),
    .CLKOUTDCM1(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUTDCM1 ),
    .CLKOUTDCM5(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUTDCM5 ),
    .CLKFBDCM(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKFBDCM ),
    .CLKOUT0(\vram/u_ramModule/memc3_infrastructure_inst/clk_2x_0 ),
    .CLKOUT4(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUT4 ),
    .CLKOUT2(\vram/u_ramModule/memc3_infrastructure_inst/clk0_bufg_in ),
    .CLKOUTDCM0(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKOUTDCM0 ),
    .LOCKED(\vram/u_ramModule/memc3_infrastructure_inst/locked ),
    .DADDR({GND, GND, GND, GND, GND}),
    .DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .DO({\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO15 , \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO14 , 
\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO13 , \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO12 , 
\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO11 , \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO10 , 
\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO9 , \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO8 , 
\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO7 , \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO6 , 
\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO5 , \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO4 , 
\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO3 , \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO2 , 
\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO1 , \vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/DO0 })
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y42" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "SLAVE" ),
    .LOC ( "OLOGIC_X0Y42" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0  (
    .D2(GND),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsIO_w_en_90_n ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTIN2 ),
    .D1(VCC),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsIO_w_en_90_p ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udqsn_tq ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udqsn_oq ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y43" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y43" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0  (
    .D2(VCC),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsIO_w_en_90_n ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTIN2 ),
    .D1(GND),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsIO_w_en_90_p ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udqsp_tq ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udqsp_oq ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/SHIFTOUT4 )
  );
  X_BUFPLL_MCB #(
    .DIVIDE ( 2 ),
    .LOCK_SRC ( "LOCK_TO_0" ),
    .LOC ( "BUFPLL_MCB_X0Y5" ))
  \vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1  (
    .GCLK(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/GCLK ),
    .PLLIN0(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN0 ),
    .PLLIN1(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN1 ),
    .LOCKED(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/LOCKED ),
    .LOCK(\vram/u_ramModule/c3_pll_lock ),
    .IOCLK0(\vram/u_ramModule/c3_sysclk_2x ),
    .SERDESSTROBE0(\vram/u_ramModule/c3_pll_ce_0 ),
    .IOCLK1(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .SERDESSTROBE1(\vram/u_ramModule/c3_pll_ce_90 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y67" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y67" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0  (
    .D2(VCC),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(\vram/u_ramModule/c3_pll_lock ),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTIN2 ),
    .D1(GND),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0_CLK1_UNCONNECTED ),
    .RST(GND),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_ck ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y56" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y56" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [5]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [5]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [5]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [5]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y75" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y75" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/we_90 ),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/we_90 ),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_we ),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we ),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y72" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y72" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [2]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [2]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [2]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [2]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y41" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y41" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [12]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [12]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [12]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [12]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUFIO2 #(
    .DIVIDE ( 1 ),
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .LOC ( "BUFIO2_X4Y20" ))
  SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0 (
    .DIVCLK(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK ),
    .I(\NlwBufferSignal_SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0/I ),
    .IOCLK(NLW_SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_IOCLK_UNCONNECTED),
    .SERDESSTROBE(NLW_SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_SERDESSTROBE_UNCONNECTED)
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y73" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y73" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [7]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [7]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [7]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [7]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/SHIFTOUT4 )
  );
  X_CKBUF #(
    .LOC ( "BUFGMUX_X2Y4" ))
  clk50m_bufgbufg (
    .I(\NlwBufferSignal_clk50m_bufgbufg/IN ),
    .O(clk50m_bufg)
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y46" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y46" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [9]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [9]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [9]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [9]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y82" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y82" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [11]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [11]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [11]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [11]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/SHIFTOUT4 )
  );
  X_BUFIO2 #(
    .DIVIDE ( 2 ),
    .DIVIDE_BYPASS ( "FALSE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .LOC ( "BUFIO2_X3Y12" ))
  sysclk_div (
    .DIVCLK(clk50m),
    .I(\NlwBufferSignal_sysclk_div/I ),
    .IOCLK(NLW_sysclk_div_IOCLK_UNCONNECTED),
    .SERDESSTROBE(NLW_sysclk_div_SERDESSTROBE_UNCONNECTED)
  );
  X_CKBUF #(
    .LOC ( "BUFGMUX_X2Y1" ))
  \HDMI/pclkx2bufg  (
    .I(\NlwBufferSignal_HDMI/pclkx2bufg/IN ),
    .O(\HDMI/pclkx2 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y51" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y51" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [2]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [2]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [2]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [2]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUFPLL #(
    .DIVIDE ( 5 ),
    .ENABLE_SYNC ( "TRUE" ),
    .LOC ( "BUFPLL_X1Y5" ))
  \HDMI/ioclk_buf  (
    .PLLIN(\NlwBufferSignal_HDMI/ioclk_buf/PLLIN ),
    .GCLK(\NlwBufferSignal_HDMI/ioclk_buf/GCLK ),
    .LOCKED(\NlwBufferSignal_HDMI/ioclk_buf/LOCKED ),
    .IOCLK(\HDMI/pclkx10 ),
    .LOCK(\HDMI/bufpll_lock ),
    .SERDESSTROBE(\HDMI/serdesstrobe )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X12Y119" ))
  \HDMI/oserdes0/oserdes_m/CLK0INV  (
    .I(\HDMI/pclkx10 ),
    .O(\HDMI/oserdes0/oserdes_m/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X12Y119" ))
  \HDMI/oserdes0/oserdes_m  (
    .D2(GND),
    .D3(GND),
    .CLKDIV(\NlwBufferSignal_HDMI/oserdes0/oserdes_m/CLKDIV ),
    .SHIFTIN1(\HDMI/oserdes0/oserdes_m/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\HDMI/oserdes0/cascade_to ),
    .SHIFTIN3(\HDMI/oserdes0/cascade_do ),
    .CLK0(\HDMI/oserdes0/oserdes_m/CLK0_INT ),
    .T1(GND),
    .IOCE(\HDMI/serdesstrobe ),
    .SHIFTIN2(\HDMI/oserdes0/oserdes_m/SHIFTIN2 ),
    .D1(\NlwBufferSignal_HDMI/oserdes0/oserdes_m/D1 ),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_HDMI/oserdes0/oserdes_m_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_HDMI/oserdes0/oserdes_m/RST ),
    .T2(GND),
    .SHIFTOUT1(\HDMI/oserdes0/cascade_di ),
    .TQ(\HDMI/oserdes0/oserdes_m/TQ ),
    .SHIFTOUT3(\HDMI/oserdes0/oserdes_m/SHIFTOUT3 ),
    .OQ(\HDMI/tmdsint [0]),
    .SHIFTOUT2(\HDMI/oserdes0/cascade_ti ),
    .SHIFTOUT4(\HDMI/oserdes0/oserdes_m/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X12Y118" ))
  \HDMI/oserdes0/oserdes_s/CLK0INV  (
    .I(\HDMI/pclkx10 ),
    .O(\HDMI/oserdes0/oserdes_s/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .LOC ( "OLOGIC_X12Y118" ))
  \HDMI/oserdes0/oserdes_s  (
    .D2(\NlwBufferSignal_HDMI/oserdes0/oserdes_s/D2 ),
    .D3(\NlwBufferSignal_HDMI/oserdes0/oserdes_s/D3 ),
    .CLKDIV(\NlwBufferSignal_HDMI/oserdes0/oserdes_s/CLKDIV ),
    .SHIFTIN1(\HDMI/oserdes0/cascade_di ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\HDMI/oserdes0/oserdes_s/SHIFTIN4 ),
    .SHIFTIN3(\HDMI/oserdes0/oserdes_s/SHIFTIN3 ),
    .CLK0(\HDMI/oserdes0/oserdes_s/CLK0_INT ),
    .T1(GND),
    .IOCE(\HDMI/serdesstrobe ),
    .SHIFTIN2(\HDMI/oserdes0/cascade_ti ),
    .D1(\NlwBufferSignal_HDMI/oserdes0/oserdes_s/D1 ),
    .D4(\NlwBufferSignal_HDMI/oserdes0/oserdes_s/D4 ),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_HDMI/oserdes0/oserdes_s_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_HDMI/oserdes0/oserdes_s/RST ),
    .T2(GND),
    .SHIFTOUT1(\HDMI/oserdes0/oserdes_s/SHIFTOUT1 ),
    .TQ(\HDMI/oserdes0/oserdes_s/TQ ),
    .SHIFTOUT3(\HDMI/oserdes0/cascade_do ),
    .OQ(\HDMI/oserdes0/oserdes_s/OQ ),
    .SHIFTOUT2(\HDMI/oserdes0/oserdes_s/SHIFTOUT2 ),
    .SHIFTOUT4(\HDMI/oserdes0/cascade_to )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y69" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y69" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [0]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [0]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [0]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [0]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y42" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "SLAVE" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 14 ),
    .LOC ( "IODELAY_X0Y42" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_12 ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/idelay_udqs_ioi_s ),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/DOUT ),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_udqsn ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/TOUT ),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "IODELAY_X0Y43" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/IOCLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/IOCLK0_INT )
  );
  X_IODRP2_MCB #(
    .SERDES_MODE ( "MASTER" ),
    .DATA_RATE ( "SDR" ),
    .SIM_TAPDELAY_VALUE ( 10 ),
    .IDELAY_VALUE ( 0 ),
    .ODELAY_VALUE ( 0 ),
    .MCB_ADDRESS ( 14 ),
    .LOC ( "IODELAY_X0Y43" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0  (
    .T(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/T ),
    .IOCLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/IOCLK0_INT ),
    .AUXSDOIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_udqsn ),
    .SDI(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_sdo ),
    .BKST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_broadcast ),
    .IOCLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0_IOCLK1_UNCONNECTED ),
    .MEMUPDATE(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_update ),
    .CLK(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_clk ),
    .IDATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/IDATAIN ),
    .ADD(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_add ),
    .CS(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_cs ),
    .ODATAIN(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/ODATAIN ),
    .DQSOUTP(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/idelay_udqs_ioi_m ),
    .DOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udqs ),
    .AUXSDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.aux_sdi_out_udqsp ),
    .SDO(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/SDO ),
    .DATAOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/DATAOUT ),
    .DATAOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/DATAOUT2 ),
    .DQSOUTN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/DQSOUTN ),
    .TOUT(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_udqs ),
    .AUXADDR({\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [4], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [3], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [2], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [1], 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_addr [0]})
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y63" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y63" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [5]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/CLK0_INT ),
    .T1(GND),
    .IOCE(\vram/u_ramModule/c3_pll_ce_0 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/address_90 [5]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/RST ),
    .T2(GND),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/t_addr [5]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [5]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "DCM_X0Y1" ))
  \HDMI/PCLK_GEN_INST/RSTINV  (
    .I(GND),
    .O(\HDMI/PCLK_GEN_INST/RST_INT )
  );
  X_BUF #(
    .LOC ( "DCM_X0Y1" ))
  \HDMI/PCLK_GEN_INST/PROGCLKINV  (
    .I(clk50m_bufg),
    .O(\HDMI/PCLK_GEN_INST/PROGCLK_INT )
  );
  X_BUF #(
    .LOC ( "DCM_X0Y1" ))
  \HDMI/PCLK_GEN_INST/PROGENINV  (
    .I(\HDMI/dcmspi_0/PROGEN_13786 ),
    .O(\HDMI/PCLK_GEN_INST/PROGEN_INT )
  );
  X_BUF #(
    .LOC ( "DCM_X0Y1" ))
  \HDMI/PCLK_GEN_INST/PROGDATAINV  (
    .I(\HDMI/dcmspi_0/PROGDATA_11339 ),
    .O(\HDMI/PCLK_GEN_INST/PROGDATA_INT )
  );
  X_DCM_CLKGEN #(
    .CLKFXDV_DIVIDE ( 2 ),
    .STARTUP_WAIT ( "FALSE" ),
    .SPREAD_SPECTRUM ( "NONE" ),
    .CLKFX_MD_MAX ( 0.000000 ),
    .CLKFX_MULTIPLY ( 31 ),
    .CLKFX_DIVIDE ( 21 ),
    .CLKIN_PERIOD ( 20.000000 ),
    .LOC ( "DCM_X0Y1" ))
  \HDMI/PCLK_GEN_INST  (
    .CLKIN(\NlwBufferSignal_HDMI/PCLK_GEN_INST/CLKIN ),
    .PROGDATA(\HDMI/PCLK_GEN_INST/PROGDATA_INT ),
    .PROGEN(\HDMI/PCLK_GEN_INST/PROGEN_INT ),
    .FREEZEDCM(GND),
    .PROGCLK(\HDMI/PCLK_GEN_INST/PROGCLK_INT ),
    .RST(\HDMI/PCLK_GEN_INST/RST_INT ),
    .CLKFX180(\HDMI/PCLK_GEN_INST/CLKFX180 ),
    .CLKFX(\HDMI/clkfx ),
    .PROGDONE(\HDMI/PCLK_GEN_INST/PROGDONE ),
    .CLKFXDV(\HDMI/PCLK_GEN_INST/CLKFXDV ),
    .LOCKED(pclk_lckd),
    .STATUS({\HDMI/PCLK_GEN_INST/STATUS7 , \HDMI/PCLK_GEN_INST/STATUS6 , \HDMI/PCLK_GEN_INST/STATUS5 , \HDMI/PCLK_GEN_INST/STATUS4 , 
\HDMI/PCLK_GEN_INST/STATUS3 , \HDMI/PCLK_GEN_INST/STATUS2 , \HDMI/PCLK_GEN_INST/STATUS1 , \HDMI/PCLK_GEN_INST/STATUS0 })
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y55" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y55" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [6]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [6]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [6]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [6]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X4Y119" ))
  \HDMI/oserdes1/oserdes_m/CLK0INV  (
    .I(\HDMI/pclkx10 ),
    .O(\HDMI/oserdes1/oserdes_m/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X4Y119" ))
  \HDMI/oserdes1/oserdes_m  (
    .D2(GND),
    .D3(GND),
    .CLKDIV(\NlwBufferSignal_HDMI/oserdes1/oserdes_m/CLKDIV ),
    .SHIFTIN1(\HDMI/oserdes1/oserdes_m/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\HDMI/oserdes1/cascade_to ),
    .SHIFTIN3(\HDMI/oserdes1/cascade_do ),
    .CLK0(\HDMI/oserdes1/oserdes_m/CLK0_INT ),
    .T1(GND),
    .IOCE(\HDMI/serdesstrobe ),
    .SHIFTIN2(\HDMI/oserdes1/oserdes_m/SHIFTIN2 ),
    .D1(\NlwBufferSignal_HDMI/oserdes1/oserdes_m/D1 ),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_HDMI/oserdes1/oserdes_m_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_HDMI/oserdes1/oserdes_m/RST ),
    .T2(GND),
    .SHIFTOUT1(\HDMI/oserdes1/cascade_di ),
    .TQ(\HDMI/oserdes1/oserdes_m/TQ ),
    .SHIFTOUT3(\HDMI/oserdes1/oserdes_m/SHIFTOUT3 ),
    .OQ(\HDMI/tmdsint [1]),
    .SHIFTOUT2(\HDMI/oserdes1/cascade_ti ),
    .SHIFTOUT4(\HDMI/oserdes1/oserdes_m/SHIFTOUT4 )
  );
  X_BUF #(
    .LOC ( "OLOGIC_X4Y118" ))
  \HDMI/oserdes1/oserdes_s/CLK0INV  (
    .I(\HDMI/pclkx10 ),
    .O(\HDMI/oserdes1/oserdes_s/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 5 ),
    .TRAIN_PATTERN ( 0 ),
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "DIFFERENTIAL" ),
    .SERDES_MODE ( "SLAVE" ),
    .LOC ( "OLOGIC_X4Y118" ))
  \HDMI/oserdes1/oserdes_s  (
    .D2(\NlwBufferSignal_HDMI/oserdes1/oserdes_s/D2 ),
    .D3(\NlwBufferSignal_HDMI/oserdes1/oserdes_s/D3 ),
    .CLKDIV(\NlwBufferSignal_HDMI/oserdes1/oserdes_s/CLKDIV ),
    .SHIFTIN1(\HDMI/oserdes1/cascade_di ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\HDMI/oserdes1/oserdes_s/SHIFTIN4 ),
    .SHIFTIN3(\HDMI/oserdes1/oserdes_s/SHIFTIN3 ),
    .CLK0(\HDMI/oserdes1/oserdes_s/CLK0_INT ),
    .T1(GND),
    .IOCE(\HDMI/serdesstrobe ),
    .SHIFTIN2(\HDMI/oserdes1/cascade_ti ),
    .D1(\NlwBufferSignal_HDMI/oserdes1/oserdes_s/D1 ),
    .D4(\NlwBufferSignal_HDMI/oserdes1/oserdes_s/D4 ),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(GND),
    .CLK1(\NLW_HDMI/oserdes1/oserdes_s_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_HDMI/oserdes1/oserdes_s/RST ),
    .T2(GND),
    .SHIFTOUT1(\HDMI/oserdes1/oserdes_s/SHIFTOUT1 ),
    .TQ(\HDMI/oserdes1/oserdes_s/TQ ),
    .SHIFTOUT3(\HDMI/oserdes1/cascade_do ),
    .OQ(\HDMI/oserdes1/oserdes_s/OQ ),
    .SHIFTOUT2(\HDMI/oserdes1/oserdes_s/SHIFTOUT2 ),
    .SHIFTOUT4(\HDMI/oserdes1/cascade_to )
  );
  X_CKBUF #(
    .LOC ( "BUFGMUX_X2Y2" ))
  \HDMI/pclkbufg  (
    .I(\NlwBufferSignal_HDMI/pclkbufg/IN ),
    .O(pclk)
  );
  X_BUF #(
    .LOC ( "OLOGIC_X0Y40" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/CLK0INV  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/CLK0_INT )
  );
  X_OSERDES2 #(
    .DATA_WIDTH ( 2 ),
    .TRAIN_PATTERN ( 5 ),
    .BYPASS_GCLK_FF ( "TRUE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "MASTER" ),
    .LOC ( "OLOGIC_X0Y40" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0  (
    .D2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_n [13]),
    .D3(GND),
    .CLKDIV(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/CLKDIV ),
    .SHIFTIN1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTIN1 ),
    .T4(GND),
    .OCE(VCC),
    .SHIFTIN4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTIN4 ),
    .SHIFTIN3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTIN3 ),
    .CLK0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/CLK0_INT ),
    .T1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .IOCE(\vram/u_ramModule/c3_pll_ce_90 ),
    .SHIFTIN2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTIN2 ),
    .D1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqo_p [13]),
    .D4(GND),
    .TCE(VCC),
    .T3(GND),
    .TRAIN(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_drp_train ),
    .CLK1(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_CLK1_UNCONNECTED ),
    .RST(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/RST ),
    .T2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqIO_w_en_0 ),
    .SHIFTOUT1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTOUT1 ),
    .TQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [13]),
    .SHIFTOUT3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTOUT3 ),
    .OQ(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [13]),
    .SHIFTOUT2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTOUT2 ),
    .SHIFTOUT4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/SHIFTOUT4 )
  );
  X_INV #(
    .LOC ( "PLL_ADV_X0Y0" ))
  \HDMI/PLL_OSERDES/PLL_ADV/RSTINV  (
    .I(pclk_lckd),
    .O(\HDMI/PLL_OSERDES/PLL_ADV/RST_INTNOT )
  );
  X_BUF #(
    .LOC ( "PLL_ADV_X0Y0" ))
  \HDMI/PLL_OSERDES/PLL_ADV/CLKFBIN  (
    .I(\HDMI/clkfbout ),
    .O(\HDMI/PLL_OSERDES/PLL_ADV/CLKFBIN_INT )
  );
  X_PLL_ADV #(
    .COMPENSATION ( "INTERNAL" ),
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_PHASE ( 0.000000 ),
    .CLKOUT3_PHASE ( 0.000000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.100000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_DIVIDE ( 1 ),
    .CLKOUT0_DIVIDE ( 1 ),
    .CLKOUT1_DIVIDE ( 10 ),
    .CLKOUT3_DIVIDE ( 1 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKFBOUT_MULT ( 10 ),
    .CLKOUT5_DIVIDE ( 1 ),
    .CLKOUT2_DIVIDE ( 5 ),
    .CLKIN1_PERIOD ( 13 ),
    .LOC ( "PLL_ADV_X0Y0" ),
    .CLKIN2_PERIOD ( 13 ),
    .VCOCLK_FREQ_MAX ( 1080.000000 ),
    .VCOCLK_FREQ_MIN ( 400.000000 ),
    .CLKIN_FREQ_MAX ( 540.000000 ),
    .CLKIN_FREQ_MIN ( 19.000000 ),
    .CLKPFD_FREQ_MAX ( 500.000000 ),
    .CLKPFD_FREQ_MIN ( 19.000000 ))
  \HDMI/PLL_OSERDES/PLL_ADV  (
    .CLKFBIN(\HDMI/PLL_OSERDES/PLL_ADV/CLKFBIN_INT ),
    .DCLK(\HDMI/PLL_OSERDES/PLL_ADV/DCLK ),
    .DEN(\HDMI/PLL_OSERDES/PLL_ADV/DEN ),
    .CLKINSEL(GND),
    .CLKIN2(\NlwBufferSignal_HDMI/PLL_OSERDES/PLL_ADV/CLKIN2 ),
    .RST(\HDMI/PLL_OSERDES/PLL_ADV/RST_INTNOT ),
    .DWE(\HDMI/PLL_OSERDES/PLL_ADV/DWE ),
    .REL(\NLW_HDMI/PLL_OSERDES/PLL_ADV_REL_UNCONNECTED ),
    .CLKIN1(\HDMI/PLL_OSERDES/PLL_ADV/CLKIN1 ),
    .CLKOUT3(\HDMI/PLL_OSERDES/PLL_ADV/CLKOUT3 ),
    .CLKOUTDCM3(\HDMI/PLL_OSERDES/PLL_ADV/CLKOUTDCM3 ),
    .CLKFBOUT(\HDMI/clkfbout ),
    .CLKOUTDCM4(\HDMI/PLL_OSERDES/PLL_ADV/CLKOUTDCM4 ),
    .CLKOUT1(\HDMI/pllclk1 ),
    .CLKOUT5(\HDMI/PLL_OSERDES/PLL_ADV/CLKOUT5 ),
    .CLKOUTDCM2(\HDMI/PLL_OSERDES/PLL_ADV/CLKOUTDCM2 ),
    .DRDY(\HDMI/PLL_OSERDES/PLL_ADV/DRDY ),
    .CLKOUTDCM1(\HDMI/PLL_OSERDES/PLL_ADV/CLKOUTDCM1 ),
    .CLKOUTDCM5(\HDMI/PLL_OSERDES/PLL_ADV/CLKOUTDCM5 ),
    .CLKFBDCM(\HDMI/PLL_OSERDES/PLL_ADV/CLKFBDCM ),
    .CLKOUT0(\HDMI/pllclk0 ),
    .CLKOUT4(\HDMI/PLL_OSERDES/PLL_ADV/CLKOUT4 ),
    .CLKOUT2(\HDMI/pllclk2 ),
    .CLKOUTDCM0(\HDMI/PLL_OSERDES/PLL_ADV/CLKOUTDCM0 ),
    .LOCKED(\HDMI/pll_lckd ),
    .DADDR({\HDMI/PLL_OSERDES/PLL_ADV/DADDR4 , \HDMI/PLL_OSERDES/PLL_ADV/DADDR3 , \HDMI/PLL_OSERDES/PLL_ADV/DADDR2 , \HDMI/PLL_OSERDES/PLL_ADV/DADDR1 
, \HDMI/PLL_OSERDES/PLL_ADV/DADDR0 }),
    .DI({\HDMI/PLL_OSERDES/PLL_ADV/DI15 , \HDMI/PLL_OSERDES/PLL_ADV/DI14 , \HDMI/PLL_OSERDES/PLL_ADV/DI13 , \HDMI/PLL_OSERDES/PLL_ADV/DI12 , 
\HDMI/PLL_OSERDES/PLL_ADV/DI11 , \HDMI/PLL_OSERDES/PLL_ADV/DI10 , \HDMI/PLL_OSERDES/PLL_ADV/DI9 , \HDMI/PLL_OSERDES/PLL_ADV/DI8 , 
\HDMI/PLL_OSERDES/PLL_ADV/DI7 , \HDMI/PLL_OSERDES/PLL_ADV/DI6 , \HDMI/PLL_OSERDES/PLL_ADV/DI5 , \HDMI/PLL_OSERDES/PLL_ADV/DI4 , 
\HDMI/PLL_OSERDES/PLL_ADV/DI3 , \HDMI/PLL_OSERDES/PLL_ADV/DI2 , \HDMI/PLL_OSERDES/PLL_ADV/DI1 , \HDMI/PLL_OSERDES/PLL_ADV/DI0 }),
    .DO({\HDMI/PLL_OSERDES/PLL_ADV/DO15 , \HDMI/PLL_OSERDES/PLL_ADV/DO14 , \HDMI/PLL_OSERDES/PLL_ADV/DO13 , \HDMI/PLL_OSERDES/PLL_ADV/DO12 , 
\HDMI/PLL_OSERDES/PLL_ADV/DO11 , \HDMI/PLL_OSERDES/PLL_ADV/DO10 , \HDMI/PLL_OSERDES/PLL_ADV/DO9 , \HDMI/PLL_OSERDES/PLL_ADV/DO8 , 
\HDMI/PLL_OSERDES/PLL_ADV/DO7 , \HDMI/PLL_OSERDES/PLL_ADV/DO6 , \HDMI/PLL_OSERDES/PLL_ADV/DO5 , \HDMI/PLL_OSERDES/PLL_ADV/DO4 , 
\HDMI/PLL_OSERDES/PLL_ADV/DO3 , \HDMI/PLL_OSERDES/PLL_ADV/DO2 , \HDMI/PLL_OSERDES/PLL_ADV/DO1 , \HDMI/PLL_OSERDES/PLL_ADV/DO0 })
  );
  X_CKBUF #(
    .LOC ( "BUFGMUX_X2Y3" ))
  \vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK0  (
    .I(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK0/IN ),
    .O(clk0)
  );
  X_INV #(
    .LOC ( "BUFGMUX_X3Y13" ))
  \vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK1/SINV  (
    .I(\vram/u_ramModule/memc3_infrastructure_inst/locked ),
    .O(\vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK1/S_INTNOT )
  );
  X_BUFGMUX #(
    .CLK_SEL_TYPE ( "SYNC" ),
    .LOC ( "BUFGMUX_X3Y13" ))
  \vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK1  (
    .I0(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK1/I0 ),
    .I1(GND),
    .S(\vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK1/S_INTNOT ),
    .O(\vram/u_ramModule/c3_mcb_drp_clk )
  );
  X_BUF   \port1_controller/FIFO_write_state_FSM_FFd1/port1_controller/FIFO_write_state_FSM_FFd1_DMUX_Delay  (
    .I(N87_pack_10),
    .O(N87)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y53" ),
    .INIT ( 64'hF0000000F0000000 ))
  \port1_controller/FIFO_write_state[5]_rd_en_Select_14_o2_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(p1_rd_count[2]),
    .ADR3(p1_rd_count[1]),
    .ADR2(p1_rd_count[0]),
    .ADR5(1'b1),
    .O(N85)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X0Y53" ),
    .INIT ( 32'hFF0FFF0F ))
  \port1_controller/FIFO_write_state[5]_rd_en_Select_14_o1_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(p1_rd_count[1]),
    .ADR2(p1_rd_count[0]),
    .O(N87_pack_10)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y53" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \port1_controller/FIFO_write_state[5]_rd_en_Select_14_o1  (
    .ADR1(p1_rd_count[6]),
    .ADR4(p1_rd_count[5]),
    .ADR2(p1_rd_count[4]),
    .ADR0(p1_rd_count[3]),
    .ADR5(p1_rd_count[2]),
    .ADR3(N87),
    .O(\port1_controller/FIFO_write_state[5]_rd_en_Select_14_o1_12991 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y53" ),
    .INIT ( 64'h2000000000000000 ))
  \port1_controller/FIFO_write_state[5]_rd_en_Select_14_o2  (
    .ADR1(\port1_controller/FIFO_write_state_FSM_FFd1_12990 ),
    .ADR2(p1_rd_count[6]),
    .ADR3(p1_rd_count[5]),
    .ADR5(p1_rd_count[4]),
    .ADR4(p1_rd_count[3]),
    .ADR0(N85),
    .O(\port1_controller/FIFO_write_state[5]_rd_en_Select_14_o2_14424 )
  );
  X_FF #(
    .LOC ( "SLICE_X0Y53" ),
    .INIT ( 1'b0 ))
  \port1_controller/FIFO_write_state_FSM_FFd1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/FIFO_write_state_FSM_FFd1/CLK ),
    .I(\port1_controller/FIFO_write_state_FSM_FFd1_rstpot_4150 ),
    .O(\port1_controller/FIFO_write_state_FSM_FFd1_12990 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y53" ),
    .INIT ( 64'h3333002233330000 ))
  \port1_controller/FIFO_write_state_FSM_FFd1_rstpot  (
    .ADR2(1'b1),
    .ADR1(\port1_controller/FIFO_full ),
    .ADR3(p1_rd_empty),
    .ADR5(\port1_controller/FIFO_write_state_FSM_FFd1_12990 ),
    .ADR0(\port1_controller/FIFO_write_state[5]_rd_en_Select_14_o1_12991 ),
    .ADR4(\port1_controller/FIFO_write_state[5]_rd_en_Select_14_o2_14424 ),
    .O(\port1_controller/FIFO_write_state_FSM_FFd1_rstpot_4150 )
  );
  X_FF #(
    .LOC ( "SLICE_X1Y53" ),
    .INIT ( 1'b0 ))
  \port1_controller/FIFO_wr_en  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/FIFO_wr_en/CLK ),
    .I(\port1_controller/FIFO_wr_en_rstpot_4175 ),
    .O(\port1_controller/FIFO_wr_en_12495 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X1Y53" ),
    .INIT ( 64'h0F0F0FAF000000A0 ))
  \port1_controller/FIFO_wr_en_rstpot  (
    .ADR1(1'b1),
    .ADR2(\port1_controller/FIFO_write_state_FSM_FFd1_12990 ),
    .ADR0(\port1_controller/FIFO_write_state[5]_rd_en_Select_14_o1_12991 ),
    .ADR5(\port1_controller/FIFO_wr_en_12495 ),
    .ADR3(\port1_controller/FIFO_full ),
    .ADR4(p1_rd_empty),
    .O(\port1_controller/FIFO_wr_en_rstpot_4175 )
  );
  X_FF #(
    .LOC ( "SLICE_X1Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD_13391 )
,
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS_4187 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y82" ),
    .INIT ( 64'h0000444400004444 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In21  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2_13897 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X2Y82" ),
    .INIT ( 32'h0504CC44 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o1  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o2_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o )

  );
  X_FF #(
    .LOC ( "SLICE_X2Y82" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS_4187 )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y82" ),
    .INIT ( 64'hAAAAA2A208080000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mmux_DRP_SDI11  (
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD_13029 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg_12862 )
,
    .ADR4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_sdo ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_sdi )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y83" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_rd_not_write_reg_AND_80_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD_14308 )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y83" ),
    .INIT ( 64'h0000320000000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_rd_not_write_reg_AND_80_o1  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg_12862 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o2_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_rd_not_write_reg_AND_80_o )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_BMUX_Delay  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_pack_2 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y68" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1/CLK )
,
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gated_pll_lock ),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_14427 )
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y68" ),
    .INIT ( 64'hFF0FF000FF0FF000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/Mmux_gated_pll_lock11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window_13706 ),
    .ADR4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock_13707 ),
    .ADR3(\vram/u_ramModule/c3_pll_lock ),
    .ADR5(1'b1),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gated_pll_lock )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X4Y68" ),
    .INIT ( 32'h00F00FFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window_13706 ),
    .ADR4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock_13707 ),
    .ADR3(\vram/u_ramModule/c3_pll_lock ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_pack_2 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y68" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2_13742 )
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y68" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN )
  );
  X_BUF   \HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1>/HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1>_CMUX_Delay  (
    .I(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT83 ),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT83_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X4Y104" ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT84  (
    .IA(N413),
    .IB(N414),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT83 ),
    .SEL(\HDMI/enc0/encg/q_m_reg<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y104" ),
    .INIT ( 64'h2DD23CC3B44BF00F ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT84_F  (
    .ADR1(\HDMI/enc0/encg/cnt [2]),
    .ADR5(\HDMI/enc0/encg/n0233 [2]),
    .ADR3(\HDMI/enc0/encg/cnt [3]),
    .ADR2(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 ),
    .ADR4(\HDMI/enc0/encg/cnt [1]),
    .ADR0(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .O(N413)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y104" ),
    .INIT ( 64'h5A9AA5655595AA6A ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT84_G  (
    .ADR4(\HDMI/enc0/encg/cnt [3]),
    .ADR0(\HDMI/enc0/encg/n0236 [3]),
    .ADR2(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_43_OUT_lut<2> ),
    .ADR1(\HDMI/enc0/encg/cnt [1]),
    .ADR3(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .ADR5(\HDMI/enc0/encg/cnt [2]),
    .O(N414)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y104" ),
    .INIT ( 64'hF00F0FF0F00F0FF0 ))
  \HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1>11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR2(\HDMI/enc0/encg/cnt [1]),
    .ADR3(\HDMI/enc0/encg/n0q_m [1]),
    .ADR4(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .O(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y104" ),
    .INIT ( 64'h30CFB24DCF304DB2 ))
  \HDMI/enc0/encg/Msub_n0236_xor<3>11  (
    .ADR3(\HDMI/enc0/encg/n0q_m [3]),
    .ADR5(\HDMI/enc0/encg/n1q_m [3]),
    .ADR2(\HDMI/enc0/encg/n0q_m [2]),
    .ADR1(\HDMI/enc0/encg/n1q_m<2>_0 ),
    .ADR4(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .ADR0(\HDMI/enc0/encg/n0q_m [1]),
    .O(\HDMI/enc0/encg/n0236 [3])
  );
  X_BUF   \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042/HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042_CMUX_Delay  (
    .I(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT10 ),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT10_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X4Y105" ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT101  (
    .IA(N415),
    .IB(N416),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT10 ),
    .SEL(\HDMI/enc0/encg/q_m_reg<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y105" ),
    .INIT ( 64'hC3C33C3CC33CC33C ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_F  (
    .ADR0(1'b1),
    .ADR1(\HDMI/enc0/encg/cnt [4]),
    .ADR2(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT1041 ),
    .ADR5(\HDMI/enc0/encg/Msub_n0233_lut [3]),
    .ADR4(\HDMI/enc0/encg/Msub_n0233_xor<3>11 ),
    .ADR3(\HDMI/enc0/encg/n0q_m [3]),
    .O(N415)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y105" ),
    .INIT ( 64'hAF5050AF0AF5F50A ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_G  (
    .ADR1(1'b1),
    .ADR4(\HDMI/enc0/encg/cnt [4]),
    .ADR3(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042 ),
    .ADR2(\HDMI/enc0/encg/n0q_m [3]),
    .ADR5(\HDMI/enc0/encg/Msub_n0236_xor<3>11_13291 ),
    .ADR0(\HDMI/enc0/encg/n1q_m [3]),
    .O(N416)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y105" ),
    .INIT ( 64'h055501155FFF577F ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT10421  (
    .ADR0(\HDMI/enc0/encg/cnt [3]),
    .ADR5(\HDMI/enc0/encg/n0236 [3]),
    .ADR3(\HDMI/enc0/encg/n0236 [2]),
    .ADR2(\HDMI/enc0/encg/cnt [2]),
    .ADR4(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .ADR1(\HDMI/enc0/encg/cnt [1]),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y105" ),
    .INIT ( 64'h40D0F4FD50F0F5FF ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT10411  (
    .ADR4(\HDMI/enc0/encg/cnt [3]),
    .ADR2(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 ),
    .ADR0(\HDMI/enc0/encg/cnt [2]),
    .ADR3(\HDMI/enc0/encg/n0233 [2]),
    .ADR1(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .ADR5(\HDMI/enc0/encg/cnt [1]),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT1041 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y106" ),
    .INIT ( 64'hEEEEEEEEEEEEEEEE ))
  \HDMI/enc0/encg/decision2_SW0  (
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\HDMI/enc0/encg/cnt [3]),
    .ADR0(\HDMI/enc0/encg/cnt [4]),
    .O(N72)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y68" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock/CLK ),
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock_rstpot_4284 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock_13707 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y68" ),
    .INIT ( 64'hFFF0FFF00F000F00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR5(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock_13707 ),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_0 )
,
    .ADR3(\vram/u_ramModule/c3_pll_lock ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock_rstpot_4284 )
  );
  X_BUF   \HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_43_OUT_lut<2>/HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_43_OUT_lut<2>_AMUX_Delay  (
    .I(N383),
    .O(N383_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y104" ),
    .INIT ( 64'h9696699696966996 ))
  \HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_43_OUT_lut<2>1  (
    .ADR1(\HDMI/enc0/encg/cnt [2]),
    .ADR4(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .ADR2(\HDMI/enc0/encg/n0q_m [2]),
    .ADR0(\HDMI/enc0/encg/n1q_m<2>_0 ),
    .ADR3(\HDMI/enc0/encg/n0q_m [1]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_43_OUT_lut<2> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X5Y104" ),
    .INIT ( 32'h21211221 ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT1011_SW0  (
    .ADR1(\HDMI/enc0/encg/cnt [2]),
    .ADR4(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .ADR2(\HDMI/enc0/encg/n0q_m [2]),
    .ADR0(\HDMI/enc0/encg/n1q_m<2>_0 ),
    .ADR3(\HDMI/enc0/encg/n0q_m [1]),
    .O(N383)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y105" ),
    .INIT ( 64'hF00FF00FF00FF00F ))
  \HDMI/enc0/encg/Msub_n0233_lut<3>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .ADR2(\HDMI/enc0/encg/n0q_m [3]),
    .ADR3(\HDMI/enc0/encg/n1q_m [3]),
    .O(\HDMI/enc0/encg/Msub_n0233_lut [3])
  );
  X_FF #(
    .LOC ( "SLICE_X6Y68" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window/CLK ),
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window_rstpot1 ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window_13706 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y68" ),
    .INIT ( 64'h5555555555555555 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window_rstpot1_INV_0  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_0 )
,
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window_rstpot1 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y81" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_13675 )
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt<2>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt<2>_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o2_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt<2>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt<2>_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In1_4317 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In1_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X6Y85" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Result [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_sync_rst_AND_77_o_inv )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y85" ),
    .INIT ( 64'h3F3FC0C03F3FC0C0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mcount_bit_cnt_xor<2>11  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [1])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Result [2])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X6Y85" ),
    .INIT ( 32'h3F3FFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o21  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o2 )

  );
  X_SFF #(
    .LOC ( "SLICE_X6Y85" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Result [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_sync_rst_AND_77_o_inv )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y85" ),
    .INIT ( 64'h3333CCCC3333CCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mcount_bit_cnt_xor<1>11  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [0])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Result [1])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X6Y85" ),
    .INIT ( 32'h73FFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In1  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg_12862 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase_13850 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In1_4317 )

  );
  X_SFF #(
    .LOC ( "SLICE_X6Y85" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Result [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_sync_rst_AND_77_o_inv )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y85" ),
    .INIT ( 64'h00000000FFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mcount_bit_cnt_xor<0>11_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [0])
,
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Result [0])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y103" ),
    .INIT ( 64'h9C639C6339C69C63 ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT8131  (
    .ADR3(\HDMI/enc0/encg/n0q_m [3]),
    .ADR1(\HDMI/enc0/encg/n1q_m [3]),
    .ADR2(\HDMI/enc0/encg/n1q_m<2>_0 ),
    .ADR5(\HDMI/enc0/encg/n0q_m [1]),
    .ADR0(\HDMI/enc0/encg/n0q_m [2]),
    .ADR4(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y104" ),
    .INIT ( 64'h54A8D5EA54A8EAD5 ))
  \HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>31  (
    .ADR4(\HDMI/enc0/encg/Msub_n0233_lut [1]),
    .ADR2(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR0(\HDMI/enc0/encg/Msub_n0233_lut [2]),
    .ADR3(\HDMI/enc0/encg/cnt [2]),
    .ADR1(\HDMI/enc0/encg/cnt [1]),
    .ADR5(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .O(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y104" ),
    .INIT ( 64'h6633366399CCC99C ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT81_SW1  (
    .ADR1(\HDMI/enc0/encg/Msub_n0236_xor<3>11_13291 ),
    .ADR3(\HDMI/enc0/encg/Msub_n0233_lut [2]),
    .ADR2(\HDMI/enc0/encg/n0q_m [1]),
    .ADR4(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .ADR5(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2 ),
    .ADR0(\HDMI/enc0/encg/cnt [2]),
    .O(N397)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y104" ),
    .INIT ( 64'hCCCCCCCC33333333 ))
  \HDMI/enc0/encg/Msub_n0233_lut<2>1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\HDMI/enc0/encg/n0q_m [2]),
    .ADR5(\HDMI/enc0/encg/n1q_m<2>_0 ),
    .O(\HDMI/enc0/encg/Msub_n0233_lut [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y104" ),
    .INIT ( 64'hAF0BFFFE0302AC08 ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT8111  (
    .ADR2(\HDMI/enc0/encg/Msub_n0233_lut [1]),
    .ADR4(\HDMI/enc0/encg/Msub_n0233_lut [2]),
    .ADR1(\HDMI/enc0/encg/n0q_m [1]),
    .ADR0(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR5(\HDMI/enc0/encg/cnt [2]),
    .ADR3(\HDMI/enc0/encg/cnt [1]),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT811 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y105" ),
    .INIT ( 64'h9696C33C96963CC3 ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT61  (
    .ADR4(\HDMI/enc0/encg/decision3_12916 ),
    .ADR1(\HDMI/enc0/encg/cnt [2]),
    .ADR2(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_add_47_OUT1_0 ),
    .ADR5(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_12918 ),
    .ADR3(\HDMI/enc0/encg/n0236 [2]),
    .ADR0(\HDMI/enc0/encg/n0233 [2]),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT6 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/cnt_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/cnt_2/CLK ),
    .I(\HDMI/enc0/encg/GND_23_o_cnt[4]_mux_55_OUT<2> ),
    .O(\HDMI/enc0/encg/cnt [2]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y105" ),
    .INIT ( 64'h5FD700000A820000 ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT62  (
    .ADR4(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR0(\HDMI/enc0/encg/decision2_12911 ),
    .ADR2(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT63 ),
    .ADR3(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .ADR1(\HDMI/enc0/encg/cnt [1]),
    .ADR5(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT6 ),
    .O(\HDMI/enc0/encg/GND_23_o_cnt[4]_mux_55_OUT<2> )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/cnt_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/cnt_1/CLK ),
    .I(\HDMI/enc0/encg/GND_23_o_cnt[4]_mux_55_OUT<1> ),
    .O(\HDMI/enc0/encg/cnt [1]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y105" ),
    .INIT ( 64'hFF000000A500A500 ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT41  (
    .ADR1(1'b1),
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR5(\HDMI/enc0/encg/decision2_12911 ),
    .ADR0(\HDMI/enc0/encg/decision3_12916 ),
    .ADR2(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_12918 ),
    .ADR4(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .O(\HDMI/enc0/encg/GND_23_o_cnt[4]_mux_55_OUT<1> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y105" ),
    .INIT ( 64'hCC00CD0500000505 ))
  \HDMI/enc0/encg/decision2  (
    .ADR0(\HDMI/enc0/encg/cnt [1]),
    .ADR4(\HDMI/enc0/encg/cnt [2]),
    .ADR2(N72),
    .ADR3(\HDMI/enc0/encg/Msub_n0233_lut [1]),
    .ADR1(\HDMI/enc0/encg/Msub_n0233_lut [2]),
    .ADR5(\HDMI/enc0/encg/Msub_n0233_lut [3]),
    .O(\HDMI/enc0/encg/decision2_12911 )
  );
  X_BUF   \HDMI/enc0/encg/Msub_n0233_lut<1>/HDMI/enc0/encg/Msub_n0233_lut<1>_CMUX_Delay  (
    .I(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_4415 ),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_0 )
  );
  X_BUF   \HDMI/enc0/encg/Msub_n0233_lut<1>/HDMI/enc0/encg/Msub_n0233_lut<1>_BMUX_Delay  (
    .I(N371_pack_8),
    .O(N371)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y106" ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012  (
    .IA(N425),
    .IB(N426),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_4415 ),
    .SEL(\HDMI/enc0/encg/decision3_12916 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y106" ),
    .INIT ( 64'hDB4DB2DBB2DB24B2 ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012_F  (
    .ADR3(\HDMI/enc0/encg/n0q_m [3]),
    .ADR4(\HDMI/enc0/encg/n1q_m [3]),
    .ADR5(\HDMI/enc0/encg/Msub_n0236_xor<3>11_13291 ),
    .ADR0(\HDMI/enc0/encg/cnt [3]),
    .ADR2(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2 ),
    .ADR1(N383_0),
    .O(N425)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y106" ),
    .INIT ( 64'h3FFC033FFCC03FFC ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012_G  (
    .ADR0(1'b1),
    .ADR4(\HDMI/enc0/encg/n1q_m [3]),
    .ADR3(\HDMI/enc0/encg/n0q_m [3]),
    .ADR1(\HDMI/enc0/encg/Msub_n0233_xor<3>11 ),
    .ADR5(\HDMI/enc0/encg/cnt [3]),
    .ADR2(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT811 ),
    .O(N426)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y106" ),
    .INIT ( 64'hFF0000FFFF0000FF ))
  \HDMI/enc0/encg/Msub_n0233_lut<1>11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/enc0/encg/n0q_m [1]),
    .ADR3(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/Msub_n0233_lut [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X6Y106" ),
    .INIT ( 32'h00F00F00 ))
  \HDMI/enc0/encg/decision3_SW4  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\HDMI/enc0/encg/cnt [4]),
    .ADR4(\HDMI/enc0/encg/n0q_m [1]),
    .ADR3(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .O(N371_pack_8)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y106" ),
    .INIT ( 64'hD1B899AA5599D1B8 ))
  \HDMI/enc0/encg/decision3  (
    .ADR1(\HDMI/enc0/encg/n0q_m [3]),
    .ADR3(\HDMI/enc0/encg/n1q_m [3]),
    .ADR4(\HDMI/enc0/encg/n1q_m<2>_0 ),
    .ADR5(\HDMI/enc0/encg/n0q_m [2]),
    .ADR2(N371),
    .ADR0(\HDMI/enc0/encg/cnt [4]),
    .O(\HDMI/enc0/encg/decision3_12916 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y122" ),
    .INIT ( 1'b0 ))
  \HDMI/toggle  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/toggle/CLK ),
    .I(\HDMI/toggle_inv ),
    .O(\HDMI/toggle_13621 ),
    .RST(\HDMI/serdes_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y122" ),
    .INIT ( 64'h00000000FFFFFFFF ))
  \HDMI/toggle_inv1_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/toggle_13621 ),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(\HDMI/toggle_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y85" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_GND_49_o_equal_31_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD_13029 )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y85" ),
    .INIT ( 64'h002A00AA00AA00AA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_nextstate[3]_GND_49_o_equal_31_o1  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_GND_49_o_equal_31_o )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y103" ),
    .INIT ( 64'hF5F55050FAFAA0A0 ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd91  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8_lut [0]),
    .ADR2(\HDMI/enc0/encg/q_m [3]),
    .ADR0(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR5(\HDMI/enc0/encg/q_m [7]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9 )
  );
  X_BUF   \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT61/HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_DMUX_Delay  (
    .I(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_add_47_OUT1 ),
    .O(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_add_47_OUT1_0 )
  );
  X_BUF   \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT61/HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_BMUX_Delay  (
    .I(\HDMI/enc0/encg/n0233<2>_pack_4 ),
    .O(\HDMI/enc0/encg/n0233 [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y105" ),
    .INIT ( 64'h6699996666999966 ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT611  (
    .ADR2(1'b1),
    .ADR1(\HDMI/enc0/encg/cnt [1]),
    .ADR0(\HDMI/enc0/encg/n0q_m [1]),
    .ADR3(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .ADR4(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_12918 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X7Y105" ),
    .INIT ( 32'hDDEE4488 ))
  \HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_add_47_OUT11  (
    .ADR2(1'b1),
    .ADR1(\HDMI/enc0/encg/cnt [1]),
    .ADR0(\HDMI/enc0/encg/n0q_m [1]),
    .ADR3(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .ADR4(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .O(\HDMI/enc0/encg/Madd_cnt[4]_GND_23_o_add_47_OUT1 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y105" ),
    .INIT ( 64'h0FF0A55A0FF0A55A ))
  \HDMI/enc0/encg/Msub_n0236_xor<2>11  (
    .ADR1(1'b1),
    .ADR4(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .ADR2(\HDMI/enc0/encg/n0q_m [2]),
    .ADR3(\HDMI/enc0/encg/n1q_m<2>_0 ),
    .ADR0(\HDMI/enc0/encg/n0q_m [1]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/n0236 [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X7Y105" ),
    .INIT ( 32'h5AA50FF0 ))
  \HDMI/enc0/encg/Msub_n0233_xor<2>11  (
    .ADR1(1'b1),
    .ADR4(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .ADR2(\HDMI/enc0/encg/n0q_m [2]),
    .ADR3(\HDMI/enc0/encg/n1q_m<2>_0 ),
    .ADR0(\HDMI/enc0/encg/n0q_m [1]),
    .O(\HDMI/enc0/encg/n0233<2>_pack_4 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y105" ),
    .INIT ( 64'hA9A96565A9A96565 ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT631  (
    .ADR3(1'b1),
    .ADR5(1'b1),
    .ADR0(\HDMI/enc0/encg/cnt [2]),
    .ADR1(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR4(\HDMI/enc0/encg/n0236 [2]),
    .ADR2(\HDMI/enc0/encg/n0233 [2]),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT63 )
  );
  X_BUF   \HDMI/enc0/encg/cnt<4>/HDMI/enc0/encg/cnt<4>_DMUX_Delay  (
    .I(\HDMI/enc0/encg/Msub_n0233_xor<3>11_pack_6 ),
    .O(\HDMI/enc0/encg/Msub_n0233_xor<3>11 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y106" ),
    .INIT ( 64'hAFAF0AAFAFAF0AAF ))
  \HDMI/enc0/encg/Msub_n0236_xor<3>111  (
    .ADR1(1'b1),
    .ADR2(\HDMI/enc0/encg/n0q_m [2]),
    .ADR0(\HDMI/enc0/encg/n1q_m<2>_0 ),
    .ADR3(\HDMI/enc0/encg/n0q_m [1]),
    .ADR4(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/Msub_n0236_xor<3>11_13291 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X7Y106" ),
    .INIT ( 32'hF550F5F5 ))
  \HDMI/enc0/encg/Msub_n0233_xor<3>111  (
    .ADR1(1'b1),
    .ADR2(\HDMI/enc0/encg/n0q_m [2]),
    .ADR0(\HDMI/enc0/encg/n1q_m<2>_0 ),
    .ADR3(\HDMI/enc0/encg/n0q_m [1]),
    .ADR4(\HDMI/enc0/encg/n1q_m<1>_0 ),
    .O(\HDMI/enc0/encg/Msub_n0233_xor<3>11_pack_6 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/cnt_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/cnt_4/CLK ),
    .I(\HDMI/enc0/encg/GND_23_o_cnt[4]_mux_55_OUT<4> ),
    .O(\HDMI/enc0/encg/cnt [4]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y106" ),
    .INIT ( 64'hC8408C04C8408C04 ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT102  (
    .ADR5(1'b1),
    .ADR1(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR0(\HDMI/enc0/encg/decision2_12911 ),
    .ADR4(\HDMI/enc0/encg/cnt [4]),
    .ADR2(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_0 ),
    .ADR3(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT10_0 ),
    .O(\HDMI/enc0/encg/GND_23_o_cnt[4]_mux_55_OUT<4> )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/cnt_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/cnt_3/CLK ),
    .I(\HDMI/enc0/encg/GND_23_o_cnt[4]_mux_55_OUT<3> ),
    .O(\HDMI/enc0/encg/cnt [3]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y106" ),
    .INIT ( 64'hA0AAA000A000A0AA ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT85  (
    .ADR1(1'b1),
    .ADR0(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR3(\HDMI/enc0/encg/decision2_12911 ),
    .ADR4(\HDMI/enc0/encg/cnt [3]),
    .ADR5(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT81_14432 ),
    .ADR2(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT83_0 ),
    .O(\HDMI/enc0/encg/GND_23_o_cnt[4]_mux_55_OUT<3> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y106" ),
    .INIT ( 64'h695AA596A596695A ))
  \HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT81  (
    .ADR2(\HDMI/enc0/encg/n1q_m [3]),
    .ADR4(\HDMI/enc0/encg/Msub_n0233_xor<3>11 ),
    .ADR0(\HDMI/enc0/encg/n0q_m [3]),
    .ADR1(\HDMI/enc0/encg/decision3_12916 ),
    .ADR5(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT811 ),
    .ADR3(N397),
    .O(\HDMI/enc0/encg/Mmux_GND_23_o_cnt[4]_mux_55_OUT81_14432 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y122" ),
    .INIT ( 1'b0 ))
  \HDMI/tmdsclkint_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/tmdsclkint_0/CLK ),
    .I(\NlwBufferSignal_HDMI/tmdsclkint_0/IN ),
    .O(\HDMI/tmdsclkint [0]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2_13636 )
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1_14433 )
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X8Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<7> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [7])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y79" ),
    .INIT ( 64'h66FB004066730040 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux1161  (
    .ADR4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_sdo ),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg[7] )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<7> )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_CMUX_Delay  (
    .I(N197_pack_12),
    .O(N197)
  );
  X_SFF #(
    .LOC ( "SLICE_X8Y85" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y85" ),
    .INIT ( 64'hAAFFCCFEAA55CCFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In1_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y85" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2-In_SW0  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg_12862 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase_13850 )
,
    .ADR5(1'b1),
    .O(N195)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y85" ),
    .INIT ( 32'h0000CCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3-In_SW0  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg_12862 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase_13850 )
,
    .O(N197_pack_12)
  );
  X_SFF #(
    .LOC ( "SLICE_X8Y85" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2-In_4524 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y85" ),
    .INIT ( 64'hAFAF2F0FFFFF2A0A ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2-In  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o2_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR3(N195),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2-In_4524 )

  );
  X_SFF #(
    .LOC ( "SLICE_X8Y85" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3-In_4513 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y85" ),
    .INIT ( 64'h333330301313303C ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3-In  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o2_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR0(N197),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3-In_4513 )

  );
  X_BUF   \HDMI/enc0/encg/n0q_m<2>/HDMI/enc0/encg/n0q_m<2>_DMUX_Delay  (
    .I(N393_pack_7),
    .O(N393)
  );
  X_BUF   \HDMI/enc0/encg/n0q_m<2>/HDMI/enc0/encg/n0q_m<2>_AMUX_Delay  (
    .I(\HDMI/enc0/encg/n1q_m [1]),
    .O(\HDMI/enc0/encg/n1q_m<1>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y103" ),
    .INIT ( 64'hE0800000E0800000 ))
  \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>11  (
    .ADR4(\HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>16 ),
    .ADR2(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8 ),
    .ADR3(\HDMI/enc0/encg/q_m [5]),
    .ADR0(\HDMI/enc0/encg/q_m [6]),
    .ADR1(\HDMI/enc0/encg/q_m [7]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>1 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y103" ),
    .INIT ( 32'h1F7F0000 ))
  \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<3>1_SW1  (
    .ADR4(\HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>16 ),
    .ADR2(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8 ),
    .ADR3(\HDMI/enc0/encg/q_m [5]),
    .ADR0(\HDMI/enc0/encg/q_m [6]),
    .ADR1(\HDMI/enc0/encg/q_m [7]),
    .O(N393_pack_7)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/n0q_m_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/n0q_m_2/CLK ),
    .I(\HDMI/enc0/encg/PWR_23_o_BUS_0017_sub_29_OUT [2]),
    .O(\HDMI/enc0/encg/n0q_m [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y103" ),
    .INIT ( 64'hFFFFFFFFFFFF4848 ))
  \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>14  (
    .ADR3(1'b1),
    .ADR1(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .ADR0(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR2(\HDMI/enc0/encg/q_m [2]),
    .ADR4(\HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>12_13689 ),
    .ADR5(\HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>1 ),
    .O(\HDMI/enc0/encg/PWR_23_o_BUS_0017_sub_29_OUT [2])
  );
  X_FF #(
    .LOC ( "SLICE_X8Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/n0q_m_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/n0q_m_3/CLK ),
    .I(\HDMI/enc0/encg/PWR_23_o_BUS_0017_sub_29_OUT [3]),
    .O(\HDMI/enc0/encg/n0q_m [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y103" ),
    .INIT ( 64'hBEEBAAAAEBBEAAAA ))
  \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<3>1  (
    .ADR4(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .ADR3(\HDMI/enc0/encg/din_q [1]),
    .ADR2(\HDMI/enc0/encg/din_q [2]),
    .ADR1(\HDMI/enc0/encg/din_q [0]),
    .ADR5(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR0(N393),
    .O(\HDMI/enc0/encg/PWR_23_o_BUS_0017_sub_29_OUT [3])
  );
  X_FF #(
    .LOC ( "SLICE_X8Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/n0q_m_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/n0q_m_1/CLK ),
    .I(\HDMI/enc0/encg/PWR_23_o_BUS_0017_sub_29_OUT [1]),
    .O(\HDMI/enc0/encg/n0q_m [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y103" ),
    .INIT ( 64'h0F690F960F690F96 ))
  \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<1>11  (
    .ADR2(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .ADR4(\HDMI/enc0/encg/din_q [2]),
    .ADR1(\HDMI/enc0/encg/din_q [0]),
    .ADR0(\HDMI/enc0/encg/din_q [1]),
    .ADR3(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/PWR_23_o_BUS_0017_sub_29_OUT [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y103" ),
    .INIT ( 32'h69F096F0 ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>21  (
    .ADR2(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .ADR4(\HDMI/enc0/encg/din_q [2]),
    .ADR1(\HDMI/enc0/encg/din_q [0]),
    .ADR0(\HDMI/enc0/encg/din_q [1]),
    .ADR3(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_19 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/n1q_m_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/n1q_m_1/CLK ),
    .I(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_19 ),
    .O(\HDMI/enc0/encg/n1q_m [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y104" ),
    .INIT ( 64'hAF00BE00AF00BE00 ))
  \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13  (
    .ADR5(1'b1),
    .ADR3(\HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>11_14438 ),
    .ADR2(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9 ),
    .ADR1(\HDMI/enc0/encg/q_m [2]),
    .ADR4(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR0(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>12_13689 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y104" ),
    .INIT ( 64'h557777FF557777FF ))
  \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>12  (
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/enc0/encg/q_m [7]),
    .ADR3(\HDMI/enc0/encg/q_m [6]),
    .ADR1(\HDMI/enc0/encg/q_m [5]),
    .ADR0(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8 ),
    .O(\HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>11_14438 )
  );
  X_SFF #(
    .LOC ( "SLICE_X9Y85" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_AddressPhase_MUX_214_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase_13850 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y85" ),
    .INIT ( 64'hAAAAFFFF02000200 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mmux_state[3]_AddressPhase_MUX_214_o11  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_nextstate[3]_OR_141_o2_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase_13850 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_AddressPhase_MUX_214_o )

  );
  X_BUF   \HDMI/enc0/encg/n1q_m<3>/HDMI/enc0/encg/n1q_m<3>_BMUX_Delay  (
    .I(\HDMI/enc0/encg/n1q_m [2]),
    .O(\HDMI/enc0/encg/n1q_m<2>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y103" ),
    .INIT ( 64'h0000000000000609 ))
  \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>161  (
    .ADR2(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9 ),
    .ADR5(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .ADR4(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR0(\HDMI/enc0/encg/din_q [1]),
    .ADR3(\HDMI/enc0/encg/din_q [2]),
    .ADR1(\HDMI/enc0/encg/din_q [0]),
    .O(\HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>16 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y103" ),
    .INIT ( 64'h9966669966999966 ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>121  (
    .ADR2(1'b1),
    .ADR0(\HDMI/enc0/encg/q_m [5]),
    .ADR4(\HDMI/enc0/encg/q_m [6]),
    .ADR3(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8_lut [0]),
    .ADR1(\HDMI/enc0/encg/q_m [3]),
    .ADR5(\HDMI/enc0/encg/q_m [7]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/n1q_m_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/n1q_m_3/CLK ),
    .I(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\HDMI/enc0/encg/n1q_m [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y103" ),
    .INIT ( 64'hA8800000A8800000 ))
  \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>1411  (
    .ADR0(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8 ),
    .ADR4(\HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13_14439 ),
    .ADR2(\HDMI/enc0/encg/q_m [5]),
    .ADR1(\HDMI/enc0/encg/q_m [6]),
    .ADR3(\HDMI/enc0/encg/q_m [7]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_cy<0>2 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X9Y103" ),
    .INIT ( 32'h577FA880 ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>31  (
    .ADR0(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8 ),
    .ADR4(\HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13_14439 ),
    .ADR2(\HDMI/enc0/encg/q_m [5]),
    .ADR1(\HDMI/enc0/encg/q_m [6]),
    .ADR3(\HDMI/enc0/encg/q_m [7]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_29 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/n1q_m_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/n1q_m_2/CLK ),
    .I(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_29 ),
    .O(\HDMI/enc0/encg/n1q_m [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y103" ),
    .INIT ( 64'h8F4F4F8F80404080 ))
  \HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>131  (
    .ADR2(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .ADR1(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\HDMI/enc0/encg/din_q [0]),
    .ADR3(\HDMI/enc0/encg/din_q [1]),
    .ADR0(\HDMI/enc0/encg/din_q [2]),
    .ADR5(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9 ),
    .O(\HDMI/enc0/encg/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13_14439 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN_4623 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN_0 )
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X10Y31" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3_14440 ),
    .SET(SYS_RESET_IBUF_0),
    .RST(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X10Y31" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2_13267 ),
    .SET(SYS_RESET_IBUF_0),
    .RST(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X10Y31" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1/CLK ),
    .I(1'b0),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1_14441 ),
    .SET(SYS_RESET_IBUF_0),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y31" ),
    .INIT ( 32'hFF00FF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3_14440 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3_rt_4622 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y31" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3_rt_4622 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN_4623 ),
    .RST(SYS_RESET_IBUF_0),
    .SET(GND)
  );
  X_BUF   \HDMI/serdes_rst/HDMI/serdes_rst_AMUX_Delay  (
    .I(\port1_controller/cmd_en_pack_1 ),
    .O(\port1_controller/cmd_en_13771 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y88" ),
    .INIT ( 64'hCCFFCCFFCCFFCCFF ))
  \HDMI/serdes_rst1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/bufpll_lock ),
    .ADR1(SYS_RESET_IBUF_0),
    .ADR5(1'b1),
    .O(\HDMI/serdes_rst )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y88" ),
    .INIT ( 32'hA8A8BABA ))
  \port1_controller/cmd_en_rstpot  (
    .ADR0(\port1_controller/cmd_en_13771 ),
    .ADR2(\port1_controller/state_FSM_FFd2_13772 ),
    .ADR4(\port1_controller/state_FSM_FFd1_13773 ),
    .ADR3(1'b1),
    .ADR1(SYS_RESET_IBUF_0),
    .O(\port1_controller/cmd_en_rstpot_4638 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y88" ),
    .INIT ( 1'b0 ))
  \port1_controller/cmd_en  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/cmd_en/CLK ),
    .I(\port1_controller/cmd_en_rstpot_4638 ),
    .O(\port1_controller/cmd_en_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/q_m_reg_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_7/CLK ),
    .I(\HDMI/enc0/encg/q_m [7]),
    .O(\HDMI/enc0/encg/q_m_reg [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y103" ),
    .INIT ( 64'h90F6909090F69090 ))
  \HDMI/enc0/encg/Mmux_q_m<7>11  (
    .ADR5(1'b1),
    .ADR2(\HDMI/enc0/encg/Mmux_q_m<3>11 ),
    .ADR0(\HDMI/enc0/encg/din_q [7]),
    .ADR1(\HDMI/enc0/encg/q_m [6]),
    .ADR4(\HDMI/enc0/encg/Mmux_q_m<3>12 ),
    .ADR3(\HDMI/enc0/encg/n1d [3]),
    .O(\HDMI/enc0/encg/q_m [7])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y103" ),
    .INIT ( 64'h00000F00FFFFFFFF ))
  \HDMI/enc0/encg/Mmux_q_m<3>121  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\HDMI/enc0/encg/din_q [0]),
    .ADR2(\HDMI/enc0/encg/n1d [1]),
    .ADR4(\HDMI/enc0/encg/n1d [0]),
    .ADR5(\HDMI/enc0/encg/n1d [2]),
    .O(\HDMI/enc0/encg/Mmux_q_m<3>12 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/q_m_reg_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_5/CLK ),
    .I(\HDMI/enc0/encg/q_m [5]),
    .O(\HDMI/enc0/encg/q_m_reg [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y103" ),
    .INIT ( 64'hBBAA775511002200 ))
  \HDMI/enc0/encg/Mmux_q_m<5>11  (
    .ADR2(1'b1),
    .ADR5(\HDMI/enc0/encg/Mmux_q_m<3>11 ),
    .ADR0(\HDMI/enc0/encg/din_q [5]),
    .ADR4(\HDMI/enc0/encg/q_m [4]),
    .ADR3(\HDMI/enc0/encg/Mmux_q_m<3>12 ),
    .ADR1(\HDMI/enc0/encg/n1d [3]),
    .O(\HDMI/enc0/encg/q_m [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y103" ),
    .INIT ( 64'hA9595956595656A6 ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>11  (
    .ADR0(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8 ),
    .ADR5(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8_lut [0]),
    .ADR3(\HDMI/enc0/encg/q_m [3]),
    .ADR2(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR4(\HDMI/enc0/encg/q_m [7]),
    .ADR1(\HDMI/enc0/encg/q_m [5]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd9_lut<0>1 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/q_m_reg_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_0/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_0/IN ),
    .O(\HDMI/enc0/encg/q_m_reg [0]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<9>/HDMI/enc0/pixel2x/dataint<9>_BMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [8]),
    .O(\HDMI/enc0/pixel2x/dataint<8>_0 )
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<9>/HDMI/enc0/pixel2x/dataint<9>_AMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [6]),
    .O(\HDMI/enc0/pixel2x/dataint<6>_0 )
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X10Y109" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X10Y109" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X10Y109" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X10Y109" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X10Y109" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [9]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X10Y109" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [8]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X10Y109" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [7]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X10Y109" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [6]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y111" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db9  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db9/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db9/IN ),
    .O(\HDMI/enc0/pixel2x/db [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y111" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db8  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db8/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db8/IN ),
    .O(\HDMI/enc0/pixel2x/db [8]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y31" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/CLK )
,
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_12497 ),
    .SET(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2_13267 ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y31" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_343_o_MUX_26_o ),
    .O(\port1_controller/FIFO_full ),
    .SET(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2_13267 ),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y31" ),
    .INIT ( 64'h00000000FFFF00C0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_343_o_MUX_26_o11  (
    .ADR0(1'b1),
    .ADR1(\port1_controller/FIFO_wr_en_12495 ),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN_0 ),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_12497 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_0 ),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2_0 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_343_o_MUX_26_o )
  );
  X_BUF   \port1_controller/state_FSM_FFd1/port1_controller/state_FSM_FFd1_BMUX_Delay  (
    .I(\port1_controller/state_FSM_FFd2_pack_1 ),
    .O(\port1_controller/state_FSM_FFd2_13772 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y77" ),
    .INIT ( 1'b0 ))
  \port1_controller/state_FSM_FFd1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/state_FSM_FFd1/CLK ),
    .I(\port1_controller/state_FSM_FFd1-In ),
    .O(\port1_controller/state_FSM_FFd1_13773 ),
    .RST(SYS_RESET_IBUF_0),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y77" ),
    .INIT ( 64'h3F3FCCCC3F3FCCCC ))
  \port1_controller/state_FSM_FFd1-In1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1(\port1_controller/state_FSM_FFd2_13772 ),
    .ADR4(\port1_controller/state_FSM_FFd1_13773 ),
    .ADR2(p1_rd_empty),
    .ADR5(1'b1),
    .O(\port1_controller/state_FSM_FFd1-In )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X11Y77" ),
    .INIT ( 32'hFFFF3300 ))
  \port1_controller/state_FSM_FFd2-In11  (
    .ADR0(1'b1),
    .ADR3(\port1_controller/calib_done [1]),
    .ADR1(\port1_controller/state_FSM_FFd2_13772 ),
    .ADR4(\port1_controller/state_FSM_FFd1_13773 ),
    .ADR2(1'b1),
    .O(\port1_controller/state_FSM_FFd2-In )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y77" ),
    .INIT ( 1'b0 ))
  \port1_controller/state_FSM_FFd2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/state_FSM_FFd2/CLK ),
    .I(\port1_controller/state_FSM_FFd2-In ),
    .O(\port1_controller/state_FSM_FFd2_pack_1 ),
    .RST(SYS_RESET_IBUF_0),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y102" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/din_q_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/din_q_7/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encg/din_q_7/IN ),
    .O(\HDMI/enc0/encg/din_q [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y102" ),
    .INIT ( 64'h3F35F353C0CA0CAC ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut<0>1  (
    .ADR1(\HDMI/enc0/encg/Mmux_q_m<3>11 ),
    .ADR2(\HDMI/enc0/encg/din_q [5]),
    .ADR4(\HDMI/enc0/encg/q_m [4]),
    .ADR0(\HDMI/enc0/encg/Mmux_q_m<3>12 ),
    .ADR3(\HDMI/enc0/encg/n1d [3]),
    .ADR5(\HDMI/enc0/encg/q_m [6]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd5_lut [0])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y102" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/din_q_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/din_q_6/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encg/din_q_6/IN ),
    .O(\HDMI/enc0/encg/din_q [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y102" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/din_q_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/din_q_5/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encg/din_q_5/IN ),
    .O(\HDMI/enc0/encg/din_q [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y102" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/din_q_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/din_q_4/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encg/din_q_4/IN ),
    .O(\HDMI/enc0/encg/din_q [4]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/enc0/encg/q_m_reg<2>/HDMI/enc0/encg/q_m_reg<2>_DMUX_Delay  (
    .I(\HDMI/enc0/encg/q_m<4>_pack_7 ),
    .O(\HDMI/enc0/encg/q_m [4])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/q_m_reg_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_2/CLK ),
    .I(\HDMI/enc0/encg/q_m [2]),
    .O(\HDMI/enc0/encg/q_m_reg [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y103" ),
    .INIT ( 64'hA55AA55AA55AA55A ))
  \HDMI/enc0/encg/Mmux_q_m<2>11  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR0(\HDMI/enc0/encg/din_q [0]),
    .ADR2(\HDMI/enc0/encg/din_q [1]),
    .ADR3(\HDMI/enc0/encg/din_q [2]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/q_m [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X11Y103" ),
    .INIT ( 32'h96696996 ))
  \HDMI/enc0/encg/Mmux_q_m<4>11  (
    .ADR1(\HDMI/enc0/encg/din_q [3]),
    .ADR4(\HDMI/enc0/encg/din_q [4]),
    .ADR0(\HDMI/enc0/encg/din_q [0]),
    .ADR2(\HDMI/enc0/encg/din_q [1]),
    .ADR3(\HDMI/enc0/encg/din_q [2]),
    .O(\HDMI/enc0/encg/q_m<4>_pack_7 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/q_m_reg_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_6/CLK ),
    .I(\HDMI/enc0/encg/q_m [6]),
    .O(\HDMI/enc0/encg/q_m_reg [6]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y103" ),
    .INIT ( 64'hC33C3CC33CC3C33C ))
  \HDMI/enc0/encg/Mmux_q_m<6>11  (
    .ADR0(1'b1),
    .ADR3(\HDMI/enc0/encg/din_q [5]),
    .ADR4(\HDMI/enc0/encg/din_q [6]),
    .ADR1(\HDMI/enc0/encg/din_q [3]),
    .ADR2(\HDMI/enc0/encg/din_q [4]),
    .ADR5(\HDMI/enc0/encg/q_m [2]),
    .O(\HDMI/enc0/encg/q_m [6])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/q_m_reg_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_4/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_4/IN ),
    .O(\HDMI/enc0/encg/q_m_reg [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y103" ),
    .INIT ( 64'hA55A5AA55AA5A55A ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8_lut<0>1  (
    .ADR1(1'b1),
    .ADR0(\HDMI/enc0/encg/din_q [0]),
    .ADR3(\HDMI/enc0/encg/q_m [1]),
    .ADR4(\HDMI/enc0/encg/din_q [3]),
    .ADR5(\HDMI/enc0/encg/din_q [4]),
    .ADR2(\HDMI/enc0/encg/q_m [2]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8_lut [0])
  );
  X_BUF   \HDMI/enc0/encg/dout<8>/HDMI/enc0/encg/dout<8>_DMUX_Delay  (
    .I(\HDMI/enc0/encg/dout [6]),
    .O(\HDMI/enc0/encg/dout<6>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/dout_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/dout_8/CLK ),
    .I(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [8]),
    .O(\HDMI/enc0/encg/dout [8]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y105" ),
    .INIT ( 64'hAAAAFFFFAAAAFFFF ))
  \HDMI/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT91  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR0(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X11Y105" ),
    .INIT ( 32'h993CFFFF ))
  \HDMI/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT71  (
    .ADR1(\HDMI/enc0/encg/q_m_reg [6]),
    .ADR3(\HDMI/enc0/encg/decision2_12911 ),
    .ADR2(\HDMI/enc0/encg/decision3_12916 ),
    .ADR4(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR0(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .O(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [6])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/dout_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/dout_6/CLK ),
    .I(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [6]),
    .O(\HDMI/enc0/encg/dout [6]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/dout_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/dout_7/CLK ),
    .I(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [7]),
    .O(\HDMI/enc0/encg/dout [7]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y105" ),
    .INIT ( 64'hAA550FF000000000 ))
  \HDMI/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT81  (
    .ADR1(1'b1),
    .ADR5(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR4(\HDMI/enc0/encg/decision2_12911 ),
    .ADR0(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR3(\HDMI/enc0/encg/q_m_reg [7]),
    .ADR2(\HDMI/enc0/encg/decision3_12916 ),
    .O(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [7])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/dout_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/dout_5/CLK ),
    .I(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [5]),
    .O(\HDMI/enc0/encg/dout [5]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y105" ),
    .INIT ( 64'hA5005500A500AA00 ))
  \HDMI/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT61  (
    .ADR1(1'b1),
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR4(\HDMI/enc0/encg/decision2_12911 ),
    .ADR2(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR0(\HDMI/enc0/encg/q_m_reg [5]),
    .ADR5(\HDMI/enc0/encg/decision3_12916 ),
    .O(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [5])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/dout_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/dout_4/CLK ),
    .I(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [4]),
    .O(\HDMI/enc0/encg/dout [4]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y105" ),
    .INIT ( 64'hAF5F5F5FAF5FAFAF ))
  \HDMI/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT51  (
    .ADR1(1'b1),
    .ADR0(\HDMI/enc0/encg/q_m_reg [4]),
    .ADR4(\HDMI/enc0/encg/decision2_12911 ),
    .ADR3(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR5(\HDMI/enc0/encg/decision3_12916 ),
    .ADR2(\HDMI/enc0/encb/de_reg_12614 ),
    .O(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [4])
  );
  X_BUF   \HDMI/enc0/encg/dout<3>/HDMI/enc0/encg/dout<3>_CMUX_Delay  (
    .I(\HDMI/enc0/encg/dout [9]),
    .O(\HDMI/enc0/encg/dout<9>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/dout_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/dout_3/CLK ),
    .I(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [3]),
    .O(\HDMI/enc0/encg/dout [3]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y106" ),
    .INIT ( 64'h9090909050A050A0 ))
  \HDMI/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT41  (
    .ADR4(1'b1),
    .ADR2(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR5(\HDMI/enc0/encg/decision2_12911 ),
    .ADR1(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR0(\HDMI/enc0/encg/q_m_reg [3]),
    .ADR3(\HDMI/enc0/encg/decision3_12916 ),
    .O(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [3])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/dout_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/dout_2/CLK ),
    .I(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [2]),
    .O(\HDMI/enc0/encg/dout [2]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y106" ),
    .INIT ( 64'h9F5F9FAF9F5F9FAF ))
  \HDMI/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT31  (
    .ADR0(\HDMI/enc0/encg/q_m_reg [2]),
    .ADR3(\HDMI/enc0/encg/decision2_12911 ),
    .ADR1(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR4(\HDMI/enc0/encg/decision3_12916 ),
    .ADR2(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X11Y106" ),
    .INIT ( 32'h3FFF3F0F ))
  \HDMI/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT101  (
    .ADR0(1'b1),
    .ADR3(\HDMI/enc0/encg/decision2_12911 ),
    .ADR1(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR4(\HDMI/enc0/encg/decision3_12916 ),
    .ADR2(\HDMI/enc0/encb/de_reg_12614 ),
    .O(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [9])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/dout_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/dout_9/CLK ),
    .I(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [9]),
    .O(\HDMI/enc0/encg/dout [9]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/dout_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/dout_1/CLK ),
    .I(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [1]),
    .O(\HDMI/enc0/encg/dout [1]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y106" ),
    .INIT ( 64'h8282888822222828 ))
  \HDMI/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT21  (
    .ADR3(1'b1),
    .ADR0(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR2(\HDMI/enc0/encg/decision2_12911 ),
    .ADR5(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR1(\HDMI/enc0/encg/q_m_reg [1]),
    .ADR4(\HDMI/enc0/encg/decision3_12916 ),
    .O(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [1])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/dout_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/dout_0/CLK ),
    .I(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [0]),
    .O(\HDMI/enc0/encg/dout [0]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y106" ),
    .INIT ( 64'hCC3355AA00000000 ))
  \HDMI/enc0/encg/Mmux_c1_reg_decision3_mux_54_OUT12  (
    .ADR2(1'b1),
    .ADR5(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR4(\HDMI/enc0/encg/decision2_12911 ),
    .ADR1(\HDMI/enc0/encg/q_m_reg<8>_0 ),
    .ADR3(\HDMI/enc0/encg/q_m_reg [0]),
    .ADR0(\HDMI/enc0/encg/decision3_12916 ),
    .O(\HDMI/enc0/encg/c1_reg_decision3_mux_54_OUT [0])
  );
  X_BUF   \HDMI/tmds_data1<3>/HDMI/tmds_data1<3>_BMUX_Delay  (
    .I(\HDMI/tmds_data1 [4]),
    .O(\HDMI/tmds_data1<4>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y111" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out8/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [8]),
    .O(\HDMI/tmds_data1 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y111" ),
    .INIT ( 64'hFFAA00AAFFAA00AA ))
  \HDMI/enc0/pixel2x/Mmux_mux141  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\HDMI/enc0/pixel2x/sync ),
    .ADR0(\HDMI/enc0/pixel2x/db [8]),
    .ADR4(\HDMI/enc0/pixel2x/db [23]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X11Y111" ),
    .INIT ( 32'hF0CCF0CC ))
  \HDMI/enc0/pixel2x/Mmux_mux151  (
    .ADR1(\HDMI/enc0/pixel2x/db [9]),
    .ADR2(\HDMI/enc0/pixel2x/db [24]),
    .ADR3(\HDMI/enc0/pixel2x/sync ),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [9])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y111" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out9/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [9]),
    .O(\HDMI/tmds_data1 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg<2>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg<2>_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux118_pack_8 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux118 )

  );
  X_SFF #(
    .LOC ( "SLICE_X12Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<2> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y79" ),
    .INIT ( 64'hFBA0F0FA40A0F050 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux1111  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<2> )

  );
  X_SFF #(
    .LOC ( "SLICE_X12Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<1> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y79" ),
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux111  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg[1] )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2_13897 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux118 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux117 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<1> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y79" ),
    .INIT ( 64'h7755999977559999 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux1171  (
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux117 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y79" ),
    .INIT ( 32'h88AA4444 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux1181  (
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux118_pack_8 )

  );
  X_SFF #(
    .LOC ( "SLICE_X12Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<0> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y79" ),
    .INIT ( 64'hFFF8F8F8FF888888 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux81  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg[0] )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2_13897 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux118 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux117 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<0> )

  );
  X_FF #(
    .LOC ( "SLICE_X12Y80" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST_13356 )
,
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_sync_rst_AND_77_o_inv/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_sync_rst_AND_77_o_inv_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_pack_1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y85" ),
    .INIT ( 64'hFFCFFFFBFFCFFFFB ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_sync_rst_AND_77_o_inv1  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_sync_rst_AND_77_o_inv )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y85" ),
    .INIT ( 32'h000E000A ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_rstpot  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_rstpot_4894 )

  );
  X_FF #(
    .LOC ( "SLICE_X12Y85" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_rstpot_4894 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_pack_1 )
,
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/enc0/encg/n1d<2>/HDMI/enc0/encg/n1d<2>_DMUX_Delay  (
    .I(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3_pack_4 ),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y101" ),
    .INIT ( 64'hCC3333CCCC3333CC ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/clrbar/o_g [0]),
    .ADR1(\HDMI/clrbar/o_g [1]),
    .ADR4(\HDMI/clrbar/o_g [4]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y101" ),
    .INIT ( 32'hFFCCCC00 ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd31  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/clrbar/o_g [0]),
    .ADR1(\HDMI/clrbar/o_g [1]),
    .ADR4(\HDMI/clrbar/o_g [4]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3_pack_4 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y101" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/n1d_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/n1d_2/CLK ),
    .I(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_24 ),
    .O(\HDMI/enc0/encg/n1d [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y101" ),
    .INIT ( 64'h37FEFEC87FECEC80 ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31  (
    .ADR1(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4 ),
    .ADR3(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR0(\HDMI/clrbar/o_g [5]),
    .ADR5(\HDMI/clrbar/o_g [6]),
    .ADR2(\HDMI/clrbar/o_g [7]),
    .ADR4(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3 ),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_24 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y101" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/n1d_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/n1d_0/CLK ),
    .I(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_04 ),
    .O(\HDMI/enc0/encg/n1d [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y101" ),
    .INIT ( 64'h6996966996696996 ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_xor<0>11  (
    .ADR0(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3_lut [0]),
    .ADR3(\HDMI/clrbar/o_g [5]),
    .ADR2(\HDMI/clrbar/o_g [6]),
    .ADR1(\HDMI/clrbar/o_g [2]),
    .ADR4(\HDMI/clrbar/o_g [3]),
    .ADR5(\HDMI/clrbar/o_g [7]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_04 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y102" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/n1d_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/n1d_3/CLK ),
    .I(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>2 ),
    .O(\HDMI/enc0/encg/n1d [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y102" ),
    .INIT ( 64'hA800800000000000 ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>31  (
    .ADR3(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3 ),
    .ADR5(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4 ),
    .ADR0(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR2(\HDMI/clrbar/o_g [5]),
    .ADR1(\HDMI/clrbar/o_g [6]),
    .ADR4(\HDMI/clrbar/o_g [7]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>2 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y102" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/n1d_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/n1d_1/CLK ),
    .I(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_14 ),
    .O(\HDMI/enc0/encg/n1d [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y102" ),
    .INIT ( 64'h566AA995A995566A ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_xor<0>21  (
    .ADR4(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3 ),
    .ADR0(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4 ),
    .ADR5(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR1(\HDMI/clrbar/o_g [5]),
    .ADR2(\HDMI/clrbar/o_g [6]),
    .ADR3(\HDMI/clrbar/o_g [7]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_14 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y102" ),
    .INIT ( 64'h9669699600000000 ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>11  (
    .ADR5(\HDMI/clrbar/o_g [2]),
    .ADR0(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd3_lut [0]),
    .ADR1(\HDMI/clrbar/o_g [5]),
    .ADR2(\HDMI/clrbar/o_g [6]),
    .ADR4(\HDMI/clrbar/o_g [3]),
    .ADR3(\HDMI/clrbar/o_g [7]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4_cy [0])
  );
  X_BUF   \HDMI/enc0/encg/q_m_reg<3>/HDMI/enc0/encg/q_m_reg<3>_DMUX_Delay  (
    .I(\HDMI/enc0/encg/q_m_reg [8]),
    .O(\HDMI/enc0/encg/q_m_reg<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y103" ),
    .INIT ( 64'hFFEFCCCCFFEFCCCC ))
  \HDMI/enc0/encg/Mmux_q_m<3>111  (
    .ADR4(\HDMI/enc0/encg/n1d [2]),
    .ADR3(\HDMI/enc0/encg/n1d [0]),
    .ADR0(\HDMI/enc0/encg/n1d [1]),
    .ADR2(\HDMI/enc0/encg/din_q [0]),
    .ADR1(\HDMI/enc0/encg/n1d [3]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/Mmux_q_m<3>11 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y103" ),
    .INIT ( 32'h00103333 ))
  \HDMI/enc0/encg/q_m<8>1  (
    .ADR4(\HDMI/enc0/encg/n1d [2]),
    .ADR3(\HDMI/enc0/encg/n1d [0]),
    .ADR0(\HDMI/enc0/encg/n1d [1]),
    .ADR2(\HDMI/enc0/encg/din_q [0]),
    .ADR1(\HDMI/enc0/encg/n1d [3]),
    .O(\HDMI/enc0/encg/q_m [8])
  );
  X_FF #(
    .LOC ( "SLICE_X12Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/q_m_reg_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_8/CLK ),
    .I(\HDMI/enc0/encg/q_m [8]),
    .O(\HDMI/enc0/encg/q_m_reg [8]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/q_m_reg_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_3/CLK ),
    .I(\HDMI/enc0/encg/q_m [3]),
    .O(\HDMI/enc0/encg/q_m_reg [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y103" ),
    .INIT ( 64'hF3F003003F0F3000 ))
  \HDMI/enc0/encg/Mmux_q_m<3>13  (
    .ADR0(1'b1),
    .ADR4(\HDMI/enc0/encg/Mmux_q_m<3>11 ),
    .ADR5(\HDMI/enc0/encg/din_q [3]),
    .ADR2(\HDMI/enc0/encg/q_m [2]),
    .ADR3(\HDMI/enc0/encg/Mmux_q_m<3>12 ),
    .ADR1(\HDMI/enc0/encg/n1d [3]),
    .O(\HDMI/enc0/encg/q_m [3])
  );
  X_FF #(
    .LOC ( "SLICE_X12Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/q_m_reg_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_1/CLK ),
    .I(\HDMI/enc0/encg/q_m [1]),
    .O(\HDMI/enc0/encg/q_m_reg [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y103" ),
    .INIT ( 64'hAAA5A9A5555A555A ))
  \HDMI/enc0/encg/Mmux_q_m<1>11  (
    .ADR5(\HDMI/enc0/encg/din_q [0]),
    .ADR0(\HDMI/enc0/encg/din_q [1]),
    .ADR3(\HDMI/enc0/encg/n1d [2]),
    .ADR4(\HDMI/enc0/encg/n1d [0]),
    .ADR1(\HDMI/enc0/encg/n1d [1]),
    .ADR2(\HDMI/enc0/encg/n1d [3]),
    .O(\HDMI/enc0/encg/q_m [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y103" ),
    .INIT ( 64'hDEED8448EDDE4884 ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd81  (
    .ADR4(\HDMI/enc0/encg/q_m [1]),
    .ADR1(\HDMI/enc0/encg/din_q [0]),
    .ADR5(\HDMI/enc0/encg/din_q [3]),
    .ADR3(\HDMI/enc0/encg/din_q [4]),
    .ADR2(\HDMI/enc0/encg/din_q [1]),
    .ADR0(\HDMI/enc0/encg/din_q [2]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd8 )
  );
  X_BUF   \HDMI/enc0/pixel2x/db<10>/HDMI/enc0/pixel2x/db<10>_DMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/db [11]),
    .O(\HDMI/enc0/pixel2x/db<11>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db10  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db10/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db10/IN ),
    .O(\HDMI/enc0/pixel2x/db [10]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y107" ),
    .INIT ( 32'hFFFF0000 ))
  \HDMI/enc0/pixel2x/dataint<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/enc0/pixel2x/dataint [11]),
    .O(\HDMI/enc0/pixel2x/dataint<11>_rt_4985 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db11  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db11/CLK ),
    .I(\HDMI/enc0/pixel2x/dataint<11>_rt_4985 ),
    .O(\HDMI/enc0/pixel2x/db [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db22  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db22/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db22/IN ),
    .O(\HDMI/enc0/pixel2x/db [22]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db21  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db21/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db21/IN ),
    .O(\HDMI/enc0/pixel2x/db [21]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db20  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db20/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db20/IN ),
    .O(\HDMI/enc0/pixel2x/db [20]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y109" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db23  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db23/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db23/IN ),
    .O(\HDMI/enc0/pixel2x/db [23]),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X13Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<6> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y79" ),
    .INIT ( 64'hE6FDE2FD8020C020 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux1151  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [7])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<6> )

  );
  X_SFF #(
    .LOC ( "SLICE_X13Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<5> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y79" ),
    .INIT ( 64'hE288AAE2F088AAE2 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux1141  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<5> )

  );
  X_SFF #(
    .LOC ( "SLICE_X13Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<4> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y79" ),
    .INIT ( 64'hF0B8AAAAAA00F0AA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux1131  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1_13799 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<4> )

  );
  X_SFF #(
    .LOC ( "SLICE_X13Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<3> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y79" ),
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux1121  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg[3] )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2_13897 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [3])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux118 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/mux117 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg [4])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/GND_49_o_data_out_mux[8]_mux_10_OUT<3> )

  );
  X_FF #(
    .LOC ( "SLICE_X13Y82" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg_12862 )
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y90" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2/IN )
,
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2_12663 ),
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y90" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/IN )
,
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1_14448 ),
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/din_q_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/din_q_3/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encg/din_q_3/IN ),
    .O(\HDMI/enc0/encg/din_q [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/din_q_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/din_q_2/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encg/din_q_2/IN ),
    .O(\HDMI/enc0/encg/din_q [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/din_q_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/din_q_1/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encg/din_q_1/IN ),
    .O(\HDMI/enc0/encg/din_q [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encg/din_q_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encg/din_q_0/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encg/din_q_0/IN ),
    .O(\HDMI/enc0/encg/din_q [0]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/enc0/pixel2x/db<6>/HDMI/enc0/pixel2x/db<6>_DMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/db [7]),
    .O(\HDMI/enc0/pixel2x/db<7>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X13Y110" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db6  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db6/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db6/IN ),
    .O(\HDMI/enc0/pixel2x/db [6]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X13Y110" ),
    .INIT ( 32'hF0F0F0F0 ))
  \HDMI/enc0/pixel2x/dataint<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\HDMI/enc0/pixel2x/dataint [7]),
    .O(\HDMI/enc0/pixel2x/dataint<7>_rt_5054 )
  );
  X_FF #(
    .LOC ( "SLICE_X13Y110" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db7  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db7/CLK ),
    .I(\HDMI/enc0/pixel2x/dataint<7>_rt_5054 ),
    .O(\HDMI/enc0/pixel2x/db [7]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/tmds_data1<1>/HDMI/tmds_data1<1>_DMUX_Delay  (
    .I(\HDMI/tmds_data1 [2]),
    .O(\HDMI/tmds_data1<2>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X13Y111" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out6/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [6]),
    .O(\HDMI/tmds_data1 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y111" ),
    .INIT ( 64'hF0F0FF00F0F0FF00 ))
  \HDMI/enc0/pixel2x/Mmux_mux121  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/enc0/pixel2x/sync ),
    .ADR3(\HDMI/enc0/pixel2x/db [6]),
    .ADR2(\HDMI/enc0/pixel2x/db [21]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X13Y111" ),
    .INIT ( 32'hAAAACCCC ))
  \HDMI/enc0/pixel2x/Mmux_mux131  (
    .ADR1(\HDMI/enc0/pixel2x/db<7>_0 ),
    .ADR0(\HDMI/enc0/pixel2x/db [22]),
    .ADR4(\HDMI/enc0/pixel2x/sync ),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [7])
  );
  X_FF #(
    .LOC ( "SLICE_X13Y111" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out7/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [7]),
    .O(\HDMI/tmds_data1 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y30" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/CLK ),
    .I(1'b0),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y30" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/CLK ),
    .I(1'b0),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb ),
    .RST(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2_AMUX_Delay  (
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<12> ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<12>_0 )
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X14Y34" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2_14422 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X14Y34" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1_14423 ),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y34" ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>  (
    .CI
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_cy<11>_13955 )
,
    .CYINIT(1'b0),
    .CO({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_CO[3]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_CO[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_CO[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_DI[3]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_DI[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_DI[1]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_DI[0]_UNCONNECTED 
}),
    .O({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_O[3]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_O[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_O[1]_UNCONNECTED 
, \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<12> }),
    .S({
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_S[3]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_S[2]_UNCONNECTED 
, 
\NLW_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[12]_GND_341_o_add_0_OUT_xor<12>_S[1]_UNCONNECTED 
, \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<12>_rt_5082 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y34" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [12]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<12>_rt_5082 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<11>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<11>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [12]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y38" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_11  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_11/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_11/IN )
,
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y38" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10/IN )
,
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [10]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y38" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [9]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y38" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y38" ),
    .INIT ( 32'hFF00FF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<12>_0 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<12>_rt_5093 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y38" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_12  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_12/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<12>_rt_5093 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [12]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X14Y40" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X14Y40" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X14Y40" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [1]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X14Y40" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [0]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<2>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<2>_BMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [1]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_131_xo<0>_SW0  (
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [5]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [4]),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [3]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [2]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [9]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [8]),
    .O(\port1_controller/pixel_FIFO/N18 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_13_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_131_xo<0>  (
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [10]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [7]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [6]),
    .ADR5(\port1_controller/pixel_FIFO/N18 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_13_o )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_15_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [0]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 64'h6699996666999966 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_151_xo<0>3  (
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [2]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [3]),
    .ADR1
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_151_xo<0>1_13308 )
,
    .ADR3
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_141_xo<0>1_14449 )
,
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_15_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 32'h0FF00FF0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_141_xo<0>3  (
    .ADR2
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_141_xo<0> ),
    .ADR1(1'b1),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_141_xo<0>1_14449 )
,
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_14_o )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_14_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [1]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_151_xo<0>1  (
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [4]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [5]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [6]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [7]),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [8]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [9]),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_141_xo<0>1_14449 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_5143 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y68" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1_13845 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y68" ),
    .INIT ( 32'h0000FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2_13636 )
,
    .ADR4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .ADR2(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_rstpot_5142 )

  );
  X_FF #(
    .LOC ( "SLICE_X14Y68" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_rstpot_5142 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_5143 )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y74" ),
    .INIT ( 64'hF0F0F0F1A285A28D ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81_SW0_SW3  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<1> )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2>_0 )
,
    .O(N317)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y74" ),
    .INIT ( 64'hEEEE00105070F3F3 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81_SW0_SW1  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<1> )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2>_0 )
,
    .O(N315)
  );
  X_BUF   \N316/N316_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<1>_pack_1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<1> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y75" ),
    .INIT ( 64'hAA22AA2AA8ADA9AD ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81_SW0_SW2  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<1> )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2>_0 )
,
    .O(N316)
  );
  X_ZERO #(
    .LOC ( "SLICE_X14Y75" ))
  \ProtoComp605.CYINITGND  (
    .O(\ProtoComp605.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y75" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp605.CYINITGND.0 ),
    .CO({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_CO[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_DI[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_DI[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_DI[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_DI[0]_UNCONNECTED 
}),
    .O({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_O[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_O[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_O[1]_UNCONNECTED 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<1>_pack_1 
}),
    .S({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_S[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_S[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<1>_S[1]_UNCONNECTED 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<1>11_rt_5180 
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y75" ),
    .INIT ( 64'hCCAAFFF0CCAA00F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81_SW0  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<3>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4>_0 )
,
    .ADR2(N314),
    .ADR0(N315),
    .ADR1(N317),
    .ADR5(N316),
    .O(N118)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y75" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<1>11_rt  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<1>11_12548 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<1>11_rt_5180 )

  );
  X_SFF #(
    .LOC ( "SLICE_X14Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_4/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_4/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_4_12841 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y76" ),
    .INIT ( 64'hECECECC88080D554 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>521  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<1> )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<3>_0 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )

  );
  X_SFF #(
    .LOC ( "SLICE_X14Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_3_12840 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y76" ),
    .INIT ( 64'hF0C3F03CC30F3C0F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>611  (
    .ADR0(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<5>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4>_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>61_12500 )

  );
  X_SFF #(
    .LOC ( "SLICE_X14Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2_12839 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1_12550 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y76" ),
    .INIT ( 64'hAA0A5F00A1757A51 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_cy<0>521  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<1> )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<3>_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_cy<0>52 )

  );
  X_SFF #(
    .LOC ( "SLICE_X14Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_4/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_4/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_4_14452 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y77" ),
    .INIT ( 64'h0000FFFF0003FFFC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>711  (
    .ADR0(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>71 )

  );
  X_SFF #(
    .LOC ( "SLICE_X14Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_3_14453 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y77" ),
    .INIT ( 64'hFFFFFFF0FFFFFFF0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy<2>11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_3_14453 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2_12848 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_3_12840 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy [2])

  );
  X_SFF #(
    .LOC ( "SLICE_X14Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2_12844 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y77" ),
    .INIT ( 64'hEBC3C3EBAA0000AA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<3>1  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<1>1_12881 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_xor<3>11_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_250_OUT<1> )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>71_13530 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<3> )

  );
  X_SFF #(
    .LOC ( "SLICE_X14Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1_12549 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y77" ),
    .INIT ( 64'hFEFE0101FEFE0101 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<3>11  (
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_4_14452 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_2_12852 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3_12849 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5_12842 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd3 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y78" ),
    .INIT ( 64'hFFFF0000FFFE0001 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<5>11  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1_12853 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5_12845 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4_12850 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )

  );
  X_SFF #(
    .LOC ( "SLICE_X14Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5_12845 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X14Y79" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>82  (
    .IA(N367),
    .IB(N368),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [7])
,
    .SEL
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>81_13157 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y79" ),
    .INIT ( 64'h44567756889ABB9A ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>82_F  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 )
,
    .ADR2(N118),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>61_12500 )
,
    .ADR4(N343),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>71_13530 )
,
    .O(N367)
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [7])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y79" ),
    .INIT ( 64'hFF0000FFCACAC5C5 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>82_G  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 )
,
    .ADR0(N118),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>61_12500 )
,
    .ADR1(N343),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>71_13530 )
,
    .O(N368)
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [8])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y79" ),
    .INIT ( 64'h336666CCCC999933 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>92  (
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>71 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<8>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>81_13157 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81_14411 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [8])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y80" ),
    .INIT ( 64'hFFAAFAFAAA00A0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>81  (
    .ADR1(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6>_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )
,
    .ADR2(N99),
    .ADR3(N100),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>81_13157 )

  );
  X_SFF #(
    .LOC ( "SLICE_X14Y80" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<4> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1_12853 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y80" ),
    .INIT ( 64'hD5EAEAD5C0C0C0C0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<4>1  (
    .ADR1(N242_0),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<1>1_12881 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_250_OUT<1> )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>71 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>81_13157 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<4> )

  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y28" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2_13466 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y28" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1_13464 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_pack_1 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_13465 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y29" ),
    .INIT ( 64'h0000CCCC0000CCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_13465 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2_13466 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y29" ),
    .INIT ( 32'h44444444 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_rstpot  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1_13464 ),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_13465 ),
    .ADR4(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_rstpot_5310 )
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y29" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_rstpot_5310 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_pack_1 ),
    .SET(SYS_RESET_IBUF_0),
    .RST(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_DMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>_pack_4 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y31" ),
    .INIT ( 64'h5050505050505050 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\port1_controller/FIFO_wr_en_12495 ),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_12497 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y31" ),
    .INIT ( 32'hFCFC0C0C ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1_dpot  (
    .ADR0(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [1]),
    .ADR4
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<1>_0 ),
    .ADR2(\port1_controller/FIFO_wr_en_12495 ),
    .ADR3(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1_dpot_5319 )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y31" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1_dpot_5319 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>_pack_4 ),
    .SET(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y31" ),
    .INIT ( 64'h00FF00FF00FF00FF ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_12497 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y31" ),
    .INIT ( 64'h00FF00FF00FF00FF ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_12497 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>_DMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<10>_pack_9 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [10])
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>_pack_7 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [9])
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>_BMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>_pack_5 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [4])
  );
  X_FF #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6_dpot_5357 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 64'hAAFFAA00AAFFAA00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6_dpot  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\port1_controller/FIFO_wr_en_12495 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [6]),
    .ADR0
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<6>_0 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6_dpot_5357 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 32'hF0CCF0CC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10_dpot  (
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [10]),
    .ADR2
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<10>_0 ),
    .ADR3(\port1_controller/FIFO_wr_en_12495 ),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10_dpot_5356 )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10/CLK )
,
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10_dpot_5356 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<10>_pack_9 ),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5_dpot_5353 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 64'hAAAAF0F0AAAAF0F0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5_dpot  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(\port1_controller/FIFO_wr_en_12495 ),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [5]),
    .ADR0
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<5>_0 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5_dpot_5353 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 32'hFF00CCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9_dpot  (
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [9]),
    .ADR3
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<9>_0 ),
    .ADR4(\port1_controller/FIFO_wr_en_12495 ),
    .ADR0(1'b1),
    .ADR2(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9_dpot_5352 )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9_dpot_5352 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>_pack_7 ),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3_dpot_5335 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 64'hFF0FF000FF0FF000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3_dpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\port1_controller/FIFO_wr_en_12495 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [3]),
    .ADR3
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<3>_0 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3_dpot_5335 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 32'hACACACAC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4_dpot  (
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [4]),
    .ADR0
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<4>_0 ),
    .ADR2(\port1_controller/FIFO_wr_en_12495 ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4_dpot_5336 )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4_dpot_5336 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>_pack_5 ),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2_dpot_5349 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y32" ),
    .INIT ( 64'hCFCFCFCFC0C0C0C0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2_dpot  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [2]),
    .ADR2(\port1_controller/FIFO_wr_en_12495 ),
    .ADR1
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<2>_0 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2_dpot_5349 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>_BMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<12>_pack_4 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [12])
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<11>_pack_2 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [11])
  );
  X_FF #(
    .LOC ( "SLICE_X15Y33" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8_dpot_5380 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y33" ),
    .INIT ( 64'hAFAFA0A0AFAFA0A0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8_dpot  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(\port1_controller/FIFO_wr_en_12495 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [8]),
    .ADR0
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<8>_0 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8_dpot_5380 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y33" ),
    .INIT ( 32'hFC0CFC0C ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12_dpot  (
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [12]),
    .ADR3
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<12>_0 ),
    .ADR2(\port1_controller/FIFO_wr_en_12495 ),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12_dpot_5382 )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y33" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12/CLK )
,
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12_dpot_5382 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<12>_pack_4 ),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y33" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7_dpot_5372 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y33" ),
    .INIT ( 64'hFFF00F00FFF00F00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7_dpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\port1_controller/FIFO_wr_en_12495 ),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [7]),
    .ADR4
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<7>_0 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7_dpot_5372 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y33" ),
    .INIT ( 32'hACACACAC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11_dpot  (
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [11]),
    .ADR0
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[12]_GND_341_o_add_0_OUT<11>_0 ),
    .ADR2(\port1_controller/FIFO_wr_en_12495 ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11_dpot_5376 )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y33" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot1 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11/CLK )
,
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11_dpot_5376 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<11>_pack_2 ),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y34" ),
    .INIT ( 64'h3333333300000000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_14421 ),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2_14422 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb )
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y34" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1_14423 ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/CLK ),
    .I(1'b0),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_14421 ),
    .SET(SYS_RESET_IBUF_0),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y36" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/CLK ),
    .I(1'b0),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y36" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/CLK ),
    .I(1'b0),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb ),
    .RST(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<12>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [10]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<12>_BMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [9]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<9>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<12>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [6]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [12]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[11]_WR_PNTR[12]_XOR_3_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [11]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 64'h5A5A5A5A5A5A5A5A ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[11]_WR_PNTR[12]_XOR_3_o_xo<0>1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<11>_0 ),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<12>_0 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[11]_WR_PNTR[12]_XOR_3_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 32'h0F0FF0F0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[10]_WR_PNTR[11]_XOR_4_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<10>_0 ),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<11>_0 ),
    .ADR3(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[10]_WR_PNTR[11]_XOR_4_o )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[10]_WR_PNTR[11]_XOR_4_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [10]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[8]_WR_PNTR[9]_XOR_6_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 64'h5555AAAA5555AAAA ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[8]_WR_PNTR[9]_XOR_6_o_xo<0>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>_0 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>_0 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[8]_WR_PNTR[9]_XOR_6_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 32'h00FFFF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[9]_WR_PNTR[10]_XOR_5_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<10>_0 ),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>_0 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[9]_WR_PNTR[10]_XOR_5_o )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[9]_WR_PNTR[10]_XOR_5_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [9]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[7]_WR_PNTR[8]_XOR_7_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 64'h0F0FF0F00F0FF0F0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[7]_WR_PNTR[8]_XOR_7_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>_0 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>_0 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[7]_WR_PNTR[8]_XOR_7_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 32'h0FF00FF0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[6]_WR_PNTR[7]_XOR_8_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>_0 ),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>_0 ),
    .ADR4(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[6]_WR_PNTR[7]_XOR_8_o )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y37" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[6]_WR_PNTR[7]_XOR_8_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<11>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<11>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [12]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<12>_0 )
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y38" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [11]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y38" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [10]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y38" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [9]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y38" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y38" ),
    .INIT ( 32'hF0F0F0F0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [12]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<12>_rt_5442 )
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y38" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_12/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<12>_rt_5442 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [12]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y39" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y39" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y39" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X15Y39" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [4]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y41" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y41" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y41" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [1]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y41" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [0]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y42" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y42" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y42" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y42" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [4]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y43" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_141_xo<0>1  (
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [1]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [2]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [3]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [10]),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_141_xo<0> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y43" ),
    .INIT ( 64'h9669966969966996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_151_xo<0>2  (
    .ADR4(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [0]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [1]),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [10]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_151_xo<0>1_13308 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y54" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv1_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [15])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER[15]_GND_47_o_MUX_219_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER[15]_GND_47_o_MUX_219_o_0 )

  );
  X_FF #(
    .LOC ( "SLICE_X15Y68" ),
    .INIT ( 1'b1 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/rst_tmp_PWR_48_o_MUX_231_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst )
,
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y68" ),
    .INIT ( 64'h555F555F555F555F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_rst_tmp_PWR_48_o_MUX_231_o11  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2_13742 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [15])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/rst_tmp_PWR_48_o_MUX_231_o )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y68" ),
    .INIT ( 32'h22222222 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_WAIT_200us_COUNTER[15]_GND_47_o_MUX_219_o11  (
    .ADR4(1'b1),
    .ADR1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/hard_done_cal ),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER [15])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER[15]_GND_47_o_MUX_219_o )

  );
  X_FF #(
    .LOC ( "SLICE_X15Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [3])
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [2])
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [1])
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [0])
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y75" ),
    .INIT ( 64'h7F7F00007EFE1011 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81_SW0_SW0  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<1> )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2>_0 )
,
    .O(N314)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<3>_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<2>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<3>_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_xor<3>11 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_xor<3>11_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X15Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y76" ),
    .INIT ( 64'hF03CE12DE12DC30F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>71  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd4 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd3 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_cy<0>52 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<4> )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>61_12500 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>71_13530 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [6])

  );
  X_SFF #(
    .LOC ( "SLICE_X15Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [4])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y76" ),
    .INIT ( 64'hA55AA55AA55AA55A ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>51  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_cy<0>52 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4>_0 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [4])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y76" ),
    .INIT ( 32'hD8E4271B ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>61  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd3 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>61_12500 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_cy<0>52 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4>_0 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [5])

  );
  X_SFF #(
    .LOC ( "SLICE_X15Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X15Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y76" ),
    .INIT ( 64'h1E1EE1E11E1EE1E1 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>41  (
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2>_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<3>_0 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [3])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y76" ),
    .INIT ( 32'h33FFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_xor<3>111  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR0(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_xor<3>11 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y76" ),
    .INIT ( 64'hFF0000FFFF0000FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<1>111  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1_12549 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1_12550 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<1>11_12548 )

  );
  X_SFF #(
    .LOC ( "SLICE_X15Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4_12850 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y77" ),
    .INIT ( 64'hFEE0011FF880077F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>711  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd3 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd4 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4>_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<5>_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6>_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>71_13530 )

  );
  X_SFF #(
    .LOC ( "SLICE_X15Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3_12849 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y77" ),
    .INIT ( 64'hFF00FF00FAFA5050 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81  (
    .ADR1(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd4 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .ADR2(N118),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>61_12500 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>71_13530 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81_14411 )

  );
  X_SFF #(
    .LOC ( "SLICE_X15Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2_12848 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X15Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1_12846 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y77" ),
    .INIT ( 64'hAAAA5555AAAA5555 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<1>11  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2_12839 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2_12844 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd1 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y78" ),
    .INIT ( 64'hAAAAAAAAAAAAA9A9 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<4>11  (
    .ADR3(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5_12842 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5_12845 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4_12850 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd4 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y79" ),
    .INIT ( 64'hCCCC3333CCC93336 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81_SW3  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 )
,
    .O(N343)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>_DMUX_Delay  (
    .I(N242),
    .O(N242_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y80" ),
    .INIT ( 64'h8000000080000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_cy<4>11  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_cy<4> )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y80" ),
    .INIT ( 32'h6AAAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>82_SW0  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .O(N242)
  );
  X_SFF #(
    .LOC ( "SLICE_X15Y80" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<6> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y80" ),
    .INIT ( 64'hDC50ECA0FCF0CC00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<6>1  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<1>1_12881 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_cy<4> )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_250_OUT<1> )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_lut<0>9 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<6> )

  );
  X_SFF #(
    .LOC ( "SLICE_X15Y80" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<5> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y80" ),
    .INIT ( 64'hFF3CFF283C3C2828 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<5>1  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_0111 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_269_o2 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_cy<4> )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_250_OUT<1> )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<8> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<5> )

  );
  X_SFF #(
    .LOC ( "SLICE_X15Y80" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>_DMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [5]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [4]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>_BMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [3]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [2]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [4]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 32'hFF00FF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [5]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<5>_rt_5621 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<5>_rt_5621 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 32'hCCCCCCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [4]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>_rt_5632 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>_rt_5632 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [4]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 32'hCCCCCCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [3]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>_rt_5633 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>_rt_5633 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [1]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 32'hCCCCCCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [2]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>_rt_5638 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>_rt_5638 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X16Y31" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_dpot_5646 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [0]),
    .SET(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y31" ),
    .INIT ( 64'h55555555AAAAAAAA ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_dpot  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [0]),
    .ADR4(1'b1),
    .ADR0(\port1_controller/FIFO_wr_en_12495 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_dpot_5646 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<7>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<7>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/N14_pack_12 ),
    .O(\port1_controller/pixel_FIFO/N14 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_8_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_81_xo<0>1  (
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [10]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [7]),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [8]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [9]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_8_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 64'h3C3C3C3C3C3C3C3C ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_91_xo<0>_SW0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [9]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [8]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/N12 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 32'h3CC33CC3 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_101_xo<0>_SW0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [5]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [9]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [8]),
    .O(\port1_controller/pixel_FIFO/N14_pack_12 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_9_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_91_xo<0>  (
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [10]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [7]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [6]),
    .ADR5(\port1_controller/pixel_FIFO/N12 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_9_o )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_10_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 64'h9669699669969669 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_101_xo<0>  (
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [10]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [7]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [6]),
    .ADR1(\port1_controller/pixel_FIFO/N14 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_10_o )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y58" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2/IN )
,
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2_13527 ),
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X16Y58" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1/IN )
,
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1_14457 ),
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y63" ),
    .INIT ( 64'h005700A82AD500FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>811_SW1  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O(N346)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y69" ),
    .INIT ( 64'hFFECFFA0ECECA0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<0>2  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w<0>_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>7 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>5_13425 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>4_13426 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<0>1_13431 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y71" ),
    .INIT ( 64'hFFFFF888F888F888 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<1>2  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [1])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>7 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>5_13425 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>4_13426 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<1>1_13438 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y76" ),
    .INIT ( 64'hB3ECA0A0ECECA0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<2>1  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<1>1_12881 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_250_OUT<1> )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<5> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<2> )

  );
  X_SFF #(
    .LOC ( "SLICE_X16Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<5> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y76" ),
    .INIT ( 64'hE81717E8B24D4DB2 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>61  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd4 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<5>_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4>_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<5> )

  );
  X_SFF #(
    .LOC ( "SLICE_X16Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<4> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y76" ),
    .INIT ( 64'h9999666699966669 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>51  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<4> )

  );
  X_SFF #(
    .LOC ( "SLICE_X16Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<3> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y76" ),
    .INIT ( 64'h9666966696666669 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>41  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<3>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2>_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<1> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<3> )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<5> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<5>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<3> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<3>_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2>_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y77" ),
    .INIT ( 64'h3333CCCC3637C9C8 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<5>  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<5>_5749 )

  );
  X_ZERO #(
    .LOC ( "SLICE_X16Y77" ))
  \ProtoComp631.CYINITGND  (
    .O(\ProtoComp631.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X16Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1_14459 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y77" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp631.CYINITGND.0 ),
    .CO({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>_13906 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>_CO[0]_UNCONNECTED 
}),
    .DI({
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>/DI<3> 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd2 
, 
\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>/DI<1> 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0758[10:0]<2> 
}),
    .O({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<5> 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4> 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<3> 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<2> 
}),
    .S({
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<5>_5749 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<4>_5784 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<3>_5775 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<2>_5766 
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y77" ),
    .INIT ( 64'h3C693C783C693C78 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<4>  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<4>_5784 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y77" ),
    .INIT ( 32'hCC99CC99 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_xor<2>11  (
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR4(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd2 )

  );
  X_SFF #(
    .LOC ( "SLICE_X16Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<3>_rt_5774 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_2_12852 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y77" ),
    .INIT ( 64'h69696A6A69696A6A ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<3>  (
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1_14459 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_4_12841 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3_12849 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2_12844 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<3>_5775 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y77" ),
    .INIT ( 32'hFF00FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<3>_rt  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<3> )
,
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<3>_rt_5774 )

  );
  X_SFF #(
    .LOC ( "SLICE_X16Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5_12842 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y77" ),
    .INIT ( 64'hAF50AF50AF50AF50 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<2>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1_12846 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1_12549 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1_12550 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<2>_5766 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y77" ),
    .INIT ( 32'h55555555 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0758[10:0]_xor<0>31_INV_0  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1_12550 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0758[10:0]<2> )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w<4>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w<4>_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<7> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<7>_0 )

  );
  X_MUX2 #(
    .LOC ( "SLICE_X16Y79" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>82  (
    .IA(N427),
    .IB(N428),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<7> )
,
    .SEL(N99)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y79" ),
    .INIT ( 64'h0F7878F0F087870F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>82_F  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>71 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .ADR0(N100),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )
,
    .O(N427)
  );
  X_SFF #(
    .LOC ( "SLICE_X16Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<7> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y79" ),
    .INIT ( 64'h5A5A5A965A96A5A5 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>82_G  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>71 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .ADR3(N100),
    .O(N428)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y79" ),
    .INIT ( 64'hFFFCFCF0F0C0C0FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>81_SW1  (
    .ADR0(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4>_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<5>_0 )
,
    .O(N100)
  );
  X_SFF #(
    .LOC ( "SLICE_X16Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<6> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y79" ),
    .INIT ( 64'hAA55AA55AA55AA55 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>71  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>71_13530 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<6> )

  );
  X_SFF #(
    .LOC ( "SLICE_X16Y80" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [9])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y80" ),
    .INIT ( 64'h4DFFB200004DFFB2 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>101  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>91 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>71 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<7>_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81_14411 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<8> )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_lut<0>9 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476 [9])

  );
  X_SFF #(
    .LOC ( "SLICE_X16Y80" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_lut<0>9 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y80" ),
    .INIT ( 64'h778822DD3FC030CF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>101  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>9_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )
,
    .ADR0(N100),
    .ADR2(N99),
    .ADR4(N277),
    .ADR1(N278),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_lut<0>9 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y80" ),
    .INIT ( 64'hF0A0FFFAC393CCC9 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>81_SW7  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR5(N217),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>71 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6>_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 )
,
    .O(N284)
  );
  X_SFF #(
    .LOC ( "SLICE_X16Y80" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<8> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y80" ),
    .INIT ( 64'h3FC05FA00CF30AF5 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>91  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<8>_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )
,
    .ADR1(N100),
    .ADR0(N99),
    .ADR5(N283),
    .ADR2(N284),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<8> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y81" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>92_SW0  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .O(N217)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>_DMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [9]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [8]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>_BMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [7]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [6]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y32" ),
    .INIT ( 32'hFF00FF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [9]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<9>_rt_5860 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<9>_rt_5860 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [9]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y32" ),
    .INIT ( 32'hAAAAAAAA ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [8]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>_rt_5871 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>_rt_5871 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y32" ),
    .INIT ( 32'hAAAAAAAA ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [7]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>_rt_5872 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>_rt_5872 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y32" ),
    .INIT ( 32'hAAAAAAAA ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<6>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [6]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<6>_rt_5877 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<6>_rt_5877 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<12>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [12]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<12>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<12>_BMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [11]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<11>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<12>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [10]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<10>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y33" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12/IN )
,
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [12]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y33" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11/IN )
,
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [11]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y33" ),
    .INIT ( 32'hAAAAAAAA ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<12>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [12]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<12>_rt_5889 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y33" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<12>_rt_5889 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [12]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y33" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10/IN )
,
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [10]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y33" ),
    .INIT ( 32'hAAAAAAAA ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<11>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [11]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<11>_rt_5894 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y33" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<11>_rt_5894 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [11]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y33" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [9]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y33" ),
    .INIT ( 32'hAAAAAAAA ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<10>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [10]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<10>_rt_5899 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y33" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 ),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<10>_rt_5899 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2 [10]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [1]),
    .SET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [3]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<5>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [1]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y35" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR_9_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y35" ),
    .INIT ( 64'h3333CCCC3333CCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6]_XOR_9_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>_0 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>_0 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR_9_o )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y35" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR_10_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [4]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y35" ),
    .INIT ( 64'h5A5A5A5A5A5A5A5A ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5]_XOR_10_o_xo<0>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>_0 ),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>_0 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR_10_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y35" ),
    .INIT ( 32'h5555AAAA ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4]_XOR_11_o_xo<0>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>_0 ),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>_0 ),
    .ADR2(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR_11_o )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y35" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR_11_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y35" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR_12_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y35" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3]_XOR_12_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>_0 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>_0 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR_12_o )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y35" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR_14_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [0]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y35" ),
    .INIT ( 64'h5A5A5A5A5A5A5A5A ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1]_XOR_14_o_xo<0>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [1]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1 [0]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR_14_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y35" ),
    .INIT ( 32'hAAAA5555 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2]_XOR_13_o_xo<0>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>_0 ),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [1]),
    .ADR2(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR_13_o )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y35" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR_13_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [1]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<4>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<4>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/N16_pack_6 ),
    .O(\port1_controller/pixel_FIFO/N16 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 64'h3CC3C33C3CC3C33C ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_111_xo<0>_SW0  (
    .ADR0(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [5]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [4]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [9]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [8]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/N10 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 32'h69969669 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_121_xo<0>_SW0  (
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [3]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [5]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [4]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [9]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [8]),
    .O(\port1_controller/pixel_FIFO/N16_pack_6 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_11_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [4]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_111_xo<0>  (
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [10]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [7]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [6]),
    .ADR3(\port1_controller/pixel_FIFO/N10 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_11_o )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_12_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 64'h9669699669969669 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_121_xo<0>  (
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [10]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [7]),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [6]),
    .ADR0(\port1_controller/pixel_FIFO/N16 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_12_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y60" ),
    .INIT ( 64'h323C303C3C0C2CCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd2_xor<0>72  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd_62 )

  );
  X_SFF #(
    .LOC ( "SLICE_X17Y63" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_lut<0>7 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y63" ),
    .INIT ( 64'hC8CC99C889CC9988 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_xor<0>81  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_lut<0>7 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y63" ),
    .INIT ( 64'h22FF55BB22FF19F7 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>811_SW0  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O(N345)
  );
  X_SFF #(
    .LOC ( "SLICE_X17Y63" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<6> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y63" ),
    .INIT ( 64'h5A5AA5A555AAAA55 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_xor<0>71  (
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd_62 )
,
    .ADR2(N346),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_cy<0>3 )
,
    .ADR3(N345),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<6> )

  );
  X_SFF #(
    .LOC ( "SLICE_X17Y63" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<5> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y63" ),
    .INIT ( 64'h9A6559A69A659A66 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_xor<0>61  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<5> )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_cy<0>3/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_cy<0>3_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w<0>_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y65" ),
    .INIT ( 64'hF300FCC0F300FCC0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_cy<0>41  (
    .ADR0(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_cy<0>3 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y65" ),
    .INIT ( 32'hCCCF3330 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_xor<0>41  (
    .ADR0(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<3> )

  );
  X_SFF #(
    .LOC ( "SLICE_X17Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<3> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y69" ),
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<2>2  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s<2>_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>7 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>5_13425 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>4_13426 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<2>1_13444 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y71" ),
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<3>2  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w [3])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>7 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>5_13425 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>4_13426 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<3>1_13450 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y72" ),
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<4>2  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>7 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>5_13425 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>4_13426 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<4>1_13456 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y76" ),
    .INIT ( 64'hAFAAAFAAAFAA0F00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<0>1  (
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0767[13:0]<3> )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<1>1_12881 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<0> )

  );
  X_FF #(
    .LOC ( "SLICE_X17Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [6])
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [5])
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg [4])
,
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X17Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X17Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X17Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<1> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y77" ),
    .INIT ( 64'h8448FFFF84488448 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<1>1  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_250_OUT<1> )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd3 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4>_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd1 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<1>1_12881 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<1> )

  );
  X_SFF #(
    .LOC ( "SLICE_X17Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y77" ),
    .INIT ( 64'hFFFFFFFEFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<1>11  (
    .ADR5(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_12661 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50_12882 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31_12566 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_269_o2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_249_OUT<1>1_12881 )

  );
  X_FF #(
    .LOC ( "SLICE_X17Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg[7] )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y79" ),
    .INIT ( 64'hFE918010FE918010 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>81_SW0  (
    .ADR5(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<4>_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<5>_0 )
,
    .O(N99)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg[3] )
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg[1] )
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg[0] )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y80" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>911  (
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_GND_47_o_GND_47_o_sub_99_OUT_cy [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>91 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y80" ),
    .INIT ( 64'h4FDFDFDF040D0D0D ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>81_SW2  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>91 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>71 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6>_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<8>_0 )
,
    .O(N277)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y80" ),
    .INIT ( 64'hB2B2B222BBBBBBB2 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>81_SW3  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>91 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>71 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6>_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<8>_0 )
,
    .O(N278)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y80" ),
    .INIT ( 64'h2BBB2BBB2BBBD444 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_xor<0>81_SW6  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR5(N217),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_lut<0>71 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<6>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<7>_0 )
,
    .O(N283)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>_BMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [1]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<1>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y32" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_291_xo<0>_SW0  (
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<5>_0 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>_0 ),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [3]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [2]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [9]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [8]),
    .O(\port1_controller/pixel_FIFO/N4 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_29_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y32" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_291_xo<0>  (
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [10]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<7>_0 ),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<6>_0 ),
    .ADR5(\port1_controller/pixel_FIFO/N4 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_29_o )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_31_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [0]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y32" ),
    .INIT ( 64'h6699996666999966 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_311_xo<0>3  (
    .ADR2(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [2]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [3]),
    .ADR1
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_311_xo<0>1_13311 )
,
    .ADR3
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_301_xo<0>1_14464 )
,
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_31_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y32" ),
    .INIT ( 32'h0FF00FF0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_301_xo<0>3  (
    .ADR2
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_301_xo<0> ),
    .ADR1(1'b1),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_301_xo<0>1_14464 )
,
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_30_o )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_30_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [1]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y32" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_311_xo<0>1  (
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>_0 ),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<5>_0 ),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<6>_0 ),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<7>_0 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [8]),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [9]),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_301_xo<0>1_14464 )

  );
  X_FF #(
    .LOC ( "SLICE_X18Y35" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_12  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_12/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_12/IN )
,
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [1]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1 [0]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [0]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 64'h00000000FFFFFFFF ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rd_pntr<0>_inv1_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [0]),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1 [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y60" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_lut<0>8 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y60" ),
    .INIT ( 64'h56FCAA00C0C00000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_xor<0>91  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd_62 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_cy<0>5 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_xor<0>82_12699 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd2_cy<0>71 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_lut<0>8 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y60" ),
    .INIT ( 64'hFAF4EAF0A0F0A050 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd2_cy<0>711  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd2_cy<0>71 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y68" ),
    .INIT ( 64'hFFA0FFA0A0A0A0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<0>1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>6_12557 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>1_13433 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<0> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y68" ),
    .INIT ( 64'hFFFEFFFAFEFEFAFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<0>3  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>3_13362 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<0>1_13431 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>2_12551 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<0> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<0> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y69" ),
    .INIT ( 64'hFFA0A0A0FFA0A0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<2>1  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>6_12557 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>1_13433 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<2> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y69" ),
    .INIT ( 64'hFFFFFEFCFFFFFAF0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<2>3  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>3_13362 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<2>1_13444 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>2_12551 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<2> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<2> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y70" ),
    .INIT ( 64'hFAF0FAF0AA00AA00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<3>1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>6_12557 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>1_13433 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<3> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y70" ),
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<3>3  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [3])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>3_13362 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<3>1_13450 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>2_12551 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<3> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<3> )

  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<12>_BMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [10]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<10>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<12>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [9]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<9>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [12]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_20_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [11]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 64'h0F0FF0F00F0FF0F0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_20_o1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_20_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 32'hF00F0FF0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_21_o1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [10]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_21_o )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_21_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [10]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_23_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 64'h9669699696696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_231_xo<0>1  (
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [10]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [8]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [9]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_23_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 32'h69966996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_221_xo<0>1  (
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [10]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .ADR4(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [9]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_22_o )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_22_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [9]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/N2_pack_12 ),
    .O(\port1_controller/pixel_FIFO/N2 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_24_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_241_xo<0>1  (
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [10]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<7>_0 ),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [8]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [9]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_24_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 64'h55AAAA5555AAAA55 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_261_xo<0>_SW0  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<5>_0 ),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [9]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [8]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/N01 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 32'h00FFFF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_251_xo<0>_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [9]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [8]),
    .O(\port1_controller/pixel_FIFO/N2_pack_12 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_26_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 64'h9669699669969669 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_261_xo<0>  (
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [10]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<7>_0 ),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<6>_0 ),
    .ADR3(\port1_controller/pixel_FIFO/N01 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_26_o )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_25_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_251_xo<0>  (
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [10]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<7>_0 ),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<6>_0 ),
    .ADR1(\port1_controller/pixel_FIFO/N2 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_25_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y33" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_301_xo<0>1  (
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [1]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [2]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [3]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [10]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_301_xo<0> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y33" ),
    .INIT ( 64'hA55A5AA55AA5A55A ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_311_xo<0>2  (
    .ADR1(1'b1),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [0]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [1]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [10]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_311_xo<0>1_13311 )

  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<3>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<3>_DMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [12]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<12>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y35" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y35" ),
    .INIT ( 32'hFFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [12]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<12>_rt_6280 )
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X19Y35" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_12/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<12>_rt_6280 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [12]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y35" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y35" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [1]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y35" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [0]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X19Y36" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X19Y36" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X19Y36" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [1]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X19Y36" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [0]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>_DMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [7]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<7>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [6]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<6>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>_BMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [5]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<5>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [4]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>_0 )
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X19Y37" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 32'hFFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [7]),
    .ADR3(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>_rt_6303 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<7>_rt_6303 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X19Y37" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 32'hFFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [6]),
    .ADR3(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<6>_rt_6309 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<6>_rt_6309 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X19Y37" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 32'hFFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [5]),
    .ADR3(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<5>_rt_6314 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<5>_rt_6314 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X19Y37" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [4]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 32'hFFFF0000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [4]),
    .ADR3(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<4>_rt_6319 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<4>_rt_6319 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [4]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [3]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<5>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [0]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[5]_RD_PNTR[6]_XOR_99_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y39" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[5]_RD_PNTR[6]_XOR_99_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [5]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [6]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[5]_RD_PNTR[6]_XOR_99_o )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[4]_RD_PNTR[5]_XOR_100_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [4]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y39" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[4]_RD_PNTR[5]_XOR_100_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [4]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [5]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[4]_RD_PNTR[5]_XOR_100_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y39" ),
    .INIT ( 32'h0FF00FF0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[3]_RD_PNTR[4]_XOR_101_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [3]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [4]),
    .ADR4(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[3]_RD_PNTR[4]_XOR_101_o )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[3]_RD_PNTR[4]_XOR_101_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR_102_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [2]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y39" ),
    .INIT ( 64'h55AA55AA55AA55AA ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[2]_RD_PNTR[3]_XOR_102_o_xo<0>1  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [2]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [3]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR_102_o )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR_103_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [1]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y39" ),
    .INIT ( 64'h3C3C3C3C3C3C3C3C ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2]_XOR_103_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [1]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [2]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR_103_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y39" ),
    .INIT ( 32'h0FF00FF0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_104_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [0]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [1]),
    .ADR4(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_104_o )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_104_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [0]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<12>_BMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [10]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<10>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<12>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [8]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [12]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_4_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [11]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_4_o1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_4_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 32'hF00F0FF0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_5_o1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [10]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_5_o )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_5_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [10]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_6_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [9]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 64'h6699996666999966 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_61_xo<0>1  (
    .ADR2(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [10]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [9]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_6_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 32'h96696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_71_xo<0>1  (
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [8]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [10]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [11]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last [9]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_7_o )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[12]_reduce_xor_7_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y59" ),
    .INIT ( 64'h304D00FF00FFCFB3 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>811  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>81 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s<4>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s<4>_BMUX_Delay  (
    .I(N102),
    .O(N102_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y60" ),
    .INIT ( 64'hFF88B348DD26EC00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_cy<0>6  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_cy<0>5 )

  );
  X_SFF #(
    .LOC ( "SLICE_X19Y60" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [7])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y60" ),
    .INIT ( 64'hFC0303FCC03F3FC0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>83  (
    .ADR0(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>82_12996 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_xor<0>82_12699 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd_62 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_cy<0>5 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [7])

  );
  X_SFF #(
    .LOC ( "SLICE_X19Y60" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<4> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y60" ),
    .INIT ( 64'hAA5A55A6AA5A55A6 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_xor<0>51  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<4> )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y60" ),
    .INIT ( 32'hFA0AF504 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>82_SW0  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .O(N102)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y60" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y60" ),
    .INIT ( 64'hF0A5E187E187A50F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>71  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>81 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<5> )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>51_13740 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<4> )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [6])

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s<2>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s<2>_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484<4>_pack_7 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [4])

  );
  X_SFF #(
    .LOC ( "SLICE_X19Y62" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y62" ),
    .INIT ( 64'hE817887717E87788 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>61  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [5])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y62" ),
    .INIT ( 64'h5555AAAA5555AAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd_11  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd_1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y62" ),
    .INIT ( 32'hA05F5FA0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>51  (
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484<4>_pack_7 )

  );
  X_SFF #(
    .LOC ( "SLICE_X19Y62" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y62" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y62" ),
    .INIT ( 64'h0F0F0F0FF0F0F0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>41  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [3])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y70" ),
    .INIT ( 64'hFFA0A0A0FFA0A0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<1>1  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>6_12557 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>1_13433 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<1> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y70" ),
    .INIT ( 64'hFFFEFFEEFFFAFFAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<1>3  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>3_13362 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<1>1_13438 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>2_12551 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<1> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<1> )

  );
  X_SFF #(
    .LOC ( "SLICE_X19Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3_rstpot_6449 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y71" ),
    .INIT ( 64'hAAAAFFFFAAAA0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3_rstpot  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<3> )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3_rstpot_6449 )

  );
  X_SFF #(
    .LOC ( "SLICE_X19Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2_rstpot_6455 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y71" ),
    .INIT ( 64'hF0F0F0F0FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<2> )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2_rstpot_6455 )

  );
  X_SFF #(
    .LOC ( "SLICE_X19Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1_rstpot_6460 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y71" ),
    .INIT ( 64'hCCFFCC00CCFFCC00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1_rstpot  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<1> )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1_rstpot_6460 )

  );
  X_SFF #(
    .LOC ( "SLICE_X19Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0_rstpot_6466 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y71" ),
    .INIT ( 64'hF3F3F3F3C0C0C0C0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0_rstpot  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<0> )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0_rstpot_6466 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In1_6476 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In1_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X19Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y78" ),
    .INIT ( 64'h7733303077333030 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41-In11  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 )
,
    .ADR0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41-In )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y78" ),
    .INIT ( 32'hAA00AA00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In1_6476 )

  );
  X_SFF #(
    .LOC ( "SLICE_X19Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40_13363 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y78" ),
    .INIT ( 64'h0C0C0000FFFFFF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40-In21  (
    .ADR0(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_12781 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40_13363 )
,
    .ADR2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40-In )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y78" ),
    .INIT ( 64'h0000000000003333 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_rdy_busy_n1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )

  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/N8_pack_6 ),
    .O(\port1_controller/pixel_FIFO/N8 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y32" ),
    .INIT ( 64'h3CC3C33C3CC3C33C ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_271_xo<0>_SW0  (
    .ADR0(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<5>_0 ),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>_0 ),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [9]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [8]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/N6 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y32" ),
    .INIT ( 32'h69969669 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_281_xo<0>_SW0  (
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [3]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<5>_0 ),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>_0 ),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [9]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [8]),
    .O(\port1_controller/pixel_FIFO/N8_pack_6 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_27_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [4]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y32" ),
    .INIT ( 64'h6996966996696996 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_271_xo<0>  (
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [10]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<7>_0 ),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<6>_0 ),
    .ADR5(\port1_controller/pixel_FIFO/N6 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_27_o )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y32" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_28_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin [3]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y32" ),
    .INIT ( 64'h9669699669969669 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_281_xo<0>  (
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [10]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<7>_0 ),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<6>_0 ),
    .ADR1(\port1_controller/pixel_FIFO/N8 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[12]_reduce_xor_28_o )
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X20Y36" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_11/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_11/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [11]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X20Y36" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [10]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X20Y36" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [9]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .MSGON ( "TRUE" ),
    .LOC ( "SLICE_X20Y36" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<12>_CMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [10]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<12>_BMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [9]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>_0 )
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<12>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<12>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [6]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [12]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[11]_RD_PNTR[12]_XOR_93_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [11]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 64'h33CC33CC33CC33CC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[11]_RD_PNTR[12]_XOR_93_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [11]),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<12>_0 ),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[11]_RD_PNTR[12]_XOR_93_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 32'h3333CCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[10]_RD_PNTR[11]_XOR_94_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [10]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [11]),
    .ADR2(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[10]_RD_PNTR[11]_XOR_94_o )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[10]_RD_PNTR[11]_XOR_94_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [10]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[8]_RD_PNTR[9]_XOR_96_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 64'h3333CCCC3333CCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[8]_RD_PNTR[9]_XOR_96_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [8]),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [9]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[8]_RD_PNTR[9]_XOR_96_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 32'h00FFFF00 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[9]_RD_PNTR[10]_XOR_95_o_xo<0>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [10]),
    .ADR2(1'b1),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [9]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[9]_RD_PNTR[10]_XOR_95_o )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[9]_RD_PNTR[10]_XOR_95_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [9]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[7]_RD_PNTR[8]_XOR_97_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 64'h6666666666666666 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[7]_RD_PNTR[8]_XOR_97_o_xo<0>1  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [7]),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [8]),
    .ADR5(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[7]_RD_PNTR[8]_XOR_97_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 32'h5A5A5A5A ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[6]_RD_PNTR[7]_XOR_98_o_xo<0>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [6]),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [7]),
    .ADR4(1'b1),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[6]_RD_PNTR[7]_XOR_98_o )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[6]_RD_PNTR[7]_XOR_98_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [1]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y59" ),
    .INIT ( 64'hF7C1EF83E380C700 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>82  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>82_12996 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>51/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>51_CMUX_Delay  (
    .I(N252),
    .O(N252_0)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>51/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>51_BMUX_Delay  (
    .I(N132),
    .O(N132_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y60" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>71_SW1  (
    .IA(N352),
    .IB(N353),
    .O(N252),
    .SEL
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<5> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y60" ),
    .INIT ( 64'h7FDFFFDF3F5F3F5F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>71_SW1_F  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3 )
,
    .O(N352)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y60" ),
    .INIT ( 64'h3FD41054FF551055 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>71_SW1_G  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3 )
,
    .O(N353)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y60" ),
    .INIT ( 64'hFF0000FCFF0000FC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>511  (
    .ADR0(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>51_13740 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y60" ),
    .INIT ( 32'h03FCFC03 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<1>_SW01  (
    .ADR0(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O(N132)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y60" ),
    .INIT ( 64'h5A0A4AAA5A0A4AAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_xor<0>82  (
    .ADR5(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0743[11:0]_Madd_xor<0>82_12699 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y70" ),
    .INIT ( 64'hFCCCFCCCF000F000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<4>1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>6_12557 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>1_13433 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<4> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y70" ),
    .INIT ( 64'hFFFFFFFFFEFCEECC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<4>3  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>3_13362 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<4>1_13456 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>2_12551 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<4> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<4> )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>4/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>4_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_pack_1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_13489 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y74" ),
    .INIT ( 64'hFFFFFFEEFFFFFFEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>41  (
    .ADR2(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_13489 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_12828 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_13191 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>4_13426 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y74" ),
    .INIT ( 32'hFFFFAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28-In11  (
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_13489 )
,
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_13191 )
,
    .ADR3(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28-In1 )

  );
  X_SFF #(
    .LOC ( "SLICE_X20Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_pack_1 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y74" ),
    .INIT ( 64'hFFECFFA0ECECA0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>2  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [5])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>7 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>5_13425 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>4_13426 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>8 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y80" ),
    .INIT ( 64'hAA000000AA000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46-In_SW0  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .O(N112)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y80" ),
    .INIT ( 64'h20F0000000F00000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46-In  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_12661 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_xor<3>11_0 )
,
    .ADR5(N112),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2_12663 ),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46-In_12660 )

  );
  X_FF #(
    .LOC ( "SLICE_X21Y36" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_11  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_11/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_11/IN )
,
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [11]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y36" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_10  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_10/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_10/IN )
,
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [10]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y36" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [9]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y36" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg [0]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y44" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [7]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y44" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [6]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y44" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [5]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y44" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [4]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_BUF 
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>_AMUX_Delay  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [12]),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<12>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [11]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [10]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [9]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8/IN ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [8]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X21Y45" ),
    .INIT ( 32'hCCCCCCCC ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<12>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [12]),
    .O
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<12>_rt_6663 )

  );
  X_FF #(
    .LOC ( "SLICE_X21Y45" ),
    .INIT ( 1'b0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12  (
    .CE(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en ),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12/CLK ),
    .I
(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>/port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<12>_rt_6663 )
,
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1 [12]),
    .RST(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y75" ),
    .INIT ( 64'hFFAAAAAAFF000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<6>_SW0_SW0  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w [6])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>5_13425 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>4_13426 )
,
    .O(N327)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y75" ),
    .INIT ( 64'hFFFFFFFFFFA0A0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<6>  (
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [6])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>3_13362 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>2_12551 )
,
    .ADR5(N327),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<6> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y57" ),
    .INIT ( 64'h5777577757775776 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<5>1_SW0  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .O(N236)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y58" ),
    .INIT ( 64'h0A5A0A5A58505051 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0705[9:0]_xor<6>11  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0705[9:0]<6> )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd4_lut<0>61/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd4_lut<0>61_CMUX_Delay  (
    .I(N253),
    .O(N253_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y59" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>71_SW2  (
    .IA(N354),
    .IB(N355),
    .O(N253),
    .SEL
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<5> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y59" ),
    .INIT ( 64'hF7D8F050FF00A000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>71_SW2_F  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3 )
,
    .O(N354)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y59" ),
    .INIT ( 64'hFEFBFABBFAFAFABA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>71_SW2_G  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3 )
,
    .O(N355)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y59" ),
    .INIT ( 64'h5555555555555556 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd4_lut<0>611  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd4_lut<0>61 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y59" ),
    .INIT ( 64'hCFCCF8F0C48C0C1D ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd4_xor<0>711  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd4_xor<0>71 )

  );
  X_SFF #(
    .LOC ( "SLICE_X22Y60" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3_rstpot_6723 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y60" ),
    .INIT ( 64'hFFFF3333CCCC0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3_rstpot  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<3> )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1311_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3_rstpot_6723 )

  );
  X_SFF #(
    .LOC ( "SLICE_X22Y60" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y60" ),
    .INIT ( 64'hFAFAFFF0FCFCFCFC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<3>  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>81 )
,
    .ADR2(N120_0),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>1 )
,
    .ADR1(N251),
    .ADR3(N252_0),
    .ADR0(N253_0),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<3> )

  );
  X_SFF #(
    .LOC ( "SLICE_X22Y60" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1_rstpot_6738 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y60" ),
    .INIT ( 64'hCFCFC0C0CFCFC0C0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1_rstpot  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<1> )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1311_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1_rstpot_6738 )

  );
  X_SFF #(
    .LOC ( "SLICE_X22Y60" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0_rstpot_6743 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y60" ),
    .INIT ( 64'hBAFFBAFFEA00EA00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0_rstpot  (
    .ADR4(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR0(N171_0),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>1 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1311_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0_rstpot_6743 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y61" ),
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<1>  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>2_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd_1 )
,
    .ADR5(N132_0),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<1> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y61" ),
    .INIT ( 64'hFFFFFFFFFEFEFEFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>11  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_269_o2 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_0111 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>1 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID_6782 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X22Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_270_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_13357 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y78" ),
    .INIT ( 64'hFFFFF0F0FFFFF0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<12>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_12781 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_270_o )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y78" ),
    .INIT ( 32'hFFFFFFF0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<11>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1000_inv )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_12781 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_267_o )

  );
  X_SFF #(
    .LOC ( "SLICE_X22Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_267_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID_6782 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y78" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1000_inv  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_02 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39_12565 )
,
    .ADR3(N163_0),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1000_inv )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y78" ),
    .INIT ( 64'hFFFFFAEAFFFFAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1931_inv  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In1_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40_13363 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_270_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1931_inv )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_DMUX_Delay  (
    .I(N179),
    .O(N179_0)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y80" ),
    .INIT ( 1'b1 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 )
,
    .SSET
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y80" ),
    .INIT ( 64'h5555000055550000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58-In1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58-In )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y80" ),
    .INIT ( 32'h7F7F7F7F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47-In_SW0  (
    .ADR4(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_12661 )
,
    .ADR2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2_12663 ),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .O(N179)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y91" ),
    .INIT ( 64'h9000090000900009 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016271  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [5])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [6])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01627 )

  );
  X_SFF #(
    .LOC ( "SLICE_X22Y91" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y91" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y91" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<25>/HDMI/enc0/pixel2x/dataint<25>_BMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [24]),
    .O(\HDMI/enc0/pixel2x/dataint<24>_0 )
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<25>/HDMI/enc0/pixel2x/dataint<25>_AMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [22]),
    .O(\HDMI/enc0/pixel2x/dataint<22>_0 )
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X22Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X22Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X22Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X22Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X22Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [25]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X22Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [24]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X22Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [23]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X22Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [22]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y58" ),
    .INIT ( 64'hFD86FB043C807C91 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd6_cy<0>61  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd6_cy<0>5 )

  );
  X_SFF #(
    .LOC ( "SLICE_X23Y59" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1311_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<5> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y59" ),
    .INIT ( 64'hFFFFCEECFFFF0AA0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<5>3  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3 )
,
    .ADR2(N219_0),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>1 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [8])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<5> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<5> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y59" ),
    .INIT ( 64'h9996000096660000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<5>1  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>2_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd4_lut<0>61 )
,
    .ADR1(N236),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd4_xor<0>71 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd6_cy<0>5 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0705[9:0]<6> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<5> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y59" ),
    .INIT ( 64'h3333CCCC3332CCC8 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<4>3_SW0  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_269_o2 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_0111 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_lut<0>7 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>82_12996 )
,
    .O(N387)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y59" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1311_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<4> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y59" ),
    .INIT ( 64'hFFFFF8F4FFFFF4F8 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<4>3  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>2_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd4_xor<0>71 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0705[9:0]<6> )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd6_cy<0>5 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<4> )
,
    .ADR4(N387),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<4> )

  );
  X_SFF #(
    .LOC ( "SLICE_X23Y60" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [8])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y60" ),
    .INIT ( 64'h0505AFAF5F0A5F0A ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>91  (
    .ADR1(1'b1),
    .ADR5(N102_0),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0743[11:0]<5> )
,
    .ADR2(N320),
    .ADR4(N321),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [8])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y60" ),
    .INIT ( 64'hAAAA5F5F8000FFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>91_SW6  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .O(N321)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y60" ),
    .INIT ( 64'hC83FC03FC0FFC0FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>91_SW5  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .O(N320)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y61" ),
    .INIT ( 64'h7FFF000080000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<4>1  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<4> )

  );
  X_SFF #(
    .LOC ( "SLICE_X23Y80" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47-In_6921 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47_13141 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y80" ),
    .INIT ( 64'h00BF00FF00FF00FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47-In  (
    .ADR3(N179_0),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_47_o_add_76_OUT_xor<3>11_0 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47-In_6921 )

  );
  X_SFF #(
    .LOC ( "SLICE_X23Y80" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y80" ),
    .INIT ( 64'hFCF80000FCF00000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In2  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In1_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40_13363 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0162 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24_12584 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In2_14491 )

  );
  X_SFF #(
    .LOC ( "SLICE_X23Y80" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y80" ),
    .INIT ( 64'hFFFFFF80FF00FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In3  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0153 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0162 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In2_14491 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44-In )

  );
  X_SFF #(
    .LOC ( "SLICE_X23Y91" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y91" ),
    .INIT ( 64'h8040080420100201 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016272  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [3])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016271_14493 )

  );
  X_SFF #(
    .LOC ( "SLICE_X23Y91" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y91" ),
    .INIT ( 64'hA0A00A0A00000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016273  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01627 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016271_14493 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0162 )

  );
  X_SFF #(
    .LOC ( "SLICE_X23Y91" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y91" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_lut<0>/HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_lut<0>_DMUX_Delay  (
    .I(N28),
    .O(N28_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y100" ),
    .INIT ( 64'h3C3C3C3C3C3C3C3C ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_lut<0>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(\HDMI/clrbar/o_g [5]),
    .ADR2(\HDMI/clrbar/o_g [6]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X23Y100" ),
    .INIT ( 32'h7FFFFFFF ))
  \HDMI/clrbar/Mmux__n04291201_SW0  (
    .ADR4(\HDMI/clrbar/o_g [7]),
    .ADR0(\HDMI/clrbar/o_g [4]),
    .ADR3(\HDMI/clrbar/o_g [3]),
    .ADR1(\HDMI/clrbar/o_g [5]),
    .ADR2(\HDMI/clrbar/o_g [6]),
    .O(N28)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y100" ),
    .INIT ( 64'hB7217B12ED84DE48 ))
  \HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd41  (
    .ADR1(\HDMI/clrbar/o_g [7]),
    .ADR5(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR3(\HDMI/clrbar/o_g [3]),
    .ADR0(\HDMI/clrbar/o_g [0]),
    .ADR2(\HDMI/clrbar/o_g [1]),
    .ADR4(\HDMI/clrbar/o_g [4]),
    .O(\HDMI/enc0/encg/ADDERTREE_INTERNAL_Madd4 )
  );
  X_FF #(
    .LOC ( "SLICE_X23Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db25  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db25/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db25/IN ),
    .O(\HDMI/enc0/pixel2x/db [25]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db24  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db24/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db24/IN ),
    .O(\HDMI/enc0/pixel2x/db [24]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X24Y51" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i/CLK ),
    .I(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i/IN ),
    .O(\port1_controller/FIFO_empty ),
    .SET(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y51" ),
    .INIT ( 64'h0F0F0F0F0F000F00 ))
  \port1_controller/FIFO_rd_en1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\port1_controller/FIFO_empty ),
    .ADR3(\HDMI/de_12977 ),
    .ADR5(\HDMI/active_q_12978 ),
    .O(\port1_controller/FIFO_rd_en )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y51" ),
    .INIT ( 64'h00FF00FF00000000 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\port1_controller/FIFO_rd_en ),
    .ADR3(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_12976 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en )
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>4/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>4_DMUX_Delay  (
    .I(N219),
    .O(N219_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y59" ),
    .INIT ( 64'hBA4845B7BA4845B7 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>41  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>4 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X24Y59" ),
    .INIT ( 32'h80000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<5>2_SW0  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O(N219)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<2>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<2>_CMUX_Delay  (
    .I(N120),
    .O(N120_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X24Y61" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<3>_SW0  (
    .IA(1'b0),
    .IB(N430),
    .O(N120),
    .SEL
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>2_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y61" ),
    .INIT ( 64'h0000000000000000 ))
  \LED_2_OBUF_1_958.D6LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\NLW_LED_2_OBUF_1_958.D6LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y61" ),
    .INIT ( 64'hDCBF23022340DCFD ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<3>_SW0_G  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O(N430)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y61" ),
    .INIT ( 64'hFFEBFFC3FFAAFF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>2_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd6_cy<0>3 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>4 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [5])
,
    .ADR3(N175),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<2> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y62" ),
    .INIT ( 64'h0FFFFFFF0FFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_P_Term[5]_GND_47_o_add_62_OUT_xor<3>111  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_P_Term[5]_GND_47_o_add_62_OUT_xor<3>11 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y62" ),
    .INIT ( 64'hAA55AA55AA55A854 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>71_SW0  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_12828 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_13192 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_12829 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_P_Term[5]_GND_47_o_add_62_OUT_xor<3>11 )
,
    .O(N251)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y73" ),
    .INIT ( 64'hFFFFFFFFFFFCFFFC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>71  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38_12563 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30_12564 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39_12565 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31_12566 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>7 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27-In1_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X24Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26_12558 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y74" ),
    .INIT ( 64'hFFFFFF00FFFFFF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26_12558 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27_12560 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X24Y74" ),
    .INIT ( 32'hFFFFCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27-In11  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_13489 )
,
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27_12560 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27-In1 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>5/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>5_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32_pack_1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32_13269 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y76" ),
    .INIT ( 64'hFFFFFFFAFFFFFFFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>51  (
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24_12584 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32_13269 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>5_13425 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X24Y76" ),
    .INIT ( 32'hFFFFAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32-In11  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32_13269 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 )
,
    .ADR3(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32-In1 )

  );
  X_SFF #(
    .LOC ( "SLICE_X24Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32_pack_1 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y77" ),
    .INIT ( 64'hFFFFFFFFFFFFFFF0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>21  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26_12558 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_13489 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y77" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_250_OUT<1>1  (
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_13191 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27_12560 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_250_OUT<1> )

  );
  X_SFF #(
    .LOC ( "SLICE_X24Y77" ),
    .INIT ( 1'b1 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_rstpot_7071 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_14307 )
,
    .SSET
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y77" ),
    .INIT ( 64'h3333373300000400 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_rstpot  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1858_inv )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<0>1_13472 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_14307 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_rstpot_7071 )

  );
  X_SFF #(
    .LOC ( "SLICE_X24Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y78" ),
    .INIT ( 64'hFFCCFFCCEECCEECC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49-In1  (
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50_12882 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47_13141 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49-In )

  );
  X_SFF #(
    .LOC ( "SLICE_X24Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y80" ),
    .INIT ( 64'hEAAAC000C000C000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11  (
    .ADR0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0153 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1_14408 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y80" ),
    .INIT ( 64'h5D5D55550C0C0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1436_inv1  (
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0162 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1_14408 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv )

  );
  X_BUF   \HDMI/clrbar/o_g<1>/HDMI/clrbar/o_g<1>_BMUX_Delay  (
    .I(\HDMI/clrbar/Mmux__n042912821_7123 ),
    .O(\HDMI/clrbar/Mmux__n042912821_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X24Y100" ))
  \HDMI/clrbar/Mmux__n0429134  (
    .IA(N407),
    .IB(N408),
    .O(\HDMI/clrbar/_n0489 [7]),
    .SEL(\HDMI/clrbar/Vregion [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y100" ),
    .INIT ( 64'h00AA00AA00AA00AA ))
  \HDMI/clrbar/Mmux__n0429134_F  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR0(\HDMI/clrbar/Mmux__n042912621_13869 ),
    .ADR3(\HDMI/clrbar/Hregion [4]),
    .O(N407)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y100" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_g_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_g_1/CLK ),
    .I(\HDMI/clrbar/_n0489 [7]),
    .O(\HDMI/clrbar/o_g [1]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y100" ),
    .INIT ( 64'hFF8FFFF8FF88FF88 ))
  \HDMI/clrbar/Mmux__n0429134_G  (
    .ADR5(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR2(\HDMI/clrbar/o_g [0]),
    .ADR1(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<1> ),
    .ADR4(\HDMI/clrbar/o_g [1]),
    .ADR0(\HDMI/clrbar/Vregion [0]),
    .ADR3(\HDMI/clrbar/Mmux__n04291201_13502 ),
    .O(N408)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y100" ),
    .INIT ( 64'h5055515750555157 ))
  \HDMI/clrbar/Mmux__n042912621  (
    .ADR0(\HDMI/clrbar/Hregion [3]),
    .ADR4(\HDMI/clrbar/Hregion [1]),
    .ADR1(\HDMI/clrbar/Hregion [0]),
    .ADR3(\HDMI/clrbar/Hregion [2]),
    .ADR2(\HDMI/clrbar/Vregion [0]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Mmux__n042912621_13869 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X24Y100" ),
    .INIT ( 32'hFFFFFFDD ))
  \HDMI/clrbar/Mmux__n042912821  (
    .ADR0(\HDMI/clrbar/Hregion [3]),
    .ADR4(\HDMI/clrbar/Hregion [1]),
    .ADR1(\HDMI/clrbar/Hregion [0]),
    .ADR3(\HDMI/clrbar/Hregion [2]),
    .ADR2(1'b1),
    .O(\HDMI/clrbar/Mmux__n042912821_7123 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y100" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_g_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_g_0/CLK ),
    .I(\HDMI/clrbar/_n0489 [8]),
    .O(\HDMI/clrbar/o_g [0]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y100" ),
    .INIT ( 64'hFFCCFF88FFCCFFC8 ))
  \HDMI/clrbar/Mmux__n0429136  (
    .ADR1(\HDMI/clrbar/Vregion [1]),
    .ADR0(\HDMI/clrbar/Mmux__n04291201_13502 ),
    .ADR4(N36),
    .ADR5(\HDMI/clrbar/o_g [0]),
    .ADR2(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR3(\HDMI/clrbar/Mmux__n04291282 ),
    .O(\HDMI/clrbar/_n0489 [8])
  );
  X_FF #(
    .LOC ( "SLICE_X24Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_rstsync  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_rstsync/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_rstsync/IN ),
    .O(\HDMI/enc0/pixel2x/rstsync_q ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X24Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_rstp  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_rstp/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_rstp/IN ),
    .O(\HDMI/enc0/pixel2x/rstp ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/enc0/pixel2x/wa<2>/HDMI/enc0/pixel2x/wa<2>_CMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/wa<3>_pack_6 ),
    .O(\HDMI/enc0/pixel2x/wa [3])
  );
  X_FF #(
    .LOC ( "SLICE_X24Y112" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fdc_wa2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_wa2/CLK ),
    .I(\HDMI/enc0/pixel2x/Mram_wa_d2 ),
    .O(\HDMI/enc0/pixel2x/wa [2]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y112" ),
    .INIT ( 64'h3F3FC0C03F3FC0C0 ))
  \HDMI/enc0/pixel2x/Mram_wa_d21  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\HDMI/enc0/pixel2x/wa [0]),
    .ADR4(\HDMI/enc0/pixel2x/wa [2]),
    .ADR1(\HDMI/enc0/pixel2x/wa [1]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/pixel2x/Mram_wa_d2 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X24Y112" ),
    .INIT ( 32'h6A6AAAAA ))
  \HDMI/enc0/pixel2x/Mram_wa_d31  (
    .ADR3(1'b1),
    .ADR0(\HDMI/enc0/pixel2x/wa [3]),
    .ADR2(\HDMI/enc0/pixel2x/wa [0]),
    .ADR4(\HDMI/enc0/pixel2x/wa [2]),
    .ADR1(\HDMI/enc0/pixel2x/wa [1]),
    .O(\HDMI/enc0/pixel2x/Mram_wa_d3 )
  );
  X_FF #(
    .LOC ( "SLICE_X24Y112" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fdc_wa3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_wa3/CLK ),
    .I(\HDMI/enc0/pixel2x/Mram_wa_d3 ),
    .O(\HDMI/enc0/pixel2x/wa<3>_pack_6 ),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X24Y112" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fdc_wa1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_wa1/CLK ),
    .I(\HDMI/enc0/pixel2x/Mram_wa_d1 ),
    .O(\HDMI/enc0/pixel2x/wa [1]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y112" ),
    .INIT ( 64'h3333CCCC3333CCCC ))
  \HDMI/enc0/pixel2x/Mram_wa_d111  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/enc0/pixel2x/wa [1]),
    .ADR3(1'b1),
    .ADR1(\HDMI/enc0/pixel2x/wa [0]),
    .O(\HDMI/enc0/pixel2x/Mram_wa_d1 )
  );
  X_FF #(
    .LOC ( "SLICE_X24Y112" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fdc_wa0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_wa0/CLK ),
    .I(\HDMI/enc0/pixel2x/Mram_wa_d ),
    .O(\HDMI/enc0/pixel2x/wa [0]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y112" ),
    .INIT ( 64'h00000000FFFFFFFF ))
  \HDMI/enc0/pixel2x/Mram_wa_d11_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/enc0/pixel2x/wa [0]),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(\HDMI/enc0/pixel2x/Mram_wa_d )
  );
  X_FF #(
    .LOC ( "SLICE_X25Y51" ),
    .INIT ( 1'b1 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/CLK ),
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_12_o ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_12976 ),
    .SET(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg [2]),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y51" ),
    .INIT ( 64'hFFFFFFFF0000A0A0 ))
  \port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_12_o1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(\port1_controller/FIFO_rd_en ),
    .ADR4(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_12976 ),
    .ADR0(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_0 ),
    .ADR5(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_0 ),
    .O(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_12_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y61" ),
    .INIT ( 64'hFF00CC00330033FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd6_cy<0>41  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ADDERTREE_INTERNAL_Madd6_cy<0>3 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_pack_1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_12828 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3_CMUX_Delay  (
    .I(N171),
    .O(N171_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y62" ),
    .INIT ( 64'hFFFFFFFCFFFFFFFC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>31  (
    .ADR0(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_12828 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_13192 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_12829 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X25Y62" ),
    .INIT ( 32'hFCFCFCFC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36-In11  (
    .ADR0(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_12828 )
,
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36-In1 )

  );
  X_SFF #(
    .LOC ( "SLICE_X25Y62" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_pack_1 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y62" ),
    .INIT ( 64'h6A006A006A006A00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>_SW0  (
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3 )
,
    .ADR5(1'b1),
    .O(N175)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X25Y62" ),
    .INIT ( 32'h6F660F00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<0>_SW0  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>2_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>3 )
,
    .O(N171)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y70" ),
    .INIT ( 64'hFEFAFCF0EEAACC00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>1  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>6_12557 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>3_13362 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>1_13433 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y70" ),
    .INIT ( 64'hFFFFFFFFFFFFFEFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>6  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>2_12551 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>8 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>9_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>10 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<5> )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_BMUX_Delay  (
    .I(N167),
    .O(N167_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y74" ),
    .INIT ( 64'hFFFFFFFFFFFFF0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>3_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50_12882 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_12879 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .O(N104)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y74" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>3  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47_13141 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40_13363 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_12661 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_12781 )
,
    .ADR5(N104),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>3_13362 )

  );
  X_SFF #(
    .LOC ( "SLICE_X25Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_13191 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y74" ),
    .INIT ( 64'hFFFFAAAAFFFFAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29-In11  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_13191 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30_12564 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X25Y74" ),
    .INIT ( 32'hFFFFFFFC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<2>_SW0  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_12879 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_13191 )
,
    .ADR0(1'b1),
    .O(N167)
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27_12560 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y77" ),
    .INIT ( 1'b0 ))
  \HDMI/de  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/de/CLK ),
    .I(\NlwBufferSignal_HDMI/de/IN ),
    .O(\HDMI/de_12977 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y77" ),
    .INIT ( 64'h00000000000F000F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n154111  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26_12558 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32_13269 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n15411 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y78" ),
    .INIT ( 64'hFFFFFFFCFFFFFFFC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1541_SW0  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_13489 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47_13141 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .O(N124)
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1000_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2/CLK )
,
    .I(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y78" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>3  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_12555 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14_12554 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32_13269 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>3_14500 )

  );
  X_SFF #(
    .LOC ( "SLICE_X25Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1000_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y78" ),
    .INIT ( 64'hFFFFFFFFFFFFFFCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>4  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>2_13243 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>1_12777 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>3_14500 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1> )

  );
  X_SFF #(
    .LOC ( "SLICE_X25Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1000_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<0> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y78" ),
    .INIT ( 64'h0000000000001000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<0>1  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE/STATE[5]_PWR_48_o_equal_26_o )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_13245 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21_13239 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<0> )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25-In1_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y79" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_269_o_SW0  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26_12558 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_13489 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_269_o2 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>1_12777 )
,
    .O(N161)
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24_12584 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y79" ),
    .INIT ( 64'hFFFFFF00FFFFFF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24_12584 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X25Y79" ),
    .INIT ( 32'hFFFFF0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26_12558 )
,
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25-In1 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y99" ),
    .INIT ( 64'h0044000000400000 ))
  \HDMI/clrbar/Mmux__n0429136_SW0  (
    .ADR1(\HDMI/clrbar/Vregion [0]),
    .ADR0(\HDMI/clrbar/Hregion [0]),
    .ADR4(\HDMI/clrbar/Hregion [3]),
    .ADR3(\HDMI/clrbar/Hregion [4]),
    .ADR5(\HDMI/clrbar/Hregion [1]),
    .ADR2(\HDMI/clrbar/Hregion [2]),
    .O(N36)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y100" ),
    .INIT ( 64'h00000303000A0303 ))
  \HDMI/clrbar/Mmux__n042912822  (
    .ADR2(\HDMI/clrbar/Vregion [1]),
    .ADR4(\HDMI/clrbar/Vregion [0]),
    .ADR1(\HDMI/clrbar/_n0318_mmx_out_0 ),
    .ADR0(\HDMI/clrbar/Mmux__n042912821_0 ),
    .ADR3(\HDMI/clrbar/Hregion [4]),
    .ADR5(\HDMI/clrbar/Hregion [3]),
    .O(\HDMI/clrbar/Mmux__n04291282 )
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y100" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_g_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_g_4/CLK ),
    .I(\HDMI/clrbar/_n0489 [4]),
    .O(\HDMI/clrbar/o_g [4]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y100" ),
    .INIT ( 64'hFFBAFFEAFF00FF00 ))
  \HDMI/clrbar/Mmux__n0429128  (
    .ADR5(\HDMI/clrbar/Vregion [1]),
    .ADR2(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR1(N10_0),
    .ADR4(\HDMI/clrbar/o_g [4]),
    .ADR0(\HDMI/clrbar/Mmux__n042912121 ),
    .ADR3(\HDMI/clrbar/Mmux__n04291282 ),
    .O(\HDMI/clrbar/_n0489 [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y100" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_g_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_g_3/CLK ),
    .I(\HDMI/clrbar/_n0489 [5]),
    .O(\HDMI/clrbar/o_g [3]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y100" ),
    .INIT ( 64'hEEEEEECCEEEEEECC ))
  \HDMI/clrbar/Mmux__n04291303  (
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR0(\HDMI/clrbar/Vregion [1]),
    .ADR4(\HDMI/clrbar/Mmux__n04291201_13502 ),
    .ADR3(\HDMI/clrbar/Mmux__n04291301_13741 ),
    .ADR1(\HDMI/clrbar/Mmux__n04291282 ),
    .O(\HDMI/clrbar/_n0489 [5])
  );
  X_BUF   \HDMI/clrbar/Mmux__n0429130/HDMI/clrbar/Mmux__n0429130_BMUX_Delay  (
    .I(N10),
    .O(N10_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y101" ),
    .INIT ( 64'h78F078F078F078F0 ))
  \HDMI/clrbar/Mmux__n04291301  (
    .ADR4(1'b1),
    .ADR2(\HDMI/clrbar/o_g [3]),
    .ADR0(\HDMI/clrbar/o_g [0]),
    .ADR3(\HDMI/clrbar/o_g [1]),
    .ADR1(\HDMI/clrbar/o_g [2]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Mmux__n0429130 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X25Y101" ),
    .INIT ( 32'h80008000 ))
  \HDMI/clrbar/Mmux__n0429128_SW0  (
    .ADR4(1'b1),
    .ADR2(\HDMI/clrbar/o_g [3]),
    .ADR0(\HDMI/clrbar/o_g [0]),
    .ADR3(\HDMI/clrbar/o_g [1]),
    .ADR1(\HDMI/clrbar/o_g [2]),
    .O(N10)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y101" ),
    .INIT ( 64'hFFF2FF22F0F00000 ))
  \HDMI/clrbar/Mmux__n04291302  (
    .ADR5(\HDMI/clrbar/Vregion [0]),
    .ADR0(\HDMI/clrbar/Hregion [4]),
    .ADR1(\HDMI/clrbar/Hregion<0>_mmx_out2_0 ),
    .ADR3(\HDMI/clrbar/Hregion[16]_GND_21_o_equal_171_o ),
    .ADR4(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR2(\HDMI/clrbar/Mmux__n0429130 ),
    .O(\HDMI/clrbar/Mmux__n04291301_13741 )
  );
  X_FF #(
    .LOC ( "SLICE_X25Y106" ),
    .XON ( "FALSE" ),
    .INIT ( 1'b1 ))
  \HDMI/enc0/pixel2x/fdp_rst  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fdp_rst/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fdp_rst/IN ),
    .O(\HDMI/enc0/pixel2x/rstsync ),
    .SET(\HDMI/reset ),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/sync_gen  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/sync_gen/CLK ),
    .I(\HDMI/enc0/pixel2x/sync_INV_40_o ),
    .O(\HDMI/enc0/pixel2x/sync ),
    .SRST(\HDMI/enc0/pixel2x/rstp ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y107" ),
    .INIT ( 64'h00000000FFFFFFFF ))
  \HDMI/enc0/pixel2x/sync_INV_40_o1_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/enc0/pixel2x/sync ),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(\HDMI/enc0/pixel2x/sync_INV_40_o )
  );
  X_BUF   \HDMI/enc0/pixel2x/ra<2>/HDMI/enc0/pixel2x/ra<2>_DMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/ra<3>_pack_1 ),
    .O(\HDMI/enc0/pixel2x/ra [3])
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y111" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fdc_ra2  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_ra2/CLK ),
    .I(\HDMI/enc0/pixel2x/Mram_ra_d2 ),
    .O(\HDMI/enc0/pixel2x/ra [2]),
    .SRST(\HDMI/enc0/pixel2x/rstp ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y111" ),
    .INIT ( 64'h55AAFF0055AAFF00 ))
  \HDMI/enc0/pixel2x/Mram_ra_d21  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/enc0/pixel2x/ra [0]),
    .ADR3(\HDMI/enc0/pixel2x/ra [2]),
    .ADR0(\HDMI/enc0/pixel2x/ra [1]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/pixel2x/Mram_ra_d2 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X25Y111" ),
    .INIT ( 32'h66CCCCCC ))
  \HDMI/enc0/pixel2x/Mram_ra_d31  (
    .ADR2(1'b1),
    .ADR1(\HDMI/enc0/pixel2x/ra [3]),
    .ADR4(\HDMI/enc0/pixel2x/ra [0]),
    .ADR3(\HDMI/enc0/pixel2x/ra [2]),
    .ADR0(\HDMI/enc0/pixel2x/ra [1]),
    .O(\HDMI/enc0/pixel2x/Mram_ra_d3 )
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y111" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fdc_ra3  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_ra3/CLK ),
    .I(\HDMI/enc0/pixel2x/Mram_ra_d3 ),
    .O(\HDMI/enc0/pixel2x/ra<3>_pack_1 ),
    .SRST(\HDMI/enc0/pixel2x/rstp ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y112" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fdc_ra1  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_ra1/CLK ),
    .I(\HDMI/enc0/pixel2x/Mram_ra_d1 ),
    .O(\HDMI/enc0/pixel2x/ra [1]),
    .SRST(\HDMI/enc0/pixel2x/rstp ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y112" ),
    .INIT ( 64'h0F0FF0F00F0FF0F0 ))
  \HDMI/enc0/pixel2x/Mram_ra_d111  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR4(\HDMI/enc0/pixel2x/ra [1]),
    .ADR3(1'b1),
    .ADR2(\HDMI/enc0/pixel2x/ra [0]),
    .O(\HDMI/enc0/pixel2x/Mram_ra_d1 )
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y112" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fdc_ra0  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_ra0/CLK ),
    .I(\HDMI/enc0/pixel2x/Mram_ra_d ),
    .O(\HDMI/enc0/pixel2x/ra [0]),
    .SRST(\HDMI/enc0/pixel2x/rstp ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y112" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \HDMI/enc0/pixel2x/Mram_ra_d11_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/enc0/pixel2x/ra [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\HDMI/enc0/pixel2x/Mram_ra_d )
  );
  X_BUF   \HDMI/tmds_data2<0>/HDMI/tmds_data2<0>_BMUX_Delay  (
    .I(\HDMI/tmds_data2 [1]),
    .O(\HDMI/tmds_data2<1>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X25Y113" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out10/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [10]),
    .O(\HDMI/tmds_data2 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y113" ),
    .INIT ( 64'hBBBB8888BBBB8888 ))
  \HDMI/enc0/pixel2x/Mmux_mux21  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/enc0/pixel2x/sync ),
    .ADR4(\HDMI/enc0/pixel2x/db [10]),
    .ADR0(\HDMI/enc0/pixel2x/db [25]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [10])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X25Y113" ),
    .INIT ( 32'hF3C0F3C0 ))
  \HDMI/enc0/pixel2x/Mmux_mux31  (
    .ADR3(\HDMI/enc0/pixel2x/db<11>_0 ),
    .ADR2(\HDMI/enc0/pixel2x/db [26]),
    .ADR1(\HDMI/enc0/pixel2x/sync ),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [11])
  );
  X_FF #(
    .LOC ( "SLICE_X25Y113" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out11/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [11]),
    .O(\HDMI/tmds_data2 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y64" ),
    .INIT ( 64'hFF00AAAAFF00AAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_rstpot  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_248_OUT<2> )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1311_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_rstpot_12790 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y64" ),
    .INIT ( 64'hFFFFFCFFFFFFFCFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52_12787 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .ADR4(N333_0),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1311_inv )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y68" ),
    .INIT ( 64'h0000000000000001 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0009<7>  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [3])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [4])
,
    .ADR5(N187),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0009 )

  );
  X_FF #(
    .LOC ( "SLICE_X26Y68" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_rstpot_7391 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_12968 )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y68" ),
    .INIT ( 64'h00000000F0F0F0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/hard_done_cal ),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0009 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_rstpot_7391 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>2_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X26Y70" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34_12559 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y70" ),
    .INIT ( 64'hFFFFFF00FFFFFF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34_12559 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y70" ),
    .INIT ( 32'hFFFFFFEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>21  (
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52_12787 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34_12559 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_248_OUT<2>2 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y71" ),
    .INIT ( 64'hFFFFFFFFFFFAFFFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>61  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26_12558 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34_12559 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27_12560 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>6_12557 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y71" ),
    .INIT ( 64'hFFFFFFFEFFFFFFFC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_01  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26_12558 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_13489 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y72" ),
    .INIT ( 64'hFFFFFFFCFFFFFFFC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_01111  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50_12882 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31_12566 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_12661 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_0111 )

  );
  X_SFF #(
    .LOC ( "SLICE_X26Y72" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y72" ),
    .INIT ( 64'hFFFFFFFFFFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 )
,
    .ADR3(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34_12559 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33-In1 )

  );
  X_SFF #(
    .LOC ( "SLICE_X26Y72" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31_12566 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y72" ),
    .INIT ( 64'h0000000000000011 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23  (
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38_12563 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_12828 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40_13363 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_13192 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_12829 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55_AMUX_Delay  (
    .I(N177),
    .O(N177_0)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y73" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55_13284 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y73" ),
    .INIT ( 64'hFFFAAAAAFFFAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55-In1  (
    .ADR1(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56_12780 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55_13284 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_12829 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55-In )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y73" ),
    .INIT ( 32'hCCCCFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53-In_SW0  (
    .ADR1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2_13527 ),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(1'b1),
    .O(N177)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y74" ),
    .INIT ( 64'hFFFFFFFFFFFEFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0_SW0  (
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9_12901 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13_13139 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15_13488 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11_12827 )
,
    .O(N227)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y74" ),
    .INIT ( 64'h0000000000000001 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56_12780 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30_12564 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47_13141 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28_13489 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25 )

  );
  X_FF #(
    .LOC ( "SLICE_X26Y74" ),
    .INIT ( 1'b0 ))
  \port1_controller/calib_done_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_port1_controller/calib_done_1/CLK ),
    .I(\port1_controller/Mshreg_calib_done_1_7463 ),
    .O(\port1_controller/calib_done [1]),
    .RST(GND),
    .SET(GND)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X26Y74" ),
    .INIT ( 16'h0000 ))
  \port1_controller/Mshreg_calib_done_1  (
    .A0(1'b0),
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .CLK(\NlwBufferSignal_port1_controller/Mshreg_calib_done_1/CLK ),
    .D(\NlwBufferSignal_port1_controller/Mshreg_calib_done_1/D ),
    .Q15(\NLW_port1_controller/Mshreg_calib_done_1_Q15_UNCONNECTED ),
    .Q(\port1_controller/Mshreg_calib_done_1_7463 ),
    .CE(1'b1)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [6])
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [5])
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y75" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3_SW1  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52_12787 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_12829 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_13192 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55_13284 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_12879 )
,
    .O(N244)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [4])
,
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID_CMUX_Delay  (
    .I(N126_pack_2),
    .O(N126)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y76" ),
    .INIT ( 64'hFEFEFEFEFEFEFEFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<0>21  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_12879 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55_13284 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<0>2 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y76" ),
    .INIT ( 32'hFFFFFAFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>1_SW0  (
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_12828 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_12879 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55_13284 )
,
    .ADR1(1'b1),
    .O(N126_pack_2)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_244_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID_13848 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y76" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<0>1  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_13067 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<0>2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_244_o )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y76" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>1  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_12829 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40_13363 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38_12563 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34_12559 )
,
    .ADR1(N126),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>1_12777 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y77" ),
    .INIT ( 64'h0000000000000001 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2111  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27_12560 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211_13241 )

  );
  X_SFF #(
    .LOC ( "SLICE_X26Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[3] )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y77" ),
    .INIT ( 64'h0000000400000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34_12559 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50_12882 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52_12787 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n15411 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211_13241 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21_13239 )

  );
  X_SFF #(
    .LOC ( "SLICE_X26Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2097[2] )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[1] )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y77" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<2>  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_02 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_12781 )
,
    .ADR2(N167_0),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2097[2] )

  );
  X_SFF #(
    .LOC ( "SLICE_X26Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2097[1] )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[0] )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y77" ),
    .INIT ( 64'hFFFFFFFFFFFFFFEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<1>1  (
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9_12901 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv21 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13_13139 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<0>2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2097[1] )

  );
  X_BUF   \N134/N134_DMUX_Delay  (
    .I(N163),
    .O(N163_0)
  );
  X_BUF   \N134/N134_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[7] )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR<7>_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y78" ),
    .INIT ( 64'hFFEEFFEEFFEEFFEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY2_SW0  (
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31_12566 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR5(1'b1),
    .O(N134)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y78" ),
    .INIT ( 32'hFFFFFFFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1000_inv_SW0  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27_12560 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_13191 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31_12566 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 )
,
    .ADR1(1'b1),
    .O(N163)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y78" ),
    .INIT ( 64'hFFFEFFFEFFFEFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv213  (
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv212_13600 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv211_14504 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv21 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y78" ),
    .INIT ( 32'hFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<8>1  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<0>2 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv212_13600 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv211_14504 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2097[8] )

  );
  X_SFF #(
    .LOC ( "SLICE_X26Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2097[8] )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[7] )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y78" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv211  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39_12565 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31_12566 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_12781 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv211_14504 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y79" ),
    .INIT ( 64'hFFFFFFFFFFFFCCFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1384_inv  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47_13141 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .ADR0(N91_0),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y80" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE_rstpot_SW0  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_0111 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o2_12792 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>2_13243 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o1_12578 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>2_12551 )
,
    .O(N375)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y80" ),
    .INIT ( 1'b1 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE_rstpot_7585 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE_13469 )
,
    .SSET
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y80" ),
    .INIT ( 64'hDFDFD0D0DFCFD0C0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE_rstpot  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11 )
,
    .ADR1(N161),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE_13469 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1931_inv )
,
    .ADR5(N375),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE_rstpot_7585 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y81" ),
    .INIT ( 64'hF3F3F3F2FFF3FFF2 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1055_inv1  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1055_inv )

  );
  X_SFF #(
    .LOC ( "SLICE_X26Y81" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_rstpot_7602 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_12794 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y81" ),
    .INIT ( 64'hFFFEFFFEFFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_rstpot  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o2_12792 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o1_12578 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_12794 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>2_12551 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1055_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_rstpot_7602 )

  );
  X_SFF #(
    .LOC ( "SLICE_X26Y82" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_247_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB_12527 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y82" ),
    .INIT ( 64'h0F000F0000000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2097<9>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22_13487 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211_13241 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_247_o )

  );
  X_FF #(
    .LOC ( "SLICE_X26Y88" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/de_reg  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/de_reg/CLK ),
    .I(\HDMI/enc0/encb/Mshreg_de_reg_7620 ),
    .O(\HDMI/enc0/encb/de_reg_12614 ),
    .RST(GND),
    .SET(GND)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X26Y88" ),
    .INIT ( 16'h0000 ))
  \HDMI/enc0/encb/Mshreg_de_reg  (
    .A0(1'b0),
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/Mshreg_de_reg/CLK ),
    .D(\NlwBufferSignal_HDMI/enc0/encb/Mshreg_de_reg/D ),
    .Q15(\NLW_HDMI/enc0/encb/Mshreg_de_reg_Q15_UNCONNECTED ),
    .Q(\HDMI/enc0/encb/Mshreg_de_reg_7620 ),
    .CE(1'b1)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X26Y100" ))
  \HDMI/clrbar/Mmux__n04291214  (
    .IA(N409),
    .IB(N410),
    .O(\HDMI/clrbar/_n0489 [1]),
    .SEL(\HDMI/clrbar/Vregion [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y100" ),
    .INIT ( 64'hAAAABBBBAA0ABB3B ))
  \HDMI/clrbar/Mmux__n04291214_F  (
    .ADR0(\HDMI/clrbar/Mmux__n04291211_0 ),
    .ADR2(\HDMI/clrbar/Hregion<0>_mmx_out2_0 ),
    .ADR1(\HDMI/clrbar/Vregion [0]),
    .ADR4(\HDMI/clrbar/_n0318_mmx_out_0 ),
    .ADR3(\HDMI/clrbar/Hregion [1]),
    .ADR5(\HDMI/clrbar/Hregion [2]),
    .O(N409)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y100" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_g_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_g_7/CLK ),
    .I(\HDMI/clrbar/_n0489 [1]),
    .O(\HDMI/clrbar/o_g [7]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y100" ),
    .INIT ( 64'hFFFFFFCCFFFFFF00 ))
  \HDMI/clrbar/Mmux__n04291214_G  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/clrbar/Mmux__n04291201_13502 ),
    .ADR5(\HDMI/clrbar/Hregion[16]_GND_21_o_equal_171_o ),
    .ADR1(\HDMI/clrbar/Vregion [0]),
    .ADR3(\HDMI/clrbar/Mmux__n04291213_14507 ),
    .O(N410)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y100" ),
    .INIT ( 64'h33FF0000CC000000 ))
  \HDMI/clrbar/Mmux__n04291213  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR5(\HDMI/clrbar/o_g [7]),
    .ADR3(\HDMI/clrbar/Madd_o_g[7]_GND_21_o_add_150_OUT_cy<5> ),
    .ADR1(\HDMI/clrbar/o_g [6]),
    .O(\HDMI/clrbar/Mmux__n04291213_14507 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y100" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/clrbar/Madd_o_g[7]_GND_21_o_add_150_OUT_cy<5>11  (
    .ADR1(\HDMI/clrbar/o_g [5]),
    .ADR3(\HDMI/clrbar/o_g [4]),
    .ADR4(\HDMI/clrbar/o_g [3]),
    .ADR2(\HDMI/clrbar/o_g [0]),
    .ADR5(\HDMI/clrbar/o_g [1]),
    .ADR0(\HDMI/clrbar/o_g [2]),
    .O(\HDMI/clrbar/Madd_o_g[7]_GND_21_o_add_150_OUT_cy<5> )
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<21>/HDMI/enc0/pixel2x/dataint<21>_BMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [20]),
    .O(\HDMI/enc0/pixel2x/dataint<20>_0 )
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<21>/HDMI/enc0/pixel2x/dataint<21>_AMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [18]),
    .O(\HDMI/enc0/pixel2x/dataint<18>_0 )
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [21]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [20]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [19]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y107" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [18]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<5>/HDMI/enc0/pixel2x/dataint<5>_BMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [4]),
    .O(\HDMI/enc0/pixel2x/dataint<4>_0 )
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<5>/HDMI/enc0/pixel2x/dataint<5>_AMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [2]),
    .O(\HDMI/enc0/pixel2x/dataint<2>_0 )
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [5]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [4]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [3]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [2]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y109" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db19  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db19/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db19/IN ),
    .O(\HDMI/enc0/pixel2x/db [19]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y109" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db18  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db18/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db18/IN ),
    .O(\HDMI/enc0/pixel2x/db [18]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y109" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db17  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db17/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db17/IN ),
    .O(\HDMI/enc0/pixel2x/db [17]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y109" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db16  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db16/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db16/IN ),
    .O(\HDMI/enc0/pixel2x/db [16]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<13>/HDMI/enc0/pixel2x/dataint<13>_BMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [12]),
    .O(\HDMI/enc0/pixel2x/dataint<12>_0 )
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<13>/HDMI/enc0/pixel2x/dataint<13>_AMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [10]),
    .O(\HDMI/enc0/pixel2x/dataint<10>_0 )
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [13]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [12]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [11]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X26Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [10]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_BUF   \HDMI/tmds_data2<4>/HDMI/tmds_data2<4>_DMUX_Delay  (
    .I(\HDMI/tmds_data0 [1]),
    .O(\HDMI/tmds_data0<1>_0 )
  );
  X_BUF   \HDMI/tmds_data2<4>/HDMI/tmds_data2<4>_CMUX_Delay  (
    .I(\HDMI/tmds_data2 [3]),
    .O(\HDMI/tmds_data2<3>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X26Y119" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out14  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out14/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [14]),
    .O(\HDMI/tmds_data2 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y119" ),
    .INIT ( 64'hBBBB8888BBBB8888 ))
  \HDMI/enc0/pixel2x/Mmux_mux61  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/enc0/pixel2x/sync ),
    .ADR4(\HDMI/enc0/pixel2x/db [14]),
    .ADR0(\HDMI/enc0/pixel2x/db [29]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [14])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y119" ),
    .INIT ( 32'hF3C0F3C0 ))
  \HDMI/enc0/pixel2x/Mmux_mux71  (
    .ADR3(\HDMI/enc0/pixel2x/db [1]),
    .ADR2(\HDMI/enc0/pixel2x/db [16]),
    .ADR1(\HDMI/enc0/pixel2x/sync ),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [1])
  );
  X_FF #(
    .LOC ( "SLICE_X26Y119" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out1/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [1]),
    .O(\HDMI/tmds_data0 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y119" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out12/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [12]),
    .O(\HDMI/tmds_data2 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y119" ),
    .INIT ( 64'hCCFFCC00CCFFCC00 ))
  \HDMI/enc0/pixel2x/Mmux_mux41  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/enc0/pixel2x/sync ),
    .ADR4(\HDMI/enc0/pixel2x/db [12]),
    .ADR1(\HDMI/enc0/pixel2x/db [27]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [12])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y119" ),
    .INIT ( 32'hAAF0AAF0 ))
  \HDMI/enc0/pixel2x/Mmux_mux51  (
    .ADR2(\HDMI/enc0/pixel2x/db [13]),
    .ADR0(\HDMI/enc0/pixel2x/db [28]),
    .ADR3(\HDMI/enc0/pixel2x/sync ),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [13])
  );
  X_FF #(
    .LOC ( "SLICE_X26Y119" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out13  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out13/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [13]),
    .O(\HDMI/tmds_data2 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y68" ),
    .INIT ( 64'hFFFFFFFFF0F0F0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0009<7>_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [5])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [6])
,
    .O(N187)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y70" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_1_12983 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_pack_5 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53-In_7828 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_12829 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y71" ),
    .INIT ( 64'h000000008AAAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53-In  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_13192 )
,
    .ADR5(N177_0),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_P_Term[5]_GND_47_o_add_62_OUT_xor<3>11 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53-In_7828 )

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52-In_7820 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52_12787 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y71" ),
    .INIT ( 64'hFFFF200000000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52-In  (
    .ADR5(N89_0),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_P_Term[5]_GND_47_o_add_62_OUT_xor<3>11 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2_13527 ),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52-In_7820 )

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y71" ),
    .INIT ( 64'hFAFAAAAAFAFAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51-In1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52_12787 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51-In )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y71" ),
    .INIT ( 32'hFCCCFCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_rstpot  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_rstpot_7811 )

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_rstpot_7811 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_pack_5 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39-In1/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39-In1_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38_pack_2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38_12563 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y72" ),
    .INIT ( 64'hAAAAFFAAAAAAFFAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39-In11  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40_13363 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39_12565 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y72" ),
    .INIT ( 32'hEEEEEEEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38-In11  (
    .ADR4(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38_12563 )
,
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39_12565 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38-In1 )

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y72" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38_pack_2 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y72" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>1  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39_12565 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27_12560 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31_12566 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032_0 [1])

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y73" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39_12565 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y73" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y73" ),
    .INIT ( 64'hFFFFF0F0FFFFF0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .ADR3(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38_12563 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37-In1 )

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y73" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y73" ),
    .INIT ( 64'hFFFFFFFFFFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .ADR3(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_12828 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35-In1 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31-In1_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30_12564 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y74" ),
    .INIT ( 64'hFFFFF0F0FFFFF0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30_12564 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31_12566 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y74" ),
    .INIT ( 32'hFFF0FFF0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32_13269 )
,
    .ADR4(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31_12566 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31-In1 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y74" ),
    .INIT ( 64'hFFFFFFFFFFFFFCFC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56_12780 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39_12565 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_12781 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31_13244 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y74" ),
    .INIT ( 64'hFFFFFFFEFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>21  (
    .ADR5(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52_12787 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_13192 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31_13244 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>2_13243 )

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6_rstpot_7884 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y75" ),
    .INIT ( 64'hFFFFFF000000FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [6])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<6> )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6_rstpot_7884 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y75" ),
    .INIT ( 64'hFFF3FFF2FFFBFFFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv  (
    .ADR0(N244),
    .ADR2(N227),
    .ADR4(N229),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv21 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv )

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5_rstpot_7897 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y75" ),
    .INIT ( 64'hFFFF00FFFF000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<5> )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5_rstpot_7897 )

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4_rstpot_7902 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y75" ),
    .INIT ( 64'hFF33FF33CC00CC00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4_rstpot  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_246_OUT<4> )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4_rstpot_7902 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50_12882 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y76" ),
    .INIT ( 64'hFFFFFF00FFFFFF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50_12882 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y76" ),
    .INIT ( 32'hFFFEFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>2  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15_13488 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13_13139 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50_12882 )
,
    .ADR4(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y76" ),
    .INIT ( 64'hFFFFFFFFFFFFFFEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_250_OUT<0>_SW0  (
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_12555 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55_13284 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13_13139 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_12879 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15_13488 )
,
    .O(N181)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_AMUX_Delay  (
    .I(N91),
    .O(N91_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y77" ),
    .INIT ( 64'h0000000300000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<0>11  (
    .ADR0(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE/STATE[5]_PWR_48_o_equal_26_o )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_13245 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<0>1_13472 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y77" ),
    .INIT ( 64'h0000000100000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_250_OUT<0>  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31_13244 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40_13363 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14_12554 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38_12563 )
,
    .ADR0(N181),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<0>1_13472 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_250_OUT<0> )

  );
  X_SFF #(
    .LOC ( "SLICE_X27Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_12661 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y77" ),
    .INIT ( 64'hFFFFCCCCFFFFCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48-In11  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_12661 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y77" ),
    .INIT ( 32'hFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1384_inv_SW0  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50_12882 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_12661 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .O(N91)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y78" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv212  (
    .ADR1(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27_12560 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_13191 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33_12883 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv212_13600 )

  );
  X_BUF   \HDMI/clrbar/o_g<5>/HDMI/clrbar/o_g<5>_BMUX_Delay  (
    .I(\HDMI/clrbar/o_g<2>_pack_4 ),
    .O(\HDMI/clrbar/o_g [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y100" ),
    .INIT ( 64'hCC00CC0000000000 ))
  \HDMI/clrbar/Mmux__n0429120121  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/clrbar/o_g [0]),
    .ADR3(\HDMI/clrbar/o_g [1]),
    .ADR1(\HDMI/clrbar/o_g [2]),
    .O(\HDMI/clrbar/Madd_o_g[7]_GND_21_o_add_150_OUT_cy<2> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y100" ),
    .INIT ( 64'h3C00F000F000F000 ))
  \HDMI/clrbar/Mmux__n0429126_SW0  (
    .ADR0(1'b1),
    .ADR3(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR5(\HDMI/clrbar/Madd_o_g[7]_GND_21_o_add_150_OUT_cy<2> ),
    .ADR2(\HDMI/clrbar/o_g [5]),
    .ADR1(\HDMI/clrbar/o_g [4]),
    .ADR4(\HDMI/clrbar/o_g [3]),
    .O(N8)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y100" ),
    .INIT ( 64'h1111000011110000 ))
  \HDMI/clrbar/Mmux__n042912622  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/clrbar/Mmux__n042912621_13869 ),
    .ADR0(\HDMI/clrbar/Hregion [4]),
    .ADR1(\HDMI/clrbar/Vregion [1]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Mmux__n04291262 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y100" ),
    .INIT ( 32'hDDD1CCC0 ))
  \HDMI/clrbar/Mmux__n04291322  (
    .ADR3(\HDMI/clrbar/Mmux__n04291201_13502 ),
    .ADR2(\HDMI/clrbar/Mmux__n0429132 ),
    .ADR4(\HDMI/clrbar/Mmux__n042912621_13869 ),
    .ADR0(\HDMI/clrbar/Hregion [4]),
    .ADR1(\HDMI/clrbar/Vregion [1]),
    .O(\HDMI/clrbar/_n0489 [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y100" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_g_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_g_2/CLK ),
    .I(\HDMI/clrbar/_n0489 [6]),
    .O(\HDMI/clrbar/o_g<2>_pack_4 ),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y100" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_g_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_g_5/CLK ),
    .I(\HDMI/clrbar/_n0489 [3]),
    .O(\HDMI/clrbar/o_g [5]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y100" ),
    .INIT ( 64'hFFFFAAA8FFFFAA88 ))
  \HDMI/clrbar/Mmux__n0429126  (
    .ADR0(\HDMI/clrbar/Vregion [1]),
    .ADR5(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<5> ),
    .ADR2(\HDMI/clrbar/Vregion [0]),
    .ADR3(\HDMI/clrbar/Mmux__n04291201_13502 ),
    .ADR1(N8),
    .ADR4(\HDMI/clrbar/Mmux__n04291262 ),
    .O(\HDMI/clrbar/_n0489 [3])
  );
  X_BUF   \HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<2>/HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<2>_DMUX_Delay  (
    .I(\HDMI/clrbar/Mmux__n04291182 ),
    .O(\HDMI/clrbar/Mmux__n04291182_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y101" ),
    .INIT ( 64'h0505000105050001 ))
  \HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<6>1  (
    .ADR2(\HDMI/clrbar/Hregion [0]),
    .ADR0(\HDMI/clrbar/Hregion [4]),
    .ADR3(\HDMI/clrbar/Hregion [1]),
    .ADR1(\HDMI/clrbar/Hregion [2]),
    .ADR4(\HDMI/clrbar/Hregion [3]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<2> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y101" ),
    .INIT ( 32'h00030033 ))
  \HDMI/clrbar/Mmux__n042911821  (
    .ADR2(\HDMI/clrbar/Hregion [0]),
    .ADR0(1'b1),
    .ADR3(\HDMI/clrbar/Hregion [1]),
    .ADR1(\HDMI/clrbar/Hregion [2]),
    .ADR4(\HDMI/clrbar/Hregion [3]),
    .O(\HDMI/clrbar/Mmux__n04291182 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y101" ),
    .INIT ( 64'hFFFF60A060A060A0 ))
  \HDMI/clrbar/Mmux__n04291321  (
    .ADR2(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR0(\HDMI/clrbar/o_g [2]),
    .ADR3(\HDMI/clrbar/o_g [0]),
    .ADR1(\HDMI/clrbar/o_g [1]),
    .ADR4(\HDMI/clrbar/Vregion [0]),
    .ADR5(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<2> ),
    .O(\HDMI/clrbar/Mmux__n0429132 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y108" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db15  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db15/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db15/IN ),
    .O(\HDMI/enc0/pixel2x/db [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y108" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db14  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db14/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db14/IN ),
    .O(\HDMI/enc0/pixel2x/db [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y108" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db5  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db5/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db5/IN ),
    .O(\HDMI/enc0/pixel2x/db [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y108" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db4  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db4/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db4/IN ),
    .O(\HDMI/enc0/pixel2x/db [4]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y110" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db3  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db3/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db3/IN ),
    .O(\HDMI/enc0/pixel2x/db [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y110" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db2  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db2/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db2/IN ),
    .O(\HDMI/enc0/pixel2x/db [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y110" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db1  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db1/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db1/IN ),
    .O(\HDMI/enc0/pixel2x/db [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y110" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db0  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db0/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db0/IN ),
    .O(\HDMI/enc0/pixel2x/db [0]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y111" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out0/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [0]),
    .O(\HDMI/tmds_data0 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y111" ),
    .INIT ( 64'hF0FFF0FFF000F000 ))
  \HDMI/enc0/pixel2x/Mmux_mux16  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\HDMI/enc0/pixel2x/sync ),
    .ADR5(\HDMI/enc0/pixel2x/db [0]),
    .ADR2(\HDMI/enc0/pixel2x/db [15]),
    .O(\HDMI/enc0/pixel2x/mux [0])
  );
  X_BUF   \HDMI/tmds_data0<2>/HDMI/tmds_data0<2>_BMUX_Delay  (
    .I(\HDMI/tmds_data0 [3]),
    .O(\HDMI/tmds_data0<3>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y113" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out2/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [2]),
    .O(\HDMI/tmds_data0 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y113" ),
    .INIT ( 64'hF0F0AAAAF0F0AAAA ))
  \HDMI/enc0/pixel2x/Mmux_mux81  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/enc0/pixel2x/sync ),
    .ADR0(\HDMI/enc0/pixel2x/db [2]),
    .ADR2(\HDMI/enc0/pixel2x/db [17]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y113" ),
    .INIT ( 32'hFF00CCCC ))
  \HDMI/enc0/pixel2x/Mmux_mux91  (
    .ADR1(\HDMI/enc0/pixel2x/db [3]),
    .ADR3(\HDMI/enc0/pixel2x/db [18]),
    .ADR4(\HDMI/enc0/pixel2x/sync ),
    .ADR0(1'b1),
    .ADR2(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [3])
  );
  X_FF #(
    .LOC ( "SLICE_X27Y113" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out3/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [3]),
    .O(\HDMI/tmds_data0 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y116" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db26  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db26/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db26/IN ),
    .O(\HDMI/enc0/pixel2x/db [26]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db27  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db27/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db27/IN ),
    .O(\HDMI/enc0/pixel2x/db [27]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db13  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db13/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db13/IN ),
    .O(\HDMI/enc0/pixel2x/db [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db12  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db12/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db12/IN ),
    .O(\HDMI/enc0/pixel2x/db [12]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y119" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db29  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db29/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db29/IN ),
    .O(\HDMI/enc0/pixel2x/db [29]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y119" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_db28  (
    .CE(\HDMI/enc0/pixel2x/sync ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db28/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db28/IN ),
    .O(\HDMI/enc0/pixel2x/db [28]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_CMUX_Delay  (
    .I(N89),
    .O(N89_0)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X28Y73" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_13192 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y73" ),
    .INIT ( 64'hFFFFFF00FFFFFF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_13192 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55_13284 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y73" ),
    .INIT ( 32'hCCCC0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52-In_SW0  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_13192 )
,
    .ADR3(1'b1),
    .O(N89)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y73" ),
    .INIT ( 64'hFFFF0011FFFF0011 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_11  (
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y73" ),
    .INIT ( 32'hFFFFFFEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_01  (
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y74" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>11  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_12829 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>12 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2_13146 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>1_13433 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y74" ),
    .INIT ( 64'hFFFFFFFFFFFFFFF0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>21  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56_12780 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55_13284 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2_13146 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y74" ),
    .INIT ( 64'hFFFFFFFFFFFFFCFC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_021  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11_12827 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15_13488 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9_12901 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13_13139 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_02 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y74" ),
    .INIT ( 64'h0000000000000001 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR1(N114),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_02 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22_13487 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>_CMUX_Delay  (
    .I(N335),
    .O(N335_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X28Y75" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3_SW2  (
    .IA(N356),
    .IB(1'b1),
    .O(N335),
    .SEL(N93)
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1_12758 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y75" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3_SW2_F  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_12829 )
,
    .O(N356)
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1_12758 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<2>_rt_8110 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y75" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_182.C6LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_182.C6LUT_O_UNCONNECTED )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y75" ),
    .INIT ( 32'hCCCCCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<2>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<2>_rt_8110 )

  );
  X_SFF #(
    .LOC ( "SLICE_X28Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1_12758 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y75" ),
    .INIT ( 64'hFFFFFFFFFFFFFFCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>111  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1_13190 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27_12560 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_13191 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11 )

  );
  X_SFF #(
    .LOC ( "SLICE_X28Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1_12758 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y75" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10_12553 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_12779 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>12 )
,
    .ADR2(N116),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1_13086 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1_pack_2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1_12758 )

  );
  X_SFF #(
    .LOC ( "SLICE_X28Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_12781 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y76" ),
    .INIT ( 64'h8F8FCF8F8888CC88 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41_13268 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_12781 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0162 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1_14408 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In )

  );
  X_SFF #(
    .LOC ( "SLICE_X28Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y76" ),
    .INIT ( 64'hAFAFAAAAAFAFAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45-In1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45-In )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y76" ),
    .INIT ( 32'h30F00000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In11  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01536 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361_12982 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .ADR0(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1_pack_2 )

  );
  X_SFF #(
    .LOC ( "SLICE_X28Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y76" ),
    .INIT ( 64'hF0F0F0F0F1F1F0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1  (
    .ADR3(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1_12758 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg<7>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg<7>_AMUX_Delay  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_CS ),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_CS_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg[7] )
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg[3] )
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg[1] )
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg[0] )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y77" ),
    .INIT ( 64'h2020202020202020 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS_13710 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP [0])
,
    .ADR5(1'b1),
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y77" ),
    .INIT ( 32'h02020202 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_RZQ_IODRP_CS11  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS_13710 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP [0])
,
    .O(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_CS )
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1_rstpot_8187 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y78" ),
    .INIT ( 64'hFFFFF5F5AAAAA0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1_rstpot  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1_rstpot_8187 )

  );
  X_SFF #(
    .LOC ( "SLICE_X28Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0_rstpot_8181 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y78" ),
    .INIT ( 64'hFFAA00AAFFAA00AA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0_rstpot  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_250_OUT<0> )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0_rstpot_8181 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y78" ),
    .INIT ( 64'hF5FFF5FFE4FFE4CC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1534_inv1  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>12 )
,
    .ADR4(N229),
    .ADR2(N336),
    .ADR5(N335_0),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv )

  );
  X_BUF   \HDMI/clrbar/o_g<6>/HDMI/clrbar/o_g<6>_BMUX_Delay  (
    .I(\HDMI/clrbar/Mmux__n042941_8209 ),
    .O(\HDMI/clrbar/Mmux__n042941_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X28Y100" ))
  \HDMI/clrbar/Mmux__n0429124  (
    .IA(N419),
    .IB(N420),
    .O(\HDMI/clrbar/_n0489 [2]),
    .SEL(\HDMI/clrbar/Vregion [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y100" ),
    .INIT ( 64'h1111111F11111111 ))
  \HDMI/clrbar/Mmux__n0429124_F  (
    .ADR5(\HDMI/clrbar/Mmux__n04291211_0 ),
    .ADR2(\HDMI/clrbar/Hregion [1]),
    .ADR4(\HDMI/clrbar/Hregion<0>_mmx_out2_0 ),
    .ADR3(\HDMI/clrbar/Hregion [2]),
    .ADR0(\HDMI/clrbar/Vregion [0]),
    .ADR1(\HDMI/clrbar/_n0318_mmx_out6 ),
    .O(N419)
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y100" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_g_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_g_6/CLK ),
    .I(\HDMI/clrbar/_n0489 [2]),
    .O(\HDMI/clrbar/o_g [6]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y100" ),
    .INIT ( 64'hFFFFFFFFF222F888 ))
  \HDMI/clrbar/Mmux__n0429124_G  (
    .ADR0(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR1(\HDMI/clrbar/Madd_o_g[7]_GND_21_o_add_150_OUT_cy<5> ),
    .ADR2(\HDMI/clrbar/Hregion[16]_GND_21_o_equal_171_o ),
    .ADR4(\HDMI/clrbar/o_g [6]),
    .ADR3(\HDMI/clrbar/Vregion [0]),
    .ADR5(\HDMI/clrbar/Mmux__n04291201_13502 ),
    .O(N420)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y100" ),
    .INIT ( 64'hFFFFFFEEFFFFFFEE ))
  \HDMI/clrbar/_n0318161  (
    .ADR2(1'b1),
    .ADR4(\HDMI/clrbar/Hregion [0]),
    .ADR1(\HDMI/clrbar/Hregion [1]),
    .ADR3(\HDMI/clrbar/Hregion [4]),
    .ADR0(\HDMI/clrbar/Hregion [2]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/_n0318_mmx_out6 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y100" ),
    .INIT ( 32'h00010001 ))
  \HDMI/clrbar/Mmux__n042942  (
    .ADR2(\HDMI/clrbar/Vregion [1]),
    .ADR4(1'b1),
    .ADR1(\HDMI/clrbar/Hregion [1]),
    .ADR3(\HDMI/clrbar/Hregion [4]),
    .ADR0(\HDMI/clrbar/Hregion [2]),
    .O(\HDMI/clrbar/Mmux__n042941_8209 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y74" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22_SW0  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55_13284 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39_12565 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31_12566 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_12879 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_13191 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_12781 )
,
    .O(N114)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y74" ),
    .INIT ( 64'h0000000000001000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1541  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_02 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30_12564 )
,
    .ADR0(N124),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n15411 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY21 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1541 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y74" ),
    .INIT ( 64'h0000000000000100 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY2  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27_12560 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29_13191 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50_12882 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42_13078 )
,
    .ADR5(N134),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24_13522 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY21 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y74" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_03_SW0  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_02 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30_12564 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32_13269 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47_13141 )
,
    .O(N363)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y75" ),
    .INIT ( 64'h9000090000900009 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev [1])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01536 )

  );
  X_SFF #(
    .LOC ( "SLICE_X29Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1_12758 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y75" ),
    .INIT ( 64'hFFFFFF00FFFFFF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>121  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52_12787 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_13192 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>12 )

  );
  X_SFF #(
    .LOC ( "SLICE_X29Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42-In1_12758 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y75" ),
    .INIT ( 64'hFFFFFFFFF0F0F0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_12879 )
,
    .O(N93)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y76" ),
    .INIT ( 64'h8040080420100201 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015362  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev [3])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev [0])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_1_12983 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361_12982 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y76" ),
    .INIT ( 64'hFF000000FF000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015363  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01536 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n015361_12982 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0153 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y78" ),
    .INIT ( 64'hFFFFFFFEFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3_SW3  (
    .ADR5(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .O(N336)
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y80" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1_13190 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \HDMI/tmds_data0<4>/HDMI/tmds_data0<4>_CMUX_Delay  (
    .I(\HDMI/tmds_data1 [0]),
    .O(\HDMI/tmds_data1<0>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out4/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [4]),
    .O(\HDMI/tmds_data0 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y107" ),
    .INIT ( 64'hB8B8B8B8B8B8B8B8 ))
  \HDMI/enc0/pixel2x/Mmux_mux101  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR1(\HDMI/enc0/pixel2x/sync ),
    .ADR2(\HDMI/enc0/pixel2x/db [4]),
    .ADR0(\HDMI/enc0/pixel2x/db [19]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y107" ),
    .INIT ( 32'hFFCC3300 ))
  \HDMI/enc0/pixel2x/Mmux_mux111  (
    .ADR3(\HDMI/enc0/pixel2x/db [5]),
    .ADR4(\HDMI/enc0/pixel2x/db [20]),
    .ADR1(\HDMI/enc0/pixel2x/sync ),
    .ADR0(1'b1),
    .ADR2(1'b1),
    .O(\HDMI/enc0/pixel2x/mux [5])
  );
  X_FF #(
    .LOC ( "SLICE_X29Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/pixel2x/fd_out5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out5/CLK ),
    .I(\HDMI/enc0/pixel2x/mux [5]),
    .O(\HDMI/tmds_data1 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y70" ),
    .INIT ( 64'h0000F0E000000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv4  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [5])
,
    .ADR3(N150),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_47_o_equal_233_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv4_12948 )

  );
  X_FF #(
    .LOC ( "SLICE_X30Y70" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC_rstpot_8304 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC_12957 )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y70" ),
    .INIT ( 64'h0000000000000100 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC_rstpot  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>1_12777 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o1_12578 )
,
    .ADR0(N363),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv4_12948 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_12956 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC_rstpot_8304 )

  );
  X_FF #(
    .LOC ( "SLICE_X30Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [3])
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y71" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9_12901 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7_12580 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52_12787 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47_13141 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_12661 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1_13140 )

  );
  X_FF #(
    .LOC ( "SLICE_X30Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [2])
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [1])
,
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [0])
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y72" ),
    .INIT ( 64'h1111000055110000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31  (
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_47_o_equal_233_o )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y72" ),
    .INIT ( 64'h8000000000000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24_13522 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_13245 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22_13487 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21_13239 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y72" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0794_inv_0  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_02 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>1_12777 )
,
    .ADR2(N108_0),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o1_12578 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_12956 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0794_inv_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y72" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR5(N240),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31_13244 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_0111 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1_13086 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_12956 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y73" ),
    .INIT ( 64'h0000000000000001 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY3  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52_12787 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY10 )

  );
  X_SFF #(
    .LOC ( "SLICE_X30Y73" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<2> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y73" ),
    .INIT ( 64'h00000000FFFE0100 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux2111  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2_12531 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2-In )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<2> )

  );
  X_SFF #(
    .LOC ( "SLICE_X30Y73" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<1> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y73" ),
    .INIT ( 64'hFEF4FAF0EE44AA00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1113  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg[1] )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1111 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1112 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<1> )

  );
  X_SFF #(
    .LOC ( "SLICE_X30Y73" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<0> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y73" ),
    .INIT ( 64'hEFECAFA0ECECA0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux811  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg[0] )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1111 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1112 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<0> )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57-In1_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56_BMUX_Delay  (
    .I(N108),
    .O(N108_0)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56_12780 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y74" ),
    .INIT ( 64'hFFFFFF00FFFFFF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56_12780 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_12879 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y74" ),
    .INIT ( 32'hFFCCFFCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57-In11  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 )
,
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_12879 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57-In1 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y74" ),
    .INIT ( 64'hAAAAFFFFAAAAFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_val1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en_12836 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_val )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y74" ),
    .INIT ( 32'hFFECFFEC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0794_inv_0_SW0  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_269_o2 )
,
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .O(N108)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y74" ),
    .INIT ( 64'hFFFEFFFEFFFEFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_269_o21  (
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32_13269 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30_12564 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47_13141 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49_13242 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_269_o2 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y75" ),
    .INIT ( 64'hFF00FF0000000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux711_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg[7] )
,
    .O(N193)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<7> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [7])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y75" ),
    .INIT ( 64'hFF51FF00FF40FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux711  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1112 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP [0])
,
    .ADR2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_SDO ),
    .ADR5(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_SDO ),
    .ADR3(N193),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<7> )

  );
  X_SFF #(
    .LOC ( "SLICE_X30Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<6> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y75" ),
    .INIT ( 64'h5500550055005404 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux6111  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [6])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2_12531 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2-In )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [7])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<6> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y76" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_Mux_243_o2  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21_12583 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23_12581 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24_12584 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43_12781 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_Mux_243_o1_14514 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y76" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_Mux_243_o3  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIADDR[4]_wide_mux_266_OUT<1>1_12777 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>12 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_12779 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56_12780 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_Mux_243_o )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_Mux_243_o1_14514 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_243_o )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y76" ),
    .INIT ( 64'h00000000000F000F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY51  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8_12946 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_13067 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY51_13246 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y76" ),
    .INIT ( 64'h0000000000010000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable231  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7_12580 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23_12581 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24_12584 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY51_13246 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_13245 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y77" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o3  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_13067 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8_12946 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o2_12792 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y77" ),
    .INIT ( 64'hFFFFFFFFFFECFFCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv2  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_12779 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_12555 )
,
    .ADR4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/hard_done_cal ),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_0 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1858_inv )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y77" ),
    .INIT ( 64'hFFFFFEFEFFFFFEFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11  (
    .ADR3(1'b1),
    .ADR5(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21_12583 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_12779 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1 )

  );
  X_FF #(
    .LOC ( "SLICE_X30Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg_12526 )
,
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/reset/HDMI/reset_DMUX_Delay  (
    .I(\HDMI/tc_veblnk [4]),
    .O(\HDMI/tc_veblnk<4>_0 )
  );
  X_BUF   \HDMI/reset/HDMI/reset_CMUX_Delay  (
    .I(\HDMI/timing_inst/hpos_clr ),
    .O(\HDMI/timing_inst/hpos_clr_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y91" ),
    .INIT ( 64'hFFFFFEFEFFFFFEFE ))
  \HDMI/tc_heblnk<10>1  (
    .ADR3(1'b1),
    .ADR1(\HDMI/sws_clk_sync [2]),
    .ADR4(\HDMI/sws_clk_sync [1]),
    .ADR0(\HDMI/sws_clk_sync [3]),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .ADR5(1'b1),
    .O(\HDMI/tc_heblnk[10] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y91" ),
    .INIT ( 32'h00001010 ))
  \HDMI/sws_clk_sync[3]_GND_9_o_equal_23_o<3>1  (
    .ADR3(1'b1),
    .ADR1(\HDMI/sws_clk_sync [2]),
    .ADR4(\HDMI/sws_clk_sync [1]),
    .ADR0(\HDMI/sws_clk_sync [3]),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .O(\HDMI/tc_veblnk [4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y91" ),
    .INIT ( 64'hFFF0FFF0FFF0FFF0 ))
  \HDMI/clrbar/_n0510_01  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\HDMI/reset ),
    .ADR3(\HDMI/clrbar/i_hcnt[11]_hbar10bgn[11]_LessThan_63_o ),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/_n0510_0 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y91" ),
    .INIT ( 32'hF8F8FEFE ))
  \HDMI/timing_inst/hpos_clr1  (
    .ADR1(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_0 ),
    .ADR0(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR4(\HDMI/tc_heblnk[10] ),
    .ADR2(\HDMI/reset ),
    .ADR3(1'b1),
    .O(\HDMI/timing_inst/hpos_clr )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y91" ),
    .INIT ( 64'h0000000000000057 ))
  \HDMI/clrbar/i_hcnt[11]_hbar10bgn[11]_LessThan_63_o1  (
    .ADR3(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR5(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [7]),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar10bgn[11]_LessThan_63_o )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y91" ),
    .INIT ( 1'b1 ))
  \HDMI/synchro_reset/use_fdp.fdb  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/synchro_reset/use_fdp.fdb/CLK ),
    .I(\NlwBufferSignal_HDMI/synchro_reset/use_fdp.fdb/IN ),
    .O(\HDMI/reset ),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y91" ),
    .INIT ( 64'h0000000040004400 ))
  \HDMI/clrbar/Mmux__n0299331  (
    .ADR5(\HDMI/clrbar/hbar11bgn[11]_i_hcnt[11]_AND_25_o ),
    .ADR1(\HDMI/clrbar/Vregion [1]),
    .ADR0(\HDMI/clrbar/hbar12bgn[11]_i_hcnt[11]_AND_26_o ),
    .ADR3(\HDMI/clrbar/Vregion [0]),
    .ADR4(\HDMI/clrbar/i_hcnt[11]_hbar11bgn[11]_LessThan_65_o ),
    .ADR2(\HDMI/clrbar/i_hcnt[11]_hbar10bgn[11]_LessThan_63_o ),
    .O(\HDMI/clrbar/Mmux__n029933 )
  );
  X_BUF   \HDMI/clrbar/Mmux__n029914/HDMI/clrbar/Mmux__n029914_CMUX_Delay  (
    .I(\HDMI/clrbar/Mmux__n02991 ),
    .O(\HDMI/clrbar/Mmux__n02991_0 )
  );
  X_BUF   \HDMI/clrbar/Mmux__n029914/HDMI/clrbar/Mmux__n029914_BMUX_Delay  (
    .I(\HDMI/clrbar/hbar11bgn[11]_i_hcnt[11]_AND_25_o_pack_5 ),
    .O(\HDMI/clrbar/hbar11bgn[11]_i_hcnt[11]_AND_25_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y92" ),
    .INIT ( 64'h00000000AA303030 ))
  \HDMI/clrbar/Mmux__n029915  (
    .ADR5(\HDMI/clrbar/i_hcnt[11]_hbar10bgn[11]_LessThan_63_o ),
    .ADR2(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o12_0 ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR3(\HDMI/clrbar/Vregion [0]),
    .ADR4(\HDMI/clrbar/Vregion [1]),
    .ADR0(\HDMI/clrbar/i_hcnt[11]_hbar11bgn[11]_LessThan_65_o ),
    .O(\HDMI/clrbar/Mmux__n029914_13049 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y92" ),
    .INIT ( 64'hA0A0A0A0A0A0A0A0 ))
  \HDMI/clrbar/Vregion[3]_GND_21_o_equal_187_o<3>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR0(\HDMI/clrbar/Vregion [1]),
    .ADR2(\HDMI/clrbar/Vregion [0]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Vregion[3]_GND_21_o_equal_187_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y92" ),
    .INIT ( 32'h0000A0A0 ))
  \HDMI/clrbar/Mmux__n029911  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/clrbar/hbar11bgn[11]_i_hcnt[11]_AND_25_o ),
    .ADR0(\HDMI/clrbar/Vregion [1]),
    .ADR2(\HDMI/clrbar/Vregion [0]),
    .O(\HDMI/clrbar/Mmux__n02991 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y92" ),
    .INIT ( 64'h0101050101010501 ))
  \HDMI/clrbar/i_hcnt[11]_hbar11bgn[11]_LessThan_65_o12  (
    .ADR2(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR3(\HDMI/clrbar/i_hcnt[11]_hbar11bgn[11]_LessThan_65_o1 ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar11bgn[11]_LessThan_65_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y92" ),
    .INIT ( 32'h04040206 ))
  \HDMI/clrbar/hbar11bgn[11]_i_hcnt[11]_AND_25_o1  (
    .ADR2(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR3(\HDMI/clrbar/i_hcnt[11]_hbar11bgn[11]_LessThan_65_o1 ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [7]),
    .O(\HDMI/clrbar/hbar11bgn[11]_i_hcnt[11]_AND_25_o_pack_5 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y92" ),
    .INIT ( 64'h373F3F3FFFFFFFFF ))
  \HDMI/clrbar/i_hcnt[11]_hbar11bgn[11]_LessThan_65_o11  (
    .ADR2(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [1]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR5(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [5]),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar11bgn[11]_LessThan_65_o1 )
  );
  X_BUF   \HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o_mmx_out/HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o_mmx_out_CMUX_Delay  (
    .I(\HDMI/clrbar/hbar7bgn[11]_i_hcnt[11]_AND_39_o_pack_2 ),
    .O(\HDMI/clrbar/hbar7bgn[11]_i_hcnt[11]_AND_39_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y93" ),
    .INIT ( 64'hFF8CFF8CFF8CFF8C ))
  \HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o11  (
    .ADR4(1'b1),
    .ADR1(\HDMI/clrbar/hbar8bgn[11]_i_hcnt[11]_AND_32_o_12685 ),
    .ADR0(\HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o ),
    .ADR2(\HDMI/clrbar/i_hcnt[11]_hbar8bgn[11]_LessThan_79_o ),
    .ADR3(\HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o ),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o_mmx_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y93" ),
    .INIT ( 32'h0000F0F0 ))
  \HDMI/clrbar/hbar7bgn[11]_i_hcnt[11]_AND_39_o1  (
    .ADR4(\HDMI/clrbar/i_hcnt[11]_hbar7bgn[11]_LessThan_103_o ),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\HDMI/clrbar/i_hcnt[11]_hbar8bgn[11]_LessThan_79_o ),
    .ADR0(1'b1),
    .O(\HDMI/clrbar/hbar7bgn[11]_i_hcnt[11]_AND_39_o_pack_2 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y93" ),
    .INIT ( 64'hFCFCFDFDFCFCFDFC ))
  \HDMI/clrbar/Mmux__n029921  (
    .ADR4(\HDMI/clrbar/hbar14bgn[11]_i_hcnt[11]_AND_28_o ),
    .ADR0(\HDMI/clrbar/hbar13bgn[11]_i_hcnt[11]_AND_27_o_0 ),
    .ADR5(\HDMI/clrbar/hbar15bgn[11]_i_hcnt[11]_AND_29_o ),
    .ADR3(\HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o_mmx_out ),
    .ADR2(\HDMI/clrbar/hbar11bgn[11]_i_hcnt[11]_AND_25_o ),
    .ADR1(\HDMI/clrbar/hbar12bgn[11]_i_hcnt[11]_AND_26_o ),
    .O(\HDMI/clrbar/Mmux__n02992 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y93" ),
    .INIT ( 64'hFFFFFFFFFFFF000E ))
  \HDMI/clrbar/Mmux__n029922  (
    .ADR2(\HDMI/clrbar/hbar6bgn[11]_i_hcnt[11]_AND_38_o ),
    .ADR3(\HDMI/clrbar/hbar5bgn[11]_i_hcnt[11]_AND_37_o ),
    .ADR1(\HDMI/clrbar/hbar7bgn[11]_i_hcnt[11]_AND_39_o ),
    .ADR0(\HDMI/clrbar/hbar8bgn[11]_i_hcnt[11]_AND_32_o_12685 ),
    .ADR4(\HDMI/clrbar/hbar4bgn[11]_i_hcnt[11]_AND_36_o ),
    .ADR5(\HDMI/clrbar/hbar3bgn[11]_i_hcnt[11]_AND_35_o ),
    .O(\HDMI/clrbar/Mmux__n029921_13062 )
  );
  X_BUF   \HDMI/clrbar/Hregion<4>/HDMI/clrbar/Hregion<4>_DMUX_Delay  (
    .I(\HDMI/clrbar/Hregion<0>_mmx_out2 ),
    .O(\HDMI/clrbar/Hregion<0>_mmx_out2_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y94" ),
    .INIT ( 64'h00FC000000FC0000 ))
  \HDMI/clrbar/Mmux__n042911011  (
    .ADR0(1'b1),
    .ADR4(\HDMI/clrbar/Hregion [2]),
    .ADR3(\HDMI/clrbar/Hregion [3]),
    .ADR2(\HDMI/clrbar/Hregion [0]),
    .ADR1(\HDMI/clrbar/Hregion [1]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Mmux__n04291101 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y94" ),
    .INIT ( 32'hFFFFFFFC ))
  \HDMI/clrbar/_n03041  (
    .ADR0(1'b1),
    .ADR4(\HDMI/clrbar/Hregion [2]),
    .ADR3(\HDMI/clrbar/Hregion [3]),
    .ADR2(\HDMI/clrbar/Hregion [0]),
    .ADR1(\HDMI/clrbar/Hregion [1]),
    .O(\HDMI/clrbar/Hregion<0>_mmx_out2 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y94" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/Hregion_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/Hregion_4/CLK ),
    .I(\HDMI/clrbar/_n0299 [4]),
    .O(\HDMI/clrbar/Hregion [4]),
    .SRST(\HDMI/clrbar/_n0510_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y94" ),
    .INIT ( 64'h0000000000000400 ))
  \HDMI/clrbar/Mmux__n029951  (
    .ADR0(\HDMI/clrbar/hbar13bgn[11]_i_hcnt[11]_AND_27_o_0 ),
    .ADR5(\HDMI/clrbar/hbar14bgn[11]_i_hcnt[11]_AND_28_o ),
    .ADR2(\HDMI/clrbar/hbar15bgn[11]_i_hcnt[11]_AND_29_o ),
    .ADR4(\HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o ),
    .ADR3(\HDMI/clrbar/Mmux__n029933 ),
    .ADR1(\HDMI/clrbar/i_hcnt[11]_hbar8bgn[11]_LessThan_79_o ),
    .O(\HDMI/clrbar/_n0299 [4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y94" ),
    .INIT ( 64'hAAAAAAAAAA20AA22 ))
  \HDMI/clrbar/Mmux__n029942  (
    .ADR0(\HDMI/clrbar/Vregion[3]_GND_21_o_equal_187_o ),
    .ADR1(\HDMI/clrbar/hbar8bgn[11]_i_hcnt[11]_AND_32_o_12685 ),
    .ADR4(\HDMI/clrbar/i_hcnt[11]_hbar8bgn[11]_LessThan_79_o ),
    .ADR2(\HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o ),
    .ADR3(\HDMI/clrbar/Mmux__n02994 ),
    .ADR5(\HDMI/clrbar/Mmux__n0299411 ),
    .O(\HDMI/clrbar/Mmux__n029941_14516 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y94" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/Hregion_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/Hregion_3/CLK ),
    .I(\HDMI/clrbar/_n0299 [3]),
    .O(\HDMI/clrbar/Hregion [3]),
    .SRST(\HDMI/clrbar/_n0510_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y94" ),
    .INIT ( 64'hFFFF0000FFFF0100 ))
  \HDMI/clrbar/Mmux__n029943  (
    .ADR5(\HDMI/clrbar/hbar7bgn[11]_i_hcnt[11]_AND_39_o ),
    .ADR1(\HDMI/clrbar/hbar6bgn[11]_i_hcnt[11]_AND_38_o ),
    .ADR0(\HDMI/clrbar/hbar8bgn[11]_i_hcnt[11]_AND_32_o_12685 ),
    .ADR3(\HDMI/clrbar/Mmux__n029942_13064 ),
    .ADR2(\HDMI/clrbar/hbar5bgn[11]_i_hcnt[11]_AND_37_o ),
    .ADR4(\HDMI/clrbar/Mmux__n029941_14516 ),
    .O(\HDMI/clrbar/_n0299 [3])
  );
  X_BUF   \HDMI/clrbar/o_b<7>/HDMI/clrbar/o_b<7>_DMUX_Delay  (
    .I(\HDMI/clrbar/_n0318_mmx_out ),
    .O(\HDMI/clrbar/_n0318_mmx_out_0 )
  );
  X_BUF   \HDMI/clrbar/o_b<7>/HDMI/clrbar/o_b<7>_CMUX_Delay  (
    .I(\HDMI/clrbar/Mmux__n0429139_pack_5 ),
    .O(\HDMI/clrbar/Mmux__n0429139 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y100" ),
    .INIT ( 64'h0000000800000008 ))
  \HDMI/clrbar/Hregion[16]_GND_21_o_equal_171_o<16>1  (
    .ADR1(\HDMI/clrbar/Hregion [1]),
    .ADR2(\HDMI/clrbar/Hregion [2]),
    .ADR4(\HDMI/clrbar/Hregion [4]),
    .ADR0(\HDMI/clrbar/Hregion [3]),
    .ADR3(\HDMI/clrbar/Hregion [0]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Hregion[16]_GND_21_o_equal_171_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y100" ),
    .INIT ( 32'hFFFFFAEB ))
  \HDMI/clrbar/_n031811  (
    .ADR1(\HDMI/clrbar/Hregion [1]),
    .ADR2(\HDMI/clrbar/Hregion [2]),
    .ADR4(\HDMI/clrbar/Hregion [4]),
    .ADR0(\HDMI/clrbar/Hregion [3]),
    .ADR3(\HDMI/clrbar/Hregion [0]),
    .O(\HDMI/clrbar/_n0318_mmx_out )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y100" ),
    .INIT ( 64'hFAFAAAAAFAFAAAAA ))
  \HDMI/clrbar/Mmux__n0429121211  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/clrbar/Hregion[16]_GND_21_o_equal_171_o ),
    .ADR2(\HDMI/clrbar/Vregion [0]),
    .ADR0(\HDMI/clrbar/Mmux__n04291201_13502 ),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Mmux__n042912121 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y100" ),
    .INIT ( 32'hC0C00000 ))
  \HDMI/clrbar/Mmux__n04291391  (
    .ADR0(1'b1),
    .ADR1(\HDMI/clrbar/Vregion [1]),
    .ADR4(\HDMI/clrbar/Hregion[16]_GND_21_o_equal_171_o ),
    .ADR2(\HDMI/clrbar/Vregion [0]),
    .ADR3(1'b1),
    .O(\HDMI/clrbar/Mmux__n0429139_pack_5 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y100" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_b_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_b_7/CLK ),
    .I(\HDMI/clrbar/_n0429 [1]),
    .O(\HDMI/clrbar/o_b [7]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y100" ),
    .INIT ( 64'hFFFFFFFF8CBF0033 ))
  \HDMI/clrbar/Mmux__n0429140  (
    .ADR4(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR1(\HDMI/clrbar/Vregion [1]),
    .ADR0(\HDMI/clrbar/o_b[7]_PWR_21_o_equal_153_o ),
    .ADR2(N6_0),
    .ADR3(\HDMI/clrbar/Vregion<0>_mmx_out5 ),
    .ADR5(\HDMI/clrbar/Mmux__n0429139 ),
    .O(\HDMI/clrbar/_n0429 [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y100" ),
    .INIT ( 64'h0000100000001055 ))
  \HDMI/clrbar/Mmux__n04291201  (
    .ADR0(\HDMI/clrbar/Hregion [4]),
    .ADR4(\HDMI/clrbar/Vregion [0]),
    .ADR3(\HDMI/clrbar/Mmux__n04291101 ),
    .ADR2(\HDMI/clrbar/Madd_o_g[7]_GND_21_o_add_150_OUT_cy<2> ),
    .ADR1(N28_0),
    .ADR5(\HDMI/clrbar/Hregion<0>_mmx_out2_0 ),
    .O(\HDMI/clrbar/Mmux__n04291201_13502 )
  );
  X_BUF   \HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<1>/HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<1>_DMUX_Delay  (
    .I(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<5>_pack_2 ),
    .O(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<5> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y101" ),
    .INIT ( 64'h0001030100010301 ))
  \HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<7>1  (
    .ADR1(\HDMI/clrbar/Hregion [2]),
    .ADR2(\HDMI/clrbar/Hregion [0]),
    .ADR0(\HDMI/clrbar/Hregion [1]),
    .ADR3(\HDMI/clrbar/Hregion [3]),
    .ADR4(\HDMI/clrbar/Hregion [4]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<1> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y101" ),
    .INIT ( 32'h00000301 ))
  \HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<3>1  (
    .ADR1(\HDMI/clrbar/Hregion [2]),
    .ADR2(\HDMI/clrbar/Hregion [0]),
    .ADR0(\HDMI/clrbar/Hregion [1]),
    .ADR3(\HDMI/clrbar/Hregion [3]),
    .ADR4(\HDMI/clrbar/Hregion [4]),
    .O(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<5>_pack_2 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y101" ),
    .INIT ( 64'hAA00BE14AA00AA00 ))
  \HDMI/clrbar/Mmux__n042961  (
    .ADR0(\HDMI/clrbar/Vregion [0]),
    .ADR4(\HDMI/clrbar/Hregion [4]),
    .ADR5(\HDMI/clrbar/Mmux__n04291101 ),
    .ADR1(\HDMI/clrbar/o_b [5]),
    .ADR2(\HDMI/clrbar/Madd_o_b[7]_GND_21_o_add_153_OUT_cy<4> ),
    .ADR3(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<5> ),
    .O(\HDMI/clrbar/Mmux__n04296 )
  );
  X_BUF   \HDMI/clrbar/Mmux__n04291191/HDMI/clrbar/Mmux__n04291191_BMUX_Delay  (
    .I(\HDMI/clrbar/_n0318_mmx_out3 ),
    .O(\HDMI/clrbar/_n0318_mmx_out3_0 )
  );
  X_BUF   \HDMI/clrbar/Mmux__n04291191/HDMI/clrbar/Mmux__n04291191_AMUX_Delay  (
    .I(\HDMI/clrbar/o_r<0>_pack_9 ),
    .O(\HDMI/clrbar/o_r [0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y105" ),
    .INIT ( 64'h5555550030303030 ))
  \HDMI/clrbar/Mmux__n04291192  (
    .ADR5(\HDMI/clrbar/Vregion [1]),
    .ADR0(\HDMI/clrbar/Vregion [0]),
    .ADR4(\HDMI/clrbar/Mmux__n0429119 ),
    .ADR3(\HDMI/clrbar/Mmux__n04291182_0 ),
    .ADR1(\HDMI/clrbar/Hregion [3]),
    .ADR2(\HDMI/clrbar/Vregion<0>181 ),
    .O(\HDMI/clrbar/Mmux__n04291191_14517 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y105" ),
    .INIT ( 64'h00F0003000A00020 ))
  \HDMI/clrbar/Mmux__n04291191  (
    .ADR2(\HDMI/clrbar/Hregion [2]),
    .ADR3(\HDMI/clrbar/Hregion [3]),
    .ADR0(\HDMI/clrbar/Hregion [0]),
    .ADR5(\HDMI/clrbar/Hregion [1]),
    .ADR1(\HDMI/clrbar/o_r [0]),
    .ADR4(\HDMI/clrbar/o_r[7]_PWR_21_o_equal_147_o ),
    .O(\HDMI/clrbar/Mmux__n0429119 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y105" ),
    .INIT ( 64'h00000A0800000A08 ))
  \HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<8>1  (
    .ADR4(\HDMI/clrbar/Hregion [0]),
    .ADR0(\HDMI/clrbar/Hregion [3]),
    .ADR2(\HDMI/clrbar/Hregion [4]),
    .ADR3(\HDMI/clrbar/Hregion [1]),
    .ADR1(\HDMI/clrbar/Hregion [2]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<0> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y105" ),
    .INIT ( 32'hFAFAFAF8 ))
  \HDMI/clrbar/_n0318131  (
    .ADR4(\HDMI/clrbar/Hregion [0]),
    .ADR0(\HDMI/clrbar/Hregion [3]),
    .ADR2(\HDMI/clrbar/Hregion [4]),
    .ADR3(\HDMI/clrbar/Hregion [1]),
    .ADR1(\HDMI/clrbar/Hregion [2]),
    .O(\HDMI/clrbar/_n0318_mmx_out3 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y105" ),
    .INIT ( 64'h0044004400440044 ))
  \HDMI/clrbar/Mmux__n04291711  (
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/clrbar/Vregion [1]),
    .ADR3(\HDMI/clrbar/Hregion [4]),
    .ADR0(\HDMI/clrbar/Vregion [0]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Mmux__n0429171 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y105" ),
    .INIT ( 32'h88F800F0 ))
  \HDMI/clrbar/Mmux__n04291193  (
    .ADR2(\HDMI/clrbar/Mmux__n04291191_14517 ),
    .ADR4(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<0> ),
    .ADR1(\HDMI/clrbar/Vregion [1]),
    .ADR3(\HDMI/clrbar/Hregion [4]),
    .ADR0(\HDMI/clrbar/Vregion [0]),
    .O(\HDMI/clrbar/_n0459 [8])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_r_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_r_0/CLK ),
    .I(\HDMI/clrbar/_n0459 [8]),
    .O(\HDMI/clrbar/o_r<0>_pack_9 ),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \HDMI/clrbar/Vregion<0>181/HDMI/clrbar/Vregion<0>181_DMUX_Delay  (
    .I(\HDMI/clrbar/Vregion<0>121_pack_5 ),
    .O(\HDMI/clrbar/Vregion<0>121 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y106" ),
    .INIT ( 64'hFF33F0CCFF33F0CC ))
  \HDMI/clrbar/Vregion<0>1811  (
    .ADR0(1'b1),
    .ADR3(\HDMI/clrbar/Vregion [0]),
    .ADR4(\HDMI/clrbar/Hregion [1]),
    .ADR2(\HDMI/clrbar/Hregion [2]),
    .ADR1(\HDMI/clrbar/Hregion [0]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Vregion<0>181 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y106" ),
    .INIT ( 32'hFFFFFCFC ))
  \HDMI/clrbar/Vregion<0>1211  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/clrbar/Hregion [1]),
    .ADR2(\HDMI/clrbar/Hregion [2]),
    .ADR1(\HDMI/clrbar/Hregion [0]),
    .O(\HDMI/clrbar/Vregion<0>121_pack_5 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y106" ),
    .INIT ( 64'h0000111F0000000F ))
  \HDMI/clrbar/Mmux__n042911521  (
    .ADR4(\HDMI/clrbar/Hregion [4]),
    .ADR0(\HDMI/clrbar/Hregion [3]),
    .ADR5(\HDMI/clrbar/Vregion<0>181 ),
    .ADR1(\HDMI/clrbar/Vregion [1]),
    .ADR2(\HDMI/clrbar/Vregion [0]),
    .ADR3(\HDMI/clrbar/Vregion<0>121 ),
    .O(\HDMI/clrbar/Mmux__n04291152 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y106" ),
    .INIT ( 64'hFF3FFFC0FFFFFF00 ))
  \HDMI/clrbar/Mmux__n04291131  (
    .ADR0(1'b1),
    .ADR4(\HDMI/clrbar/o_r [3]),
    .ADR5(\HDMI/clrbar/o_r [1]),
    .ADR2(\HDMI/clrbar/o_r [2]),
    .ADR1(\HDMI/clrbar/o_r [0]),
    .ADR3(\HDMI/clrbar/o_r[7]_PWR_21_o_equal_147_o ),
    .O(\HDMI/clrbar/Mmux__n0429113 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y106" ),
    .INIT ( 64'hF2F2F2F255000000 ))
  \HDMI/clrbar/Mmux__n04291132  (
    .ADR5(\HDMI/clrbar/Vregion [0]),
    .ADR0(\HDMI/clrbar/Hregion [4]),
    .ADR1(\HDMI/clrbar/Hregion<0>_mmx_out2_0 ),
    .ADR2(\HDMI/clrbar/Hregion[16]_GND_21_o_equal_171_o ),
    .ADR4(\HDMI/clrbar/Mmux__n0429113 ),
    .ADR3(\HDMI/clrbar/Mmux__n04291101 ),
    .O(\HDMI/clrbar/Mmux__n04291131_13172 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_r_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_r_4/CLK ),
    .I(\HDMI/clrbar/_n0459 [4]),
    .O(\HDMI/clrbar/o_r [4]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y107" ),
    .INIT ( 64'hFFFFFFFFEAEEAAAA ))
  \HDMI/clrbar/Mmux__n0429111  (
    .ADR1(\HDMI/clrbar/Mmux__n0429171 ),
    .ADR4(\HDMI/clrbar/Mmux__n04291101 ),
    .ADR2(\HDMI/clrbar/o_r[7]_PWR_21_o_equal_147_o ),
    .ADR3(N16_0),
    .ADR0(\HDMI/clrbar/Mmux__n04291132_13169 ),
    .ADR5(\HDMI/clrbar/Mmux__n0429139 ),
    .O(\HDMI/clrbar/_n0459 [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_r_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_r_3/CLK ),
    .I(\HDMI/clrbar/_n0459 [5]),
    .O(\HDMI/clrbar/o_r [3]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y107" ),
    .INIT ( 64'hFFFFFFFFCCCC0000 ))
  \HDMI/clrbar/Mmux__n04291133  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/clrbar/Vregion [1]),
    .ADR1(\HDMI/clrbar/Mmux__n04291131_13172 ),
    .ADR5(\HDMI/clrbar/Mmux__n04291132_13169 ),
    .O(\HDMI/clrbar/_n0459 [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y107" ),
    .INIT ( 64'h0000111100300030 ))
  \HDMI/clrbar/Mmux__n042911321  (
    .ADR1(\HDMI/clrbar/Hregion [4]),
    .ADR5(\HDMI/clrbar/Vregion [1]),
    .ADR3(\HDMI/clrbar/Hregion [3]),
    .ADR2(\HDMI/clrbar/Vregion<0>181 ),
    .ADR4(\HDMI/clrbar/Vregion<0>121 ),
    .ADR0(\HDMI/clrbar/Vregion [0]),
    .O(\HDMI/clrbar/Mmux__n04291132_13169 )
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<17>/HDMI/enc0/pixel2x/dataint<17>_BMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [16]),
    .O(\HDMI/enc0/pixel2x/dataint<16>_0 )
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<17>/HDMI/enc0/pixel2x/dataint<17>_AMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [14]),
    .O(\HDMI/enc0/pixel2x/dataint<14>_0 )
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X30Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X30Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X30Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X30Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X30Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [17]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X30Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [16]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X30Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [15]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X30Y108" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [14]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD64_ADV #(
    .LOC ( "SLICE_X30Y109" ),
    .INIT ( 64'h0000000000000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(1'b0),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR4 ),
    .RADR5(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR5 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(1'b0),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR4 ),
    .WADR5(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR5 ),
    .WE1(1'b1),
    .WE2(1'b1),
    .WE(1'b1)
  );
  X_RAMD64_ADV #(
    .LOC ( "SLICE_X30Y109" ),
    .INIT ( 64'h0000000000000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(1'b0),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR4 ),
    .RADR5(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR5 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(1'b0),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR4 ),
    .WADR5(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR5 ),
    .WE1(1'b1),
    .WE2(1'b1),
    .WE(1'b1)
  );
  X_RAMD64_ADV #(
    .LOC ( "SLICE_X30Y109" ),
    .INIT ( 64'h0000000000000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(1'b0),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR4 ),
    .RADR5(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR5 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [1]),
    .WADR0(1'b0),
    .WADR1(1'b0),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR4 ),
    .WADR5(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR5 ),
    .WE1(1'b1),
    .WE2(1'b1),
    .WE(1'b1)
  );
  X_RAMD64_ADV #(
    .LOC ( "SLICE_X30Y109" ),
    .INIT ( 64'h0000000000000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(1'b0),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR4 ),
    .RADR5(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR5 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [0]),
    .WADR0(1'b0),
    .WADR1(1'b0),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR4 ),
    .WADR5(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR5 ),
    .WE1(1'b1),
    .WE2(1'b1),
    .WE(1'b1)
  );
  X_BUF   \HDMI/enc0/encr/n1d<2>/HDMI/enc0/encr/n1d<2>_CMUX_Delay  (
    .I(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3_pack_9 ),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y112" ),
    .INIT ( 64'hD7417D14EB82BE28 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd41  (
    .ADR5(\HDMI/clrbar/o_r [7]),
    .ADR0(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR3(\HDMI/clrbar/o_r [3]),
    .ADR4(\HDMI/clrbar/o_r [0]),
    .ADR2(\HDMI/clrbar/o_r [1]),
    .ADR1(\HDMI/clrbar/o_r [4]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y112" ),
    .INIT ( 64'h9999666699996666 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3_lut<0>1  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/clrbar/o_r [0]),
    .ADR0(\HDMI/clrbar/o_r [1]),
    .ADR1(\HDMI/clrbar/o_r [4]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y112" ),
    .INIT ( 32'hEEEE8888 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd31  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/clrbar/o_r [0]),
    .ADR0(\HDMI/clrbar/o_r [1]),
    .ADR1(\HDMI/clrbar/o_r [4]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3_pack_9 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y112" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/n1d_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/n1d_2/CLK ),
    .I(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_24 ),
    .O(\HDMI/enc0/encr/n1d [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y112" ),
    .INIT ( 64'h577FFEEAFEEAA880 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31  (
    .ADR0(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4 ),
    .ADR4(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR1(\HDMI/clrbar/o_r [5]),
    .ADR3(\HDMI/clrbar/o_r [6]),
    .ADR2(\HDMI/clrbar/o_r [7]),
    .ADR5(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3 ),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_24 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y112" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/n1d_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/n1d_0/CLK ),
    .I(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_04 ),
    .O(\HDMI/enc0/encr/n1d [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y112" ),
    .INIT ( 64'h6996966996696996 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>11  (
    .ADR0(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3_lut [0]),
    .ADR5(\HDMI/clrbar/o_r [5]),
    .ADR4(\HDMI/clrbar/o_r [6]),
    .ADR1(\HDMI/clrbar/o_r [2]),
    .ADR3(\HDMI/clrbar/o_r [3]),
    .ADR2(\HDMI/clrbar/o_r [7]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_04 )
  );
  X_BUF   \HDMI/enc0/encr/n1d<3>/HDMI/enc0/encr/n1d<3>_DMUX_Delay  (
    .I(\HDMI/enc0/encr/q_m_reg [8]),
    .O(\HDMI/enc0/encr/q_m_reg<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y113" ),
    .INIT ( 64'hFFCCEFCCFFCCEFCC ))
  \HDMI/enc0/encr/Mmux_q_m<3>111  (
    .ADR3(\HDMI/enc0/encr/n1d [2]),
    .ADR4(\HDMI/enc0/encr/n1d [0]),
    .ADR0(\HDMI/enc0/encr/n1d [1]),
    .ADR2(\HDMI/enc0/encr/din_q [0]),
    .ADR1(\HDMI/enc0/encr/n1d [3]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/Mmux_q_m<3>11 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y113" ),
    .INIT ( 32'h00331033 ))
  \HDMI/enc0/encr/q_m<8>1  (
    .ADR3(\HDMI/enc0/encr/n1d [2]),
    .ADR4(\HDMI/enc0/encr/n1d [0]),
    .ADR0(\HDMI/enc0/encr/n1d [1]),
    .ADR2(\HDMI/enc0/encr/din_q [0]),
    .ADR1(\HDMI/enc0/encr/n1d [3]),
    .O(\HDMI/enc0/encr/q_m [8])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y113" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/q_m_reg_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_8/CLK ),
    .I(\HDMI/enc0/encr/q_m [8]),
    .O(\HDMI/enc0/encr/q_m_reg [8]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y113" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/n1d_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/n1d_3/CLK ),
    .I(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>2 ),
    .O(\HDMI/enc0/encr/n1d [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y113" ),
    .INIT ( 64'hA800000080000000 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>31  (
    .ADR4(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3 ),
    .ADR3(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4 ),
    .ADR0(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR1(\HDMI/clrbar/o_r [5]),
    .ADR2(\HDMI/clrbar/o_r [6]),
    .ADR5(\HDMI/clrbar/o_r [7]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>2 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y113" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/n1d_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/n1d_1/CLK ),
    .I(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_14 ),
    .O(\HDMI/enc0/encr/n1d [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y113" ),
    .INIT ( 64'h17E8E817E81717E8 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>21  (
    .ADR4(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3 ),
    .ADR3(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4 ),
    .ADR5(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR0(\HDMI/clrbar/o_r [5]),
    .ADR1(\HDMI/clrbar/o_r [6]),
    .ADR2(\HDMI/clrbar/o_r [7]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_14 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y113" ),
    .INIT ( 64'h9669699600000000 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>11  (
    .ADR5(\HDMI/clrbar/o_r [2]),
    .ADR0(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd3_lut [0]),
    .ADR3(\HDMI/clrbar/o_r [5]),
    .ADR1(\HDMI/clrbar/o_r [6]),
    .ADR4(\HDMI/clrbar/o_r [3]),
    .ADR2(\HDMI/clrbar/o_r [7]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd4_cy [0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y117" ),
    .INIT ( 64'h9696696969699696 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8_lut<0>1  (
    .ADR3(1'b1),
    .ADR2(\HDMI/enc0/encr/din_q [0]),
    .ADR0(\HDMI/enc0/encr/q_m [1]),
    .ADR4(\HDMI/enc0/encr/din_q [3]),
    .ADR5(\HDMI/enc0/encr/din_q [4]),
    .ADR1(\HDMI/enc0/encr/q_m [2]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8_lut [0])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y117" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/q_m_reg_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_3/CLK ),
    .I(\HDMI/enc0/encr/q_m [3]),
    .O(\HDMI/enc0/encr/q_m_reg [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y117" ),
    .INIT ( 64'hCFCC3F3303000C00 ))
  \HDMI/enc0/encr/Mmux_q_m<3>13  (
    .ADR0(1'b1),
    .ADR5(\HDMI/enc0/encr/Mmux_q_m<3>11 ),
    .ADR1(\HDMI/enc0/encr/din_q [3]),
    .ADR4(\HDMI/enc0/encr/q_m [2]),
    .ADR3(\HDMI/enc0/encr/Mmux_q_m<3>12 ),
    .ADR2(\HDMI/enc0/encr/n1d [3]),
    .O(\HDMI/enc0/encr/q_m [3])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y117" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/q_m_reg_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_1/CLK ),
    .I(\HDMI/enc0/encr/q_m [1]),
    .O(\HDMI/enc0/encr/q_m_reg [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y117" ),
    .INIT ( 64'hFFA800570055FFAA ))
  \HDMI/enc0/encr/Mmux_q_m<1>11  (
    .ADR5(\HDMI/enc0/encr/din_q [0]),
    .ADR4(\HDMI/enc0/encr/din_q [1]),
    .ADR0(\HDMI/enc0/encr/n1d [2]),
    .ADR2(\HDMI/enc0/encr/n1d [0]),
    .ADR1(\HDMI/enc0/encr/n1d [1]),
    .ADR3(\HDMI/enc0/encr/n1d [3]),
    .O(\HDMI/enc0/encr/q_m [1])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y117" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/q_m_reg_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_0/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_0/IN ),
    .O(\HDMI/enc0/encr/q_m_reg [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y117" ),
    .INIT ( 64'hFFFF966969960000 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd81  (
    .ADR4(\HDMI/enc0/encr/q_m [1]),
    .ADR5(\HDMI/enc0/encr/din_q [0]),
    .ADR2(\HDMI/enc0/encr/din_q [3]),
    .ADR3(\HDMI/enc0/encr/din_q [4]),
    .ADR1(\HDMI/enc0/encr/din_q [1]),
    .ADR0(\HDMI/enc0/encr/din_q [2]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8 )
  );
  X_BUF   \HDMI/enc0/encr/dout<3>/HDMI/enc0/encr/dout<3>_CMUX_Delay  (
    .I(\HDMI/enc0/encr/dout [9]),
    .O(\HDMI/enc0/encr/dout<9>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/dout_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/dout_3/CLK ),
    .I(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [3]),
    .O(\HDMI/enc0/encr/dout [3]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y118" ),
    .INIT ( 64'h999933CC00000000 ))
  \HDMI/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT41  (
    .ADR2(1'b1),
    .ADR5(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR4(\HDMI/enc0/encr/decision2_12903 ),
    .ADR0(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR1(\HDMI/enc0/encr/q_m_reg [3]),
    .ADR3(\HDMI/enc0/encr/decision3_12906 ),
    .O(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [3])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/dout_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/dout_2/CLK ),
    .I(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [2]),
    .O(\HDMI/enc0/encr/dout [2]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y118" ),
    .INIT ( 64'hBB3F77F3BB3F77F3 ))
  \HDMI/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT31  (
    .ADR4(\HDMI/enc0/encr/q_m_reg [2]),
    .ADR3(\HDMI/enc0/encr/decision2_12903 ),
    .ADR0(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR2(\HDMI/enc0/encr/decision3_12906 ),
    .ADR1(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y118" ),
    .INIT ( 32'h77F377F3 ))
  \HDMI/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT101  (
    .ADR4(1'b1),
    .ADR3(\HDMI/enc0/encr/decision2_12903 ),
    .ADR0(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR2(\HDMI/enc0/encr/decision3_12906 ),
    .ADR1(\HDMI/enc0/encb/de_reg_12614 ),
    .O(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [9])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/dout_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/dout_9/CLK ),
    .I(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [9]),
    .O(\HDMI/enc0/encr/dout [9]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/dout_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/dout_1/CLK ),
    .I(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [1]),
    .O(\HDMI/enc0/encr/dout [1]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y118" ),
    .INIT ( 64'hC0303030C0C030C0 ))
  \HDMI/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT21  (
    .ADR0(1'b1),
    .ADR2(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR3(\HDMI/enc0/encr/decision2_12903 ),
    .ADR4(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR1(\HDMI/enc0/encr/q_m_reg [1]),
    .ADR5(\HDMI/enc0/encr/decision3_12906 ),
    .O(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [1])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/dout_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/dout_0/CLK ),
    .I(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [0]),
    .O(\HDMI/enc0/encr/dout [0]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y118" ),
    .INIT ( 64'h87008700D200D200 ))
  \HDMI/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT12  (
    .ADR4(1'b1),
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR0(\HDMI/enc0/encr/decision2_12903 ),
    .ADR1(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR2(\HDMI/enc0/encr/q_m_reg [0]),
    .ADR5(\HDMI/enc0/encr/decision3_12906 ),
    .O(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [0])
  );
  X_BUF   \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT1041/HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT1041_BMUX_Delay  (
    .I(\HDMI/enc0/encr/n0233<2>_pack_9 ),
    .O(\HDMI/enc0/encr/n0233 [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y122" ),
    .INIT ( 64'h2A02BFAB2A2ABFBF ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT10411  (
    .ADR4(\HDMI/enc0/encr/cnt [3]),
    .ADR0(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 ),
    .ADR2(\HDMI/enc0/encr/cnt [2]),
    .ADR1(\HDMI/enc0/encr/n0233 [2]),
    .ADR3(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .ADR5(\HDMI/enc0/encr/cnt [1]),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT1041 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y122" ),
    .INIT ( 64'h0FF0B44BB44BF00F ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT82  (
    .ADR4(\HDMI/enc0/encr/cnt [2]),
    .ADR5(\HDMI/enc0/encr/n0233 [2]),
    .ADR3(\HDMI/enc0/encr/cnt [3]),
    .ADR2(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 ),
    .ADR1(\HDMI/enc0/encr/cnt [1]),
    .ADR0(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT8 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y122" ),
    .INIT ( 64'h3CC33C3C3CC33C3C ))
  \HDMI/enc0/encr/Msub_n0236_xor<2>11  (
    .ADR0(1'b1),
    .ADR3(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .ADR2(\HDMI/enc0/encr/n0q_m [2]),
    .ADR1(\HDMI/enc0/encr/n1q_m<2>_0 ),
    .ADR4(\HDMI/enc0/encr/n0q_m [1]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/n0236 [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y122" ),
    .INIT ( 32'h3C3CC33C ))
  \HDMI/enc0/encr/Msub_n0233_xor<2>11  (
    .ADR0(1'b1),
    .ADR3(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .ADR2(\HDMI/enc0/encr/n0q_m [2]),
    .ADR1(\HDMI/enc0/encr/n1q_m<2>_0 ),
    .ADR4(\HDMI/enc0/encr/n0q_m [1]),
    .O(\HDMI/enc0/encr/n0233<2>_pack_9 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y122" ),
    .INIT ( 64'hFC0330CFFC0330CF ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT631  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR3(\HDMI/enc0/encr/cnt [2]),
    .ADR1(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR4(\HDMI/enc0/encr/n0236 [2]),
    .ADR2(\HDMI/enc0/encr/n0233 [2]),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT63 )
  );
  X_BUF   \HDMI/enc0/encr/Msub_n0233_lut<2>/HDMI/enc0/encr/Msub_n0233_lut<2>_CMUX_Delay  (
    .I(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_8943 ),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X30Y123" ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012  (
    .IA(N421),
    .IB(N422),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_8943 ),
    .SEL(\HDMI/enc0/encr/decision3_12906 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y123" ),
    .INIT ( 64'hC96C6C366C36C96C ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012_F  (
    .ADR5(\HDMI/enc0/encr/Msub_n0233_lut [3]),
    .ADR4(\HDMI/enc0/encr/Msub_n0236_xor<3>11_12926 ),
    .ADR0(\HDMI/enc0/encr/cnt [3]),
    .ADR2(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2 ),
    .ADR1(\HDMI/enc0/encr/Msub_n0236_cy [3]),
    .ADR3(N385_0),
    .O(N421)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y123" ),
    .INIT ( 64'h7D8D727D727D8272 ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012_G  (
    .ADR4(\HDMI/enc0/encr/n0q_m [3]),
    .ADR3(\HDMI/enc0/encr/n1q_m [3]),
    .ADR5(\HDMI/enc0/encr/Msub_n0233_xor<3>11_0 ),
    .ADR2(\HDMI/enc0/encr/cnt [3]),
    .ADR0(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT811 ),
    .ADR1(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 ),
    .O(N422)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y123" ),
    .INIT ( 64'hF0F00F0FF0F00F0F ))
  \HDMI/enc0/encr/Msub_n0233_lut<2>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/enc0/encr/n0q_m [2]),
    .ADR2(\HDMI/enc0/encr/n1q_m<2>_0 ),
    .O(\HDMI/enc0/encr/Msub_n0233_lut [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y123" ),
    .INIT ( 64'hC440FDDCD554ECC8 ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT8111  (
    .ADR0(\HDMI/enc0/encr/Msub_n0233_lut [1]),
    .ADR4(\HDMI/enc0/encr/Msub_n0233_lut [2]),
    .ADR5(\HDMI/enc0/encr/n0q_m [1]),
    .ADR2(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR1(\HDMI/enc0/encr/cnt [2]),
    .ADR3(\HDMI/enc0/encr/cnt [1]),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT811 )
  );
  X_BUF   \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT61/HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_BMUX_Delay  (
    .I(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_47_OUT1 ),
    .O(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_47_OUT1_0 )
  );
  X_BUF   \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT61/HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_AMUX_Delay  (
    .I(\HDMI/enc0/encr/Msub_n0233_xor<3>11 ),
    .O(\HDMI/enc0/encr/Msub_n0233_xor<3>11_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y124" ),
    .INIT ( 64'h6699996666999966 ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT611  (
    .ADR2(1'b1),
    .ADR1(\HDMI/enc0/encr/cnt [1]),
    .ADR4(\HDMI/enc0/encr/n0q_m [1]),
    .ADR3(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .ADR0(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_12908 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y124" ),
    .INIT ( 32'h88EEEE88 ))
  \HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_47_OUT11  (
    .ADR2(1'b1),
    .ADR1(\HDMI/enc0/encr/cnt [1]),
    .ADR4(\HDMI/enc0/encr/n0q_m [1]),
    .ADR3(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .ADR0(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .O(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_47_OUT1 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y124" ),
    .INIT ( 64'hAAFF22BBAAFF22BB ))
  \HDMI/enc0/encr/Msub_n0236_xor<3>111  (
    .ADR2(1'b1),
    .ADR3(\HDMI/enc0/encr/n0q_m [2]),
    .ADR0(\HDMI/enc0/encr/n1q_m<2>_0 ),
    .ADR1(\HDMI/enc0/encr/n0q_m [1]),
    .ADR4(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/Msub_n0236_xor<3>11_12926 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y124" ),
    .INIT ( 32'hDD44FF55 ))
  \HDMI/enc0/encr/Msub_n0233_xor<3>111  (
    .ADR2(1'b1),
    .ADR3(\HDMI/enc0/encr/n0q_m [2]),
    .ADR0(\HDMI/enc0/encr/n1q_m<2>_0 ),
    .ADR1(\HDMI/enc0/encr/n0q_m [1]),
    .ADR4(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .O(\HDMI/enc0/encr/Msub_n0233_xor<3>11 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y57" ),
    .INIT ( 64'hFFFFFFFFFFFFEEEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv3_SW0  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [2])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [7])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [6])
,
    .O(N145)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y57" ),
    .INIT ( 64'h0000000088888880 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv3_SW1  (
    .ADR1(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR3(N145),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [4])
,
    .O(N365)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y61" ),
    .INIT ( 64'h00000000F300F300 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1022  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1021_13236 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y61" ),
    .INIT ( 64'hFF05FF00FF01FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1021_13236 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y63" ),
    .INIT ( 64'h2222000022200000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv3  (
    .ADR0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .ADR5(N145),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv1_12655 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv3_14521 )

  );
  X_FF #(
    .LOC ( "SLICE_X31Y63" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC_rstpot_9016 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC_12950 )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y63" ),
    .INIT ( 64'h00FF00FF00000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0794_inv_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv3_14521 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC_rstpot_9016 )

  );
  X_FF #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3_rstpot_9037 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [3])
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 64'h0000FF550000AA00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3_rstpot  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>3_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3_rstpot_9037 )

  );
  X_FF #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2_rstpot_9021 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [2])
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 64'h00000000F0F0FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<2>3_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2_rstpot_9021 )

  );
  X_FF #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1_rstpot_9025 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [1])
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 64'h00F300C000F300C0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1_rstpot  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<1>3_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1_rstpot_9025 )

  );
  X_FF #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_rstpot_9031 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [0])
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 64'h3311331122002200 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_rstpot  (
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<0>3_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [0])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_rstpot_9031 )

  );
  X_FF #(
    .LOC ( "SLICE_X31Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6_rstpot_9046 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [6])
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y65" ),
    .INIT ( 64'h00000000F0FFF000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<6>2_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6_rstpot_9046 )

  );
  X_FF #(
    .LOC ( "SLICE_X31Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5_rstpot_9049 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [5])
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y65" ),
    .INIT ( 64'h00F000F000FF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>3_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [5])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5_rstpot_9049 )

  );
  X_FF #(
    .LOC ( "SLICE_X31Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4_rstpot_9059 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [4])
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y65" ),
    .INIT ( 64'h0F000F0F0F000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>3_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4_rstpot_9059 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y66" ),
    .INIT ( 64'hFEFAFCF0EEAACC00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv1  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8_12946 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR1(N365),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv4_12948 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv1_12655 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1681_inv )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o_BMUX_Delay  (
    .I(N288),
    .O(N288_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y70" ),
    .INIT ( 64'hFFFEFFFEFFFEFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o2  (
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_12779 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y70" ),
    .INIT ( 32'h00005555 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31_SW0  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(1'b1),
    .O(N288)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y70" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>  (
    .ADR5(N110),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_02 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_269_o2 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_0111 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9-In1_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X31Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8_12946 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y71" ),
    .INIT ( 64'hFFFFF0F0FFFFF0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8_12946 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9_12901 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y71" ),
    .INIT ( 32'hFFF0FFF0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10_12553 )
,
    .ADR4(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9_12901 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9-In1 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y72" ),
    .INIT ( 64'h0000000000000001 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable241  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12_12552 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10_12553 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_12661 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_12555 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14_12554 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_12696 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24_13522 )

  );
  X_SFF #(
    .LOC ( "SLICE_X31Y72" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9_12901 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y72" ),
    .INIT ( 64'hFFFFFFFFFEFEFEFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_011_SW0_SW0  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14_12554 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8_12946 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_12555 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .O(N240)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y73" ),
    .INIT ( 64'hFFFFFFFFF0F0F0F1 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY5_SW0  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54_13192 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_02 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_269_o2 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2 )
,
    .O(N377)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y73" ),
    .INIT ( 64'h0000000000002000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY5  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_12779 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY51_13246 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31_13244 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY10 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY21 )
,
    .ADR5(N377),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y73" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>2  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56_12780 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10_12553 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48_12661 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52_12787 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>1_13079 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg<5>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg<5>_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1111_pack_10 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1111 )

  );
  X_SFF #(
    .LOC ( "SLICE_X31Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<5> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y74" ),
    .INIT ( 64'h0000CCCC0000CCD8 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux5111  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2_12531 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2-In )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<5> )

  );
  X_SFF #(
    .LOC ( "SLICE_X31Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<4> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y74" ),
    .INIT ( 64'h00000000FF00FE02 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux4111  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2_12531 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2-In )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<4> )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y74" ),
    .INIT ( 64'h0000000500000005 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux11121  (
    .ADR1(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2_12531 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2-In )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1112 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y74" ),
    .INIT ( 32'hFFFFFAFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux11111  (
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2_12531 )
,
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1111_pack_10 )

  );
  X_SFF #(
    .LOC ( "SLICE_X31Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<3> )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y74" ),
    .INIT ( 64'hFFCCCCCCFFA0A0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux3111  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg[3] )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1111 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1112 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [4])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_SDO_data_out_mux[7]_mux_9_OUT<3> )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y75" ),
    .INIT ( 64'hFFFF0F0FFFFF0F0F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y75" ),
    .INIT ( 32'hFFFFF0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_01  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X31Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57_12879 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y75" ),
    .INIT ( 64'hFFFFFFFFFFFFFFEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1_SW0  (
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12_12552 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_13067 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .O(N116)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y76" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_Mux_243_o1  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35_12561 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39_12565 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37_12773 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25_12775 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_Mux_243_o )

  );
  X_SFF #(
    .LOC ( "SLICE_X31Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y76" ),
    .INIT ( 64'hFFFFFFFFF000FCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20-In11  (
    .ADR0(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE/STATE[5]_PWR_48_o_equal_26_o )
,
    .ADR3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/hard_done_cal ),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21_12583 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20-In1 )

  );
  X_FF #(
    .LOC ( "SLICE_X31Y90" ),
    .INIT ( 1'b1 ))
  \HDMI/synchro_reset/use_fdp.fda  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/synchro_reset/use_fdp.fda/CLK ),
    .I(\HDMI/pll_lckd_INV_6_o ),
    .O(\HDMI/synchro_reset/temp ),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y90" ),
    .INIT ( 64'h00FF00FF00FF00FF ))
  \HDMI/pll_lckd_INV_6_o1_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR3(\HDMI/pll_lckd ),
    .O(\HDMI/pll_lckd_INV_6_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y91" ),
    .INIT ( 64'hFFFFFAFAFFFFFFFA ))
  \HDMI/clrbar/Mmux__n029941  (
    .ADR1(1'b1),
    .ADR3(\HDMI/clrbar/i_hcnt[11]_hbar11bgn[11]_LessThan_65_o ),
    .ADR5(\HDMI/clrbar/i_hcnt[11]_hbar10bgn[11]_LessThan_63_o ),
    .ADR0(\HDMI/clrbar/hbar12bgn[11]_i_hcnt[11]_AND_26_o ),
    .ADR2(\HDMI/clrbar/hbar11bgn[11]_i_hcnt[11]_AND_25_o ),
    .ADR4(\HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o ),
    .O(\HDMI/clrbar/Mmux__n02994 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y91" ),
    .INIT ( 64'h0000010100004400 ))
  \HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o2  (
    .ADR0(\HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12 ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR5(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR3(\HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o1_12593 ),
    .ADR2(\HDMI/clrbar/i_hcnt[11]_hbar16bgn[11]_LessThan_75_o1_13533 ),
    .O(\HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y91" ),
    .INIT ( 64'h0F3F0F3F0F3F1F3F ))
  \HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o1  (
    .ADR1(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR5(\HDMI/timing_inst/hpos_cnt [1]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [5]),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o1_12593 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y91" ),
    .INIT ( 64'h1333033333333333 ))
  \HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o11  (
    .ADR1(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR4(\HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o1_12593 ),
    .ADR3(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR5(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [9]),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o )
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/Hregion_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/Hregion_1/CLK ),
    .I(\HDMI/clrbar/_n0299 [1]),
    .O(\HDMI/clrbar/Hregion [1]),
    .SRST(\HDMI/clrbar/_n0510_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y92" ),
    .INIT ( 64'hD8885000FAAA5000 ))
  \HDMI/clrbar/Mmux__n029924  (
    .ADR4(\HDMI/clrbar/Mmux__n02992 ),
    .ADR0(\HDMI/clrbar/Vregion[3]_GND_21_o_equal_187_o ),
    .ADR5(\HDMI/clrbar/i_hcnt[11]_hbar11bgn[11]_LessThan_65_o ),
    .ADR1(\HDMI/clrbar/i_hcnt[11]_hbar10bgn[11]_LessThan_63_o ),
    .ADR3(\HDMI/clrbar/Mmux__n029921_13062 ),
    .ADR2(\HDMI/clrbar/Mmux__n029922_14524 ),
    .O(\HDMI/clrbar/_n0299 [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y92" ),
    .INIT ( 64'hFFFFFFFFF0FEFEFE ))
  \HDMI/clrbar/Mmux__n029923  (
    .ADR0(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR3(\HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o1_12593 ),
    .ADR4(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o11 ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR5(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR2(\HDMI/clrbar/i_hcnt[11]_hbar10bgn[11]_LessThan_63_o ),
    .O(\HDMI/clrbar/Mmux__n029922_14524 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y92" ),
    .INIT ( 64'hAAAAAAAA22002220 ))
  \HDMI/clrbar/Mmux__n029912  (
    .ADR0(\HDMI/clrbar/Mmux__n02991_0 ),
    .ADR1(\HDMI/clrbar/hbar13bgn[11]_i_hcnt[11]_AND_27_o_0 ),
    .ADR3(\HDMI/clrbar/hbar14bgn[11]_i_hcnt[11]_AND_28_o ),
    .ADR2(\HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o_mmx_out ),
    .ADR4(\HDMI/clrbar/hbar15bgn[11]_i_hcnt[11]_AND_29_o ),
    .ADR5(\HDMI/clrbar/hbar12bgn[11]_i_hcnt[11]_AND_26_o ),
    .O(\HDMI/clrbar/Mmux__n029911_14523 )
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/Hregion_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/Hregion_0/CLK ),
    .I(\HDMI/clrbar/_n0299 [0]),
    .O(\HDMI/clrbar/Hregion [0]),
    .SRST(\HDMI/clrbar/_n0510_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y92" ),
    .INIT ( 64'hFFFFFFFFFFFFAAAA ))
  \HDMI/clrbar/Mmux__n029916  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\HDMI/clrbar/Mmux__n029913_13048 ),
    .ADR5(\HDMI/clrbar/Mmux__n029914_13049 ),
    .ADR4(\HDMI/clrbar/Mmux__n029911_14523 ),
    .O(\HDMI/clrbar/_n0299 [0])
  );
  X_BUF   \HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o/HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o_AMUX_Delay  (
    .I(\HDMI/clrbar/Mmux__n029912_pack_2 ),
    .O(\HDMI/clrbar/Mmux__n029912_14525 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y93" ),
    .INIT ( 64'h00000000050F0D0F ))
  \HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o11  (
    .ADR2(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR5(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR1(\HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o2 ),
    .ADR0(\HDMI/timing_inst/hpos_cnt [8]),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y93" ),
    .INIT ( 64'hFF000000FF00F400 ))
  \HDMI/clrbar/Mmux__n029914  (
    .ADR3(\HDMI/clrbar/Mmux__n029912_14525 ),
    .ADR5(\HDMI/clrbar/hbar5bgn[11]_i_hcnt[11]_AND_37_o ),
    .ADR2(\HDMI/clrbar/hbar6bgn[11]_i_hcnt[11]_AND_38_o ),
    .ADR1(\HDMI/clrbar/hbar8bgn[11]_i_hcnt[11]_AND_32_o_12685 ),
    .ADR0(\HDMI/clrbar/hbar7bgn[11]_i_hcnt[11]_AND_39_o ),
    .ADR4(\HDMI/clrbar/hbar4bgn[11]_i_hcnt[11]_AND_36_o ),
    .O(\HDMI/clrbar/Mmux__n029913_13048 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y93" ),
    .INIT ( 64'h8C8C8C8C8C8C8C8C ))
  \HDMI/clrbar/hbar3bgn[11]_i_hcnt[11]_AND_35_o1  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR1(\HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o ),
    .ADR2(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o12_0 ),
    .ADR0(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/hbar3bgn[11]_i_hcnt[11]_AND_35_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y93" ),
    .INIT ( 32'h00737373 ))
  \HDMI/clrbar/Mmux__n029913  (
    .ADR4(\HDMI/clrbar/Vregion [1]),
    .ADR3(\HDMI/clrbar/Vregion [0]),
    .ADR1(\HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o ),
    .ADR2(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o12_0 ),
    .ADR0(\HDMI/timing_inst/hpos_cnt [9]),
    .O(\HDMI/clrbar/Mmux__n029912_pack_2 )
  );
  X_BUF   \HDMI/clrbar/Hregion<2>/HDMI/clrbar/Hregion<2>_CMUX_Delay  (
    .I(N30_pack_3),
    .O(N30)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y94" ),
    .INIT ( 64'hFFFFFFFFCFCFCFCF ))
  \HDMI/clrbar/Mmux__n042931_SW0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\HDMI/clrbar/Hregion [0]),
    .ADR1(\HDMI/clrbar/Hregion [2]),
    .ADR5(\HDMI/clrbar/Hregion [1]),
    .O(N26)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y94" ),
    .INIT ( 64'h2222222222222222 ))
  \HDMI/clrbar/hbar6bgn[11]_i_hcnt[11]_AND_38_o1  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR0(\HDMI/clrbar/i_hcnt[11]_hbar7bgn[11]_LessThan_103_o ),
    .ADR1(\HDMI/clrbar/i_hcnt[11]_hbar6bgn[11]_LessThan_101_o ),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/hbar6bgn[11]_i_hcnt[11]_AND_38_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y94" ),
    .INIT ( 32'hFFFF7722 ))
  \HDMI/clrbar/Mmux__n02993_SW0  (
    .ADR2(1'b1),
    .ADR3(\HDMI/clrbar/i_hcnt[11]_hbar8bgn[11]_LessThan_79_o ),
    .ADR4(\HDMI/clrbar/hbar8bgn[11]_i_hcnt[11]_AND_32_o_12685 ),
    .ADR0(\HDMI/clrbar/i_hcnt[11]_hbar7bgn[11]_LessThan_103_o ),
    .ADR1(\HDMI/clrbar/i_hcnt[11]_hbar6bgn[11]_LessThan_101_o ),
    .O(N30_pack_3)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y94" ),
    .INIT ( 64'hAAAAAAAAAABBAABF ))
  \HDMI/clrbar/i_hcnt[11]_hbar7bgn[11]_LessThan_103_o1  (
    .ADR5(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR4(N22),
    .ADR0(\HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12 ),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar7bgn[11]_LessThan_103_o )
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y94" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/Hregion_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/Hregion_2/CLK ),
    .I(\HDMI/clrbar/_n0299 [2]),
    .O(\HDMI/clrbar/Hregion [2]),
    .SRST(\HDMI/clrbar/_n0510_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y94" ),
    .INIT ( 64'hFFFFE0E0FFE0E0E0 ))
  \HDMI/clrbar/Mmux__n02993  (
    .ADR4(\HDMI/clrbar/Mmux__n029933 ),
    .ADR3(\HDMI/clrbar/hbar16bgn[11]_i_hcnt[11]_AND_30_o_mmx_out ),
    .ADR5(\HDMI/clrbar/Mmux__n0299411 ),
    .ADR2(\HDMI/clrbar/Mmux__n029942_13064 ),
    .ADR0(\HDMI/clrbar/hbar5bgn[11]_i_hcnt[11]_AND_37_o ),
    .ADR1(N30),
    .O(\HDMI/clrbar/_n0299 [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y106" ),
    .INIT ( 64'hFFDEFFEECCCCCCCC ))
  \HDMI/clrbar/Mmux__n042917_SW0  (
    .ADR5(\HDMI/clrbar/Mmux__n04291101 ),
    .ADR0(\HDMI/clrbar/o_r [6]),
    .ADR4(\HDMI/clrbar/Madd_o_r[7]_GND_21_o_add_147_OUT_cy<4> ),
    .ADR2(\HDMI/clrbar/o_r [5]),
    .ADR3(\HDMI/clrbar/o_r[7]_PWR_21_o_equal_147_o ),
    .ADR1(\HDMI/clrbar/Mmux__n04291182_0 ),
    .O(N4)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_r_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_r_6/CLK ),
    .I(\HDMI/clrbar/_n0459 [2]),
    .O(\HDMI/clrbar/o_r [6]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y106" ),
    .INIT ( 64'hA030A03FA000A00F ))
  \HDMI/clrbar/Mmux__n042917  (
    .ADR2(\HDMI/clrbar/Vregion [1]),
    .ADR3(\HDMI/clrbar/Vregion [0]),
    .ADR0(\HDMI/clrbar/Hregion[16]_GND_21_o_equal_171_o ),
    .ADR5(N4),
    .ADR1(\HDMI/clrbar/Hregion [4]),
    .ADR4(\HDMI/clrbar/_n0318_mmx_out6 ),
    .O(\HDMI/clrbar/_n0459 [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y106" ),
    .INIT ( 64'hFFFF2121FFFF2121 ))
  \HDMI/clrbar/Mmux__n042919_SW0  (
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR1(\HDMI/clrbar/o_r[7]_PWR_21_o_equal_147_o ),
    .ADR2(\HDMI/clrbar/Madd_o_r[7]_GND_21_o_add_147_OUT_cy<4> ),
    .ADR0(\HDMI/clrbar/o_r [5]),
    .ADR4(\HDMI/clrbar/Hregion [4]),
    .O(N32)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_r_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_r_5/CLK ),
    .I(\HDMI/clrbar/_n0459 [3]),
    .O(\HDMI/clrbar/o_r [5]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y106" ),
    .INIT ( 64'hFF88FFB8FF00FF00 ))
  \HDMI/clrbar/Mmux__n042919  (
    .ADR5(\HDMI/clrbar/Vregion [1]),
    .ADR0(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<5> ),
    .ADR1(\HDMI/clrbar/Vregion [0]),
    .ADR2(\HDMI/clrbar/Mmux__n04291101 ),
    .ADR4(N32),
    .ADR3(\HDMI/clrbar/Mmux__n04291152 ),
    .O(\HDMI/clrbar/_n0459 [3])
  );
  X_BUF   \HDMI/clrbar/o_r<7>/HDMI/clrbar/o_r<7>_CMUX_Delay  (
    .I(N50_pack_6),
    .O(N50)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_r_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_r_7/CLK ),
    .I(\HDMI/clrbar/_n0459 [1]),
    .O(\HDMI/clrbar/o_r [7]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y107" ),
    .INIT ( 64'hFEEEEEEEFFEEEEEE ))
  \HDMI/clrbar/Mmux__n042915  (
    .ADR3(\HDMI/clrbar/Mmux__n0429171 ),
    .ADR4(\HDMI/clrbar/Mmux__n04291101 ),
    .ADR2(\HDMI/clrbar/o_r[7]_PWR_21_o_equal_147_o ),
    .ADR5(N2_0),
    .ADR0(\HDMI/clrbar/Mmux__n04291132_13169 ),
    .ADR1(\HDMI/clrbar/Mmux__n0429139 ),
    .O(\HDMI/clrbar/_n0459 [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y107" ),
    .INIT ( 64'hD0E0E0E0D0E0E0E0 ))
  \HDMI/clrbar/Mmux__n0429115_SW0  (
    .ADR2(\HDMI/clrbar/Mmux__n0429171 ),
    .ADR1(\HDMI/clrbar/o_r[7]_PWR_21_o_equal_147_o ),
    .ADR0(\HDMI/clrbar/o_r [2]),
    .ADR3(\HDMI/clrbar/o_r [1]),
    .ADR4(\HDMI/clrbar/o_r [0]),
    .ADR5(1'b1),
    .O(N18)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y107" ),
    .INIT ( 32'hAA000000 ))
  \HDMI/clrbar/o_r[7]_PWR_21_o_equal_147_o<7>_SW0  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\HDMI/clrbar/o_r [2]),
    .ADR3(\HDMI/clrbar/o_r [1]),
    .ADR4(\HDMI/clrbar/o_r [0]),
    .O(N50_pack_6)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_r_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_r_2/CLK ),
    .I(\HDMI/clrbar/_n0459 [6]),
    .O(\HDMI/clrbar/o_r [2]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y107" ),
    .INIT ( 64'hFFF8FF88FF88FF88 ))
  \HDMI/clrbar/Mmux__n0429115  (
    .ADR2(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<2> ),
    .ADR5(\HDMI/clrbar/Vregion [1]),
    .ADR4(\HDMI/clrbar/Vregion [0]),
    .ADR1(\HDMI/clrbar/Mmux__n04291101 ),
    .ADR0(N18),
    .ADR3(\HDMI/clrbar/Mmux__n04291152 ),
    .O(\HDMI/clrbar/_n0459 [6])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y107" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/clrbar/o_r[7]_PWR_21_o_equal_147_o<7>  (
    .ADR0(\HDMI/clrbar/o_r [7]),
    .ADR5(\HDMI/clrbar/o_r [6]),
    .ADR2(\HDMI/clrbar/o_r [5]),
    .ADR1(\HDMI/clrbar/o_r [4]),
    .ADR4(\HDMI/clrbar/o_r [3]),
    .ADR3(N50),
    .O(\HDMI/clrbar/o_r[7]_PWR_21_o_equal_147_o )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y113" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/din_q_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/din_q_3/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encr/din_q_3/IN ),
    .O(\HDMI/enc0/encr/din_q [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y113" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/din_q_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/din_q_2/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encr/din_q_2/IN ),
    .O(\HDMI/enc0/encr/din_q [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y113" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/din_q_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/din_q_1/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encr/din_q_1/IN ),
    .O(\HDMI/enc0/encr/din_q [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y113" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/din_q_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/din_q_0/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encr/din_q_0/IN ),
    .O(\HDMI/enc0/encr/din_q [0]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y116" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/din_q_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/din_q_7/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encr/din_q_7/IN ),
    .O(\HDMI/enc0/encr/din_q [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y116" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/din_q_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/din_q_6/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encr/din_q_6/IN ),
    .O(\HDMI/enc0/encr/din_q [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y116" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/din_q_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/din_q_5/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encr/din_q_5/IN ),
    .O(\HDMI/enc0/encr/din_q [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y116" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/din_q_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/din_q_4/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encr/din_q_4/IN ),
    .O(\HDMI/enc0/encr/din_q [4]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/enc0/encr/q_m_reg<2>/HDMI/enc0/encr/q_m_reg<2>_CMUX_Delay  (
    .I(\HDMI/enc0/encr/q_m<4>_pack_6 ),
    .O(\HDMI/enc0/encr/q_m [4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y117" ),
    .INIT ( 64'h69693369CCCC96CC ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut<0>1  (
    .ADR5(\HDMI/enc0/encr/Mmux_q_m<3>11 ),
    .ADR0(\HDMI/enc0/encr/din_q [5]),
    .ADR2(\HDMI/enc0/encr/q_m [4]),
    .ADR3(\HDMI/enc0/encr/Mmux_q_m<3>12 ),
    .ADR4(\HDMI/enc0/encr/n1d [3]),
    .ADR1(\HDMI/enc0/encr/q_m [6]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut [0])
  );
  X_FF #(
    .LOC ( "SLICE_X31Y117" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/q_m_reg_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_2/CLK ),
    .I(\HDMI/enc0/encr/q_m [2]),
    .O(\HDMI/enc0/encr/q_m_reg [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y117" ),
    .INIT ( 64'hC3C33C3CC3C33C3C ))
  \HDMI/enc0/encr/Mmux_q_m<2>11  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\HDMI/enc0/encr/din_q [0]),
    .ADR1(\HDMI/enc0/encr/din_q [1]),
    .ADR4(\HDMI/enc0/encr/din_q [2]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/q_m [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y117" ),
    .INIT ( 32'h96696996 ))
  \HDMI/enc0/encr/Mmux_q_m<4>11  (
    .ADR0(\HDMI/enc0/encr/din_q [3]),
    .ADR3(\HDMI/enc0/encr/din_q [4]),
    .ADR2(\HDMI/enc0/encr/din_q [0]),
    .ADR1(\HDMI/enc0/encr/din_q [1]),
    .ADR4(\HDMI/enc0/encr/din_q [2]),
    .O(\HDMI/enc0/encr/q_m<4>_pack_6 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y117" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/q_m_reg_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_6/CLK ),
    .I(\HDMI/enc0/encr/q_m [6]),
    .O(\HDMI/enc0/encr/q_m_reg [6]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y117" ),
    .INIT ( 64'h9669966969966996 ))
  \HDMI/enc0/encr/Mmux_q_m<6>11  (
    .ADR4(1'b1),
    .ADR0(\HDMI/enc0/encr/din_q [5]),
    .ADR5(\HDMI/enc0/encr/din_q [6]),
    .ADR2(\HDMI/enc0/encr/din_q [3]),
    .ADR1(\HDMI/enc0/encr/din_q [4]),
    .ADR3(\HDMI/enc0/encr/q_m [2]),
    .O(\HDMI/enc0/encr/q_m [6])
  );
  X_FF #(
    .LOC ( "SLICE_X31Y117" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/q_m_reg_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_4/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_4/IN ),
    .O(\HDMI/enc0/encr/q_m_reg [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y122" ),
    .INIT ( 64'hF3F371F371713071 ))
  \HDMI/enc0/encr/Msub_n0236_cy<3>11  (
    .ADR1(\HDMI/enc0/encr/n0q_m [3]),
    .ADR0(\HDMI/enc0/encr/n0q_m [2]),
    .ADR5(\HDMI/enc0/encr/n1q_m<2>_0 ),
    .ADR3(\HDMI/enc0/encr/n0q_m [1]),
    .ADR4(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .ADR2(\HDMI/enc0/encr/n1q_m [3]),
    .O(\HDMI/enc0/encr/Msub_n0236_cy [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y122" ),
    .INIT ( 64'hCF304DB230CFB24D ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT8131  (
    .ADR3(\HDMI/enc0/encr/n0q_m [3]),
    .ADR5(\HDMI/enc0/encr/n1q_m [3]),
    .ADR2(\HDMI/enc0/encr/n1q_m<2>_0 ),
    .ADR4(\HDMI/enc0/encr/n0q_m [1]),
    .ADR1(\HDMI/enc0/encr/n0q_m [2]),
    .ADR0(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y123" ),
    .INIT ( 64'hAA5555AA96966969 ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT61  (
    .ADR5(\HDMI/enc0/encr/decision3_12906 ),
    .ADR0(\HDMI/enc0/encr/cnt [2]),
    .ADR4(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_47_OUT1_0 ),
    .ADR1(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_12908 ),
    .ADR2(\HDMI/enc0/encr/n0236 [2]),
    .ADR3(\HDMI/enc0/encr/n0233 [2]),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT6 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y123" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/cnt_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/cnt_2/CLK ),
    .I(\HDMI/enc0/encr/GND_23_o_cnt[4]_mux_55_OUT<2> ),
    .O(\HDMI/enc0/encr/cnt [2]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y123" ),
    .INIT ( 64'h3FB700000C840000 ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT62  (
    .ADR4(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR1(\HDMI/enc0/encr/decision2_12903 ),
    .ADR2(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT63 ),
    .ADR3(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .ADR0(\HDMI/enc0/encr/cnt [1]),
    .ADR5(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT6 ),
    .O(\HDMI/enc0/encr/GND_23_o_cnt[4]_mux_55_OUT<2> )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y123" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/cnt_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/cnt_1/CLK ),
    .I(\HDMI/enc0/encr/GND_23_o_cnt[4]_mux_55_OUT<1> ),
    .O(\HDMI/enc0/encr/cnt [1]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y123" ),
    .INIT ( 64'hF0F00000CC330000 ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT41  (
    .ADR0(1'b1),
    .ADR4(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR5(\HDMI/enc0/encr/decision2_12903 ),
    .ADR3(\HDMI/enc0/encr/decision3_12906 ),
    .ADR1(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_12908 ),
    .ADR2(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .O(\HDMI/enc0/encr/GND_23_o_cnt[4]_mux_55_OUT<1> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y123" ),
    .INIT ( 64'hA000A000A000B333 ))
  \HDMI/enc0/encr/decision2  (
    .ADR1(\HDMI/enc0/encr/cnt [1]),
    .ADR5(\HDMI/enc0/encr/cnt [2]),
    .ADR4(N83),
    .ADR3(\HDMI/enc0/encr/Msub_n0233_lut [1]),
    .ADR0(\HDMI/enc0/encr/Msub_n0233_lut [2]),
    .ADR2(\HDMI/enc0/encr/Msub_n0233_lut [3]),
    .O(\HDMI/enc0/encr/decision2_12903 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y124" ),
    .INIT ( 64'hF0F0F0F00F0F0F0F ))
  \HDMI/enc0/encr/Msub_n0233_lut<3>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5(\HDMI/enc0/encr/n0q_m [3]),
    .ADR2(\HDMI/enc0/encr/n1q_m [3]),
    .O(\HDMI/enc0/encr/Msub_n0233_lut [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y124" ),
    .INIT ( 64'hFFFFFFFFFFFF0000 ))
  \HDMI/enc0/encr/decision2_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\HDMI/enc0/encr/cnt [3]),
    .ADR4(\HDMI/enc0/encr/cnt [4]),
    .O(N83)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7_rstpot_9467 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [7])
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y65" ),
    .INIT ( 64'h0000F5F50000A0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7_rstpot  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<7>2_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [7])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7_rstpot_9467 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y65" ),
    .INIT ( 64'hDCDCCCCCFCDCCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_47_o_equal_233_o )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2 )
,
    .ADR2(N288_0),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y65" ),
    .INIT ( 64'hFFFFFFEEFFFFFFEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv4_SW0  (
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [7])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec [6])
,
    .O(N150)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y71" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3_13142 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2_13146 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1_13140 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>7 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>6_12557 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y71" ),
    .INIT ( 64'hF870F870F8F87070 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW1  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [7])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [7])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .O(N290)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11-In1_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y72" ),
    .INIT ( 64'hF8F8FFF8FFF0FFF0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE/STATE[5]_PWR_48_o_equal_26_o )
,
    .ADR4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/hard_done_cal ),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21_12583 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In8 )

  );
  X_SFF #(
    .LOC ( "SLICE_X32Y72" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10_12553 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y72" ),
    .INIT ( 64'hFFFFAAAAFFFFAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10-In11  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10_12553 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11_12827 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y72" ),
    .INIT ( 32'hFAFAFAFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11-In11  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12_12552 )
,
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11_12827 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11-In1 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y72" ),
    .INIT ( 64'hFFFFFFFFFFFFFEFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>21  (
    .ADR3(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12_12552 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10_12553 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14_12554 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_12555 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0817_inv_02 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>2_12551 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23_AMUX_Delay  (
    .I(N333),
    .O(N333_0)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y73" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23_12581 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y73" ),
    .INIT ( 64'hFFFFF0F0FFFFF0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23_12581 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y73" ),
    .INIT ( 32'hFEFEFEFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv11_SW1  (
    .ADR4(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_12829 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 )
,
    .ADR3(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .O(N333)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en_12836 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y76" ),
    .INIT ( 64'hCCEFCC40CCCFCCC0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1_12675 )
,
    .ADR3(N325),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_Mux_243_o )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot_12676 )

  );
  X_SFF #(
    .LOC ( "SLICE_X32Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2-In )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14-In1_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X32Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13_13139 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y77" ),
    .INIT ( 64'hFFFFAAAAFFFFAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13-In11  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13_13139 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14_12554 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y77" ),
    .INIT ( 32'hEEEEEEEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14-In11  (
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15_13488 )
,
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14_12554 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14-In1 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y91" ),
    .INIT ( 64'hFCFCFCCCCCCCCCCC ))
  \HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o1_SW0  (
    .ADR0(1'b1),
    .ADR2(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR5(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [1]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [10]),
    .O(N24)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y91" ),
    .INIT ( 64'h0808080808080809 ))
  \HDMI/clrbar/hbar14bgn[11]_i_hcnt[11]_AND_28_o1  (
    .ADR2(\HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12 ),
    .ADR0(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR1(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o11 ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR5(N24),
    .ADR3(\HDMI/timing_inst/hpos_cnt [4]),
    .O(\HDMI/clrbar/hbar14bgn[11]_i_hcnt[11]_AND_28_o )
  );
  X_BUF   \HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12/HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12_DMUX_Delay  (
    .I(N40),
    .O(N40_0)
  );
  X_BUF   \HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12/HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12_BMUX_Delay  (
    .I(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o12 ),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o12_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y92" ),
    .INIT ( 64'h0033333300333333 ))
  \HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o121  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y92" ),
    .INIT ( 32'hFFFFAAAA ))
  \HDMI/clrbar/hbar8bgn[11]_i_hcnt[11]_AND_32_o_SW0  (
    .ADR1(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR3(1'b1),
    .O(N40)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y92" ),
    .INIT ( 64'hFFFFFFFFFF00FF01 ))
  \HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o1  (
    .ADR3(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o11 ),
    .ADR0(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR1(N24),
    .ADR5(\HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12 ),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y92" ),
    .INIT ( 64'h0000050500000505 ))
  \HDMI/clrbar/i_hcnt[11]_hbar5bgn[11]_LessThan_99_o111  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o11 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y92" ),
    .INIT ( 32'h000004FF ))
  \HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o121  (
    .ADR1(\HDMI/clrbar/i_hcnt[11]_hbar17bgn[11]_LessThan_77_o1_12593 ),
    .ADR3(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [6]),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o12 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y92" ),
    .INIT ( 64'hAF00FF008C00CC00 ))
  \HDMI/clrbar/hbar5bgn[11]_i_hcnt[11]_AND_37_o1  (
    .ADR3(\HDMI/clrbar/i_hcnt[11]_hbar6bgn[11]_LessThan_101_o ),
    .ADR0(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR2(\HDMI/clrbar/i_hcnt[11]_hbar16bgn[11]_LessThan_75_o1_13533 ),
    .ADR4(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o11 ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR5(\HDMI/timing_inst/hpos_cnt [9]),
    .O(\HDMI/clrbar/hbar5bgn[11]_i_hcnt[11]_AND_37_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y93" ),
    .INIT ( 64'h0000115000001111 ))
  \HDMI/clrbar/Mmux__n0299421  (
    .ADR4(\HDMI/clrbar/hbar4bgn[11]_i_hcnt[11]_AND_36_o ),
    .ADR0(\HDMI/clrbar/Vregion[3]_GND_21_o_equal_187_o ),
    .ADR1(\HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o ),
    .ADR3(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR5(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o12_0 ),
    .ADR2(\HDMI/clrbar/i_hcnt[11]_hbar10bgn[11]_LessThan_63_o ),
    .O(\HDMI/clrbar/Mmux__n029942_13064 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y93" ),
    .INIT ( 64'h001F001100110011 ))
  \HDMI/clrbar/hbar4bgn[11]_i_hcnt[11]_AND_36_o1  (
    .ADR3(\HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o ),
    .ADR2(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR4(\HDMI/clrbar/i_hcnt[11]_hbar16bgn[11]_LessThan_75_o1_13533 ),
    .ADR5(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o11 ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [9]),
    .O(\HDMI/clrbar/hbar4bgn[11]_i_hcnt[11]_AND_36_o )
  );
  X_BUF   \N22/N22_CMUX_Delay  (
    .I(N44_pack_5),
    .O(N44)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y94" ),
    .INIT ( 64'hFF80FF80FF80FF80 ))
  \HDMI/clrbar/i_hcnt[11]_hbar7bgn[11]_LessThan_103_o1_SW0  (
    .ADR4(1'b1),
    .ADR2(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [1]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR5(1'b1),
    .O(N22)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y94" ),
    .INIT ( 32'hEC00CC00 ))
  \HDMI/clrbar/i_hcnt[11]_hbar8bgn[11]_LessThan_79_o1_SW0  (
    .ADR4(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [1]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [4]),
    .O(N44_pack_5)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y94" ),
    .INIT ( 64'h000000005555575F ))
  \HDMI/clrbar/hbar8bgn[11]_i_hcnt[11]_AND_32_o  (
    .ADR5(\HDMI/clrbar/i_hcnt[11]_hbar8bgn[11]_LessThan_79_o ),
    .ADR2(N40_0),
    .ADR4(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [10]),
    .O(\HDMI/clrbar/hbar8bgn[11]_i_hcnt[11]_AND_32_o_12685 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y94" ),
    .INIT ( 64'hFF05FF55FF15FF55 ))
  \HDMI/clrbar/i_hcnt[11]_hbar8bgn[11]_LessThan_79_o1  (
    .ADR0(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR5(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR1(N44),
    .ADR3(\HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12 ),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar8bgn[11]_LessThan_79_o )
  );
  X_BUF   \HDMI/clrbar/o_b<5>/HDMI/clrbar/o_b<5>_DMUX_Delay  (
    .I(\HDMI/clrbar/_n0318_mmx_out5 ),
    .O(\HDMI/clrbar/_n0318_mmx_out5_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y101" ),
    .INIT ( 64'hFFFEAAFEFFFEAAFE ))
  \HDMI/clrbar/_n0318141  (
    .ADR3(\HDMI/clrbar/Hregion [0]),
    .ADR1(\HDMI/clrbar/Hregion [1]),
    .ADR2(\HDMI/clrbar/Hregion [2]),
    .ADR4(\HDMI/clrbar/Hregion [3]),
    .ADR0(\HDMI/clrbar/Hregion [4]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/_n0318_mmx_out4 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y101" ),
    .INIT ( 32'hFFFEABAA ))
  \HDMI/clrbar/_n0318151  (
    .ADR3(\HDMI/clrbar/Hregion [0]),
    .ADR1(\HDMI/clrbar/Hregion [1]),
    .ADR2(\HDMI/clrbar/Hregion [2]),
    .ADR4(\HDMI/clrbar/Hregion [3]),
    .ADR0(\HDMI/clrbar/Hregion [4]),
    .O(\HDMI/clrbar/_n0318_mmx_out5 )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y101" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_b_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_b_5/CLK ),
    .I(\HDMI/clrbar/_n0429 [3]),
    .O(\HDMI/clrbar/o_b [5]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y101" ),
    .INIT ( 64'hBABABFBFBA10BF15 ))
  \HDMI/clrbar/Mmux__n042962  (
    .ADR0(\HDMI/clrbar/Vregion [1]),
    .ADR5(\HDMI/clrbar/Mmux__n042931_13032 ),
    .ADR3(\HDMI/clrbar/Mmux__n04296 ),
    .ADR2(\HDMI/clrbar/Vregion [0]),
    .ADR1(\HDMI/clrbar/_n0318_mmx_out3_0 ),
    .ADR4(\HDMI/clrbar/_n0318_mmx_out4 ),
    .O(\HDMI/clrbar/_n0429 [3])
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y101" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_b_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_b_4/CLK ),
    .I(\HDMI/clrbar/_n0429 [4]),
    .O(\HDMI/clrbar/o_b [4]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y101" ),
    .INIT ( 64'hAAFFAAFF207580D5 ))
  \HDMI/clrbar/Mmux__n04298  (
    .ADR0(\HDMI/clrbar/Vregion [1]),
    .ADR2(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR1(N20_0),
    .ADR4(\HDMI/clrbar/o_b [4]),
    .ADR5(\HDMI/clrbar/Mmux__n0429422 ),
    .ADR3(\HDMI/clrbar/Vregion<0>_mmx_out5 ),
    .O(\HDMI/clrbar/_n0429 [4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y101" ),
    .INIT ( 64'hFFFFABABFFFBABEB ))
  \HDMI/clrbar/Vregion<0>161  (
    .ADR4(\HDMI/clrbar/Hregion [3]),
    .ADR3(\HDMI/clrbar/Hregion [1]),
    .ADR5(\HDMI/clrbar/Hregion [2]),
    .ADR1(\HDMI/clrbar/Vregion [0]),
    .ADR0(\HDMI/clrbar/Hregion [4]),
    .ADR2(\HDMI/clrbar/Hregion [0]),
    .O(\HDMI/clrbar/Vregion<0>_mmx_out5 )
  );
  X_BUF   \HDMI/clrbar/o_b<0>/HDMI/clrbar/o_b<0>_BMUX_Delay  (
    .I(N20),
    .O(N20_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X32Y102" ))
  \HDMI/clrbar/Mmux__n0429135  (
    .IA(N403),
    .IB(N404),
    .O(\HDMI/clrbar/_n0429 [8]),
    .SEL(\HDMI/clrbar/Vregion [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y102" ),
    .INIT ( 64'h00000050AAAAAAFA ))
  \HDMI/clrbar/Mmux__n0429135_F  (
    .ADR1(1'b1),
    .ADR0(\HDMI/clrbar/Vregion [0]),
    .ADR4(\HDMI/clrbar/Hregion [4]),
    .ADR3(\HDMI/clrbar/Hregion [3]),
    .ADR2(\HDMI/clrbar/Hregion [0]),
    .ADR5(\HDMI/clrbar/_n0318_mmx_out3_0 ),
    .O(N403)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y102" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_b_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_b_0/CLK ),
    .I(\HDMI/clrbar/_n0429 [8]),
    .O(\HDMI/clrbar/o_b [0]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y102" ),
    .INIT ( 64'hFFB0B0B0FFB0B0B0 ))
  \HDMI/clrbar/Mmux__n0429135_G  (
    .ADR5(1'b1),
    .ADR2(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR0(\HDMI/clrbar/o_b[7]_PWR_21_o_equal_153_o ),
    .ADR1(\HDMI/clrbar/o_b [0]),
    .ADR3(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<0> ),
    .ADR4(\HDMI/clrbar/Vregion [0]),
    .O(N404)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y102" ),
    .INIT ( 64'h7788FF007788FF00 ))
  \HDMI/clrbar/Mmux__n0429101  (
    .ADR2(1'b1),
    .ADR3(\HDMI/clrbar/o_b [3]),
    .ADR0(\HDMI/clrbar/o_b [1]),
    .ADR4(\HDMI/clrbar/o_b [2]),
    .ADR1(\HDMI/clrbar/o_b [0]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Mmux__n042910 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y102" ),
    .INIT ( 32'h88000000 ))
  \HDMI/clrbar/Mmux__n04298_SW0  (
    .ADR2(1'b1),
    .ADR3(\HDMI/clrbar/o_b [3]),
    .ADR0(\HDMI/clrbar/o_b [1]),
    .ADR4(\HDMI/clrbar/o_b [2]),
    .ADR1(\HDMI/clrbar/o_b [0]),
    .O(N20)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y102" ),
    .INIT ( 64'hDCCC1000DCCC9888 ))
  \HDMI/clrbar/Mmux__n0429102  (
    .ADR1(\HDMI/clrbar/Vregion [0]),
    .ADR0(\HDMI/clrbar/Hregion [4]),
    .ADR5(\HDMI/clrbar/Hregion<0>_mmx_out2_0 ),
    .ADR4(\HDMI/clrbar/Hregion[16]_GND_21_o_equal_171_o ),
    .ADR3(\HDMI/clrbar/Mmux__n04291101 ),
    .ADR2(\HDMI/clrbar/Mmux__n042910 ),
    .O(\HDMI/clrbar/Mmux__n0429101_13870 )
  );
  X_BUF   \HDMI/clrbar/o_r<1>/HDMI/clrbar/o_r<1>_DMUX_Delay  (
    .I(N16),
    .O(N16_0)
  );
  X_BUF   \HDMI/clrbar/o_r<1>/HDMI/clrbar/o_r<1>_CMUX_Delay  (
    .I(N2),
    .O(N2_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y107" ),
    .INIT ( 64'h8000000080000000 ))
  \HDMI/clrbar/Madd_o_r[7]_GND_21_o_add_147_OUT_cy<4>11  (
    .ADR4(\HDMI/clrbar/o_r [4]),
    .ADR0(\HDMI/clrbar/o_r [3]),
    .ADR2(\HDMI/clrbar/o_r [2]),
    .ADR1(\HDMI/clrbar/o_r [1]),
    .ADR3(\HDMI/clrbar/o_r [0]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Madd_o_r[7]_GND_21_o_add_147_OUT_cy<4> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y107" ),
    .INIT ( 32'h80007FFF ))
  \HDMI/clrbar/Mmux__n0429111_SW0  (
    .ADR4(\HDMI/clrbar/o_r [4]),
    .ADR0(\HDMI/clrbar/o_r [3]),
    .ADR2(\HDMI/clrbar/o_r [2]),
    .ADR1(\HDMI/clrbar/o_r [1]),
    .ADR3(\HDMI/clrbar/o_r [0]),
    .O(N16)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y107" ),
    .INIT ( 64'h6666666666666666 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_lut<0>1  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR0(\HDMI/clrbar/o_r [5]),
    .ADR1(\HDMI/clrbar/o_r [6]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y107" ),
    .INIT ( 32'h870F870F ))
  \HDMI/clrbar/Mmux__n042915_SW0  (
    .ADR4(1'b1),
    .ADR3(\HDMI/clrbar/Madd_o_r[7]_GND_21_o_add_147_OUT_cy<4> ),
    .ADR2(\HDMI/clrbar/o_r [7]),
    .ADR0(\HDMI/clrbar/o_r [5]),
    .ADR1(\HDMI/clrbar/o_r [6]),
    .O(N2)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y107" ),
    .INIT ( 64'hFF00FFC3FF00FFC3 ))
  \HDMI/clrbar/Mmux__n0429117_SW0  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR4(\HDMI/clrbar/o_r[7]_PWR_21_o_equal_147_o ),
    .ADR1(\HDMI/clrbar/o_r [1]),
    .ADR2(\HDMI/clrbar/o_r [0]),
    .ADR3(\HDMI/clrbar/Hregion [4]),
    .O(N34)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y107" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_r_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_r_1/CLK ),
    .I(\HDMI/clrbar/_n0459 [7]),
    .O(\HDMI/clrbar/o_r [1]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y107" ),
    .INIT ( 64'hEAEAEAEAAAAAEEAA ))
  \HDMI/clrbar/Mmux__n0429117  (
    .ADR1(\HDMI/clrbar/Vregion [1]),
    .ADR2(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<1> ),
    .ADR5(\HDMI/clrbar/Vregion [0]),
    .ADR3(\HDMI/clrbar/Mmux__n04291101 ),
    .ADR4(N34),
    .ADR0(\HDMI/clrbar/Mmux__n04291152 ),
    .O(\HDMI/clrbar/_n0459 [7])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y117" ),
    .INIT ( 64'h8A8A8AA88A8A8AA8 ))
  \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13  (
    .ADR5(1'b1),
    .ADR0(\HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>11_14535 ),
    .ADR2(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9 ),
    .ADR3(\HDMI/enc0/encr/q_m [2]),
    .ADR4(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR1(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>12_13688 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y117" ),
    .INIT ( 64'h00FF33FF33FFFFFF ))
  \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>12  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/enc0/encr/q_m [7]),
    .ADR4(\HDMI/enc0/encr/q_m [6]),
    .ADR5(\HDMI/enc0/encr/q_m [5]),
    .ADR3(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8 ),
    .O(\HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>11_14535 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y117" ),
    .INIT ( 64'hF5F55050FAFAA0A0 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd91  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8_lut [0]),
    .ADR4(\HDMI/enc0/encr/q_m [3]),
    .ADR5(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR0(\HDMI/enc0/encr/q_m [7]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9 )
  );
  X_BUF   \HDMI/enc0/encr/n1q_m<3>/HDMI/enc0/encr/n1q_m<3>_BMUX_Delay  (
    .I(\HDMI/enc0/encr/n1q_m [2]),
    .O(\HDMI/enc0/encr/n1q_m<2>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y118" ),
    .INIT ( 64'h0000000600000009 ))
  \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>161  (
    .ADR3(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9 ),
    .ADR2(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .ADR4(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR0(\HDMI/enc0/encr/din_q [1]),
    .ADR5(\HDMI/enc0/encr/din_q [2]),
    .ADR1(\HDMI/enc0/encr/din_q [0]),
    .O(\HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>16 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y118" ),
    .INIT ( 64'h9966669966999966 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>121  (
    .ADR2(1'b1),
    .ADR0(\HDMI/enc0/encr/q_m [5]),
    .ADR4(\HDMI/enc0/encr/q_m [6]),
    .ADR1(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8_lut [0]),
    .ADR5(\HDMI/enc0/encr/q_m [3]),
    .ADR3(\HDMI/enc0/encr/q_m [7]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 )
  );
  X_FF #(
    .LOC ( "SLICE_X32Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/n1q_m_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/n1q_m_3/CLK ),
    .I(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\HDMI/enc0/encr/n1q_m [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y118" ),
    .INIT ( 64'hC0808000C0808000 ))
  \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>1411  (
    .ADR1(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8 ),
    .ADR2(\HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13_14536 ),
    .ADR4(\HDMI/enc0/encr/q_m [5]),
    .ADR0(\HDMI/enc0/encr/q_m [6]),
    .ADR3(\HDMI/enc0/encr/q_m [7]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_cy<0>2 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y118" ),
    .INIT ( 32'h3C7878F0 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>31  (
    .ADR1(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8 ),
    .ADR2(\HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13_14536 ),
    .ADR4(\HDMI/enc0/encr/q_m [5]),
    .ADR0(\HDMI/enc0/encr/q_m [6]),
    .ADR3(\HDMI/enc0/encr/q_m [7]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_29 )
  );
  X_FF #(
    .LOC ( "SLICE_X32Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/n1q_m_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/n1q_m_2/CLK ),
    .I(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_29 ),
    .O(\HDMI/enc0/encr/n1q_m [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y118" ),
    .INIT ( 64'h88222288F0F0F0F0 ))
  \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>131  (
    .ADR5(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .ADR0(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR3(\HDMI/enc0/encr/din_q [0]),
    .ADR1(\HDMI/enc0/encr/din_q [1]),
    .ADR4(\HDMI/enc0/encr/din_q [2]),
    .ADR2(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9 ),
    .O(\HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13_14536 )
  );
  X_BUF   \HDMI/enc0/encr/n0q_m<2>/HDMI/enc0/encr/n0q_m<2>_DMUX_Delay  (
    .I(N395_pack_7),
    .O(N395)
  );
  X_BUF   \HDMI/enc0/encr/n0q_m<2>/HDMI/enc0/encr/n0q_m<2>_AMUX_Delay  (
    .I(\HDMI/enc0/encr/n1q_m [1]),
    .O(\HDMI/enc0/encr/n1q_m<1>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y119" ),
    .INIT ( 64'hA0808000A0808000 ))
  \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>11  (
    .ADR0(\HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>16 ),
    .ADR2(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8 ),
    .ADR3(\HDMI/enc0/encr/q_m [5]),
    .ADR4(\HDMI/enc0/encr/q_m [6]),
    .ADR1(\HDMI/enc0/encr/q_m [7]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>1 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y119" ),
    .INIT ( 32'h0A2A2AAA ))
  \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<3>1_SW1  (
    .ADR0(\HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>16 ),
    .ADR2(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8 ),
    .ADR3(\HDMI/enc0/encr/q_m [5]),
    .ADR4(\HDMI/enc0/encr/q_m [6]),
    .ADR1(\HDMI/enc0/encr/q_m [7]),
    .O(N395_pack_7)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y119" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/n0q_m_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/n0q_m_2/CLK ),
    .I(\HDMI/enc0/encr/PWR_23_o_BUS_0017_sub_29_OUT [2]),
    .O(\HDMI/enc0/encr/n0q_m [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y119" ),
    .INIT ( 64'hFFFFFFFFAEEAAEEA ))
  \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>14  (
    .ADR4(1'b1),
    .ADR1(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .ADR2(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR3(\HDMI/enc0/encr/q_m [2]),
    .ADR0(\HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>12_13688 ),
    .ADR5(\HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>1 ),
    .O(\HDMI/enc0/encr/PWR_23_o_BUS_0017_sub_29_OUT [2])
  );
  X_FF #(
    .LOC ( "SLICE_X32Y119" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/n0q_m_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/n0q_m_3/CLK ),
    .I(\HDMI/enc0/encr/PWR_23_o_BUS_0017_sub_29_OUT [3]),
    .O(\HDMI/enc0/encr/n0q_m [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y119" ),
    .INIT ( 64'hBEEBAAAAEBBEAAAA ))
  \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<3>1  (
    .ADR4(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .ADR5(\HDMI/enc0/encr/din_q [1]),
    .ADR3(\HDMI/enc0/encr/din_q [2]),
    .ADR2(\HDMI/enc0/encr/din_q [0]),
    .ADR1(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR0(N395),
    .O(\HDMI/enc0/encr/PWR_23_o_BUS_0017_sub_29_OUT [3])
  );
  X_FF #(
    .LOC ( "SLICE_X32Y119" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/n0q_m_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/n0q_m_1/CLK ),
    .I(\HDMI/enc0/encr/PWR_23_o_BUS_0017_sub_29_OUT [1]),
    .O(\HDMI/enc0/encr/n0q_m [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y119" ),
    .INIT ( 64'h12ED21DE12ED21DE ))
  \HDMI/enc0/encr/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<1>11  (
    .ADR3(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .ADR0(\HDMI/enc0/encr/din_q [2]),
    .ADR2(\HDMI/enc0/encr/din_q [0]),
    .ADR4(\HDMI/enc0/encr/din_q [1]),
    .ADR1(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/PWR_23_o_BUS_0017_sub_29_OUT [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y119" ),
    .INIT ( 32'h7B84B748 ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>21  (
    .ADR3(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .ADR0(\HDMI/enc0/encr/din_q [2]),
    .ADR2(\HDMI/enc0/encr/din_q [0]),
    .ADR4(\HDMI/enc0/encr/din_q [1]),
    .ADR1(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_19 )
  );
  X_FF #(
    .LOC ( "SLICE_X32Y119" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/n1q_m_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/n1q_m_1/CLK ),
    .I(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd_19 ),
    .O(\HDMI/enc0/encr/n1q_m [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y121" ),
    .INIT ( 64'h6C3693C93C33C3CC ))
  \HDMI/enc0/encr/Msub_n0236_xor<3>11  (
    .ADR1(\HDMI/enc0/encr/n0q_m [3]),
    .ADR4(\HDMI/enc0/encr/n1q_m [3]),
    .ADR3(\HDMI/enc0/encr/n0q_m [2]),
    .ADR2(\HDMI/enc0/encr/n1q_m<2>_0 ),
    .ADR0(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .ADR5(\HDMI/enc0/encr/n0q_m [1]),
    .O(\HDMI/enc0/encr/n0236 [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 64'hFFF00F00FFF00F00 ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT84  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR2(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR3(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT8 ),
    .ADR4(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT82_14539 ),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT83_12928 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 64'h6999669669696666 ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT83  (
    .ADR1(\HDMI/enc0/encr/cnt [3]),
    .ADR0(\HDMI/enc0/encr/n0236 [3]),
    .ADR2(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_43_OUT_lut<2> ),
    .ADR5(\HDMI/enc0/encr/cnt [1]),
    .ADR3(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .ADR4(\HDMI/enc0/encr/cnt [2]),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT82_14539 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 64'hFF0000FF00FFFF00 ))
  \HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1>11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/enc0/encr/cnt [1]),
    .ADR5(\HDMI/enc0/encr/n0q_m [1]),
    .ADR3(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .O(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 64'h055F011F0FFF077F ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT10421  (
    .ADR3(\HDMI/enc0/encr/cnt [3]),
    .ADR2(\HDMI/enc0/encr/n0236 [3]),
    .ADR5(\HDMI/enc0/encr/n0236 [2]),
    .ADR0(\HDMI/enc0/encr/cnt [2]),
    .ADR4(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .ADR1(\HDMI/enc0/encr/cnt [1]),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042 )
  );
  X_BUF   \HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2/HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2_BMUX_Delay  (
    .I(N373_pack_8),
    .O(N373)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 64'h7D3C7D693C146941 ))
  \HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>31  (
    .ADR0(\HDMI/enc0/encr/Msub_n0233_lut [1]),
    .ADR3(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR2(\HDMI/enc0/encr/Msub_n0233_lut [2]),
    .ADR1(\HDMI/enc0/encr/cnt [2]),
    .ADR5(\HDMI/enc0/encr/cnt [1]),
    .ADR4(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .O(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 64'hCF30ED1230CF12ED ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT81_SW1  (
    .ADR2(\HDMI/enc0/encr/Msub_n0233_lut [2]),
    .ADR0(\HDMI/enc0/encr/n0q_m [1]),
    .ADR3(\HDMI/enc0/encr/n0q_m [3]),
    .ADR4(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .ADR5(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2 ),
    .ADR1(\HDMI/enc0/encr/cnt [2]),
    .O(N401)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 64'hCC33CC33CC33CC33 ))
  \HDMI/enc0/encr/Msub_n0233_lut<1>11  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/enc0/encr/n0q_m [1]),
    .ADR3(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/Msub_n0233_lut [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 32'h00CC3300 ))
  \HDMI/enc0/encr/decision3_SW4  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/enc0/encr/cnt [4]),
    .ADR1(\HDMI/enc0/encr/n0q_m [1]),
    .ADR3(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .O(N373_pack_8)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 64'hC4B340FBFD20DC32 ))
  \HDMI/enc0/encr/decision3  (
    .ADR1(\HDMI/enc0/encr/n0q_m [3]),
    .ADR5(\HDMI/enc0/encr/n1q_m [3]),
    .ADR0(\HDMI/enc0/encr/n1q_m<2>_0 ),
    .ADR4(\HDMI/enc0/encr/n0q_m [2]),
    .ADR2(N373),
    .ADR3(\HDMI/enc0/encr/cnt [4]),
    .O(\HDMI/enc0/encr/decision3_12906 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y124" ),
    .INIT ( 64'h8E0AAF0AAF8EAFAF ))
  \HDMI/enc0/encr/Msub_n0233_cy<3>11  (
    .ADR2(\HDMI/enc0/encr/n1q_m [3]),
    .ADR5(\HDMI/enc0/encr/n1q_m<2>_0 ),
    .ADR3(\HDMI/enc0/encr/n0q_m [2]),
    .ADR4(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .ADR1(\HDMI/enc0/encr/n0q_m [1]),
    .ADR0(\HDMI/enc0/encr/n0q_m [3]),
    .O(\HDMI/enc0/encr/Msub_n0233_cy [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y70" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>_SW0  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12_12552 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10_12553 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_12555 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14_12554 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .O(N110)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>9 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>9_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y71" ),
    .INIT ( 64'h0000000000000005 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4_SW0  (
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3_13142 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2_13146 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1_13140 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>6_12557 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE [1])
,
    .O(N231)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y71" ),
    .INIT ( 64'hFFFFFEFFFFFFFEFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14_12554 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_12779 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032_0 [1])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>7 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>1_13079 )
,
    .ADR5(N231),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032 )

  );
  X_SFF #(
    .LOC ( "SLICE_X33Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y71" ),
    .INIT ( 64'hFFFFCCCCFFFFCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In11  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_13067 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y71" ),
    .INIT ( 32'hFFFFFFFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>4  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8_12946 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7_12580 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR1(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>9 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y72" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>_SW0_SW0  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11_12827 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21_12583 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34_12559 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36_12828 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53_12829 )
,
    .O(N238)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y72" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11_12827 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y72" ),
    .INIT ( 64'hFFFFFFFFFFFFFFAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10_12553 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_12779 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3_13142 )

  );
  X_SFF #(
    .LOC ( "SLICE_X33Y73" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12_12552 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y73" ),
    .INIT ( 64'hFFFFFFFFF0F0F0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12_12552 )
,
    .ADR4(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13_13139 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12-In1 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y73" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23_12581 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13_13139 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14_12554 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44_12774 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE [1])

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22-In1_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X33Y74" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21-In1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21_12583 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_0_0 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y74" ),
    .INIT ( 64'hFFFFFF00FFFFFF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21_12583 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21-In1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y74" ),
    .INIT ( 32'hFFF0FFF0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23_12581 )
,
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22_12772 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22-In1 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_9952 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_pack_3 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_12555 )

  );
  X_SFF #(
    .LOC ( "SLICE_X33Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_12779 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y75" ),
    .INIT ( 64'hF0F80088F0F80088 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17-In21  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_12779 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset_13321 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17-In )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y75" ),
    .INIT ( 32'h88008800 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In1  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done_13381 )
,
    .ADR2(1'b1),
    .ADR4(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In )

  );
  X_SFF #(
    .LOC ( "SLICE_X33Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_9952 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y75" ),
    .INIT ( 64'h8888000088880000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv11  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_12555 )
,
    .ADR4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/hard_done_cal ),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y75" ),
    .INIT ( 32'hFF44FFCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16-In1  (
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_12555 )
,
    .ADR4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/hard_done_cal ),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16-In )

  );
  X_SFF #(
    .LOC ( "SLICE_X33Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_pack_3 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y75" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15_13488 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y75" ),
    .INIT ( 64'hFF01FF00FF01FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15-In1  (
    .ADR5(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15_13488 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15-In )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y76" ),
    .INIT ( 64'hFFFFFFFFFFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o1_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24_12584 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE/STATE[5]_PWR_48_o_equal_26_o )
,
    .O(N122)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y76" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o1  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7_12580 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23_12581 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21_12583 )
,
    .ADR5(N122),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_48_o_Mux_242_o1_12578 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y76" ),
    .INIT ( 64'hFFFFFFFEFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv_SW1  (
    .ADR5(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58_12782 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16_12555 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE/STATE[5]_PWR_48_o_equal_26_o )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45_13081 )
,
    .O(N325)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14_12554 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y92" ),
    .INIT ( 64'h0000000100001111 ))
  \HDMI/clrbar/i_hcnt[11]_hbar6bgn[11]_LessThan_101_o11  (
    .ADR0(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [1]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR5(\HDMI/timing_inst/hpos_cnt [2]),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar6bgn[11]_LessThan_101_o1 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y92" ),
    .INIT ( 64'h005500FF001500FF ))
  \HDMI/clrbar/i_hcnt[11]_hbar6bgn[11]_LessThan_101_o12  (
    .ADR3(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR5(\HDMI/clrbar/i_hcnt[11]_hbar6bgn[11]_LessThan_101_o1 ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [9]),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar6bgn[11]_LessThan_101_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y93" ),
    .INIT ( 64'h0FFFFFFF7FFFFFFF ))
  \HDMI/clrbar/i_hcnt[11]_hbar16bgn[11]_LessThan_75_o1  (
    .ADR5(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [1]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [0]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [5]),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar16bgn[11]_LessThan_75_o1_13533 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y93" ),
    .INIT ( 64'h00FF000000FF000B ))
  \HDMI/clrbar/hbar15bgn[11]_i_hcnt[11]_AND_29_o1  (
    .ADR3(\HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o ),
    .ADR5(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR0(\HDMI/clrbar/i_hcnt[11]_hbar16bgn[11]_LessThan_75_o1_13533 ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR4(\HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12 ),
    .O(\HDMI/clrbar/hbar15bgn[11]_i_hcnt[11]_AND_29_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y93" ),
    .INIT ( 64'hFFFFF4F0FFFFF4F4 ))
  \HDMI/clrbar/Mmux__n02994111  (
    .ADR1(\HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o ),
    .ADR0(\HDMI/clrbar/i_hcnt[11]_hbar15bgn[11]_LessThan_73_o12 ),
    .ADR3(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR5(\HDMI/clrbar/i_hcnt[11]_hbar3bgn[11]_LessThan_95_o11 ),
    .ADR2(\HDMI/clrbar/hbar13bgn[11]_i_hcnt[11]_AND_27_o_0 ),
    .ADR4(\HDMI/clrbar/hbar15bgn[11]_i_hcnt[11]_AND_29_o ),
    .O(\HDMI/clrbar/Mmux__n0299411 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y100" ),
    .INIT ( 64'h00000E0E00000E4E ))
  \HDMI/clrbar/Mmux__n0429103  (
    .ADR4(\HDMI/clrbar/Hregion [4]),
    .ADR1(\HDMI/clrbar/Vregion [0]),
    .ADR2(\HDMI/clrbar/Hregion [3]),
    .ADR0(\HDMI/clrbar/Hregion [0]),
    .ADR3(\HDMI/clrbar/Hregion [1]),
    .ADR5(\HDMI/clrbar/Hregion [2]),
    .O(\HDMI/clrbar/Mmux__n0429102_13083 )
  );
  X_BUF   \HDMI/clrbar/o_b<3>/HDMI/clrbar/o_b<3>_CMUX_Delay  (
    .I(N14_pack_8),
    .O(N14)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y101" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_b_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_b_3/CLK ),
    .I(\HDMI/clrbar/_n0429 [5]),
    .O(\HDMI/clrbar/o_b [3]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y101" ),
    .INIT ( 64'hFFFFCCCCFF33CC00 ))
  \HDMI/clrbar/Mmux__n0429104  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/clrbar/Vregion [1]),
    .ADR5(\HDMI/clrbar/Mmux__n042931_13032 ),
    .ADR3(\HDMI/clrbar/Mmux__n0429101_13870 ),
    .ADR4(\HDMI/clrbar/Mmux__n0429102_13083 ),
    .O(\HDMI/clrbar/_n0429 [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y101" ),
    .INIT ( 64'hAA28AA88AA28AA88 ))
  \HDMI/clrbar/Mmux__n042911_SW0  (
    .ADR0(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR3(\HDMI/clrbar/o_b[7]_PWR_21_o_equal_153_o ),
    .ADR1(\HDMI/clrbar/o_b [2]),
    .ADR2(\HDMI/clrbar/o_b [1]),
    .ADR4(\HDMI/clrbar/o_b [0]),
    .ADR5(1'b1),
    .O(N12)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y101" ),
    .INIT ( 32'hAA0AAAA0 ))
  \HDMI/clrbar/Mmux__n042912_SW0  (
    .ADR0(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR3(\HDMI/clrbar/o_b[7]_PWR_21_o_equal_153_o ),
    .ADR1(1'b1),
    .ADR2(\HDMI/clrbar/o_b [1]),
    .ADR4(\HDMI/clrbar/o_b [0]),
    .O(N14_pack_8)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y101" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_b_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_b_2/CLK ),
    .I(\HDMI/clrbar/_n0429 [6]),
    .O(\HDMI/clrbar/o_b [2]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y101" ),
    .INIT ( 64'hAA88FFDDAF05AF05 ))
  \HDMI/clrbar/Mmux__n042911  (
    .ADR0(\HDMI/clrbar/Vregion [1]),
    .ADR3(N12),
    .ADR1(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<2> ),
    .ADR5(\HDMI/clrbar/Vregion [0]),
    .ADR2(\HDMI/clrbar/_n0318_mmx_out4 ),
    .ADR4(\HDMI/clrbar/_n0318_mmx_out5_0 ),
    .O(\HDMI/clrbar/_n0429 [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y101" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_b_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_b_1/CLK ),
    .I(\HDMI/clrbar/_n0429 [7]),
    .O(\HDMI/clrbar/o_b [1]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y101" ),
    .INIT ( 64'hFF55F033F055F033 ))
  \HDMI/clrbar/Mmux__n042912  (
    .ADR3(\HDMI/clrbar/Vregion [1]),
    .ADR2(N14),
    .ADR5(\HDMI/clrbar/Hregion[16]_GND_21_o_select_180_OUT<1> ),
    .ADR4(\HDMI/clrbar/Vregion [0]),
    .ADR1(\HDMI/clrbar/_n0318_mmx_out4 ),
    .ADR0(\HDMI/clrbar/_n0318_mmx_out5_0 ),
    .O(\HDMI/clrbar/_n0429 [7])
  );
  X_FF #(
    .LOC ( "SLICE_X33Y117" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/q_m_reg_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_7/CLK ),
    .I(\HDMI/enc0/encr/q_m [7]),
    .O(\HDMI/enc0/encr/q_m_reg [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y117" ),
    .INIT ( 64'hA0A05050F5A0FA50 ))
  \HDMI/enc0/encr/Mmux_q_m<7>11  (
    .ADR1(1'b1),
    .ADR2(\HDMI/enc0/encr/Mmux_q_m<3>11 ),
    .ADR0(\HDMI/enc0/encr/din_q [7]),
    .ADR4(\HDMI/enc0/encr/q_m [6]),
    .ADR3(\HDMI/enc0/encr/Mmux_q_m<3>12 ),
    .ADR5(\HDMI/enc0/encr/n1d [3]),
    .O(\HDMI/enc0/encr/q_m [7])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y117" ),
    .INIT ( 64'h00FF00FF00FFF0FF ))
  \HDMI/enc0/encr/Mmux_q_m<3>121  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\HDMI/enc0/encr/din_q [0]),
    .ADR5(\HDMI/enc0/encr/n1d [1]),
    .ADR4(\HDMI/enc0/encr/n1d [0]),
    .ADR3(\HDMI/enc0/encr/n1d [2]),
    .O(\HDMI/enc0/encr/Mmux_q_m<3>12 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y117" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/q_m_reg_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_5/CLK ),
    .I(\HDMI/enc0/encr/q_m [5]),
    .O(\HDMI/enc0/encr/q_m_reg [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y117" ),
    .INIT ( 64'h88BB888822EE2222 ))
  \HDMI/enc0/encr/Mmux_q_m<5>11  (
    .ADR2(1'b1),
    .ADR0(\HDMI/enc0/encr/Mmux_q_m<3>11 ),
    .ADR1(\HDMI/enc0/encr/din_q [5]),
    .ADR5(\HDMI/enc0/encr/q_m [4]),
    .ADR4(\HDMI/enc0/encr/Mmux_q_m<3>12 ),
    .ADR3(\HDMI/enc0/encr/n1d [3]),
    .O(\HDMI/enc0/encr/q_m [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y117" ),
    .INIT ( 64'h95569556A995566A ))
  \HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>11  (
    .ADR0(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8 ),
    .ADR3(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd8_lut [0]),
    .ADR1(\HDMI/enc0/encr/q_m [3]),
    .ADR5(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR2(\HDMI/enc0/encr/q_m [7]),
    .ADR4(\HDMI/enc0/encr/q_m [5]),
    .O(\HDMI/enc0/encr/ADDERTREE_INTERNAL_Madd9_lut<0>1 )
  );
  X_BUF   \HDMI/enc0/encr/dout<8>/HDMI/enc0/encr/dout<8>_DMUX_Delay  (
    .I(\HDMI/enc0/encr/dout [6]),
    .O(\HDMI/enc0/encr/dout<6>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/dout_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/dout_8/CLK ),
    .I(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [8]),
    .O(\HDMI/enc0/encr/dout [8]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y118" ),
    .INIT ( 64'hF0FFF0FFF0FFF0FF ))
  \HDMI/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT91  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR2(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y118" ),
    .INIT ( 32'hC3FF66FF ))
  \HDMI/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT71  (
    .ADR1(\HDMI/enc0/encr/q_m_reg [6]),
    .ADR4(\HDMI/enc0/encr/decision2_12903 ),
    .ADR0(\HDMI/enc0/encr/decision3_12906 ),
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR2(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .O(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [6])
  );
  X_FF #(
    .LOC ( "SLICE_X33Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/dout_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/dout_6/CLK ),
    .I(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [6]),
    .O(\HDMI/enc0/encr/dout [6]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/dout_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/dout_7/CLK ),
    .I(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [7]),
    .O(\HDMI/enc0/encr/dout [7]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y118" ),
    .INIT ( 64'hC3C3000066660000 ))
  \HDMI/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT81  (
    .ADR3(1'b1),
    .ADR4(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR5(\HDMI/enc0/encr/decision2_12903 ),
    .ADR2(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR1(\HDMI/enc0/encr/q_m_reg [7]),
    .ADR0(\HDMI/enc0/encr/decision3_12906 ),
    .O(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [7])
  );
  X_FF #(
    .LOC ( "SLICE_X33Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/dout_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/dout_5/CLK ),
    .I(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [5]),
    .O(\HDMI/enc0/encr/dout [5]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y118" ),
    .INIT ( 64'hAA33000055CC0000 ))
  \HDMI/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT61  (
    .ADR2(1'b1),
    .ADR4(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR3(\HDMI/enc0/encr/decision2_12903 ),
    .ADR0(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR5(\HDMI/enc0/encr/q_m_reg [5]),
    .ADR1(\HDMI/enc0/encr/decision3_12906 ),
    .O(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [5])
  );
  X_FF #(
    .LOC ( "SLICE_X33Y118" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/dout_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/dout_4/CLK ),
    .I(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [4]),
    .O(\HDMI/enc0/encr/dout [4]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y118" ),
    .INIT ( 64'hDDFF22FF11FFEEFF ))
  \HDMI/enc0/encr/Mmux_c1_reg_decision3_mux_54_OUT51  (
    .ADR2(1'b1),
    .ADR4(\HDMI/enc0/encr/q_m_reg [4]),
    .ADR1(\HDMI/enc0/encr/decision2_12903 ),
    .ADR5(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR0(\HDMI/enc0/encr/decision3_12906 ),
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .O(\HDMI/enc0/encr/c1_reg_decision3_mux_54_OUT [4])
  );
  X_BUF   \HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_43_OUT_lut<2>/HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_43_OUT_lut<2>_AMUX_Delay  (
    .I(N385),
    .O(N385_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y122" ),
    .INIT ( 64'h9669969696699696 ))
  \HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_43_OUT_lut<2>1  (
    .ADR1(\HDMI/enc0/encr/cnt [2]),
    .ADR3(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .ADR0(\HDMI/enc0/encr/n0q_m [2]),
    .ADR2(\HDMI/enc0/encr/n1q_m<2>_0 ),
    .ADR4(\HDMI/enc0/encr/n0q_m [1]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encr/Madd_cnt[4]_GND_23_o_sub_43_OUT_lut<2> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y122" ),
    .INIT ( 32'h21122121 ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT1011_SW0  (
    .ADR1(\HDMI/enc0/encr/cnt [2]),
    .ADR3(\HDMI/enc0/encr/n1q_m<1>_0 ),
    .ADR0(\HDMI/enc0/encr/n0q_m [2]),
    .ADR2(\HDMI/enc0/encr/n1q_m<2>_0 ),
    .ADR4(\HDMI/enc0/encr/n0q_m [1]),
    .O(N385)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y123" ),
    .INIT ( 64'h99C366C3993C663C ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT101  (
    .ADR3(\HDMI/enc0/encr/q_m_reg<8>_0 ),
    .ADR1(\HDMI/enc0/encr/cnt [4]),
    .ADR0(\HDMI/enc0/encr/Msub_n0236_cy [3]),
    .ADR4(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042 ),
    .ADR2(\HDMI/enc0/encr/Msub_n0233_cy [3]),
    .ADR5(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT1041 ),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT10 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y123" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/cnt_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/cnt_4/CLK ),
    .I(\HDMI/enc0/encr/GND_23_o_cnt[4]_mux_55_OUT<4> ),
    .O(\HDMI/enc0/encr/cnt [4]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y123" ),
    .INIT ( 64'hF5A00000A0F50000 ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT102  (
    .ADR1(1'b1),
    .ADR4(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR0(\HDMI/enc0/encr/decision2_12903 ),
    .ADR3(\HDMI/enc0/encr/cnt [4]),
    .ADR5(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_0 ),
    .ADR2(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT10 ),
    .O(\HDMI/enc0/encr/GND_23_o_cnt[4]_mux_55_OUT<4> )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y123" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encr/cnt_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encr/cnt_3/CLK ),
    .I(\HDMI/enc0/encr/GND_23_o_cnt[4]_mux_55_OUT<3> ),
    .O(\HDMI/enc0/encr/cnt [3]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y123" ),
    .INIT ( 64'hCF00C000C000CF00 ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT85  (
    .ADR0(1'b1),
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR2(\HDMI/enc0/encr/decision2_12903 ),
    .ADR4(\HDMI/enc0/encr/cnt [3]),
    .ADR5(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT81_14546 ),
    .ADR1(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT83_12928 ),
    .O(\HDMI/enc0/encr/GND_23_o_cnt[4]_mux_55_OUT<3> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y123" ),
    .INIT ( 64'h553C55C3AA3CAAC3 ))
  \HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT81  (
    .ADR3(\HDMI/enc0/encr/decision3_12906 ),
    .ADR0(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT811 ),
    .ADR5(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 ),
    .ADR1(\HDMI/enc0/encr/Msub_n0236_xor<3>11_12926 ),
    .ADR4(\HDMI/enc0/encr/n1q_m [3]),
    .ADR2(N401),
    .O(\HDMI/enc0/encr/Mmux_GND_23_o_cnt[4]_mux_55_OUT81_14546 )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2_12531 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1_12528 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS_BMUX_Delay  (
    .I(N191),
    .O(N191_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y77" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_nextstate[2]_nextstate[2]_OR_139_o_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [1])
,
    .ADR5(1'b1),
    .O(N189)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X34Y77" ),
    .INIT ( 32'hFF0FFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7-In_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase_13711 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [1])
,
    .O(N191)
  );
  X_FF #(
    .LOC ( "SLICE_X34Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/nextstate[2]_nextstate[2]_OR_139_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS_13710 )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y77" ),
    .INIT ( 64'hFFDDFFFFFFDCFFFC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_nextstate[2]_nextstate[2]_OR_139_o  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6_12534 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [0])
,
    .ADR4(N189),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1_12528 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2_12531 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/nextstate[2]_nextstate[2]_OR_139_o )

  );
  X_SFF #(
    .LOC ( "SLICE_X34Y78" ),
    .INIT ( 1'b1 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .SSET
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y78" ),
    .INIT ( 64'hF0FFF0F0F0FFF0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8-In1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID_13848 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_13270 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8-In )

  );
  X_SFF #(
    .LOC ( "SLICE_X34Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7-In_10191 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y78" ),
    .INIT ( 64'hFFFF008000800080 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7-In  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6_12534 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg_12526 )
,
    .ADR3(N191_0),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID_13848 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7-In_10191 )

  );
  X_SFF #(
    .LOC ( "SLICE_X34Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6_12534 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \HDMI/clrbar/hbar12bgn[11]_i_hcnt[11]_AND_26_o/HDMI/clrbar/hbar12bgn[11]_i_hcnt[11]_AND_26_o_CMUX_Delay  (
    .I(\HDMI/clrbar/hbar13bgn[11]_i_hcnt[11]_AND_27_o ),
    .O(\HDMI/clrbar/hbar13bgn[11]_i_hcnt[11]_AND_27_o_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X34Y93" ))
  \HDMI/clrbar/hbar13bgn[11]_i_hcnt[11]_AND_27_o2  (
    .IA(N405),
    .IB(N406),
    .O(\HDMI/clrbar/hbar13bgn[11]_i_hcnt[11]_AND_27_o ),
    .SEL(\HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o2 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y93" ),
    .INIT ( 64'h0000000040400020 ))
  \HDMI/clrbar/hbar13bgn[11]_i_hcnt[11]_AND_27_o2_F  (
    .ADR2(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR5(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [5]),
    .O(N405)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y93" ),
    .INIT ( 64'h0000000000000008 ))
  \HDMI/clrbar/hbar13bgn[11]_i_hcnt[11]_AND_27_o2_G  (
    .ADR5(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [8]),
    .O(N406)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y93" ),
    .INIT ( 64'h0000404000000040 ))
  \HDMI/clrbar/hbar12bgn[11]_i_hcnt[11]_AND_26_o1  (
    .ADR4(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR2(\HDMI/timing_inst/hpos_cnt [7]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [6]),
    .ADR5(\HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o2 ),
    .O(\HDMI/clrbar/hbar12bgn[11]_i_hcnt[11]_AND_26_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y93" ),
    .INIT ( 64'h33333377FFFFFFFF ))
  \HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o21  (
    .ADR2(1'b1),
    .ADR5(\HDMI/timing_inst/hpos_cnt [4]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [5]),
    .ADR0(\HDMI/timing_inst/hpos_cnt [2]),
    .ADR3(\HDMI/timing_inst/hpos_cnt [3]),
    .ADR4(\HDMI/timing_inst/hpos_cnt [1]),
    .O(\HDMI/clrbar/i_hcnt[11]_hbar4bgn[11]_LessThan_97_o2 )
  );
  X_BUF   \HDMI/clrbar/Mmux__n0429422/HDMI/clrbar/Mmux__n0429422_DMUX_Delay  (
    .I(\HDMI/clrbar/Mmux__n04291211 ),
    .O(\HDMI/clrbar/Mmux__n04291211_0 )
  );
  X_BUF   \HDMI/clrbar/Mmux__n0429422/HDMI/clrbar/Mmux__n0429422_BMUX_Delay  (
    .I(N48_pack_7),
    .O(N48)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y101" ),
    .INIT ( 64'hFFFFA0A0FFFFA0A0 ))
  \HDMI/clrbar/Mmux__n04294221  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(\HDMI/clrbar/Hregion[16]_GND_21_o_equal_171_o ),
    .ADR0(\HDMI/clrbar/Vregion [0]),
    .ADR4(\HDMI/clrbar/Mmux__n042931_13032 ),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Mmux__n0429422 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X34Y101" ),
    .INIT ( 32'h00220022 ))
  \HDMI/clrbar/Mmux__n042912111  (
    .ADR3(\HDMI/clrbar/Hregion [4]),
    .ADR1(\HDMI/clrbar/Hregion [3]),
    .ADR2(1'b1),
    .ADR0(\HDMI/clrbar/Vregion [0]),
    .ADR4(1'b1),
    .O(\HDMI/clrbar/Mmux__n04291211 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y101" ),
    .INIT ( 64'h000000880000008B ))
  \HDMI/clrbar/Mmux__n042931  (
    .ADR3(\HDMI/clrbar/Hregion [4]),
    .ADR4(\HDMI/clrbar/Vregion [0]),
    .ADR0(\HDMI/clrbar/o_b[7]_PWR_21_o_equal_153_o ),
    .ADR1(\HDMI/clrbar/Mmux__n04291101 ),
    .ADR5(\HDMI/clrbar/Hregion [3]),
    .ADR2(N26),
    .O(\HDMI/clrbar/Mmux__n042931_13032 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y101" ),
    .INIT ( 64'h8000000080000000 ))
  \HDMI/clrbar/Madd_o_b[7]_GND_21_o_add_153_OUT_cy<4>11  (
    .ADR1(\HDMI/clrbar/o_b [4]),
    .ADR4(\HDMI/clrbar/o_b [3]),
    .ADR0(\HDMI/clrbar/o_b [2]),
    .ADR2(\HDMI/clrbar/o_b [1]),
    .ADR3(\HDMI/clrbar/o_b [0]),
    .ADR5(1'b1),
    .O(\HDMI/clrbar/Madd_o_b[7]_GND_21_o_add_153_OUT_cy<4> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X34Y101" ),
    .INIT ( 32'hCC000000 ))
  \HDMI/clrbar/o_b[7]_PWR_21_o_equal_153_o<7>_SW0  (
    .ADR1(\HDMI/clrbar/o_b [4]),
    .ADR4(\HDMI/clrbar/o_b [3]),
    .ADR2(1'b1),
    .ADR0(1'b1),
    .ADR3(\HDMI/clrbar/o_b [0]),
    .O(N48_pack_7)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y101" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/clrbar/o_b[7]_PWR_21_o_equal_153_o<7>  (
    .ADR5(\HDMI/clrbar/o_b [2]),
    .ADR4(\HDMI/clrbar/o_b [1]),
    .ADR1(\HDMI/clrbar/o_b [7]),
    .ADR0(\HDMI/clrbar/o_b [6]),
    .ADR3(\HDMI/clrbar/o_b [5]),
    .ADR2(N48),
    .O(\HDMI/clrbar/o_b[7]_PWR_21_o_equal_153_o )
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<29>/HDMI/enc0/pixel2x/dataint<29>_BMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [28]),
    .O(\HDMI/enc0/pixel2x/dataint<28>_0 )
  );
  X_BUF   \HDMI/enc0/pixel2x/dataint<29>/HDMI/enc0/pixel2x/dataint<29>_AMUX_Delay  (
    .I(\HDMI/enc0/pixel2x/dataint [26]),
    .O(\HDMI/enc0/pixel2x/dataint<26>_0 )
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X34Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X34Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X34Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X34Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/IN ),
    .O(\NLW_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP_O_UNCONNECTED ),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X34Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [29]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X34Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [28]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X34Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [27]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_RAMD32 #(
    .LOC ( "SLICE_X34Y118" ),
    .INIT ( 32'h00000000 ))
  \HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP  (
    .RADR0(1'b0),
    .RADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR1 ),
    .RADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR2 ),
    .RADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR3 ),
    .RADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR4 ),
    .CLK(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/IN ),
    .O(\HDMI/enc0/pixel2x/dataint [26]),
    .WADR0(1'b0),
    .WADR1(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR1 ),
    .WADR2(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR2 ),
    .WADR3(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR3 ),
    .WADR4(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR4 ),
    .WE(1'b1)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X35Y68" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1723_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y68" ),
    .INIT ( 64'h0A0ACCCC0A0ACCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169021  (
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [6])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169031_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [6])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y68" ),
    .INIT ( 32'hA5A5FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169032  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [5])
,
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169031_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [5])

  );
  X_SFF #(
    .LOC ( "SLICE_X35Y68" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1723_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y68" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9_12901 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51_13085 )
,
    .ADR1(N238),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1_13086 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3_AMUX_Delay  (
    .I(N264),
    .O(N264_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y70" ),
    .INIT ( 64'hFFAAFFAAFFAAFFAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>31  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y70" ),
    .INIT ( 32'hFFFFFFFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1566_inv1_SW0  (
    .ADR1(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_13067 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .O(N264)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y71" ),
    .INIT ( 64'h0000005500000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In71  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8_12946 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_13669 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3_13670 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2_13671 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In7_12673 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_72_o_inv/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_72_o_inv_AMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_10328 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y76" ),
    .INIT ( 64'hCCDDCCDDCCDDCCDD ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_72_o_inv1  (
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6_12534 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1_12528 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_72_o_inv )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y76" ),
    .INIT ( 32'h00003030 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_rstpot  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17_12779 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset_13321 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .ADR3(1'b1),
    .ADR0(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_rstpot_10331 )

  );
  X_FF #(
    .LOC ( "SLICE_X35Y76" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_rstpot_10331 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18_10328 )
,
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In_AMUX_Delay  (
    .I(N379),
    .O(N379_0)
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y77" ),
    .INIT ( 64'h4000000040000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5-In1  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg_12526 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6_12534 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [2])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5-In )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y77" ),
    .INIT ( 32'hF0000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_rstpot_SW0  (
    .ADR0(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [0])
,
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [2])
,
    .O(N379)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/nextstate[2]_PWR_50_o_equal_31_o/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/nextstate[2]_PWR_50_o_equal_31_o_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt<1>_pack_1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [1])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y78" ),
    .INIT ( 64'hFF2AFFAAFF2AFFAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1-In1  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1_12528 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2_12531 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/nextstate[2]_PWR_50_o_equal_31_o )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y78" ),
    .INIT ( 32'h3C3C3C3C ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Mcount_bit_cnt_xor<1>11  (
    .ADR0(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [1])
,
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Result [1])

  );
  X_SFF #(
    .LOC ( "SLICE_X35Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Result [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt<1>_pack_1 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_72_o_inv )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \HDMI/clrbar/o_b<6>/HDMI/clrbar/o_b<6>_DMUX_Delay  (
    .I(N6),
    .O(N6_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y101" ),
    .INIT ( 64'h5555AAAA5555AAAA ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_lut<0>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/clrbar/o_b [5]),
    .ADR0(\HDMI/clrbar/o_b [6]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y101" ),
    .INIT ( 32'h99333333 ))
  \HDMI/clrbar/Mmux__n0429140_SW0  (
    .ADR2(1'b1),
    .ADR3(\HDMI/clrbar/Madd_o_b[7]_GND_21_o_add_153_OUT_cy<4> ),
    .ADR1(\HDMI/clrbar/o_b [7]),
    .ADR4(\HDMI/clrbar/o_b [5]),
    .ADR0(\HDMI/clrbar/o_b [6]),
    .O(N6)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y101" ),
    .INIT ( 64'hB7217B12ED84DE48 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd41  (
    .ADR1(\HDMI/clrbar/o_b [7]),
    .ADR5(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_lut [0]),
    .ADR3(\HDMI/clrbar/o_b [3]),
    .ADR4(\HDMI/clrbar/o_b [0]),
    .ADR0(\HDMI/clrbar/o_b [1]),
    .ADR2(\HDMI/clrbar/o_b [4]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y101" ),
    .INIT ( 64'hF4F8F8F800000000 ))
  \HDMI/clrbar/Mmux__n042941  (
    .ADR5(\HDMI/clrbar/Vregion [1]),
    .ADR1(\HDMI/clrbar/Mmux__n0429137 ),
    .ADR0(\HDMI/clrbar/o_b [6]),
    .ADR4(\HDMI/clrbar/Madd_o_b[7]_GND_21_o_add_153_OUT_cy<4> ),
    .ADR3(\HDMI/clrbar/o_b [5]),
    .ADR2(\HDMI/clrbar/Mmux__n0429422 ),
    .O(\HDMI/clrbar/Mmux__n04294 )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y101" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/o_b_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/o_b_6/CLK ),
    .I(\HDMI/clrbar/_n0429 [2]),
    .O(\HDMI/clrbar/o_b [6]),
    .SRST(\HDMI/reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y101" ),
    .INIT ( 64'hFFFF0C00FFFFF700 ))
  \HDMI/clrbar/Mmux__n042943  (
    .ADR3(\HDMI/clrbar/Mmux__n042941_0 ),
    .ADR5(\HDMI/clrbar/Hregion [0]),
    .ADR2(\HDMI/clrbar/Hregion [3]),
    .ADR1(\HDMI/clrbar/Vregion [0]),
    .ADR0(\HDMI/clrbar/Hregion<0>_mmx_out2_0 ),
    .ADR4(\HDMI/clrbar/Mmux__n04294 ),
    .O(\HDMI/clrbar/_n0429 [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 64'hF0F0B0B0F0F020B0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_47_o_equal_233_o<2>1_SW1  (
    .ADR2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [6])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .O(N361)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 64'hFFFF0BDFF4200000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_47_o_equal_233_o<2>1  (
    .ADR3(N154),
    .ADR2(N155),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_12494 )
,
    .ADR5(N360),
    .ADR4(N361),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_47_o_equal_233_o )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y64" ),
    .INIT ( 64'hF0F020B0F0F000A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_47_o_equal_233_o<2>1_SW0  (
    .ADR2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [6])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .O(N360)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt<0>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt<0>_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt<2>_pack_3 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [2])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y78" ),
    .INIT ( 64'hF2FAFAFAF2FAFAFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6-In1  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6_12534 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7_12820 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/nextstate[2]_GND_48_o_equal_30_o )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X37Y78" ),
    .INIT ( 32'h33CCCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Mcount_bit_cnt_xor<2>11  (
    .ADR0(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [2])
,
    .ADR2(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Result [2])

  );
  X_SFF #(
    .LOC ( "SLICE_X37Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Result [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt<2>_pack_3 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_72_o_inv )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Result [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_72_o_inv )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y78" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Mcount_bit_cnt_xor<0>11_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [0])
,
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Result [0])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y63" ),
    .INIT ( 64'h050D000000040000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1021  (
    .ADR4(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [6])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2_12653 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1021_13236 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y64" ),
    .INIT ( 64'h2222B222BB22BBB2 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y64" ),
    .INIT ( 64'hA0A08888FAFAEEEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15  (
    .ADR3(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [5])
,
    .ADR2(N154),
    .ADR1(N155),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<5>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<5>_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773<7>_pack_7 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [7])

  );
  X_SFF #(
    .LOC ( "SLICE_X38Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [8])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y65" ),
    .INIT ( 64'h4446622244466222 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0773_xor<8>11  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169062 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [8])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y65" ),
    .INIT ( 32'h999AA666 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0773_xor<7>11  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169062 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773<7>_pack_7 )

  );
  X_SFF #(
    .LOC ( "SLICE_X38Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y65" ),
    .INIT ( 64'hAAAA5A5AA5A5AAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0773_xor<6>11  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169062 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [6])

  );
  X_SFF #(
    .LOC ( "SLICE_X38Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y65" ),
    .INIT ( 64'hFCCC0333373FC8C0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0773_xor<5>11  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [5])

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv_pack_3 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv )

  );
  X_SFF #(
    .LOC ( "SLICE_X38Y70" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_rstpot_10473 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y70" ),
    .INIT ( 64'hFFF1FF310E00CE00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_rstpot  (
    .ADR1(N264_0),
    .ADR0(N229),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1541 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_rstpot_10473 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y70" ),
    .INIT ( 64'hFAFAFAFAFAFAFAFA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv11_SW0  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR5(1'b1),
    .O(N229)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y70" ),
    .INIT ( 32'hFF32FF32 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1633_inv1  (
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_13067 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv_pack_3 )

  );
  X_SFF #(
    .LOC ( "SLICE_X38Y70" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7_rstpot_10491 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [7])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y70" ),
    .INIT ( 64'h0F000F00CFC0CFC0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7_rstpot  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [7])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7_rstpot_10491 )

  );
  X_BUF   \N0/N0_AMUX_Delay  (
    .I(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_10500 ),
    .O(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y93" ),
    .INIT ( 64'hFFFFFF00FFFFFC00 ))
  \HDMI/clrbar/GND_21_o_GND_21_o_mux_54_OUT<1>_inv_SW0  (
    .ADR0(1'b1),
    .ADR3(\HDMI/timing_inst/vpos_cnt [5]),
    .ADR1(\HDMI/timing_inst/vpos_cnt [3]),
    .ADR5(\HDMI/timing_inst/vpos_cnt [2]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [4]),
    .ADR4(\HDMI/timing_inst/vpos_cnt [6]),
    .O(N0)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X38Y93" ))
  \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>  (
    .CI(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<3>_14038 ),
    .CYINIT(1'b0),
    .CO({\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_CO[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_CO[1]_UNCONNECTED , 
\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_10500 }),
    .DI({\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_DI[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_DI[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_DI[1]_UNCONNECTED , 
\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi4_10510 }),
    .O({\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_O[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_O[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_O[0]_UNCONNECTED }),
    .S({\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_S[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_S[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_S[1]_UNCONNECTED , 
\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<4>_10506 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y93" ),
    .INIT ( 64'hFFFFFF88FFFFFF00 ))
  \HDMI/clrbar/Mmux_GND_21_o_GND_21_o_mux_54_OUT1_SW0  (
    .ADR2(1'b1),
    .ADR4(\HDMI/timing_inst/vpos_cnt [8]),
    .ADR3(\HDMI/timing_inst/vpos_cnt [6]),
    .ADR1(\HDMI/timing_inst/vpos_cnt [3]),
    .ADR5(\HDMI/timing_inst/vpos_cnt [2]),
    .ADR0(\HDMI/timing_inst/vpos_cnt [4]),
    .O(N46)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y93" ),
    .INIT ( 64'h8844221188442211 ))
  \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<4>  (
    .ADR2(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR3(\HDMI/tc_hesync[8] ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR1(\HDMI/tc_hesync<6>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lut<4>_10506 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y93" ),
    .INIT ( 32'h4400DDCC ))
  \HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi4  (
    .ADR2(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR3(\HDMI/tc_hesync[8] ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR1(\HDMI/tc_hesync<6>_0 ),
    .O(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_lutdi4_10510 )
  );
  X_BUF   \HDMI/enc0/encb/n1d<3>/HDMI/enc0/encb/n1d<3>_DMUX_Delay  (
    .I(\HDMI/enc0/encb/q_m_reg [8]),
    .O(\HDMI/enc0/encb/q_m_reg<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y103" ),
    .INIT ( 64'hFFEFCCCCFFEFCCCC ))
  \HDMI/enc0/encb/Mmux_q_m<3>111  (
    .ADR4(\HDMI/enc0/encb/n1d [2]),
    .ADR0(\HDMI/enc0/encb/n1d [0]),
    .ADR3(\HDMI/enc0/encb/n1d [1]),
    .ADR2(\HDMI/enc0/encb/din_q [0]),
    .ADR1(\HDMI/enc0/encb/n1d [3]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encb/Mmux_q_m<3>11 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y103" ),
    .INIT ( 32'h00103333 ))
  \HDMI/enc0/encb/q_m<8>1  (
    .ADR4(\HDMI/enc0/encb/n1d [2]),
    .ADR0(\HDMI/enc0/encb/n1d [0]),
    .ADR3(\HDMI/enc0/encb/n1d [1]),
    .ADR2(\HDMI/enc0/encb/din_q [0]),
    .ADR1(\HDMI/enc0/encb/n1d [3]),
    .O(\HDMI/enc0/encb/q_m [8])
  );
  X_FF #(
    .LOC ( "SLICE_X38Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/q_m_reg_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_8/CLK ),
    .I(\HDMI/enc0/encb/q_m [8]),
    .O(\HDMI/enc0/encb/q_m_reg [8]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/n1d_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/n1d_3/CLK ),
    .I(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy<0>2 ),
    .O(\HDMI/enc0/encb/n1d [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y103" ),
    .INIT ( 64'hA880000000000000 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy<0>31  (
    .ADR5(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3 ),
    .ADR4(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4 ),
    .ADR0(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR1(\HDMI/clrbar/o_b [5]),
    .ADR2(\HDMI/clrbar/o_b [6]),
    .ADR3(\HDMI/clrbar/o_b [7]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy<0>2 )
  );
  X_FF #(
    .LOC ( "SLICE_X38Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/n1d_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/n1d_1/CLK ),
    .I(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_14 ),
    .O(\HDMI/enc0/encb/n1d [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y103" ),
    .INIT ( 64'h1EE17887E11E8778 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_xor<0>21  (
    .ADR2(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3 ),
    .ADR3(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4 ),
    .ADR5(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR0(\HDMI/clrbar/o_b [5]),
    .ADR1(\HDMI/clrbar/o_b [6]),
    .ADR4(\HDMI/clrbar/o_b [7]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_14 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y103" ),
    .INIT ( 64'h9060609060909060 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy<0>11  (
    .ADR2(\HDMI/clrbar/o_b [2]),
    .ADR0(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3_lut [0]),
    .ADR3(\HDMI/clrbar/o_b [5]),
    .ADR5(\HDMI/clrbar/o_b [6]),
    .ADR4(\HDMI/clrbar/o_b [3]),
    .ADR1(\HDMI/clrbar/o_b [7]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy [0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/debsw0/sat<15>2  (
    .ADR1(\HDMI/debsw0/ctr [5]),
    .ADR2(\HDMI/debsw0/ctr [4]),
    .ADR0(\HDMI/debsw0/ctr [7]),
    .ADR4(\HDMI/debsw0/ctr [6]),
    .ADR5(\HDMI/debsw0/ctr [9]),
    .ADR3(\HDMI/debsw0/ctr [8]),
    .O(\HDMI/debsw0/sat<15>1_14555 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/debsw0/sat<15>1  (
    .ADR2(\HDMI/debsw0/ctr [11]),
    .ADR0(\HDMI/debsw0/ctr [10]),
    .ADR4(\HDMI/debsw0/ctr [13]),
    .ADR3(\HDMI/debsw0/ctr [12]),
    .ADR1(\HDMI/debsw0/ctr [15]),
    .ADR5(\HDMI/debsw0/ctr [14]),
    .O(\HDMI/debsw0/sat_1 [15])
  );
  X_FF #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/debnced  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw0/debnced/CLK ),
    .I(\HDMI/debsw0/sat ),
    .O(\HDMI/debsw0/debnced_14413 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/debsw0/sat<15>3  (
    .ADR3(\HDMI/debsw0/sat_1 [15]),
    .ADR0(\HDMI/debsw0/ctr [1]),
    .ADR2(\HDMI/debsw0/ctr [0]),
    .ADR4(\HDMI/debsw0/ctr [3]),
    .ADR5(\HDMI/debsw0/ctr [2]),
    .ADR1(\HDMI/debsw0/sat<15>1_14555 ),
    .O(\HDMI/debsw0/sat )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/cntr_en  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw0/cntr_en/CLK ),
    .I(\HDMI/debsw0/cntr_en_rstpot_10571 ),
    .O(\HDMI/debsw0/cntr_en_13940 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 64'hFF00FFFFFF00FF00 ))
  \HDMI/debsw0/cntr_en_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/debsw0/cntr_en_13940 ),
    .ADR4(\HDMI/debsw0/sat ),
    .ADR3(\HDMI/debsw0/transition_13943 ),
    .O(\HDMI/debsw0/cntr_en_rstpot_10571 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y63" ),
    .INIT ( 64'h2000F3F00000A2A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv11  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [6])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o2_12855 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2_12653 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv1_12655 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y63" ),
    .INIT ( 64'h3300BB227711FF33 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1  (
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [5])
,
    .ADR5(N154),
    .ADR4(N155),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_12494 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2_12653 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y64" ),
    .INIT ( 64'h00000000CC44FFDD ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In2  (
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [6])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2_12653 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In2_13378 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y64" ),
    .INIT ( 64'hF0F0F0F0004000D0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In5  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR3(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o2_12855 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In4_14556 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In5_13380 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y64" ),
    .INIT ( 64'hFFF5FFF5F5F0FFF5 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In4  (
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [6])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2_12653 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In4_14556 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773<4>_pack_6 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [4])

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169031 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169031_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y65" ),
    .INIT ( 64'hFCCCC8C0FCCCC8C0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n1690621  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169062 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y65" ),
    .INIT ( 32'hC3F0B43C ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0773_xor<4>11  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773<4>_pack_6 )

  );
  X_SFF #(
    .LOC ( "SLICE_X39Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0773_cy [8])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y65" ),
    .INIT ( 64'hAAA8A0A0AAA8A0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0773_cy<8>11  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169062 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0773_cy [8])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y65" ),
    .INIT ( 32'h05071F5F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n1690312  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169062 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169031 )

  );
  X_SFF #(
    .LOC ( "SLICE_X39Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y65" ),
    .INIT ( 64'hA5A5AAAA5A5A5A5A ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0773_xor<3>12  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [3])

  );
  X_SFF #(
    .LOC ( "SLICE_X39Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_13270 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [7])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_13270 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_13270 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y71" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_13270 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y72" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_13270 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y72" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_13270 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y72" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_13270 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y72" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_13270 )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y77" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_rstpot_10662 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_13270 )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y77" ),
    .INIT ( 64'h00000000C8C0C0C0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_rstpot  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .ADR1(N379_0),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase_13711 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg_12526 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6_12534 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1_12528 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_rstpot_10662 )

  );
  X_SFF #(
    .LOC ( "SLICE_X39Y78" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_AddressPhase_MUX_194_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase_13711 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y78" ),
    .INIT ( 64'h3333A00033330000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Mmux_state[2]_AddressPhase_MUX_194_o11  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4_13270 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6_12534 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase_13711 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_AddressPhase_MUX_194_o )

  );
  X_BUF   \HDMI/hsync/HDMI/hsync_DMUX_Delay  (
    .I(\HDMI/tc_hesync[6] ),
    .O(\HDMI/tc_hesync<6>_0 )
  );
  X_BUF   \HDMI/hsync/HDMI/hsync_CMUX_Delay  (
    .I(\HDMI/tc_hesync[3] ),
    .O(\HDMI/tc_hesync<3>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y92" ),
    .INIT ( 64'hFFFCFFFCFFFCFFFC ))
  \HDMI/tc_hsblnk<4>1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(\HDMI/sws_clk_sync [1]),
    .ADR3(\HDMI/sws_clk_sync [2]),
    .ADR2(\HDMI/sws_clk_sync [3]),
    .ADR5(1'b1),
    .O(\HDMI/tc_hsblnk[7] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y92" ),
    .INIT ( 32'h00030003 ))
  \HDMI/tc_hesync<6>1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(\HDMI/sws_clk_sync [1]),
    .ADR3(\HDMI/sws_clk_sync [2]),
    .ADR2(\HDMI/sws_clk_sync [3]),
    .O(\HDMI/tc_hesync[6] )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y92" ),
    .INIT ( 64'hFFFFF5FAFFFFF5FA ))
  \HDMI/tc_hesync<3>1  (
    .ADR1(1'b1),
    .ADR4(\HDMI/sws_clk_sync [2]),
    .ADR0(\HDMI/sws_clk_sync [0]),
    .ADR3(\HDMI/sws_clk_sync [1]),
    .ADR2(\HDMI/sws_clk_sync [3]),
    .ADR5(1'b1),
    .O(\HDMI/tc_hesync[8] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y92" ),
    .INIT ( 32'h00000A55 ))
  \HDMI/tc_hesync<8>1  (
    .ADR1(1'b1),
    .ADR4(\HDMI/sws_clk_sync [2]),
    .ADR0(\HDMI/sws_clk_sync [0]),
    .ADR3(\HDMI/sws_clk_sync [1]),
    .ADR2(\HDMI/sws_clk_sync [3]),
    .O(\HDMI/tc_hesync[3] )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/hsync  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/hsync/CLK ),
    .I(\HDMI/VGA_HSYNC_INT_hvsync_polarity_XOR_33_o ),
    .O(\HDMI/hsync_13789 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y92" ),
    .INIT ( 64'hFFDF2000FFEF1000 ))
  \HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>1  (
    .ADR4(\HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2 ),
    .ADR0(\HDMI/tc_hsblnk[7] ),
    .ADR5(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR2(\HDMI/timing_inst/Mcompar_hcount[10]_tc_hesync[10]_LessThan_16_o_cy<4>_0 ),
    .ADR1(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_0 ),
    .ADR3(\HDMI/tc_hesync[8] ),
    .O(\HDMI/VGA_HSYNC_INT_hvsync_polarity_XOR_33_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y93" ),
    .INIT ( 64'h0F0F0F1F0F0FFFFF ))
  \HDMI/clrbar/vbar1bgn[11]_i_vcnt[11]_AND_20_o_01  (
    .ADR4(\HDMI/timing_inst/vpos_cnt [6]),
    .ADR5(\HDMI/timing_inst/vpos_cnt [5]),
    .ADR3(\HDMI/timing_inst/vpos_cnt [2]),
    .ADR1(\HDMI/timing_inst/vpos_cnt [3]),
    .ADR0(\HDMI/timing_inst/vpos_cnt [4]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [8]),
    .O(\HDMI/clrbar/vbar1bgn[11]_i_vcnt[11]_AND_20_o_01_14557 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y93" ),
    .INIT ( 64'hFFFFFFFF11110101 ))
  \HDMI/clrbar/vbar1bgn[11]_i_vcnt[11]_AND_20_o_02  (
    .ADR3(1'b1),
    .ADR0(\HDMI/timing_inst/vpos_cnt [10]),
    .ADR1(\HDMI/timing_inst/vpos_cnt [9]),
    .ADR4(\HDMI/clrbar/vbar1bgn[11]_i_vcnt[11]_AND_20_o_01_14557 ),
    .ADR2(\HDMI/timing_inst/vpos_cnt [7]),
    .ADR5(\HDMI/reset ),
    .O(\HDMI/clrbar/vbar1bgn[11]_i_vcnt[11]_AND_20_o_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y94" ),
    .INIT ( 64'h0000002200000020 ))
  \HDMI/clrbar/Mmux__n04291371  (
    .ADR3(\HDMI/clrbar/Hregion [3]),
    .ADR4(\HDMI/clrbar/Hregion [4]),
    .ADR0(\HDMI/clrbar/Hregion [2]),
    .ADR1(\HDMI/clrbar/Vregion [0]),
    .ADR2(\HDMI/clrbar/Hregion [0]),
    .ADR5(\HDMI/clrbar/Hregion [1]),
    .O(\HDMI/clrbar/Mmux__n0429137 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y94" ),
    .INIT ( 64'h0000000015555555 ))
  \HDMI/clrbar/i_vcnt[11]_vbar3bgn[11]_LessThan_51_o1  (
    .ADR5(\HDMI/timing_inst/vpos_cnt [10]),
    .ADR0(\HDMI/timing_inst/vpos_cnt [9]),
    .ADR2(\HDMI/timing_inst/vpos_cnt [5]),
    .ADR3(\HDMI/timing_inst/vpos_cnt [6]),
    .ADR4(\HDMI/timing_inst/vpos_cnt [7]),
    .ADR1(\HDMI/timing_inst/vpos_cnt [8]),
    .O(\HDMI/clrbar/i_vcnt[11]_vbar3bgn[11]_LessThan_51_o )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y94" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/Vregion_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/Vregion_1/CLK ),
    .I(\HDMI/clrbar/GND_21_o_GND_21_o_mux_54_OUT [1]),
    .O(\HDMI/clrbar/Vregion [1]),
    .SRST(\HDMI/clrbar/vbar1bgn[11]_i_vcnt[11]_AND_20_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y94" ),
    .INIT ( 64'h00FF13FF00FF33FF ))
  \HDMI/clrbar/GND_21_o_GND_21_o_mux_54_OUT<1>_inv  (
    .ADR1(\HDMI/timing_inst/vpos_cnt [10]),
    .ADR4(\HDMI/timing_inst/vpos_cnt [9]),
    .ADR2(N0),
    .ADR5(\HDMI/timing_inst/vpos_cnt [8]),
    .ADR0(\HDMI/timing_inst/vpos_cnt [7]),
    .ADR3(\HDMI/clrbar/i_vcnt[11]_vbar3bgn[11]_LessThan_51_o ),
    .O(\HDMI/clrbar/GND_21_o_GND_21_o_mux_54_OUT [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y94" ),
    .INIT ( 1'b0 ))
  \HDMI/clrbar/Vregion_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clrbar/Vregion_0/CLK ),
    .I(\HDMI/clrbar/GND_21_o_GND_21_o_mux_54_OUT [0]),
    .O(\HDMI/clrbar/Vregion [0]),
    .SRST(\HDMI/clrbar/vbar1bgn[11]_i_vcnt[11]_AND_20_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y94" ),
    .INIT ( 64'hFEFEFEFEFEFEFEFC ))
  \HDMI/clrbar/Mmux_GND_21_o_GND_21_o_mux_54_OUT1  (
    .ADR0(\HDMI/timing_inst/vpos_cnt [9]),
    .ADR5(\HDMI/timing_inst/vpos_cnt [5]),
    .ADR3(\HDMI/timing_inst/vpos_cnt [7]),
    .ADR4(N46),
    .ADR1(\HDMI/clrbar/i_vcnt[11]_vbar3bgn[11]_LessThan_51_o ),
    .ADR2(\HDMI/timing_inst/vpos_cnt [10]),
    .O(\HDMI/clrbar/GND_21_o_GND_21_o_mux_54_OUT [0])
  );
  X_BUF   \HDMI/enc0/encb/n1d<2>/HDMI/enc0/encb/n1d<2>_DMUX_Delay  (
    .I(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3_pack_4 ),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y103" ),
    .INIT ( 64'hF00F0FF0F00F0FF0 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3_lut<0>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/clrbar/o_b [0]),
    .ADR3(\HDMI/clrbar/o_b [1]),
    .ADR2(\HDMI/clrbar/o_b [4]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y103" ),
    .INIT ( 32'hFFF0F000 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd31  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/clrbar/o_b [0]),
    .ADR3(\HDMI/clrbar/o_b [1]),
    .ADR2(\HDMI/clrbar/o_b [4]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3_pack_4 )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/n1d_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/n1d_2/CLK ),
    .I(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_24 ),
    .O(\HDMI/enc0/encb/n1d [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y103" ),
    .INIT ( 64'h1F7FFEF8FEF8E080 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_xor<0>31  (
    .ADR4(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4 ),
    .ADR2(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_cy [0]),
    .ADR0(\HDMI/clrbar/o_b [5]),
    .ADR1(\HDMI/clrbar/o_b [6]),
    .ADR3(\HDMI/clrbar/o_b [7]),
    .ADR5(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3 ),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_24 )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/n1d_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/n1d_0/CLK ),
    .I(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_04 ),
    .O(\HDMI/enc0/encb/n1d [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y103" ),
    .INIT ( 64'h6996966996696996 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd4_xor<0>11  (
    .ADR1(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd3_lut [0]),
    .ADR3(\HDMI/clrbar/o_b [5]),
    .ADR0(\HDMI/clrbar/o_b [6]),
    .ADR2(\HDMI/clrbar/o_b [2]),
    .ADR4(\HDMI/clrbar/o_b [3]),
    .ADR5(\HDMI/clrbar/o_b [7]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_04 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y63" ),
    .INIT ( 64'hFFFFFFFFFFFFCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>_SW0  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .O(N152)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y63" ),
    .INIT ( 64'h0000000000000001 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274<7>  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [2])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [4])
,
    .ADR3(N152),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274 )

  );
  X_SFF #(
    .LOC ( "SLICE_X40Y68" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_0 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y104" ),
    .INIT ( 64'hA55A5AA55AA5A55A ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8_lut<0>1  (
    .ADR1(1'b1),
    .ADR2(\HDMI/enc0/encb/din_q [0]),
    .ADR0(\HDMI/enc0/encb/q_m [1]),
    .ADR4(\HDMI/enc0/encb/din_q [3]),
    .ADR3(\HDMI/enc0/encb/din_q [4]),
    .ADR5(\HDMI/enc0/encb/q_m [2]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8_lut [0])
  );
  X_FF #(
    .LOC ( "SLICE_X40Y104" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/q_m_reg_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_3/CLK ),
    .I(\HDMI/enc0/encb/q_m [3]),
    .O(\HDMI/enc0/encb/q_m_reg [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y104" ),
    .INIT ( 64'hCFCC3F3303000C00 ))
  \HDMI/enc0/encb/Mmux_q_m<3>13  (
    .ADR0(1'b1),
    .ADR5(\HDMI/enc0/encb/Mmux_q_m<3>11 ),
    .ADR1(\HDMI/enc0/encb/din_q [3]),
    .ADR4(\HDMI/enc0/encb/q_m [2]),
    .ADR3(\HDMI/enc0/encb/Mmux_q_m<3>12 ),
    .ADR2(\HDMI/enc0/encb/n1d [3]),
    .O(\HDMI/enc0/encb/q_m [3])
  );
  X_FF #(
    .LOC ( "SLICE_X40Y104" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/q_m_reg_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_1/CLK ),
    .I(\HDMI/enc0/encb/q_m [1]),
    .O(\HDMI/enc0/encb/q_m_reg [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y104" ),
    .INIT ( 64'h9996999699969596 ))
  \HDMI/enc0/encb/Mmux_q_m<1>11  (
    .ADR1(\HDMI/enc0/encb/din_q [0]),
    .ADR0(\HDMI/enc0/encb/din_q [1]),
    .ADR3(\HDMI/enc0/encb/n1d [2]),
    .ADR5(\HDMI/enc0/encb/n1d [0]),
    .ADR4(\HDMI/enc0/encb/n1d [1]),
    .ADR2(\HDMI/enc0/encb/n1d [3]),
    .O(\HDMI/enc0/encb/q_m [1])
  );
  X_FF #(
    .LOC ( "SLICE_X40Y104" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/q_m_reg_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_0/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_0/IN ),
    .O(\HDMI/enc0/encb/q_m_reg [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y104" ),
    .INIT ( 64'hF9F6F6F960909060 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd81  (
    .ADR2(\HDMI/enc0/encb/q_m [1]),
    .ADR5(\HDMI/enc0/encb/din_q [0]),
    .ADR3(\HDMI/enc0/encb/din_q [3]),
    .ADR1(\HDMI/enc0/encb/din_q [4]),
    .ADR4(\HDMI/enc0/encb/din_q [1]),
    .ADR0(\HDMI/enc0/encb/din_q [2]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y63" ),
    .INIT ( 64'h4D440000FFFF4D44 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [0])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [1])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_12494 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y63" ),
    .INIT ( 64'h55F555F500500050 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [3])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [4])
,
    .O(N155)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y63" ),
    .INIT ( 64'hF0FFFFFF0000F0FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [3])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [4])
,
    .O(N154)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>_DMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>_0 )

  );
  X_SFF #(
    .LOC ( "SLICE_X41Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1723_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [4])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y64" ),
    .INIT ( 64'hFF33CC00FF33CC00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169041  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [7])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [4])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X41Y64" ),
    .INIT ( 32'hB8B8B8B8 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169071  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [4])
,
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [1])

  );
  X_SFF #(
    .LOC ( "SLICE_X41Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1723_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1723_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y64" ),
    .INIT ( 64'hF0A55AF0CCCCCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169051  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [3])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169062 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [3])

  );
  X_SFF #(
    .LOC ( "SLICE_X41Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1723_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y64" ),
    .INIT ( 64'hE2E22E2E2E2EE2E2 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169061  (
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169062 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [2])

  );
  X_SFF #(
    .LOC ( "SLICE_X41Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1723_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y64" ),
    .INIT ( 64'hD77D8228F75DA208 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n169081  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1690 [0])

  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y65" ),
    .INIT ( 64'hCFCF0000CCCD0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In3  (
    .ADR0(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_47_o_equal_233_o )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In2_13378 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In3_14561 )

  );
  X_SFF #(
    .LOC ( "SLICE_X41Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE/STATE[5]_PWR_48_o_equal_26_o )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y65" ),
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In7  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In7_12673 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In8 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1_13253 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6_12652 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In5_13380 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In3_14561 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>10/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>10_AMUX_Delay  (
    .I(N339),
    .O(N339_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y70" ),
    .INIT ( 64'hFFFFFEFEFFFFFEFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>5  (
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE/STATE[5]_PWR_48_o_equal_26_o )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_13067 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_47_o_wide_mux_246_OUT<5>10 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X41Y70" ),
    .INIT ( 32'h33FF33FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02421_SW2  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR2(1'b1),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O(N339)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/din_q_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/din_q_3/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encb/din_q_3/IN ),
    .O(\HDMI/enc0/encb/din_q [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/din_q_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/din_q_2/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encb/din_q_2/IN ),
    .O(\HDMI/enc0/encb/din_q [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/din_q_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/din_q_1/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encb/din_q_1/IN ),
    .O(\HDMI/enc0/encb/din_q [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y103" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/din_q_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/din_q_0/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encb/din_q_0/IN ),
    .O(\HDMI/enc0/encb/din_q [0]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/dout_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/dout_3/CLK ),
    .I(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [3]),
    .O(\HDMI/enc0/encb/dout [3]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y105" ),
    .INIT ( 64'h93C6FFFF93C60000 ))
  \HDMI/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT41  (
    .ADR4(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR0(\HDMI/enc0/encb/decision2_12607 ),
    .ADR2(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR1(\HDMI/enc0/encb/q_m_reg [3]),
    .ADR3(\HDMI/enc0/encb/decision3_12615 ),
    .ADR5(\HDMI/enc0/encb/c0_reg_14398 ),
    .O(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [3])
  );
  X_FF #(
    .LOC ( "SLICE_X41Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/dout_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/dout_2/CLK ),
    .I(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [2]),
    .O(\HDMI/enc0/encb/dout [2]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y105" ),
    .INIT ( 64'hC535C53505F5F505 ))
  \HDMI/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT31  (
    .ADR2(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR3(\HDMI/enc0/encb/q_m_reg [2]),
    .ADR5(\HDMI/enc0/encb/decision2_12607 ),
    .ADR1(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR4(\HDMI/enc0/encb/decision3_12615 ),
    .ADR0(\HDMI/enc0/encb/c0_reg_14398 ),
    .O(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [2])
  );
  X_FF #(
    .LOC ( "SLICE_X41Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/dout_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/dout_1/CLK ),
    .I(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [1]),
    .O(\HDMI/enc0/encb/dout [1]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y105" ),
    .INIT ( 64'h99F0AAF055F066F0 ))
  \HDMI/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT21  (
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR1(\HDMI/enc0/encb/decision2_12607 ),
    .ADR5(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR0(\HDMI/enc0/encb/q_m_reg [1]),
    .ADR4(\HDMI/enc0/encb/decision3_12615 ),
    .ADR2(\HDMI/enc0/encb/c0_reg_14398 ),
    .O(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [1])
  );
  X_FF #(
    .LOC ( "SLICE_X41Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/dout_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/dout_0/CLK ),
    .I(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [0]),
    .O(\HDMI/enc0/encb/dout [0]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y105" ),
    .INIT ( 64'hCA0AFA3A3AFA0ACA ))
  \HDMI/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT12  (
    .ADR2(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR1(\HDMI/enc0/encb/decision2_12607 ),
    .ADR3(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR5(\HDMI/enc0/encb/q_m_reg [0]),
    .ADR4(\HDMI/enc0/encb/decision3_12615 ),
    .ADR0(\HDMI/enc0/encb/c0_reg_14398 ),
    .O(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [0])
  );
  X_FF #(
    .LOC ( "SLICE_X41Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/dout_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/dout_7/CLK ),
    .I(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [7]),
    .O(\HDMI/enc0/encb/dout [7]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y106" ),
    .INIT ( 64'h99F0AAF055F066F0 ))
  \HDMI/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT81  (
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR1(\HDMI/enc0/encb/decision2_12607 ),
    .ADR5(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR0(\HDMI/enc0/encb/q_m_reg [7]),
    .ADR4(\HDMI/enc0/encb/decision3_12615 ),
    .ADR2(\HDMI/enc0/encb/c0_reg_14398 ),
    .O(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [7])
  );
  X_FF #(
    .LOC ( "SLICE_X41Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/dout_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/dout_6/CLK ),
    .I(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [6]),
    .O(\HDMI/enc0/encb/dout [6]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y106" ),
    .INIT ( 64'h878700FFB4B400FF ))
  \HDMI/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT71  (
    .ADR4(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR2(\HDMI/enc0/encb/q_m_reg [6]),
    .ADR1(\HDMI/enc0/encb/decision2_12607 ),
    .ADR0(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR5(\HDMI/enc0/encb/decision3_12615 ),
    .ADR3(\HDMI/enc0/encb/c0_reg_14398 ),
    .O(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [6])
  );
  X_FF #(
    .LOC ( "SLICE_X41Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/dout_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/dout_5/CLK ),
    .I(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [5]),
    .O(\HDMI/enc0/encb/dout [5]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y106" ),
    .INIT ( 64'hA5A5CCCC55AACCCC ))
  \HDMI/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT61  (
    .ADR4(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR5(\HDMI/enc0/encb/decision2_12607 ),
    .ADR2(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR0(\HDMI/enc0/encb/q_m_reg [5]),
    .ADR3(\HDMI/enc0/encb/decision3_12615 ),
    .ADR1(\HDMI/enc0/encb/c0_reg_14398 ),
    .O(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [5])
  );
  X_FF #(
    .LOC ( "SLICE_X41Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/dout_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/dout_4/CLK ),
    .I(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [4]),
    .O(\HDMI/enc0/encb/dout [4]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y106" ),
    .INIT ( 64'h9C0036009CFF36FF ))
  \HDMI/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT51  (
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR1(\HDMI/enc0/encb/q_m_reg [4]),
    .ADR0(\HDMI/enc0/encb/decision2_12607 ),
    .ADR4(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR2(\HDMI/enc0/encb/decision3_12615 ),
    .ADR5(\HDMI/enc0/encb/c0_reg_14398 ),
    .O(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y61" ),
    .INIT ( 64'hFFF0FFF8FFFAFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o21  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o2 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y61" ),
    .INIT ( 64'hFFFFFFFFD0D04040 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o23  (
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o21_13235 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o1_12899 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y61" ),
    .INIT ( 64'h71507150F5717150 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o2  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1_12857 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y64" ),
    .INIT ( 64'h00FF00FF00FF00FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_inv1_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1_12675 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_inv )

  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y64" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>  (
    .CI
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_cy[7] )
,
    .CYINIT(1'b0),
    .CO({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_CO[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_CO[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_CO[1]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_CO[0]_UNCONNECTED 
}),
    .DI({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_DI[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_DI[2]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_DI[1]_UNCONNECTED 
, 1'b0}),
    .O({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_O[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_O[2]_UNCONNECTED 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter9 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter8 
}),
    .S({
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_S[3]_UNCONNECTED 
, 
\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_xor<9>_S[2]_UNCONNECTED 
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [9]
, 
\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [8]
})
  );
  X_FF #(
    .LOC ( "SLICE_X42Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter9 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [9])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y64" ),
    .INIT ( 64'h00000000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut<9>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [9])
,
    .ADR3(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1_12675 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [9])

  );
  X_FF #(
    .LOC ( "SLICE_X42Y64" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8  (
    .CE
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv )
,
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter8 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [8])
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y64" ),
    .INIT ( 64'h5555000055550000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut<8>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [8])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2_12677 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_RstCounter_lut [8])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y64" ),
    .INIT ( 32'h00000000 ))
  \LED_2_OBUF_1_947.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LED_2_OBUF_1_947.A5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y65" ),
    .INIT ( 64'h00FF00F000000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274 )
,
    .ADR2(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In1_12755 )

  );
  X_SFF #(
    .LOC ( "SLICE_X42Y66" ),
    .INIT ( 1'b1 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2_12677 )
,
    .SSET
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y66" ),
    .INIT ( 1'b1 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1_12675 )
,
    .SSET
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>_pack_13 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [4])

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<1>_pack_11 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [1])

  );
  X_SFF #(
    .LOC ( "SLICE_X42Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_val )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y79" ),
    .INIT ( 64'h7FFFFFFF80000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>1  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [1])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [5])

  );
  X_SFF #(
    .LOC ( "SLICE_X42Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [3])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_val )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y79" ),
    .INIT ( 64'h3FFFC0003FFFC000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<3>1  (
    .ADR0(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [3])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [2])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [3])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y79" ),
    .INIT ( 32'h6AAAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [3])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [4])

  );
  X_SFF #(
    .LOC ( "SLICE_X42Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [4])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>_pack_13 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_val )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_val )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y79" ),
    .INIT ( 64'h7777888877778888 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_xor<2>11  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [1])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [2])

  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y79" ),
    .INIT ( 32'h66666666 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_xor<1>11  (
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [0])
,
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [1])

  );
  X_SFF #(
    .LOC ( "SLICE_X42Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [1])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<1>_pack_11 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_val )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [0])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_val )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y79" ),
    .INIT ( 64'h00000000FFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_xor<0>11_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [0])
,
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result [0])

  );
  X_FF #(
    .LOC ( "SLICE_X42Y104" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/din_q_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/din_q_7/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encb/din_q_7/IN ),
    .O(\HDMI/enc0/encb/din_q [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y104" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/din_q_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/din_q_6/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encb/din_q_6/IN ),
    .O(\HDMI/enc0/encb/din_q [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y104" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/din_q_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/din_q_5/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encb/din_q_5/IN ),
    .O(\HDMI/enc0/encb/din_q [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y104" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/din_q_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/din_q_4/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encb/din_q_4/IN ),
    .O(\HDMI/enc0/encb/din_q [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y104" ),
    .INIT ( 64'h66CC663CCC663C66 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut<0>1  (
    .ADR0(\HDMI/enc0/encb/Mmux_q_m<3>11 ),
    .ADR3(\HDMI/enc0/encb/din_q [5]),
    .ADR5(\HDMI/enc0/encb/q_m [4]),
    .ADR2(\HDMI/enc0/encb/Mmux_q_m<3>12 ),
    .ADR4(\HDMI/enc0/encb/n1d [3]),
    .ADR1(\HDMI/enc0/encb/q_m [6]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut [0])
  );
  X_BUF   \HDMI/enc0/encb/n1q_m<3>/HDMI/enc0/encb/n1q_m<3>_BMUX_Delay  (
    .I(\HDMI/enc0/encb/n1q_m [2]),
    .O(\HDMI/enc0/encb/n1q_m<2>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y105" ),
    .INIT ( 64'h0000001200000021 ))
  \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>161  (
    .ADR3(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9 ),
    .ADR1(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .ADR4(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR2(\HDMI/enc0/encb/din_q [1]),
    .ADR0(\HDMI/enc0/encb/din_q [2]),
    .ADR5(\HDMI/enc0/encb/din_q [0]),
    .O(\HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>16 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y105" ),
    .INIT ( 64'h9696696969699696 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>121  (
    .ADR3(1'b1),
    .ADR0(\HDMI/enc0/encb/q_m [5]),
    .ADR5(\HDMI/enc0/encb/q_m [6]),
    .ADR2(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8_lut [0]),
    .ADR4(\HDMI/enc0/encb/q_m [3]),
    .ADR1(\HDMI/enc0/encb/q_m [7]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/n1q_m_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/n1q_m_3/CLK ),
    .I(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .O(\HDMI/enc0/encb/n1q_m [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y105" ),
    .INIT ( 64'hC8008000C8008000 ))
  \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>1411  (
    .ADR1(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8 ),
    .ADR3(\HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13_14564 ),
    .ADR4(\HDMI/enc0/encb/q_m [5]),
    .ADR0(\HDMI/enc0/encb/q_m [6]),
    .ADR2(\HDMI/enc0/encb/q_m [7]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_cy<0>2 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y105" ),
    .INIT ( 32'h37C87F80 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>31  (
    .ADR1(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8 ),
    .ADR3(\HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13_14564 ),
    .ADR4(\HDMI/enc0/encb/q_m [5]),
    .ADR0(\HDMI/enc0/encb/q_m [6]),
    .ADR2(\HDMI/enc0/encb/q_m [7]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_29 )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/n1q_m_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/n1q_m_2/CLK ),
    .I(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_29 ),
    .O(\HDMI/enc0/encb/n1q_m [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y105" ),
    .INIT ( 64'h88222288F0F0F0F0 ))
  \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>131  (
    .ADR5(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .ADR0(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR3(\HDMI/enc0/encb/din_q [0]),
    .ADR1(\HDMI/enc0/encb/din_q [1]),
    .ADR4(\HDMI/enc0/encb/din_q [2]),
    .ADR2(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9 ),
    .O(\HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13_14564 )
  );
  X_BUF   \HDMI/enc0/encb/n0q_m<2>/HDMI/enc0/encb/n0q_m<2>_DMUX_Delay  (
    .I(N391_pack_7),
    .O(N391)
  );
  X_BUF   \HDMI/enc0/encb/n0q_m<2>/HDMI/enc0/encb/n0q_m<2>_AMUX_Delay  (
    .I(\HDMI/enc0/encb/n1q_m [1]),
    .O(\HDMI/enc0/encb/n1q_m<1>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y106" ),
    .INIT ( 64'hE0800000E0800000 ))
  \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>11  (
    .ADR4(\HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>16 ),
    .ADR2(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8 ),
    .ADR1(\HDMI/enc0/encb/q_m [5]),
    .ADR3(\HDMI/enc0/encb/q_m [6]),
    .ADR0(\HDMI/enc0/encb/q_m [7]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>1 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y106" ),
    .INIT ( 32'h1F7F0000 ))
  \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<3>1_SW1  (
    .ADR4(\HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>16 ),
    .ADR2(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8 ),
    .ADR1(\HDMI/enc0/encb/q_m [5]),
    .ADR3(\HDMI/enc0/encb/q_m [6]),
    .ADR0(\HDMI/enc0/encb/q_m [7]),
    .O(N391_pack_7)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/n0q_m_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/n0q_m_2/CLK ),
    .I(\HDMI/enc0/encb/PWR_23_o_BUS_0017_sub_29_OUT [2]),
    .O(\HDMI/enc0/encb/n0q_m [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y106" ),
    .INIT ( 64'hFFFFFFFFAFAAFAAA ))
  \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>14  (
    .ADR1(1'b1),
    .ADR3(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .ADR2(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\HDMI/enc0/encb/q_m [2]),
    .ADR0(\HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>12_13690 ),
    .ADR5(\HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>1 ),
    .O(\HDMI/enc0/encb/PWR_23_o_BUS_0017_sub_29_OUT [2])
  );
  X_FF #(
    .LOC ( "SLICE_X42Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/n0q_m_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/n0q_m_3/CLK ),
    .I(\HDMI/enc0/encb/PWR_23_o_BUS_0017_sub_29_OUT [3]),
    .O(\HDMI/enc0/encb/n0q_m [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y106" ),
    .INIT ( 64'hBEEBAAAAEBBEAAAA ))
  \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<3>1  (
    .ADR4(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_cy<0>2 ),
    .ADR2(\HDMI/enc0/encb/din_q [1]),
    .ADR3(\HDMI/enc0/encb/din_q [2]),
    .ADR5(\HDMI/enc0/encb/din_q [0]),
    .ADR1(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR0(N391),
    .O(\HDMI/enc0/encb/PWR_23_o_BUS_0017_sub_29_OUT [3])
  );
  X_FF #(
    .LOC ( "SLICE_X42Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/n0q_m_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/n0q_m_1/CLK ),
    .I(\HDMI/enc0/encb/PWR_23_o_BUS_0017_sub_29_OUT [1]),
    .O(\HDMI/enc0/encb/n0q_m [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y106" ),
    .INIT ( 64'h12ED21DE12ED21DE ))
  \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<1>11  (
    .ADR3(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .ADR0(\HDMI/enc0/encb/din_q [2]),
    .ADR2(\HDMI/enc0/encb/din_q [0]),
    .ADR4(\HDMI/enc0/encb/din_q [1]),
    .ADR1(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encb/PWR_23_o_BUS_0017_sub_29_OUT [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y106" ),
    .INIT ( 32'h7B84B748 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>21  (
    .ADR3(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .ADR0(\HDMI/enc0/encb/din_q [2]),
    .ADR2(\HDMI/enc0/encb/din_q [0]),
    .ADR4(\HDMI/enc0/encb/din_q [1]),
    .ADR1(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_19 )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/n1q_m_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/n1q_m_1/CLK ),
    .I(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd_19 ),
    .O(\HDMI/enc0/encb/n1q_m [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y61" ),
    .INIT ( 64'h0000F0F0F000FFF0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .O(N147)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y61" ),
    .INIT ( 64'hAFFF00AFA0FF00A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1  (
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1_12857 )
,
    .ADR0(N148),
    .ADR5(N147),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o2_12855 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y61" ),
    .INIT ( 64'h2FBF020B2F2F0202 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o1  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [0])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o1_12899 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y62" ),
    .INIT ( 64'hC0F0CCFFC0F0CCFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o22  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [4])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o21_13235 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y63" ),
    .INIT ( 64'hFFFFFFCCFFFFFFCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter[9]_GND_47_o_MUX_230_o21  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [6])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [7])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [8])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter[9]_GND_47_o_MUX_230_o_bdd2 )

  );
  X_FF #(
    .LOC ( "SLICE_X43Y63" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter[9]_GND_47_o_MUX_230_o )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset_13321 )
,
    .RST(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y63" ),
    .INIT ( 64'h000000000F0F0F3F ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter[9]_GND_47_o_MUX_230_o1  (
    .ADR0(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1_12675 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter[9]_GND_47_o_MUX_230_o_bdd2 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [5])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [9])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter[9]_GND_47_o_MUX_230_o )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y64" ),
    .INIT ( 64'hF0F0FFFFF1F1FFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv21  (
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [9])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter[9]_GND_47_o_MUX_230_o_bdd2 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_13211 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0900_inv )

  );
  X_SFF #(
    .LOC ( "SLICE_X43Y66" ),
    .INIT ( 1'b1 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_13211 )
,
    .SSET
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y69" ),
    .INIT ( 64'hBF8CFF00B380FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW5  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .O(N296)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y79" ),
    .INIT ( 64'hEECCEECCEECCEECC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7-In_SW0  (
    .ADR4(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [3])
,
    .O(N183)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7-In_11187 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7_12580 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y79" ),
    .INIT ( 64'h33770000F3F7F0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7-In  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [5])
,
    .ADR3(N183),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7_12580 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20_12766 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7-In_11187 )

  );
  X_SFF #(
    .LOC ( "SLICE_X43Y79" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In_11195 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_13067 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y79" ),
    .INIT ( 64'hFFA0FF80A0A08080 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7_12580 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_13067 )
,
    .ADR1(N183),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In_11195 )

  );
  X_BUF   \HDMI/tc_vssync<1>/HDMI/tc_vssync<1>_BMUX_Delay  (
    .I(\HDMI/tc_hsblnk[5] ),
    .O(\HDMI/tc_hsblnk<5>_0 )
  );
  X_BUF   \HDMI/tc_vssync<1>/HDMI/tc_vssync<1>_AMUX_Delay  (
    .I(\HDMI/tc_hsblnk[8] ),
    .O(\HDMI/tc_hsblnk<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y88" ),
    .INIT ( 64'hFFFAFFAFFFFAFFAF ))
  \HDMI/tc_vssync<10>1  (
    .ADR1(1'b1),
    .ADR0(\HDMI/sws_clk_sync [1]),
    .ADR3(\HDMI/sws_clk_sync [2]),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .ADR4(\HDMI/sws_clk_sync [3]),
    .ADR5(1'b1),
    .O(\HDMI/tc_vssync [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X43Y88" ),
    .INIT ( 32'hFFFFFFAF ))
  \HDMI/tc_hsblnk<5>1  (
    .ADR1(1'b1),
    .ADR0(\HDMI/sws_clk_sync [1]),
    .ADR3(\HDMI/sws_clk_sync [2]),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .ADR4(\HDMI/sws_clk_sync [3]),
    .O(\HDMI/tc_hsblnk[5] )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y88" ),
    .INIT ( 64'hFFCFFFCFFFCFFFCF ))
  \HDMI/tc_heblnk<9>1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .ADR1(\HDMI/sws_clk_sync [3]),
    .ADR3(\HDMI/sws_clk_sync [2]),
    .ADR5(1'b1),
    .O(\HDMI/tc_heblnk[9] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X43Y88" ),
    .INIT ( 32'h00300030 ))
  \HDMI/tc_hsblnk<3>1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .ADR1(\HDMI/sws_clk_sync [3]),
    .ADR3(\HDMI/sws_clk_sync [2]),
    .O(\HDMI/tc_hsblnk[8] )
  );
  X_BUF   \HDMI/vsync/HDMI/vsync_DMUX_Delay  (
    .I(\HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2_pack_4 ),
    .O(\HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y90" ),
    .INIT ( 64'hFFFAFF0FFFFAFF0F ))
  \HDMI/tc_vesync<7>1  (
    .ADR1(1'b1),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .ADR0(\HDMI/sws_clk_sync [1]),
    .ADR4(\HDMI/sws_clk_sync [3]),
    .ADR3(\HDMI/sws_clk_sync [2]),
    .ADR5(1'b1),
    .O(\HDMI/tc_vesync[7] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X43Y90" ),
    .INIT ( 32'h000000A5 ))
  \HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>21  (
    .ADR1(1'b1),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .ADR0(\HDMI/sws_clk_sync [1]),
    .ADR4(\HDMI/sws_clk_sync [3]),
    .ADR3(\HDMI/sws_clk_sync [2]),
    .O(\HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2_pack_4 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y90" ),
    .INIT ( 64'hFFFFFF3300CC0000 ))
  \HDMI/Mxor_VGA_VSYNC_INT_hvsync_polarity_XOR_34_o_xo<0>1_SW0  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2 ),
    .ADR3(\HDMI/timing_inst/Mcompar_tc_vssync[10]_vcount[10]_LessThan_19_o_cy<3>_0 ),
    .ADR1(\HDMI/timing_inst/Mcompar_vcount[10]_tc_vesync[10]_LessThan_20_o_cy<3>_0 ),
    .ADR4(\HDMI/tc_hesync[8] ),
    .O(N389)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y90" ),
    .INIT ( 1'b0 ))
  \HDMI/vsync  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/vsync/CLK ),
    .I(\HDMI/VGA_VSYNC_INT_hvsync_polarity_XOR_34_o ),
    .O(\HDMI/vsync_13071 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y90" ),
    .INIT ( 64'hAFA0AAAAAAAAEB28 ))
  \HDMI/Mxor_VGA_VSYNC_INT_hvsync_polarity_XOR_34_o_xo<0>1  (
    .ADR0(\HDMI/Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_33_o_xo<0>2 ),
    .ADR2(\HDMI/timing_inst/vpos_cnt [10]),
    .ADR4(\HDMI/timing_inst/vpos_cnt [9]),
    .ADR1(\HDMI/sws_clk_sync [3]),
    .ADR5(\HDMI/tc_vesync[9] ),
    .ADR3(N389),
    .O(\HDMI/VGA_VSYNC_INT_hvsync_polarity_XOR_34_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y91" ),
    .INIT ( 64'hFFEEEFCECCCCCCCC ))
  \HDMI/timing_inst/vpos_clr1  (
    .ADR5(\HDMI/timing_inst/tc_heblnk[10]_hpos_ena_AND_9_o ),
    .ADR3(\HDMI/timing_inst/Mcompar_tc_veblnk[10]_vpos_cnt[10]_LessThan_12_o_cy<4>_0 ),
    .ADR2(\HDMI/sws_clk_sync [3]),
    .ADR4(\HDMI/tc_vesync[9] ),
    .ADR0(\HDMI/timing_inst/vpos_cnt [10]),
    .ADR1(\HDMI/reset ),
    .O(\HDMI/timing_inst/vpos_clr )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y91" ),
    .INIT ( 64'hCC00CC00CC00CD04 ))
  \HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<5>  (
    .ADR0(\HDMI/sws_clk_sync [2]),
    .ADR4(\HDMI/sws_clk_sync [1]),
    .ADR5(\HDMI/sws_clk_sync [3]),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .ADR1(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR3(\HDMI/timing_inst/Mcompar_tc_heblnk[10]_hpos_ena_AND_9_o_cy<4>_0 ),
    .O(\HDMI/timing_inst/tc_heblnk[10]_hpos_ena_AND_9_o )
  );
  X_BUF   \HDMI/enc0/encb/q_m_reg<2>/HDMI/enc0/encb/q_m_reg<2>_CMUX_Delay  (
    .I(\HDMI/enc0/encb/q_m<4>_pack_3 ),
    .O(\HDMI/enc0/encb/q_m [4])
  );
  X_FF #(
    .LOC ( "SLICE_X43Y104" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/q_m_reg_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_2/CLK ),
    .I(\HDMI/enc0/encb/q_m [2]),
    .O(\HDMI/enc0/encb/q_m_reg [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y104" ),
    .INIT ( 64'hF00F0FF0F00F0FF0 ))
  \HDMI/enc0/encb/Mmux_q_m<2>11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\HDMI/enc0/encb/din_q [0]),
    .ADR3(\HDMI/enc0/encb/din_q [1]),
    .ADR4(\HDMI/enc0/encb/din_q [2]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encb/q_m [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X43Y104" ),
    .INIT ( 32'h96696996 ))
  \HDMI/enc0/encb/Mmux_q_m<4>11  (
    .ADR0(\HDMI/enc0/encb/din_q [3]),
    .ADR1(\HDMI/enc0/encb/din_q [4]),
    .ADR2(\HDMI/enc0/encb/din_q [0]),
    .ADR3(\HDMI/enc0/encb/din_q [1]),
    .ADR4(\HDMI/enc0/encb/din_q [2]),
    .O(\HDMI/enc0/encb/q_m<4>_pack_3 )
  );
  X_FF #(
    .LOC ( "SLICE_X43Y104" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/q_m_reg_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_6/CLK ),
    .I(\HDMI/enc0/encb/q_m [6]),
    .O(\HDMI/enc0/encb/q_m_reg [6]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y104" ),
    .INIT ( 64'hA55A5AA55AA5A55A ))
  \HDMI/enc0/encb/Mmux_q_m<6>11  (
    .ADR1(1'b1),
    .ADR4(\HDMI/enc0/encb/din_q [5]),
    .ADR0(\HDMI/enc0/encb/din_q [6]),
    .ADR2(\HDMI/enc0/encb/din_q [3]),
    .ADR5(\HDMI/enc0/encb/din_q [4]),
    .ADR3(\HDMI/enc0/encb/q_m [2]),
    .O(\HDMI/enc0/encb/q_m [6])
  );
  X_FF #(
    .LOC ( "SLICE_X43Y104" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/q_m_reg_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_4/CLK ),
    .I(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_4/IN ),
    .O(\HDMI/enc0/encb/q_m_reg [4]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/q_m_reg_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_7/CLK ),
    .I(\HDMI/enc0/encb/q_m [7]),
    .O(\HDMI/enc0/encb/q_m_reg [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y105" ),
    .INIT ( 64'h84848484DEDE8484 ))
  \HDMI/enc0/encb/Mmux_q_m<7>11  (
    .ADR3(1'b1),
    .ADR1(\HDMI/enc0/encb/Mmux_q_m<3>11 ),
    .ADR2(\HDMI/enc0/encb/din_q [7]),
    .ADR0(\HDMI/enc0/encb/q_m [6]),
    .ADR4(\HDMI/enc0/encb/Mmux_q_m<3>12 ),
    .ADR5(\HDMI/enc0/encb/n1d [3]),
    .O(\HDMI/enc0/encb/q_m [7])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y105" ),
    .INIT ( 64'h333F333F33333333 ))
  \HDMI/enc0/encb/Mmux_q_m<3>121  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR5(\HDMI/enc0/encb/din_q [0]),
    .ADR2(\HDMI/enc0/encb/n1d [1]),
    .ADR3(\HDMI/enc0/encb/n1d [0]),
    .ADR1(\HDMI/enc0/encb/n1d [2]),
    .O(\HDMI/enc0/encb/Mmux_q_m<3>12 )
  );
  X_FF #(
    .LOC ( "SLICE_X43Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/q_m_reg_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_5/CLK ),
    .I(\HDMI/enc0/encb/q_m [5]),
    .O(\HDMI/enc0/encb/q_m_reg [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y105" ),
    .INIT ( 64'hB1A0B1A072507250 ))
  \HDMI/enc0/encb/Mmux_q_m<5>11  (
    .ADR4(1'b1),
    .ADR2(\HDMI/enc0/encb/Mmux_q_m<3>11 ),
    .ADR0(\HDMI/enc0/encb/din_q [5]),
    .ADR5(\HDMI/enc0/encb/q_m [4]),
    .ADR3(\HDMI/enc0/encb/Mmux_q_m<3>12 ),
    .ADR1(\HDMI/enc0/encb/n1d [3]),
    .O(\HDMI/enc0/encb/q_m [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y105" ),
    .INIT ( 64'h8181E8177E7E17E8 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>11  (
    .ADR5(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8 ),
    .ADR0(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8_lut [0]),
    .ADR1(\HDMI/enc0/encb/q_m [3]),
    .ADR4(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR2(\HDMI/enc0/encb/q_m [7]),
    .ADR3(\HDMI/enc0/encb/q_m [5]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 )
  );
  X_BUF   \HDMI/enc0/encb/dout<9>/HDMI/enc0/encb/dout<9>_DMUX_Delay  (
    .I(N369_pack_6),
    .O(N369)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y106" ),
    .INIT ( 64'hA5A5A5A5A5A5A5A5 ))
  \HDMI/enc0/encb/Msub_n0233_lut<1>11  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\HDMI/enc0/encb/n0q_m [1]),
    .ADR0(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encb/Msub_n0233_lut [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X43Y106" ),
    .INIT ( 32'h50500A0A ))
  \HDMI/enc0/encb/decision3_SW4  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(\HDMI/enc0/encb/cnt [4]),
    .ADR2(\HDMI/enc0/encb/n0q_m [1]),
    .ADR0(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .O(N369_pack_6)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y106" ),
    .INIT ( 64'h8F07E5A1A785F1E0 ))
  \HDMI/enc0/encb/decision3  (
    .ADR0(\HDMI/enc0/encb/n0q_m [3]),
    .ADR4(\HDMI/enc0/encb/n1q_m [3]),
    .ADR5(\HDMI/enc0/encb/n1q_m<2>_0 ),
    .ADR1(\HDMI/enc0/encb/n0q_m [2]),
    .ADR3(N369),
    .ADR2(\HDMI/enc0/encb/cnt [4]),
    .O(\HDMI/enc0/encb/decision3_12615 )
  );
  X_FF #(
    .LOC ( "SLICE_X43Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/dout_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/dout_9/CLK ),
    .I(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [9]),
    .O(\HDMI/enc0/encb/dout [9]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y106" ),
    .INIT ( 64'h0ACC0A33FACCFA33 ))
  \HDMI/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT101  (
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR2(\HDMI/enc0/encb/decision2_12607 ),
    .ADR5(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR0(\HDMI/enc0/encb/decision3_12615 ),
    .ADR4(\HDMI/enc0/encb/c1_reg_14397 ),
    .ADR1(\HDMI/enc0/encb/c0_reg_14398 ),
    .O(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [9])
  );
  X_FF #(
    .LOC ( "SLICE_X43Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/dout_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/dout_8/CLK ),
    .I(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [8]),
    .O(\HDMI/enc0/encb/dout [8]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y106" ),
    .INIT ( 64'hFF0F000FFF0F000F ))
  \HDMI/enc0/encb/Mmux_c1_reg_decision3_mux_54_OUT91  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR2(\HDMI/enc0/encb/c0_reg_14398 ),
    .ADR4(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .O(\HDMI/enc0/encb/c1_reg_decision3_mux_54_OUT [8])
  );
  X_FF #(
    .LOC ( "SLICE_X44Y34" ),
    .INIT ( 1'b0 ))
  \HDMI/dcmspi_0/sndm  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/sndm/CLK ),
    .I(\HDMI/dcmspi_0/sndm_rstpot_11341 ),
    .O(\HDMI/dcmspi_0/sndm_13784 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y34" ),
    .INIT ( 64'h0055005500550000 ))
  \HDMI/dcmspi_0/sndm_rstpot  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\HDMI/dcmspi_0/mdone ),
    .ADR5(\HDMI/dcmspi_0/sndm_13784 ),
    .ADR0(\HDMI/switch_13761 ),
    .ADR4(\HDMI/dcmspi_0/ldm ),
    .O(\HDMI/dcmspi_0/sndm_rstpot_11341 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X44Y34" ),
    .INIT ( 16'h0000 ))
  \HDMI/dcmspi_0/DMGAP  (
    .A0(1'b0),
    .A1(1'b0),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/DMGAP/CLK ),
    .D(\NlwBufferSignal_HDMI/dcmspi_0/DMGAP/D ),
    .Q15(\NLW_HDMI/dcmspi_0/DMGAP_Q15_UNCONNECTED ),
    .Q(\HDMI/dcmspi_0/ldm ),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X44Y34" ),
    .INIT ( 16'h0000 ))
  \HDMI/dcmspi_0/GOGAP  (
    .A0(1'b0),
    .A1(1'b0),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/GOGAP/CLK ),
    .D(\NlwBufferSignal_HDMI/dcmspi_0/GOGAP/D ),
    .Q15(\NLW_HDMI/dcmspi_0/GOGAP_Q15_UNCONNECTED ),
    .Q(\HDMI/dcmspi_0/gocmd ),
    .CE(1'b1)
  );
  X_FF #(
    .LOC ( "SLICE_X44Y34" ),
    .INIT ( 1'b0 ))
  \HDMI/dcmspi_0/PROGEN  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/PROGEN/CLK ),
    .I(\HDMI/dcmspi_0/sndd_gocmd_OR_35_o ),
    .O(\HDMI/dcmspi_0/PROGEN_13786 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y34" ),
    .INIT ( 64'hFFFFFFCCFFFFFFCC ))
  \HDMI/dcmspi_0/sndd_gocmd_OR_35_o1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/dcmspi_0/gocmd ),
    .ADR3(\HDMI/dcmspi_0/sndd_13783 ),
    .ADR1(\HDMI/dcmspi_0/sndm_13784 ),
    .ADR5(1'b1),
    .O(\HDMI/dcmspi_0/sndd_gocmd_OR_35_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y34" ),
    .INIT ( 32'hF0C0F0C0 ))
  \HDMI/dcmspi_0/PROGDATA_rstpot  (
    .ADR0(1'b1),
    .ADR2(\HDMI/dcmspi_0/sndval<0>_0 ),
    .ADR4(1'b1),
    .ADR3(\HDMI/dcmspi_0/sndd_13783 ),
    .ADR1(\HDMI/dcmspi_0/sndm_13784 ),
    .O(\HDMI/dcmspi_0/PROGDATA_rstpot_11340 )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y34" ),
    .INIT ( 1'b0 ))
  \HDMI/dcmspi_0/PROGDATA  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/PROGDATA/CLK ),
    .I(\HDMI/dcmspi_0/PROGDATA_rstpot_11340 ),
    .O(\HDMI/dcmspi_0/PROGDATA_11339 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y61" ),
    .INIT ( 64'hFF555500FFFF5555 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1_SW1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .O(N148)
  );
  X_FF #(
    .LOC ( "SLICE_X44Y63" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1_rstpot )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1_13845 )
,
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y63" ),
    .INIT ( 64'hFF00FF00FF00FE00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1_rstpot1  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [9])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [5])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [6])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [7])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter [8])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1_rstpot )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y65" ),
    .INIT ( 64'hCEEFCCEECCCCCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In_SW0  (
    .ADR5(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag ),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2_12653 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [6])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv1_12655 )
,
    .O(N130)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y65" ),
    .INIT ( 64'hD555C000C000C000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1_12651 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6_12652 )
,
    .ADR5(N130),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In_12648 )

  );
  X_BUF   \N293/N293_AMUX_Delay  (
    .I(N300),
    .O(N300_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y69" ),
    .INIT ( 64'hBFFF80C0BF3F8000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW3  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [6])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [6])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .O(N293)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y69" ),
    .INIT ( 64'hFFDF5FDFA0800080 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW7  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .O(N299)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y69" ),
    .INIT ( 64'hFA50FA50FA50FA50 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW6  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .ADR5(1'b1),
    .O(N297)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y69" ),
    .INIT ( 32'hEEEE4444 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW8  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [4])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [4])
,
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .O(N300)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv_CMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_11413 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y70" ),
    .INIT ( 64'hCC00CC00CC00CC00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y70" ),
    .INIT ( 32'h000000CC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_rstpot  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_rstpot_11412 )

  );
  X_FF #(
    .LOC ( "SLICE_X44Y70" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_rstpot_11412 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_11413 )
,
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/active_q/HDMI/active_q_AMUX_Delay  (
    .I(\HDMI/tc_hesync[5] ),
    .O(\HDMI/tc_hesync<5>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y90" ),
    .INIT ( 64'h3110101031313110 ))
  \HDMI/timing_inst/Mcompar_vblnk_cy<4>  (
    .ADR1(\HDMI/timing_inst/vpos_cnt [10]),
    .ADR4(\HDMI/tc_hssync<3>_0 ),
    .ADR5(\HDMI/timing_inst/vpos_cnt [8]),
    .ADR2(\HDMI/tc_heblnk[10] ),
    .ADR0(\HDMI/timing_inst/vpos_cnt [9]),
    .ADR3(\HDMI/timing_inst/Mcompar_vblnk_cy<3>_0 ),
    .O(\HDMI/active_norst )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y90" ),
    .INIT ( 1'b0 ))
  \HDMI/active_q  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/active_q/CLK ),
    .I(\HDMI/active_q_rstpot_11431 ),
    .O(\HDMI/active_q_12978 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y90" ),
    .INIT ( 64'hF000FFF000000000 ))
  \HDMI/active_q_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(\HDMI/active_norst ),
    .ADR4(\HDMI/timing_inst/hpos_cnt [10]),
    .ADR2(\HDMI/tc_hsblnk<10>_0 ),
    .ADR3(\HDMI/timing_inst/Mcompar_hblnk_cy<4>_0 ),
    .O(\HDMI/active_q_rstpot_11431 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y90" ),
    .INIT ( 64'hFBEFFBEFFBEFFBEF ))
  \HDMI/tc_vesync<5>1  (
    .ADR4(1'b1),
    .ADR3(\HDMI/sws_clk_sync [0]),
    .ADR2(\HDMI/sws_clk_sync [3]),
    .ADR1(\HDMI/sws_clk_sync [1]),
    .ADR0(\HDMI/sws_clk_sync [2]),
    .ADR5(1'b1),
    .O(\HDMI/tc_vesync[2] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y90" ),
    .INIT ( 32'h00010001 ))
  \HDMI/sws_clk_sync[3]_GND_9_o_equal_22_o<3>1  (
    .ADR4(1'b1),
    .ADR3(\HDMI/sws_clk_sync [0]),
    .ADR2(\HDMI/sws_clk_sync [3]),
    .ADR1(\HDMI/sws_clk_sync [1]),
    .ADR0(\HDMI/sws_clk_sync [2]),
    .O(\HDMI/tc_hesync[5] )
  );
  X_BUF   \HDMI/enc0/encb/c0_reg/HDMI/enc0/encb/c0_reg_AMUX_Delay  (
    .I(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_11446 ),
    .O(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/c0_reg  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/c0_reg/CLK ),
    .I(\HDMI/enc0/encb/Mshreg_c0_reg_11450 ),
    .O(\HDMI/enc0/encb/c0_reg_14398 ),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y92" ))
  \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>  (
    .CI(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<3>_13922 ),
    .CYINIT(1'b0),
    .CO({\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_CO[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_CO[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_CO[1]_UNCONNECTED , 
\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_11446 }),
    .DI({\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_DI[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_DI[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_DI[1]_UNCONNECTED , 
\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi4_11441 }),
    .O({\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_O[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_O[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_O[1]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_O[0]_UNCONNECTED }),
    .S({\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_S[3]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_S[2]_UNCONNECTED , 
\NLW_HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_cy<4>_S[1]_UNCONNECTED , 
\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<4>_11454 })
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 16'h0000 ))
  \HDMI/enc0/encb/Mshreg_c0_reg  (
    .A0(1'b1),
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/Mshreg_c0_reg/CLK ),
    .D(\NlwBufferSignal_HDMI/enc0/encb/Mshreg_c0_reg/D ),
    .Q15(\NLW_HDMI/enc0/encb/Mshreg_c0_reg_Q15_UNCONNECTED ),
    .Q(\HDMI/enc0/encb/Mshreg_c0_reg_11450 ),
    .CE(1'b1)
  );
  X_FF #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/c1_reg  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/c1_reg/CLK ),
    .I(\HDMI/enc0/encb/Mshreg_c1_reg_11459 ),
    .O(\HDMI/enc0/encb/c1_reg_14397 ),
    .RST(GND),
    .SET(GND)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 16'h0000 ))
  \HDMI/enc0/encb/Mshreg_c1_reg  (
    .A0(1'b1),
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/Mshreg_c1_reg/CLK ),
    .D(\NlwBufferSignal_HDMI/enc0/encb/Mshreg_c1_reg/D ),
    .Q15(\NLW_HDMI/enc0/encb/Mshreg_c1_reg_Q15_UNCONNECTED ),
    .Q(\HDMI/enc0/encb/Mshreg_c1_reg_11459 ),
    .CE(1'b1)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 64'h8844221188442211 ))
  \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<4>  (
    .ADR2(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR3(\HDMI/tc_hesync[8] ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR4(\HDMI/tc_hesync<6>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lut<4>_11454 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 32'h77331100 ))
  \HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi4  (
    .ADR2(1'b1),
    .ADR0(\HDMI/timing_inst/hpos_cnt [8]),
    .ADR3(\HDMI/tc_hesync[8] ),
    .ADR1(\HDMI/timing_inst/hpos_cnt [9]),
    .ADR4(\HDMI/tc_hesync<6>_0 ),
    .O(\HDMI/timing_inst/Mcompar_tc_hssync[10]_hcount[10]_LessThan_15_o_lutdi4_11441 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y105" ),
    .INIT ( 64'hBBBBEEEE22228888 ))
  \HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd91  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8_lut [0]),
    .ADR0(\HDMI/enc0/encb/q_m [3]),
    .ADR4(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd5_lut [0]),
    .ADR1(\HDMI/enc0/encb/q_m [7]),
    .O(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9 )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3/CLK )
,
    .I
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3/IN )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_12649 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y65" ),
    .INIT ( 64'h7310731073107310 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2_SW0  (
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [6])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2_12653 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2 )
,
    .O(N350)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y65" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_12757 )
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y65" ),
    .INIT ( 64'hFFFF5500DDCC5500 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In4  (
    .ADR2(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY [7])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In1_12755 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In3_12756 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0242 )
,
    .ADR5(N350),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<6>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<6>_DMUX_Delay  (
    .I(N294_pack_9),
    .O(N294)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y69" ),
    .INIT ( 64'hF0F0CCCCF0F0CCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW2  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [7])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [7])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .ADR5(1'b1),
    .O(N291)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y69" ),
    .INIT ( 32'hFF00AAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW4  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [6])
,
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .O(N294_pack_9)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y69" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6_rstpot_11500 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y69" ),
    .INIT ( 64'hEA2AAAAAAAAAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6_rstpot  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR3(N294),
    .ADR0(N293),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1_13253 )
,
    .ADR4(N106),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6_rstpot_11500 )

  );
  X_SFF #(
    .LOC ( "SLICE_X45Y69" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5_rstpot_11502 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y69" ),
    .INIT ( 64'hACCCCCCCCCCCCCCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5_rstpot  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR0(N297),
    .ADR1(N296),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1_13253 )
,
    .ADR4(N106),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5_rstpot_11502 )

  );
  X_SFF #(
    .LOC ( "SLICE_X45Y69" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_rstpot_11515 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y69" ),
    .INIT ( 64'hEA2AAAAAAAAAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_rstpot  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR3(N300_0),
    .ADR0(N299),
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1_13253 )
,
    .ADR1(N106),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_rstpot_11515 )

  );
  X_BUF   \HDMI/tc_vsblnk<5>/HDMI/tc_vsblnk<5>_DMUX_Delay  (
    .I(\HDMI/tc_heblnk[4] ),
    .O(\HDMI/tc_heblnk<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y88" ),
    .INIT ( 64'h00000C3000000C30 ))
  \HDMI/tc_vsblnk<6>1  (
    .ADR0(1'b1),
    .ADR4(\HDMI/sws_clk_sync [2]),
    .ADR3(\HDMI/sws_clk_sync [0]),
    .ADR1(\HDMI/sws_clk_sync [1]),
    .ADR2(\HDMI/sws_clk_sync [3]),
    .ADR5(1'b1),
    .O(\HDMI/tc_vsblnk [5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y88" ),
    .INIT ( 32'h00000F33 ))
  \HDMI/tc_heblnk<4>1  (
    .ADR0(1'b1),
    .ADR4(\HDMI/sws_clk_sync [2]),
    .ADR3(\HDMI/sws_clk_sync [0]),
    .ADR1(\HDMI/sws_clk_sync [1]),
    .ADR2(\HDMI/sws_clk_sync [3]),
    .O(\HDMI/tc_heblnk[4] )
  );
  X_BUF   \HDMI/sws_clk_sync<3>/HDMI/sws_clk_sync<3>_DMUX_Delay  (
    .I(\HDMI/tc_heblnk[5] ),
    .O(\HDMI/tc_heblnk<5>_0 )
  );
  X_BUF   \HDMI/sws_clk_sync<3>/HDMI/sws_clk_sync<3>_CMUX_Delay  (
    .I(\HDMI/tc_hssync[4] ),
    .O(\HDMI/tc_hssync<4>_0 )
  );
  X_BUF   \HDMI/sws_clk_sync<3>/HDMI/sws_clk_sync<3>_BMUX_Delay  (
    .I(\HDMI/tc_hssync[3] ),
    .O(\HDMI/tc_hssync<3>_0 )
  );
  X_BUF   \HDMI/sws_clk_sync<3>/HDMI/sws_clk_sync<3>_AMUX_Delay  (
    .I(\HDMI/tc_hsblnk[10] ),
    .O(\HDMI/tc_hsblnk<10>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/sws_clk_sync_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/sws_clk_sync_3/CLK ),
    .I(\NlwBufferSignal_HDMI/sws_clk_sync_3/IN ),
    .O(\HDMI/sws_clk_sync [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y89" ),
    .INIT ( 64'hFFFAAAFAFFFAAAFA ))
  \HDMI/tc_heblnk<6>1  (
    .ADR1(1'b1),
    .ADR3(\HDMI/sws_clk_sync [0]),
    .ADR2(\HDMI/sws_clk_sync [1]),
    .ADR4(\HDMI/sws_clk_sync [3]),
    .ADR0(\HDMI/sws_clk_sync [2]),
    .ADR5(1'b1),
    .O(\HDMI/tc_heblnk[6] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y89" ),
    .INIT ( 32'hFFFAFAFA ))
  \HDMI/tc_heblnk<5>1  (
    .ADR1(1'b1),
    .ADR3(\HDMI/sws_clk_sync [0]),
    .ADR2(\HDMI/sws_clk_sync [1]),
    .ADR4(\HDMI/sws_clk_sync [3]),
    .ADR0(\HDMI/sws_clk_sync [2]),
    .O(\HDMI/tc_heblnk[5] )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/sws_clk_sync_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/sws_clk_sync_2/CLK ),
    .I(\NlwBufferSignal_HDMI/sws_clk_sync_2/IN ),
    .O(\HDMI/sws_clk_sync [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y89" ),
    .INIT ( 64'hFFFFFDFDFFFFFDFD ))
  \HDMI/tc_heblnk<3>1  (
    .ADR3(1'b1),
    .ADR1(\HDMI/sws_clk_sync [1]),
    .ADR0(\HDMI/sws_clk_sync [3]),
    .ADR4(\HDMI/sws_clk_sync [2]),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .ADR5(1'b1),
    .O(\HDMI/tc_heblnk[3] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y89" ),
    .INIT ( 32'h00004040 ))
  \HDMI/sws_clk_sync[3]_GND_9_o_equal_24_o<3>1  (
    .ADR3(1'b1),
    .ADR1(\HDMI/sws_clk_sync [1]),
    .ADR0(\HDMI/sws_clk_sync [3]),
    .ADR4(\HDMI/sws_clk_sync [2]),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .O(\HDMI/tc_hssync[4] )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/sws_clk_sync_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/sws_clk_sync_1/CLK ),
    .I(\NlwBufferSignal_HDMI/sws_clk_sync_1/IN ),
    .O(\HDMI/sws_clk_sync [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y89" ),
    .INIT ( 64'hFFFFEEEEFFFFEEEE ))
  \HDMI/tc_vesync<2>1  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/sws_clk_sync [2]),
    .ADR4(\HDMI/sws_clk_sync [1]),
    .ADR0(\HDMI/sws_clk_sync [0]),
    .ADR5(1'b1),
    .O(\HDMI/tc_vesync[9] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y89" ),
    .INIT ( 32'h00001111 ))
  \HDMI/tc_hssync<8>1  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/sws_clk_sync [2]),
    .ADR4(\HDMI/sws_clk_sync [1]),
    .ADR0(\HDMI/sws_clk_sync [0]),
    .O(\HDMI/tc_hssync[3] )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/sws_clk_sync_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/sws_clk_sync_0/CLK ),
    .I(\NlwBufferSignal_HDMI/sws_clk_sync_0/IN ),
    .O(\HDMI/sws_clk_sync [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y89" ),
    .INIT ( 64'h0000CCCC0000CCCC ))
  \HDMI/sws_clk_sync[3]_PWR_9_o_equal_25_o<3>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/sws_clk_sync [3]),
    .ADR3(1'b1),
    .ADR4(\HDMI/tc_vesync[9] ),
    .ADR5(1'b1),
    .O(\HDMI/tc_heblnk[7] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y89" ),
    .INIT ( 32'hFFDCFFDC ))
  \HDMI/_n01611  (
    .ADR2(\HDMI/sws_clk_sync [1]),
    .ADR3(\HDMI/sws_clk_sync [2]),
    .ADR1(\HDMI/sws_clk_sync [3]),
    .ADR0(\HDMI/sws_clk_sync [0]),
    .ADR4(1'b1),
    .O(\HDMI/tc_hsblnk[10] )
  );
  X_BUF   \HDMI/tc_hssync<6>/HDMI/tc_hssync<6>_AMUX_Delay  (
    .I(\HDMI/tc_hsblnk[9] ),
    .O(\HDMI/tc_hsblnk<9>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y90" ),
    .INIT ( 64'hFFCFFFF0FFCFFFF0 ))
  \HDMI/tc_hssync<6>1  (
    .ADR0(1'b1),
    .ADR4(\HDMI/sws_clk_sync [1]),
    .ADR1(\HDMI/sws_clk_sync [3]),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .ADR3(\HDMI/sws_clk_sync [2]),
    .ADR5(1'b1),
    .O(\HDMI/tc_hssync[6] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y90" ),
    .INIT ( 32'h00300033 ))
  \HDMI/tc_hsblnk<2>1  (
    .ADR0(1'b1),
    .ADR4(\HDMI/sws_clk_sync [1]),
    .ADR1(\HDMI/sws_clk_sync [3]),
    .ADR2(\HDMI/sws_clk_sync [0]),
    .ADR3(\HDMI/sws_clk_sync [2]),
    .O(\HDMI/tc_hsblnk[9] )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y105" ),
    .INIT ( 64'hFFFF565600000000 ))
  \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>13  (
    .ADR3(1'b1),
    .ADR5(\HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>11_14577 ),
    .ADR0(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9 ),
    .ADR1(\HDMI/enc0/encb/q_m [2]),
    .ADR2(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_xor<0>12 ),
    .ADR4(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd9_lut<0>1 ),
    .O(\HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>12_13690 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y105" ),
    .INIT ( 64'h0F0F0FFF0FFFFFFF ))
  \HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>12  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(\HDMI/enc0/encb/q_m [7]),
    .ADR4(\HDMI/enc0/encb/q_m [6]),
    .ADR3(\HDMI/enc0/encb/q_m [5]),
    .ADR2(\HDMI/enc0/encb/ADDERTREE_INTERNAL_Madd8 ),
    .O(\HDMI/enc0/encb/Msub_PWR_23_o_BUS_0017_sub_29_OUT_xor<2>11_14577 )
  );
  X_BUF   \HDMI/sws_clk<3>/HDMI/sws_clk<3>_DMUX_Delay  (
    .I(\HDMI/clk_sws_0/temp_pack_4 ),
    .O(\HDMI/clk_sws_0/temp )
  );
  X_BUF   \HDMI/sws_clk<3>/HDMI/sws_clk<3>_CMUX_Delay  (
    .I(\HDMI/clk_sws_2/temp_pack_3 ),
    .O(\HDMI/clk_sws_2/temp )
  );
  X_BUF   \HDMI/sws_clk<3>/HDMI/sws_clk<3>_BMUX_Delay  (
    .I(\HDMI/clk_sws_1/temp_pack_2 ),
    .O(\HDMI/clk_sws_1/temp )
  );
  X_BUF   \HDMI/sws_clk<3>/HDMI/sws_clk<3>_AMUX_Delay  (
    .I(\HDMI/clk_sws_3/temp_pack_1 ),
    .O(\HDMI/clk_sws_3/temp )
  );
  X_FF #(
    .LOC ( "SLICE_X46Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/clk_sws_3/use_fdc.fdb  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clk_sws_3/use_fdc.fdb/CLK ),
    .I(\NlwBufferSignal_HDMI/clk_sws_3/use_fdc.fdb/IN ),
    .O(\HDMI/sws_clk [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y89" ),
    .INIT ( 32'hFF00FF00 ))
  SW_0_IBUF_rt (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(SW_0_IBUF_0),
    .O(SW_0_IBUF_rt_11587)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/clk_sws_0/use_fdc.fda  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clk_sws_0/use_fdc.fda/CLK ),
    .I(SW_0_IBUF_rt_11587),
    .O(\HDMI/clk_sws_0/temp_pack_4 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/clk_sws_2/use_fdc.fdb  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clk_sws_2/use_fdc.fdb/CLK ),
    .I(\NlwBufferSignal_HDMI/clk_sws_2/use_fdc.fdb/IN ),
    .O(\HDMI/sws_clk [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y89" ),
    .INIT ( 32'hCCCCCCCC ))
  SW_2_IBUF_rt (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(SW_2_IBUF_0),
    .O(SW_2_IBUF_rt_11596)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/clk_sws_2/use_fdc.fda  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clk_sws_2/use_fdc.fda/CLK ),
    .I(SW_2_IBUF_rt_11596),
    .O(\HDMI/clk_sws_2/temp_pack_3 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/clk_sws_1/use_fdc.fdb  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clk_sws_1/use_fdc.fdb/CLK ),
    .I(\NlwBufferSignal_HDMI/clk_sws_1/use_fdc.fdb/IN ),
    .O(\HDMI/sws_clk [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y89" ),
    .INIT ( 32'hFF00FF00 ))
  SW_1_IBUF_rt (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(SW_1_IBUF_0),
    .O(SW_1_IBUF_rt_11602)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/clk_sws_1/use_fdc.fda  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clk_sws_1/use_fdc.fda/CLK ),
    .I(SW_1_IBUF_rt_11602),
    .O(\HDMI/clk_sws_1/temp_pack_2 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/clk_sws_0/use_fdc.fdb  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clk_sws_0/use_fdc.fdb/CLK ),
    .I(\NlwBufferSignal_HDMI/clk_sws_0/use_fdc.fdb/IN ),
    .O(\HDMI/sws_clk [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y89" ),
    .INIT ( 32'hFF00FF00 ))
  SW_3_IBUF_rt (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(SW_3_IBUF_0),
    .O(SW_3_IBUF_rt_11594)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/clk_sws_3/use_fdc.fda  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/clk_sws_3/use_fdc.fda/CLK ),
    .I(SW_3_IBUF_rt_11594),
    .O(\HDMI/clk_sws_3/temp_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1>/HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1>_CMUX_Delay  (
    .I(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT83 ),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT83_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X46Y105" ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT84  (
    .IA(N411),
    .IB(N412),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT83 ),
    .SEL(\HDMI/enc0/encb/q_m_reg<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y105" ),
    .INIT ( 64'h0BBFF440F4400BBF ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT84_F  (
    .ADR3(\HDMI/enc0/encb/cnt [2]),
    .ADR2(\HDMI/enc0/encb/n0233 [2]),
    .ADR5(\HDMI/enc0/encb/cnt [3]),
    .ADR4(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 ),
    .ADR1(\HDMI/enc0/encb/cnt [1]),
    .ADR0(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .O(N411)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y105" ),
    .INIT ( 64'h93C993936C366C6C ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT84_G  (
    .ADR1(\HDMI/enc0/encb/cnt [3]),
    .ADR5(\HDMI/enc0/encb/n0236 [3]),
    .ADR0(\HDMI/enc0/encb/cnt [2]),
    .ADR2(\HDMI/enc0/encb/n0236 [2]),
    .ADR4(\HDMI/enc0/encb/cnt [1]),
    .ADR3(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .O(N412)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y105" ),
    .INIT ( 64'hAA55AA5555AA55AA ))
  \HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1>11  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\HDMI/enc0/encb/cnt [1]),
    .ADR5(\HDMI/enc0/encb/n0q_m [1]),
    .ADR3(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .O(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y105" ),
    .INIT ( 64'h93996C66C9CC3633 ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT8131  (
    .ADR4(\HDMI/enc0/encb/n0q_m [3]),
    .ADR1(\HDMI/enc0/encb/n1q_m [3]),
    .ADR5(\HDMI/enc0/encb/n1q_m<2>_0 ),
    .ADR2(\HDMI/enc0/encb/n0q_m [1]),
    .ADR0(\HDMI/enc0/encb/n0q_m [2]),
    .ADR3(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 )
  );
  X_BUF   \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042/HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042_CMUX_Delay  (
    .I(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT10 ),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT10_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X46Y106" ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT101  (
    .IA(N417),
    .IB(N418),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT10 ),
    .SEL(\HDMI/enc0/encb/q_m_reg<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y106" ),
    .INIT ( 64'hB42D4BD2B42D4BD2 ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_F  (
    .ADR5(1'b1),
    .ADR4(\HDMI/enc0/encb/cnt [4]),
    .ADR2(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1041 ),
    .ADR1(\HDMI/enc0/encb/n1q_m [3]),
    .ADR3(\HDMI/enc0/encb/Msub_n0233_xor<3>11_0 ),
    .ADR0(\HDMI/enc0/encb/n0q_m [3]),
    .O(N417)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y106" ),
    .INIT ( 64'hAA5555AA99669966 ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_G  (
    .ADR2(1'b1),
    .ADR0(\HDMI/enc0/encb/cnt [4]),
    .ADR3(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042 ),
    .ADR5(\HDMI/enc0/encb/Msub_n0233_lut [3]),
    .ADR4(\HDMI/enc0/encb/Msub_n0236_xor<3>11_13867 ),
    .ADR1(\HDMI/enc0/encb/n1q_m [3]),
    .O(N418)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y106" ),
    .INIT ( 64'h1711771717177777 ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT10421  (
    .ADR0(\HDMI/enc0/encb/cnt [3]),
    .ADR1(\HDMI/enc0/encb/n0236 [3]),
    .ADR4(\HDMI/enc0/encb/n0236 [2]),
    .ADR2(\HDMI/enc0/encb/cnt [2]),
    .ADR3(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .ADR5(\HDMI/enc0/encb/cnt [1]),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1042 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y106" ),
    .INIT ( 64'h0BBFFFFF00000BBF ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT10411  (
    .ADR4(\HDMI/enc0/encb/cnt [3]),
    .ADR5(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT813 ),
    .ADR2(\HDMI/enc0/encb/cnt [2]),
    .ADR3(\HDMI/enc0/encb/n0233 [2]),
    .ADR0(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .ADR1(\HDMI/enc0/encb/cnt [1]),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1041 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y37" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/debsw3/sat<15>2  (
    .ADR3(\HDMI/debsw3/ctr [5]),
    .ADR4(\HDMI/debsw3/ctr [4]),
    .ADR5(\HDMI/debsw3/ctr [7]),
    .ADR0(\HDMI/debsw3/ctr [6]),
    .ADR1(\HDMI/debsw3/ctr [9]),
    .ADR2(\HDMI/debsw3/ctr [8]),
    .O(\HDMI/debsw3/sat<15>1_14586 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y37" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/debsw3/sat<15>1  (
    .ADR3(\HDMI/debsw3/ctr [11]),
    .ADR1(\HDMI/debsw3/ctr [10]),
    .ADR5(\HDMI/debsw3/ctr [13]),
    .ADR4(\HDMI/debsw3/ctr [12]),
    .ADR2(\HDMI/debsw3/ctr [15]),
    .ADR0(\HDMI/debsw3/ctr [14]),
    .O(\HDMI/debsw3/sat_2 [15])
  );
  X_FF #(
    .LOC ( "SLICE_X47Y37" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/debnced  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw3/debnced/CLK ),
    .I(\HDMI/debsw3/sat ),
    .O(\HDMI/debsw3/debnced_14416 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y37" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/debsw3/sat<15>3  (
    .ADR3(\HDMI/debsw3/sat_2 [15]),
    .ADR2(\HDMI/debsw3/ctr [1]),
    .ADR0(\HDMI/debsw3/ctr [0]),
    .ADR5(\HDMI/debsw3/ctr [3]),
    .ADR4(\HDMI/debsw3/ctr [2]),
    .ADR1(\HDMI/debsw3/sat<15>1_14586 ),
    .O(\HDMI/debsw3/sat )
  );
  X_FF #(
    .LOC ( "SLICE_X47Y37" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/cntr_en  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw3/cntr_en/CLK ),
    .I(\HDMI/debsw3/cntr_en_rstpot_11683 ),
    .O(\HDMI/debsw3/cntr_en_13929 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y37" ),
    .INIT ( 64'hFF00FFFFFF00FF00 ))
  \HDMI/debsw3/cntr_en_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/debsw3/cntr_en_13929 ),
    .ADR4(\HDMI/debsw3/sat ),
    .ADR3(\HDMI/debsw3/transition_13932 ),
    .O(\HDMI/debsw3/cntr_en_rstpot_11683 )
  );
  X_FF #(
    .LOC ( "SLICE_X47Y89" ),
    .INIT ( 1'b0 ))
  \HDMI/synchro_sws_0/use_fdc.fda  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/synchro_sws_0/use_fdc.fda/CLK ),
    .I(\NlwBufferSignal_HDMI/synchro_sws_0/use_fdc.fda/IN ),
    .O(\HDMI/synchro_sws_0/temp ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y105" ),
    .INIT ( 64'hC639936C936CC639 ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT61  (
    .ADR0(\HDMI/enc0/encb/decision3_12615 ),
    .ADR1(\HDMI/enc0/encb/cnt [2]),
    .ADR3(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_add_47_OUT1_0 ),
    .ADR5(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_12616 ),
    .ADR4(\HDMI/enc0/encb/n0236 [2]),
    .ADR2(\HDMI/enc0/encb/n0233 [2]),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT6 )
  );
  X_FF #(
    .LOC ( "SLICE_X47Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/cnt_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/cnt_2/CLK ),
    .I(\HDMI/enc0/encb/GND_23_o_cnt[4]_mux_55_OUT<2> ),
    .O(\HDMI/enc0/encb/cnt [2]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y105" ),
    .INIT ( 64'h7300BF0040008C00 ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT62  (
    .ADR3(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR1(\HDMI/enc0/encb/decision2_12607 ),
    .ADR4(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT63 ),
    .ADR0(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .ADR2(\HDMI/enc0/encb/cnt [1]),
    .ADR5(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT6 ),
    .O(\HDMI/enc0/encb/GND_23_o_cnt[4]_mux_55_OUT<2> )
  );
  X_FF #(
    .LOC ( "SLICE_X47Y105" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/cnt_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/cnt_1/CLK ),
    .I(\HDMI/enc0/encb/GND_23_o_cnt[4]_mux_55_OUT<1> ),
    .O(\HDMI/enc0/encb/cnt [1]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y105" ),
    .INIT ( 64'hF0F0000090909090 ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT41  (
    .ADR3(1'b1),
    .ADR2(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR5(\HDMI/enc0/encb/decision2_12607 ),
    .ADR1(\HDMI/enc0/encb/decision3_12615 ),
    .ADR0(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_12616 ),
    .ADR4(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_sub_41_OUT_lut<1> ),
    .O(\HDMI/enc0/encb/GND_23_o_cnt[4]_mux_55_OUT<1> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y105" ),
    .INIT ( 64'hA0A00000A0B30033 ))
  \HDMI/enc0/encb/decision2  (
    .ADR1(\HDMI/enc0/encb/cnt [1]),
    .ADR3(\HDMI/enc0/encb/cnt [2]),
    .ADR5(N61),
    .ADR2(\HDMI/enc0/encb/Msub_n0233_lut [1]),
    .ADR0(\HDMI/enc0/encb/Msub_n0233_lut [2]),
    .ADR4(\HDMI/enc0/encb/Msub_n0233_lut [3]),
    .O(\HDMI/enc0/encb/decision2_12607 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y106" ),
    .INIT ( 64'hFFAAFFAAFFAAFFAA ))
  \HDMI/enc0/encb/decision2_SW0  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\HDMI/enc0/encb/cnt [3]),
    .ADR0(\HDMI/enc0/encb/cnt [4]),
    .O(N61)
  );
  X_FF #(
    .LOC ( "SLICE_X47Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/cnt_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/cnt_4/CLK ),
    .I(\HDMI/enc0/encb/GND_23_o_cnt[4]_mux_55_OUT<4> ),
    .O(\HDMI/enc0/encb/cnt [4]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y106" ),
    .INIT ( 64'hF5A0A0F500000000 ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT102  (
    .ADR1(1'b1),
    .ADR5(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR0(\HDMI/enc0/encb/decision2_12607 ),
    .ADR4(\HDMI/enc0/encb/cnt [4]),
    .ADR3(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_0 ),
    .ADR2(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT10_0 ),
    .O(\HDMI/enc0/encb/GND_23_o_cnt[4]_mux_55_OUT<4> )
  );
  X_FF #(
    .LOC ( "SLICE_X47Y106" ),
    .INIT ( 1'b0 ))
  \HDMI/enc0/encb/cnt_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/enc0/encb/cnt_3/CLK ),
    .I(\HDMI/enc0/encb/GND_23_o_cnt[4]_mux_55_OUT<3> ),
    .O(\HDMI/enc0/encb/cnt [3]),
    .RST(\HDMI/reset ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y106" ),
    .INIT ( 64'hAA0AA000A000AA0A ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT85  (
    .ADR1(1'b1),
    .ADR0(\HDMI/enc0/encb/de_reg_12614 ),
    .ADR2(\HDMI/enc0/encb/decision2_12607 ),
    .ADR4(\HDMI/enc0/encb/cnt [3]),
    .ADR5(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT81_14588 ),
    .ADR3(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT83_0 ),
    .O(\HDMI/enc0/encb/GND_23_o_cnt[4]_mux_55_OUT<3> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y106" ),
    .INIT ( 64'h660F990F990F660F ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT81  (
    .ADR3(\HDMI/enc0/encb/decision3_12615 ),
    .ADR1(\HDMI/enc0/encb/n1q_m [3]),
    .ADR4(\HDMI/enc0/encb/Msub_n0233_xor<3>11_0 ),
    .ADR0(\HDMI/enc0/encb/n0q_m [3]),
    .ADR5(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT811 ),
    .ADR2(N399),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT81_14588 )
  );
  X_FF #(
    .LOC ( "SLICE_X48Y34" ),
    .INIT ( 1'b0 ))
  \HDMI/dcmspi_0/sndd  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/sndd/CLK ),
    .I(\HDMI/dcmspi_0/sndd_rstpot_11757 ),
    .O(\HDMI/dcmspi_0/sndd_13783 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y34" ),
    .INIT ( 64'h0000000000FF00F0 ))
  \HDMI/dcmspi_0/sndd_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(\HDMI/dcmspi_0/ddone ),
    .ADR4(\HDMI/dcmspi_0/sndd_13783 ),
    .ADR3(\HDMI/switch_13761 ),
    .ADR2(\HDMI/gopclk ),
    .O(\HDMI/dcmspi_0/sndd_rstpot_11757 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X48Y34" ),
    .INIT ( 16'h0000 ))
  \HDMI/dcmspi_0/VCNT  (
    .A0(1'b1),
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b1),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/VCNT/CLK ),
    .D(\NlwBufferSignal_HDMI/dcmspi_0/VCNT/D ),
    .Q15(\NLW_HDMI/dcmspi_0/VCNT_Q15_UNCONNECTED ),
    .Q(\HDMI/dcmspi_0/ddone ),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X48Y34" ),
    .INIT ( 16'h0000 ))
  \HDMI/dcmspi_0/MCNT  (
    .A0(1'b1),
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b1),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/MCNT/CLK ),
    .D(\NlwBufferSignal_HDMI/dcmspi_0/MCNT/D ),
    .Q15(\NLW_HDMI/dcmspi_0/MCNT_Q15_UNCONNECTED ),
    .Q(\HDMI/dcmspi_0/mdone ),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X48Y39" ),
    .INIT ( 16'h0001 ))
  pwrup_0 (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b1),
    .CLK(\NlwBufferSignal_pwrup_0/CLK ),
    .D(1'b0),
    .Q15(NLW_pwrup_0_Q15_UNCONNECTED),
    .Q(pwrup),
    .CE(pclk_lckd)
  );
  X_FF #(
    .LOC ( "SLICE_X48Y39" ),
    .INIT ( 1'b0 ))
  \HDMI/switch  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/switch/CLK ),
    .I(\HDMI/pwrup_sw3_rdy_OR_19_o ),
    .O(\HDMI/switch_13761 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y39" ),
    .INIT ( 64'hFFFFFFFFFFFFFEFE ))
  \HDMI/pwrup_sw3_rdy_OR_19_o1  (
    .ADR3(1'b1),
    .ADR1(\HDMI/debsw3/debnced_14416 ),
    .ADR4(pwrup),
    .ADR0(\HDMI/debsw0/debnced_14413 ),
    .ADR5(\HDMI/debsw1/debnced_14414 ),
    .ADR2(\HDMI/debsw2/debnced_14415 ),
    .O(\HDMI/pwrup_sw3_rdy_OR_19_o )
  );
  X_BUF   \HDMI/debsw1/block_out/HDMI/debsw1/block_out_DMUX_Delay  (
    .I(\HDMI/debsw0/block_out ),
    .O(\HDMI/debsw0/block_out_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X48Y44" ),
    .INIT ( 16'h0000 ))
  \HDMI/debsw1/blockout_0  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b1),
    .CLK(\NlwBufferSignal_HDMI/debsw1/blockout_0/CLK ),
    .D(1'b1),
    .Q15(\NLW_HDMI/debsw1/blockout_0_Q15_UNCONNECTED ),
    .Q(\HDMI/debsw1/block_out ),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X48Y44" ),
    .INIT ( 16'h0000 ))
  \HDMI/debsw0/blockout_0  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b1),
    .CLK(\NlwBufferSignal_HDMI/debsw0/blockout_0/CLK ),
    .D(1'b1),
    .Q(\HDMI/debsw0/block_out ),
    .CE(1'b1),
    .Q15(\NLW_HDMI/debsw0/blockout_0_Q15_UNCONNECTED )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X48Y44" ),
    .INIT ( 16'h0000 ))
  \HDMI/debsw2/blockout_0  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b1),
    .CLK(\NlwBufferSignal_HDMI/debsw2/blockout_0/CLK ),
    .D(1'b1),
    .Q15(\NLW_HDMI/debsw2/blockout_0_Q15_UNCONNECTED ),
    .Q(\HDMI/debsw2/block_out ),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X48Y44" ),
    .INIT ( 16'h0000 ))
  \HDMI/debsw3/blockout_0  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b1),
    .CLK(\NlwBufferSignal_HDMI/debsw3/blockout_0/CLK ),
    .D(1'b1),
    .Q15(\NLW_HDMI/debsw3/blockout_0_Q15_UNCONNECTED ),
    .Q(\HDMI/debsw3/block_out ),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X48Y44" ),
    .INIT ( 16'h0000 ))
  \HDMI/SRL16E_0  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b1),
    .CLK(\NlwBufferSignal_HDMI/SRL16E_0/CLK ),
    .D(\NlwBufferSignal_HDMI/SRL16E_0/D ),
    .Q15(\NLW_HDMI/SRL16E_0_Q15_UNCONNECTED ),
    .Q(\HDMI/gopclk ),
    .CE(1'b1)
  );
  X_BUF   \HDMI/debsw0/transition/HDMI/debsw0/transition_CMUX_Delay  (
    .I(\HDMI/debsw0/sync_q_pack_1 ),
    .O(\HDMI/debsw0/sync_q_14590 )
  );
  X_FF #(
    .LOC ( "SLICE_X48Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/transition  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw0/transition/CLK ),
    .I(\HDMI/debsw0/transition_rstpot_11832 ),
    .O(\HDMI/debsw0/transition_13943 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y45" ),
    .INIT ( 64'h6600660066006600 ))
  \HDMI/debsw0/transition_rstpot  (
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\HDMI/debsw0/block_out_0 ),
    .ADR0(\HDMI/debsw0/sync_q_14590 ),
    .ADR1(\HDMI/sws_sync_q<0>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/debsw0/transition_rstpot_11832 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y45" ),
    .INIT ( 32'hCCCCCCCC ))
  \HDMI/sws_sync_q<0>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\HDMI/sws_sync_q<0>_0 ),
    .O(\HDMI/sws_sync_q<0>_rt_11831 )
  );
  X_FF #(
    .LOC ( "SLICE_X48Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw0/sync_q  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw0/sync_q/CLK ),
    .I(\HDMI/sws_sync_q<0>_rt_11831 ),
    .O(\HDMI/debsw0/sync_q_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT61/HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_AMUX_Delay  (
    .I(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_add_47_OUT1 ),
    .O(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_add_47_OUT1_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y105" ),
    .INIT ( 64'h3CC3C33C3CC3C33C ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT611  (
    .ADR0(1'b1),
    .ADR2(\HDMI/enc0/encb/cnt [1]),
    .ADR3(\HDMI/enc0/encb/n0q_m [1]),
    .ADR1(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .ADR4(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT61_12616 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y105" ),
    .INIT ( 32'hF3FC30C0 ))
  \HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_add_47_OUT11  (
    .ADR0(1'b1),
    .ADR2(\HDMI/enc0/encb/cnt [1]),
    .ADR3(\HDMI/enc0/encb/n0q_m [1]),
    .ADR1(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .ADR4(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .O(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_add_47_OUT1 )
  );
  X_BUF   \HDMI/enc0/encb/n0236<3>/HDMI/enc0/encb/n0236<3>_CMUX_Delay  (
    .I(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_11842 ),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X48Y106" ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012  (
    .IA(N423),
    .IB(N424),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT101_11842 ),
    .SEL(\HDMI/enc0/encb/decision3_12615 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y106" ),
    .INIT ( 64'hFFF900069990666F ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012_F  (
    .ADR4(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012_0 ),
    .ADR5(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2 ),
    .ADR2(\HDMI/enc0/encb/cnt [2]),
    .ADR3(\HDMI/enc0/encb/n0236 [2]),
    .ADR1(\HDMI/enc0/encb/cnt [3]),
    .ADR0(\HDMI/enc0/encb/n0236 [3]),
    .O(N423)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y106" ),
    .INIT ( 64'h5F05FA5FFA5FA0FA ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012_G  (
    .ADR1(1'b1),
    .ADR3(\HDMI/enc0/encb/n1q_m [3]),
    .ADR0(\HDMI/enc0/encb/n0q_m [3]),
    .ADR5(\HDMI/enc0/encb/Msub_n0233_xor<3>11_0 ),
    .ADR4(\HDMI/enc0/encb/cnt [3]),
    .ADR2(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT811 ),
    .O(N424)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y106" ),
    .INIT ( 64'h5955AA59A6AA55A6 ))
  \HDMI/enc0/encb/Msub_n0236_xor<3>11  (
    .ADR5(\HDMI/enc0/encb/n0q_m [3]),
    .ADR0(\HDMI/enc0/encb/n1q_m [3]),
    .ADR3(\HDMI/enc0/encb/n0q_m [2]),
    .ADR4(\HDMI/enc0/encb/n1q_m<2>_0 ),
    .ADR2(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .ADR1(\HDMI/enc0/encb/n0q_m [1]),
    .O(\HDMI/enc0/encb/n0236 [3])
  );
  X_BUF   \HDMI/debsw3/transition/HDMI/debsw3/transition_AMUX_Delay  (
    .I(\HDMI/debsw3/sync_q_pack_1 ),
    .O(\HDMI/debsw3/sync_q_14591 )
  );
  X_FF #(
    .LOC ( "SLICE_X49Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/transition  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw3/transition/CLK ),
    .I(\HDMI/debsw3/transition_rstpot_11870 ),
    .O(\HDMI/debsw3/transition_13932 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y44" ),
    .INIT ( 64'h2222888822228888 ))
  \HDMI/debsw3/transition_rstpot  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\HDMI/debsw3/block_out ),
    .ADR1(\HDMI/debsw3/sync_q_14591 ),
    .ADR4(\HDMI/sws_sync_q<3>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/debsw3/transition_rstpot_11870 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y44" ),
    .INIT ( 32'hFFFF0000 ))
  \HDMI/sws_sync_q<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/sws_sync_q<3>_0 ),
    .O(\HDMI/sws_sync_q<3>_rt_11869 )
  );
  X_FF #(
    .LOC ( "SLICE_X49Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw3/sync_q  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw3/sync_q/CLK ),
    .I(\HDMI/sws_sync_q<3>_rt_11869 ),
    .O(\HDMI/debsw3/sync_q_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/enc0/encb/n0236<2>/HDMI/enc0/encb/n0236<2>_BMUX_Delay  (
    .I(\HDMI/enc0/encb/n0233<2>_pack_1 ),
    .O(\HDMI/enc0/encb/n0233 [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y105" ),
    .INIT ( 64'h55AAA55A55AAA55A ))
  \HDMI/enc0/encb/Msub_n0236_xor<2>11  (
    .ADR1(1'b1),
    .ADR4(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .ADR0(\HDMI/enc0/encb/n0q_m [2]),
    .ADR3(\HDMI/enc0/encb/n1q_m<2>_0 ),
    .ADR2(\HDMI/enc0/encb/n0q_m [1]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encb/n0236 [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y105" ),
    .INIT ( 32'h5AA555AA ))
  \HDMI/enc0/encb/Msub_n0233_xor<2>11  (
    .ADR1(1'b1),
    .ADR4(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .ADR0(\HDMI/enc0/encb/n0q_m [2]),
    .ADR3(\HDMI/enc0/encb/n1q_m<2>_0 ),
    .ADR2(\HDMI/enc0/encb/n0q_m [1]),
    .O(\HDMI/enc0/encb/n0233<2>_pack_1 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y105" ),
    .INIT ( 64'hC9C96363C9C96363 ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT631  (
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR1(\HDMI/enc0/encb/cnt [2]),
    .ADR0(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR4(\HDMI/enc0/encb/n0236 [2]),
    .ADR2(\HDMI/enc0/encb/n0233 [2]),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT63 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y106" ),
    .INIT ( 64'h7D65BE9A65249A18 ))
  \HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>31  (
    .ADR2(\HDMI/enc0/encb/n0q_m [1]),
    .ADR1(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .ADR3(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR0(\HDMI/enc0/encb/Msub_n0233_lut [2]),
    .ADR4(\HDMI/enc0/encb/cnt [2]),
    .ADR5(\HDMI/enc0/encb/cnt [1]),
    .O(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y106" ),
    .INIT ( 64'h5A565559A5A9AAA6 ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT81_SW1  (
    .ADR0(\HDMI/enc0/encb/n0236 [3]),
    .ADR4(\HDMI/enc0/encb/Msub_n0233_lut [2]),
    .ADR1(\HDMI/enc0/encb/n0q_m [1]),
    .ADR3(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .ADR5(\HDMI/enc0/encb/Madd_cnt[4]_GND_23_o_add_50_OUT_cy<0>2 ),
    .ADR2(\HDMI/enc0/encb/cnt [2]),
    .O(N399)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y106" ),
    .INIT ( 64'hFFFF00000000FFFF ))
  \HDMI/enc0/encb/Msub_n0233_lut<2>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/enc0/encb/n0q_m [2]),
    .ADR5(\HDMI/enc0/encb/n1q_m<2>_0 ),
    .O(\HDMI/enc0/encb/Msub_n0233_lut [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y106" ),
    .INIT ( 64'hD400FFD4EAA8FD40 ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT8111  (
    .ADR5(\HDMI/enc0/encb/n0q_m [1]),
    .ADR0(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .ADR4(\HDMI/enc0/encb/Msub_n0233_lut [2]),
    .ADR1(\HDMI/enc0/encb/q_m_reg<8>_0 ),
    .ADR3(\HDMI/enc0/encb/cnt [2]),
    .ADR2(\HDMI/enc0/encb/cnt [1]),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT811 )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/dcmspi_0/sndval_4  (
    .CE(\HDMI/dcmspi_0/_n0046_inv ),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/sndval_4/CLK ),
    .I(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<4> ),
    .O(\HDMI/dcmspi_0/sndval [4]),
    .SRST(\HDMI/switch_13761 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 64'hEE44FA50EE44FA50 ))
  \HDMI/dcmspi_0/Mmux_sndval[9]_dval[9]_mux_9_OUT51  (
    .ADR5(1'b1),
    .ADR0(\HDMI/gopclk ),
    .ADR4(\HDMI/dcmspi_0/ldm ),
    .ADR1(\HDMI/pclk_M[2] ),
    .ADR2(\HDMI/dcmspi_0/sndval [5]),
    .ADR3(\HDMI/pclk_M<1>_0 ),
    .O(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<4> )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/dcmspi_0/sndval_3  (
    .CE(\HDMI/dcmspi_0/_n0046_inv ),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/sndval_3/CLK ),
    .I(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<3> ),
    .O(\HDMI/dcmspi_0/sndval [3]),
    .SRST(\HDMI/switch_13761 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 64'hF5E4A0E4F5E4A0E4 ))
  \HDMI/dcmspi_0/Mmux_sndval[9]_dval[9]_mux_9_OUT41  (
    .ADR5(1'b1),
    .ADR0(\HDMI/gopclk ),
    .ADR3(\HDMI/dcmspi_0/ldm ),
    .ADR4(\HDMI/pclk_M<1>_0 ),
    .ADR1(\HDMI/dcmspi_0/sndval [4]),
    .ADR2(\HDMI/pclk_D<1>_0 ),
    .O(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<3> )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/dcmspi_0/sndval_2  (
    .CE(\HDMI/dcmspi_0/_n0046_inv ),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/sndval_2/CLK ),
    .I(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<2> ),
    .O(\HDMI/dcmspi_0/sndval [2]),
    .SRST(\HDMI/switch_13761 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 64'hF0F0AAFFF0F0AA00 ))
  \HDMI/dcmspi_0/Mmux_sndval[9]_dval[9]_mux_9_OUT31  (
    .ADR1(1'b1),
    .ADR4(\HDMI/gopclk ),
    .ADR3(\HDMI/dcmspi_0/ldm ),
    .ADR0(\HDMI/pclk_M<0>_0 ),
    .ADR5(\HDMI/dcmspi_0/sndval [3]),
    .ADR2(\HDMI/pclk_D<0>_0 ),
    .O(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<2> )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/dcmspi_0/sndval_1  (
    .CE(\HDMI/dcmspi_0/_n0046_inv ),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/sndval_1/CLK ),
    .I(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<1> ),
    .O(\HDMI/dcmspi_0/sndval [1]),
    .SRST(\HDMI/switch_13761 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 64'h0000EEEE0000EEEE ))
  \HDMI/dcmspi_0/Mmux_sndval[9]_dval[9]_mux_9_OUT21  (
    .ADR3(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/gopclk ),
    .ADR0(\HDMI/dcmspi_0/ldm ),
    .ADR1(\HDMI/dcmspi_0/sndval [2]),
    .O(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<1> )
  );
  X_BUF   \HDMI/pclk_M<3>/HDMI/pclk_M<3>_CMUX_Delay  (
    .I(\HDMI/pclk_D [1]),
    .O(\HDMI/pclk_D<1>_0 )
  );
  X_BUF   \HDMI/pclk_M<3>/HDMI/pclk_M<3>_BMUX_Delay  (
    .I(\HDMI/pclk_M[1] ),
    .O(\HDMI/pclk_M<1>_0 )
  );
  X_BUF   \HDMI/pclk_M<3>/HDMI/pclk_M<3>_AMUX_Delay  (
    .I(\HDMI/pclk_M[5] ),
    .O(\HDMI/pclk_M<5>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/pclk_M_3  (
    .CE(\HDMI/switch_13761 ),
    .CLK(\NlwBufferSignal_HDMI/pclk_M_3/CLK ),
    .I(\HDMI/sws_sync_q[3]_GND_9_o_equal_8_o ),
    .O(\HDMI/pclk_M[3] ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 64'h000C0000000C0000 ))
  \HDMI/sws_sync_q[3]_GND_9_o_equal_8_o<3>1  (
    .ADR0(1'b1),
    .ADR1(\HDMI/sws_sync_q<1>_0 ),
    .ADR4(\HDMI/sws_sync_q<0>_0 ),
    .ADR2(\HDMI/sws_sync_q<2>_0 ),
    .ADR3(\HDMI/sws_sync_q<3>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/sws_sync_q[3]_GND_9_o_equal_8_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 32'h00000003 ))
  \HDMI/sws_sync_q[3]_GND_9_o_equal_6_o<3>1  (
    .ADR0(1'b1),
    .ADR1(\HDMI/sws_sync_q<1>_0 ),
    .ADR4(\HDMI/sws_sync_q<0>_0 ),
    .ADR2(\HDMI/sws_sync_q<2>_0 ),
    .ADR3(\HDMI/sws_sync_q<3>_0 ),
    .O(\HDMI/sws_sync_q[3]_GND_9_o_equal_6_o )
  );
  X_FF #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/pclk_D_1  (
    .CE(\HDMI/switch_13761 ),
    .CLK(\NlwBufferSignal_HDMI/pclk_D_1/CLK ),
    .I(\HDMI/sws_sync_q[3]_GND_9_o_equal_6_o ),
    .O(\HDMI/pclk_D [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/led1_0  (
    .CE(\HDMI/switch_13761 ),
    .CLK(\NlwBufferSignal_HDMI/led1_0/CLK ),
    .I(\HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<8>1 ),
    .O(\HDMI/led1[0] ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 64'h1100110011001100 ))
  \HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<8>11  (
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/sws_sync_q<0>_0 ),
    .ADR1(\HDMI/sws_sync_q<2>_0 ),
    .ADR0(\HDMI/sws_sync_q<3>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<8>1 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 32'h0000FF00 ))
  \HDMI/sws_sync_q[3]_GND_9_o_equal_7_o<3>1  (
    .ADR0(1'b1),
    .ADR4(\HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<3> ),
    .ADR3(\HDMI/sws_sync_q<0>_0 ),
    .ADR2(1'b1),
    .ADR1(1'b1),
    .O(\HDMI/sws_sync_q[3]_GND_9_o_equal_7_o )
  );
  X_FF #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/pclk_M_1  (
    .CE(\HDMI/switch_13761 ),
    .CLK(\NlwBufferSignal_HDMI/pclk_M_1/CLK ),
    .I(\HDMI/sws_sync_q[3]_GND_9_o_equal_7_o ),
    .O(\HDMI/pclk_M[1] ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/pclk_M_2  (
    .CE(\HDMI/switch_13761 ),
    .CLK(\NlwBufferSignal_HDMI/pclk_M_2/CLK ),
    .I(\HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<3> ),
    .O(\HDMI/pclk_M[2] ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 64'hFEFEFEFEFEFEFEFE ))
  \HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<5>1  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\HDMI/sws_sync_q<1>_0 ),
    .ADR1(\HDMI/sws_sync_q<2>_0 ),
    .ADR0(\HDMI/sws_sync_q<3>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<3> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 32'hEEFEEEFE ))
  \HDMI/_n01261  (
    .ADR4(1'b1),
    .ADR3(\HDMI/sws_sync_q<0>_0 ),
    .ADR2(\HDMI/sws_sync_q<1>_0 ),
    .ADR1(\HDMI/sws_sync_q<2>_0 ),
    .ADR0(\HDMI/sws_sync_q<3>_0 ),
    .O(\HDMI/_n0126 )
  );
  X_FF #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/pclk_M_5  (
    .CE(\HDMI/switch_13761 ),
    .CLK(\NlwBufferSignal_HDMI/pclk_M_5/CLK ),
    .I(\HDMI/_n0126 ),
    .O(\HDMI/pclk_M[5] ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 64'h04CC000000040000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In3  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [7])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6211_12890 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o261 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In3_12756 )

  );
  X_BUF   \HDMI/enc0/encb/Msub_n0233_lut<3>/HDMI/enc0/encb/Msub_n0233_lut<3>_DMUX_Delay  (
    .I(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012_11975 ),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012_0 )
  );
  X_BUF   \HDMI/enc0/encb/Msub_n0233_lut<3>/HDMI/enc0/encb/Msub_n0233_lut<3>_CMUX_Delay  (
    .I(\HDMI/enc0/encb/Msub_n0233_xor<3>11 ),
    .O(\HDMI/enc0/encb/Msub_n0233_xor<3>11_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y106" ),
    .INIT ( 64'hAA55AA55AA55AA55 ))
  \HDMI/enc0/encb/Msub_n0233_lut<3>1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\HDMI/enc0/encb/n0q_m [3]),
    .ADR3(\HDMI/enc0/encb/n1q_m [3]),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encb/Msub_n0233_lut [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y106" ),
    .INIT ( 32'h22BBBBDD ))
  \HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT10121  (
    .ADR2(1'b1),
    .ADR4(\HDMI/enc0/encb/Msub_n0236_xor<3>11_13867 ),
    .ADR1(\HDMI/enc0/encb/cnt [3]),
    .ADR0(\HDMI/enc0/encb/n0q_m [3]),
    .ADR3(\HDMI/enc0/encb/n1q_m [3]),
    .O(\HDMI/enc0/encb/Mmux_GND_23_o_cnt[4]_mux_55_OUT1012_11975 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y106" ),
    .INIT ( 64'hF0FF30F3F0FF30F3 ))
  \HDMI/enc0/encb/Msub_n0236_xor<3>111  (
    .ADR0(1'b1),
    .ADR3(\HDMI/enc0/encb/n0q_m [2]),
    .ADR2(\HDMI/enc0/encb/n1q_m<2>_0 ),
    .ADR1(\HDMI/enc0/encb/n0q_m [1]),
    .ADR4(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/enc0/encb/Msub_n0236_xor<3>11_13867 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y106" ),
    .INIT ( 32'hCF0CFF0F ))
  \HDMI/enc0/encb/Msub_n0233_xor<3>111  (
    .ADR0(1'b1),
    .ADR3(\HDMI/enc0/encb/n0q_m [2]),
    .ADR2(\HDMI/enc0/encb/n1q_m<2>_0 ),
    .ADR1(\HDMI/enc0/encb/n0q_m [1]),
    .ADR4(\HDMI/enc0/encb/n1q_m<1>_0 ),
    .O(\HDMI/enc0/encb/Msub_n0233_xor<3>11 )
  );
  X_BUF   \HDMI/dcmspi_0/sndval<6>/HDMI/dcmspi_0/sndval<6>_CMUX_Delay  (
    .I(\HDMI/dcmspi_0/sndval [0]),
    .O(\HDMI/dcmspi_0/sndval<0>_0 )
  );
  X_BUF   \HDMI/dcmspi_0/sndval<6>/HDMI/dcmspi_0/sndval<6>_BMUX_Delay  (
    .I(\HDMI/dcmspi_0/sndval<7>_pack_5 ),
    .O(\HDMI/dcmspi_0/sndval [7])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 64'hFFFFFFFAFFFFFFFA ))
  \HDMI/dcmspi_0/_n0046_inv1  (
    .ADR1(1'b1),
    .ADR2(\HDMI/dcmspi_0/sndm_13784 ),
    .ADR0(\HDMI/gopclk ),
    .ADR4(\HDMI/dcmspi_0/ldm ),
    .ADR3(\HDMI/dcmspi_0/sndd_13783 ),
    .ADR5(1'b1),
    .O(\HDMI/dcmspi_0/_n0046_inv )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 32'hFFFFEEEE ))
  \HDMI/dcmspi_0/Mmux_sndval[9]_dval[9]_mux_9_OUT11  (
    .ADR1(\HDMI/dcmspi_0/sndval [1]),
    .ADR2(1'b1),
    .ADR0(\HDMI/gopclk ),
    .ADR4(\HDMI/dcmspi_0/ldm ),
    .ADR3(1'b1),
    .O(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<0> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/dcmspi_0/sndval_0  (
    .CE(\HDMI/dcmspi_0/_n0046_inv ),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/sndval_0/CLK ),
    .I(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<0> ),
    .O(\HDMI/dcmspi_0/sndval [0]),
    .SRST(\HDMI/switch_13761 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/dcmspi_0/sndval_6  (
    .CE(\HDMI/dcmspi_0/_n0046_inv ),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/sndval_6/CLK ),
    .I(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<6> ),
    .O(\HDMI/dcmspi_0/sndval [6]),
    .SRST(\HDMI/switch_13761 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 64'hF5A0E4E4F5A0E4E4 ))
  \HDMI/dcmspi_0/Mmux_sndval[9]_dval[9]_mux_9_OUT71  (
    .ADR0(\HDMI/gopclk ),
    .ADR4(\HDMI/dcmspi_0/ldm ),
    .ADR3(\HDMI/led1[3] ),
    .ADR1(\HDMI/dcmspi_0/sndval [7]),
    .ADR2(\HDMI/pclk_M<5>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<6> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 32'h50500000 ))
  \HDMI/dcmspi_0/Mmux_sndval[9]_dval[9]_mux_9_OUT81  (
    .ADR0(\HDMI/gopclk ),
    .ADR4(\HDMI/dcmspi_0/ldm ),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\HDMI/pclk_M<5>_0 ),
    .O(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<7> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/dcmspi_0/sndval_7  (
    .CE(\HDMI/dcmspi_0/_n0046_inv ),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/sndval_7/CLK ),
    .I(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<7> ),
    .O(\HDMI/dcmspi_0/sndval<7>_pack_5 ),
    .SRST(\HDMI/switch_13761 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/dcmspi_0/sndval_5  (
    .CE(\HDMI/dcmspi_0/_n0046_inv ),
    .CLK(\NlwBufferSignal_HDMI/dcmspi_0/sndval_5/CLK ),
    .I(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<5> ),
    .O(\HDMI/dcmspi_0/sndval [5]),
    .SRST(\HDMI/switch_13761 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 64'hCCCCFFAACCCC00AA ))
  \HDMI/dcmspi_0/Mmux_sndval[9]_dval[9]_mux_9_OUT61  (
    .ADR2(1'b1),
    .ADR4(\HDMI/gopclk ),
    .ADR3(\HDMI/dcmspi_0/ldm ),
    .ADR5(\HDMI/pclk_M[3] ),
    .ADR0(\HDMI/dcmspi_0/sndval [6]),
    .ADR1(\HDMI/pclk_M[2] ),
    .O(\HDMI/dcmspi_0/sndval[9]_dval[9]_mux_9_OUT<5> )
  );
  X_BUF   \HDMI/led1<3>/HDMI/led1<3>_BMUX_Delay  (
    .I(\HDMI/pclk_D [0]),
    .O(\HDMI/pclk_D<0>_0 )
  );
  X_BUF   \HDMI/led1<3>/HDMI/led1<3>_AMUX_Delay  (
    .I(\HDMI/pclk_M[0] ),
    .O(\HDMI/pclk_M<0>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X51Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/led1_3  (
    .CE(\HDMI/switch_13761 ),
    .CLK(\NlwBufferSignal_HDMI/led1_3/CLK ),
    .I(\HDMI/sws_sync_q[3]_PWR_9_o_equal_9_o ),
    .O(\HDMI/led1[3] ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y45" ),
    .INIT ( 64'h0003000000030000 ))
  \HDMI/sws_sync_q[3]_PWR_9_o_equal_9_o<3>1  (
    .ADR0(1'b1),
    .ADR4(\HDMI/sws_sync_q<3>_0 ),
    .ADR3(\HDMI/sws_sync_q<0>_0 ),
    .ADR1(\HDMI/sws_sync_q<2>_0 ),
    .ADR2(\HDMI/sws_sync_q<1>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/sws_sync_q[3]_PWR_9_o_equal_9_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y45" ),
    .INIT ( 32'h00003003 ))
  \HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<8>2  (
    .ADR0(1'b1),
    .ADR4(\HDMI/sws_sync_q<3>_0 ),
    .ADR3(\HDMI/sws_sync_q<0>_0 ),
    .ADR1(\HDMI/sws_sync_q<2>_0 ),
    .ADR2(\HDMI/sws_sync_q<1>_0 ),
    .O(\HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<0> )
  );
  X_FF #(
    .LOC ( "SLICE_X51Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/pclk_D_0  (
    .CE(\HDMI/switch_13761 ),
    .CLK(\NlwBufferSignal_HDMI/pclk_D_0/CLK ),
    .I(\HDMI/sws_sync_q[3]_GND_9_o_select_11_OUT<0> ),
    .O(\HDMI/pclk_D [0]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X51Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/led1_1  (
    .CE(\HDMI/switch_13761 ),
    .CLK(\NlwBufferSignal_HDMI/led1_1/CLK ),
    .I(\HDMI/sws_sync_q[3]_GND_9_o_select_12_OUT<1> ),
    .O(\HDMI/led1[1] ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y45" ),
    .INIT ( 64'hFFFFFAF0FFFFFAF0 ))
  \HDMI/sws_sync_q[3]_GND_9_o_select_12_OUT<3>1  (
    .ADR1(1'b1),
    .ADR4(\HDMI/sws_sync_q<2>_0 ),
    .ADR3(\HDMI/sws_sync_q<0>_0 ),
    .ADR0(\HDMI/sws_sync_q<3>_0 ),
    .ADR2(\HDMI/sws_sync_q<1>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/sws_sync_q[3]_GND_9_o_select_12_OUT<1> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y45" ),
    .INIT ( 32'h0000050F ))
  \HDMI/sws_sync_q[3]_GND_9_o_select_10_OUT<8>1  (
    .ADR1(1'b1),
    .ADR4(\HDMI/sws_sync_q<2>_0 ),
    .ADR3(\HDMI/sws_sync_q<0>_0 ),
    .ADR0(\HDMI/sws_sync_q<3>_0 ),
    .ADR2(\HDMI/sws_sync_q<1>_0 ),
    .O(\HDMI/sws_sync_q[3]_GND_9_o_select_10_OUT<0> )
  );
  X_FF #(
    .LOC ( "SLICE_X51Y45" ),
    .INIT ( 1'b0 ))
  \HDMI/pclk_M_0  (
    .CE(\HDMI/switch_13761 ),
    .CLK(\NlwBufferSignal_HDMI/pclk_M_0/CLK ),
    .I(\HDMI/sws_sync_q[3]_GND_9_o_select_10_OUT<0> ),
    .O(\HDMI/pclk_M[0] ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o261/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o261_BMUX_Delay  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In621_pack_1 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In621 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 64'h7510751075107510 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o2611  (
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [6])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .ADR5(1'b1),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o261 )

  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 32'hFFFF7510 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6212  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6211_12890 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [6])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [5])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In621_pack_1 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 64'h00A013B300FA01FB ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In61  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [7])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR3(N339_0),
    .ADR1(N143),
    .ADR4(N338_0),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In621 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6_12652 )

  );
  X_BUF   \HDMI/sws_sync<3>/HDMI/sws_sync<3>_DMUX_Delay  (
    .I(\HDMI/sws_sync_q [3]),
    .O(\HDMI/sws_sync_q<3>_0 )
  );
  X_BUF   \HDMI/sws_sync<3>/HDMI/sws_sync<3>_CMUX_Delay  (
    .I(\HDMI/sws_sync_q [2]),
    .O(\HDMI/sws_sync_q<2>_0 )
  );
  X_BUF   \HDMI/sws_sync<3>/HDMI/sws_sync<3>_BMUX_Delay  (
    .I(\HDMI/sws_sync_q [1]),
    .O(\HDMI/sws_sync_q<1>_0 )
  );
  X_BUF   \HDMI/sws_sync<3>/HDMI/sws_sync<3>_AMUX_Delay  (
    .I(\HDMI/sws_sync_q [0]),
    .O(\HDMI/sws_sync_q<0>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X52Y51" ),
    .INIT ( 1'b0 ))
  \HDMI/synchro_sws_3/use_fdc.fdb  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/synchro_sws_3/use_fdc.fdb/CLK ),
    .I(\NlwBufferSignal_HDMI/synchro_sws_3/use_fdc.fdb/IN ),
    .O(\HDMI/sws_sync [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y51" ),
    .INIT ( 32'hFFFF0000 ))
  \HDMI/sws_sync<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/sws_sync [3]),
    .ADR3(1'b1),
    .O(\HDMI/sws_sync<3>_rt_12066 )
  );
  X_FF #(
    .LOC ( "SLICE_X52Y51" ),
    .INIT ( 1'b0 ))
  \HDMI/sws_sync_q_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/sws_sync_q_3/CLK ),
    .I(\HDMI/sws_sync<3>_rt_12066 ),
    .O(\HDMI/sws_sync_q [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X52Y51" ),
    .INIT ( 1'b0 ))
  \HDMI/synchro_sws_2/use_fdc.fdb  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/synchro_sws_2/use_fdc.fdb/CLK ),
    .I(\NlwBufferSignal_HDMI/synchro_sws_2/use_fdc.fdb/IN ),
    .O(\HDMI/sws_sync [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y51" ),
    .INIT ( 32'hFFFF0000 ))
  \HDMI/sws_sync<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/sws_sync [2]),
    .ADR3(1'b1),
    .O(\HDMI/sws_sync<2>_rt_12070 )
  );
  X_FF #(
    .LOC ( "SLICE_X52Y51" ),
    .INIT ( 1'b0 ))
  \HDMI/sws_sync_q_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/sws_sync_q_2/CLK ),
    .I(\HDMI/sws_sync<2>_rt_12070 ),
    .O(\HDMI/sws_sync_q [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X52Y51" ),
    .INIT ( 1'b0 ))
  \HDMI/synchro_sws_1/use_fdc.fdb  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/synchro_sws_1/use_fdc.fdb/CLK ),
    .I(\NlwBufferSignal_HDMI/synchro_sws_1/use_fdc.fdb/IN ),
    .O(\HDMI/sws_sync [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y51" ),
    .INIT ( 32'hFFFF0000 ))
  \HDMI/sws_sync<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\HDMI/sws_sync [1]),
    .ADR3(1'b1),
    .O(\HDMI/sws_sync<1>_rt_12055 )
  );
  X_FF #(
    .LOC ( "SLICE_X52Y51" ),
    .INIT ( 1'b0 ))
  \HDMI/sws_sync_q_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/sws_sync_q_1/CLK ),
    .I(\HDMI/sws_sync<1>_rt_12055 ),
    .O(\HDMI/sws_sync_q [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X52Y51" ),
    .INIT ( 1'b0 ))
  \HDMI/synchro_sws_0/use_fdc.fdb  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/synchro_sws_0/use_fdc.fdb/CLK ),
    .I(\NlwBufferSignal_HDMI/synchro_sws_0/use_fdc.fdb/IN ),
    .O(\HDMI/sws_sync [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y51" ),
    .INIT ( 32'hCCCCCCCC ))
  \HDMI/sws_sync<0>_rt  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\HDMI/sws_sync [0]),
    .ADR4(1'b1),
    .O(\HDMI/sws_sync<0>_rt_12060 )
  );
  X_FF #(
    .LOC ( "SLICE_X52Y51" ),
    .INIT ( 1'b0 ))
  \HDMI/sws_sync_q_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/sws_sync_q_0/CLK ),
    .I(\HDMI/sws_sync<0>_rt_12060 ),
    .O(\HDMI/sws_sync_q [0]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv1/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv1_CMUX_Delay  (
    .I(N338),
    .O(N338_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X52Y65" ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02421_SW1  (
    .IA(N358),
    .IB(1'b1),
    .O(N338),
    .SEL
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>_0 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y65" ),
    .INIT ( 64'hFFFFFFFFFFFFFFDF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02421_SW1_F  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>_0 )
,
    .O(N358)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y65" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_183.C6LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\NLW_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p1_cmd_bl<5>_183.C6LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y65" ),
    .INIT ( 64'h0C0C0C0C0CCF0CCF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv2  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [7])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o261 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6211_12890 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv1_12674 )

  );
  X_BUF 
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>/vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<7>_AMUX_Delay  (
    .I(N312),
    .O(N312_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y66" ),
    .INIT ( 64'hEE44F0F0F0F0F0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW15  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [0])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .O(N311)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y66" ),
    .INIT ( 64'hCFCFCF0CEFEFEFAE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW0  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [7])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o261 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6211_12890 )
,
    .ADR5(N143),
    .ADR0(N270),
    .O(N106)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y66" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7_rstpot_12114 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y66" ),
    .INIT ( 64'hF780FF00FF00FF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7_rstpot  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR2(N291),
    .ADR3(N290),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1_13253 )
,
    .ADR5(N106),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7_rstpot_12114 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y66" ),
    .INIT ( 64'hAAAAFF00AAAAFF00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW14  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .ADR5(1'b1),
    .O(N309)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y66" ),
    .INIT ( 32'hCCCCF0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW16  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [0])
,
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .O(N312)
  );
  X_FF #(
    .LOC ( "SLICE_X52Y83" ),
    .INIT ( 1'b0 ))
  \HDMI/synchro_sws_2/use_fdc.fda  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/synchro_sws_2/use_fdc.fda/CLK ),
    .I(\NlwBufferSignal_HDMI/synchro_sws_2/use_fdc.fda/IN ),
    .O(\HDMI/synchro_sws_2/temp ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X52Y83" ),
    .INIT ( 1'b0 ))
  \HDMI/synchro_sws_1/use_fdc.fda  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/synchro_sws_1/use_fdc.fda/CLK ),
    .I(\NlwBufferSignal_HDMI/synchro_sws_1/use_fdc.fda/IN ),
    .O(\HDMI/synchro_sws_1/temp ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/debsw2/transition/HDMI/debsw2/transition_DMUX_Delay  (
    .I(\HDMI/debsw2/sync_q_pack_1 ),
    .O(\HDMI/debsw2/sync_q_14603 )
  );
  X_FF #(
    .LOC ( "SLICE_X53Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/transition  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw2/transition/CLK ),
    .I(\HDMI/debsw2/transition_rstpot_12126 ),
    .O(\HDMI/debsw2/transition_13914 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y44" ),
    .INIT ( 64'h6600660066006600 ))
  \HDMI/debsw2/transition_rstpot  (
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\HDMI/debsw2/block_out ),
    .ADR1(\HDMI/debsw2/sync_q_14603 ),
    .ADR0(\HDMI/sws_sync_q<2>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/debsw2/transition_rstpot_12126 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X53Y44" ),
    .INIT ( 32'hAAAAAAAA ))
  \HDMI/sws_sync_q<2>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\HDMI/sws_sync_q<2>_0 ),
    .O(\HDMI/sws_sync_q<2>_rt_12127 )
  );
  X_FF #(
    .LOC ( "SLICE_X53Y44" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/sync_q  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw2/sync_q/CLK ),
    .I(\HDMI/sws_sync_q<2>_rt_12127 ),
    .O(\HDMI/debsw2/sync_q_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \HDMI/debsw1/transition/HDMI/debsw1/transition_AMUX_Delay  (
    .I(\HDMI/debsw1/sync_q_pack_1 ),
    .O(\HDMI/debsw1/sync_q_14604 )
  );
  X_FF #(
    .LOC ( "SLICE_X53Y50" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/transition  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw1/transition/CLK ),
    .I(\HDMI/debsw1/transition_rstpot_12140 ),
    .O(\HDMI/debsw1/transition_13962 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y50" ),
    .INIT ( 64'h3030C0C03030C0C0 ))
  \HDMI/debsw1/transition_rstpot  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\HDMI/debsw1/block_out ),
    .ADR1(\HDMI/debsw1/sync_q_14604 ),
    .ADR4(\HDMI/sws_sync_q<1>_0 ),
    .ADR5(1'b1),
    .O(\HDMI/debsw1/transition_rstpot_12140 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X53Y50" ),
    .INIT ( 32'hFFFF0000 ))
  \HDMI/sws_sync_q<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\HDMI/sws_sync_q<1>_0 ),
    .O(\HDMI/sws_sync_q<1>_rt_12139 )
  );
  X_FF #(
    .LOC ( "SLICE_X53Y50" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/sync_q  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw1/sync_q/CLK ),
    .I(\HDMI/sws_sync_q<1>_rt_12139 ),
    .O(\HDMI/debsw1/sync_q_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X53Y51" ),
    .INIT ( 1'b0 ))
  \HDMI/synchro_sws_3/use_fdc.fda  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/synchro_sws_3/use_fdc.fda/CLK ),
    .I(\NlwBufferSignal_HDMI/synchro_sws_3/use_fdc.fda/IN ),
    .O(\HDMI/synchro_sws_3/temp ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y65" ),
    .INIT ( 64'hA0AAF0FFA0AAF0FF ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o211  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [6])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [5])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o21_13512 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y65" ),
    .INIT ( 64'h71FF007100000000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6211  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [3])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [4])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_195_o1_13020 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o21_13512 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In6211_12890 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y65" ),
    .INIT ( 64'hEEAAAAAAEEEAEAEA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv3  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In7_12673 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1723_inv1_12674 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1_12651 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0242 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1723_inv )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y65" ),
    .INIT ( 64'h0000000000000001 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02421  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>_0 )
,
    .ADR3(N143),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0242 )

  );
  X_SFF #(
    .LOC ( "SLICE_X53Y66" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3_rstpot_12178 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y66" ),
    .INIT ( 64'hF8F0F0F070F0F0F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3_rstpot  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR5(N303),
    .ADR2(N302),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1_13253 )
,
    .ADR0(N106),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3_rstpot_12178 )

  );
  X_SFF #(
    .LOC ( "SLICE_X53Y66" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2_rstpot_12187 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y66" ),
    .INIT ( 64'hCAAAAAAAAAAAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2_rstpot  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR1(N306_0),
    .ADR0(N305),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1_13253 )
,
    .ADR5(N106),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2_rstpot_12187 )

  );
  X_SFF #(
    .LOC ( "SLICE_X53Y66" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1_rstpot_12189 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y66" ),
    .INIT ( 64'hBFFF8000FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1_rstpot  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR0(N309),
    .ADR4(N308),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1_13253 )
,
    .ADR2(N106),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1_rstpot_12189 )

  );
  X_SFF #(
    .LOC ( "SLICE_X53Y66" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0_rstpot_12202 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y66" ),
    .INIT ( 64'hEA2AAAAAAAAAAAAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0_rstpot  (
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_13047 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4_0 )
,
    .ADR3(N312_0),
    .ADR0(N311),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1_13253 )
,
    .ADR5(N106),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0_rstpot_12202 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y67" ),
    .INIT ( 64'h5DDF044555DD0044 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_195_o1  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [0])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_195_o1_13020 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y67" ),
    .INIT ( 64'hF3FFC000BBFF8800 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW13  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [1])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .O(N308)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y68" ),
    .INIT ( 64'hD8F0FAF0D8F050F0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW9  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [3])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .O(N302)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y65" ),
    .INIT ( 64'h44C4DDFD0040CCDC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o1  (
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [0])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o1_13197 )

  );
  X_BUF   \N303/N303_CMUX_Delay  (
    .I(N306),
    .O(N306_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y66" ),
    .INIT ( 64'hCCF0CCF0CCF0CCF0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW10  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [3])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [3])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .ADR5(1'b1),
    .O(N303)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y66" ),
    .INIT ( 32'hFFAA00AA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW12  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [2])
,
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .O(N306)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y65" ),
    .INIT ( 64'hD0400000FDF40000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o21  (
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [3])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [4])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o1_13197 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o21_13512 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o2 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y65" ),
    .INIT ( 64'hFF00FFFFAA00FFAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o22  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [7])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o261 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o2 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y65" ),
    .INIT ( 64'h0537FFFF00330537 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1  (
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o2 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o261 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [7])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [7])
,
    .ADR3(N141),
    .ADR1(N286),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1_13253 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y66" ),
    .INIT ( 64'h0000000000000003 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW0_SW0  (
    .ADR0(1'b1),
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>_0 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>_0 )
,
    .O(N270)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y66" ),
    .INIT ( 64'hCAAAFAAACAAA0AAA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1601_inv_SW11  (
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data [2])
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [2])
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5_12514 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8_12515 )
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE [1])
,
    .O(N305)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y67" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3_rstpot_12278 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [3])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y67" ),
    .INIT ( 64'h3F3F33330C0C0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3_rstpot  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [3])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3_rstpot_12278 )

  );
  X_SFF #(
    .LOC ( "SLICE_X56Y67" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2_rstpot_12286 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [2])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y67" ),
    .INIT ( 64'h0C0C0C0CFFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2_rstpot  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [2])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2_rstpot_12286 )

  );
  X_SFF #(
    .LOC ( "SLICE_X56Y67" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1_rstpot_12295 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [1])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y67" ),
    .INIT ( 64'h0F0F0000FF0FF000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [1])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1_rstpot_12295 )

  );
  X_SFF #(
    .LOC ( "SLICE_X56Y67" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0_rstpot_12297 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [0])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y67" ),
    .INIT ( 64'h0F0F0000FF0FF000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [0])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0_rstpot_12297 )

  );
  X_SFF #(
    .LOC ( "SLICE_X56Y69" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6_rstpot_12303 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [6])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y69" ),
    .INIT ( 64'h0F000F00FFFF0000 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [6])
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6_rstpot_12303 )

  );
  X_SFF #(
    .LOC ( "SLICE_X56Y69" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5_rstpot_12310 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [5])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y69" ),
    .INIT ( 64'h0F0F0000AFAFA0A0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5_rstpot  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .ADR4
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [5])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5_rstpot_12310 )

  );
  X_SFF #(
    .LOC ( "SLICE_X56Y69" ),
    .INIT ( 1'b0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4  (
    .CE(VCC),
    .CLK
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4/CLK )
,
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4_rstpot_12312 )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [4])
,
    .SRST
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg_12530 )
,
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y69" ),
    .INIT ( 64'h0FCF0FCF00C000C0 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4_rstpot  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [4])
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1633_inv )
,
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4_rstpot_12312 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y65" ),
    .INIT ( 64'hFFFFFFFFCC00CC00 ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02421_SW0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<0>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<2>_0 )
,
    .O(N143)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y39" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/debsw2/sat<15>2  (
    .ADR3(\HDMI/debsw2/ctr [5]),
    .ADR4(\HDMI/debsw2/ctr [4]),
    .ADR5(\HDMI/debsw2/ctr [7]),
    .ADR0(\HDMI/debsw2/ctr [6]),
    .ADR1(\HDMI/debsw2/ctr [9]),
    .ADR2(\HDMI/debsw2/ctr [8]),
    .O(\HDMI/debsw2/sat<15>1_14608 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y39" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/debsw2/sat<15>1  (
    .ADR3(\HDMI/debsw2/ctr [11]),
    .ADR1(\HDMI/debsw2/ctr [10]),
    .ADR5(\HDMI/debsw2/ctr [13]),
    .ADR4(\HDMI/debsw2/ctr [12]),
    .ADR2(\HDMI/debsw2/ctr [15]),
    .ADR0(\HDMI/debsw2/ctr [14]),
    .O(\HDMI/debsw2/sat_3 [15])
  );
  X_FF #(
    .LOC ( "SLICE_X59Y39" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/debnced  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw2/debnced/CLK ),
    .I(\HDMI/debsw2/sat ),
    .O(\HDMI/debsw2/debnced_14415 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y39" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/debsw2/sat<15>3  (
    .ADR3(\HDMI/debsw2/sat_3 [15]),
    .ADR2(\HDMI/debsw2/ctr [1]),
    .ADR0(\HDMI/debsw2/ctr [0]),
    .ADR5(\HDMI/debsw2/ctr [3]),
    .ADR4(\HDMI/debsw2/ctr [2]),
    .ADR1(\HDMI/debsw2/sat<15>1_14608 ),
    .O(\HDMI/debsw2/sat )
  );
  X_FF #(
    .LOC ( "SLICE_X59Y39" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw2/cntr_en  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw2/cntr_en/CLK ),
    .I(\HDMI/debsw2/cntr_en_rstpot_12346 ),
    .O(\HDMI/debsw2/cntr_en_13911 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y39" ),
    .INIT ( 64'hCCCCFFFFCCCCCCCC ))
  \HDMI/debsw2/cntr_en_rstpot  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/debsw2/cntr_en_13911 ),
    .ADR4(\HDMI/debsw2/sat ),
    .ADR1(\HDMI/debsw2/transition_13914 ),
    .O(\HDMI/debsw2/cntr_en_rstpot_12346 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y59" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/debsw1/sat<15>2  (
    .ADR1(\HDMI/debsw1/ctr [5]),
    .ADR2(\HDMI/debsw1/ctr [4]),
    .ADR0(\HDMI/debsw1/ctr [7]),
    .ADR4(\HDMI/debsw1/ctr [6]),
    .ADR5(\HDMI/debsw1/ctr [9]),
    .ADR3(\HDMI/debsw1/ctr [8]),
    .O(\HDMI/debsw1/sat<15>1_14611 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y59" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/debsw1/sat<15>1  (
    .ADR2(\HDMI/debsw1/ctr [11]),
    .ADR0(\HDMI/debsw1/ctr [10]),
    .ADR4(\HDMI/debsw1/ctr [13]),
    .ADR3(\HDMI/debsw1/ctr [12]),
    .ADR1(\HDMI/debsw1/ctr [15]),
    .ADR5(\HDMI/debsw1/ctr [14]),
    .O(\HDMI/debsw1/sat_4 [15])
  );
  X_FF #(
    .LOC ( "SLICE_X59Y59" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/debnced  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw1/debnced/CLK ),
    .I(\HDMI/debsw1/sat ),
    .O(\HDMI/debsw1/debnced_14414 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y59" ),
    .INIT ( 64'h8000000000000000 ))
  \HDMI/debsw1/sat<15>3  (
    .ADR3(\HDMI/debsw1/sat_4 [15]),
    .ADR0(\HDMI/debsw1/ctr [1]),
    .ADR2(\HDMI/debsw1/ctr [0]),
    .ADR4(\HDMI/debsw1/ctr [3]),
    .ADR5(\HDMI/debsw1/ctr [2]),
    .ADR1(\HDMI/debsw1/sat<15>1_14611 ),
    .O(\HDMI/debsw1/sat )
  );
  X_FF #(
    .LOC ( "SLICE_X59Y59" ),
    .INIT ( 1'b0 ))
  \HDMI/debsw1/cntr_en  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_HDMI/debsw1/cntr_en/CLK ),
    .I(\HDMI/debsw1/cntr_en_rstpot_12374 ),
    .O(\HDMI/debsw1/cntr_en_13959 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y59" ),
    .INIT ( 64'hFF00FFFFFF00FF00 ))
  \HDMI/debsw1/cntr_en_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\HDMI/debsw1/cntr_en_13959 ),
    .ADR4(\HDMI/debsw1/sat ),
    .ADR3(\HDMI/debsw1/transition_13962 ),
    .O(\HDMI/debsw1/cntr_en_rstpot_12374 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y67" ),
    .INIT ( 64'hFFEEFFEEFFCCFFCC ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1_SW0  (
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>_0 )
,
    .O(N141)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y67" ),
    .INIT ( 64'hEAEAEAEAEAEAEAEA ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1_SW0  (
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>_0 )
,
    .O(N157)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y67" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1  (
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>_0 )
,
    .ADR2
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>_0 )
,
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>_0 )
,
    .ADR4(N157),
    .O
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In1_12651 )

  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y68" ),
    .INIT ( 64'hFFFFFFFFFFEEFFEE ))
  \vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o22_SW0  (
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR0
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>_0 )
,
    .ADR5
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>_0 )
,
    .ADR1
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>_0 )
,
    .ADR3
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_0 )
,
    .O(N286)
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>/DI<0>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd4 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>/DI<0> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>/DI<1>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd5 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<9>/DI<1> )

  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_7/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_6/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_4/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_11/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_11/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_10/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_10/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_9/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_9/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_8/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_15/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_15/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_14/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_14/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_13/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_13/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/ctr_12/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/ctr_12/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<0>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [0])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<0> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<1>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [1])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<1> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<2>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [2])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<2> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<3>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [3])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>/DI<3> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>/DI<0>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [4])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>/DI<0> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>/DI<1>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [5])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>/DI<1> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>/DI<2>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value [6])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>/DI<2> )

  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_7/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_6/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_4/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_11/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_11/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_10/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_10/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_9/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_9/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_8/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_15/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_15/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_14/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_14/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_13/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_13/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/ctr_12/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/ctr_12/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/hpos_cnt_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/hpos_cnt_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/hpos_cnt_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/hpos_cnt_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/hpos_cnt_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/hpos_cnt_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/hpos_cnt_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/hpos_cnt_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/hpos_cnt_10/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_10/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/hpos_cnt_9/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_9/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/hpos_cnt_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/hpos_cnt_8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_7/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_6/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_4/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_11/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_11/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_10/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_10/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_9/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_9/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_8/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_15/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_15/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_14/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_14/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_13/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_13/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/ctr_12/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/ctr_12/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_7/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_6/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_4/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_11/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_11/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_10/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_10/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_9/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_9/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_8/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_15/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_15/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_14/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_14/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_13/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_13/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/ctr_12/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/ctr_12/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CLK )

  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4/CLK )

  );
  X_BUF   \NlwBufferBlock_led_count_3/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_3/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_2/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_2/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_1/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_1/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_0/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_0/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_7/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_7/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_6/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_6/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_5/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_5/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_4/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_4/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_11/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_11/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_10/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_10/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_9/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_9/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_8/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_8/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_15/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_15/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_14/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_14/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_13/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_13/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_12/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_12/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_19/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_19/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_18/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_18/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_17/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_17/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_16/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_16/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_23/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_23/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_22/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_22/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_21/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_21/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_20/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_20/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_25/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_25/CLK )
  );
  X_BUF   \NlwBufferBlock_led_count_24/CLK  (
    .I(clk0),
    .O(\NlwBufferSignal_led_count_24/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/vpos_cnt_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/vpos_cnt_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/vpos_cnt_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/vpos_cnt_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/vpos_cnt_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/vpos_cnt_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/vpos_cnt_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/vpos_cnt_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/vpos_cnt_10/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_10/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/vpos_cnt_9/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_9/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/timing_inst/vpos_cnt_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/timing_inst/vpos_cnt_8/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<0>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [0])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<0> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<1>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [1])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<1> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<2>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [2])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<2> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<3>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [3])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>/DI<3> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>/DI<0>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [4])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>/DI<0> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>/DI<1>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [5])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>/DI<1> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>/DI<2>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous [6])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>/DI<2> )

  );
  X_BUF   \NlwBufferBlock_LED_0_OBUF/I  (
    .I(\HDMI/led1[0] ),
    .O(\NlwBufferSignal_LED_0_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_LED_1_OBUF/I  (
    .I(\HDMI/led1[1] ),
    .O(\NlwBufferSignal_LED_1_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_LED_3_OBUF/I  (
    .I(\HDMI/led1[3] ),
    .O(\NlwBufferSignal_LED_3_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_LED_4_OBUF/I  (
    .I(led_count[22]),
    .O(\NlwBufferSignal_LED_4_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_LED_5_OBUF/I  (
    .I(led_count[23]),
    .O(\NlwBufferSignal_LED_5_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_LED_6_OBUF/I  (
    .I(led_count[24]),
    .O(\NlwBufferSignal_LED_6_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_LED_7_OBUF/I  (
    .I(led_count[25]),
    .O(\NlwBufferSignal_LED_7_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[10].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [10]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[10].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[11].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [11]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[11].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[12].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [12]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[12].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[0].iob_ba_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ba [0]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[0].iob_ba_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[1].iob_ba_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ba [1]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[1].iob_ba_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[2].iob_ba_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ba [2]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_obuft[2].iob_ba_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_clk/N/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_14116 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_clk/N/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_clk/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_clk/I )
  );
  X_BUF   \NlwBufferBlock_HDMI/TMDS0/OBUFDS/I  (
    .I(\HDMI/tmdsint [0]),
    .O(\NlwBufferSignal_HDMI/TMDS0/OBUFDS/I )
  );
  X_BUF   \NlwBufferBlock_HDMI/TMDS1/OBUFDS/I  (
    .I(\HDMI/tmdsint [1]),
    .O(\NlwBufferSignal_HDMI/TMDS1/OBUFDS/I )
  );
  X_BUF   \NlwBufferBlock_HDMI/TMDS2/OBUFDS/I  (
    .I(\HDMI/tmdsint [2]),
    .O(\NlwBufferSignal_HDMI/TMDS2/OBUFDS/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[0].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [0]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[0].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[1].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [1]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[1].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[2].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [2]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[2].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[3].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [3]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[3].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[4].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [4]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[4].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[5].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [5]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[5].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[6].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [6]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[6].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[7].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [7]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[7].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[8].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [8]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[8].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[9].iob_addr_inst/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_addr [9]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_obuft[9].iob_addr_inst/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_cas/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_cas/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_ras/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_ras/I )
  );
  X_BUF   \NlwBufferBlock_HDMI/TMDS3/OBUFDS/I  (
    .I(\HDMI/tmdsclk ),
    .O(\NlwBufferSignal_HDMI/TMDS3/OBUFDS/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_cke/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_cke/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dram_odt.iob_odt/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_odt ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dram_odt.iob_odt/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_we/I  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/iob_we/I )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes2/oserdes_m/CLKDIV  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/oserdes2/oserdes_m/CLKDIV )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes2/oserdes_m/D1  (
    .I(\HDMI/tmds_data2 [4]),
    .O(\NlwBufferSignal_HDMI/oserdes2/oserdes_m/D1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes2/oserdes_m/RST  (
    .I(\HDMI/serdes_rst ),
    .O(\NlwBufferSignal_HDMI/oserdes2/oserdes_m/RST )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes2/oserdes_s/D2  (
    .I(\HDMI/tmds_data2<1>_0 ),
    .O(\NlwBufferSignal_HDMI/oserdes2/oserdes_s/D2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes2/oserdes_s/D3  (
    .I(\HDMI/tmds_data2 [2]),
    .O(\NlwBufferSignal_HDMI/oserdes2/oserdes_s/D3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes2/oserdes_s/CLKDIV  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/oserdes2/oserdes_s/CLKDIV )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes2/oserdes_s/D1  (
    .I(\HDMI/tmds_data2 [0]),
    .O(\NlwBufferSignal_HDMI/oserdes2/oserdes_s/D1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes2/oserdes_s/D4  (
    .I(\HDMI/tmds_data2<3>_0 ),
    .O(\NlwBufferSignal_HDMI/oserdes2/oserdes_s/D4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes2/oserdes_s/RST  (
    .I(\HDMI/serdes_rst ),
    .O(\NlwBufferSignal_HDMI/oserdes2/oserdes_s/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0/RST )
  );
  X_BUF   \NlwBufferBlock_HDMI/clkout/oserdes_m/CLKDIV  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/clkout/oserdes_m/CLKDIV )
  );
  X_BUF   \NlwBufferBlock_HDMI/clkout/oserdes_m/D1  (
    .I(\HDMI/tmdsclkint [0]),
    .O(\NlwBufferSignal_HDMI/clkout/oserdes_m/D1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/clkout/oserdes_m/RST  (
    .I(\HDMI/serdes_rst ),
    .O(\NlwBufferSignal_HDMI/clkout/oserdes_m/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_HDMI/clkout/oserdes_s/D2  (
    .I(\HDMI/tmdsclkint [0]),
    .O(\NlwBufferSignal_HDMI/clkout/oserdes_s/D2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/clkout/oserdes_s/D3  (
    .I(\HDMI/tmdsclkint [0]),
    .O(\NlwBufferSignal_HDMI/clkout/oserdes_s/D3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/clkout/oserdes_s/CLKDIV  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/clkout/oserdes_s/CLKDIV )
  );
  X_BUF   \NlwBufferBlock_HDMI/clkout/oserdes_s/D1  (
    .I(\HDMI/tmdsclkint [0]),
    .O(\NlwBufferSignal_HDMI/clkout/oserdes_s/D1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/clkout/oserdes_s/D4  (
    .I(\HDMI/tmdsclkint [0]),
    .O(\NlwBufferSignal_HDMI/clkout/oserdes_s/D4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/clkout/oserdes_s/RST  (
    .I(\HDMI/serdes_rst ),
    .O(\NlwBufferSignal_HDMI/clkout/oserdes_s/RST )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/T )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/SDI  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [0])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/SDI )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_0 ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/IDATAIN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/ADD  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD_13391 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/ADD )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/CS  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/CS )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO/ODATAIN )

  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [0]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<0>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [0]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_0/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [1]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<1>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [1]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_1/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [2]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<2>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [2]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_2/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [3]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<3>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [3]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_3/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [4]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<4>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [4]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_4/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [5]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<5>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [5]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_5/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [6]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<6>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [6]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_6/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [7]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<7>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [7]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_7/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [8]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<8>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [8]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_8/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [9]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<9>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [9]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_9/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1CMDEN  (
    .I(\port1_controller/cmd_en_13771 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1CMDEN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1RDEN  (
    .I(\port1_controller/FIFO_write_state_FSM_FFd1_12990 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1RDEN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCE<0>  (
    .I(\vram/u_ramModule/c3_pll_ce_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCE [0])
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCE<1>  (
    .I(\vram/u_ramModule/c3_pll_ce_90 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCE [1])
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK<0>  (
    .I(\vram/u_ramModule/c3_sysclk_2x ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK [0])
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK<1>  (
    .I(\vram/u_ramModule/c3_sysclk_2x_180 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK [1])
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/SYSRST  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1_12675 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/SYSRST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADD  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD_13029 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADD )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR<0>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR [0])
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR [0])
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR<1>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR [1])
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR [1])
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR<2>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR [2])
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR [2])
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR<3>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR [2])
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR [3])
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR<4>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR [2])
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIADDR [4])
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIBROADCAST  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST_13356 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIBROADCAST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICMDEN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_14307 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICMDEN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICS  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS_0 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICS )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIDONECAL  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_12794 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIDONECAL )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIDRPUPDATE  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE_13469 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIDRPUPDATE )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UILDQSDEC  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC_12957 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UILDQSDEC )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UILDQSINC  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC_12950 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UILDQSINC )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIREAD  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD_14308 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIREAD )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UISDI  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_sdi ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UISDI )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIUDQSDEC  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC_12957 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIUDQSDEC )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIUDQSINC  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC_12950 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UIUDQSINC )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/T )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/SDI  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [0])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/SDI )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_0 ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/IDATAIN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/ADD  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD_13391 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/ADD )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/CS  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_CS_0 ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/CS )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ/ODATAIN )

  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [10]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<10>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [10]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_10/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [11]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<11>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [11]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_11/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [12]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<12>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [12]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_12/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [13]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<13>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [13]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_13/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [14]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<14>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [14]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_14/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_tq [15]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dq<15>_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_oq [15]),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_15/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/TRAIN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_13675 )
,
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0/TRAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ldm_t ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ldm_oq ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_ldm/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udm_t ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udm_oq ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dq_udm/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsn_tq ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dqsp_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsn_oq ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsn_0/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsp_tq ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_dqsp_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dqsp_oq ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_dqsp_0/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKIN1  (
    .I(\vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/u_pll_adv/CLKIN1 )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/GCLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/GCLK )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN0  (
    .I(\vram/u_ramModule/memc3_infrastructure_inst/clk_2x_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN0 )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN1  (
    .I(\vram/u_ramModule/memc3_infrastructure_inst/clk_2x_180 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN1 )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/LOCKED  (
    .I(\vram/u_ramModule/memc3_infrastructure_inst/locked ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/BUFPLL_MCB1/LOCKED )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0/I  (
    .I(\vram/u_ramModule/memc3_infrastructure_inst/sys_clk_ibufg_0 ),
    .O(\NlwBufferSignal_SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0/I )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_clk50m_bufgbufg/IN  (
    .I(clk50m),
    .O(\NlwBufferSignal_clk50m_bufgbufg/IN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_sysclk_div/I  (
    .I(\vram/u_ramModule/memc3_infrastructure_inst/sys_clk_ibufg_0 ),
    .O(\NlwBufferSignal_sysclk_div/I )
  );
  X_BUF   \NlwBufferBlock_HDMI/pclkx2bufg/IN  (
    .I(\HDMI/pllclk2 ),
    .O(\NlwBufferSignal_HDMI/pclkx2bufg/IN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_HDMI/ioclk_buf/PLLIN  (
    .I(\HDMI/pllclk0 ),
    .O(\NlwBufferSignal_HDMI/ioclk_buf/PLLIN )
  );
  X_BUF   \NlwBufferBlock_HDMI/ioclk_buf/GCLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/ioclk_buf/GCLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/ioclk_buf/LOCKED  (
    .I(\HDMI/pll_lckd ),
    .O(\NlwBufferSignal_HDMI/ioclk_buf/LOCKED )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes0/oserdes_m/CLKDIV  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/oserdes0/oserdes_m/CLKDIV )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes0/oserdes_m/D1  (
    .I(\HDMI/tmds_data0 [4]),
    .O(\NlwBufferSignal_HDMI/oserdes0/oserdes_m/D1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes0/oserdes_m/RST  (
    .I(\HDMI/serdes_rst ),
    .O(\NlwBufferSignal_HDMI/oserdes0/oserdes_m/RST )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes0/oserdes_s/D2  (
    .I(\HDMI/tmds_data0<1>_0 ),
    .O(\NlwBufferSignal_HDMI/oserdes0/oserdes_s/D2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes0/oserdes_s/D3  (
    .I(\HDMI/tmds_data0 [2]),
    .O(\NlwBufferSignal_HDMI/oserdes0/oserdes_s/D3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes0/oserdes_s/CLKDIV  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/oserdes0/oserdes_s/CLKDIV )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes0/oserdes_s/D1  (
    .I(\HDMI/tmds_data0 [0]),
    .O(\NlwBufferSignal_HDMI/oserdes0/oserdes_s/D1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes0/oserdes_s/D4  (
    .I(\HDMI/tmds_data0<3>_0 ),
    .O(\NlwBufferSignal_HDMI/oserdes0/oserdes_s/D4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes0/oserdes_s/RST  (
    .I(\HDMI/serdes_rst ),
    .O(\NlwBufferSignal_HDMI/oserdes0/oserdes_s/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udqsn_tq ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_udqsp_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udqsn_oq ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsn_0/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/T  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udqsp_tq ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/T )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/IDATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/in_pre_udqsp_0 ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/IDATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/ODATAIN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/udqsp_oq ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq_15_0_data.iodrp2_udqsp_0/ODATAIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0/RST )
  );
  X_BUF   \NlwBufferBlock_HDMI/PCLK_GEN_INST/CLKIN  (
    .I(clk50m),
    .O(\NlwBufferSignal_HDMI/PCLK_GEN_INST/CLKIN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes1/oserdes_m/CLKDIV  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/oserdes1/oserdes_m/CLKDIV )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes1/oserdes_m/D1  (
    .I(\HDMI/tmds_data1<4>_0 ),
    .O(\NlwBufferSignal_HDMI/oserdes1/oserdes_m/D1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes1/oserdes_m/RST  (
    .I(\HDMI/serdes_rst ),
    .O(\NlwBufferSignal_HDMI/oserdes1/oserdes_m/RST )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes1/oserdes_s/D2  (
    .I(\HDMI/tmds_data1 [1]),
    .O(\NlwBufferSignal_HDMI/oserdes1/oserdes_s/D2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes1/oserdes_s/D3  (
    .I(\HDMI/tmds_data1<2>_0 ),
    .O(\NlwBufferSignal_HDMI/oserdes1/oserdes_s/D3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes1/oserdes_s/CLKDIV  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/oserdes1/oserdes_s/CLKDIV )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes1/oserdes_s/D1  (
    .I(\HDMI/tmds_data1<0>_0 ),
    .O(\NlwBufferSignal_HDMI/oserdes1/oserdes_s/D1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes1/oserdes_s/D4  (
    .I(\HDMI/tmds_data1 [3]),
    .O(\NlwBufferSignal_HDMI/oserdes1/oserdes_s/D4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/oserdes1/oserdes_s/RST  (
    .I(\HDMI/serdes_rst ),
    .O(\NlwBufferSignal_HDMI/oserdes1/oserdes_s/RST )
  );
  X_BUF   \NlwBufferBlock_HDMI/pclkbufg/IN  (
    .I(\HDMI/pllclk1 ),
    .O(\NlwBufferSignal_HDMI/pclkbufg/IN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/RST  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0/RST )
  );
  X_BUF   \NlwBufferBlock_HDMI/PLL_OSERDES/PLL_ADV/CLKIN2  (
    .I(\HDMI/clkfx ),
    .O(\NlwBufferSignal_HDMI/PLL_OSERDES/PLL_ADV/CLKIN2 )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK0/IN  (
    .I(\vram/u_ramModule/memc3_infrastructure_inst/clk0_bufg_in ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK0/IN )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK1/I0  (
    .I(\vram/u_ramModule/memc3_infrastructure_inst/mcb_drp_clk_bufg_in ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_infrastructure_inst/U_BUFG_CLK1/I0 )
  );
  X_BUF   \NlwBufferBlock_port1_controller/FIFO_write_state_FSM_FFd1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/FIFO_write_state_FSM_FFd1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/FIFO_wr_en/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/FIFO_wr_en/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/nextstate[2]_GND_48_o_equal_30_o )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_14427 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/IN )

  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock/CLK )
  );
  X_BUF   \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER[15]_GND_47_o_MUX_219_o_0 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/cnt_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/cnt_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/cnt_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/cnt_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/toggle/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/toggle/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/cnt_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/cnt_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/cnt_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/cnt_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/tmdsclkint_0/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/tmdsclkint_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/tmdsclkint_0/IN  (
    .I(\HDMI/toggle_13621 ),
    .O(\NlwBufferSignal_HDMI/tmdsclkint_0/IN )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1_14433 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1/IN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/n0q_m_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/n0q_m_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/n0q_m_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/n0q_m_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/n0q_m_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/n0q_m_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/n1q_m_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/n1q_m_1/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/n1q_m_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/n1q_m_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/n1q_m_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/n1q_m_2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2_13267 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1_14441 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/cmd_en/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/cmd_en/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/q_m_reg_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/q_m_reg_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/q_m_reg_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/q_m_reg_0/IN  (
    .I(\HDMI/enc0/encg/din_q [0]),
    .O(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_0/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encg/dout [4]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encg/dout [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encg/dout [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encg/dout [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encg/dout [4]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encg/dout [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encg/dout [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encg/dout [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db9/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db9/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db9/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [9]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db9/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db8/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db8/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<8>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db8/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_343_o_MUX_26_o ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/state_FSM_FFd1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/state_FSM_FFd1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/state_FSM_FFd2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/state_FSM_FFd2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_7/IN  (
    .I(\HDMI/clrbar/o_g [7]),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_7/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_6/IN  (
    .I(\HDMI/clrbar/o_g [6]),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_6/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_5/IN  (
    .I(\HDMI/clrbar/o_g [5]),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_5/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_4/IN  (
    .I(\HDMI/clrbar/o_g [4]),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_4/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/q_m_reg_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/q_m_reg_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/q_m_reg_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/q_m_reg_4/IN  (
    .I(\HDMI/enc0/encg/q_m [4]),
    .O(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_4/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/dout_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/dout_8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/dout_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/dout_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/dout_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/dout_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/dout_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/dout_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/dout_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/dout_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/dout_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/dout_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/dout_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/dout_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/dout_9/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/dout_9/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/dout_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/dout_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/dout_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/dout_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out8/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out9/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out9/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_13357 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/n1d_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/n1d_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/n1d_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/n1d_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/n1d_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/n1d_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/n1d_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/n1d_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/q_m_reg_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/q_m_reg_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/q_m_reg_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/q_m_reg_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db10/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db10/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db10/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<10>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db10/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db11/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db11/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db22/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db22/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db22/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<22>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db22/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db21/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db21/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db21/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [21]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db21/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db20/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db20/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db20/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<20>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db20/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db23/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db23/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db23/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [23]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db23/IN )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB_12527 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2/IN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1_14448 ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2/IN )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/IN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_0 ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_3/IN  (
    .I(\HDMI/clrbar/o_g [3]),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_3/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_2/IN  (
    .I(\HDMI/clrbar/o_g [2]),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_2/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_1/IN  (
    .I(\HDMI/clrbar/o_g [1]),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_1/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encg/din_q_0/IN  (
    .I(\HDMI/clrbar/o_g [0]),
    .O(\NlwBufferSignal_HDMI/enc0/encg/din_q_0/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db6/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db6/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<6>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db6/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db7/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out6/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out7/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out7/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1_14423 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_14421 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_11/CLK  (
    .I(pclk),
    .O
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_11/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_11/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [11]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_11/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10/CLK  (
    .I(pclk),
    .O
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [10]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [9]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [8]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_12/CLK  (
    .I(pclk),
    .O
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_12/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [2]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [0]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_4/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<0> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_4/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<0> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<0> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<0> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_4/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<1> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_4/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<1> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<1> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<1> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<1> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_5/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1/CLK )

  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1_13464 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_13465 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<12>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [11]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<9>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [8]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_12/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_12/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [7]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [5]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc [4]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [3]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [2]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [1]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [0]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [7]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [6]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [5]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg [4]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4/IN )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [3])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [2])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [1])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [0])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<2> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_4/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<2> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<2> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<2> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<4> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/IN )

  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [4]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [3]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [2]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [1]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2/IN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1_14457 ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2/IN )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1/IN  (
    .I(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_0 ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1/IN )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<3> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>/DI<1>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd1 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>/DI<1> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>/DI<3>  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd3 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<5>/DI<3> )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<0> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_5/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [8]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [7]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [6]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [5]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12/CLK  (
    .I(clk50m_bufg),
    .O
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [12]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11/CLK  (
    .I(clk50m_bufg),
    .O
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [11]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12/CLK  (
    .I(clk50m_bufg),
    .O
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10/CLK  (
    .I(clk50m_bufg),
    .O
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [10]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11/CLK  (
    .I(clk50m_bufg),
    .O
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count [9]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10/CLK  (
    .I(clk50m_bufg),
    .O
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [6])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [5])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [4])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<3> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<2> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_47_o_wide_mux_249_OUT<0> )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR<7>_0 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[3] )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[1] )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[0] )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0/IN )

  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_12/CLK  (
    .I(clk50m_bufg),
    .O
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_12/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_12/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<12>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_12/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [3]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [2]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [1]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5/CLK )

  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last [12]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [3]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_12/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_12/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [2]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [1]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [0]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [2]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [1]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [7]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [5]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [4]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<12>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484 [4])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40/CLK )

  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_11/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_11/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_11/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [11]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_11/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<9>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc [8]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<12>_0 ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28/CLK )

  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_11/CLK  (
    .I(clk50m_bufg),
    .O
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_11/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_11/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [11]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_11/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_10/CLK  (
    .I(clk50m_bufg),
    .O
(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_10/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_10/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [10]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_10/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [9]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9/IN )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg [8]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [7]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [6]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [5]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [4]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [11]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [10]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [9]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count [8]),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_rstpot_12790 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [6])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [5])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [4])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4/IN )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encr/dout [5]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encg/dout<9>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encg/dout [8]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encg/dout [7]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encr/dout [5]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encg/dout<9>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encg/dout [8]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encg/dout [7]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46-In_12660 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [3])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [2])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [1])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term [0])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0/IN )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db25/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db25/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db25/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [25]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db25/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db24/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db24/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db24/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<24>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db24/IN )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i/IN  (
    .I(\port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_12_o ),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i/IN )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25-In1_0 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25/IN )

  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_g_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_g_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_g_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_g_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_rstsync/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_rstsync/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_rstsync/IN  (
    .I(\HDMI/enc0/pixel2x/rstsync ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_rstsync/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_rstp/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_rstp/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_rstp/IN  (
    .I(\HDMI/enc0/pixel2x/rstsync_q ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_rstp/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fdc_wa2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_wa2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fdc_wa3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_wa3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fdc_wa1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_wa1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fdc_wa0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_wa0/CLK )
  );
  X_BUF 
  \NlwBufferBlock_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_port1_controller/pixel_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27-In1_0 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27/IN )

  );
  X_BUF   \NlwBufferBlock_HDMI/de/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/de/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/de/IN  (
    .I(\HDMI/active_q_12978 ),
    .O(\NlwBufferSignal_HDMI/de/IN )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_g_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_g_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_g_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_g_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fdp_rst/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fdp_rst/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fdp_rst/IN  (
    .I(\HDMI/reset ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fdp_rst/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/sync_gen/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/sync_gen/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fdc_ra2/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_ra2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fdc_ra3/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_ra3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fdc_ra1/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_ra1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fdc_ra0/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fdc_ra0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out10/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out10/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out11/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out11/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31-In1_0 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55/CLK )

  );
  X_BUF   \NlwBufferBlock_port1_controller/calib_done_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/calib_done_1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/Mshreg_calib_done_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_port1_controller/Mshreg_calib_done_1/CLK )
  );
  X_BUF   \NlwBufferBlock_port1_controller/Mshreg_calib_done_1/D  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_12968 )
,
    .O(\NlwBufferSignal_port1_controller/Mshreg_calib_done_1/D )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [6])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [5])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [4])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6_13067 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/de_reg/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/de_reg/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/Mshreg_de_reg/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/Mshreg_de_reg/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/Mshreg_de_reg/D  (
    .I(\HDMI/de_12977 ),
    .O(\NlwBufferSignal_HDMI/enc0/encb/Mshreg_de_reg/D )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_g_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_g_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encg/dout<6>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encg/dout [5]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encb/dout [9]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encb/dout [8]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encg/dout<6>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encg/dout [5]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encb/dout [9]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encb/dout [8]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encg/dout [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encb/dout [4]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encb/dout [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encb/dout [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encg/dout [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encb/dout [4]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encb/dout [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encb/dout [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db19/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db19/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db19/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [19]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db19/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db18/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db18/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db18/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<18>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db18/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db17/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db17/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db17/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [17]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db17/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db16/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db16/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db16/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<16>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db16/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encr/dout [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encr/dout [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encr/dout [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encr/dout [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encr/dout [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encr/dout [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encr/dout [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encr/dout [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out14/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out14/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out1/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out12/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out12/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out13/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out13/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_rstpot_12790 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39-In1 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_g_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_g_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_g_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_g_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db15/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db15/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db15/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [15]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db15/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db14/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db14/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db14/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<14>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db14/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db5/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db5/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [5]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db5/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db4/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db4/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<4>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db4/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db3/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db3/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db3/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db2/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db2/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<2>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db2/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db1/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db1/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db1/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db0/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db0/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db0/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out0/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out2/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out3/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db26/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db26/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db26/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<26>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db26/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db27/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db27/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db27/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [27]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db27/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db13/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db13/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db13/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [13]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db13/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db12/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db12/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db12/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<12>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db12/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db29/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db29/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db29/IN  (
    .I(\HDMI/enc0/pixel2x/dataint [29]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db29/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db28/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db28/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_db28/IN  (
    .I(\HDMI/enc0/pixel2x/dataint<28>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_db28/IN )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [3])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [1])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [0])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR<7>_0 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[3] )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[1] )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR[0] )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_g_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_g_6/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [5])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term [4])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46-In_12660 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1/IN )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out4/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fd_out5/CLK  (
    .I(\HDMI/pclkx2 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fd_out5/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [3])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [2])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [1])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA [0])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB_12527 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg/IN )

  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_reset/use_fdp.fdb/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/synchro_reset/use_fdp.fdb/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_reset/use_fdp.fdb/IN  (
    .I(\HDMI/synchro_reset/temp ),
    .O(\NlwBufferSignal_HDMI/synchro_reset/use_fdp.fdb/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/Hregion_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/Hregion_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/Hregion_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/Hregion_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_b_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_b_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_r_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_r_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_r_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_r_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_r_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_r_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encb/dout [7]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encb/dout [6]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encb/dout [5]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encr/dout [4]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encb/dout [7]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encb/dout [6]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encb/dout [5]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encr/dout [4]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR5  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/RADR5 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encb/dout [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR5  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP/WADR5 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR5  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/RADR5 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encb/dout [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR5  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP/WADR5 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR5  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/RADR5 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encb/dout [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR5  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP/WADR5 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR5  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/RADR5 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encb/dout [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR5  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP/WADR5 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/n1d_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/n1d_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/n1d_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/n1d_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/q_m_reg_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/n1d_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/n1d_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/n1d_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/n1d_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/q_m_reg_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/q_m_reg_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/q_m_reg_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/q_m_reg_0/IN  (
    .I(\HDMI/enc0/encr/din_q [0]),
    .O(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_0/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/dout_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/dout_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/dout_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/dout_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/dout_9/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/dout_9/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/dout_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/dout_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/dout_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/dout_0/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9-In1_0 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57-In1_0 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_reset/use_fdp.fda/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/synchro_reset/use_fdp.fda/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/Hregion_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/Hregion_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/Hregion_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/Hregion_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/Hregion_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/Hregion_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_r_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_r_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_r_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_r_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_r_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_r_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_r_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_r_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_3/IN  (
    .I(\HDMI/clrbar/o_r [3]),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_3/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_2/IN  (
    .I(\HDMI/clrbar/o_r [2]),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_2/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_1/IN  (
    .I(\HDMI/clrbar/o_r [1]),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_1/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_0/IN  (
    .I(\HDMI/clrbar/o_r [0]),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_0/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_7/IN  (
    .I(\HDMI/clrbar/o_r [7]),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_7/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_6/IN  (
    .I(\HDMI/clrbar/o_r [6]),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_6/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_5/IN  (
    .I(\HDMI/clrbar/o_r [5]),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_5/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/din_q_4/IN  (
    .I(\HDMI/clrbar/o_r [4]),
    .O(\NlwBufferSignal_HDMI/enc0/encr/din_q_4/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/q_m_reg_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/q_m_reg_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/q_m_reg_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/q_m_reg_4/IN  (
    .I(\HDMI/enc0/encr/q_m [4]),
    .O(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_4/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/cnt_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/cnt_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/cnt_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/cnt_1/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7_12580 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22-In1_0 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_b_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_b_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_b_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_b_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_b_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_b_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_r_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_r_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/n1q_m_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/n1q_m_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/n1q_m_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/n1q_m_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/n0q_m_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/n0q_m_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/n0q_m_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/n0q_m_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/n0q_m_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/n0q_m_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/n1q_m_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/n1q_m_1/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11-In1_0 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14-In1_0 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14/IN )

  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_b_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_b_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_b_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_b_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_b_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_b_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/q_m_reg_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/q_m_reg_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/q_m_reg_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/dout_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/dout_8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/dout_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/dout_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/dout_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/dout_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/dout_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/dout_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/dout_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/dout_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/cnt_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/cnt_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encr/cnt_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encr/cnt_3/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2-In )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/nextstate[2]_PWR_50_o_equal_31_o )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/nextstate[2]_GND_48_o_equal_30_o )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6/IN )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encr/dout<9>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encr/dout [8]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encr/dout [7]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/IN  (
    .I(\HDMI/enc0/encr/dout<6>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encr/dout<9>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encr/dout [8]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encr/dout [7]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR1  (
    .I(\HDMI/enc0/pixel2x/ra [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR2  (
    .I(\HDMI/enc0/pixel2x/ra [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR3  (
    .I(\HDMI/enc0/pixel2x/ra [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR4  (
    .I(\HDMI/enc0/pixel2x/ra [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/RADR4 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/IN  (
    .I(\HDMI/enc0/encr/dout<6>_0 ),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR1  (
    .I(\HDMI/enc0/pixel2x/wa [0]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR1 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR2  (
    .I(\HDMI/enc0/pixel2x/wa [1]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR2 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR3  (
    .I(\HDMI/enc0/pixel2x/wa [2]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR3 )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR4  (
    .I(\HDMI/enc0/pixel2x/wa [3]),
    .O(\NlwBufferSignal_HDMI/enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP/WADR4 )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/o_b_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/o_b_6/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [7])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/q_m_reg_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/n1d_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/n1d_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/n1d_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/n1d_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/debnced/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/debnced/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/cntr_en/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/cntr_en/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0773 [4])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [7])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [6])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [5])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [4])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [3])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [2])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [1])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg [0])
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/hsync/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/hsync/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/Vregion_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/Vregion_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clrbar/Vregion_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clrbar/Vregion_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/n1d_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/n1d_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/n1d_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/n1d_0/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In_12648 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3_1/IN )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/q_m_reg_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/q_m_reg_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/q_m_reg_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/q_m_reg_0/IN  (
    .I(\HDMI/enc0/encb/din_q [0]),
    .O(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_0/IN )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_3/IN  (
    .I(\HDMI/clrbar/o_b [3]),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_3/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_2/IN  (
    .I(\HDMI/clrbar/o_b [2]),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_2/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_1/IN  (
    .I(\HDMI/clrbar/o_b [1]),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_1/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_0/IN  (
    .I(\HDMI/clrbar/o_b [0]),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_0/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/dout_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/dout_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/dout_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/dout_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/dout_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/dout_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/dout_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/dout_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/dout_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/dout_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/dout_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/dout_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/dout_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/dout_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/dout_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/dout_4/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot_12676 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot_12676 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_7/IN  (
    .I(\HDMI/clrbar/o_b [7]),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_7/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_6/IN  (
    .I(\HDMI/clrbar/o_b [6]),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_6/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_5/IN  (
    .I(\HDMI/clrbar/o_b [5]),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_5/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/din_q_4/IN  (
    .I(\HDMI/clrbar/o_b [4]),
    .O(\NlwBufferSignal_HDMI/enc0/encb/din_q_4/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/n1q_m_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/n1q_m_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/n1q_m_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/n1q_m_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/n0q_m_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/n0q_m_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/n0q_m_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/n0q_m_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/n0q_m_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/n0q_m_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/n1q_m_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/n1q_m_1/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot_12676 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/vsync/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/vsync/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/q_m_reg_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/q_m_reg_6/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/q_m_reg_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/q_m_reg_4/IN  (
    .I(\HDMI/enc0/encb/q_m [4]),
    .O(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_4/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/q_m_reg_7/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/q_m_reg_5/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/q_m_reg_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/dout_9/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/dout_9/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/dout_8/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/dout_8/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/sndm/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/sndm/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/DMGAP/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/DMGAP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/DMGAP/D  (
    .I(\HDMI/dcmspi_0/ddone ),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/DMGAP/D )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/GOGAP/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/GOGAP/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/GOGAP/D  (
    .I(\HDMI/dcmspi_0/mdone ),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/GOGAP/D )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/PROGEN/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/PROGEN/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/PROGDATA/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/PROGDATA/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/active_q/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/active_q/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/c0_reg/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/c0_reg/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/Mshreg_c0_reg/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/Mshreg_c0_reg/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/Mshreg_c0_reg/D  (
    .I(\HDMI/hsync_13789 ),
    .O(\NlwBufferSignal_HDMI/enc0/encb/Mshreg_c0_reg/D )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/c1_reg/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/c1_reg/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/Mshreg_c1_reg/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/Mshreg_c1_reg/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/Mshreg_c1_reg/D  (
    .I(\HDMI/vsync_13071 ),
    .O(\NlwBufferSignal_HDMI/enc0/encb/Mshreg_c1_reg/D )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3/IN  (
    .I
(\vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In_12648 )
,
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3/IN )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/sws_clk_sync_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/sws_clk_sync_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/sws_clk_sync_3/IN  (
    .I(\HDMI/sws_clk [3]),
    .O(\NlwBufferSignal_HDMI/sws_clk_sync_3/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/sws_clk_sync_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/sws_clk_sync_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/sws_clk_sync_2/IN  (
    .I(\HDMI/sws_clk [2]),
    .O(\NlwBufferSignal_HDMI/sws_clk_sync_2/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/sws_clk_sync_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/sws_clk_sync_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/sws_clk_sync_1/IN  (
    .I(\HDMI/sws_clk [1]),
    .O(\NlwBufferSignal_HDMI/sws_clk_sync_1/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/sws_clk_sync_0/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/sws_clk_sync_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/sws_clk_sync_0/IN  (
    .I(\HDMI/sws_clk [0]),
    .O(\NlwBufferSignal_HDMI/sws_clk_sync_0/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/clk_sws_3/use_fdc.fdb/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clk_sws_3/use_fdc.fdb/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clk_sws_3/use_fdc.fdb/IN  (
    .I(\HDMI/clk_sws_3/temp ),
    .O(\NlwBufferSignal_HDMI/clk_sws_3/use_fdc.fdb/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/clk_sws_0/use_fdc.fda/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clk_sws_0/use_fdc.fda/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clk_sws_2/use_fdc.fdb/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clk_sws_2/use_fdc.fdb/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clk_sws_2/use_fdc.fdb/IN  (
    .I(\HDMI/clk_sws_2/temp ),
    .O(\NlwBufferSignal_HDMI/clk_sws_2/use_fdc.fdb/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/clk_sws_2/use_fdc.fda/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clk_sws_2/use_fdc.fda/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clk_sws_1/use_fdc.fdb/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clk_sws_1/use_fdc.fdb/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clk_sws_1/use_fdc.fdb/IN  (
    .I(\HDMI/clk_sws_1/temp ),
    .O(\NlwBufferSignal_HDMI/clk_sws_1/use_fdc.fdb/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/clk_sws_1/use_fdc.fda/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clk_sws_1/use_fdc.fda/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clk_sws_0/use_fdc.fdb/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clk_sws_0/use_fdc.fdb/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/clk_sws_0/use_fdc.fdb/IN  (
    .I(\HDMI/clk_sws_0/temp ),
    .O(\NlwBufferSignal_HDMI/clk_sws_0/use_fdc.fdb/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/clk_sws_3/use_fdc.fda/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/clk_sws_3/use_fdc.fda/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/debnced/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/debnced/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/cntr_en/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/cntr_en/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_0/use_fdc.fda/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/synchro_sws_0/use_fdc.fda/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_0/use_fdc.fda/IN  (
    .I(SW_0_IBUF_0),
    .O(\NlwBufferSignal_HDMI/synchro_sws_0/use_fdc.fda/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/cnt_2/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/cnt_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/cnt_1/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/cnt_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/cnt_4/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/cnt_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/enc0/encb/cnt_3/CLK  (
    .I(pclk),
    .O(\NlwBufferSignal_HDMI/enc0/encb/cnt_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/sndd/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/sndd/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/VCNT/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/VCNT/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/VCNT/D  (
    .I(\HDMI/gopclk ),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/VCNT/D )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/MCNT/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/MCNT/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/MCNT/D  (
    .I(\HDMI/dcmspi_0/ldm ),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/MCNT/D )
  );
  X_BUF   \NlwBufferBlock_pwrup_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_pwrup_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/switch/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/switch/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/blockout_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/blockout_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/blockout_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/blockout_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/blockout_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/blockout_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/blockout_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/blockout_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/SRL16E_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/SRL16E_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/SRL16E_0/D  (
    .I(\HDMI/switch_13761 ),
    .O(\NlwBufferSignal_HDMI/SRL16E_0/D )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/transition/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/transition/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw0/sync_q/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw0/sync_q/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/transition/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/transition/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw3/sync_q/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw3/sync_q/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/sndval_4/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/sndval_4/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/sndval_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/sndval_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/sndval_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/sndval_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/sndval_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/sndval_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/pclk_M_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/pclk_M_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/pclk_D_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/pclk_D_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/led1_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/led1_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/pclk_M_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/pclk_M_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/pclk_M_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/pclk_M_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/pclk_M_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/pclk_M_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/sndval_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/sndval_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/sndval_6/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/sndval_6/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/sndval_7/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/sndval_7/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/dcmspi_0/sndval_5/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/dcmspi_0/sndval_5/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/led1_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/led1_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/pclk_D_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/pclk_D_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/led1_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/led1_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/pclk_M_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/pclk_M_0/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_3/use_fdc.fdb/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/synchro_sws_3/use_fdc.fdb/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_3/use_fdc.fdb/IN  (
    .I(\HDMI/synchro_sws_3/temp ),
    .O(\NlwBufferSignal_HDMI/synchro_sws_3/use_fdc.fdb/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/sws_sync_q_3/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/sws_sync_q_3/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_2/use_fdc.fdb/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/synchro_sws_2/use_fdc.fdb/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_2/use_fdc.fdb/IN  (
    .I(\HDMI/synchro_sws_2/temp ),
    .O(\NlwBufferSignal_HDMI/synchro_sws_2/use_fdc.fdb/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/sws_sync_q_2/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/sws_sync_q_2/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_1/use_fdc.fdb/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/synchro_sws_1/use_fdc.fdb/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_1/use_fdc.fdb/IN  (
    .I(\HDMI/synchro_sws_1/temp ),
    .O(\NlwBufferSignal_HDMI/synchro_sws_1/use_fdc.fdb/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/sws_sync_q_1/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/sws_sync_q_1/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_0/use_fdc.fdb/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/synchro_sws_0/use_fdc.fdb/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_0/use_fdc.fdb/IN  (
    .I(\HDMI/synchro_sws_0/temp ),
    .O(\NlwBufferSignal_HDMI/synchro_sws_0/use_fdc.fdb/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/sws_sync_q_0/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/sws_sync_q_0/CLK )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_2/use_fdc.fda/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/synchro_sws_2/use_fdc.fda/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_2/use_fdc.fda/IN  (
    .I(SW_2_IBUF_0),
    .O(\NlwBufferSignal_HDMI/synchro_sws_2/use_fdc.fda/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_1/use_fdc.fda/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/synchro_sws_1/use_fdc.fda/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_1/use_fdc.fda/IN  (
    .I(SW_1_IBUF_0),
    .O(\NlwBufferSignal_HDMI/synchro_sws_1/use_fdc.fda/IN )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/transition/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/transition/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/sync_q/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/sync_q/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/transition/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/transition/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/sync_q/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/sync_q/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_3/use_fdc.fda/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/synchro_sws_3/use_fdc.fda/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/synchro_sws_3/use_fdc.fda/IN  (
    .I(SW_3_IBUF_0),
    .O(\NlwBufferSignal_HDMI/synchro_sws_3/use_fdc.fda/IN )
  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5/CLK )

  );
  X_BUF 
  \NlwBufferBlock_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4/CLK  (
    .I(\vram/u_ramModule/c3_mcb_drp_clk ),
    .O
(\NlwBufferSignal_vram/u_ramModule/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4/CLK )

  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/debnced/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/debnced/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw2/cntr_en/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw2/cntr_en/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/debnced/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/debnced/CLK )
  );
  X_BUF   \NlwBufferBlock_HDMI/debsw1/cntr_en/CLK  (
    .I(clk50m_bufg),
    .O(\NlwBufferSignal_HDMI/debsw1/cntr_en/CLK )
  );
  X_ZERO   NlwBlock_mainController_GND (
    .O(GND)
  );
  X_ONE   NlwBlock_mainController_VCC (
    .O(VCC)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

