transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/FPGADesign/SummerEDP/UART {C:/FPGADesign/SummerEDP/UART/uart_alu_top.v}
vlog -vlog01compat -work work +incdir+C:/FPGADesign/SummerEDP/UART {C:/FPGADesign/SummerEDP/UART/data_ctl.v}
vlog -vlog01compat -work work +incdir+C:/FPGADesign/SummerEDP/UART {C:/FPGADesign/SummerEDP/UART/alu_en.v}
vlog -vlog01compat -work work +incdir+C:/FPGADesign/SummerEDP/UART {C:/FPGADesign/SummerEDP/UART/seg2.v}
vlog -vlog01compat -work work +incdir+C:/FPGADesign/SummerEDP/UART {C:/FPGADesign/SummerEDP/UART/clk_1k.v}
vlog -vlog01compat -work work +incdir+C:/FPGADesign/SummerEDP/UART {C:/FPGADesign/SummerEDP/UART/uart_tx.v}
vlog -vlog01compat -work work +incdir+C:/FPGADesign/SummerEDP/UART {C:/FPGADesign/SummerEDP/UART/uart_rx.v}
vlog -vlog01compat -work work +incdir+C:/FPGADesign/SummerEDP/UART {C:/FPGADesign/SummerEDP/UART/led.v}

vlog -vlog01compat -work work +incdir+C:/FPGADesign/SummerEDP/UART {C:/FPGADesign/SummerEDP/UART/uart_alu_top_tb.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc"  uart_alu_top_tb

add wave *
view structure
view signals
run -all
