# Design-and-Verify-Multi-Cycle-RISC-Processor 

## Objectives: 
To design and verify a simple pipelined RISC processor in Verilog

