#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 15 12:16:27 2022
# Process ID: 23468
# Current directory: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10144 E:\BaiduNetdiskDownload\E203_P2\E203_Zynq_7010\E203_Zynq_7010.xpr
# Log file: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/vivado.log
# Journal file: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/bing/Desktop/E203_P1/E203_Zynq_7010' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/VIVADO/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property part xc7a35tfgg484-2 [current_project]
WARNING: [IP_Flow 19-2162] IP 'PLL' is locked:
* Current project part 'xc7a35tfgg484-2' and the part 'xc7z010clg400-2' used to customize the IP 'PLL' do not match.
import_files -norecurse {E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/S8.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/S7.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/InvSubBytes.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/DESkeys.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/P.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/keyprocess.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/left_shifterb.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/AESkeyprocess.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/left_shiftera.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/invkey.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/process.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/desL.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/aesden.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/S_box.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/desf.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/ENCNEW.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/desdekey.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/aesinitkeyprocess.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/top.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/MixColumns.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/E_box.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/SubBytes.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/init_process.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/new/DESkey.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/InvMixColumns.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/S4.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/S3.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/S6.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/S5.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/S2.v E:/Data/qq_Data/1160526907/FileRecv/version2/temp.srcs/sources_1/imports/new/S1.v}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/VIVADO/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'e203_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj e203_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/adv_timer_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adv_timer_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/apb_adv_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_adv_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_gpio/apb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/apb_i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/apb_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/apb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_uart_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_dtcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_nice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_nice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_nice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_nice_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/input_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/io_generic_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_generic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2ahbl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/timer_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_SIM/e203_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1196.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xelab -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/software/VIVADO/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <apb_Des_Aes> not found while processing module instance <u_apb_Des_Aes> [E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_perips.v:1004]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.254 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
import_files -norecurse E:/BaiduNetdiskDownload/E203_P1/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/Desktop/apb_Des_Aes.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/VIVADO/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'e203_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj e203_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESkeyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESkey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESkeys
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/ENCNEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesde
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/E_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvMixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvMixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvSubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvSubBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/MixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/S_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/SubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/aesden.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/aesinitkeyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesinitkeyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/Desktop/apb_Des_Aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_Des_Aes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desdekey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desdekey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/init_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/keyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shiftera
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shifterb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xelab -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/software/VIVADO/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:6]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:7]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:8]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:10]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:11]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:12]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:13]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:14]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/Desktop/apb_Des_Aes.v" Line 27. Module apb_Des_Aes has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/top.v" Line 2. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desdekey.v" Line 1. Module desdekey has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkey.v" Line 1. Module DESkey has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" Line 1. Module left_shiftera has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" Line 1. Module left_shiftera has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" Line 1. Module left_shiftera has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" Line 1. Module left_shiftera has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" Line 1. Module left_shiftera has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" Line 1. Module left_shiftera has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" Line 1. Module left_shiftera has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" Line 1. Module left_shiftera has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" Line 1. Module left_shifterb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" Line 2. Module DESkeys has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_subsys_nice_core_default
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=4,...
Compiling module xil_defaultlib.e203_exu_nice
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,DW=32,A...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=54)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=54)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(AW=16,AW_LSB...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(AW=16,AW_LSB=...
Compiling module xil_defaultlib.e203_dtcm_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,MW=8...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,AW=14)
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=17,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.apb_gpio(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.DESkey
Compiling module xil_defaultlib.left_shiftera
Compiling module xil_defaultlib.left_shifterb
Compiling module xil_defaultlib.DESkeys
Compiling module xil_defaultlib.desdekey
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.aesinitkeyprocess
Compiling module xil_defaultlib.AESkeyprocess
Compiling module xil_defaultlib.keyprocess
Compiling module xil_defaultlib.init_process
Compiling module xil_defaultlib.E_box
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.S_box
Compiling module xil_defaultlib.P
Compiling module xil_defaultlib.desf
Compiling module xil_defaultlib.desL
Compiling module xil_defaultlib.InvMixColumns
Compiling module xil_defaultlib.InvSubBytes
Compiling module xil_defaultlib.aesde
Compiling module xil_defaultlib.MixColumns
Compiling module xil_defaultlib.aesen
Compiling module xil_defaultlib.process
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.apb_Des_Aes
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=9,BUF...
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=8,BUF...
Compiling module xil_defaultlib.uart_interrupt(TX_FIFO_DEPTH=16,...
Compiling module xil_defaultlib.apb_uart_sv(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.spi_master_apb_if(APB_ADDR_WIDTH...
Compiling module xil_defaultlib.spi_master_fifo(BUFFER_DEPTH=10)
Compiling module xil_defaultlib.spi_master_clkgen
Compiling module xil_defaultlib.spi_master_tx
Compiling module xil_defaultlib.spi_master_rx
Compiling module xil_defaultlib.spi_master_controller
Compiling module xil_defaultlib.apb_spi_master(APB_ADDR_WIDTH=32...
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.apb_i2c(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.adv_timer_apb_if(APB_ADDR_WIDTH=...
Compiling module xil_defaultlib.timer_cntrl
Compiling module xil_defaultlib.input_stage(EXTSIG_NUM=48)
Compiling module xil_defaultlib.prescaler
Compiling module xil_defaultlib.up_down_counter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.timer_module(N_EXTSIG=48)
Compiling module xil_defaultlib.apb_adv_timer(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling module xil_defaultlib.e203_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot e203_tb_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim/xsim.dir/e203_tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim/xsim.dir/e203_tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Oct 15 12:56:43 2022. For additional details about this file, please refer to the WebTalk help file at E:/software/VIVADO/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 15 12:56:43 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "e203_tb_top_behav -key {Behavioral:sim_1:Functional:e203_tb_top} -tclbatch {e203_tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source e203_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/e203_tb_top/itcm_mem" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
ITCM 0x00: 3040507330047073
ITCM 0x01: 8581819310001197
ITCM 0x02: ff01011310010117
ITCM 0x03: 2742829300000297
ITCM 0x04: 3051f07330529073
ITCM 0x05: 0945051300000517
ITCM 0x06: 08c5859300000597
ITCM 0x07: 0000361702b50063
ITCM 0x16: 393000ef3e3000ef
ITCM 0x20: 8793a0314781c3d8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'e203_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1408.246 ; gain = 75.891
run all
HummingBird SDK Build Time: Oct 15 2022, 12:53:02


Download Mode: ILM


CPU Frequency 540016 Hz


Initializing interrupt


Initializing interrupt successful


0Sending plain text and key


Sending text Successfully


Modify Mode


Modified


Enabling


Enabled


Enter while loop


Retrieve data success


1A056FCD

run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1553.844 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/e203_tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/HCLK}} {{/e203_tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/PENABLE}} {{/e203_tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/e203_tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/HCLK}} {{/e203_tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/PENABLE}} {{/e203_tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_text}} {{/e203_tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/r_result}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/e203_tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/PADDR}} {{/e203_tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/PWDATA}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/VIVADO/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'e203_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj e203_tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xelab -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/software/VIVADO/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:6]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:7]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:8]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:10]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:11]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:12]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:13]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:14]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
ITCM 0x00: 3040507330047073
ITCM 0x01: 8581819310001197
ITCM 0x02: ff01011310010117
ITCM 0x03: 2742829300000297
ITCM 0x04: 3051f07330529073
ITCM 0x05: 0945051300000517
ITCM 0x06: 08c5859300000597
ITCM 0x07: 0000361702b50063
ITCM 0x16: 393000ef3e3000ef
ITCM 0x20: 8793a0314781c3d8
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1553.844 ; gain = 0.000
run all
HummingBird SDK Build Time: Oct 15 2022, 12:53:02


Download Mode: ILM


CPU Frequency 540016 Hz


Initializing interrupt


Initializing interrupt successful


0Sending plain text and key


Sending text Successfully


Modify Mode


Modified


Enabling


Enabled


Enter while loop


Retrieve data success


1A056FCD


7A065EA4


F51BF599


A9889F3F

run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1553.844 ; gain = 0.000
reset_run PLL_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/PLL_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [Project 1-577] IP run PLL_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xci

WARNING: [Project 1-576] IP 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xci' in run PLL_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sat Oct 15 12:59:43 2022] Launched PLL_synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/PLL_synth_1/runme.log
[Sat Oct 15 12:59:43 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1/runme.log
save_wave_config {E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg
set_property xsim.view E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg [get_filesets sim_1]
launch_runs impl_1 -jobs 16
[Sat Oct 15 13:31:06 2022] Launched impl_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'e:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.dcp' for cell 'sys_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.793 . Memory (MB): peak = 1744.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8770 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL_board.xdc] for cell 'sys_clk_gen/inst'
Finished Parsing XDC File [e:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL_board.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [e:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xdc] for cell 'sys_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2537.395 ; gain = 623.871
Finished Parsing XDC File [e:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [E:/BaiduNetdiskDownload/E203_P2/XDC/E203_ZYNQ_7010.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y17' is not a valid site or package pin name. [E:/BaiduNetdiskDownload/E203_P2/XDC/E203_ZYNQ_7010.xdc:84]
Finished Parsing XDC File [E:/BaiduNetdiskDownload/E203_P2/XDC/E203_ZYNQ_7010.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2537.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2617.555 ; gain = 1063.711
report_utilization -name utilization_1
reset_simulation -simset sim_1 -mode post-synthesis -type functional
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Oct 15 18:39:23 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1/runme.log
create_project project_1 E:/BaiduNetdiskDownload/APB_DES_AES/project_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/VIVADO/Vivado/2019.2/data/ip'.
add_files -norecurse {E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvSubBytes.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/top.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desf.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/S_box.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkey.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/ENCNEW.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvMixColumns.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/keyprocess.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/process.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/aesden.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desL.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/SubBytes.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desdekey.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/invkey.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/aesinitkeyprocess.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S3.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S4.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S1.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/Desktop/apb_Des_Aes.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S2.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/init_process.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/E_box.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/P.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S7.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S8.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S5.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/MixColumns.v E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S6.v}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
set_property compxlib.modelsim_compiled_library_dir E:/Xilinx/Xlib [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property part xc7a35tfgg484-2 [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_SIM\e203_tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_Zynq_7010\E203_Zynq_7010.srcs\sources_1\imports\Desktop\apb_Des_Aes.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_RTL\subsys\e203_subsys_perips.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_Zynq_7010\E203_Zynq_7010.srcs\sources_1\imports\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_RTL\core\e203_exu_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_SIM\e203_tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_Zynq_7010\E203_Zynq_7010.srcs\sources_1\imports\Desktop\apb_Des_Aes.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_RTL\subsys\e203_subsys_perips.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_Zynq_7010\E203_Zynq_7010.srcs\sources_1\imports\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_RTL\core\e203_exu_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_SIM\e203_tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_Zynq_7010\E203_Zynq_7010.srcs\sources_1\imports\Desktop\apb_Des_Aes.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_RTL\subsys\e203_subsys_perips.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_Zynq_7010\E203_Zynq_7010.srcs\sources_1\imports\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_RTL\core\e203_exu_decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_SIM\e203_tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_Zynq_7010\E203_Zynq_7010.srcs\sources_1\imports\Desktop\apb_Des_Aes.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_RTL\subsys\e203_subsys_perips.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_Zynq_7010\E203_Zynq_7010.srcs\sources_1\imports\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\BaiduNetdiskDownload\E203_P2\E203_RTL\core\e203_exu_decode.v:]
current_project E203_Zynq_7010
current_project project_1
current_project E203_Zynq_7010
current_project project_1
launch_runs synth_1 -jobs 8
[Sat Oct 15 19:28:14 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/APB_DES_AES/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.426 . Memory (MB): peak = 2891.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2952.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3013.586 ; gain = 122.480
report_utilization -name utilization_1
current_project E203_Zynq_7010
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/VIVADO/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'e203_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj e203_tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xelab -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/software/VIVADO/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:6]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:7]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:8]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:10]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:11]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:12]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:13]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:14]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "e203_tb_top_behav -key {Behavioral:sim_1:Functional:e203_tb_top} -tclbatch {e203_tb_top.tcl} -view {E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg
source e203_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
ITCM 0x00: 3040507330047073
ITCM 0x01: 8581819310001197
ITCM 0x02: ff01011310010117
ITCM 0x03: 2742829300000297
ITCM 0x04: 3051f07330529073
ITCM 0x05: 0945051300000517
ITCM 0x06: 08c5859300000597
ITCM 0x07: 0000361702b50063
ITCM 0x16: 393000ef3e3000ef
ITCM 0x20: 8793a0314781c3d8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'e203_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3148.340 ; gain = 0.000
run all
HummingBird SDK Build Time: Oct 15 2022, 12:53:02


Download Mode: ILM


CPU Frequency 540016 Hz


Initializing interrupt


Initializing interrupt successful


0Sending plain text and key


Sending text Successfully


Modify Mode


Modified


Enabling


Enabled


Enter while loop


Retrieve data success


1A056FCD


7A065EA4


F51BF599


A9889F3F

run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 3150.637 ; gain = 0.000
current_project project_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/APB_DES_AES/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Oct 15 20:05:14 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/APB_DES_AES/project_1/project_1.runs/synth_1/runme.log
report_utilization -name utilization_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/APB_DES_AES/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Oct 15 20:06:47 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/APB_DES_AES/project_1/project_1.runs/synth_1/runme.log
report_utilization -name utilization_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/APB_DES_AES/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Oct 15 20:12:36 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/APB_DES_AES/project_1/project_1.runs/synth_1/runme.log
report_utilization -name utilization_1
report_utilization -name utilization_1
current_project E203_Zynq_7010
export_ip_user_files -of_objects  [get_files E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/top.v] -no_script -reset -force -quiet
remove_files  E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/top.v
update_compile_order -fileset sources_1
import_files -norecurse E:/BaiduNetdiskDownload/APB_DES_AES/project_1/project_1.srcs/sources_1/imports/imports/sources_1/new/top.v
update_compile_order -fileset sources_1
reset_run PLL_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/PLL_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [Project 1-577] IP run PLL_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xci

WARNING: [Project 1-576] IP 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/ip/PLL/PLL.xci' in run PLL_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sat Oct 15 20:51:50 2022] Launched PLL_synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/PLL_synth_1/runme.log
[Sat Oct 15 20:51:51 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1/runme.log
current_project project_1
current_project E203_Zynq_7010
report_utilization -name utilization_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/VIVADO/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'e203_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj e203_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESkeyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESkey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESkeys
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/ENCNEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesde
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/E_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvMixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvMixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvSubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvSubBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/MixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/S_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/SubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/adv_timer_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adv_timer_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/aesden.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/aesinitkeyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesinitkeyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/Desktop/apb_Des_Aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_Des_Aes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/apb_adv_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_adv_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_gpio/apb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/apb_i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/apb_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/apb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_uart_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desdekey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desdekey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_dtcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_nice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_nice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_nice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_nice_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/init_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/input_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/io_generic_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_generic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/keyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shiftera
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shifterb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2ahbl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/timer_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_SIM/e203_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3428.094 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xelab -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/software/VIVADO/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:6]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:7]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:8]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:10]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:11]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:12]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:13]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:14]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_subsys_nice_core_default
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=4,...
Compiling module xil_defaultlib.e203_exu_nice
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,DW=32,A...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=54)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=54)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(AW=16,AW_LSB...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(AW=16,AW_LSB=...
Compiling module xil_defaultlib.e203_dtcm_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,MW=8...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,AW=14)
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=17,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.apb_gpio(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.DESkey
Compiling module xil_defaultlib.left_shiftera
Compiling module xil_defaultlib.left_shifterb
Compiling module xil_defaultlib.DESkeys
Compiling module xil_defaultlib.desdekey
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.aesinitkeyprocess
Compiling module xil_defaultlib.AESkeyprocess
Compiling module xil_defaultlib.keyprocess
Compiling module xil_defaultlib.init_process
Compiling module xil_defaultlib.E_box
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.S_box
Compiling module xil_defaultlib.P
Compiling module xil_defaultlib.desf
Compiling module xil_defaultlib.desL
Compiling module xil_defaultlib.InvMixColumns
Compiling module xil_defaultlib.InvSubBytes
Compiling module xil_defaultlib.aesde
Compiling module xil_defaultlib.MixColumns
Compiling module xil_defaultlib.aesen
Compiling module xil_defaultlib.process
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.apb_Des_Aes
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=9,BUF...
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=8,BUF...
Compiling module xil_defaultlib.uart_interrupt(TX_FIFO_DEPTH=16,...
Compiling module xil_defaultlib.apb_uart_sv(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.spi_master_apb_if(APB_ADDR_WIDTH...
Compiling module xil_defaultlib.spi_master_fifo(BUFFER_DEPTH=10)
Compiling module xil_defaultlib.spi_master_clkgen
Compiling module xil_defaultlib.spi_master_tx
Compiling module xil_defaultlib.spi_master_rx
Compiling module xil_defaultlib.spi_master_controller
Compiling module xil_defaultlib.apb_spi_master(APB_ADDR_WIDTH=32...
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.apb_i2c(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.adv_timer_apb_if(APB_ADDR_WIDTH=...
Compiling module xil_defaultlib.timer_cntrl
Compiling module xil_defaultlib.input_stage(EXTSIG_NUM=48)
Compiling module xil_defaultlib.prescaler
Compiling module xil_defaultlib.up_down_counter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.timer_module(N_EXTSIG=48)
Compiling module xil_defaultlib.apb_adv_timer(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling module xil_defaultlib.e203_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot e203_tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3428.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "e203_tb_top_behav -key {Behavioral:sim_1:Functional:e203_tb_top} -tclbatch {e203_tb_top.tcl} -view {E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg
source e203_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
ITCM 0x00: 3040507330047073
ITCM 0x01: 8581819310001197
ITCM 0x02: ff01011310010117
ITCM 0x03: 2742829300000297
ITCM 0x04: 3051f07330529073
ITCM 0x05: 0945051300000517
ITCM 0x06: 08c5859300000597
ITCM 0x07: 0000361702b50063
ITCM 0x16: 393000ef3e3000ef
ITCM 0x20: 8793a0314781c3d8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'e203_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 3432.328 ; gain = 4.234
run all
HummingBird SDK Build Time: Oct 15 2022, 12:53:02


Download Mode: ILM


CPU Frequency 540016 Hz


Initializing interrupt


Initializing interrupt successful


0Sending plain text and key


Sending text Successfully


Modify Mode


Modified


Enabling


Enabled


Enter while loop

run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 3432.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/VIVADO/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'e203_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj e203_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xelab -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/software/VIVADO/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:6]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:7]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:8]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:10]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:11]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:12]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:13]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:14]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_subsys_nice_core_default
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=4,...
Compiling module xil_defaultlib.e203_exu_nice
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,DW=32,A...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=54)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=54)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(AW=16,AW_LSB...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(AW=16,AW_LSB=...
Compiling module xil_defaultlib.e203_dtcm_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,MW=8...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,AW=14)
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=17,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.apb_gpio(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.DESkey
Compiling module xil_defaultlib.left_shiftera
Compiling module xil_defaultlib.left_shifterb
Compiling module xil_defaultlib.DESkeys
Compiling module xil_defaultlib.desdekey
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.aesinitkeyprocess
Compiling module xil_defaultlib.AESkeyprocess
Compiling module xil_defaultlib.keyprocess
Compiling module xil_defaultlib.init_process
Compiling module xil_defaultlib.E_box
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.S_box
Compiling module xil_defaultlib.P
Compiling module xil_defaultlib.desf
Compiling module xil_defaultlib.desL
Compiling module xil_defaultlib.InvMixColumns
Compiling module xil_defaultlib.InvSubBytes
Compiling module xil_defaultlib.aesde
Compiling module xil_defaultlib.MixColumns
Compiling module xil_defaultlib.aesen
Compiling module xil_defaultlib.process
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.apb_Des_Aes
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=9,BUF...
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=8,BUF...
Compiling module xil_defaultlib.uart_interrupt(TX_FIFO_DEPTH=16,...
Compiling module xil_defaultlib.apb_uart_sv(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.spi_master_apb_if(APB_ADDR_WIDTH...
Compiling module xil_defaultlib.spi_master_fifo(BUFFER_DEPTH=10)
Compiling module xil_defaultlib.spi_master_clkgen
Compiling module xil_defaultlib.spi_master_tx
Compiling module xil_defaultlib.spi_master_rx
Compiling module xil_defaultlib.spi_master_controller
Compiling module xil_defaultlib.apb_spi_master(APB_ADDR_WIDTH=32...
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.apb_i2c(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.adv_timer_apb_if(APB_ADDR_WIDTH=...
Compiling module xil_defaultlib.timer_cntrl
Compiling module xil_defaultlib.input_stage(EXTSIG_NUM=48)
Compiling module xil_defaultlib.prescaler
Compiling module xil_defaultlib.up_down_counter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.timer_module(N_EXTSIG=48)
Compiling module xil_defaultlib.apb_adv_timer(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling module xil_defaultlib.e203_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot e203_tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3432.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "e203_tb_top_behav -key {Behavioral:sim_1:Functional:e203_tb_top} -tclbatch {e203_tb_top.tcl} -view {E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg
source e203_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
ITCM 0x00: 3040507330047073
ITCM 0x01: 8581819310001197
ITCM 0x02: ff01011310010117
ITCM 0x03: 2742829300000297
ITCM 0x04: 3051f07330529073
ITCM 0x05: 0945051300000517
ITCM 0x06: 08c5859300000597
ITCM 0x07: 0000361702b50063
ITCM 0x16: 393000ef3e3000ef
ITCM 0x20: 8793a0314781c3d8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'e203_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 3432.328 ; gain = 0.000
run all
HummingBird SDK Build Time: Oct 15 2022, 12:53:02


Download Mode: ILM


CPU Frequency 540016 Hz


Initializing interrupt


Initializing interrupt successful


0Sending plain text and key


Sending text Successfully


Modify Mode


Modified


Enabling


Enabled


Enter while loop


Retrieve data success


86A1D49C


9DE30D8E


2A881FEA


6C479910

run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 3432.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/VIVADO/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'e203_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj e203_tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xelab -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/software/VIVADO/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:6]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:7]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:8]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:10]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:11]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:12]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:13]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:14]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
ITCM 0x00: 3040507330047073
ITCM 0x01: 8581819310001197
ITCM 0x02: ff01011310010117
ITCM 0x03: 2742829300000297
ITCM 0x04: 3051f07330529073
ITCM 0x05: 0945051300000517
ITCM 0x06: 08c5859300000597
ITCM 0x07: 0000361702b50063
ITCM 0x16: 393000ef3e3000ef
ITCM 0x20: 8793a0314781c3d8
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3432.328 ; gain = 0.000
run all
HummingBird SDK Build Time: Oct 15 2022, 12:53:02


Download Mode: ILM


CPU Frequency 540016 Hz


Initializing interrupt


Initializing interrupt successful


0Sending plain text and key


Sending text Successfully


Modify Mode


Modified


Enabling


Enabled


Enter while loop


Retrieve data success


86A1D49C


9DE30D8E


2A881FEA


6C479910

run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 3432.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/VIVADO/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'e203_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj e203_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESkeyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESkey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESkeys
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/ENCNEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesde
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/E_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvMixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvMixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvSubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvSubBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/MixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/S_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/SubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/adv_timer_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adv_timer_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/aesden.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/aesinitkeyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesinitkeyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/Desktop/apb_Des_Aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_Des_Aes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/apb_adv_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_adv_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_gpio/apb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/apb_i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/apb_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/apb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_uart_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desdekey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desdekey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_dtcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_nice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_nice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_nice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_nice_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/init_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/input_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/io_generic_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_generic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/keyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shiftera
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shifterb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2ahbl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/timer_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_SIM/e203_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3432.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3432.328 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xelab -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/software/VIVADO/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:6]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:7]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:8]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:10]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:11]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:12]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:13]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:14]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_subsys_nice_core_default
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=4,...
Compiling module xil_defaultlib.e203_exu_nice
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,DW=32,A...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=54)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=54)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(AW=16,AW_LSB...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(AW=16,AW_LSB=...
Compiling module xil_defaultlib.e203_dtcm_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,MW=8...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,AW=14)
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=17,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.apb_gpio(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.DESkey
Compiling module xil_defaultlib.left_shiftera
Compiling module xil_defaultlib.left_shifterb
Compiling module xil_defaultlib.DESkeys
Compiling module xil_defaultlib.desdekey
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.aesinitkeyprocess
Compiling module xil_defaultlib.AESkeyprocess
Compiling module xil_defaultlib.keyprocess
Compiling module xil_defaultlib.init_process
Compiling module xil_defaultlib.E_box
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.S_box
Compiling module xil_defaultlib.P
Compiling module xil_defaultlib.desf
Compiling module xil_defaultlib.desL
Compiling module xil_defaultlib.InvMixColumns
Compiling module xil_defaultlib.InvSubBytes
Compiling module xil_defaultlib.aesde
Compiling module xil_defaultlib.MixColumns
Compiling module xil_defaultlib.aesen
Compiling module xil_defaultlib.process
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.apb_Des_Aes
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=9,BUF...
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=8,BUF...
Compiling module xil_defaultlib.uart_interrupt(TX_FIFO_DEPTH=16,...
Compiling module xil_defaultlib.apb_uart_sv(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.spi_master_apb_if(APB_ADDR_WIDTH...
Compiling module xil_defaultlib.spi_master_fifo(BUFFER_DEPTH=10)
Compiling module xil_defaultlib.spi_master_clkgen
Compiling module xil_defaultlib.spi_master_tx
Compiling module xil_defaultlib.spi_master_rx
Compiling module xil_defaultlib.spi_master_controller
Compiling module xil_defaultlib.apb_spi_master(APB_ADDR_WIDTH=32...
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.apb_i2c(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.adv_timer_apb_if(APB_ADDR_WIDTH=...
Compiling module xil_defaultlib.timer_cntrl
Compiling module xil_defaultlib.input_stage(EXTSIG_NUM=48)
Compiling module xil_defaultlib.prescaler
Compiling module xil_defaultlib.up_down_counter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.timer_module(N_EXTSIG=48)
Compiling module xil_defaultlib.apb_adv_timer(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling module xil_defaultlib.e203_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot e203_tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3432.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3432.328 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
ITCM 0x00: 3040507330047073
ITCM 0x01: 8581819310001197
ITCM 0x02: ff01011310010117
ITCM 0x03: 2742829300000297
ITCM 0x04: 3051f07330529073
ITCM 0x05: 0945051300000517
ITCM 0x06: 08c5859300000597
ITCM 0x07: 0000361702b50063
ITCM 0x16: 393000ef3e3000ef
ITCM 0x20: 8793a0314781c3d8
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 3432.328 ; gain = 0.000
save_wave_config {E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg}
run all
HummingBird SDK Build Time: Oct 15 2022, 12:53:02


Download Mode: ILM


CPU Frequency 540016 Hz


Initializing interrupt


Initializing interrupt successful


0Sending plain text and key


Sending text Successfully


Modify Mode


Modified


Enabling


Enabled


Enter while loop


Retrieve data success


8CB38949


F5F4D475


6FE66FE2


BA473947

run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3432.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/VIVADO/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'e203_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj e203_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESkeyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESkey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESkeys
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/ENCNEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesde
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/E_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvMixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvMixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvSubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvSubBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/MixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/S_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/SubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/adv_timer_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adv_timer_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/aesden.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/aesinitkeyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesinitkeyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/Desktop/apb_Des_Aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_Des_Aes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/apb_adv_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_adv_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_gpio/apb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/apb_i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/apb_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/apb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_uart_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desdekey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desdekey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_dtcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_nice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_nice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_nice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_nice_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/init_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/input_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/io_generic_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_generic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/keyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shiftera
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shifterb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2ahbl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/timer_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_SIM/e203_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3432.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xelab -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/software/VIVADO/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:6]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:7]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:8]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:10]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:11]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:12]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:13]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:14]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_subsys_nice_core_default
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=4,...
Compiling module xil_defaultlib.e203_exu_nice
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,DW=32,A...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=54)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=54)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(AW=16,AW_LSB...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(AW=16,AW_LSB=...
Compiling module xil_defaultlib.e203_dtcm_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,MW=8...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,AW=14)
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=17,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.apb_gpio(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.DESkey
Compiling module xil_defaultlib.left_shiftera
Compiling module xil_defaultlib.left_shifterb
Compiling module xil_defaultlib.DESkeys
Compiling module xil_defaultlib.desdekey
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.aesinitkeyprocess
Compiling module xil_defaultlib.AESkeyprocess
Compiling module xil_defaultlib.keyprocess
Compiling module xil_defaultlib.init_process
Compiling module xil_defaultlib.E_box
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.S_box
Compiling module xil_defaultlib.P
Compiling module xil_defaultlib.desf
Compiling module xil_defaultlib.desL
Compiling module xil_defaultlib.InvMixColumns
Compiling module xil_defaultlib.InvSubBytes
Compiling module xil_defaultlib.aesde
Compiling module xil_defaultlib.MixColumns
Compiling module xil_defaultlib.aesen
Compiling module xil_defaultlib.process
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.apb_Des_Aes
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=9,BUF...
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=8,BUF...
Compiling module xil_defaultlib.uart_interrupt(TX_FIFO_DEPTH=16,...
Compiling module xil_defaultlib.apb_uart_sv(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.spi_master_apb_if(APB_ADDR_WIDTH...
Compiling module xil_defaultlib.spi_master_fifo(BUFFER_DEPTH=10)
Compiling module xil_defaultlib.spi_master_clkgen
Compiling module xil_defaultlib.spi_master_tx
Compiling module xil_defaultlib.spi_master_rx
Compiling module xil_defaultlib.spi_master_controller
Compiling module xil_defaultlib.apb_spi_master(APB_ADDR_WIDTH=32...
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.apb_i2c(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.adv_timer_apb_if(APB_ADDR_WIDTH=...
Compiling module xil_defaultlib.timer_cntrl
Compiling module xil_defaultlib.input_stage(EXTSIG_NUM=48)
Compiling module xil_defaultlib.prescaler
Compiling module xil_defaultlib.up_down_counter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.timer_module(N_EXTSIG=48)
Compiling module xil_defaultlib.apb_adv_timer(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling module xil_defaultlib.e203_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot e203_tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3432.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "e203_tb_top_behav -key {Behavioral:sim_1:Functional:e203_tb_top} -tclbatch {e203_tb_top.tcl} -view {E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg
source e203_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
ITCM 0x00: 3040507330047073
ITCM 0x01: 8581819310001197
ITCM 0x02: ff01011310010117
ITCM 0x03: 2742829300000297
ITCM 0x04: 3051f07330529073
ITCM 0x05: 0945051300000517
ITCM 0x06: 08c5859300000597
ITCM 0x07: 0000361702b50063
ITCM 0x16: 393000ef3e3000ef
ITCM 0x20: 8793a0314781c3d8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'e203_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 3432.328 ; gain = 0.000
run all
HummingBird SDK Build Time: Oct 15 2022, 12:53:02


Download Mode: ILM


CPU Frequency 540016 Hz


Initializing interrupt


Initializing interrupt successful


0Sending plain text and key


Sending text Successfully


Modify Mode


Modified


Enabling


Enabled


Enter while loop


Retrieve data success


F2BEF842


39557616


217D9CC9


C8C5A08E

run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 3432.328 ; gain = 0.000
current_wave_config {e203_tb_top_behav.wcfg}
e203_tb_top_behav.wcfg
add_wave {{/e203_tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/out0}} {{/e203_tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_apb_Des_Aes/u_DES_AES/key3}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/VIVADO/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'e203_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj e203_tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xelab -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/software/VIVADO/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:6]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:7]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:8]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:10]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:11]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:12]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:13]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:14]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
ITCM 0x00: 3040507330047073
ITCM 0x01: 8581819310001197
ITCM 0x02: ff01011310010117
ITCM 0x03: 2742829300000297
ITCM 0x04: 3051f07330529073
ITCM 0x05: 0945051300000517
ITCM 0x06: 08c5859300000597
ITCM 0x07: 0000361702b50063
ITCM 0x16: 393000ef3e3000ef
ITCM 0x20: 8793a0314781c3d8
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3432.328 ; gain = 0.000
run all
HummingBird SDK Build Time: Oct 15 2022, 12:53:02


Download Mode: ILM


CPU Frequency 540016 Hz


Initializing interrupt


Initializing interrupt successful


0Sending plain text and key


Sending text Successfully


Modify Mode


Modified


Enabling


Enabled


Enter while loop


Retrieve data success


F2BEF842


39557616


217D9CC9


C8C5A08E

run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 3432.328 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Oct 15 21:33:28 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1/runme.log
[Sat Oct 15 21:33:28 2022] Launched impl_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/impl_1/runme.log
save_wave_config {E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/VIVADO/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'e203_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj e203_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESkeyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESkey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESkeys
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/ENCNEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesde
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/E_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvMixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvMixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvSubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvSubBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/MixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/S_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/SubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/adv_timer_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adv_timer_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/aesden.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/aesinitkeyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesinitkeyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/Desktop/apb_Des_Aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_Des_Aes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/apb_adv_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_adv_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_gpio/apb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/apb_i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/apb_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/apb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_uart_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desdekey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desdekey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_dtcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_nice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_nice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_nice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_nice_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/init_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/input_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/io_generic_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_generic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/keyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shiftera
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shifterb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2ahbl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/timer_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_SIM/e203_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3563.914 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xelab -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/software/VIVADO/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:6]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:7]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:8]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:10]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:11]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:12]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:13]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:14]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_subsys_nice_core_default
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=4,...
Compiling module xil_defaultlib.e203_exu_nice
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,DW=32,A...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=54)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=54)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(AW=16,AW_LSB...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(AW=16,AW_LSB=...
Compiling module xil_defaultlib.e203_dtcm_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,MW=8...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,AW=14)
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=17,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.apb_gpio(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.DESkey
Compiling module xil_defaultlib.left_shiftera
Compiling module xil_defaultlib.left_shifterb
Compiling module xil_defaultlib.DESkeys
Compiling module xil_defaultlib.desdekey
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.aesinitkeyprocess
Compiling module xil_defaultlib.AESkeyprocess
Compiling module xil_defaultlib.keyprocess
Compiling module xil_defaultlib.init_process
Compiling module xil_defaultlib.E_box
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.S_box
Compiling module xil_defaultlib.P
Compiling module xil_defaultlib.desf
Compiling module xil_defaultlib.desL
Compiling module xil_defaultlib.InvMixColumns
Compiling module xil_defaultlib.InvSubBytes
Compiling module xil_defaultlib.aesde
Compiling module xil_defaultlib.MixColumns
Compiling module xil_defaultlib.aesen
Compiling module xil_defaultlib.process
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.apb_Des_Aes
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=9,BUF...
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=8,BUF...
Compiling module xil_defaultlib.uart_interrupt(TX_FIFO_DEPTH=16,...
Compiling module xil_defaultlib.apb_uart_sv(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.spi_master_apb_if(APB_ADDR_WIDTH...
Compiling module xil_defaultlib.spi_master_fifo(BUFFER_DEPTH=10)
Compiling module xil_defaultlib.spi_master_clkgen
Compiling module xil_defaultlib.spi_master_tx
Compiling module xil_defaultlib.spi_master_rx
Compiling module xil_defaultlib.spi_master_controller
Compiling module xil_defaultlib.apb_spi_master(APB_ADDR_WIDTH=32...
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.apb_i2c(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.adv_timer_apb_if(APB_ADDR_WIDTH=...
Compiling module xil_defaultlib.timer_cntrl
Compiling module xil_defaultlib.input_stage(EXTSIG_NUM=48)
Compiling module xil_defaultlib.prescaler
Compiling module xil_defaultlib.up_down_counter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.timer_module(N_EXTSIG=48)
Compiling module xil_defaultlib.apb_adv_timer(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling module xil_defaultlib.e203_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot e203_tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3563.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "e203_tb_top_behav -key {Behavioral:sim_1:Functional:e203_tb_top} -tclbatch {e203_tb_top.tcl} -view {E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg
source e203_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
ITCM 0x00: 3040507330047073
ITCM 0x01: 8581819310001197
ITCM 0x02: ff01011310010117
ITCM 0x03: 2742829300000297
ITCM 0x04: 3051f07330529073
ITCM 0x05: 0945051300000517
ITCM 0x06: 08c5859300000597
ITCM 0x07: 0000361702b50063
ITCM 0x16: 393000ef3e3000ef
ITCM 0x20: 8793a0314781c3d8
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3563.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'e203_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 3563.914 ; gain = 0.000
run all
HummingBird SDK Build Time: Oct 15 2022, 12:53:02


Download Mode: ILM


CPU Frequency 540016 Hz


Initializing interrupt


Initializing interrupt successful


0Sending plain text and key


Sending text Successfully


Modify Mode


Modified


Enabling


Enabled


Enter while loop


Retrieve data success


8F2BF875


39622D5D


DA2B4781


7F2B292

run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 3563.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/software/VIVADO/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'e203_tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj e203_tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESkeyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESkey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/DESkeys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DESkeys
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/ENCNEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesde
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/E_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvMixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvMixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/InvSubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvSubBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/MixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/S8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/S_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/SubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/adv_timer_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adv_timer_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/imports/new/aesden.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/aesinitkeyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aesinitkeyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/Desktop/apb_Des_Aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_Des_Aes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/apb_adv_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_adv_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_gpio/apb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/apb_i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/apb_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/apb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_uart_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desdekey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desdekey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/desf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_dtcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_nice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_nice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_nice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_nice_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_i2c/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/init_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/input_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/io_generic_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_generic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/keyprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shiftera.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shiftera
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/left_shifterb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shifterb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2ahbl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_spi_master/spi_master_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/timer_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_uart/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_RTL/perips/apb_adv_timer/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BaiduNetdiskDownload/E203_P2/E203_SIM/e203_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3563.914 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
"xelab -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/software/VIVADO/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ee5f26a6ad30479c97beacf19f5003d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot e203_tb_top_behav xil_defaultlib.e203_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:6]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:7]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:8]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:10]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:11]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:12]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:13]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:14]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'round' [E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/AESkeyprocess.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_subsys_nice_core_default
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=4,...
Compiling module xil_defaultlib.e203_exu_nice
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,DW=32,A...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=54)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=54)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(AW=16,AW_LSB...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(AW=16,AW_LSB=...
Compiling module xil_defaultlib.e203_dtcm_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,MW=8...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,AW=14)
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=17,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.apb_gpio(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.DESkey
Compiling module xil_defaultlib.left_shiftera
Compiling module xil_defaultlib.left_shifterb
Compiling module xil_defaultlib.DESkeys
Compiling module xil_defaultlib.desdekey
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.aesinitkeyprocess
Compiling module xil_defaultlib.AESkeyprocess
Compiling module xil_defaultlib.keyprocess
Compiling module xil_defaultlib.init_process
Compiling module xil_defaultlib.E_box
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.S_box
Compiling module xil_defaultlib.P
Compiling module xil_defaultlib.desf
Compiling module xil_defaultlib.desL
Compiling module xil_defaultlib.InvMixColumns
Compiling module xil_defaultlib.InvSubBytes
Compiling module xil_defaultlib.aesde
Compiling module xil_defaultlib.MixColumns
Compiling module xil_defaultlib.aesen
Compiling module xil_defaultlib.process
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.apb_Des_Aes
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=9,BUF...
Compiling module xil_defaultlib.io_generic_fifo(DATA_WIDTH=8,BUF...
Compiling module xil_defaultlib.uart_interrupt(TX_FIFO_DEPTH=16,...
Compiling module xil_defaultlib.apb_uart_sv(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.spi_master_apb_if(APB_ADDR_WIDTH...
Compiling module xil_defaultlib.spi_master_fifo(BUFFER_DEPTH=10)
Compiling module xil_defaultlib.spi_master_clkgen
Compiling module xil_defaultlib.spi_master_tx
Compiling module xil_defaultlib.spi_master_rx
Compiling module xil_defaultlib.spi_master_controller
Compiling module xil_defaultlib.apb_spi_master(APB_ADDR_WIDTH=32...
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.apb_i2c(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.adv_timer_apb_if(APB_ADDR_WIDTH=...
Compiling module xil_defaultlib.timer_cntrl
Compiling module xil_defaultlib.input_stage(EXTSIG_NUM=48)
Compiling module xil_defaultlib.prescaler
Compiling module xil_defaultlib.up_down_counter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.timer_module(N_EXTSIG=48)
Compiling module xil_defaultlib.apb_adv_timer(APB_ADDR_WIDTH=32)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling module xil_defaultlib.e203_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot e203_tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3563.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "e203_tb_top_behav -key {Behavioral:sim_1:Functional:e203_tb_top} -tclbatch {e203_tb_top.tcl} -view {E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/e203_tb_top_behav.wcfg
source e203_tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
ITCM 0x00: 3040507330047073
ITCM 0x01: 8581819310001197
ITCM 0x02: ff01011310010117
ITCM 0x03: 2742829300000297
ITCM 0x04: 3051f07330529073
ITCM 0x05: 0945051300000517
ITCM 0x06: 08c5859300000597
ITCM 0x07: 0000361702b50063
ITCM 0x16: 393000ef3e3000ef
ITCM 0x20: 8793a0314781c3d8
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3563.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'e203_tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3563.914 ; gain = 0.000
run all
HummingBird SDK Build Time: Oct 15 2022, 12:53:02


Download Mode: ILM


CPU Frequency 540016 Hz


Initializing interrupt


Initializing interrupt successful


0Sending plain text and key


Sending text Successfully


Modify Mode


Modified


Enabling


Enabled


Enter while loop


Retrieve data success


1A056FCD


7A065EA4


F51BF599


A9889F3F

run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3563.914 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Oct 16 00:36:34 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1/runme.log
current_project project_1
current_project E203_Zynq_7010
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Oct 16 15:18:35 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1/runme.log
add_files -norecurse E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/S_box_ismp.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Oct 16 15:22:41 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1/runme.log
current_project project_1
close_project
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Oct 16 15:35:24 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1

add_files -norecurse E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/process.v
WARNING: [filemgmt 56-12] File 'E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/process.v' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/process.v] -no_script -reset -force -quiet
remove_files  E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/process.v
update_compile_order -fileset sources_1
add_files -norecurse E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.srcs/sources_1/imports/sources_1/new/process.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Sun Oct 16 15:59:28 2022] Launched synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Oct 16 16:03:56 2022] Launched impl_1...
Run output will be captured here: E:/BaiduNetdiskDownload/E203_P2/E203_Zynq_7010/E203_Zynq_7010.runs/impl_1/runme.log
report_utilization -name utilization_1
report_utilization -name utilization_2
report_utilization -name utilization_3
