Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Tue Dec 15 09:54:37 2020
| Host         : RaZeragon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (487)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (487)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CNT_reg[15]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV1_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV1_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV1_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV1_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV2_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV2_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV2_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV2_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV3_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV3_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV3_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV3_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV4_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV4_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV4_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV4_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ttt_logic/END_STATE_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.720        0.000                      0                  256        0.254        0.000                      0                  256        3.000        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.720        0.000                      0                   16        0.254        0.000                      0                   16        3.000        0.000                       0                    18  
  clk_out1_clk_wiz_0       15.688        0.000                      0                  240        0.259        0.000                      0                  240       12.000        0.000                       0                   144  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 1.579ns (67.670%)  route 0.754ns (32.330%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603     5.205    clk_in_IBUF_BUFG
    SLICE_X62Y129        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.518     5.723 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.478    CNT_reg_n_0_[2]
    SLICE_X62Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.982 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    CNT_reg[0]_i_1_n_0
    SLICE_X62Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    CNT_reg[4]_i_1_n_0
    SLICE_X62Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    CNT_reg[8]_i_1_n_0
    SLICE_X62Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.539 r  CNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.539    CNT_reg[12]_i_1_n_6
    SLICE_X62Y132        FDRE                                         r  CNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.487    14.909    clk_in_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  CNT_reg[13]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y132        FDRE (Setup_fdre_C_D)        0.109    15.259    CNT_reg[13]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.571ns (67.559%)  route 0.754ns (32.441%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603     5.205    clk_in_IBUF_BUFG
    SLICE_X62Y129        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.518     5.723 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.478    CNT_reg_n_0_[2]
    SLICE_X62Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.982 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    CNT_reg[0]_i_1_n_0
    SLICE_X62Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    CNT_reg[4]_i_1_n_0
    SLICE_X62Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    CNT_reg[8]_i_1_n_0
    SLICE_X62Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.531 r  CNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.531    CNT_reg[12]_i_1_n_4
    SLICE_X62Y132        FDRE                                         r  CNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.487    14.909    clk_in_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  CNT_reg[15]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y132        FDRE (Setup_fdre_C_D)        0.109    15.259    CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 1.495ns (66.463%)  route 0.754ns (33.537%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603     5.205    clk_in_IBUF_BUFG
    SLICE_X62Y129        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.518     5.723 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.478    CNT_reg_n_0_[2]
    SLICE_X62Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.982 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    CNT_reg[0]_i_1_n_0
    SLICE_X62Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    CNT_reg[4]_i_1_n_0
    SLICE_X62Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    CNT_reg[8]_i_1_n_0
    SLICE_X62Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.455 r  CNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.455    CNT_reg[12]_i_1_n_5
    SLICE_X62Y132        FDRE                                         r  CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.487    14.909    clk_in_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  CNT_reg[14]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y132        FDRE (Setup_fdre_C_D)        0.109    15.259    CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.475ns (66.162%)  route 0.754ns (33.838%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603     5.205    clk_in_IBUF_BUFG
    SLICE_X62Y129        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.518     5.723 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.478    CNT_reg_n_0_[2]
    SLICE_X62Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.982 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    CNT_reg[0]_i_1_n_0
    SLICE_X62Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    CNT_reg[4]_i_1_n_0
    SLICE_X62Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    CNT_reg[8]_i_1_n_0
    SLICE_X62Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.435 r  CNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.435    CNT_reg[12]_i_1_n_7
    SLICE_X62Y132        FDRE                                         r  CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.487    14.909    clk_in_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  CNT_reg[12]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y132        FDRE (Setup_fdre_C_D)        0.109    15.259    CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.835ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 1.462ns (65.964%)  route 0.754ns (34.036%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603     5.205    clk_in_IBUF_BUFG
    SLICE_X62Y129        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.518     5.723 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.478    CNT_reg_n_0_[2]
    SLICE_X62Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.982 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    CNT_reg[0]_i_1_n_0
    SLICE_X62Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    CNT_reg[4]_i_1_n_0
    SLICE_X62Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.422 r  CNT_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.422    CNT_reg[8]_i_1_n_6
    SLICE_X62Y131        FDRE                                         r  CNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.485    14.907    clk_in_IBUF_BUFG
    SLICE_X62Y131        FDRE                                         r  CNT_reg[9]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X62Y131        FDRE (Setup_fdre_C_D)        0.109    15.257    CNT_reg[9]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  7.835    

Slack (MET) :             7.843ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 1.454ns (65.840%)  route 0.754ns (34.160%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603     5.205    clk_in_IBUF_BUFG
    SLICE_X62Y129        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.518     5.723 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.478    CNT_reg_n_0_[2]
    SLICE_X62Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.982 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    CNT_reg[0]_i_1_n_0
    SLICE_X62Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    CNT_reg[4]_i_1_n_0
    SLICE_X62Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.414 r  CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.414    CNT_reg[8]_i_1_n_4
    SLICE_X62Y131        FDRE                                         r  CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.485    14.907    clk_in_IBUF_BUFG
    SLICE_X62Y131        FDRE                                         r  CNT_reg[11]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X62Y131        FDRE (Setup_fdre_C_D)        0.109    15.257    CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  7.843    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 1.378ns (64.623%)  route 0.754ns (35.377%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603     5.205    clk_in_IBUF_BUFG
    SLICE_X62Y129        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.518     5.723 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.478    CNT_reg_n_0_[2]
    SLICE_X62Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.982 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    CNT_reg[0]_i_1_n_0
    SLICE_X62Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    CNT_reg[4]_i_1_n_0
    SLICE_X62Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.338 r  CNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.338    CNT_reg[8]_i_1_n_5
    SLICE_X62Y131        FDRE                                         r  CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.485    14.907    clk_in_IBUF_BUFG
    SLICE_X62Y131        FDRE                                         r  CNT_reg[10]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X62Y131        FDRE (Setup_fdre_C_D)        0.109    15.257    CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 1.358ns (64.288%)  route 0.754ns (35.712%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603     5.205    clk_in_IBUF_BUFG
    SLICE_X62Y129        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.518     5.723 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.478    CNT_reg_n_0_[2]
    SLICE_X62Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.982 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    CNT_reg[0]_i_1_n_0
    SLICE_X62Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    CNT_reg[4]_i_1_n_0
    SLICE_X62Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.318 r  CNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.318    CNT_reg[8]_i_1_n_7
    SLICE_X62Y131        FDRE                                         r  CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.485    14.907    clk_in_IBUF_BUFG
    SLICE_X62Y131        FDRE                                         r  CNT_reg[8]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X62Y131        FDRE (Setup_fdre_C_D)        0.109    15.257    CNT_reg[8]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             7.951ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 1.345ns (64.067%)  route 0.754ns (35.933%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603     5.205    clk_in_IBUF_BUFG
    SLICE_X62Y129        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.518     5.723 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.478    CNT_reg_n_0_[2]
    SLICE_X62Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.982 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    CNT_reg[0]_i_1_n_0
    SLICE_X62Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.305 r  CNT_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.305    CNT_reg[4]_i_1_n_6
    SLICE_X62Y130        FDRE                                         r  CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.484    14.906    clk_in_IBUF_BUFG
    SLICE_X62Y130        FDRE                                         r  CNT_reg[5]/C
                         clock pessimism              0.276    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X62Y130        FDRE (Setup_fdre_C_D)        0.109    15.256    CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  7.951    

Slack (MET) :             7.959ns  (required time - arrival time)
  Source:                 CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 1.337ns (63.929%)  route 0.754ns (36.071%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603     5.205    clk_in_IBUF_BUFG
    SLICE_X62Y129        FDRE                                         r  CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.518     5.723 r  CNT_reg[2]/Q
                         net (fo=1, routed)           0.754     6.478    CNT_reg_n_0_[2]
    SLICE_X62Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.982 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    CNT_reg[0]_i_1_n_0
    SLICE_X62Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.297 r  CNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.297    CNT_reg[4]_i_1_n_4
    SLICE_X62Y130        FDRE                                         r  CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.484    14.906    clk_in_IBUF_BUFG
    SLICE_X62Y130        FDRE                                         r  CNT_reg[7]/C
                         clock pessimism              0.276    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X62Y130        FDRE (Setup_fdre_C_D)        0.109    15.256    CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  7.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.555     1.474    clk_in_IBUF_BUFG
    SLICE_X62Y131        FDRE                                         r  CNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  CNT_reg[10]/Q
                         net (fo=1, routed)           0.114     1.753    CNT_reg_n_0_[10]
    SLICE_X62Y131        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  CNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    CNT_reg[8]_i_1_n_5
    SLICE_X62Y131        FDRE                                         r  CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.823     1.989    clk_in_IBUF_BUFG
    SLICE_X62Y131        FDRE                                         r  CNT_reg[10]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y131        FDRE (Hold_fdre_C_D)         0.134     1.608    CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.556     1.475    clk_in_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  CNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  CNT_reg[14]/Q
                         net (fo=1, routed)           0.114     1.754    CNT_reg_n_0_[14]
    SLICE_X62Y132        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  CNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    CNT_reg[12]_i_1_n_5
    SLICE_X62Y132        FDRE                                         r  CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.824     1.990    clk_in_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  CNT_reg[14]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y132        FDRE (Hold_fdre_C_D)         0.134     1.609    CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.554     1.473    clk_in_IBUF_BUFG
    SLICE_X62Y130        FDRE                                         r  CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDRE (Prop_fdre_C_Q)         0.164     1.637 r  CNT_reg[6]/Q
                         net (fo=1, routed)           0.114     1.752    CNT_reg_n_0_[6]
    SLICE_X62Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  CNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    CNT_reg[4]_i_1_n_5
    SLICE_X62Y130        FDRE                                         r  CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.822     1.988    clk_in_IBUF_BUFG
    SLICE_X62Y130        FDRE                                         r  CNT_reg[6]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X62Y130        FDRE (Hold_fdre_C_D)         0.134     1.607    CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.555     1.474    clk_in_IBUF_BUFG
    SLICE_X62Y131        FDRE                                         r  CNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  CNT_reg[10]/Q
                         net (fo=1, routed)           0.114     1.753    CNT_reg_n_0_[10]
    SLICE_X62Y131        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.899 r  CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    CNT_reg[8]_i_1_n_4
    SLICE_X62Y131        FDRE                                         r  CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.823     1.989    clk_in_IBUF_BUFG
    SLICE_X62Y131        FDRE                                         r  CNT_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y131        FDRE (Hold_fdre_C_D)         0.134     1.608    CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.556     1.475    clk_in_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  CNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  CNT_reg[14]/Q
                         net (fo=1, routed)           0.114     1.754    CNT_reg_n_0_[14]
    SLICE_X62Y132        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.900 r  CNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    CNT_reg[12]_i_1_n_4
    SLICE_X62Y132        FDRE                                         r  CNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.824     1.990    clk_in_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  CNT_reg[15]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y132        FDRE (Hold_fdre_C_D)         0.134     1.609    CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.554     1.473    clk_in_IBUF_BUFG
    SLICE_X62Y130        FDRE                                         r  CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDRE (Prop_fdre_C_Q)         0.164     1.637 r  CNT_reg[6]/Q
                         net (fo=1, routed)           0.114     1.752    CNT_reg_n_0_[6]
    SLICE_X62Y130        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.898 r  CNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    CNT_reg[4]_i_1_n_4
    SLICE_X62Y130        FDRE                                         r  CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.822     1.988    clk_in_IBUF_BUFG
    SLICE_X62Y130        FDRE                                         r  CNT_reg[7]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X62Y130        FDRE (Hold_fdre_C_D)         0.134     1.607    CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.553     1.472    clk_in_IBUF_BUFG
    SLICE_X62Y129        FDRE                                         r  CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.164     1.636 f  CNT_reg[0]/Q
                         net (fo=1, routed)           0.163     1.800    CNT_reg_n_0_[0]
    SLICE_X62Y129        LUT1 (Prop_lut1_I0_O)        0.045     1.845 r  CNT[0]_i_2/O
                         net (fo=1, routed)           0.000     1.845    CNT[0]_i_2_n_0
    SLICE_X62Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.915 r  CNT_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    CNT_reg[0]_i_1_n_7
    SLICE_X62Y129        FDRE                                         r  CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.822     1.987    clk_in_IBUF_BUFG
    SLICE_X62Y129        FDRE                                         r  CNT_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X62Y129        FDRE (Hold_fdre_C_D)         0.134     1.606    CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.554     1.473    clk_in_IBUF_BUFG
    SLICE_X62Y130        FDRE                                         r  CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDRE (Prop_fdre_C_Q)         0.164     1.637 r  CNT_reg[4]/Q
                         net (fo=1, routed)           0.170     1.808    CNT_reg_n_0_[4]
    SLICE_X62Y130        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.923 r  CNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    CNT_reg[4]_i_1_n_7
    SLICE_X62Y130        FDRE                                         r  CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.822     1.988    clk_in_IBUF_BUFG
    SLICE_X62Y130        FDRE                                         r  CNT_reg[4]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X62Y130        FDRE (Hold_fdre_C_D)         0.134     1.607    CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.556     1.475    clk_in_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  CNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  CNT_reg[12]/Q
                         net (fo=1, routed)           0.170     1.810    CNT_reg_n_0_[12]
    SLICE_X62Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.925 r  CNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    CNT_reg[12]_i_1_n_7
    SLICE_X62Y132        FDRE                                         r  CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.824     1.990    clk_in_IBUF_BUFG
    SLICE_X62Y132        FDRE                                         r  CNT_reg[12]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y132        FDRE (Hold_fdre_C_D)         0.134     1.609    CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.554     1.473    clk_in_IBUF_BUFG
    SLICE_X62Y130        FDRE                                         r  CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDRE (Prop_fdre_C_Q)         0.164     1.637 r  CNT_reg[5]/Q
                         net (fo=1, routed)           0.175     1.812    CNT_reg_n_0_[5]
    SLICE_X62Y130        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.923 r  CNT_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.923    CNT_reg[4]_i_1_n_6
    SLICE_X62Y130        FDRE                                         r  CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.822     1.988    clk_in_IBUF_BUFG
    SLICE_X62Y130        FDRE                                         r  CNT_reg[5]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X62Y130        FDRE (Hold_fdre_C_D)         0.134     1.607    CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y129    CNT_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y131    CNT_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y131    CNT_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y132    CNT_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y132    CNT_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y132    CNT_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y132    CNT_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y129    CNT_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y132    CNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y132    CNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y132    CNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y132    CNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y131    CNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y131    CNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y132    CNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y132    CNT_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y131    CNT_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y131    CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y131    CNT_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y131    CNT_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y131    CNT_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y131    CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y132    CNT_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y132    CNT_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.688ns  (required time - arrival time)
  Source:                 vga_driver/VPOS_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 2.737ns (31.220%)  route 6.030ns (68.780%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 30.005 - 25.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.690     5.294    vga_driver/clk_out1
    SLICE_X76Y129        FDRE                                         r  vga_driver/VPOS_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y129        FDRE (Prop_fdre_C_Q)         0.518     5.812 f  vga_driver/VPOS_reg[11]/Q
                         net (fo=6, routed)           1.323     7.135    vga_driver/VPOS_reg_n_0_[11]
    SLICE_X73Y131        LUT2 (Prop_lut2_I1_O)        0.124     7.259 r  vga_driver/VPOS1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.259    vga_driver/VPOS1_carry__0_i_4_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.791 r  vga_driver/VPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.791    vga_driver/VPOS1_carry__0_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  vga_driver/VPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.905    vga_driver/VPOS1_carry__1_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.133 r  vga_driver/VPOS1_carry__2/CO[2]
                         net (fo=86, routed)          2.054    10.187    vga_driver/p_0_in
    SLICE_X73Y128        LUT6 (Prop_lut6_I3_O)        0.313    10.500 r  vga_driver/i__carry__0_i_4/O
                         net (fo=1, routed)           0.546    11.046    vga_driver/i__carry__0_i_4_n_0
    SLICE_X74Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.596 r  vga_driver/VSYNC1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.596    vga_driver/VSYNC1_inferred__0/i__carry__0_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.713 r  vga_driver/VSYNC1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.713    vga_driver/VSYNC1_inferred__0/i__carry__1_n_0
    SLICE_X74Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.830 r  vga_driver/VSYNC1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.426    13.256    vga_driver/VSYNC11_in
    SLICE_X77Y133        LUT2 (Prop_lut2_I0_O)        0.124    13.380 r  vga_driver/VSYNC_i_1/O
                         net (fo=1, routed)           0.681    14.061    vga_driver/VSYNC0
    SLICE_X72Y139        FDRE                                         r  vga_driver/VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.580    30.005    vga_driver/clk_out1
    SLICE_X72Y139        FDRE                                         r  vga_driver/VSYNC_reg/C
                         clock pessimism              0.257    30.262    
                         clock uncertainty           -0.084    30.178    
    SLICE_X72Y139        FDRE (Setup_fdre_C_R)       -0.429    29.749    vga_driver/VSYNC_reg
  -------------------------------------------------------------------
                         required time                         29.749    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                 15.688    

Slack (MET) :             15.729ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/G_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 2.864ns (31.909%)  route 6.111ns (68.091%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 30.008 - 25.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.602     5.206    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.456     5.662 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.998     6.660    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X64Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.784 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.784    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.316 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.316    vga_driver/HPOS1_carry_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.430    vga_driver/HPOS1_carry__0_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    vga_driver/HPOS1_carry__1_n_0
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.701 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.872    10.573    vga_driver/HPOS1_carry__2_n_2
    SLICE_X73Y122        LUT3 (Prop_lut3_I2_O)        0.329    10.902 r  vga_driver/R_OUT[3]_i_35/O
                         net (fo=1, routed)           0.000    10.902    vga_driver/R_OUT[3]_i_35_n_0
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.452 r  vga_driver/R_OUT_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.452    vga_driver/R_OUT_reg[3]_i_21_n_0
    SLICE_X73Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.566 r  vga_driver/R_OUT_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.566    vga_driver/R_OUT_reg[3]_i_12_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.680 r  vga_driver/R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.689    vga_driver/R_OUT_reg[3]_i_3_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  vga_driver/R_OUT_reg[3]_i_2/CO[3]
                         net (fo=3, routed)           1.684    13.488    vga_driver/R_OUT20_in
    SLICE_X78Y136        LUT3 (Prop_lut3_I1_O)        0.146    13.634 r  vga_driver/G_OUT[3]_i_1/O
                         net (fo=4, routed)           0.548    14.182    vga_driver/G_OUT[3]_i_1_n_0
    SLICE_X79Y137        FDRE                                         r  vga_driver/G_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.583    30.008    vga_driver/clk_out1
    SLICE_X79Y137        FDRE                                         r  vga_driver/G_OUT_reg[3]/C
                         clock pessimism              0.257    30.265    
                         clock uncertainty           -0.084    30.181    
    SLICE_X79Y137        FDRE (Setup_fdre_C_D)       -0.271    29.910    vga_driver/G_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         29.910    
                         arrival time                         -14.182    
  -------------------------------------------------------------------
                         slack                                 15.729    

Slack (MET) :             15.760ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/R_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 3.145ns (34.252%)  route 6.037ns (65.748%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 30.006 - 25.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.602     5.206    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.456     5.662 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.998     6.660    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X64Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.784 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.784    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.316 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.316    vga_driver/HPOS1_carry_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.430    vga_driver/HPOS1_carry__0_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    vga_driver/HPOS1_carry__1_n_0
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.701 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.065    10.766    vga_driver/HPOS1_carry__2_n_2
    SLICE_X72Y122        LUT3 (Prop_lut3_I2_O)        0.329    11.095 r  vga_driver/R_OUT2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.095    vga_driver/R_OUT2_carry_i_7_n_0
    SLICE_X72Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.645 r  vga_driver/R_OUT2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.645    vga_driver/R_OUT2_carry_n_0
    SLICE_X72Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  vga_driver/R_OUT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.759    vga_driver/R_OUT2_carry__0_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  vga_driver/R_OUT2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.882    vga_driver/R_OUT2_carry__1_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.110 r  vga_driver/R_OUT2_carry__2/CO[2]
                         net (fo=3, routed)           1.233    13.343    vga_driver/R_OUT2
    SLICE_X78Y136        LUT3 (Prop_lut3_I0_O)        0.313    13.656 r  vga_driver/R_OUT[3]_i_1/O
                         net (fo=4, routed)           0.732    14.388    vga_driver/R_OUT[3]_i_1_n_0
    SLICE_X78Y134        FDRE                                         r  vga_driver/R_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.581    30.006    vga_driver/clk_out1
    SLICE_X78Y134        FDRE                                         r  vga_driver/R_OUT_reg[3]/C
                         clock pessimism              0.257    30.263    
                         clock uncertainty           -0.084    30.179    
    SLICE_X78Y134        FDRE (Setup_fdre_C_D)       -0.031    30.148    vga_driver/R_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         30.148    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                 15.760    

Slack (MET) :             15.788ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/B_OUT_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 2.842ns (31.078%)  route 6.303ns (68.922%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 30.011 - 25.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.602     5.206    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.456     5.662 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.998     6.660    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X64Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.784 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.784    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.316 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.316    vga_driver/HPOS1_carry_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.430    vga_driver/HPOS1_carry__0_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    vga_driver/HPOS1_carry__1_n_0
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.701 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.872    10.573    vga_driver/HPOS1_carry__2_n_2
    SLICE_X73Y122        LUT3 (Prop_lut3_I2_O)        0.329    10.902 r  vga_driver/R_OUT[3]_i_35/O
                         net (fo=1, routed)           0.000    10.902    vga_driver/R_OUT[3]_i_35_n_0
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.452 r  vga_driver/R_OUT_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.452    vga_driver/R_OUT_reg[3]_i_21_n_0
    SLICE_X73Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.566 r  vga_driver/R_OUT_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.566    vga_driver/R_OUT_reg[3]_i_12_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.680 r  vga_driver/R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.689    vga_driver/R_OUT_reg[3]_i_3_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  vga_driver/R_OUT_reg[3]_i_2/CO[3]
                         net (fo=3, routed)           1.684    13.488    vga_driver/R_OUT20_in
    SLICE_X78Y136        LUT3 (Prop_lut3_I1_O)        0.124    13.612 r  vga_driver/B_OUT[3]_i_1/O
                         net (fo=4, routed)           0.739    14.351    vga_driver/B_OUT[3]_i_1_n_0
    SLICE_X80Y137        FDRE                                         r  vga_driver/B_OUT_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.586    30.011    vga_driver/clk_out1
    SLICE_X80Y137        FDRE                                         r  vga_driver/B_OUT_reg[3]_lopt_replica/C
                         clock pessimism              0.257    30.268    
                         clock uncertainty           -0.084    30.184    
    SLICE_X80Y137        FDRE (Setup_fdre_C_D)       -0.045    30.139    vga_driver/B_OUT_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         30.139    
                         arrival time                         -14.351    
  -------------------------------------------------------------------
                         slack                                 15.788    

Slack (MET) :             15.935ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/R_OUT_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 3.145ns (34.973%)  route 5.848ns (65.027%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 30.006 - 25.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.602     5.206    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.456     5.662 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.998     6.660    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X64Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.784 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.784    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.316 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.316    vga_driver/HPOS1_carry_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.430    vga_driver/HPOS1_carry__0_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    vga_driver/HPOS1_carry__1_n_0
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.701 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.065    10.766    vga_driver/HPOS1_carry__2_n_2
    SLICE_X72Y122        LUT3 (Prop_lut3_I2_O)        0.329    11.095 r  vga_driver/R_OUT2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.095    vga_driver/R_OUT2_carry_i_7_n_0
    SLICE_X72Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.645 r  vga_driver/R_OUT2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.645    vga_driver/R_OUT2_carry_n_0
    SLICE_X72Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  vga_driver/R_OUT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.759    vga_driver/R_OUT2_carry__0_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  vga_driver/R_OUT2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.882    vga_driver/R_OUT2_carry__1_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.110 r  vga_driver/R_OUT2_carry__2/CO[2]
                         net (fo=3, routed)           1.233    13.343    vga_driver/R_OUT2
    SLICE_X78Y136        LUT3 (Prop_lut3_I0_O)        0.313    13.656 r  vga_driver/R_OUT[3]_i_1/O
                         net (fo=4, routed)           0.543    14.199    vga_driver/R_OUT[3]_i_1_n_0
    SLICE_X78Y134        FDRE                                         r  vga_driver/R_OUT_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.581    30.006    vga_driver/clk_out1
    SLICE_X78Y134        FDRE                                         r  vga_driver/R_OUT_reg[3]_lopt_replica/C
                         clock pessimism              0.257    30.263    
                         clock uncertainty           -0.084    30.179    
    SLICE_X78Y134        FDRE (Setup_fdre_C_D)       -0.045    30.134    vga_driver/R_OUT_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         30.134    
                         arrival time                         -14.199    
  -------------------------------------------------------------------
                         slack                                 15.935    

Slack (MET) :             15.941ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/G_OUT_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 2.864ns (32.600%)  route 5.921ns (67.400%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 30.008 - 25.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.602     5.206    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.456     5.662 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.998     6.660    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X64Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.784 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.784    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.316 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.316    vga_driver/HPOS1_carry_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.430    vga_driver/HPOS1_carry__0_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    vga_driver/HPOS1_carry__1_n_0
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.701 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.872    10.573    vga_driver/HPOS1_carry__2_n_2
    SLICE_X73Y122        LUT3 (Prop_lut3_I2_O)        0.329    10.902 r  vga_driver/R_OUT[3]_i_35/O
                         net (fo=1, routed)           0.000    10.902    vga_driver/R_OUT[3]_i_35_n_0
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.452 r  vga_driver/R_OUT_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.452    vga_driver/R_OUT_reg[3]_i_21_n_0
    SLICE_X73Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.566 r  vga_driver/R_OUT_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.566    vga_driver/R_OUT_reg[3]_i_12_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.680 r  vga_driver/R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.689    vga_driver/R_OUT_reg[3]_i_3_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  vga_driver/R_OUT_reg[3]_i_2/CO[3]
                         net (fo=3, routed)           1.684    13.488    vga_driver/R_OUT20_in
    SLICE_X78Y136        LUT3 (Prop_lut3_I1_O)        0.146    13.634 r  vga_driver/G_OUT[3]_i_1/O
                         net (fo=4, routed)           0.358    13.992    vga_driver/G_OUT[3]_i_1_n_0
    SLICE_X78Y137        FDRE                                         r  vga_driver/G_OUT_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.583    30.008    vga_driver/clk_out1
    SLICE_X78Y137        FDRE                                         r  vga_driver/G_OUT_reg[3]_lopt_replica_2/C
                         clock pessimism              0.257    30.265    
                         clock uncertainty           -0.084    30.181    
    SLICE_X78Y137        FDRE (Setup_fdre_C_D)       -0.249    29.932    vga_driver/G_OUT_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         29.932    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                 15.941    

Slack (MET) :             15.955ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/G_OUT_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 2.864ns (32.600%)  route 5.921ns (67.400%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 30.008 - 25.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.602     5.206    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.456     5.662 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.998     6.660    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X64Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.784 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.784    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.316 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.316    vga_driver/HPOS1_carry_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.430    vga_driver/HPOS1_carry__0_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    vga_driver/HPOS1_carry__1_n_0
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.701 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.872    10.573    vga_driver/HPOS1_carry__2_n_2
    SLICE_X73Y122        LUT3 (Prop_lut3_I2_O)        0.329    10.902 r  vga_driver/R_OUT[3]_i_35/O
                         net (fo=1, routed)           0.000    10.902    vga_driver/R_OUT[3]_i_35_n_0
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.452 r  vga_driver/R_OUT_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.452    vga_driver/R_OUT_reg[3]_i_21_n_0
    SLICE_X73Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.566 r  vga_driver/R_OUT_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.566    vga_driver/R_OUT_reg[3]_i_12_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.680 r  vga_driver/R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.689    vga_driver/R_OUT_reg[3]_i_3_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  vga_driver/R_OUT_reg[3]_i_2/CO[3]
                         net (fo=3, routed)           1.684    13.488    vga_driver/R_OUT20_in
    SLICE_X78Y136        LUT3 (Prop_lut3_I1_O)        0.146    13.634 r  vga_driver/G_OUT[3]_i_1/O
                         net (fo=4, routed)           0.358    13.992    vga_driver/G_OUT[3]_i_1_n_0
    SLICE_X78Y137        FDRE                                         r  vga_driver/G_OUT_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.583    30.008    vga_driver/clk_out1
    SLICE_X78Y137        FDRE                                         r  vga_driver/G_OUT_reg[3]_lopt_replica/C
                         clock pessimism              0.257    30.265    
                         clock uncertainty           -0.084    30.181    
    SLICE_X78Y137        FDRE (Setup_fdre_C_D)       -0.235    29.946    vga_driver/G_OUT_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.946    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                 15.955    

Slack (MET) :             15.957ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/G_OUT_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 2.864ns (32.596%)  route 5.922ns (67.404%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 30.008 - 25.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.602     5.206    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.456     5.662 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.998     6.660    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X64Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.784 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.784    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.316 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.316    vga_driver/HPOS1_carry_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.430    vga_driver/HPOS1_carry__0_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    vga_driver/HPOS1_carry__1_n_0
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.701 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.872    10.573    vga_driver/HPOS1_carry__2_n_2
    SLICE_X73Y122        LUT3 (Prop_lut3_I2_O)        0.329    10.902 r  vga_driver/R_OUT[3]_i_35/O
                         net (fo=1, routed)           0.000    10.902    vga_driver/R_OUT[3]_i_35_n_0
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.452 r  vga_driver/R_OUT_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.452    vga_driver/R_OUT_reg[3]_i_21_n_0
    SLICE_X73Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.566 r  vga_driver/R_OUT_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.566    vga_driver/R_OUT_reg[3]_i_12_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.680 r  vga_driver/R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.689    vga_driver/R_OUT_reg[3]_i_3_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  vga_driver/R_OUT_reg[3]_i_2/CO[3]
                         net (fo=3, routed)           1.684    13.488    vga_driver/R_OUT20_in
    SLICE_X78Y136        LUT3 (Prop_lut3_I1_O)        0.146    13.634 r  vga_driver/G_OUT[3]_i_1/O
                         net (fo=4, routed)           0.359    13.993    vga_driver/G_OUT[3]_i_1_n_0
    SLICE_X78Y137        FDRE                                         r  vga_driver/G_OUT_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.583    30.008    vga_driver/clk_out1
    SLICE_X78Y137        FDRE                                         r  vga_driver/G_OUT_reg[3]_lopt_replica_3/C
                         clock pessimism              0.257    30.265    
                         clock uncertainty           -0.084    30.181    
    SLICE_X78Y137        FDRE (Setup_fdre_C_D)       -0.232    29.949    vga_driver/G_OUT_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         29.949    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                 15.957    

Slack (MET) :             15.970ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/R_OUT_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 3.145ns (35.049%)  route 5.828ns (64.951%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 30.007 - 25.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.602     5.206    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.456     5.662 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.998     6.660    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X64Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.784 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.784    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.316 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.316    vga_driver/HPOS1_carry_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.430    vga_driver/HPOS1_carry__0_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    vga_driver/HPOS1_carry__1_n_0
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.701 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         3.065    10.766    vga_driver/HPOS1_carry__2_n_2
    SLICE_X72Y122        LUT3 (Prop_lut3_I2_O)        0.329    11.095 r  vga_driver/R_OUT2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.095    vga_driver/R_OUT2_carry_i_7_n_0
    SLICE_X72Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.645 r  vga_driver/R_OUT2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.645    vga_driver/R_OUT2_carry_n_0
    SLICE_X72Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.759 r  vga_driver/R_OUT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.759    vga_driver/R_OUT2_carry__0_n_0
    SLICE_X72Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.873 r  vga_driver/R_OUT2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    11.882    vga_driver/R_OUT2_carry__1_n_0
    SLICE_X72Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.110 r  vga_driver/R_OUT2_carry__2/CO[2]
                         net (fo=3, routed)           1.233    13.343    vga_driver/R_OUT2
    SLICE_X78Y136        LUT3 (Prop_lut3_I0_O)        0.313    13.656 r  vga_driver/R_OUT[3]_i_1/O
                         net (fo=4, routed)           0.524    14.179    vga_driver/R_OUT[3]_i_1_n_0
    SLICE_X78Y135        FDRE                                         r  vga_driver/R_OUT_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.582    30.007    vga_driver/clk_out1
    SLICE_X78Y135        FDRE                                         r  vga_driver/R_OUT_reg[3]_lopt_replica_2/C
                         clock pessimism              0.257    30.264    
                         clock uncertainty           -0.084    30.180    
    SLICE_X78Y135        FDRE (Setup_fdre_C_D)       -0.031    30.149    vga_driver/R_OUT_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         30.149    
                         arrival time                         -14.179    
  -------------------------------------------------------------------
                         slack                                 15.970    

Slack (MET) :             15.992ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/B_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.955ns  (logic 2.842ns (31.735%)  route 6.113ns (68.265%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 30.011 - 25.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.602     5.206    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.456     5.662 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.998     6.660    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X64Y125        LUT2 (Prop_lut2_I1_O)        0.124     6.784 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.784    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.316 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.316    vga_driver/HPOS1_carry_n_0
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.430    vga_driver/HPOS1_carry__0_n_0
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    vga_driver/HPOS1_carry__1_n_0
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.701 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.872    10.573    vga_driver/HPOS1_carry__2_n_2
    SLICE_X73Y122        LUT3 (Prop_lut3_I2_O)        0.329    10.902 r  vga_driver/R_OUT[3]_i_35/O
                         net (fo=1, routed)           0.000    10.902    vga_driver/R_OUT[3]_i_35_n_0
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.452 r  vga_driver/R_OUT_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.452    vga_driver/R_OUT_reg[3]_i_21_n_0
    SLICE_X73Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.566 r  vga_driver/R_OUT_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.566    vga_driver/R_OUT_reg[3]_i_12_n_0
    SLICE_X73Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.680 r  vga_driver/R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.689    vga_driver/R_OUT_reg[3]_i_3_n_0
    SLICE_X73Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  vga_driver/R_OUT_reg[3]_i_2/CO[3]
                         net (fo=3, routed)           1.684    13.488    vga_driver/R_OUT20_in
    SLICE_X78Y136        LUT3 (Prop_lut3_I1_O)        0.124    13.612 r  vga_driver/B_OUT[3]_i_1/O
                         net (fo=4, routed)           0.550    14.162    vga_driver/B_OUT[3]_i_1_n_0
    SLICE_X80Y137        FDRE                                         r  vga_driver/B_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.586    30.011    vga_driver/clk_out1
    SLICE_X80Y137        FDRE                                         r  vga_driver/B_OUT_reg[3]/C
                         clock pessimism              0.257    30.268    
                         clock uncertainty           -0.084    30.184    
    SLICE_X80Y137        FDRE (Setup_fdre_C_D)       -0.031    30.153    vga_driver/B_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         30.153    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                 15.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.554     1.475    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga_driver/HPOS_reg[3]/Q
                         net (fo=1, routed)           0.109     1.726    vga_driver/HPOS_reg_n_0_[3]
    SLICE_X65Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.837 r  vga_driver/HPOS0_carry/O[2]
                         net (fo=10, routed)          0.000     1.837    vga_driver/HPOS0_carry_n_5
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.822     1.990    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y122        FDRE (Hold_fdre_C_D)         0.102     1.577    vga_driver/HPOS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.554     1.475    vga_driver/clk_out1
    SLICE_X65Y127        FDRE                                         r  vga_driver/HPOS_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y127        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga_driver/HPOS_reg[24]/Q
                         net (fo=2, routed)           0.119     1.736    vga_driver/HPOS_reg_n_0_[24]
    SLICE_X65Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  vga_driver/HPOS0_carry__4/O[3]
                         net (fo=8, routed)           0.000     1.844    vga_driver/HPOS0_carry__4_n_4
    SLICE_X65Y127        FDRE                                         r  vga_driver/HPOS_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.822     1.990    vga_driver/clk_out1
    SLICE_X65Y127        FDRE                                         r  vga_driver/HPOS_reg[24]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y127        FDRE (Hold_fdre_C_D)         0.102     1.577    vga_driver/HPOS_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.554     1.475    vga_driver/clk_out1
    SLICE_X65Y128        FDRE                                         r  vga_driver/HPOS_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga_driver/HPOS_reg[28]/Q
                         net (fo=2, routed)           0.119     1.736    vga_driver/HPOS_reg_n_0_[28]
    SLICE_X65Y128        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  vga_driver/HPOS0_carry__5/O[3]
                         net (fo=8, routed)           0.000     1.844    vga_driver/HPOS0_carry__5_n_4
    SLICE_X65Y128        FDRE                                         r  vga_driver/HPOS_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.824     1.991    vga_driver/clk_out1
    SLICE_X65Y128        FDRE                                         r  vga_driver/HPOS_reg[28]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.102     1.577    vga_driver/HPOS_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.551     1.472    vga_driver/clk_out1
    SLICE_X65Y125        FDRE                                         r  vga_driver/HPOS_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vga_driver/HPOS_reg[16]/Q
                         net (fo=2, routed)           0.120     1.734    vga_driver/HPOS_reg_n_0_[16]
    SLICE_X65Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  vga_driver/HPOS0_carry__2/O[3]
                         net (fo=8, routed)           0.000     1.842    vga_driver/HPOS0_carry__2_n_4
    SLICE_X65Y125        FDRE                                         r  vga_driver/HPOS_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.820     1.987    vga_driver/clk_out1
    SLICE_X65Y125        FDRE                                         r  vga_driver/HPOS_reg[16]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.102     1.574    vga_driver/HPOS_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.552     1.473    vga_driver/clk_out1
    SLICE_X65Y126        FDRE                                         r  vga_driver/HPOS_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y126        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga_driver/HPOS_reg[20]/Q
                         net (fo=2, routed)           0.120     1.735    vga_driver/HPOS_reg_n_0_[20]
    SLICE_X65Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  vga_driver/HPOS0_carry__3/O[3]
                         net (fo=8, routed)           0.000     1.843    vga_driver/HPOS0_carry__3_n_4
    SLICE_X65Y126        FDRE                                         r  vga_driver/HPOS_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.821     1.988    vga_driver/clk_out1
    SLICE_X65Y126        FDRE                                         r  vga_driver/HPOS_reg[20]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X65Y126        FDRE (Hold_fdre_C_D)         0.102     1.575    vga_driver/HPOS_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.554     1.475    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.120     1.737    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X65Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  vga_driver/HPOS0_carry/O[3]
                         net (fo=9, routed)           0.000     1.845    vga_driver/HPOS0_carry_n_4
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.822     1.990    vga_driver/clk_out1
    SLICE_X65Y122        FDRE                                         r  vga_driver/HPOS_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y122        FDRE (Hold_fdre_C_D)         0.102     1.577    vga_driver/HPOS_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.552     1.473    vga_driver/clk_out1
    SLICE_X65Y123        FDRE                                         r  vga_driver/HPOS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga_driver/HPOS_reg[8]/Q
                         net (fo=2, routed)           0.120     1.735    vga_driver/HPOS_reg_n_0_[8]
    SLICE_X65Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  vga_driver/HPOS0_carry__0/O[3]
                         net (fo=9, routed)           0.000     1.843    vga_driver/HPOS0_carry__0_n_4
    SLICE_X65Y123        FDRE                                         r  vga_driver/HPOS_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.821     1.988    vga_driver/clk_out1
    SLICE_X65Y123        FDRE                                         r  vga_driver/HPOS_reg[8]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X65Y123        FDRE (Hold_fdre_C_D)         0.102     1.575    vga_driver/HPOS_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.551     1.472    vga_driver/clk_out1
    SLICE_X65Y124        FDRE                                         r  vga_driver/HPOS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y124        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vga_driver/HPOS_reg[12]/Q
                         net (fo=2, routed)           0.120     1.734    vga_driver/HPOS_reg_n_0_[12]
    SLICE_X65Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  vga_driver/HPOS0_carry__1/O[3]
                         net (fo=8, routed)           0.000     1.842    vga_driver/HPOS0_carry__1_n_4
    SLICE_X65Y124        FDRE                                         r  vga_driver/HPOS_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.820     1.987    vga_driver/clk_out1
    SLICE_X65Y124        FDRE                                         r  vga_driver/HPOS_reg[12]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y124        FDRE (Hold_fdre_C_D)         0.102     1.574    vga_driver/HPOS_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.551     1.472    vga_driver/clk_out1
    SLICE_X65Y124        FDRE                                         r  vga_driver/HPOS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y124        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vga_driver/HPOS_reg[9]/Q
                         net (fo=2, routed)           0.115     1.728    vga_driver/HPOS_reg_n_0_[9]
    SLICE_X65Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  vga_driver/HPOS0_carry__1/O[0]
                         net (fo=9, routed)           0.000     1.843    vga_driver/HPOS0_carry__1_n_7
    SLICE_X65Y124        FDRE                                         r  vga_driver/HPOS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.820     1.987    vga_driver/clk_out1
    SLICE_X65Y124        FDRE                                         r  vga_driver/HPOS_reg[9]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y124        FDRE (Hold_fdre_C_D)         0.102     1.574    vga_driver/HPOS_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.552     1.473    vga_driver/clk_out1
    SLICE_X65Y126        FDRE                                         r  vga_driver/HPOS_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y126        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga_driver/HPOS_reg[17]/Q
                         net (fo=2, routed)           0.116     1.731    vga_driver/HPOS_reg_n_0_[17]
    SLICE_X65Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  vga_driver/HPOS0_carry__3/O[0]
                         net (fo=8, routed)           0.000     1.846    vga_driver/HPOS0_carry__3_n_7
    SLICE_X65Y126        FDRE                                         r  vga_driver/HPOS_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.821     1.988    vga_driver/clk_out1
    SLICE_X65Y126        FDRE                                         r  vga_driver/HPOS_reg[17]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X65Y126        FDRE (Hold_fdre_C_D)         0.102     1.575    vga_driver/HPOS_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X65Y127    vga_driver/HPOS_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X65Y127    vga_driver/HPOS_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X65Y127    vga_driver/HPOS_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X65Y127    vga_driver/HPOS_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X65Y128    vga_driver/HPOS_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X65Y128    vga_driver/HPOS_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X65Y128    vga_driver/HPOS_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X65Y128    vga_driver/HPOS_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X65Y124    vga_driver/HPOS_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y127    vga_driver/VPOS_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y127    vga_driver/VPOS_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y127    vga_driver/VPOS_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y127    vga_driver/VPOS_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y127    vga_driver/VPOS_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y124    vga_driver/X_POS_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y124    vga_driver/X_POS_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y124    vga_driver/X_POS_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y124    vga_driver/X_POS_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y128    vga_driver/VPOS_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y128    vga_driver/VPOS_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y128    vga_driver/VPOS_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y128    vga_driver/VPOS_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X75Y128    vga_driver/Y_POS_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X75Y128    vga_driver/Y_POS_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X75Y128    vga_driver/Y_POS_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X75Y128    vga_driver/Y_POS_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y129    vga_driver/VPOS_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y129    vga_driver/VPOS_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



