#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Nov  8 17:51:44 2025
# Process ID         : 26360
# Current directory  : /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work
# Command line       : xsim -source {xsim.dir/buffer_s_tb/xsim_script.tcl}
# Log file           : /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/xsim.log
# Journal file       : /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/xsim.jou
# Running On         : DESKTOP-KUORUP8
# Platform           : Ubuntu
# Operating System   : Ubuntu 20.04.6 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency      : 2496.001 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 8245 MB
# Swap memory        : 2147 MB
# Total Virtual      : 10392 MB
# Available Virtual  : 8487 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/buffer_s_tb/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sg/tools/Xilinx/Vivado/2024.2/data/ip'.
# xsim {buffer_s_tb} -wdb {buffer_s_tb.wdb} -autoloadwcfg -tclbatch {run_sim.tcl}
Time resolution is 1 ps
source run_sim.tcl
## add_wave /
## run 10000ns
$finish called at time : 80 ns : File "/home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/buffer_s_tb.v" Line 15
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting xsim at Sat Nov  8 17:52:04 2025...
