# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ex7_top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+H:/VERI-git/VERI/part_2/ex7 {H:/VERI-git/VERI/part_2/ex7/lfsr7.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lfsr7
# 
# Top level modules:
# 	lfsr7
# 
vsim -voptargs=+acc work.lfsr7
# vsim -voptargs=+acc work.lfsr7 
# Loading work.lfsr7
add wave -position insertpoint sim:/lfsr7/*
force clk 0 0, 1 10ns -repeat 20ns
run 200ns
force clk 1 0, 1 10ns -repeat 20ns
run 400ns
force clk 0 0, 1 10ns -repeat 20ns
clear
# invalid command name "clear"
run 1000ns
add wave -position insertpoint  \
sim:/lfsr7/clk
restart
force clk 0 0, 1 10ns -repeat 20ns
run 1000ns
add wave -position insertpoint  \
sim:/lfsr7/data_out
restart
force clk 0 0, 1 10ns -repeat 20ns
run 300ns
