
*** Running vivado
    with args -log ntt_memory_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ntt_memory_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ntt_memory_wrapper.tcl -notrace
Command: link_design -top ntt_memory_wrapper -part xc7vx485tffg1157-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 2754 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Finished Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1968.262 ; gain = 0.000 ; free physical = 6459 ; free virtual = 19055
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1968.262 ; gain = 607.895 ; free physical = 6459 ; free virtual = 19055
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2071.016 ; gain = 94.750 ; free physical = 6447 ; free virtual = 19043

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 154c85e75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2631.750 ; gain = 560.734 ; free physical = 5958 ; free virtual = 18543

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c280ca25

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2750.656 ; gain = 0.000 ; free physical = 5880 ; free virtual = 18465
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14f4c56f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2750.656 ; gain = 0.000 ; free physical = 5880 ; free virtual = 18465
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f49bcf00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2750.656 ; gain = 0.000 ; free physical = 5873 ; free virtual = 18459
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 508 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f49bcf00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2750.656 ; gain = 0.000 ; free physical = 5873 ; free virtual = 18459
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a5d97bde

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2750.656 ; gain = 0.000 ; free physical = 5873 ; free virtual = 18459
INFO: [Opt 31-389] Phase Shift Register Optimization created 22 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a6f39dd7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2750.656 ; gain = 0.000 ; free physical = 5873 ; free virtual = 18459
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             508  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |              22  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2750.656 ; gain = 0.000 ; free physical = 5873 ; free virtual = 18459
Ending Logic Optimization Task | Checksum: d5e6cad9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2750.656 ; gain = 0.000 ; free physical = 5874 ; free virtual = 18460

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.017 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 9fb17663

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3090.414 ; gain = 0.000 ; free physical = 5807 ; free virtual = 18403
Ending Power Optimization Task | Checksum: 9fb17663

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3090.414 ; gain = 339.758 ; free physical = 5839 ; free virtual = 18436

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9fb17663

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3090.414 ; gain = 0.000 ; free physical = 5839 ; free virtual = 18436

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3090.414 ; gain = 0.000 ; free physical = 5839 ; free virtual = 18436
Ending Netlist Obfuscation Task | Checksum: fd9c4323

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3090.414 ; gain = 0.000 ; free physical = 5840 ; free virtual = 18436
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3090.414 ; gain = 1122.152 ; free physical = 5840 ; free virtual = 18436
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3090.414 ; gain = 0.000 ; free physical = 5839 ; free virtual = 18436
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/proteus_sdf_op_3_4/proteus_sdf_op_1_2.runs/impl_2/ntt_memory_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ntt_memory_wrapper_drc_opted.rpt -pb ntt_memory_wrapper_drc_opted.pb -rpx ntt_memory_wrapper_drc_opted.rpx
Command: report_drc -file ntt_memory_wrapper_drc_opted.rpt -pb ntt_memory_wrapper_drc_opted.pb -rpx ntt_memory_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/florian/Desktop/proteus/toolchain/build/proteus_sdf_op_3_4/proteus_sdf_op_1_2.runs/impl_2/ntt_memory_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5796 ; free virtual = 18400
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5a58ec91

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5796 ; free virtual = 18400
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5796 ; free virtual = 18400

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e670f71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5741 ; free virtual = 18345

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 83eac574

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5683 ; free virtual = 18287

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 83eac574

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5677 ; free virtual = 18281
Phase 1 Placer Initialization | Checksum: 83eac574

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5676 ; free virtual = 18280

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8c35ba08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5659 ; free virtual = 18263

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5590 ; free virtual = 18179

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: c4dddbd1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5590 ; free virtual = 18179
Phase 2.2 Global Placement Core | Checksum: 1f30b155a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5589 ; free virtual = 18179
Phase 2 Global Placement | Checksum: 1f30b155a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5599 ; free virtual = 18188

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2094d3d21

Time (s): cpu = 00:01:10 ; elapsed = 00:00:26 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5599 ; free virtual = 18188

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 183832c6d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5571 ; free virtual = 18171

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d07f6393

Time (s): cpu = 00:01:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5571 ; free virtual = 18171

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 194bc09de

Time (s): cpu = 00:01:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5571 ; free virtual = 18171

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 118b537da

Time (s): cpu = 00:01:22 ; elapsed = 00:00:33 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5521 ; free virtual = 18121

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19bee287e

Time (s): cpu = 00:01:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5521 ; free virtual = 18121

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9468c260

Time (s): cpu = 00:01:24 ; elapsed = 00:00:35 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5521 ; free virtual = 18121
Phase 3 Detail Placement | Checksum: 9468c260

Time (s): cpu = 00:01:24 ; elapsed = 00:00:35 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5521 ; free virtual = 18121

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fb8f7821

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fb8f7821

Time (s): cpu = 00:01:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5561 ; free virtual = 18161
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.507. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1eb79caff

Time (s): cpu = 00:01:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5558 ; free virtual = 18158
Phase 4.1 Post Commit Optimization | Checksum: 1eb79caff

Time (s): cpu = 00:01:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5558 ; free virtual = 18158

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb79caff

Time (s): cpu = 00:01:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5562 ; free virtual = 18163

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1eb79caff

Time (s): cpu = 00:01:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5562 ; free virtual = 18162

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5562 ; free virtual = 18162
Phase 4.4 Final Placement Cleanup | Checksum: 228881354

Time (s): cpu = 00:01:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5562 ; free virtual = 18162
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 228881354

Time (s): cpu = 00:01:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5562 ; free virtual = 18162
Ending Placer Task | Checksum: 19870f359

Time (s): cpu = 00:01:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5562 ; free virtual = 18162
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5659 ; free virtual = 18259
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5659 ; free virtual = 18259
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5610 ; free virtual = 18260
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/proteus_sdf_op_3_4/proteus_sdf_op_1_2.runs/impl_2/ntt_memory_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5648 ; free virtual = 18260
INFO: [runtcl-4] Executing : report_io -file ntt_memory_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5616 ; free virtual = 18228
INFO: [runtcl-4] Executing : report_utilization -file ntt_memory_wrapper_utilization_placed.rpt -pb ntt_memory_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ntt_memory_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 5635 ; free virtual = 18248
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a529cd2c ConstDB: 0 ShapeSum: f347262d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f9822aac

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 3317.492 ; gain = 202.062 ; free physical = 5286 ; free virtual = 17888
Post Restoration Checksum: NetGraph: c64c2790 NumContArr: 3336031c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f9822aac

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3327.484 ; gain = 212.055 ; free physical = 5261 ; free virtual = 17863

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f9822aac

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3385.156 ; gain = 269.727 ; free physical = 5202 ; free virtual = 17804

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f9822aac

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3385.156 ; gain = 269.727 ; free physical = 5202 ; free virtual = 17804
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 173f84c7d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5257 ; free virtual = 17869
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.476  | TNS=0.000  | WHS=-0.190 | THS=-82.076|

Phase 2 Router Initialization | Checksum: 228f1b48c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:41 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5251 ; free virtual = 17864

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 34299
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 34299
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27ed1901e

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5244 ; free virtual = 17860

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3311
 Number of Nodes with overlaps = 331
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.430  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 219627a83

Time (s): cpu = 00:01:55 ; elapsed = 00:00:54 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5220 ; free virtual = 17829
Phase 4 Rip-up And Reroute | Checksum: 219627a83

Time (s): cpu = 00:01:55 ; elapsed = 00:00:54 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5220 ; free virtual = 17829

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b01cf82c

Time (s): cpu = 00:01:57 ; elapsed = 00:00:55 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5165 ; free virtual = 17774
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.469  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b01cf82c

Time (s): cpu = 00:01:57 ; elapsed = 00:00:55 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5165 ; free virtual = 17774

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b01cf82c

Time (s): cpu = 00:01:57 ; elapsed = 00:00:55 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5164 ; free virtual = 17773
Phase 5 Delay and Skew Optimization | Checksum: 1b01cf82c

Time (s): cpu = 00:01:58 ; elapsed = 00:00:55 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5164 ; free virtual = 17773

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f32aea33

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5162 ; free virtual = 17772
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.469  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15fb46488

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5162 ; free virtual = 17771
Phase 6 Post Hold Fix | Checksum: 15fb46488

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5162 ; free virtual = 17771

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.55702 %
  Global Horizontal Routing Utilization  = 1.95454 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13c17844b

Time (s): cpu = 00:02:01 ; elapsed = 00:00:56 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5160 ; free virtual = 17770

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13c17844b

Time (s): cpu = 00:02:01 ; elapsed = 00:00:57 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5160 ; free virtual = 17769

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 134e3c55f

Time (s): cpu = 00:02:03 ; elapsed = 00:00:59 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5140 ; free virtual = 17772

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.469  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 134e3c55f

Time (s): cpu = 00:02:03 ; elapsed = 00:00:59 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5143 ; free virtual = 17775
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:03 ; elapsed = 00:00:59 . Memory (MB): peak = 3458.867 ; gain = 343.438 ; free physical = 5237 ; free virtual = 17868

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:01 . Memory (MB): peak = 3458.867 ; gain = 344.441 ; free physical = 5237 ; free virtual = 17868
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3458.867 ; gain = 0.000 ; free physical = 5235 ; free virtual = 17867
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3458.867 ; gain = 0.000 ; free physical = 5143 ; free virtual = 17822
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/proteus_sdf_op_3_4/proteus_sdf_op_1_2.runs/impl_2/ntt_memory_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3458.867 ; gain = 0.000 ; free physical = 5233 ; free virtual = 17857
INFO: [runtcl-4] Executing : report_drc -file ntt_memory_wrapper_drc_routed.rpt -pb ntt_memory_wrapper_drc_routed.pb -rpx ntt_memory_wrapper_drc_routed.rpx
Command: report_drc -file ntt_memory_wrapper_drc_routed.rpt -pb ntt_memory_wrapper_drc_routed.pb -rpx ntt_memory_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/florian/Desktop/proteus/toolchain/build/proteus_sdf_op_3_4/proteus_sdf_op_1_2.runs/impl_2/ntt_memory_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3522.898 ; gain = 64.031 ; free physical = 5188 ; free virtual = 17822
INFO: [runtcl-4] Executing : report_methodology -file ntt_memory_wrapper_methodology_drc_routed.rpt -pb ntt_memory_wrapper_methodology_drc_routed.pb -rpx ntt_memory_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ntt_memory_wrapper_methodology_drc_routed.rpt -pb ntt_memory_wrapper_methodology_drc_routed.pb -rpx ntt_memory_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/florian/Desktop/proteus/toolchain/build/proteus_sdf_op_3_4/proteus_sdf_op_1_2.runs/impl_2/ntt_memory_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3522.898 ; gain = 0.000 ; free physical = 5225 ; free virtual = 17881
INFO: [runtcl-4] Executing : report_power -file ntt_memory_wrapper_power_routed.rpt -pb ntt_memory_wrapper_power_summary_routed.pb -rpx ntt_memory_wrapper_power_routed.rpx
Command: report_power -file ntt_memory_wrapper_power_routed.rpt -pb ntt_memory_wrapper_power_summary_routed.pb -rpx ntt_memory_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3522.898 ; gain = 0.000 ; free physical = 5180 ; free virtual = 17826
INFO: [runtcl-4] Executing : report_route_status -file ntt_memory_wrapper_route_status.rpt -pb ntt_memory_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ntt_memory_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ntt_memory_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ntt_memory_wrapper_bus_skew_routed.rpt -pb ntt_memory_wrapper_bus_skew_routed.pb -rpx ntt_memory_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb  6 20:18:28 2023...
