# Dual-Mode-AES-Encryption-Core
This repo contains a Verilog implementation of an AES-128 encryption wrapper supporting both CTR and CBC modes via a control signal. Ideal for FPGA-based secure data communication.
