TOOL:	ncxlmode	15.20-s077: Started on Jan 24, 2020 at 17:04:02 CST
ncxlmode
	+delay_mode_path
	+typdelays
	-l
	simout.tmp
	/home/ugrads/s/skumar55/cadence/8bitadder_run1/testfixture.template
	-f /home/ugrads/s/skumar55/cadence/8bitadder_run1/verilog.inpfiles
		/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/inv/functional/verilog.v
		/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/Dlatch/behavioral/verilog.v
		/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/nand2/functional/verilog.v
		/opt/coe/ncsu/ncsu-cdk-1.6.0.beta/lib/NCSU_Digital_Parts/xor2/functional/verilog.v
		ihnl/cds0/netlist
		ihnl/cds1/netlist
		ihnl/cds2/netlist
		ihnl/cds3/netlist
		ihnl/cds4/netlist
	+nostdout
	+nocopyright
	+ncvlogargs+" -neverwarn -nostdout -nocopyright "
	+ncelabargs+" -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright"
	+ncsimargs+" -neverwarn  -nocopyright -gui -input /home/ugrads/s/skumar55/cadence/8bitadder_run1/.simTmpNCCmd "
	+mpssession+virtuoso9457
	+mpshost+zach-127-02.engr.tamu.edu
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/ugrads/s/skumar55/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/ugrads/s/skumar55/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/ugrads/s/skumar55/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/ugrads/s/skumar55/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/ugrads/s/skumar55/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/ugrads/s/skumar55/cds.lib,1): cds.lib Invalid environment variable ''.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /opt/coe/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> database -open shmWave -shm -default -into shm.db
Created default SHM database shmWave
ncsim> probe -create -shm test  -all   -depth 1
Created probe 1
ncsim> run
                   0 Clock=0, A=00000000, B=00000000, Cin=0, Sum=xxxxxxxx, Cout=x

                  25 Clock=1, A=00000000, B=00000000, Cin=0, Sum=00000000, Cout=0
                  50 Clock=0, A=01111110, B=11100111, Cin=0, Sum=00000000, Cout=0

                  75 Clock=1, A=01111110, B=11100111, Cin=0, Sum=01100101, Cout=1
                 100 Clock=0, A=11111111, B=00000000, Cin=1, Sum=01100101, Cout=1

                 125 Clock=1, A=11111111, B=00000000, Cin=1, Sum=00000000, Cout=1
                 150 Clock=0, A=10101010, B=01010101, Cin=0, Sum=00000000, Cout=1

                 175 Clock=1, A=10101010, B=01010101, Cin=0, Sum=11111111, Cout=0
                 200 Clock=0, A=10101010, B=01010101, Cin=1, Sum=11111111, Cout=0

                 225 Clock=1, A=10101010, B=01010101, Cin=1, Sum=00000000, Cout=1
                 250 Clock=0, A=11001100, B=00110011, Cin=0, Sum=00000000, Cout=1

                 275 Clock=1, A=11001100, B=00110011, Cin=0, Sum=11111111, Cout=0
                 300 Clock=0, A=11001100, B=00110011, Cin=1, Sum=11111111, Cout=0

                 325 Clock=1, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 350 Clock=0, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 375 Clock=1, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 400 Clock=0, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 425 Clock=1, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 450 Clock=0, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 475 Clock=1, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 500 Clock=0, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 525 Clock=1, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 550 Clock=0, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 575 Clock=1, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 600 Clock=0, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 625 Clock=1, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 650 Clock=0, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 675 Clock=1, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 700 Clock=0, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 725 Clock=1, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 750 Clock=0, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
                 775 Clock=1, A=11001100, B=00110011, Cin=1, Sum=00000000, Cout=1
Simulation complete via $finish(1) at time 800 NS + 0
./testfixture.verilog:29    #500 $finish;
ncsim: *E,IOACCE: permission denied opening /home/ugrads/s/skumar55/cadence/8bitadder_run1/.simvision/29658_skumar55__autosave.tcl.
ncsim: *E,IOACCE: permission denied opening /home/ugrads/s/skumar55/cadence/8bitadder_run1/.simvision/29658_skumar55__autosave.tcl.
ncsim: *E,IOACCE: permission denied opening /home/ugrads/s/skumar55/cadence/8bitadder_run1/.simvision/29658_skumar55__autosave.tcl.
