Analysis & Synthesis Status : Successful - Fri Oct 14 10:56:27 2022
Quartus Prime Version : 19.1.0 Build 670 09/22/2019 SJ Lite Edition
Revision Name : full_adder32verilog
Top-level Entity Name : full_adder32verilog
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 0
Total pins : 99
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
