$date
    Tue Mar 16 16:28:35 2021
$end
$version
    Icarus Verilog
$end
$timescale
    1s
$end
$scope module testbench $end
$var reg 1 ! sel $end
$upscope $end
$scope module testbench $end
$var reg 1 " a $end
$upscope $end
$scope module testbench $end
$var reg 1 # b $end
$upscope $end
$scope module testbench $end
$var wire 1 $ out $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#1
0$
0#
0"
0!
#2
1$
1"
#3
1#
#4
0$
0"
#5
0#
1!
#6
1"
#7
1$
1#
#8
0"
