$date
	Wed Nov 09 23:31:41 2016
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module t_JK $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var integer 32 % i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
x!
$end
#80
1#
#100
0!
b1 %
1$
#180
0#
#200
b10 %
0$
#280
1"
#300
1!
b11 %
1$
#380
1#
#400
b100 %
0$
#500
0!
b101 %
1$
#600
b110 %
0$
#700
1!
b111 %
1$
#800
b1000 %
0$
#900
0!
b1001 %
1$
#1000
b1010 %
0$
#1100
1!
b1011 %
1$
