--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3029 paths analyzed, 746 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.088ns.
--------------------------------------------------------------------------------
Slack:                  13.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.021ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.747 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X9Y34.C6       net (fanout=23)       2.618   myState/M_ctr_q_0_0
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X13Y51.CE      net (fanout=10)       2.349   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X13Y51.CLK     Tceck                 0.365   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      6.021ns (1.054ns logic, 4.967ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  14.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.839ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.747 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X9Y34.C6       net (fanout=23)       2.618   myState/M_ctr_q_0_0
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X12Y51.CE      net (fanout=10)       2.219   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X12Y51.CLK     Tceck                 0.313   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (1.002ns logic, 4.837ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  14.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.795ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.747 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X9Y34.C6       net (fanout=23)       2.618   myState/M_ctr_q_0_0
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X12Y51.CE      net (fanout=10)       2.219   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X12Y51.CLK     Tceck                 0.269   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.795ns (0.958ns logic, 4.837ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  14.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.792ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.747 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X9Y34.C6       net (fanout=23)       2.618   myState/M_ctr_q_0_0
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X12Y51.CE      net (fanout=10)       2.219   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X12Y51.CLK     Tceck                 0.266   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      5.792ns (0.955ns logic, 4.837ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  14.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.779ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.747 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X9Y34.C6       net (fanout=23)       2.618   myState/M_ctr_q_0_0
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X12Y51.CE      net (fanout=10)       2.219   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X12Y51.CLK     Tceck                 0.253   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (0.942ns logic, 4.837ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  14.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.629ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.681 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X9Y34.C6       net (fanout=23)       2.618   myState/M_ctr_q_0_0
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X15Y42.D3      net (fanout=10)       1.949   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X15Y42.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21_rstpot
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (1.062ns logic, 4.567ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  14.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (0.686 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X9Y34.C6       net (fanout=23)       2.618   myState/M_ctr_q_0_0
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X13Y45.CE      net (fanout=10)       1.903   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X13Y45.CLK     Tceck                 0.365   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (1.054ns logic, 4.521ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  14.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.452ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.773 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.DQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y33.B4       net (fanout=1)        1.949   myState/M_ctr_q_0_1
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X11Y52.C4      net (fanout=43)       2.441   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X11Y52.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.452ns (1.062ns logic, 4.390ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  14.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.444ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.775 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.DQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y33.B4       net (fanout=1)        1.949   myState/M_ctr_q_0_1
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X11Y51.C4      net (fanout=43)       2.433   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X11Y51.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.444ns (1.062ns logic, 4.382ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  14.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.362ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.773 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.DQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y33.B4       net (fanout=1)        1.949   myState/M_ctr_q_0_1
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X11Y52.A5      net (fanout=43)       2.351   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X11Y52.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (1.062ns logic, 4.300ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  14.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.359ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.775 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.DQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y33.B4       net (fanout=1)        1.949   myState/M_ctr_q_0_1
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X11Y51.B5      net (fanout=43)       2.348   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X11Y51.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.359ns (1.062ns logic, 4.297ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  14.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.775 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.DQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y33.B4       net (fanout=1)        1.949   myState/M_ctr_q_0_1
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X11Y51.A5      net (fanout=43)       2.343   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X11Y51.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (1.062ns logic, 4.292ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  14.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.213ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.680 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X9Y34.C6       net (fanout=23)       2.618   myState/M_ctr_q_0_0
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X13Y42.CE      net (fanout=10)       1.498   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X13Y42.CLK     Tceck                 0.408   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.213ns (1.097ns logic, 4.116ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  14.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.773 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond3_out
                                                       reset_cond3/M_stage_q_3
    SLICE_X9Y33.B1       net (fanout=15)       1.774   M_reset_cond3_out
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X11Y52.C4      net (fanout=43)       2.441   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X11Y52.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (1.108ns logic, 4.215ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  14.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.680 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X9Y34.C6       net (fanout=23)       2.618   myState/M_ctr_q_0_0
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X13Y42.CE      net (fanout=10)       1.498   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X13Y42.CLK     Tceck                 0.390   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (1.079ns logic, 4.116ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  14.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.315ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.775 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond3_out
                                                       reset_cond3/M_stage_q_3
    SLICE_X9Y33.B1       net (fanout=15)       1.774   M_reset_cond3_out
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X11Y51.C4      net (fanout=43)       2.433   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X11Y51.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.315ns (1.108ns logic, 4.207ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  14.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.275ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.773 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.DQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y33.B4       net (fanout=1)        1.949   myState/M_ctr_q_0_1
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X11Y52.B6      net (fanout=43)       2.264   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X11Y52.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.275ns (1.062ns logic, 4.213ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  14.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.170ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (0.680 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X9Y34.C6       net (fanout=23)       2.618   myState/M_ctr_q_0_0
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X13Y42.CE      net (fanout=10)       1.498   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X13Y42.CLK     Tceck                 0.365   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.170ns (1.054ns logic, 4.116ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  14.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.243ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.747 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond3_out
                                                       reset_cond3/M_stage_q_3
    SLICE_X9Y34.C3       net (fanout=15)       1.794   M_reset_cond3_out
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X13Y51.CE      net (fanout=10)       2.349   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X13Y51.CLK     Tceck                 0.365   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (1.100ns logic, 4.143ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  14.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.233ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.773 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond3_out
                                                       reset_cond3/M_stage_q_3
    SLICE_X9Y33.B1       net (fanout=15)       1.774   M_reset_cond3_out
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X11Y52.A5      net (fanout=43)       2.351   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X11Y52.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (1.108ns logic, 4.125ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  14.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.230ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.775 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond3_out
                                                       reset_cond3/M_stage_q_3
    SLICE_X9Y33.B1       net (fanout=15)       1.774   M_reset_cond3_out
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X11Y51.B5      net (fanout=43)       2.348   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X11Y51.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.230ns (1.108ns logic, 4.122ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  14.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.225ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (0.775 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond3_out
                                                       reset_cond3/M_stage_q_3
    SLICE_X9Y33.B1       net (fanout=15)       1.774   M_reset_cond3_out
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X11Y51.A5      net (fanout=43)       2.343   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X11Y51.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.225ns (1.108ns logic, 4.117ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  14.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.165ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.745 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.DQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y33.B4       net (fanout=1)        1.949   myState/M_ctr_q_0_1
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X12Y52.C4      net (fanout=43)       2.188   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X12Y52.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.165ns (1.028ns logic, 4.137ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  14.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.745 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.DQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y33.B4       net (fanout=1)        1.949   myState/M_ctr_q_0_1
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X12Y52.D4      net (fanout=43)       2.167   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X12Y52.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (1.028ns logic, 4.116ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  14.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.146ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.773 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond3_out
                                                       reset_cond3/M_stage_q_3
    SLICE_X9Y33.B1       net (fanout=15)       1.774   M_reset_cond3_out
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X11Y52.B6      net (fanout=43)       2.264   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X11Y52.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (1.108ns logic, 4.038ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  14.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.745 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.DQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y33.B4       net (fanout=1)        1.949   myState/M_ctr_q_0_1
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X12Y52.A5      net (fanout=43)       2.105   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X12Y52.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (1.028ns logic, 4.054ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  14.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.046ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.745 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.DQ      Tcko                  0.430   myState/M_ctr_q_0_1
                                                       myState/bttnpress/M_ctr_q_0_1
    SLICE_X9Y33.B4       net (fanout=1)        1.949   myState/M_ctr_q_0_1
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X12Y52.B5      net (fanout=43)       2.069   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X12Y52.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.046ns (1.028ns logic, 4.018ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  14.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.061ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.747 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond3_out
                                                       reset_cond3/M_stage_q_3
    SLICE_X9Y34.C3       net (fanout=15)       1.794   M_reset_cond3_out
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X12Y51.CE      net (fanout=10)       2.219   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X12Y51.CLK     Tceck                 0.313   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (1.048ns logic, 4.013ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  14.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.745 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.AQ       Tcko                  0.476   M_reset_cond3_out
                                                       reset_cond3/M_stage_q_3
    SLICE_X9Y33.B1       net (fanout=15)       1.774   M_reset_cond3_out
    SLICE_X9Y33.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/Mmux_M_randomizer_randnumrst11
    SLICE_X12Y52.C4      net (fanout=43)       2.188   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X12Y52.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (1.074ns logic, 3.962ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  14.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.659 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.AQ      Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X9Y34.C1       net (fanout=2)        1.633   myState/M_state_q_1
    SLICE_X9Y34.C        Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X13Y51.CE      net (fanout=10)       2.349   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X13Y51.CLK     Tceck                 0.365   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (1.054ns logic, 3.982ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_8/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_9/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_10/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_11/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_12/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_13/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_14/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_15/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_16/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_17/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_18/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_19/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_1/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_2/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_3/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_4/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_5/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_6/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_7/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.088|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3029 paths, 0 nets, and 619 connections

Design statistics:
   Minimum period:   6.088ns{1}   (Maximum frequency: 164.258MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 03:21:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



