# 1. Introduction

<details>
  <summary> Prologue: 1. Introduction </summary>

<p align="center" >
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/1_Introduction.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/1_Introduction_2.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/1_Introduction_3.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/1_Introduction_4.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/1_Introduction_5.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/1_Introduction_6.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/1_Introduction_7.png" width="90%" > 
</p> 

</details>

---

[Previous]() | [Next](./2_Course-Structure.md)