// Seed: 3138894635
module module_0 (
    input reg id_0,
    input logic id_1
    , id_3,
    output id_2
);
  initial begin
    id_3 <= "";
    id_2 <= id_0;
    id_3 <= 1;
    SystemTFIdentifier(id_0 < 1'b0, id_1);
  end
endmodule
