{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589811021130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589811021139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 17:10:21 2020 " "Processing started: Mon May 18 17:10:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589811021139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589811021139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589811021139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589811021789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589811021789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdata.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMdata " "Found entity 1: RAMdata" {  } { { "RAMdata.v" "" { Text "C:/Users/UserPC/Documents/GitHub/CPU_Project/RAMdata.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589811031499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589811031499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rominstructions.v 1 1 " "Found 1 design units, including 1 entities, in source file rominstructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMinstructions " "Found entity 1: ROMinstructions" {  } { { "ROMinstructions.v" "" { Text "C:/Users/UserPC/Documents/GitHub/CPU_Project/ROMinstructions.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589811031503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589811031503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/UserPC/Documents/GitHub/CPU_Project/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589811031507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589811031507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/UserPC/Documents/GitHub/CPU_Project/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589811031513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589811031513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nxt.v 1 1 " "Found 1 design units, including 1 entities, in source file nxt.v" { { "Info" "ISGN_ENTITY_NAME" "1 nxt " "Found entity 1: nxt" {  } { { "nxt.v" "" { Text "C:/Users/UserPC/Documents/GitHub/CPU_Project/nxt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589811031518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589811031518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out.v 1 1 " "Found 1 design units, including 1 entities, in source file out.v" { { "Info" "ISGN_ENTITY_NAME" "1 out " "Found entity 1: out" {  } { { "out.v" "" { Text "C:/Users/UserPC/Documents/GitHub/CPU_Project/out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589811031521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589811031521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.bdf" "" { Schematic "C:/Users/UserPC/Documents/GitHub/CPU_Project/StateMachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589811031525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589811031525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StateMachine " "Elaborating entity \"StateMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589811031581 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "nxt inst2 " "Block or symbol \"nxt\" of instance \"inst2\" overlaps another block or symbol" {  } { { "StateMachine.bdf" "" { Schematic "C:/Users/UserPC/Documents/GitHub/CPU_Project/StateMachine.bdf" { { 192 352 512 304 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1589811031602 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst4 " "Block or symbol \"VCC\" of instance \"inst4\" overlaps another block or symbol" {  } { { "StateMachine.bdf" "" { Schematic "C:/Users/UserPC/Documents/GitHub/CPU_Project/StateMachine.bdf" { { 240 568 584 272 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1589811031602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out out:inst3 " "Elaborating entity \"out\" for hierarchy \"out:inst3\"" {  } { { "StateMachine.bdf" "inst3" { Schematic "C:/Users/UserPC/Documents/GitHub/CPU_Project/StateMachine.bdf" { { 192 768 928 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589811031624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dff3.bdf 1 1 " "Using design file dff3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DFF3 " "Found entity 1: DFF3" {  } { { "dff3.bdf" "" { Schematic "C:/Users/UserPC/Documents/GitHub/CPU_Project/dff3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589811031711 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589811031711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF3 DFF3:inst " "Elaborating entity \"DFF3\" for hierarchy \"DFF3:inst\"" {  } { { "StateMachine.bdf" "inst" { Schematic "C:/Users/UserPC/Documents/GitHub/CPU_Project/StateMachine.bdf" { { 192 584 720 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589811031712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nxt nxt:inst2 " "Elaborating entity \"nxt\" for hierarchy \"nxt:inst2\"" {  } { { "StateMachine.bdf" "inst2" { Schematic "C:/Users/UserPC/Documents/GitHub/CPU_Project/StateMachine.bdf" { { 192 352 512 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589811031720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589811032498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589811032949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589811032949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589811033081 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589811033081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589811033081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589811033081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589811033093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 17:10:33 2020 " "Processing ended: Mon May 18 17:10:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589811033093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589811033093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589811033093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589811033093 ""}
