
AVRASM ver. 2.1.30  E:\GitHub\Control-mechanical-cart\Debug\List\T1.asm Wed Feb 05 01:32:28 2020

E:\GitHub\Control-mechanical-cart\Debug\List\T1.asm(1086): warning: Register r4 already defined by the .DEF directive
E:\GitHub\Control-mechanical-cart\Debug\List\T1.asm(1087): warning: Register r5 already defined by the .DEF directive
E:\GitHub\Control-mechanical-cart\Debug\List\T1.asm(1088): warning: Register r6 already defined by the .DEF directive
E:\GitHub\Control-mechanical-cart\Debug\List\T1.asm(1089): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8
                 ;Program type           : Boot Loader
                 ;Clock frequency        : 1,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _statusMotor=R4
                 	.DEF _statusMotor_msb=R5
                 	.DEF _pwm_dir=R6
                 	.DEF _pwm_dir_msb=R7
                 
                 	.CSEG
                 	.ORG 0xC00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000c00 c012      	RJMP __RESET
000c01 cffe      	RJMP 0xC00
000c02 c0b4      	RJMP _ext_int1_isr
000c03 cffc      	RJMP 0xC00
000c04 cffb      	RJMP 0xC00
000c05 cffa      	RJMP 0xC00
000c06 cff9      	RJMP 0xC00
000c07 cff8      	RJMP 0xC00
000c08 cff7      	RJMP 0xC00
000c09 cff6      	RJMP 0xC00
000c0a cff5      	RJMP 0xC00
000c0b cff4      	RJMP 0xC00
000c0c cff3      	RJMP 0xC00
000c0d cff2      	RJMP 0xC00
000c0e cff1      	RJMP 0xC00
000c0f cff0      	RJMP 0xC00
000c10 cfef      	RJMP 0xC00
000c11 cfee      	RJMP 0xC00
000c12 cfed      	RJMP 0xC00
                 
                 __RESET:
000c13 94f8      	CLI
000c14 27ee      	CLR  R30
000c15 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF THE BOOT LOADER
000c16 e0f1      	LDI  R31,1
000c17 bffb      	OUT  GICR,R31
000c18 e0f2      	LDI  R31,2
000c19 bffb      	OUT  GICR,R31
000c1a bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000c1b e08d      	LDI  R24,(14-2)+1
000c1c e0a2      	LDI  R26,2
000c1d 27bb      	CLR  R27
                 __CLEAR_REG:
000c1e 93ed      	ST   X+,R30
000c1f 958a      	DEC  R24
000c20 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000c21 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000c22 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000c23 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000c24 93ed      	ST   X+,R30
000c25 9701      	SBIW R24,1
000c26 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000c27 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000c28 bfed      	OUT  SPL,R30
000c29 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000c2a bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000c2b e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000c2c e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000c2d c080      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;#define F_CPU 1000000UL
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <io.h>
                 ;#include <delay.h>
                 ;
                 ;#define PC0   (1<<0); // вперёд
                 ;#define PC1   (1<<1); // назад
                 ;#define PC2   (1<<2); // Тампер впереди
                 ;#define PC3   (1<<3); // Тампер сзади
                 ;
                 ;short int statusMotor;
                 ;short int pwm_dir; // 1 - forward, 0 - back
                 ;
                 ;void initializationDefolt()
                 ; 0000 000F {
                 
                 	.CSEG
                 _initializationDefolt:
                 ; .FSTART _initializationDefolt
                 ; 0000 0010     // Declare your local variables here
                 ; 0000 0011 
                 ; 0000 0012     // Input/Output Ports initialization
                 ; 0000 0013     // Port B initialization
                 ; 0000 0014     // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=OUT Bit2=In Bit1=In Bit0=In
                 ; 0000 0015     DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (1<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000c2e e0e8      	LDI  R30,LOW(8)
000c2f bbe7      	OUT  0x17,R30
                 ; 0000 0016     // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0017     PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000c30 e0e0      	LDI  R30,LOW(0)
000c31 bbe8      	OUT  0x18,R30
                 ; 0000 0018 
                 ; 0000 0019     // Port C initialization
                 ; 0000 001A     // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 001B     DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (1<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000c32 e0e8      	LDI  R30,LOW(8)
000c33 bbe4      	OUT  0x14,R30
                 ; 0000 001C     // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 001D     PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000c34 e0e0      	LDI  R30,LOW(0)
000c35 bbe5      	OUT  0x15,R30
                 ; 0000 001E 
                 ; 0000 001F     // Port D initialization
                 ; 0000 0020     // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0021     DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (0<<DDD3) | (0<<DDD2) | (1<<DDD1) | (1<<DDD0);
000c36 efe3      	LDI  R30,LOW(243)
000c37 bbe1      	OUT  0x11,R30
                 ; 0000 0022     // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0023     PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000c38 e0e0      	LDI  R30,LOW(0)
000c39 bbe2      	OUT  0x12,R30
                 ; 0000 0024 
                 ; 0000 0025     // Timer/Counter 0 initialization
                 ; 0000 0026     // Clock source: System Clock
                 ; 0000 0027     // Clock value: Timer 0 Stopped
                 ; 0000 0028     TCCR0=(0<<CS02) | (0<<CS01) | (0<<CS00);
000c3a bfe3      	OUT  0x33,R30
                 ; 0000 0029     TCNT0=0x00;
000c3b bfe2      	OUT  0x32,R30
                 ; 0000 002A 
                 ; 0000 002B     // Timer/Counter 1 initialization
                 ; 0000 002C     // Clock source: System Clock
                 ; 0000 002D     // Clock value: Timer1 Stopped
                 ; 0000 002E     // Mode: Normal top=0xFFFF
                 ; 0000 002F     // OC1A output: Disconnected
                 ; 0000 0030     // OC1B output: Disconnected
                 ; 0000 0031     // Noise Canceler: Off
                 ; 0000 0032     // Input Capture on Falling Edge
                 ; 0000 0033     // Timer1 Overflow Interrupt: Off
                 ; 0000 0034     // Input Capture Interrupt: Off
                 ; 0000 0035     // Compare A Match Interrupt: Off
                 ; 0000 0036     // Compare B Match Interrupt: Off
                 ; 0000 0037     TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000c3c bdef      	OUT  0x2F,R30
                 ; 0000 0038     TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000c3d bdee      	OUT  0x2E,R30
                 ; 0000 0039     TCNT1H=0x00;
000c3e bded      	OUT  0x2D,R30
                 ; 0000 003A     TCNT1L=0x00;
000c3f bdec      	OUT  0x2C,R30
                 ; 0000 003B     ICR1H=0x00;
000c40 bde7      	OUT  0x27,R30
                 ; 0000 003C     ICR1L=0x00;
000c41 bde6      	OUT  0x26,R30
                 ; 0000 003D     OCR1AH=0x00;
000c42 bdeb      	OUT  0x2B,R30
                 ; 0000 003E     OCR1AL=0x00;
000c43 bdea      	OUT  0x2A,R30
                 ; 0000 003F     OCR1BH=0x00;
000c44 bde9      	OUT  0x29,R30
                 ; 0000 0040     OCR1BL=0x00;
000c45 bde8      	OUT  0x28,R30
                 ; 0000 0041 
                 ; 0000 0042     // Timer/Counter 2 initialization
                 ; 0000 0043     // Clock source: System Clock
                 ; 0000 0044     // Clock value: Timer2 Stopped
                 ; 0000 0045     // Mode: Normal top=0xFF
                 ; 0000 0046     // OC2 output: Disconnected
                 ; 0000 0047     ASSR=0<<AS2;
000c46 d0a2      	RCALL SUBOPT_0x0
                 ; 0000 0048     TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
                 ; 0000 0049     TCNT2=0x00;
                 ; 0000 004A     OCR2=0x00;
                 ; 0000 004B 
                 ; 0000 004C     // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 004D     TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<TOIE0);
000c47 e0e0      	LDI  R30,LOW(0)
000c48 bfe9      	OUT  0x39,R30
                 ; 0000 004E 
                 ; 0000 004F     // External Interrupt(s) initialization
                 ; 0000 0050     // INT0: Off
                 ; 0000 0051     // INT1: Off
                 ; 0000 0052     MCUCR=(1<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000c49 e0e8      	LDI  R30,LOW(8)
000c4a bfe5      	OUT  0x35,R30
                 ; 0000 0053     GICR|=(1<<INT1) | (0<<INT0);
000c4b b7eb      	IN   R30,0x3B
000c4c 68e0      	ORI  R30,0x80
000c4d bfeb      	OUT  0x3B,R30
                 ; 0000 0054     MCUCR=(1<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000c4e e0e8      	LDI  R30,LOW(8)
000c4f bfe5      	OUT  0x35,R30
                 ; 0000 0055     GIFR=(1<<INTF1) | (0<<INTF0);
000c50 e8e0      	LDI  R30,LOW(128)
000c51 bfea      	OUT  0x3A,R30
                 ; 0000 0056 
                 ; 0000 0057     // USART initialization
                 ; 0000 0058     // USART disabled
                 ; 0000 0059     UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000c52 e0e0      	LDI  R30,LOW(0)
000c53 b9ea      	OUT  0xA,R30
                 ; 0000 005A 
                 ; 0000 005B     // Analog Comparator initialization
                 ; 0000 005C     // Analog Comparator: Off
                 ; 0000 005D     // The Analog Comparator's positive input is
                 ; 0000 005E     // connected to the AIN0 pin
                 ; 0000 005F     // The Analog Comparator's negative input is
                 ; 0000 0060     // connected to the AIN1 pin
                 ; 0000 0061     ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000c54 e8e0      	LDI  R30,LOW(128)
000c55 b9e8      	OUT  0x8,R30
                 ; 0000 0062     SFIOR=(0<<ACME);
000c56 e0e0      	LDI  R30,LOW(0)
000c57 bfe0      	OUT  0x30,R30
                 ; 0000 0063 
                 ; 0000 0064     // ADC initialization
                 ; 0000 0065     // ADC disabled
                 ; 0000 0066     ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000c58 b9e6      	OUT  0x6,R30
                 ; 0000 0067 
                 ; 0000 0068     // SPI initialization
                 ; 0000 0069     // SPI disabled
                 ; 0000 006A     SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000c59 b9ed      	OUT  0xD,R30
                 ; 0000 006B 
                 ; 0000 006C     // TWI initialization
                 ; 0000 006D     // TWI disabled
                 ; 0000 006E     TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000c5a bfe6      	OUT  0x36,R30
                 ; 0000 006F }
000c5b 9508      	RET
                 ; .FEND
                 ;
                 ;void initPWM()
                 ; 0000 0072 {
                 _initPWM:
                 ; .FSTART _initPWM
                 ; 0000 0073     ASSR = 0x00;
000c5c d08c      	RCALL SUBOPT_0x0
                 ; 0000 0074     TCCR2 = 0x00;    // таймер отключен
                 ; 0000 0075     TCNT2 = 0x00;
                 ; 0000 0076     OCR2 = 0x00;
                 ; 0000 0077 }
000c5d 9508      	RET
                 ; .FEND
                 ;
                 ;int checkPortPC()
                 ; 0000 007A {
                 _checkPortPC:
                 ; .FSTART _checkPortPC
                 ; 0000 007B     int i, j = 0, k = 0;
                 ; 0000 007C     PORTD |= (1<<6);
000c5e d0a7      	RCALL __SAVELOCR6
                 ;	i -> R16,R17
                 ;	j -> R18,R19
                 ;	k -> R20,R21
                +
000c5f e020     +LDI R18 , LOW ( 0 )
000c60 e030     +LDI R19 , HIGH ( 0 )
                 	__GETWRN 18,19,0
                +
000c61 e040     +LDI R20 , LOW ( 0 )
000c62 e050     +LDI R21 , HIGH ( 0 )
                 	__GETWRN 20,21,0
000c63 9a96      	SBI  0x12,6
                 ; 0000 007D     for(i = 0; i <= 4; i++)
                +
000c64 e000     +LDI R16 , LOW ( 0 )
000c65 e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
                 _0x4:
                +
000c66 3005     +CPI R16 , LOW ( 5 )
000c67 e0e0     +LDI R30 , HIGH ( 5 )
000c68 071e     +CPC R17 , R30
                 	__CPWRN 16,17,5
000c69 f48c      	BRGE _0x5
                 ; 0000 007E     {
                 ; 0000 007F         if(~PINC & (1<<i))
000c6a b3e3      	IN   R30,0x13
000c6b 95e0      	COM  R30
000c6c 2e1e      	MOV  R1,R30
000c6d 2fe0      	MOV  R30,R16
000c6e e0a1      	LDI  R26,LOW(1)
000c6f e0b0      	LDI  R27,HIGH(1)
000c70 d08c      	RCALL __LSLW12
000c71 2da1      	MOV  R26,R1
000c72 e0b0      	LDI  R27,0
000c73 23ea      	AND  R30,R26
000c74 23fb      	AND  R31,R27
000c75 9730      	SBIW R30,0
000c76 f009      	BREQ _0x6
                 ; 0000 0080         {
                 ; 0000 0081             j = i;
000c77 0198      	MOVW R18,R16
                 ; 0000 0082             //k++;
                 ; 0000 0083         }
                 ; 0000 0084     }
                 _0x6:
                +
000c78 5f0f     +SUBI R16 , LOW ( - 1 )
000c79 4f1f     +SBCI R17 , HIGH ( - 1 )
                 	__ADDWRN 16,17,1
000c7a cfeb      	RJMP _0x4
                 _0x5:
                 ; 0000 0085     //if(k == 1)
                 ; 0000 0086     {
                 ; 0000 0087         PORTD &= ~(1<<6);
000c7b 9896      	CBI  0x12,6
                 ; 0000 0088         return j;
000c7c 01f9      	MOVW R30,R18
000c7d d08f      	RCALL __LOADLOCR6
000c7e 9626      	ADIW R28,6
000c7f 9508      	RET
                 ; 0000 0089     }
                 ; 0000 008A     //else return 255;
                 ; 0000 008B }
                 ; .FEND
                 ;
                 ;void PWM(int dir)
                 ; 0000 008E {
                 _PWM:
                 ; .FSTART _PWM
                 ; 0000 008F     if(dir)
000c80 93ba      	ST   -Y,R27
000c81 93aa      	ST   -Y,R26
                 ;	dir -> Y+0
000c82 81e8      	LD   R30,Y
000c83 81f9      	LDD  R31,Y+1
000c84 9730      	SBIW R30,0
000c85 f079      	BREQ _0x7
                 ; 0000 0090     {
                 ; 0000 0091         OCR2 = 0x00;
000c86 e0e0      	LDI  R30,LOW(0)
000c87 bde3      	OUT  0x23,R30
                 ; 0000 0092         TCCR2 = 0b01101100; //start timer
000c88 e6ec      	LDI  R30,LOW(108)
000c89 bde5      	OUT  0x25,R30
                 ; 0000 0093         while(OCR2 != 0xFF)
                 _0x8:
000c8a b5e3      	IN   R30,0x23
000c8b 3fef      	CPI  R30,LOW(0xFF)
000c8c f021      	BREQ _0xA
                 ; 0000 0094         {
                 ; 0000 0095             OCR2++;
000c8d b5e3      	IN   R30,0x23
000c8e 5fef      	SUBI R30,-LOW(1)
000c8f d05f      	RCALL SUBOPT_0x1
                 ; 0000 0096             delay_ms(3);
                 ; 0000 0097         }
000c90 cff9      	RJMP _0x8
                 _0xA:
                 ; 0000 0098         statusMotor = 1;
000c91 e0e1      	LDI  R30,LOW(1)
000c92 e0f0      	LDI  R31,HIGH(1)
000c93 012f      	MOVW R4,R30
                 ; 0000 0099     }
                 ; 0000 009A     else
000c94 c00d      	RJMP _0xB
                 _0x7:
                 ; 0000 009B     {
                 ; 0000 009C         OCR2 = 0xFF;
000c95 efef      	LDI  R30,LOW(255)
000c96 bde3      	OUT  0x23,R30
                 ; 0000 009D         TCCR2 = 0b01101100; //start timer
000c97 e6ec      	LDI  R30,LOW(108)
000c98 bde5      	OUT  0x25,R30
                 ; 0000 009E         while(OCR2 != 0x00)
                 _0xC:
000c99 b5e3      	IN   R30,0x23
000c9a 30e0      	CPI  R30,0
000c9b f021      	BREQ _0xE
                 ; 0000 009F         {
                 ; 0000 00A0             OCR2--;
000c9c b5e3      	IN   R30,0x23
000c9d 50e1      	SUBI R30,LOW(1)
000c9e d050      	RCALL SUBOPT_0x1
                 ; 0000 00A1             delay_ms(3);
                 ; 0000 00A2         }
000c9f cff9      	RJMP _0xC
                 _0xE:
                 ; 0000 00A3         statusMotor = 0;
000ca0 2444      	CLR  R4
000ca1 2455      	CLR  R5
                 ; 0000 00A4     }
                 _0xB:
                 ; 0000 00A5     TCCR2 = 0x00; //stop timer
000ca2 e0e0      	LDI  R30,LOW(0)
000ca3 bde5      	OUT  0x25,R30
                 ; 0000 00A6     OCR2 = 0x00;
000ca4 bde3      	OUT  0x23,R30
                 ; 0000 00A7     if(dir) PORTB |= (1<<3);
000ca5 81e8      	LD   R30,Y
000ca6 81f9      	LDD  R31,Y+1
000ca7 9730      	SBIW R30,0
000ca8 f011      	BREQ _0xF
000ca9 9ac3      	SBI  0x18,3
                 ; 0000 00A8     else PORTB &= ~(1<<3);
000caa c001      	RJMP _0x10
                 _0xF:
000cab 98c3      	CBI  0x18,3
                 ; 0000 00A9     return;
                 _0x10:
000cac 9622      	ADIW R28,2
000cad 9508      	RET
                 ; 0000 00AA 
                 ; 0000 00AB     /*if(pwm_dir)
                 ; 0000 00AC       {
                 ; 0000 00AD         OCR2++;
                 ; 0000 00AE       }
                 ; 0000 00AF     else OCR2--;
                 ; 0000 00B0     delay_us(500);
                 ; 0000 00B1     if(OCR2 == 0xFF)
                 ; 0000 00B2        pwm_dir = 0;
                 ; 0000 00B3     else if(OCR2 == 0x00)
                 ; 0000 00B4        pwm_dir = 1;  */
                 ; 0000 00B5 }
                 ; .FEND
                 ;
                 ;void main()
                 ; 0000 00B8 {
                 _main:
                 ; .FSTART _main
                 ; 0000 00B9     pwm_dir = 1; // 1 - forward, 0 - back
000cae e0e1      	LDI  R30,LOW(1)
000caf e0f0      	LDI  R31,HIGH(1)
000cb0 013f      	MOVW R6,R30
                 ; 0000 00BA     #asm("cli")
000cb1 94f8      	cli
                 ; 0000 00BB     initializationDefolt();
000cb2 df7b      	RCALL _initializationDefolt
                 ; 0000 00BC     initPWM();
000cb3 dfa8      	RCALL _initPWM
                 ; 0000 00BD     #asm("sei")
000cb4 9478      	sei
                 ; 0000 00BE     while (1)
                 _0x11:
                 ; 0000 00BF     {
                 ; 0000 00C0 
                 ; 0000 00C1     }
000cb5 cfff      	RJMP _0x11
                 ; 0000 00C2 }
                 _0x14:
000cb6 cfff      	RJMP _0x14
                 ; .FEND
                 ;
                 ;interrupt [EXT_INT1] void ext_int1_isr(void)
                 ; 0000 00C5 {
                 _ext_int1_isr:
                 ; .FSTART _ext_int1_isr
000cb7 920a      	ST   -Y,R0
000cb8 921a      	ST   -Y,R1
000cb9 92fa      	ST   -Y,R15
000cba 936a      	ST   -Y,R22
000cbb 937a      	ST   -Y,R23
000cbc 938a      	ST   -Y,R24
000cbd 939a      	ST   -Y,R25
000cbe 93aa      	ST   -Y,R26
000cbf 93ba      	ST   -Y,R27
000cc0 93ea      	ST   -Y,R30
000cc1 93fa      	ST   -Y,R31
000cc2 b7ef      	IN   R30,SREG
000cc3 93ea      	ST   -Y,R30
                 ; 0000 00C6     switch(checkPortPC())
000cc4 df99      	RCALL _checkPortPC
                 ; 0000 00C7     {   PORTD |= (1<<7);
000cc5 9a97      	SBI  0x12,7
                 ; 0000 00C8         case 0:
000cc6 9730      	SBIW R30,0
000cc7 f429      	BRNE _0x18
                 ; 0000 00C9             //goUp();
                 ; 0000 00CA             PWM(1);
000cc8 e0a1      	LDI  R26,LOW(1)
000cc9 e0b0      	LDI  R27,0
000cca dfb5      	RCALL _PWM
                 ; 0000 00CB             PORTD &= ~(1<<7);
000ccb 9897      	CBI  0x12,7
                 ; 0000 00CC             break;
000ccc c00d      	RJMP _0x17
                 ; 0000 00CD         case 1:
                 _0x18:
000ccd 30e1      	CPI  R30,LOW(0x1)
000cce e0a0      	LDI  R26,HIGH(0x1)
000ccf 07fa      	CPC  R31,R26
000cd0 f421      	BRNE _0x19
                 ; 0000 00CE         {
                 ; 0000 00CF             PWM(0);
000cd1 e0a0      	LDI  R26,LOW(0)
000cd2 e0b0      	LDI  R27,0
000cd3 dfac      	RCALL _PWM
                 ; 0000 00D0         }
                 ; 0000 00D1         case 2: {PORTD |= (1<<5);break;}
000cd4 c004      	RJMP _0x1A
                 _0x19:
000cd5 30e2      	CPI  R30,LOW(0x2)
000cd6 e0a0      	LDI  R26,HIGH(0x2)
000cd7 07fa      	CPC  R31,R26
000cd8 f409      	BRNE _0x1B
                 _0x1A:
000cd9 9a95      	SBI  0x12,5
                 ; 0000 00D2         case 3: {break;}
                 _0x1B:
                 ; 0000 00D3         case 4: {break;}
                 ; 0000 00D4         default: {}
                 ; 0000 00D5     }
                 _0x17:
                 ; 0000 00D6 
                 ; 0000 00D7     PORTD &= ~(1<<7);
000cda 9897      	CBI  0x12,7
                 ; 0000 00D8 }
000cdb 91e9      	LD   R30,Y+
000cdc bfef      	OUT  SREG,R30
000cdd 91f9      	LD   R31,Y+
000cde 91e9      	LD   R30,Y+
000cdf 91b9      	LD   R27,Y+
000ce0 91a9      	LD   R26,Y+
000ce1 9199      	LD   R25,Y+
000ce2 9189      	LD   R24,Y+
000ce3 9179      	LD   R23,Y+
000ce4 9169      	LD   R22,Y+
000ce5 90f9      	LD   R15,Y+
000ce6 9019      	LD   R1,Y+
000ce7 9009      	LD   R0,Y+
000ce8 9518      	RETI
                 ; .FEND
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x0:
000ce9 e0e0      	LDI  R30,LOW(0)
000cea bde2      	OUT  0x22,R30
000ceb bde5      	OUT  0x25,R30
000cec bde4      	OUT  0x24,R30
000ced bde3      	OUT  0x23,R30
000cee 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
000cef bde3      	OUT  0x23,R30
000cf0 e0a3      	LDI  R26,LOW(3)
000cf1 e0b0      	LDI  R27,0
000cf2 c000      	RJMP _delay_ms
                 
                 
                 	.CSEG
                 _delay_ms:
000cf3 9610      	adiw r26,0
000cf4 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000cf5 ef8a     +LDI R24 , LOW ( 0xFA )
000cf6 e090     +LDI R25 , HIGH ( 0xFA )
                +__DELAY_USW_LOOP :
000cf7 9701     +SBIW R24 , 1
000cf8 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA
000cf9 95a8      	wdr
000cfa 9711      	sbiw r26,1
000cfb f7c9      	brne __delay_ms0
                 __delay_ms1:
000cfc 9508      	ret
                 
                 __LSLW12:
000cfd 23ee      	TST  R30
000cfe 2e0e      	MOV  R0,R30
000cff 01fd      	MOVW R30,R26
000d00 f021      	BREQ __LSLW12R
                 __LSLW12L:
000d01 0fee      	LSL  R30
000d02 1fff      	ROL  R31
000d03 940a      	DEC  R0
000d04 f7e1      	BRNE __LSLW12L
                 __LSLW12R:
000d05 9508      	RET
                 
                 __SAVELOCR6:
000d06 935a      	ST   -Y,R21
                 __SAVELOCR5:
000d07 934a      	ST   -Y,R20
                 __SAVELOCR4:
000d08 933a      	ST   -Y,R19
                 __SAVELOCR3:
000d09 932a      	ST   -Y,R18
                 __SAVELOCR2:
000d0a 931a      	ST   -Y,R17
000d0b 930a      	ST   -Y,R16
000d0c 9508      	RET
                 
                 __LOADLOCR6:
000d0d 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000d0e 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000d0f 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000d10 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000d11 8119      	LDD  R17,Y+1
000d12 8108      	LD   R16,Y
000d13 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :   4 r1 :   4 r2 :   0 r3 :   0 r4 :   2 r5 :   1 r6 :   1 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:   7 r17:   5 r18:   5 r19:   3 r20:   3 r21:   3 r22:   2 r23:   2 
r24:   8 r25:   4 r26:  18 r27:  10 r28:   3 r29:   1 r30: 108 r31:  14 
x  :   2 y  :  42 z  :   0 
Registers used: 24 out of 35 (68.6%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   3 and   :   2 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   7 
brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :   8 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   4 
cbr   :   0 clc   :   0 clh   :   0 cli   :   2 cln   :   0 clr   :   4 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   1 cp    :   0 
cpc   :   3 cpi   :   5 cpse  :   0 dec   :   2 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   7 
inc   :   0 ld    :  15 ldd   :   7 ldi   :  54 lds   :   0 lpm   :   0 
lsl   :   1 lsr   :   0 mov   :   4 movw  :   5 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   1 out   :  47 
pop   :   0 push  :   0 rcall :  12 ret   :   9 reti  :   1 rjmp  :  30 
rol   :   1 ror   :   0 sbc   :   0 sbci  :   1 sbi   :   4 sbic  :   0 
sbis  :   0 sbiw  :   7 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  22 std   :   0 
sts   :   0 sub   :   0 subi  :   3 swap  :   0 tst   :   1 wdr   :   1 

Instructions used: 34 out of 114 (29.8%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x001800 0x001a28    552      0    552    8192   6.7%
[.dseg] 0x000060 0x000160      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 4 warnings
