{
  "module_name": "clk-mt7986-eth.c",
  "hash_id": "5dd7949afe124076595fb53318d33ccf6c8a4385372e03e7610390d8f50a7b70",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt7986-eth.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt7986-clk.h>\n\nstatic const struct mtk_gate_regs sgmii0_cg_regs = {\n\t.set_ofs = 0xe4,\n\t.clr_ofs = 0xe4,\n\t.sta_ofs = 0xe4,\n};\n\n#define GATE_SGMII0(_id, _name, _parent, _shift)\t\t\\\n\tGATE_MTK(_id, _name, _parent, &sgmii0_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\nstatic const struct mtk_gate sgmii0_clks[] = {\n\tGATE_SGMII0(CLK_SGMII0_TX250M_EN, \"sgmii0_tx250m_en\", \"top_xtal\", 2),\n\tGATE_SGMII0(CLK_SGMII0_RX250M_EN, \"sgmii0_rx250m_en\", \"top_xtal\", 3),\n\tGATE_SGMII0(CLK_SGMII0_CDR_REF, \"sgmii0_cdr_ref\", \"top_xtal\", 4),\n\tGATE_SGMII0(CLK_SGMII0_CDR_FB, \"sgmii0_cdr_fb\", \"top_xtal\", 5),\n};\n\nstatic const struct mtk_gate_regs sgmii1_cg_regs = {\n\t.set_ofs = 0xe4,\n\t.clr_ofs = 0xe4,\n\t.sta_ofs = 0xe4,\n};\n\n#define GATE_SGMII1(_id, _name, _parent, _shift)\t\t\\\n\tGATE_MTK(_id, _name, _parent, &sgmii1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\nstatic const struct mtk_gate sgmii1_clks[] = {\n\tGATE_SGMII1(CLK_SGMII1_TX250M_EN, \"sgmii1_tx250m_en\", \"top_xtal\", 2),\n\tGATE_SGMII1(CLK_SGMII1_RX250M_EN, \"sgmii1_rx250m_en\", \"top_xtal\", 3),\n\tGATE_SGMII1(CLK_SGMII1_CDR_REF, \"sgmii1_cdr_ref\", \"top_xtal\", 4),\n\tGATE_SGMII1(CLK_SGMII1_CDR_FB, \"sgmii1_cdr_fb\", \"top_xtal\", 5),\n};\n\nstatic const struct mtk_gate_regs eth_cg_regs = {\n\t.set_ofs = 0x30,\n\t.clr_ofs = 0x30,\n\t.sta_ofs = 0x30,\n};\n\n#define GATE_ETH(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &eth_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\nstatic const struct mtk_gate eth_clks[] = {\n\tGATE_ETH(CLK_ETH_FE_EN, \"eth_fe_en\", \"netsys_2x_sel\", 6),\n\tGATE_ETH(CLK_ETH_GP2_EN, \"eth_gp2_en\", \"sgm_325m_sel\", 7),\n\tGATE_ETH(CLK_ETH_GP1_EN, \"eth_gp1_en\", \"sgm_325m_sel\", 8),\n\tGATE_ETH(CLK_ETH_WOCPU1_EN, \"eth_wocpu1_en\", \"netsys_mcu_sel\", 14),\n\tGATE_ETH(CLK_ETH_WOCPU0_EN, \"eth_wocpu0_en\", \"netsys_mcu_sel\", 15),\n};\n\nstatic const struct mtk_clk_desc eth_desc = {\n\t.clks = eth_clks,\n\t.num_clks = ARRAY_SIZE(eth_clks),\n};\n\nstatic const struct mtk_clk_desc sgmii0_desc = {\n\t.clks = sgmii0_clks,\n\t.num_clks = ARRAY_SIZE(sgmii0_clks),\n};\n\nstatic const struct mtk_clk_desc sgmii1_desc = {\n\t.clks = sgmii1_clks,\n\t.num_clks = ARRAY_SIZE(sgmii1_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt7986_eth[] = {\n\t{ .compatible = \"mediatek,mt7986-ethsys\", .data = &eth_desc },\n\t{ .compatible = \"mediatek,mt7986-sgmiisys_0\", .data = &sgmii0_desc },\n\t{ .compatible = \"mediatek,mt7986-sgmiisys_1\", .data = &sgmii1_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt7986_eth);\n\nstatic struct platform_driver clk_mt7986_eth_drv = {\n\t.driver = {\n\t\t.name = \"clk-mt7986-eth\",\n\t\t.of_match_table = of_match_clk_mt7986_eth,\n\t},\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n};\nmodule_platform_driver(clk_mt7986_eth_drv);\n\nMODULE_DESCRIPTION(\"MediaTek MT7986 Ethernet clocks driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}