{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 15:11:02 2008 " "Info: Processing started: Mon Apr 07 15:11:02 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mc_interface -c mc_interface " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mc_interface -c mc_interface" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ADC_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Info: Found entity 1: ADC_interface" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mc_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 mc_interface " "Info: Found entity 1: mc_interface" {  } { { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc_interface mc_interface:inst " "Info: Elaborating entity \"mc_interface\" for hierarchy \"mc_interface:inst\"" {  } { { "top.bdf" "inst" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 112 424 608 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_interface ADC_interface:inst1 " "Info: Elaborating entity \"ADC_interface\" for hierarchy \"ADC_interface:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 168 160 304 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ADC_interface:inst1\|SC\[1\] data_in GND " "Warning: Reduced register \"ADC_interface:inst1\|SC\[1\]\" with stuck data_in port to stuck value GND" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 64 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ADC_interface:inst1\|SC\[0\] data_in GND " "Warning: Reduced register \"ADC_interface:inst1\|SC\[0\]\" with stuck data_in port to stuck value GND" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 64 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ADC_interface:inst1\|cal data_in GND " "Warning: Reduced register \"ADC_interface:inst1\|cal\" with stuck data_in port to stuck value GND" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 6 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ADC_interface:inst1\|sleep_n High " "Info: Power-up level of register \"ADC_interface:inst1\|sleep_n\" is not specified -- using power-up level of High to minimize register" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 7 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ADC_interface:inst1\|sleep_n data_in VCC " "Warning: Reduced register \"ADC_interface:inst1\|sleep_n\" with stuck data_in port to stuck value VCC" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|top\|ADC_interface:inst1\|state 2 " "Info: State machine \"\|top\|ADC_interface:inst1\|state\" contains 2 states" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 17 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|top\|ADC_interface:inst1\|state " "Info: Selected Auto state machine encoding method for state machine \"\|top\|ADC_interface:inst1\|state\"" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 17 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|top\|ADC_interface:inst1\|state " "Info: Encoding result for state machine \"\|top\|ADC_interface:inst1\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "1 " "Info: Completed encoding using 1 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ADC_interface:inst1\|state.001 " "Info: Encoded state bit \"ADC_interface:inst1\|state.001\"" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 17 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|ADC_interface:inst1\|state.000 0 " "Info: State \"\|top\|ADC_interface:inst1\|state.000\" uses code string \"0\"" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 17 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|ADC_interface:inst1\|state.001 1 " "Info: State \"\|top\|ADC_interface:inst1\|state.001\" uses code string \"1\"" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 17 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 17 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "cal GND " "Warning: Pin \"cal\" stuck at GND" {  } { { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 376 376 552 392 "cal" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "sleep_n VCC " "Warning: Pin \"sleep_n\" stuck at VCC" {  } { { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 392 376 552 408 "sleep_n" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SC\[1\] GND " "Warning: Pin \"SC\[1\]\" stuck at GND" {  } { { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 360 376 552 376 "SC\[1..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SC\[0\] GND " "Warning: Pin \"SC\[0\]\" stuck at GND" {  } { { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 360 376 552 376 "SC\[1..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "101 " "Info: Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "62 " "Info: Implemented 62 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 15:11:05 2008 " "Info: Processing ended: Mon Apr 07 15:11:05 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
