(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h66):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire3;
  input wire [(4'ha):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire signed [(2'h2):(1'h0)] wire0;
  wire signed [(2'h2):(1'h0)] wire44;
  wire signed [(3'h4):(1'h0)] wire39;
  wire [(3'h5):(1'h0)] wire24;
  wire signed [(3'h7):(1'h0)] wire23;
  wire [(4'h9):(1'h0)] wire22;
  wire signed [(4'ha):(1'h0)] wire21;
  wire signed [(3'h4):(1'h0)] wire20;
  wire signed [(4'ha):(1'h0)] wire18;
  wire signed [(3'h6):(1'h0)] wire8;
  wire [(4'h8):(1'h0)] wire4;
  wire signed [(4'h8):(1'h0)] wire41;
  wire signed [(2'h3):(1'h0)] wire42;
  reg [(4'hb):(1'h0)] reg7 = (1'h0);
  reg [(2'h3):(1'h0)] reg6 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg5 = (1'h0);
  assign y = {wire44,
                 wire39,
                 wire24,
                 wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire18,
                 wire8,
                 wire4,
                 wire41,
                 wire42,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  assign wire4 = (!wire3[(2'h2):(1'h1)]);
  always
    @(posedge clk) begin
      reg5 <= (8'ha9);
      reg6 <= ($signed((8'ha5)) > ({(^~wire0)} & reg5[(1'h0):(1'h0)]));
      reg7 <= $signed(reg5);
    end
  assign wire8 = ((-(8'hac)) ? (^~wire1[(2'h2):(1'h1)]) : {(-reg7)});
  module9 #() modinst19 (wire18, clk, wire3, reg7, wire8, reg5);
  assign wire20 = wire2[(2'h3):(1'h0)];
  assign wire21 = wire20[(1'h0):(1'h0)];
  assign wire22 = reg5;
  assign wire23 = wire4[(3'h4):(1'h1)];
  assign wire24 = reg5;
  module25 #() modinst40 (wire39, clk, reg5, wire4, wire22, wire3);
  assign wire41 = reg7;
  module25 #() modinst43 (wire42, clk, wire1, wire8, reg5, wire23);
  assign wire44 = wire39[(1'h1):(1'h1)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module25  (y, clk, wire29, wire28, wire27, wire26);
  output wire [(32'h35):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire29;
  input wire [(3'h5):(1'h0)] wire28;
  input wire signed [(4'h9):(1'h0)] wire27;
  input wire [(2'h3):(1'h0)] wire26;
  wire signed [(3'h6):(1'h0)] wire38;
  wire signed [(2'h3):(1'h0)] wire37;
  wire signed [(3'h7):(1'h0)] wire36;
  wire [(4'hb):(1'h0)] wire35;
  wire signed [(3'h5):(1'h0)] wire34;
  wire [(2'h3):(1'h0)] wire33;
  wire signed [(3'h5):(1'h0)] wire32;
  wire [(4'h9):(1'h0)] wire31;
  wire signed [(2'h3):(1'h0)] wire30;
  assign y = {wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire32,
                 wire31,
                 wire30,
                 (1'h0)};
  assign wire30 = ($unsigned((~|$unsigned(wire26))) < {wire27[(3'h4):(2'h2)]});
  assign wire31 = (^wire26[(2'h3):(1'h1)]);
  assign wire32 = ($unsigned(((wire26 ?
                      wire30 : wire28) ^ wire28[(2'h2):(1'h1)])) <<< (~|(wire31[(1'h0):(1'h0)] ?
                      $signed(wire30) : wire29[(3'h4):(2'h3)])));
  assign wire33 = $signed($signed(wire26[(2'h3):(1'h0)]));
  assign wire34 = wire30;
  assign wire35 = $signed((~|(wire28[(1'h0):(1'h0)] ?
                      (8'h9d) : $signed(wire34))));
  assign wire36 = ($unsigned((((8'ha6) ^~ wire28) ?
                      (wire29 ?
                          wire26 : wire34) : $signed(wire26))) <<< $signed($signed((|wire33))));
  assign wire37 = ($signed({wire32}) << wire31[(3'h5):(1'h0)]);
  assign wire38 = {$unsigned(((^wire26) == (-wire30)))};
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module9  (y, clk, wire13, wire12, wire11, wire10);
  output wire [(32'h18):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire13;
  input wire [(4'hb):(1'h0)] wire12;
  input wire [(3'h4):(1'h0)] wire11;
  input wire signed [(2'h2):(1'h0)] wire10;
  wire signed [(3'h6):(1'h0)] wire17;
  wire [(4'hb):(1'h0)] wire16;
  wire [(2'h3):(1'h0)] wire15;
  wire signed [(2'h3):(1'h0)] wire14;
  assign y = {wire17, wire16, wire15, wire14, (1'h0)};
  assign wire14 = (wire13[(1'h0):(1'h0)] || (~|(8'h9e)));
  assign wire15 = wire11;
  assign wire16 = ($signed((wire13[(2'h2):(1'h0)] <<< $unsigned(wire10))) ?
                      wire15 : wire12[(4'hb):(4'h9)]);
  assign wire17 = {(wire13 >= $signed((!wire11)))};
endmodule