git clone --depth 1 --no-tags https://github.com/Beng1997/Road_Fighter_NES.git f:/verilog_sva_gh_scraper/data/full_repos/656272065
git clone --depth 1 --no-tags https://github.com/Nikola2444/Coding_Test.git f:/verilog_sva_gh_scraper/data/full_repos/649739924
git clone --depth 1 --no-tags https://github.com/cjmats04/CPE-133-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/649909303
git clone --depth 1 --no-tags https://github.com/v-kumar1123/CL_0000_MESIC.git f:/verilog_sva_gh_scraper/data/full_repos/634681754
git clone --depth 1 --no-tags https://github.com/k-31413/ass_ex.git f:/verilog_sva_gh_scraper/data/full_repos/634559227
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab7.git f:/verilog_sva_gh_scraper/data/full_repos/634519107
git clone --depth 1 --no-tags https://github.com/liu-xueyang/AXI_stream_width_converter.git f:/verilog_sva_gh_scraper/data/full_repos/644618043
git clone --depth 1 --no-tags https://github.com/WalidAkash/DESIGN_VERIFICATION.git f:/verilog_sva_gh_scraper/data/full_repos/643881735
git clone --depth 1 --no-tags https://github.com/Aydogan-Goktug/fbu-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/644811444
git clone --depth 1 --no-tags https://github.com/ruthvikkota/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/653973399
git clone --depth 1 --no-tags https://github.com/Shwetakr08/sv_program.git f:/verilog_sva_gh_scraper/data/full_repos/649741262
git clone --depth 1 --no-tags https://github.com/serhaturtis/DD-LTC2311-16.git f:/verilog_sva_gh_scraper/data/full_repos/652768539
git clone --depth 1 --no-tags https://github.com/trswany/rfkit.git f:/verilog_sva_gh_scraper/data/full_repos/641261020
git clone --depth 1 --no-tags https://github.com/sumiravishan/RISCV32_LINUX_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/644997651
git clone --depth 1 --no-tags https://github.com/MarleyLobao/UVM_Traffic_Backdoor_RAL.git f:/verilog_sva_gh_scraper/data/full_repos/645113594
git clone --depth 1 --no-tags https://github.com/mohamedmorsi22/SBqM.git f:/verilog_sva_gh_scraper/data/full_repos/645305466
git clone --depth 1 --no-tags https://github.com/YouEnWang/Hamming-code_Error-correction.git f:/verilog_sva_gh_scraper/data/full_repos/632911816
git clone --depth 1 --no-tags https://github.com/Fahad-Habib/UART-Tx.git f:/verilog_sva_gh_scraper/data/full_repos/631465519
git clone --depth 1 --no-tags https://github.com/anoushkasaraswat/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/630571351
git clone --depth 1 --no-tags https://github.com/DJosueMM/FPGA_HDL_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/630772963
git clone --depth 1 --no-tags https://github.com/bryceberger/ecp5-bootstrap.git f:/verilog_sva_gh_scraper/data/full_repos/630706984
git clone --depth 1 --no-tags https://github.com/Nagaraj3181/universal_verification_methodology.git f:/verilog_sva_gh_scraper/data/full_repos/649287533
git clone --depth 1 --no-tags https://github.com/xuhuan98/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/647773754
git clone --depth 1 --no-tags https://github.com/XintingLi/ahb_manager_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/634071535
git clone --depth 1 --no-tags https://github.com/khei4/myveri.git f:/verilog_sva_gh_scraper/data/full_repos/634080959
git clone --depth 1 --no-tags https://github.com/alinparcalab/vr_skid_decoupler.git f:/verilog_sva_gh_scraper/data/full_repos/635256492
git clone --depth 1 --no-tags https://github.com/toms99/computer_architecture_vectorial_asip.git f:/verilog_sva_gh_scraper/data/full_repos/637155603
git clone --depth 1 --no-tags https://github.com/fpgaudio/midi_module.git f:/verilog_sva_gh_scraper/data/full_repos/637306574
git clone --depth 1 --no-tags https://github.com/Heutlett/2023_ARQUI2_PROYECTO2.git f:/verilog_sva_gh_scraper/data/full_repos/636907955
git clone --depth 1 --no-tags https://github.com/soukalin96/uvm_practice.git f:/verilog_sva_gh_scraper/data/full_repos/638144043
git clone --depth 1 --no-tags https://github.com/varshach26/Bitcoin-Hashing.git f:/verilog_sva_gh_scraper/data/full_repos/657475565
git clone --depth 1 --no-tags https://github.com/afterCherry/Digital-Integrated-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/657720946
git clone --depth 1 --no-tags https://github.com/s0man3/8bitcpu.git f:/verilog_sva_gh_scraper/data/full_repos/656309173
git clone --depth 1 --no-tags https://github.com/HWL00/umiche-eecs470-group3f22.git f:/verilog_sva_gh_scraper/data/full_repos/656694471
git clone --depth 1 --no-tags https://github.com/jashwantrajg/FPGA-projects.git f:/verilog_sva_gh_scraper/data/full_repos/652865897
git clone --depth 1 --no-tags https://github.com/galaxybomb23/STARS-6502cpu.git f:/verilog_sva_gh_scraper/data/full_repos/653705051
git clone --depth 1 --no-tags https://github.com/mjalbert99/CSE141L.git f:/verilog_sva_gh_scraper/data/full_repos/639970449
git clone --depth 1 --no-tags https://github.com/Adelsamir01/Dadda-Multiplier-Design.git f:/verilog_sva_gh_scraper/data/full_repos/640258499
git clone --depth 1 --no-tags https://github.com/learnsvuvm/adder4bit.git f:/verilog_sva_gh_scraper/data/full_repos/635646244
git clone --depth 1 --no-tags https://github.com/PappasFlow/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/632522272
git clone --depth 1 --no-tags https://github.com/omarv10/RiscV.git f:/verilog_sva_gh_scraper/data/full_repos/636075221
git clone --depth 1 --no-tags https://github.com/haider-06418/RISCV-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/639128495
git clone --depth 1 --no-tags https://github.com/yvantor/reqrsp_interface.git f:/verilog_sva_gh_scraper/data/full_repos/637865190
git clone --depth 1 --no-tags https://github.com/bushbecky/vhdl2verilog.git f:/verilog_sva_gh_scraper/data/full_repos/637969503
git clone --depth 1 --no-tags https://github.com/balaji-vbr/MIPS-Lite-5-Stage-Pipeline-Simualtor.git f:/verilog_sva_gh_scraper/data/full_repos/655142850
git clone --depth 1 --no-tags https://github.com/RomanMakingCode/NoFish.git f:/verilog_sva_gh_scraper/data/full_repos/636080892
git clone --depth 1 --no-tags https://github.com/singh-rozer/sv_constraints.git f:/verilog_sva_gh_scraper/data/full_repos/649451203
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-DSA.git f:/verilog_sva_gh_scraper/data/full_repos/648185486
git clone --depth 1 --no-tags https://github.com/SolarDebris/writeups.git f:/verilog_sva_gh_scraper/data/full_repos/656897277
git clone --depth 1 --no-tags https://github.com/rudrajyotiroy/SysArray.git f:/verilog_sva_gh_scraper/data/full_repos/651875183
git clone --depth 1 --no-tags https://github.com/abarajithan11/uvm_decrypter.git f:/verilog_sva_gh_scraper/data/full_repos/652931850
git clone --depth 1 --no-tags https://github.com/AlbertZick/MyUvmExample.git f:/verilog_sva_gh_scraper/data/full_repos/628827247
git clone --depth 1 --no-tags https://github.com/matheusinoc/loac.git f:/verilog_sva_gh_scraper/data/full_repos/642837662
git clone --depth 1 --no-tags https://github.com/tallenintegsys/glitchGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/642880133
git clone --depth 1 --no-tags https://github.com/linzack/fsic.git f:/verilog_sva_gh_scraper/data/full_repos/641670778
git clone --depth 1 --no-tags https://github.com/gopalvamsi09/leaf_sequence.git f:/verilog_sva_gh_scraper/data/full_repos/642265569
git clone --depth 1 --no-tags https://github.com/LuisZumbado99/Multiplicador_secuencial.git f:/verilog_sva_gh_scraper/data/full_repos/641674235
git clone --depth 1 --no-tags https://github.com/symbolfu/BASIC_IC_DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/644425860
git clone --depth 1 --no-tags https://github.com/TonyKorol1/lab4prelab.git f:/verilog_sva_gh_scraper/data/full_repos/644580621
git clone --depth 1 --no-tags https://github.com/jnestor/otieno_research.git f:/verilog_sva_gh_scraper/data/full_repos/644992408
git clone --depth 1 --no-tags https://github.com/adityaB02/100daysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/644714123
git clone --depth 1 --no-tags https://github.com/onurozdemr/pipelined-singlecycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/642524200
git clone --depth 1 --no-tags https://github.com/SamehM20/UART.git f:/verilog_sva_gh_scraper/data/full_repos/643235833
git clone --depth 1 --no-tags https://github.com/AniketShukla14/AXI_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/639757107
git clone --depth 1 --no-tags https://github.com/KyleHolub-tamu/ECEN_685.git f:/verilog_sva_gh_scraper/data/full_repos/647957825
git clone --depth 1 --no-tags https://github.com/pdn002/ECE111-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/648752713
git clone --depth 1 --no-tags https://github.com/AthibanNatarajan/half_adder_Sv.git f:/verilog_sva_gh_scraper/data/full_repos/657551022
git clone --depth 1 --no-tags https://github.com/mayyxeng/cva6-synth-sim.git f:/verilog_sva_gh_scraper/data/full_repos/657662864
git clone --depth 1 --no-tags https://github.com/prashant-pvip/AHB_lite_to_AXI4.git f:/verilog_sva_gh_scraper/data/full_repos/657610703
git clone --depth 1 --no-tags https://github.com/aknahin/ReversibleGates-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/653809719
git clone --depth 1 --no-tags https://github.com/ibourff/rtk-blocks-counter-ibourff-main.git f:/verilog_sva_gh_scraper/data/full_repos/653277121
git clone --depth 1 --no-tags https://github.com/jhlee25/EE-469.git f:/verilog_sva_gh_scraper/data/full_repos/636085747
git clone --depth 1 --no-tags https://github.com/sudohdl/basic_coverage.git f:/verilog_sva_gh_scraper/data/full_repos/634939451
git clone --depth 1 --no-tags https://github.com/tharinduSamare/UVM_switch_test.git f:/verilog_sva_gh_scraper/data/full_repos/635026598
git clone --depth 1 --no-tags https://github.com/Carl625/18224-platformer-tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/633624285
git clone --depth 1 --no-tags https://github.com/abhigna97/Verification-of-Circular-buffer-using-SystemVerilog-Class-based-TestBench.git f:/verilog_sva_gh_scraper/data/full_repos/634045912
git clone --depth 1 --no-tags https://github.com/bushbecky/RiSC-16.git f:/verilog_sva_gh_scraper/data/full_repos/637988335
git clone --depth 1 --no-tags https://github.com/drawnator/LOACUFCG.git f:/verilog_sva_gh_scraper/data/full_repos/638490045
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-bit-busters.git f:/verilog_sva_gh_scraper/data/full_repos/638684306
git clone --depth 1 --no-tags https://github.com/beyzoskaya/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/631415923
git clone --depth 1 --no-tags https://github.com/acoskuner500/ecen676-project-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/631469342
git clone --depth 1 --no-tags https://github.com/mennovf/FPGAHackathon2023.git f:/verilog_sva_gh_scraper/data/full_repos/632581072
git clone --depth 1 --no-tags https://github.com/HantianLin/CSE140L-Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/634424270
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/vectorpath_scratch_files.git f:/verilog_sva_gh_scraper/data/full_repos/636944384
git clone --depth 1 --no-tags https://github.com/jyuwaaw/IC_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/631491693
git clone --depth 1 --no-tags https://github.com/MrDoomsday/sc_lifo.git f:/verilog_sva_gh_scraper/data/full_repos/654676152
git clone --depth 1 --no-tags https://github.com/Rakesh5173/4-port-switch-systemverilog-verification.git f:/verilog_sva_gh_scraper/data/full_repos/649121304
git clone --depth 1 --no-tags https://github.com/VishnuMadupoju/SytemVerilog_testbech_scrs.git f:/verilog_sva_gh_scraper/data/full_repos/643151666
git clone --depth 1 --no-tags https://github.com/peter-july/verilogLearnRecord.git f:/verilog_sva_gh_scraper/data/full_repos/655183542
git clone --depth 1 --no-tags https://github.com/erhangk/Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/630972890
git clone --depth 1 --no-tags https://github.com/dakshinatharindu/uvm-switch-test.git f:/verilog_sva_gh_scraper/data/full_repos/630837292
git clone --depth 1 --no-tags https://github.com/zaazad/VCS.git f:/verilog_sva_gh_scraper/data/full_repos/632548433
git clone --depth 1 --no-tags https://github.com/Ivy-End/SPI-Slave.git f:/verilog_sva_gh_scraper/data/full_repos/631995112
git clone --depth 1 --no-tags https://github.com/ZhengYuhe/18224-tapeout-template-copy.git f:/verilog_sva_gh_scraper/data/full_repos/633640210
git clone --depth 1 --no-tags https://github.com/Suanronglajiaojiang/FPGA-VGA-display-with-11x8-dot-matrix-font.git f:/verilog_sva_gh_scraper/data/full_repos/633938788
git clone --depth 1 --no-tags https://github.com/johnstef99/docker-questa.git f:/verilog_sva_gh_scraper/data/full_repos/640295222
git clone --depth 1 --no-tags https://github.com/hypnotic2402/cv32e40p_verification.git f:/verilog_sva_gh_scraper/data/full_repos/639836709
git clone --depth 1 --no-tags https://github.com/Jetoson/Automated_Juice_Seller.git f:/verilog_sva_gh_scraper/data/full_repos/630304307
git clone --depth 1 --no-tags https://github.com/GaalElbaz/deNovoAccelerator.git f:/verilog_sva_gh_scraper/data/full_repos/642483325
git clone --depth 1 --no-tags https://github.com/mariastt/ADC_7928.git f:/verilog_sva_gh_scraper/data/full_repos/642478515
