

================================================================
== Vivado HLS Report for 'avg_pooling_layer1'
================================================================
* Date:           Mon Apr 13 18:57:12 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       default
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.522|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5593|  5593|  5593|  5593|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- avg_pooling_layer1_0_loop     |  5592|  5592|       932|          -|          -|     6|    no    |
        | + avg_pooling_layer1_1_loop    |   930|   930|        62|          -|          -|    15|    no    |
        |  ++ avg_pooling_layer1_2_loop  |    60|    60|         4|          -|          -|    15|    no    |
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     508|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      98|
|Register         |        -|      -|     143|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     143|     606|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |fmap_2_fu_178_p2              |     +    |      0|  0|  12|           3|           1|
    |height_2_fu_450_p2            |     +    |      0|  0|  15|           5|           2|
    |p_Val2_53_fu_523_p2           |     +    |      0|  0|  11|           9|           9|
    |ret_V_10_fu_503_p2            |     +    |      0|  0|  11|          10|          10|
    |ret_V_9_fu_489_p2             |     +    |      0|  0|  11|          10|          10|
    |ret_V_fu_472_p2               |     +    |      0|  0|  16|           9|           9|
    |tmp1_fu_517_p2                |     +    |      0|  0|  11|           9|           9|
    |tmp_107_fu_264_p2             |     +    |      0|  0|  16|           9|           9|
    |tmp_110_fu_295_p2             |     +    |      0|  0|  17|          10|          10|
    |tmp_114_fu_340_p2             |     +    |      0|  0|  17|          10|          10|
    |tmp_119_fu_395_p2             |     +    |      0|  0|  19|          12|          12|
    |tmp_120_fu_404_p2             |     +    |      0|  0|  21|          14|          14|
    |tmp_121_fu_414_p2             |     +    |      0|  0|  21|          14|          14|
    |tmp_122_fu_429_p2             |     +    |      0|  0|  21|          14|          14|
    |tmp_123_fu_439_p2             |     +    |      0|  0|  21|          14|          14|
    |width_2_fu_444_p2             |     +    |      0|  0|  15|           5|           2|
    |p_neg_fu_624_p2               |     -    |      0|  0|  17|           1|          10|
    |p_neg_t_fu_644_p2             |     -    |      0|  0|  16|           1|           9|
    |tmp_104_fu_212_p2             |     -    |      0|  0|  16|           9|           9|
    |tmp_106_fu_234_p2             |     -    |      0|  0|  15|           8|           8|
    |tmp_109_fu_285_p2             |     -    |      0|  0|  19|          12|          12|
    |tmp_113_fu_324_p2             |     -    |      0|  0|  21|          14|          14|
    |tmp_117_fu_369_p2             |     -    |      0|  0|  21|          14|          14|
    |brmerge35_demorgan_fu_563_p2  |    and   |      0|  0|   6|           1|           1|
    |overflow_fu_557_p2            |    and   |      0|  0|   6|           1|           1|
    |underflow_fu_573_p2           |    and   |      0|  0|   6|           1|           1|
    |exitcond_fu_172_p2            |   icmp   |      0|  0|   9|           3|           3|
    |tmp_69_fu_375_p2              |   icmp   |      0|  0|  11|           5|           3|
    |tmp_s_fu_244_p2               |   icmp   |      0|  0|  11|           5|           3|
    |brmerge27_fu_578_p2           |    or    |      0|  0|   6|           1|           1|
    |brmerge_fu_548_p2             |    or    |      0|  0|   6|           1|           1|
    |p_392_not_fu_584_p2           |    or    |      0|  0|   6|           1|           1|
    |tmp_67_fu_330_p2              |    or    |      0|  0|   6|           5|           1|
    |tmp_72_fu_419_p2              |    or    |      0|  0|   6|           5|           1|
    |output_V_d0                   |  select  |      0|  0|   9|           1|           9|
    |p_Val2_56_fu_604_p3           |  select  |      0|  0|   9|           1|           9|
    |p_mux_fu_590_p3               |  select  |      0|  0|   9|           1|           8|
    |p_s_fu_597_p3                 |  select  |      0|  0|  10|           1|          10|
    |brmerge26_fu_567_p2           |    xor   |      0|  0|   6|           1|           2|
    |tmp_74_fu_552_p2              |    xor   |      0|  0|   6|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 508|         251|         282|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |fmap_reg_138      |   9|          2|    3|          6|
    |height_reg_149    |   9|          2|    5|         10|
    |input_V_address0  |  15|          3|   13|         39|
    |input_V_address1  |  15|          3|   13|         39|
    |width_reg_161     |   9|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             |  98|         20|   40|        112|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   7|   0|    7|          0|
    |fmap_2_reg_680        |   3|   0|    3|          0|
    |fmap_reg_138          |   3|   0|    3|          0|
    |height_reg_149        |   5|   0|    5|          0|
    |p_Result_22_reg_782   |   1|   0|    1|          0|
    |p_Result_s_reg_770    |   1|   0|    1|          0|
    |p_Val2_53_reg_776     |   9|   0|    9|          0|
    |ret_V_reg_764         |   9|   0|    9|          0|
    |tmp_108_cast_reg_685  |   9|   0|   10|          1|
    |tmp_109_reg_699       |  12|   0|   12|          0|
    |tmp_110_cast_reg_691  |   9|   0|    9|          0|
    |tmp_113_reg_704       |  13|   0|   14|          1|
    |tmp_117_reg_710       |  12|   0|   14|          2|
    |tmp_119_reg_719       |  12|   0|   12|          0|
    |tmp_121_reg_729       |  14|   0|   14|          0|
    |tmp_123_reg_739       |  13|   0|   14|          1|
    |tmp_126_reg_788       |   1|   0|    1|          0|
    |width_2_reg_744       |   5|   0|    5|          0|
    |width_reg_161         |   5|   0|    5|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 143|   0|  148|          5|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------+-----+-----+------------+--------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|input_V_address0   | out |   13|  ap_memory |       input_V      |     array    |
|input_V_ce0        | out |    1|  ap_memory |       input_V      |     array    |
|input_V_q0         |  in |    8|  ap_memory |       input_V      |     array    |
|input_V_address1   | out |   13|  ap_memory |       input_V      |     array    |
|input_V_ce1        | out |    1|  ap_memory |       input_V      |     array    |
|input_V_q1         |  in |    8|  ap_memory |       input_V      |     array    |
|output_V_address0  | out |   11|  ap_memory |      output_V      |     array    |
|output_V_ce0       | out |    1|  ap_memory |      output_V      |     array    |
|output_V_we0       | out |    1|  ap_memory |      output_V      |     array    |
|output_V_d0        | out |    9|  ap_memory |      output_V      |     array    |
+-------------------+-----+-----+------------+--------------------+--------------+

