{
  "PL_TARGET_DENSITY_PCT": 85,
  "CLOCK_PERIOD": 25,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.05,
  "RUN_LINTER": 1,
  "LINTER_INCLUDE_PDK_MODELS": 1,
  "CLOCK_PORT": "clk",
  "RUN_KLAYOUT_XOR": 0,
  "RUN_KLAYOUT_DRC": 0,
  "EXTRA_EXCLUDED_CELLS": [
    "sg13g2_sdfbbp_1"
  ],
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": 0,
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6,
  "FP_SIZING": "absolute",
  "GRT_ALLOW_CONGESTION": 1,
  "FP_IO_HLENGTH": 2,
  "FP_IO_VLENGTH": 2,
  "FP_PDN_VPITCH": 38.87,
  "RUN_CTS": 1,
  "FP_PDN_MULTILAYER": 0,
  "RT_MAX_LAYER": "Metal5",
  "MAGIC_DEF_LABELS": 0,
  "MAGIC_WRITE_LEF_PINONLY": 1,
  "DESIGN_NAME": "controller",
  "VERILOG_FILES": [
    "dir::verilog/rtl/vga_sync.v",
    "dir::verilog/rtl/controller.v"
  ],
  "RSZ_DONT_TOUCH_RX": "^(rgb_output_postbuffer.*)|(d[rgb].[0-9][0-9]?.)$",
  "//RSZ_DONT_TOUCH_RX": "^(rgb_buffers.*)|(d[rgb].[0-9][0-9]?.)$",
  "//RSZ_DONT_TOUCH_LIST": [
    "rgb_buffers[0]",
    "rgb_buffers[1]",
    "rgb_buffers[2]",
    "rgb_buffers[3]",
    "rgb_buffers[4]",
    "rgb_buffers[5]",
    "rgb_buffers[6]",
    "rgb_buffers[7]",
    "rgb_buffers[8]",
    "rgb_buffers[9]",
    "rgb_buffers[10]",
    "rgb_buffers[11]",
    "rgb_buffers[12]",
    "rgb_buffers[13]",
    "rgb_buffers[14]",
    "rgb_buffers[15]",
    "rgb_buffers[16]",
    "rgb_buffers[17]",
    "rgb_buffers[18]",
    "rgb_buffers[19]",
    "rgb_buffers[20]",
    "rgb_buffers[21]",
    "rgb_buffers[22]",
    "rgb_buffers[23]",
    "dr[0]",
    "dr[1]",
    "dr[2]",
    "dr[3]",
    "dr[4]",
    "dr[5]",
    "dr[6]",
    "dr[7]",
    "dg[0]",
    "dg[1]",
    "dg[2]",
    "dg[3]",
    "dg[4]",
    "dg[5]",
    "dg[6]",
    "dg[7]",
    "db[0]",
    "db[1]",
    "db[2]",
    "db[3]",
    "db[4]",
    "db[5]",
    "db[6]",
    "db[7]"
  ],
  "FP_PIN_ORDER_CFG": "dir::openlane/controller/pin_order.cfg",
  "DIE_AREA": "0 0 160 145"
}
