C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\cl.command.1.tlog
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\CL.read.1.tlog
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\CL.write.1.tlog
C:\USERS\BERNARDO\DESKTOP\FPGA_NES-MASTER-NEXYS3\SW\RELEASE\DBGPACKET.OBJ
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\link.command.1.tlog
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\link.read.1.tlog
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\link.write.1.tlog
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\link-cvtres.read.1.tlog
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\link-cvtres.write.1.tlog
C:\USERS\BERNARDO\DESKTOP\FPGA_NES-MASTER-NEXYS3\SW\RELEASE\MAIN.OBJ
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\mt.command.1.tlog
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\mt.read.1.tlog
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\mt.write.1.tlog
C:\USERS\BERNARDO\DESKTOP\FPGA_NES-MASTER-NEXYS3\SW\RELEASE\NESDBG.EXE
C:\USERS\BERNARDO\DESKTOP\FPGA_NES-MASTER-NEXYS3\SW\RELEASE\NESDBG.EXE.INTERMEDIATE.MANIFEST
C:\USERS\BERNARDO\DESKTOP\FPGA_NES-MASTER-NEXYS3\SW\RELEASE\NESDBG.OBJ
C:\USERS\BERNARDO\DESKTOP\FPGA_NES-MASTER-NEXYS3\SW\RELEASE\NESDBG.PDB
C:\USERS\BERNARDO\DESKTOP\FPGA_NES-MASTER-NEXYS3\SW\RELEASE\NESDBG.RES
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\nesdbg.vcxprojResolveAssemblyReference.cache
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\nesdbg.write.1.tlog
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\rc.command.1.tlog
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\rc.read.1.tlog
C:\Users\Bernardo\Desktop\fpga_nes-master-Nexys3\sw\Release\rc.write.1.tlog
C:\USERS\BERNARDO\DESKTOP\FPGA_NES-MASTER-NEXYS3\SW\RELEASE\SCRIPTMGR.OBJ
C:\USERS\BERNARDO\DESKTOP\FPGA_NES-MASTER-NEXYS3\SW\RELEASE\SCRIPTMGRDLG.OBJ
C:\USERS\BERNARDO\DESKTOP\FPGA_NES-MASTER-NEXYS3\SW\RELEASE\SERIALCOMM.OBJ
C:\USERS\BERNARDO\DESKTOP\FPGA_NES-MASTER-NEXYS3\SW\RELEASE\VC100.PDB
