<?xml version="1.0"?>
<Checkpoint Version="4" Minor="0">
	<BUILD_NUMBER Name="1266856"/>
	<FULL_BUILD Name="SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015"/>
	<Part Name="xc7z020clg484-1"/>
	<BoardPart Name="em.avnet.com:zed:part0:1.3"/>
	<Top Name="top"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<File Type="EDIF" Name="top.edf" ModTime="1461659339"/>
	<File Type="VERILOG_STUB" Name="top_stub.v" ModTime="1461659339"/>
	<File Type="VHDL_STUB" Name="top_stub.vhdl" ModTime="1461659339"/>
	<File Type="XN" Name="top.xn" ModTime="1461659340"/>
	<File Type="INCR" Name="top.incr" ModTime="1461659340"/>
	<File Type="PSR" Name="top.psr" ModTime="1461659340"/>
	<File Type="WDF" Name="top.wdf" ModTime="1461659340"/>
</Checkpoint>

