Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Apr 25 02:04:34 2024
| Host         : samchang-System-Product-Name running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file timing_report.log
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4226)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3558)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4226)
---------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 352 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FSM_sequential_state_DMA_FIR_reg[1]/Q (HIGH)

 There are 352 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FSM_sequential_state_DMA_FIR_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/arvalid_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awvalid_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[2]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/arready_reg_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rready_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/FSM_sequential_state_DMA_QS_reg[0]/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/FSM_sequential_state_DMA_QS_reg[1]/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/FSM_sequential_state_DMA_QS_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/sm_tvalid_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/FSM_sequential_state_FIFO_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/FSM_sequential_state_FIFO_reg[1]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3558)
---------------------------------------------------
 There are 3558 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.495        0.000                      0                24747        0.031        0.000                      0                24747       11.250        0.000                       0                 10010  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.495        0.000                      0                23176        0.031        0.000                      0                23176       11.250        0.000                       0                 10010  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.414        0.000                      0                 1571        0.568        0.000                      0                 1571  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.557ns  (logic 2.567ns (14.621%)  route 14.990ns (85.379%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 27.630 - 25.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.707     3.001    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X81Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=141, routed)         2.069     5.526    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.650 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CPU_address_saved[20]_i_2/O
                         net (fo=49, routed)          1.296     6.947    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.117     7.064 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix/O
                         net (fo=2, routed)           1.400     8.464    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_5_hold_fix_1
    SLICE_X62Y69         LUT4 (Prop_lut4_I2_O)        0.354     8.818 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, routed)           0.862     9.681    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
    SLICE_X66Y68         LUT6 (Prop_lut6_I5_O)        0.328    10.009 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[25]_INST_0_i_3/O
                         net (fo=43, routed)          1.667    11.676    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_20
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.800 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.971    12.771    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.895 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           0.981    13.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X67Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.491    14.491    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X67Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.615 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.858    15.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X59Y81         LUT3 (Prop_lut3_I0_O)        0.118    15.591 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.832    16.423    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.326    16.749 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.992    17.741    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.865 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          1.228    19.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.342    20.558    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_742
    SLICE_X52Y73         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.451    27.630    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X52Y73         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7]/C
                         clock pessimism              0.229    27.859    
                         clock uncertainty           -0.377    27.482    
    SLICE_X52Y73         FDRE (Setup_fdre_C_R)       -0.429    27.053    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.053    
                         arrival time                         -20.558    
  -------------------------------------------------------------------
                         slack                                  6.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_to_controller_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.779%)  route 0.223ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.788     1.124    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.169 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.213     1.382    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.408 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        0.558     1.966    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/clk
    SLICE_X52Y46         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_to_controller_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141     2.107 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_to_controller_reg[21]/Q
                         net (fo=1, routed)           0.223     2.329    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[31]_0[21]
    SLICE_X49Y45         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.108     1.474    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.056     1.530 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.237     1.766    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     1.795 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        0.829     2.624    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/clk
    SLICE_X49Y45         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[21]/C
                         clock pessimism             -0.392     2.232    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.066     2.298    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y8   design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y49  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y49  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 0.704ns (10.136%)  route 6.241ns (89.864%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 17.881 - 12.500 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.652     2.946    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           1.674     5.076    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.124     5.200 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, routed)          1.861     7.061    design_1_i/caravel_0/inst/soc/core/AS[0]
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.185 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4638, routed)        2.706     9.891    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/user_io_oeb[0]
    SLICE_X46Y53         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    13.679 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.011    15.690    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.100    15.790 f  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=1, routed)           0.522    16.312    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    16.403 f  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=4593, routed)        1.478    17.881    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/clk
    SLICE_X46Y53         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    17.996    
                         clock uncertainty           -0.377    17.619    
    SLICE_X46Y53         FDCE (Recov_fdce_C_CLR)     -0.314    17.305    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg
  -------------------------------------------------------------------
                         required time                         17.305    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  7.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.204    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.423     1.671    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X31Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.568    





