// conv1/Conv2D
// Cycles per IFM: 1025920.0
#define L0_K 3
#define L0_S 1
#define L0_Din_W 320
#define L0_Din_H 176
#define L0_Cin 3
#define L0_Cout 16
#define L0_Ibit 8
#define L0_Wbit 1
#define L0_Mbit 32
#define L0_Abit 5
#define L0_SWU_OutP 1
#define L0_MVTU_InP 3
#define L0_MVTU_OutP 16

// squeeze_conv_fire1/Conv2D
// Cycles per IFM: 52160.0
#define L1_K 1
#define L1_S 1
#define L1_Din_W 160
#define L1_Din_H 88
#define L1_Cin 16
#define L1_Cout 32
#define L1_Ibit 5
#define L1_Wbit 1
#define L1_Mbit 32
#define L1_Abit 5
#define L1_SWU_OutP 1
#define L1_MVTU_InP 16
#define L1_MVTU_OutP 16

// expand_3x3_conv_fire1/Conv2D
// Cycles per IFM: 2764800.0
#define L2_K 3
#define L2_S 1
#define L2_Din_W 160
#define L2_Din_H 88
#define L2_Cin 32
#define L2_Cout 96
#define L2_Ibit 5
#define L2_Wbit 1
#define L2_Mbit 32
#define L2_Abit 5
#define L2_SWU_OutP 1
#define L2_MVTU_InP 16
#define L2_MVTU_OutP 16

// squeeze_conv_fire2/Conv2D
// Cycles per IFM: 76800.0
#define L3_K 1
#define L3_S 1
#define L3_Din_W 80
#define L3_Din_H 44
#define L3_Cin 96
#define L3_Cout 32
#define L3_Ibit 5
#define L3_Wbit 1
#define L3_Mbit 32
#define L3_Abit 5
#define L3_SWU_OutP 1
#define L3_MVTU_InP 16
#define L3_MVTU_OutP 16

// expand_3x3_conv_fire2/Conv2D
// Cycles per IFM: 691200.0
#define L4_K 3
#define L4_S 1
#define L4_Din_W 80
#define L4_Din_H 44
#define L4_Cin 32
#define L4_Cout 96
#define L4_Ibit 5
#define L4_Wbit 1
#define L4_Mbit 32
#define L4_Abit 5
#define L4_SWU_OutP 1
#define L4_MVTU_InP 16
#define L4_MVTU_OutP 16

// squeeze_conv_fire3/Conv2D
// Cycles per IFM: 19200.0
#define L5_K 1
#define L5_S 1
#define L5_Din_W 40
#define L5_Din_H 22
#define L5_Cin 96
#define L5_Cout 32
#define L5_Ibit 5
#define L5_Wbit 1
#define L5_Mbit 32
#define L5_Abit 5
#define L5_SWU_OutP 1
#define L5_MVTU_InP 16
#define L5_MVTU_OutP 16

// expand_3x3_conv_fire3/Conv2D
// Cycles per IFM: 172800.0
#define L6_K 3
#define L6_S 1
#define L6_Din_W 40
#define L6_Din_H 22
#define L6_Cin 32
#define L6_Cout 96
#define L6_Ibit 5
#define L6_Wbit 1
#define L6_Mbit 32
#define L6_Abit 5
#define L6_SWU_OutP 1
#define L6_MVTU_InP 16
#define L6_MVTU_OutP 16

// squeeze_conv_fire41/Conv2D
// Cycles per IFM: 4800.0
#define L7_K 1
#define L7_S 1
#define L7_Din_W 20
#define L7_Din_H 11
#define L7_Cin 96
#define L7_Cout 32
#define L7_Ibit 5
#define L7_Wbit 1
#define L7_Mbit 32
#define L7_Abit 5
#define L7_SWU_OutP 1
#define L7_MVTU_InP 16
#define L7_MVTU_OutP 16

// expand_3x3_conv_fire41/Conv2D
// Cycles per IFM: 43200.0
#define L8_K 3
#define L8_S 1
#define L8_Din_W 20
#define L8_Din_H 11
#define L8_Cin 32
#define L8_Cout 96
#define L8_Ibit 5
#define L8_Wbit 1
#define L8_Mbit 32
#define L8_Abit 5
#define L8_SWU_OutP 1
#define L8_MVTU_InP 16
#define L8_MVTU_OutP 16

// squeeze_conv_fire51/Conv2D
// Cycles per IFM: 4800.0
#define L9_K 1
#define L9_S 1
#define L9_Din_W 20
#define L9_Din_H 11
#define L9_Cin 96
#define L9_Cout 32
#define L9_Ibit 5
#define L9_Wbit 1
#define L9_Mbit 32
#define L9_Abit 5
#define L9_SWU_OutP 1
#define L9_MVTU_InP 16
#define L9_MVTU_OutP 16

// expand_3x3_conv_fire51/Conv2D
// Cycles per IFM: 43200.0
#define L10_K 3
#define L10_S 1
#define L10_Din_W 20
#define L10_Din_H 11
#define L10_Cin 32
#define L10_Cout 96
#define L10_Ibit 5
#define L10_Wbit 1
#define L10_Mbit 32
#define L10_Abit 5
#define L10_SWU_OutP 1
#define L10_MVTU_InP 16
#define L10_MVTU_OutP 16

// squeeze_conv_fire61/Conv2D
// Cycles per IFM: 4800.0
#define L11_K 1
#define L11_S 1
#define L11_Din_W 20
#define L11_Din_H 11
#define L11_Cin 96
#define L11_Cout 32
#define L11_Ibit 5
#define L11_Wbit 1
#define L11_Mbit 32
#define L11_Abit 5
#define L11_SWU_OutP 1
#define L11_MVTU_InP 16
#define L11_MVTU_OutP 16

// expand_3x3_conv_fire61/Conv2D
// Cycles per IFM: 43200.0
#define L12_K 3
#define L12_S 1
#define L12_Din_W 20
#define L12_Din_H 11
#define L12_Cin 32
#define L12_Cout 96
#define L12_Ibit 5
#define L12_Wbit 1
#define L12_Mbit 32
#define L12_Abit 5
#define L12_SWU_OutP 1
#define L12_MVTU_InP 16
#define L12_MVTU_OutP 16

// squeeze_conv_fire71/Conv2D
// Cycles per IFM: 4800.0
#define L13_K 1
#define L13_S 1
#define L13_Din_W 20
#define L13_Din_H 11
#define L13_Cin 96
#define L13_Cout 32
#define L13_Ibit 5
#define L13_Wbit 1
#define L13_Mbit 32
#define L13_Abit 5
#define L13_SWU_OutP 1
#define L13_MVTU_InP 16
#define L13_MVTU_OutP 16

// expand_3x3_conv_fire71/Conv2D
// Cycles per IFM: 43200.0
#define L14_K 3
#define L14_S 1
#define L14_Din_W 20
#define L14_Din_H 11
#define L14_Cin 32
#define L14_Cout 96
#define L14_Ibit 5
#define L14_Wbit 1
#define L14_Mbit 32
#define L14_Abit 5
#define L14_SWU_OutP 1
#define L14_MVTU_InP 16
#define L14_MVTU_OutP 16

// squeeze_conv_fire42/Conv2D
// Cycles per IFM: 4800.0
#define L15_K 1
#define L15_S 1
#define L15_Din_W 20
#define L15_Din_H 11
#define L15_Cin 96
#define L15_Cout 32
#define L15_Ibit 5
#define L15_Wbit 1
#define L15_Mbit 32
#define L15_Abit 5
#define L15_SWU_OutP 1
#define L15_MVTU_InP 16
#define L15_MVTU_OutP 16

// expand_3x3_conv_fire42/Conv2D
// Cycles per IFM: 43200.0
#define L16_K 3
#define L16_S 1
#define L16_Din_W 20
#define L16_Din_H 11
#define L16_Cin 32
#define L16_Cout 96
#define L16_Ibit 5
#define L16_Wbit 1
#define L16_Mbit 32
#define L16_Abit 5
#define L16_SWU_OutP 1
#define L16_MVTU_InP 16
#define L16_MVTU_OutP 16

// squeeze_conv_fire52/Conv2D
// Cycles per IFM: 4800.0
#define L17_K 1
#define L17_S 1
#define L17_Din_W 20
#define L17_Din_H 11
#define L17_Cin 96
#define L17_Cout 32
#define L17_Ibit 5
#define L17_Wbit 1
#define L17_Mbit 32
#define L17_Abit 5
#define L17_SWU_OutP 1
#define L17_MVTU_InP 16
#define L17_MVTU_OutP 16

// expand_3x3_conv_fire52/Conv2D
// Cycles per IFM: 43200.0
#define L18_K 3
#define L18_S 1
#define L18_Din_W 20
#define L18_Din_H 11
#define L18_Cin 32
#define L18_Cout 96
#define L18_Ibit 5
#define L18_Wbit 1
#define L18_Mbit 32
#define L18_Abit 5
#define L18_SWU_OutP 1
#define L18_MVTU_InP 16
#define L18_MVTU_OutP 16

// squeeze_conv_fire62/Conv2D
// Cycles per IFM: 4800.0
#define L19_K 1
#define L19_S 1
#define L19_Din_W 20
#define L19_Din_H 11
#define L19_Cin 96
#define L19_Cout 32
#define L19_Ibit 5
#define L19_Wbit 1
#define L19_Mbit 32
#define L19_Abit 5
#define L19_SWU_OutP 1
#define L19_MVTU_InP 16
#define L19_MVTU_OutP 16

// expand_3x3_conv_fire62/Conv2D
// Cycles per IFM: 43200.0
#define L20_K 3
#define L20_S 1
#define L20_Din_W 20
#define L20_Din_H 11
#define L20_Cin 32
#define L20_Cout 96
#define L20_Ibit 5
#define L20_Wbit 1
#define L20_Mbit 32
#define L20_Abit 5
#define L20_SWU_OutP 1
#define L20_MVTU_InP 16
#define L20_MVTU_OutP 16

// squeeze_conv_fire72/Conv2D
// Cycles per IFM: 4800.0
#define L21_K 1
#define L21_S 1
#define L21_Din_W 20
#define L21_Din_H 11
#define L21_Cin 96
#define L21_Cout 32
#define L21_Ibit 5
#define L21_Wbit 1
#define L21_Mbit 32
#define L21_Abit 5
#define L21_SWU_OutP 1
#define L21_MVTU_InP 16
#define L21_MVTU_OutP 16

// expand_3x3_conv_fire72/Conv2D
// Cycles per IFM: 43200.0
#define L22_K 3
#define L22_S 1
#define L22_Din_W 20
#define L22_Din_H 11
#define L22_Cin 32
#define L22_Cout 96
#define L22_Ibit 5
#define L22_Wbit 1
#define L22_Mbit 32
#define L22_Abit 5
#define L22_SWU_OutP 1
#define L22_MVTU_InP 16
#define L22_MVTU_OutP 16

// squeeze_conv_fire43/Conv2D
// Cycles per IFM: 4800.0
#define L23_K 1
#define L23_S 1
#define L23_Din_W 20
#define L23_Din_H 11
#define L23_Cin 96
#define L23_Cout 32
#define L23_Ibit 5
#define L23_Wbit 1
#define L23_Mbit 32
#define L23_Abit 5
#define L23_SWU_OutP 1
#define L23_MVTU_InP 16
#define L23_MVTU_OutP 16

// expand_3x3_conv_fire43/Conv2D
// Cycles per IFM: 43200.0
#define L24_K 3
#define L24_S 1
#define L24_Din_W 20
#define L24_Din_H 11
#define L24_Cin 32
#define L24_Cout 96
#define L24_Ibit 5
#define L24_Wbit 1
#define L24_Mbit 32
#define L24_Abit 5
#define L24_SWU_OutP 1
#define L24_MVTU_InP 16
#define L24_MVTU_OutP 16

// squeeze_conv_fire53/Conv2D
// Cycles per IFM: 4800.0
#define L25_K 1
#define L25_S 1
#define L25_Din_W 20
#define L25_Din_H 11
#define L25_Cin 96
#define L25_Cout 32
#define L25_Ibit 5
#define L25_Wbit 1
#define L25_Mbit 32
#define L25_Abit 5
#define L25_SWU_OutP 1
#define L25_MVTU_InP 16
#define L25_MVTU_OutP 16

// expand_3x3_conv_fire53/Conv2D
// Cycles per IFM: 43200.0
#define L26_K 3
#define L26_S 1
#define L26_Din_W 20
#define L26_Din_H 11
#define L26_Cin 32
#define L26_Cout 96
#define L26_Ibit 5
#define L26_Wbit 1
#define L26_Mbit 32
#define L26_Abit 5
#define L26_SWU_OutP 1
#define L26_MVTU_InP 16
#define L26_MVTU_OutP 16

// squeeze_conv_fire63/Conv2D
// Cycles per IFM: 4800.0
#define L27_K 1
#define L27_S 1
#define L27_Din_W 20
#define L27_Din_H 11
#define L27_Cin 96
#define L27_Cout 32
#define L27_Ibit 5
#define L27_Wbit 1
#define L27_Mbit 32
#define L27_Abit 5
#define L27_SWU_OutP 1
#define L27_MVTU_InP 16
#define L27_MVTU_OutP 16

// expand_3x3_conv_fire63/Conv2D
// Cycles per IFM: 43200.0
#define L28_K 3
#define L28_S 1
#define L28_Din_W 20
#define L28_Din_H 11
#define L28_Cin 32
#define L28_Cout 96
#define L28_Ibit 5
#define L28_Wbit 1
#define L28_Mbit 32
#define L28_Abit 5
#define L28_SWU_OutP 1
#define L28_MVTU_InP 16
#define L28_MVTU_OutP 16

// squeeze_conv_fire73/Conv2D
// Cycles per IFM: 4800.0
#define L29_K 1
#define L29_S 1
#define L29_Din_W 20
#define L29_Din_H 11
#define L29_Cin 96
#define L29_Cout 32
#define L29_Ibit 5
#define L29_Wbit 1
#define L29_Mbit 32
#define L29_Abit 5
#define L29_SWU_OutP 1
#define L29_MVTU_InP 16
#define L29_MVTU_OutP 16

// expand_3x3_conv_fire73/Conv2D
// Cycles per IFM: 43200.0
#define L30_K 3
#define L30_S 1
#define L30_Din_W 20
#define L30_Din_H 11
#define L30_Cin 32
#define L30_Cout 96
#define L30_Ibit 5
#define L30_Wbit 1
#define L30_Mbit 32
#define L30_Abit 5
#define L30_SWU_OutP 1
#define L30_MVTU_InP 16
#define L30_MVTU_OutP 16

// squeeze_conv_fire44/Conv2D
// Cycles per IFM: 4800.0
#define L31_K 1
#define L31_S 1
#define L31_Din_W 20
#define L31_Din_H 11
#define L31_Cin 96
#define L31_Cout 32
#define L31_Ibit 5
#define L31_Wbit 1
#define L31_Mbit 32
#define L31_Abit 5
#define L31_SWU_OutP 1
#define L31_MVTU_InP 16
#define L31_MVTU_OutP 16

// expand_3x3_conv_fire44/Conv2D
// Cycles per IFM: 43200.0
#define L32_K 3
#define L32_S 1
#define L32_Din_W 20
#define L32_Din_H 11
#define L32_Cin 32
#define L32_Cout 96
#define L32_Ibit 5
#define L32_Wbit 1
#define L32_Mbit 32
#define L32_Abit 5
#define L32_SWU_OutP 1
#define L32_MVTU_InP 16
#define L32_MVTU_OutP 16

// squeeze_conv_fire54/Conv2D
// Cycles per IFM: 4800.0
#define L33_K 1
#define L33_S 1
#define L33_Din_W 20
#define L33_Din_H 11
#define L33_Cin 96
#define L33_Cout 32
#define L33_Ibit 5
#define L33_Wbit 1
#define L33_Mbit 32
#define L33_Abit 5
#define L33_SWU_OutP 1
#define L33_MVTU_InP 16
#define L33_MVTU_OutP 16

// expand_3x3_conv_fire54/Conv2D
// Cycles per IFM: 43200.0
#define L34_K 3
#define L34_S 1
#define L34_Din_W 20
#define L34_Din_H 11
#define L34_Cin 32
#define L34_Cout 96
#define L34_Ibit 5
#define L34_Wbit 1
#define L34_Mbit 32
#define L34_Abit 5
#define L34_SWU_OutP 1
#define L34_MVTU_InP 16
#define L34_MVTU_OutP 16

// squeeze_conv_fire64/Conv2D
// Cycles per IFM: 4800.0
#define L35_K 1
#define L35_S 1
#define L35_Din_W 20
#define L35_Din_H 11
#define L35_Cin 96
#define L35_Cout 32
#define L35_Ibit 5
#define L35_Wbit 1
#define L35_Mbit 32
#define L35_Abit 5
#define L35_SWU_OutP 1
#define L35_MVTU_InP 16
#define L35_MVTU_OutP 16

// expand_3x3_conv_fire64/Conv2D
// Cycles per IFM: 43200.0
#define L36_K 3
#define L36_S 1
#define L36_Din_W 20
#define L36_Din_H 11
#define L36_Cin 32
#define L36_Cout 96
#define L36_Ibit 5
#define L36_Wbit 1
#define L36_Mbit 32
#define L36_Abit 5
#define L36_SWU_OutP 1
#define L36_MVTU_InP 16
#define L36_MVTU_OutP 16

// squeeze_conv_fire74/Conv2D
// Cycles per IFM: 4800.0
#define L37_K 1
#define L37_S 1
#define L37_Din_W 20
#define L37_Din_H 11
#define L37_Cin 96
#define L37_Cout 32
#define L37_Ibit 5
#define L37_Wbit 1
#define L37_Mbit 32
#define L37_Abit 5
#define L37_SWU_OutP 1
#define L37_MVTU_InP 16
#define L37_MVTU_OutP 16

// expand_3x3_conv_fire74/Conv2D
// Cycles per IFM: 43200.0
#define L38_K 3
#define L38_S 1
#define L38_Din_W 20
#define L38_Din_H 11
#define L38_Cin 32
#define L38_Cout 96
#define L38_Ibit 5
#define L38_Wbit 1
#define L38_Mbit 32
#define L38_Abit 5
#define L38_SWU_OutP 1
#define L38_MVTU_InP 16
#define L38_MVTU_OutP 16

// conv_class1/Conv2D
// Cycles per IFM: 2400.0
#define L39_K 1
#define L39_S 1
#define L39_Din_W 20
#define L39_Din_H 11
#define L39_Cin 96
#define L39_Cout 12
#define L39_Ibit 5
#define L39_Wbit 1
#define L39_Mbit 32
#define L39_Abit 5
#define L39_SWU_OutP 1
#define L39_MVTU_InP 16
#define L39_MVTU_OutP 12

// conv_obj1/Conv2D
// Cycles per IFM: 43200.0
#define L40_K 1
#define L40_S 1
#define L40_Din_W 20
#define L40_Din_H 11
#define L40_Cin 108
#define L40_Cout 1
#define L40_Ibit 5
#define L40_Wbit 20
#define L40_Mbit 32
#define L40_Abit 5
#define L40_SWU_OutP 1
#define L40_MVTU_InP 1
#define L40_MVTU_OutP 1

// conv_box1/Conv2D
// Cycles per IFM: 43200.0
#define L41_K 1
#define L41_S 1
#define L41_Din_W 20
#define L41_Din_H 11
#define L41_Cin 108
#define L41_Cout 4
#define L41_Ibit 5
#define L41_Wbit 20
#define L41_Mbit 32
#define L41_Abit 5
#define L41_SWU_OutP 1
#define L41_MVTU_InP 1
#define L41_MVTU_OutP 4

// conv_class2/Conv2D
// Cycles per IFM: 2400.0
#define L42_K 1
#define L42_S 1
#define L42_Din_W 20
#define L42_Din_H 11
#define L42_Cin 96
#define L42_Cout 12
#define L42_Ibit 5
#define L42_Wbit 1
#define L42_Mbit 32
#define L42_Abit 5
#define L42_SWU_OutP 1
#define L42_MVTU_InP 16
#define L42_MVTU_OutP 12

// conv_obj2/Conv2D
// Cycles per IFM: 43200.0
#define L43_K 1
#define L43_S 1
#define L43_Din_W 20
#define L43_Din_H 11
#define L43_Cin 108
#define L43_Cout 1
#define L43_Ibit 5
#define L43_Wbit 20
#define L43_Mbit 32
#define L43_Abit 5
#define L43_SWU_OutP 1
#define L43_MVTU_InP 1
#define L43_MVTU_OutP 1

// conv_box2/Conv2D
// Cycles per IFM: 43200.0
#define L44_K 1
#define L44_S 1
#define L44_Din_W 20
#define L44_Din_H 11
#define L44_Cin 108
#define L44_Cout 4
#define L44_Ibit 5
#define L44_Wbit 20
#define L44_Mbit 32
#define L44_Abit 5
#define L44_SWU_OutP 1
#define L44_MVTU_InP 1
#define L44_MVTU_OutP 4

// conv_class3/Conv2D
// Cycles per IFM: 2400.0
#define L45_K 1
#define L45_S 1
#define L45_Din_W 20
#define L45_Din_H 11
#define L45_Cin 96
#define L45_Cout 12
#define L45_Ibit 5
#define L45_Wbit 1
#define L45_Mbit 32
#define L45_Abit 5
#define L45_SWU_OutP 1
#define L45_MVTU_InP 16
#define L45_MVTU_OutP 12

// conv_obj3/Conv2D
// Cycles per IFM: 43200.0
#define L46_K 1
#define L46_S 1
#define L46_Din_W 20
#define L46_Din_H 11
#define L46_Cin 108
#define L46_Cout 1
#define L46_Ibit 5
#define L46_Wbit 20
#define L46_Mbit 32
#define L46_Abit 5
#define L46_SWU_OutP 1
#define L46_MVTU_InP 1
#define L46_MVTU_OutP 1

// conv_box3/Conv2D
// Cycles per IFM: 43200.0
#define L47_K 1
#define L47_S 1
#define L47_Din_W 20
#define L47_Din_H 11
#define L47_Cin 108
#define L47_Cout 4
#define L47_Ibit 5
#define L47_Wbit 20
#define L47_Mbit 32
#define L47_Abit 5
#define L47_SWU_OutP 1
#define L47_MVTU_InP 1
#define L47_MVTU_OutP 4

// conv_class4/Conv2D
// Cycles per IFM: 2400.0
#define L48_K 1
#define L48_S 1
#define L48_Din_W 20
#define L48_Din_H 11
#define L48_Cin 96
#define L48_Cout 12
#define L48_Ibit 5
#define L48_Wbit 1
#define L48_Mbit 32
#define L48_Abit 5
#define L48_SWU_OutP 1
#define L48_MVTU_InP 16
#define L48_MVTU_OutP 12

// conv_obj4/Conv2D
// Cycles per IFM: 43200.0
#define L49_K 1
#define L49_S 1
#define L49_Din_W 20
#define L49_Din_H 11
#define L49_Cin 108
#define L49_Cout 1
#define L49_Ibit 5
#define L49_Wbit 20
#define L49_Mbit 32
#define L49_Abit 5
#define L49_SWU_OutP 1
#define L49_MVTU_InP 1
#define L49_MVTU_OutP 1

// conv_box4/Conv2D
// Cycles per IFM: 43200.0
#define L50_K 1
#define L50_S 1
#define L50_Din_W 20
#define L50_Din_H 11
#define L50_Cin 108
#define L50_Cout 4
#define L50_Ibit 5
#define L50_Wbit 20
#define L50_Mbit 32
#define L50_Abit 5
#define L50_SWU_OutP 1
#define L50_MVTU_InP 1
#define L50_MVTU_OutP 4

// pool1/max_pooling2d/MaxPool
// Cycles per IFM: 282560.0
#define L51_K 3
#define L51_S 2
#define L51_Din_W 320
#define L51_Din_H 176
#define L51_Cin 16
#define L51_Ibit 5
#define L51_SWU_OutP 1

// pool2/max_pooling2d/MaxPool
// Cycles per IFM: 70880.0
#define L52_K 3
#define L52_S 2
#define L52_Din_W 160
#define L52_Din_H 88
#define L52_Cin 96
#define L52_Ibit 5
#define L52_SWU_OutP 1

// pool3/max_pooling2d/MaxPool
// Cycles per IFM: 17840.0
#define L53_K 3
#define L53_S 2
#define L53_Din_W 80
#define L53_Din_H 44
#define L53_Cin 96
#define L53_Ibit 5
#define L53_SWU_OutP 1

// pool4/max_pooling2d/MaxPool
// Cycles per IFM: 4520.0
#define L54_K 3
#define L54_S 2
#define L54_Din_W 40
#define L54_Din_H 22
#define L54_Cin 96
#define L54_Ibit 5
#define L54_SWU_OutP 1

#define SCALE_BITS 16
#define FACTOR_SCALE_BITS 22

// #pragma HLS RESOURCE variable=weights0 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights0 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA0 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB0 complete dim=1
// #pragma HLS RESOURCE variable=weights1 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights1 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA1 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB1 complete dim=1
// #pragma HLS RESOURCE variable=weights2 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights2 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA2 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB2 complete dim=1
// #pragma HLS RESOURCE variable=weights3 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights3 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA3 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB3 complete dim=1
// #pragma HLS RESOURCE variable=weights4 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights4 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA4 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB4 complete dim=1
// #pragma HLS RESOURCE variable=weights5 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights5 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA5 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB5 complete dim=1
// #pragma HLS RESOURCE variable=weights6 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights6 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA6 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB6 complete dim=1
// #pragma HLS RESOURCE variable=weights7 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights7 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA7 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB7 complete dim=1
// #pragma HLS RESOURCE variable=weights8 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights8 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA8 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB8 complete dim=1
// #pragma HLS RESOURCE variable=weights9 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights9 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA9 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB9 complete dim=1
// #pragma HLS RESOURCE variable=weights10 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights10 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA10 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB10 complete dim=1
// #pragma HLS RESOURCE variable=weights11 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights11 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA11 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB11 complete dim=1
// #pragma HLS RESOURCE variable=weights12 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights12 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA12 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB12 complete dim=1
// #pragma HLS RESOURCE variable=weights13 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights13 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA13 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB13 complete dim=1
// #pragma HLS RESOURCE variable=weights14 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights14 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA14 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB14 complete dim=1
// #pragma HLS RESOURCE variable=weights15 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights15 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA15 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB15 complete dim=1
// #pragma HLS RESOURCE variable=weights16 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights16 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA16 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB16 complete dim=1
// #pragma HLS RESOURCE variable=weights17 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights17 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA17 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB17 complete dim=1
// #pragma HLS RESOURCE variable=weights18 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights18 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA18 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB18 complete dim=1
// #pragma HLS RESOURCE variable=weights19 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights19 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA19 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB19 complete dim=1
// #pragma HLS RESOURCE variable=weights20 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights20 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA20 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB20 complete dim=1
// #pragma HLS RESOURCE variable=weights21 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights21 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA21 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB21 complete dim=1
// #pragma HLS RESOURCE variable=weights22 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights22 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA22 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB22 complete dim=1
// #pragma HLS RESOURCE variable=weights23 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights23 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA23 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB23 complete dim=1
// #pragma HLS RESOURCE variable=weights24 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights24 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA24 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB24 complete dim=1
// #pragma HLS RESOURCE variable=weights25 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights25 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA25 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB25 complete dim=1
// #pragma HLS RESOURCE variable=weights26 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights26 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA26 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB26 complete dim=1
// #pragma HLS RESOURCE variable=weights27 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights27 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA27 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB27 complete dim=1
// #pragma HLS RESOURCE variable=weights28 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights28 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA28 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB28 complete dim=1
// #pragma HLS RESOURCE variable=weights29 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights29 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA29 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB29 complete dim=1
// #pragma HLS RESOURCE variable=weights30 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights30 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA30 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB30 complete dim=1
// #pragma HLS RESOURCE variable=weights31 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights31 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA31 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB31 complete dim=1
// #pragma HLS RESOURCE variable=weights32 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights32 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA32 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB32 complete dim=1
// #pragma HLS RESOURCE variable=weights33 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights33 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA33 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB33 complete dim=1
// #pragma HLS RESOURCE variable=weights34 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights34 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA34 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB34 complete dim=1
// #pragma HLS RESOURCE variable=weights35 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights35 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA35 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB35 complete dim=1
// #pragma HLS RESOURCE variable=weights36 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights36 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA36 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB36 complete dim=1
// #pragma HLS RESOURCE variable=weights37 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights37 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA37 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB37 complete dim=1
// #pragma HLS RESOURCE variable=weights38 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights38 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA38 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB38 complete dim=1
// #pragma HLS RESOURCE variable=weights39 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights39 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA39 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB39 complete dim=1
// #pragma HLS RESOURCE variable=weights40 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights40 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA40 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB40 complete dim=1
// #pragma HLS RESOURCE variable=weights41 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights41 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA41 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB41 complete dim=1
// #pragma HLS RESOURCE variable=weights42 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights42 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA42 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB42 complete dim=1
// #pragma HLS RESOURCE variable=weights43 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights43 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA43 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB43 complete dim=1
// #pragma HLS RESOURCE variable=weights44 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights44 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA44 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB44 complete dim=1
// #pragma HLS RESOURCE variable=weights45 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights45 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA45 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB45 complete dim=1
// #pragma HLS RESOURCE variable=weights46 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights46 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA46 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB46 complete dim=1
// #pragma HLS RESOURCE variable=weights47 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights47 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA47 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB47 complete dim=1
// #pragma HLS RESOURCE variable=weights48 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights48 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA48 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB48 complete dim=1
// #pragma HLS RESOURCE variable=weights49 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights49 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA49 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB49 complete dim=1
// #pragma HLS RESOURCE variable=weights50 core=RAM_1P_BRAM
// #pragma HLS ARRAY_PARTITION variable=weights50 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorA50 complete dim=1
// #pragma HLS ARRAY_PARTITION variable=factorB50 complete dim=1

