Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8ce584d40e7249edbedde05974717a62 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:348]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:349]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:353]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:354]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:355]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:357]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port x1 [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Integrator.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1204]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1208]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1209]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1210]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1211]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1212]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1215]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1216]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1217]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1218]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1219]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1220]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1221]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1222]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1223]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1224]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1226]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1227]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1228]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1229]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1230]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1232]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1233]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1234]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port x1 [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Integrator.v:73]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port x1 [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator1.v:72]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port x1 [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator1.v:73]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port x1 [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator2.v:72]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port x1 [D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator2.v:73]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
