#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 31 12:06:42 2022
# Process ID: 1056
# Current directory: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15008 H:\ZYNQ\lly_study_work\DDR3_1bit\DDR3_bit\DDR3_bit.xpr
# Log file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/vivado.log
# Journal file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 861.074 ; gain = 236.953
update_compile_order -fileset sources_1
set_property IS_LOCKED 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
set_property IS_LOCKED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
report_ip_status -name ip_status 
set_property IS_ENABLED 0 [get_files h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/df43/hdl/myip_v1_0.v]
set_property IS_ENABLED 1 [get_files h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/df43/hdl/myip_v1_0.v]
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Aug 31 12:14:40 2022] Launched ZYNQ_synth_1, synth_1...
Run output will be captured here:
ZYNQ_synth_1: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.runs/ZYNQ_synth_1/runme.log
synth_1: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.runs/synth_1/runme.log
[Wed Aug 31 12:14:41 2022] Launched impl_1...
Run output will be captured here: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1160.133 ; gain = 12.039
