Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Mon Mar 20 03:20:02 2023
| Host         : LAPTOP-RE0QDMBU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file single_cycle_core_control_sets_placed.rpt
| Design       : single_cycle_core
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              95 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             244 |           81 |
| Yes          | Yes                   | No                     |              15 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------+--------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |              Enable Signal             |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG   | ID_EX_write_register_1/E[0]            | reset_IBUF_BUFG                      |                3 |              8 |         2.67 |
| ~reset_IBUF_BUFG |                                        |                                      |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG   | ID_EX_write_register_1/E[0]            | IF_ID_instruction/output[15]_i_1_n_0 |                2 |             11 |         5.50 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/E[0]                | reset_IBUF_BUFG                      |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_12[0] | reset_IBUF_BUFG                      |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_4[0]  | reset_IBUF_BUFG                      |                7 |             16 |         2.29 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_7[0]  | reset_IBUF_BUFG                      |                7 |             16 |         2.29 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_8[0]  | reset_IBUF_BUFG                      |                8 |             16 |         2.00 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_9[0]  | reset_IBUF_BUFG                      |               10 |             16 |         1.60 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_13[0] | reset_IBUF_BUFG                      |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_14[0] | reset_IBUF_BUFG                      |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_10[0] | reset_IBUF_BUFG                      |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_3[0]  | reset_IBUF_BUFG                      |                7 |             16 |         2.29 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_11[0] | reset_IBUF_BUFG                      |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_2[0]  | reset_IBUF_BUFG                      |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_1[0]  | reset_IBUF_BUFG                      |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_5[0]  | reset_IBUF_BUFG                      |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG   | MEM_WB_write_reg_1/output_reg[2]_6[0]  | reset_IBUF_BUFG                      |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG   |                                        | reset_IBUF_BUFG                      |               36 |             95 |         2.64 |
+------------------+----------------------------------------+--------------------------------------+------------------+----------------+--------------+


