\subsection{arch Architecture Reference}
\label{classfifo__trnsf_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{da/d73/classfifo__trnsf_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+235}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf my\+\_\+sig\+\_\+name} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+rdreq\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
{\bf noprune} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} 
\item 
{\bf noprune} {\bfseries {\bfseries {\bf cnt}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf sync\+\_\+reg0}  {\bfseries entity sync\+\_\+reg}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 41} of file {\bf fifo\+\_\+trnsf.\+vhd}.



\subsubsection{Member Function Documentation}
\index{fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+235@{P\+R\+O\+C\+E\+S\+S\+\_\+235}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+235@{P\+R\+O\+C\+E\+S\+S\+\_\+235}!fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+235reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+235 (
\begin{DoxyParamCaption}
\item[{}]{reset\+\_\+n, }
\item[{}]{clk}
\end{DoxyParamCaption}
)}\label{classfifo__trnsf_1_1arch_a89c0b9b899a6510030ff3fbf8518f298}


Definition at line {\bf 62} of file {\bf fifo\+\_\+trnsf.\+vhd}.



\subsubsection{Member Data Documentation}
\index{fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}!cnt@{cnt}}
\index{cnt@{cnt}!fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}}
\paragraph[{cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo__trnsf_1_1arch_ab542534ef27a544efb82f82536b78dd3}


Definition at line {\bf 45} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}!fifo\+\_\+rdreq\+\_\+int@{fifo\+\_\+rdreq\+\_\+int}}
\index{fifo\+\_\+rdreq\+\_\+int@{fifo\+\_\+rdreq\+\_\+int}!fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}}
\paragraph[{fifo\+\_\+rdreq\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+rdreq\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo__trnsf_1_1arch_a9800385e95d764fe6b2522dec6093a97}


Definition at line {\bf 46} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}!my\+\_\+sig\+\_\+name@{my\+\_\+sig\+\_\+name}}
\index{my\+\_\+sig\+\_\+name@{my\+\_\+sig\+\_\+name}!fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}}
\paragraph[{my\+\_\+sig\+\_\+name}]{\setlength{\rightskip}{0pt plus 5cm}{\bf my\+\_\+sig\+\_\+name} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo__trnsf_1_1arch_a492cbcfcb7826219bab98e0519497def}


Definition at line {\bf 44} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}!noprune@{noprune}}
\index{noprune@{noprune}!fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}}
\paragraph[{noprune}]{\setlength{\rightskip}{0pt plus 5cm}{\bf noprune} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classfifo__trnsf_1_1arch_a2591245f99d39267157261d7823cf9ed}


Definition at line {\bf 48} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}!noprune@{noprune}}
\index{noprune@{noprune}!fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}}
\paragraph[{noprune}]{\setlength{\rightskip}{0pt plus 5cm}{\bf noprune} {\bfseries {\bfseries {\bf cnt}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classfifo__trnsf_1_1arch_ab3b3a1f860b07e05afcb40c2fc2ac15d}


Definition at line {\bf 49} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfifo__trnsf_1_1arch_a1f070fd63a3a7fa45c907335ea870c5b}


Definition at line {\bf 43} of file {\bf fifo\+\_\+trnsf.\+vhd}.

\index{fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}!sync\+\_\+reg0@{sync\+\_\+reg0}}
\index{sync\+\_\+reg0@{sync\+\_\+reg0}!fifo\+\_\+trnsf\+::arch@{fifo\+\_\+trnsf\+::arch}}
\paragraph[{sync\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classfifo__trnsf_1_1arch_a6d0f2de0bd56b397adfb1e48896e42ef}


Definition at line {\bf 56} of file {\bf fifo\+\_\+trnsf.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/fifo\+\_\+transfer/synth/{\bf fifo\+\_\+trnsf.\+vhd}\end{DoxyCompactItemize}
