
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/hmac/rtl/hmac_reg_top.sv Cov: 94% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module hmac_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Output port for window</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_win_o  [1],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_win_i  [1],</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output hmac_reg_pkg::hmac_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  hmac_reg_pkg::hmac_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  import hmac_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int AW = 12;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_error;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_h2d_t tl_socket_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_d2h_t tl_socket_d2h [2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [1:0] reg_steer;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // socket_1n connection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_reg_h2d = tl_socket_h2d[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_socket_d2h[1] = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_win_o[0] = tl_socket_h2d[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_socket_d2h[0] = tl_win_i[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Create Socket_1n</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_1n #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .N          (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqPass   ({2{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspPass   ({2{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqDepth  ({2{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspDepth  ({2{4'h0}})</pre>
<pre id="id74" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_socket (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i (tl_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o (tl_o),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o (tl_socket_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i (tl_socket_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .dev_select (reg_steer)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Create steering logic</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    reg_steer = 1;       // Default set to register</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // TODO: Can below codes be unique case () inside ?</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (tl_i.a_address[AW-1:0] >= 2048) begin</pre>
<pre style="margin:0; padding:0 ">      // Exceed or meet the address range. Removed the comparison of limit addr 'h 1000</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      reg_steer = 0;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RegDw(DW)</pre>
<pre id="id98" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Define SW related signals</pre>
<pre style="margin:0; padding:0 ">  // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 ">  //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_hmac_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_hmac_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_hmac_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_fifo_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_fifo_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_hmac_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_hmac_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_hmac_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_hmac_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_hmac_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_hmac_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_fifo_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_fifo_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_hmac_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_hmac_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_hmac_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_hmac_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_hmac_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_fifo_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_fifo_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_hmac_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_hmac_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_hmac_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_hmac_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_hmac_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_hmac_en_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_sha_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_sha_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_sha_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_sha_en_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_endian_swap_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_endian_swap_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_endian_swap_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_endian_swap_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_digest_swap_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_digest_swap_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_digest_swap_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg_digest_swap_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cmd_hash_start_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cmd_hash_start_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cmd_hash_process_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cmd_hash_process_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_fifo_empty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_fifo_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_fifo_full_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [4:0] status_fifo_depth_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_fifo_depth_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] err_code_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] wipe_secret_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic wipe_secret_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] key7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic key7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] digest0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic digest0_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] digest1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic digest1_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] digest2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic digest2_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] digest3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic digest3_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] digest4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic digest4_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] digest5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic digest5_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] digest6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic digest6_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] digest7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic digest7_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] msg_length_lower_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] msg_length_upper_qs;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register instances</pre>
<pre style="margin:0; padding:0 ">  // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[hmac_done]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id216" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_state_hmac_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_state_hmac_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_state_hmac_done_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.intr_state.hmac_done.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.intr_state.hmac_done.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_state.hmac_done.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_state_hmac_done_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[fifo_empty]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id242" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_state_fifo_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_state_fifo_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_state_fifo_empty_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.intr_state.fifo_empty.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.intr_state.fifo_empty.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_state.fifo_empty.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_state_fifo_empty_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[hmac_err]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id268" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_state_hmac_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_state_hmac_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_state_hmac_err_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.intr_state.hmac_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.intr_state.hmac_err.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_state.hmac_err.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_state_hmac_err_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[hmac_done]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id296" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_enable_hmac_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_enable_hmac_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_enable_hmac_done_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_enable.hmac_done.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_enable_hmac_done_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[fifo_empty]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id322" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_enable_fifo_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_enable_fifo_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_enable_fifo_empty_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_enable.fifo_empty.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_enable_fifo_empty_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[hmac_err]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id348" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_enable_hmac_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_enable_hmac_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_enable_hmac_err_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_enable.hmac_err.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_enable_hmac_err_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[hmac_done]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id374" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_test_hmac_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_test_hmac_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_test_hmac_done_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.intr_test.hmac_done.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_test.hmac_done.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[fifo_empty]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id389" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_test_fifo_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_test_fifo_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_test_fifo_empty_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.intr_test.fifo_empty.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_test.fifo_empty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[hmac_err]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id404" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_test_hmac_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_test_hmac_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_test_hmac_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.intr_test.hmac_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_test.hmac_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[cfg]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[hmac_en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id421" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_cfg_hmac_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (cfg_hmac_en_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (cfg_hmac_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (cfg_hmac_en_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.cfg.hmac_en.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.cfg.hmac_en.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.cfg.hmac_en.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (cfg_hmac_en_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[sha_en]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id436" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_cfg_sha_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (cfg_sha_en_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (cfg_sha_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (cfg_sha_en_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.cfg.sha_en.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.cfg.sha_en.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.cfg.sha_en.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (cfg_sha_en_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[endian_swap]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id451" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_cfg_endian_swap (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (cfg_endian_swap_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (cfg_endian_swap_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (cfg_endian_swap_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.cfg.endian_swap.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.cfg.endian_swap.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.cfg.endian_swap.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (cfg_endian_swap_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[digest_swap]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id466" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_cfg_digest_swap (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (cfg_digest_swap_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (cfg_digest_swap_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (cfg_digest_swap_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.cfg.digest_swap.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.cfg.digest_swap.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.cfg.digest_swap.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (cfg_digest_swap_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[cmd]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[hash_start]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id483" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_cmd_hash_start (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (cmd_hash_start_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (cmd_hash_start_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.cmd.hash_start.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.cmd.hash_start.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[hash_process]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id498" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_cmd_hash_process (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (cmd_hash_process_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (cmd_hash_process_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.cmd.hash_process.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.cmd.hash_process.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[status]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[fifo_empty]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id515" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_fifo_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (status_fifo_empty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.fifo_empty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_fifo_empty_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[fifo_full]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id530" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_fifo_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (status_fifo_full_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.fifo_full.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_fifo_full_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[fifo_depth]: 8:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (5)</pre>
<pre id="id545" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_fifo_depth (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (status_fifo_depth_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.fifo_depth.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_fifo_depth_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[err_code]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id563" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_err_code (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.err_code.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.err_code.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (err_code_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[wipe_secret]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id587" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_wipe_secret (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (wipe_secret_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (wipe_secret_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.wipe_secret.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.wipe_secret.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 0 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key0]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id605" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key0_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[0].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[0].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[0].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 1 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key1]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id621" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key1_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[1].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[1].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[1].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 2 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key2]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id637" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key2_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[2].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[2].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[2].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 3 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key3]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id653" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key3_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[3].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[3].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[3].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 4 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key4]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id669" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key4_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[4].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[4].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[4].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 5 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key5]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id685" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key5_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[5].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[5].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[5].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 6 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key6]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id701" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key6_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[6].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[6].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[6].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 7 of Multireg key</pre>
<pre style="margin:0; padding:0 ">  // R[key7]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id717" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_key7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (key7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (key7_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.key[7].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.key[7].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.key[7].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 0 of Multireg digest</pre>
<pre style="margin:0; padding:0 ">  // R[digest0]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id735" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_digest0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (digest0_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.digest[0].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (digest0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 1 of Multireg digest</pre>
<pre style="margin:0; padding:0 ">  // R[digest1]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id751" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_digest1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (digest1_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.digest[1].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (digest1_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 2 of Multireg digest</pre>
<pre style="margin:0; padding:0 ">  // R[digest2]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id767" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_digest2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (digest2_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.digest[2].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (digest2_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 3 of Multireg digest</pre>
<pre style="margin:0; padding:0 ">  // R[digest3]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id783" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_digest3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (digest3_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.digest[3].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (digest3_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 4 of Multireg digest</pre>
<pre style="margin:0; padding:0 ">  // R[digest4]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id799" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_digest4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (digest4_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.digest[4].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (digest4_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 5 of Multireg digest</pre>
<pre style="margin:0; padding:0 ">  // R[digest5]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id815" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_digest5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (digest5_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.digest[5].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (digest5_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 6 of Multireg digest</pre>
<pre style="margin:0; padding:0 ">  // R[digest6]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id831" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_digest6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (digest6_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.digest[6].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (digest6_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 7 of Multireg digest</pre>
<pre style="margin:0; padding:0 ">  // R[digest7]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id847" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_digest7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (digest7_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.digest[7].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (digest7_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[msg_length_lower]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id865" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_msg_length_lower (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.msg_length_lower.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.msg_length_lower.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (msg_length_lower_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[msg_length_upper]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id891" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_msg_length_upper (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.msg_length_upper.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.msg_length_upper.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (msg_length_upper_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [25:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 0] = (reg_addr == HMAC_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 1] = (reg_addr == HMAC_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 2] = (reg_addr == HMAC_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 3] = (reg_addr == HMAC_CFG_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 4] = (reg_addr == HMAC_CMD_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 5] = (reg_addr == HMAC_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 6] = (reg_addr == HMAC_ERR_CODE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 7] = (reg_addr == HMAC_WIPE_SECRET_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 8] = (reg_addr == HMAC_KEY0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 9] = (reg_addr == HMAC_KEY1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[10] = (reg_addr == HMAC_KEY2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[11] = (reg_addr == HMAC_KEY3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[12] = (reg_addr == HMAC_KEY4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[13] = (reg_addr == HMAC_KEY5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[14] = (reg_addr == HMAC_KEY6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[15] = (reg_addr == HMAC_KEY7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[16] = (reg_addr == HMAC_DIGEST0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[17] = (reg_addr == HMAC_DIGEST1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[18] = (reg_addr == HMAC_DIGEST2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[19] = (reg_addr == HMAC_DIGEST3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[20] = (reg_addr == HMAC_DIGEST4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[21] = (reg_addr == HMAC_DIGEST5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[22] = (reg_addr == HMAC_DIGEST6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[23] = (reg_addr == HMAC_DIGEST7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[24] = (reg_addr == HMAC_MSG_LENGTH_LOWER_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[25] = (reg_addr == HMAC_MSG_LENGTH_UPPER_OFFSET);</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 0] && reg_we && (HMAC_PERMIT[ 0] != (HMAC_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 1] && reg_we && (HMAC_PERMIT[ 1] != (HMAC_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 2] && reg_we && (HMAC_PERMIT[ 2] != (HMAC_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 3] && reg_we && (HMAC_PERMIT[ 3] != (HMAC_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 4] && reg_we && (HMAC_PERMIT[ 4] != (HMAC_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 5] && reg_we && (HMAC_PERMIT[ 5] != (HMAC_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 6] && reg_we && (HMAC_PERMIT[ 6] != (HMAC_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 7] && reg_we && (HMAC_PERMIT[ 7] != (HMAC_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 8] && reg_we && (HMAC_PERMIT[ 8] != (HMAC_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 9] && reg_we && (HMAC_PERMIT[ 9] != (HMAC_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[10] && reg_we && (HMAC_PERMIT[10] != (HMAC_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[11] && reg_we && (HMAC_PERMIT[11] != (HMAC_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[12] && reg_we && (HMAC_PERMIT[12] != (HMAC_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[13] && reg_we && (HMAC_PERMIT[13] != (HMAC_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[14] && reg_we && (HMAC_PERMIT[14] != (HMAC_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[15] && reg_we && (HMAC_PERMIT[15] != (HMAC_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[16] && reg_we && (HMAC_PERMIT[16] != (HMAC_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[17] && reg_we && (HMAC_PERMIT[17] != (HMAC_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[18] && reg_we && (HMAC_PERMIT[18] != (HMAC_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[19] && reg_we && (HMAC_PERMIT[19] != (HMAC_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[20] && reg_we && (HMAC_PERMIT[20] != (HMAC_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[21] && reg_we && (HMAC_PERMIT[21] != (HMAC_PERMIT[21] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[22] && reg_we && (HMAC_PERMIT[22] != (HMAC_PERMIT[22] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[23] && reg_we && (HMAC_PERMIT[23] != (HMAC_PERMIT[23] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[24] && reg_we && (HMAC_PERMIT[24] != (HMAC_PERMIT[24] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[25] && reg_we && (HMAC_PERMIT[25] != (HMAC_PERMIT[25] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_hmac_done_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_hmac_done_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_fifo_empty_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_fifo_empty_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_hmac_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_hmac_err_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_hmac_done_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_hmac_done_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_fifo_empty_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_fifo_empty_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_hmac_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_hmac_err_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_hmac_done_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_hmac_done_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_fifo_empty_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_fifo_empty_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_hmac_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_hmac_err_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg_hmac_en_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg_hmac_en_wd = reg_wdata[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg_hmac_en_re = addr_hit[3] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg_sha_en_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg_sha_en_wd = reg_wdata[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg_sha_en_re = addr_hit[3] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg_endian_swap_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg_endian_swap_wd = reg_wdata[2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg_endian_swap_re = addr_hit[3] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg_digest_swap_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg_digest_swap_wd = reg_wdata[3];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg_digest_swap_re = addr_hit[3] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cmd_hash_start_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cmd_hash_start_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cmd_hash_process_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cmd_hash_process_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign status_fifo_empty_re = addr_hit[5] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign status_fifo_full_re = addr_hit[5] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign status_fifo_depth_re = addr_hit[5] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign wipe_secret_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign wipe_secret_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key0_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key0_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key1_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key1_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key2_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key2_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key3_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key3_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key4_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key4_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key5_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key5_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key6_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key6_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key7_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign key7_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign digest0_re = addr_hit[16] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign digest1_re = addr_hit[17] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign digest2_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign digest3_re = addr_hit[19] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign digest4_re = addr_hit[20] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign digest5_re = addr_hit[21] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign digest6_re = addr_hit[22] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign digest7_re = addr_hit[23] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = intr_state_hmac_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = intr_state_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = intr_state_hmac_err_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = intr_enable_hmac_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = intr_enable_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = intr_enable_hmac_err_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = cfg_hmac_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = cfg_sha_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = cfg_endian_swap_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = cfg_digest_swap_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = status_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = status_fifo_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[8:4] = status_fifo_depth_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = err_code_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = digest0_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = digest1_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = digest2_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = digest3_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = digest4_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[21]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = digest5_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[22]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = digest6_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[23]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = digest7_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[24]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = msg_length_lower_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[25]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = msg_length_upper_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    endcase</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_PULSE(wePulse, reg_we)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_PULSE(rePulse, reg_re)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">  // property by mistake</pre>
<pre style="margin:0; padding:0 ">  `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
